{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1539783732234 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1539783732234 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "NN-ESD 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"NN-ESD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1539783732252 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1539783732293 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1539783732293 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK base_hps:u0\|base_hps_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"base_hps:u0\|base_hps_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1539783732389 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1539783732758 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1539783732779 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1539783735256 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1539783735397 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "131 153 " "No exact pin location assignment(s) for 131 pins of 153 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1539783735735 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1539783735754 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1539783735754 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1539783749058 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 3 global CLKCTRL_G14 " "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G14" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1539783750047 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "base_hps:u0\|base_hps_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 479 global CLKCTRL_G5 " "base_hps:u0\|base_hps_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 479 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1539783750047 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1539783750047 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1539783750048 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539783754482 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539783754482 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539783754482 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539783754482 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539783754482 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539783754482 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539783754482 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539783754482 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539783754482 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539783754482 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539783754482 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539783754482 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539783754482 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539783754482 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539783754482 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539783754482 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539783754482 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539783754482 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539783754482 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539783754482 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539783754482 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539783754482 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539783754482 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539783754482 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539783754482 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539783754482 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1539783754482 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539783754482 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539783754482 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539783754482 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1539783754482 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1539783754482 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1539783754511 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc " "Reading SDC File: '/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1539783754517 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "base_hps_hps_0_hps_io_border.sdc 1 hps_io_hps_io_emac0_inst_TX_CLK port " "Ignored filter at base_hps_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac0_inst_TX_CLK could not be matched with a port" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1539783754517 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path base_hps_hps_0_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at base_hps_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac0_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac0_inst_TX_CLK\]" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1539783754517 ""}  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1539783754517 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "base_hps_hps_0_hps_io_border.sdc 2 hps_io_hps_io_emac0_inst_TXD0 port " "Ignored filter at base_hps_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac0_inst_TXD0 could not be matched with a port" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1539783754518 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path base_hps_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at base_hps_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac0_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac0_inst_TXD0\]" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1539783754518 ""}  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1539783754518 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "base_hps_hps_0_hps_io_border.sdc 3 hps_io_hps_io_emac0_inst_TXD1 port " "Ignored filter at base_hps_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac0_inst_TXD1 could not be matched with a port" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1539783754518 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path base_hps_hps_0_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at base_hps_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac0_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac0_inst_TXD1\]" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1539783754518 ""}  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1539783754518 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "base_hps_hps_0_hps_io_border.sdc 4 hps_io_hps_io_emac0_inst_TXD2 port " "Ignored filter at base_hps_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac0_inst_TXD2 could not be matched with a port" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1539783754518 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path base_hps_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at base_hps_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac0_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac0_inst_TXD2\]" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1539783754518 ""}  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1539783754518 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "base_hps_hps_0_hps_io_border.sdc 5 hps_io_hps_io_emac0_inst_TXD3 port " "Ignored filter at base_hps_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac0_inst_TXD3 could not be matched with a port" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1539783754518 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path base_hps_hps_0_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at base_hps_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac0_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac0_inst_TXD3\]" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1539783754519 ""}  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1539783754519 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "base_hps_hps_0_hps_io_border.sdc 6 hps_io_hps_io_emac0_inst_RXD0 port " "Ignored filter at base_hps_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac0_inst_RXD0 could not be matched with a port" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1539783754519 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path base_hps_hps_0_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at base_hps_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac0_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac0_inst_RXD0\] -to *" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1539783754519 ""}  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1539783754519 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "base_hps_hps_0_hps_io_border.sdc 7 hps_io_hps_io_emac0_inst_MDIO port " "Ignored filter at base_hps_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac0_inst_MDIO could not be matched with a port" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1539783754519 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path base_hps_hps_0_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at base_hps_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac0_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac0_inst_MDIO\] -to *" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1539783754519 ""}  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1539783754519 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path base_hps_hps_0_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at base_hps_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac0_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac0_inst_MDIO\]" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1539783754519 ""}  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1539783754519 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "base_hps_hps_0_hps_io_border.sdc 9 hps_io_hps_io_emac0_inst_MDC port " "Ignored filter at base_hps_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac0_inst_MDC could not be matched with a port" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1539783754519 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path base_hps_hps_0_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at base_hps_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac0_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac0_inst_MDC\]" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1539783754519 ""}  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1539783754519 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "base_hps_hps_0_hps_io_border.sdc 10 hps_io_hps_io_emac0_inst_RX_CTL port " "Ignored filter at base_hps_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac0_inst_RX_CTL could not be matched with a port" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1539783754519 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path base_hps_hps_0_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at base_hps_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac0_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac0_inst_RX_CTL\] -to *" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1539783754520 ""}  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1539783754520 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "base_hps_hps_0_hps_io_border.sdc 11 hps_io_hps_io_emac0_inst_TX_CTL port " "Ignored filter at base_hps_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac0_inst_TX_CTL could not be matched with a port" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1539783754520 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path base_hps_hps_0_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at base_hps_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac0_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac0_inst_TX_CTL\]" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1539783754520 ""}  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1539783754520 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "base_hps_hps_0_hps_io_border.sdc 12 hps_io_hps_io_emac0_inst_RX_CLK port " "Ignored filter at base_hps_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac0_inst_RX_CLK could not be matched with a port" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1539783754520 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path base_hps_hps_0_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at base_hps_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac0_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac0_inst_RX_CLK\] -to *" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1539783754520 ""}  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1539783754520 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "base_hps_hps_0_hps_io_border.sdc 13 hps_io_hps_io_emac0_inst_RXD1 port " "Ignored filter at base_hps_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac0_inst_RXD1 could not be matched with a port" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1539783754520 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path base_hps_hps_0_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at base_hps_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac0_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac0_inst_RXD1\] -to *" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1539783754520 ""}  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1539783754520 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "base_hps_hps_0_hps_io_border.sdc 14 hps_io_hps_io_emac0_inst_RXD2 port " "Ignored filter at base_hps_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac0_inst_RXD2 could not be matched with a port" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1539783754520 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path base_hps_hps_0_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at base_hps_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac0_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac0_inst_RXD2\] -to *" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1539783754521 ""}  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1539783754521 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "base_hps_hps_0_hps_io_border.sdc 15 hps_io_hps_io_emac0_inst_RXD3 port " "Ignored filter at base_hps_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac0_inst_RXD3 could not be matched with a port" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1539783754521 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path base_hps_hps_0_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at base_hps_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac0_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac0_inst_RXD3\] -to *" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1539783754521 ""}  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1539783754521 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "base_hps_hps_0_hps_io_border.sdc 16 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at base_hps_hps_0_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1539783754521 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path base_hps_hps_0_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at base_hps_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1539783754521 ""}  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1539783754521 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path base_hps_hps_0_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at base_hps_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1539783754521 ""}  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1539783754521 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "base_hps_hps_0_hps_io_border.sdc 18 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at base_hps_hps_0_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1539783754521 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path base_hps_hps_0_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at base_hps_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1539783754521 ""}  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1539783754521 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path base_hps_hps_0_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at base_hps_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1539783754522 ""}  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1539783754522 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "base_hps_hps_0_hps_io_border.sdc 20 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at base_hps_hps_0_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1539783754522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path base_hps_hps_0_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at base_hps_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1539783754522 ""}  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1539783754522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path base_hps_hps_0_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at base_hps_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1539783754522 ""}  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1539783754522 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "base_hps_hps_0_hps_io_border.sdc 22 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at base_hps_hps_0_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1539783754522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path base_hps_hps_0_hps_io_border.sdc 22 Argument <to> is an empty collection " "Ignored set_false_path at base_hps_hps_0_hps_io_border.sdc(22): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1539783754522 ""}  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1539783754522 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "base_hps_hps_0_hps_io_border.sdc 23 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at base_hps_hps_0_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1539783754522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path base_hps_hps_0_hps_io_border.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at base_hps_hps_0_hps_io_border.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1539783754522 ""}  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1539783754522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path base_hps_hps_0_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at base_hps_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1539783754523 ""}  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1539783754523 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "base_hps_hps_0_hps_io_border.sdc 25 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at base_hps_hps_0_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1539783754523 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path base_hps_hps_0_hps_io_border.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at base_hps_hps_0_hps_io_border.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1539783754523 ""}  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1539783754523 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path base_hps_hps_0_hps_io_border.sdc 26 Argument <to> is an empty collection " "Ignored set_false_path at base_hps_hps_0_hps_io_border.sdc(26): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1539783754523 ""}  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1539783754523 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "base_hps_hps_0_hps_io_border.sdc 27 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at base_hps_hps_0_hps_io_border.sdc(27): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1539783754523 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path base_hps_hps_0_hps_io_border.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at base_hps_hps_0_hps_io_border.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1539783754523 ""}  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1539783754523 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "base_hps_hps_0_hps_io_border.sdc 28 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at base_hps_hps_0_hps_io_border.sdc(28): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1539783754523 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path base_hps_hps_0_hps_io_border.sdc 28 Argument <to> is an empty collection " "Ignored set_false_path at base_hps_hps_0_hps_io_border.sdc(28): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1539783754523 ""}  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1539783754523 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0.sdc " "Reading SDC File: '/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1539783754523 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1539783754526 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1539783754851 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1539783754851 ""}  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1539783754851 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1539783754852 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1539783754852 ""}  } { { "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0.sdc" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1539783754852 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 CLOCK_50 " "Register base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539783754859 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1539783754859 "|DE10_Standard|CLOCK_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539783754862 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539783754862 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539783754862 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539783754862 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539783754862 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539783754862 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539783754862 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539783754862 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539783754862 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539783754862 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539783754862 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539783754862 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539783754862 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539783754862 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539783754862 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539783754862 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539783754862 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1539783754862 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1539783754903 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1539783754903 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1539783754909 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1539783754909 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1539783754911 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1539783754911 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1539783754912 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 18 clocks " "Found 18 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1539783754913 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1539783754913 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1539783754913 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1539783754913 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1539783754913 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_N " "   2.500 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1539783754913 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_P " "   2.500 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1539783754913 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[0\]_OUT " "   2.500 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1539783754913 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[1\]_OUT " "   2.500 HPS_DDR3_DQS_N\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1539783754913 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[2\]_OUT " "   2.500 HPS_DDR3_DQS_N\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1539783754913 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[3\]_OUT " "   2.500 HPS_DDR3_DQS_N\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1539783754913 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_IN " "   2.500 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1539783754913 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_OUT " "   2.500 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1539783754913 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_IN " "   2.500 HPS_DDR3_DQS_P\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1539783754913 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_OUT " "   2.500 HPS_DDR3_DQS_P\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1539783754913 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_IN " "   2.500 HPS_DDR3_DQS_P\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1539783754913 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_OUT " "   2.500 HPS_DDR3_DQS_P\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1539783754913 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_IN " "   2.500 HPS_DDR3_DQS_P\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1539783754913 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_OUT " "   2.500 HPS_DDR3_DQS_P\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1539783754913 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1539783754913 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1539783754913 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1539783755002 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1539783755024 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1539783755025 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1539783755027 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1539783755033 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1539783755037 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1539783755037 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1539783755040 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1539783755591 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1539783755594 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1539783755594 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:21 " "Fitter preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1539783756030 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1539783760754 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1539783762041 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1539783763903 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1539783765543 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1539783767287 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1539783767287 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1539783771273 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X45_Y35 X55_Y45 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X45_Y35 to location X55_Y45" {  } { { "loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X45_Y35 to location X55_Y45"} { { 12 { 0 ""} 45 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1539783776463 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1539783776463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1539783777630 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1539783777630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1539783777632 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.09 " "Total time spent on timing analysis during the Fitter is 2.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1539783780240 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1539783780339 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1539783781591 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1539783781593 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1539783782828 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1539783792896 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1539783793295 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "41 " "Following 41 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_CONV_USB_N a permanently disabled " "Pin HPS_CONV_USB_N has a permanently disabled output enable" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_CONV_USB_N } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539783793309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_ENET_INT_N a permanently disabled " "Pin HPS_ENET_INT_N has a permanently disabled output enable" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_ENET_INT_N } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539783793309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_KEY a permanently disabled " "Pin HPS_KEY has a permanently disabled output enable" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_KEY } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 96 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539783793309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_LED a permanently disabled " "Pin HPS_LED has a permanently disabled output enable" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_LED } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539783793309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_LTC_GPIO a permanently disabled " "Pin HPS_LTC_GPIO has a permanently disabled output enable" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_LTC_GPIO } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 105 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539783793309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[0] } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539783793309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[1] } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539783793309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[2] } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539783793309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[3] } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539783793309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[4] } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539783793309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[5] } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539783793309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[6] } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539783793309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[7] } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539783793309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[8] } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539783793309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[9] } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539783793309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[10] } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539783793309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[11] } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539783793309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[12] } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539783793309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[13] } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539783793309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[14] } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539783793309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[15] } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539783793309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[16] } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539783793309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[17] } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539783793309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[18] } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539783793309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[19] } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539783793309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[20] } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539783793309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[21] } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539783793309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[22] } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539783793309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[23] } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539783793309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[24] } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539783793309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[25] } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539783793309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[26] } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539783793309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[27] } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539783793309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[28] } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539783793309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[29] } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539783793309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[30] } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539783793309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[31] } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539783793309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[32] } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539783793309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[33] } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539783793309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[34] } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539783793309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[35] } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539783793309 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1539783793309 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539783793311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539783793311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539783793311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539783793311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539783793311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539783793311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539783793311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539783793311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539783793311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539783793311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539783793311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539783793311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539783793311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539783793311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539783793311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539783793311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539783793311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539783793311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539783793311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539783793311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539783793311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539783793311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539783793311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539783793311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539783793311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539783793311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539783793311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539783793311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539783793311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539783793311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539783793311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539783793311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539783793311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539783793311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539783793311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539783793311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539783793311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539783793311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539783793311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539783793311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539783793311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539783793311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539783793311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539783793311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539783793311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539783793311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539783793311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539783793311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539783793311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539783793311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539783793311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539783793311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539783793311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539783793311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539783793311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539783793311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539783793311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539783793311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539783793311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539783793311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539783793311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539783793311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539783793311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539783793311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539783793311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539783793311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539783793311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539783793311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539783793311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539783793311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539783793311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539783793311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539783793311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539783793311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539783793311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539783793311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539783793311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539783793311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "../RTL/DE10_Standard.vhd" "" { Text "/home/jan/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539783793311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539783793311 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1539783793311 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/output_files/NN-ESD.fit.smsg " "Generated suppressed messages file /home/jan/ANNonFPGA/ANNonFPGA/QUARTUS/output_files/NN-ESD.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1539783793492 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 65 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3271 " "Peak virtual memory: 3271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1539783794938 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 17 15:43:14 2018 " "Processing ended: Wed Oct 17 15:43:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1539783794938 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1539783794938 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:36 " "Total CPU time (on all processors): 00:01:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1539783794938 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1539783794938 ""}
