digraph "0_linux_715230a44310a8cf66fbfb5a46f9a62a9b2de424@integer" {
"1000144" [label="(Call,block_end = i + PCI_VPD_LRDT_TAG_SIZE + rosize)"];
"1000133" [label="(Call,i < 0)"];
"1000125" [label="(Call,i = pci_vpd_find_tag(vpd_data, 0, vpdlen, PCI_VPD_LRDT_RO_DATA))"];
"1000127" [label="(Call,pci_vpd_find_tag(vpd_data, 0, vpdlen, PCI_VPD_LRDT_RO_DATA))"];
"1000122" [label="(Call,!vpd_data)"];
"1000113" [label="(Call,vpd_data = (u8 *)tg3_vpd_readblock(tp, &vpdlen))"];
"1000115" [label="(Call,(u8 *)tg3_vpd_readblock(tp, &vpdlen))"];
"1000117" [label="(Call,tg3_vpd_readblock(tp, &vpdlen))"];
"1000101" [label="(MethodParameterIn,struct tg3 *tp)"];
"1000137" [label="(Call,rosize = pci_vpd_lrdt_size(&vpd_data[i]))"];
"1000139" [label="(Call,pci_vpd_lrdt_size(&vpd_data[i]))"];
"1000155" [label="(Call,block_end > vpdlen)"];
"1000183" [label="(Call,j + len > block_end)"];
"1000182" [label="(Call,j + len > block_end || len != 4 ||\n\t\t    memcmp(&vpd_data[j], \"1028\", 4))"];
"1000223" [label="(Call,j + len > block_end)"];
"1000295" [label="(Call,(len + i) > vpdlen)"];
"1000291" [label="(Call,len > TG3_BPN_SIZE ||\n\t    (len + i) > vpdlen)"];
"1000227" [label="(Identifier,block_end)"];
"1000125" [label="(Call,i = pci_vpd_find_tag(vpd_data, 0, vpdlen, PCI_VPD_LRDT_RO_DATA))"];
"1000161" [label="(Call,pci_vpd_find_info_keyword(vpd_data, i, rosize,\n\t\t\t\t      PCI_VPD_RO_KEYWORD_MFR_ID))"];
"1000311" [label="(Call,kfree(vpd_data))"];
"1000138" [label="(Identifier,rosize)"];
"1000296" [label="(Call,len + i)"];
"1000160" [label="(Identifier,j)"];
"1000303" [label="(Identifier,tp)"];
"1000155" [label="(Call,block_end > vpdlen)"];
"1000183" [label="(Call,j + len > block_end)"];
"1000137" [label="(Call,rosize = pci_vpd_lrdt_size(&vpd_data[i]))"];
"1000201" [label="(Identifier,j)"];
"1000367" [label="(Call,tg3_asic_rev(tp))"];
"1000291" [label="(Call,len > TG3_BPN_SIZE ||\n\t    (len + i) > vpdlen)"];
"1000182" [label="(Call,j + len > block_end || len != 4 ||\n\t\t    memcmp(&vpd_data[j], \"1028\", 4))"];
"1000219" [label="(Call,j += PCI_VPD_INFO_FLD_HDR_SIZE)"];
"1000431" [label="(Call,tg3_asic_rev(tp))"];
"1000223" [label="(Call,j + len > block_end)"];
"1000156" [label="(Identifier,block_end)"];
"1000157" [label="(Identifier,vpdlen)"];
"1000323" [label="(Call,tg3_asic_rev(tp))"];
"1000122" [label="(Call,!vpd_data)"];
"1000146" [label="(Call,i + PCI_VPD_LRDT_TAG_SIZE + rosize)"];
"1000123" [label="(Identifier,vpd_data)"];
"1000127" [label="(Call,pci_vpd_find_tag(vpd_data, 0, vpdlen, PCI_VPD_LRDT_RO_DATA))"];
"1000144" [label="(Call,block_end = i + PCI_VPD_LRDT_TAG_SIZE + rosize)"];
"1000136" [label="(ControlStructure,goto out_not_found;)"];
"1000300" [label="(ControlStructure,goto out_not_found;)"];
"1000114" [label="(Identifier,vpd_data)"];
"1000224" [label="(Call,j + len)"];
"1000145" [label="(Identifier,block_end)"];
"1000228" [label="(ControlStructure,goto partno;)"];
"1000158" [label="(ControlStructure,goto out_not_found;)"];
"1000287" [label="(Call,i += PCI_VPD_INFO_FLD_HDR_SIZE)"];
"1000152" [label="(Identifier,i)"];
"1000154" [label="(ControlStructure,if (block_end > vpdlen))"];
"1000190" [label="(Identifier,len)"];
"1000181" [label="(ControlStructure,if (j + len > block_end || len != 4 ||\n\t\t    memcmp(&vpd_data[j], \"1028\", 4)))"];
"1000151" [label="(Call,i += PCI_VPD_LRDT_TAG_SIZE)"];
"1000222" [label="(ControlStructure,if (j + len > block_end))"];
"1000523" [label="(Call,tg3_asic_rev(tp))"];
"1000129" [label="(Literal,0)"];
"1000188" [label="(Call,len != 4 ||\n\t\t    memcmp(&vpd_data[j], \"1028\", 4))"];
"1000292" [label="(Call,len > TG3_BPN_SIZE)"];
"1000295" [label="(Call,(len + i) > vpdlen)"];
"1000126" [label="(Identifier,i)"];
"1000119" [label="(Call,&vpdlen)"];
"1000124" [label="(ControlStructure,goto out_no_vpd;)"];
"1000187" [label="(Identifier,block_end)"];
"1000199" [label="(ControlStructure,goto partno;)"];
"1000148" [label="(Call,PCI_VPD_LRDT_TAG_SIZE + rosize)"];
"1000184" [label="(Call,j + len)"];
"1000113" [label="(Call,vpd_data = (u8 *)tg3_vpd_readblock(tp, &vpdlen))"];
"1000231" [label="(Identifier,len)"];
"1000178" [label="(Call,j += PCI_VPD_INFO_FLD_HDR_SIZE)"];
"1000117" [label="(Call,tg3_vpd_readblock(tp, &vpdlen))"];
"1000299" [label="(Identifier,vpdlen)"];
"1000130" [label="(Identifier,vpdlen)"];
"1000140" [label="(Call,&vpd_data[i])"];
"1000134" [label="(Identifier,i)"];
"1000121" [label="(ControlStructure,if (!vpd_data))"];
"1000115" [label="(Call,(u8 *)tg3_vpd_readblock(tp, &vpdlen))"];
"1000604" [label="(MethodReturn,static void)"];
"1000132" [label="(ControlStructure,if (i < 0))"];
"1000135" [label="(Literal,0)"];
"1000587" [label="(Call,tg3_asic_rev(tp))"];
"1000282" [label="(Call,pci_vpd_info_field_size(&vpd_data[i]))"];
"1000133" [label="(Call,i < 0)"];
"1000102" [label="(Block,)"];
"1000128" [label="(Identifier,vpd_data)"];
"1000139" [label="(Call,pci_vpd_lrdt_size(&vpd_data[i]))"];
"1000101" [label="(MethodParameterIn,struct tg3 *tp)"];
"1000171" [label="(Call,len = pci_vpd_info_field_size(&vpd_data[j]))"];
"1000290" [label="(ControlStructure,if (len > TG3_BPN_SIZE ||\n\t    (len + i) > vpdlen))"];
"1000118" [label="(Identifier,tp)"];
"1000131" [label="(Identifier,PCI_VPD_LRDT_RO_DATA)"];
"1000212" [label="(Call,len = pci_vpd_info_field_size(&vpd_data[j]))"];
"1000144" -> "1000102"  [label="AST: "];
"1000144" -> "1000146"  [label="CFG: "];
"1000145" -> "1000144"  [label="AST: "];
"1000146" -> "1000144"  [label="AST: "];
"1000152" -> "1000144"  [label="CFG: "];
"1000144" -> "1000604"  [label="DDG: "];
"1000133" -> "1000144"  [label="DDG: "];
"1000137" -> "1000144"  [label="DDG: "];
"1000144" -> "1000155"  [label="DDG: "];
"1000133" -> "1000132"  [label="AST: "];
"1000133" -> "1000135"  [label="CFG: "];
"1000134" -> "1000133"  [label="AST: "];
"1000135" -> "1000133"  [label="AST: "];
"1000136" -> "1000133"  [label="CFG: "];
"1000138" -> "1000133"  [label="CFG: "];
"1000133" -> "1000604"  [label="DDG: "];
"1000133" -> "1000604"  [label="DDG: "];
"1000125" -> "1000133"  [label="DDG: "];
"1000133" -> "1000146"  [label="DDG: "];
"1000133" -> "1000151"  [label="DDG: "];
"1000125" -> "1000102"  [label="AST: "];
"1000125" -> "1000127"  [label="CFG: "];
"1000126" -> "1000125"  [label="AST: "];
"1000127" -> "1000125"  [label="AST: "];
"1000134" -> "1000125"  [label="CFG: "];
"1000125" -> "1000604"  [label="DDG: "];
"1000127" -> "1000125"  [label="DDG: "];
"1000127" -> "1000125"  [label="DDG: "];
"1000127" -> "1000125"  [label="DDG: "];
"1000127" -> "1000125"  [label="DDG: "];
"1000127" -> "1000131"  [label="CFG: "];
"1000128" -> "1000127"  [label="AST: "];
"1000129" -> "1000127"  [label="AST: "];
"1000130" -> "1000127"  [label="AST: "];
"1000131" -> "1000127"  [label="AST: "];
"1000127" -> "1000604"  [label="DDG: "];
"1000127" -> "1000604"  [label="DDG: "];
"1000122" -> "1000127"  [label="DDG: "];
"1000127" -> "1000155"  [label="DDG: "];
"1000127" -> "1000161"  [label="DDG: "];
"1000127" -> "1000311"  [label="DDG: "];
"1000122" -> "1000121"  [label="AST: "];
"1000122" -> "1000123"  [label="CFG: "];
"1000123" -> "1000122"  [label="AST: "];
"1000124" -> "1000122"  [label="CFG: "];
"1000126" -> "1000122"  [label="CFG: "];
"1000122" -> "1000604"  [label="DDG: "];
"1000122" -> "1000604"  [label="DDG: "];
"1000113" -> "1000122"  [label="DDG: "];
"1000113" -> "1000102"  [label="AST: "];
"1000113" -> "1000115"  [label="CFG: "];
"1000114" -> "1000113"  [label="AST: "];
"1000115" -> "1000113"  [label="AST: "];
"1000123" -> "1000113"  [label="CFG: "];
"1000113" -> "1000604"  [label="DDG: "];
"1000115" -> "1000113"  [label="DDG: "];
"1000115" -> "1000117"  [label="CFG: "];
"1000116" -> "1000115"  [label="AST: "];
"1000117" -> "1000115"  [label="AST: "];
"1000115" -> "1000604"  [label="DDG: "];
"1000117" -> "1000115"  [label="DDG: "];
"1000117" -> "1000115"  [label="DDG: "];
"1000117" -> "1000119"  [label="CFG: "];
"1000118" -> "1000117"  [label="AST: "];
"1000119" -> "1000117"  [label="AST: "];
"1000117" -> "1000604"  [label="DDG: "];
"1000117" -> "1000604"  [label="DDG: "];
"1000101" -> "1000117"  [label="DDG: "];
"1000117" -> "1000323"  [label="DDG: "];
"1000101" -> "1000100"  [label="AST: "];
"1000101" -> "1000604"  [label="DDG: "];
"1000101" -> "1000323"  [label="DDG: "];
"1000101" -> "1000367"  [label="DDG: "];
"1000101" -> "1000431"  [label="DDG: "];
"1000101" -> "1000523"  [label="DDG: "];
"1000101" -> "1000587"  [label="DDG: "];
"1000137" -> "1000102"  [label="AST: "];
"1000137" -> "1000139"  [label="CFG: "];
"1000138" -> "1000137"  [label="AST: "];
"1000139" -> "1000137"  [label="AST: "];
"1000145" -> "1000137"  [label="CFG: "];
"1000137" -> "1000604"  [label="DDG: "];
"1000139" -> "1000137"  [label="DDG: "];
"1000137" -> "1000146"  [label="DDG: "];
"1000137" -> "1000148"  [label="DDG: "];
"1000137" -> "1000161"  [label="DDG: "];
"1000139" -> "1000140"  [label="CFG: "];
"1000140" -> "1000139"  [label="AST: "];
"1000139" -> "1000604"  [label="DDG: "];
"1000139" -> "1000282"  [label="DDG: "];
"1000155" -> "1000154"  [label="AST: "];
"1000155" -> "1000157"  [label="CFG: "];
"1000156" -> "1000155"  [label="AST: "];
"1000157" -> "1000155"  [label="AST: "];
"1000158" -> "1000155"  [label="CFG: "];
"1000160" -> "1000155"  [label="CFG: "];
"1000155" -> "1000604"  [label="DDG: "];
"1000155" -> "1000604"  [label="DDG: "];
"1000155" -> "1000604"  [label="DDG: "];
"1000155" -> "1000183"  [label="DDG: "];
"1000155" -> "1000295"  [label="DDG: "];
"1000183" -> "1000182"  [label="AST: "];
"1000183" -> "1000187"  [label="CFG: "];
"1000184" -> "1000183"  [label="AST: "];
"1000187" -> "1000183"  [label="AST: "];
"1000190" -> "1000183"  [label="CFG: "];
"1000182" -> "1000183"  [label="CFG: "];
"1000183" -> "1000604"  [label="DDG: "];
"1000183" -> "1000604"  [label="DDG: "];
"1000183" -> "1000182"  [label="DDG: "];
"1000183" -> "1000182"  [label="DDG: "];
"1000178" -> "1000183"  [label="DDG: "];
"1000171" -> "1000183"  [label="DDG: "];
"1000183" -> "1000223"  [label="DDG: "];
"1000182" -> "1000181"  [label="AST: "];
"1000182" -> "1000188"  [label="CFG: "];
"1000188" -> "1000182"  [label="AST: "];
"1000199" -> "1000182"  [label="CFG: "];
"1000201" -> "1000182"  [label="CFG: "];
"1000182" -> "1000604"  [label="DDG: "];
"1000182" -> "1000604"  [label="DDG: "];
"1000182" -> "1000604"  [label="DDG: "];
"1000188" -> "1000182"  [label="DDG: "];
"1000188" -> "1000182"  [label="DDG: "];
"1000223" -> "1000222"  [label="AST: "];
"1000223" -> "1000227"  [label="CFG: "];
"1000224" -> "1000223"  [label="AST: "];
"1000227" -> "1000223"  [label="AST: "];
"1000228" -> "1000223"  [label="CFG: "];
"1000231" -> "1000223"  [label="CFG: "];
"1000223" -> "1000604"  [label="DDG: "];
"1000223" -> "1000604"  [label="DDG: "];
"1000223" -> "1000604"  [label="DDG: "];
"1000219" -> "1000223"  [label="DDG: "];
"1000212" -> "1000223"  [label="DDG: "];
"1000295" -> "1000291"  [label="AST: "];
"1000295" -> "1000299"  [label="CFG: "];
"1000296" -> "1000295"  [label="AST: "];
"1000299" -> "1000295"  [label="AST: "];
"1000291" -> "1000295"  [label="CFG: "];
"1000295" -> "1000604"  [label="DDG: "];
"1000295" -> "1000604"  [label="DDG: "];
"1000295" -> "1000291"  [label="DDG: "];
"1000295" -> "1000291"  [label="DDG: "];
"1000292" -> "1000295"  [label="DDG: "];
"1000287" -> "1000295"  [label="DDG: "];
"1000291" -> "1000290"  [label="AST: "];
"1000291" -> "1000292"  [label="CFG: "];
"1000292" -> "1000291"  [label="AST: "];
"1000300" -> "1000291"  [label="CFG: "];
"1000303" -> "1000291"  [label="CFG: "];
"1000291" -> "1000604"  [label="DDG: "];
"1000291" -> "1000604"  [label="DDG: "];
"1000291" -> "1000604"  [label="DDG: "];
"1000292" -> "1000291"  [label="DDG: "];
"1000292" -> "1000291"  [label="DDG: "];
}
