

================================================================
== Vitis HLS Report for 'float_mask_safe_softmax_Pipeline_mask_softmax_loop_2'
================================================================
* Date:           Sat Sep 27 10:31:01 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.437 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3088|     3088|  30.880 us|  30.880 us|  3088|  3088|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- mask_softmax_loop_2  |     3086|     3086|        18|          3|          1|  1024|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      32|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     9|     551|    1119|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      83|    -|
|Register         |        -|     -|     293|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     9|     844|    1298|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fexp_32ns_32ns_32_8_full_dsp_1_U274  |fexp_32ns_32ns_32_8_full_dsp_1  |        0|   7|  324|  905|    0|
    |fsub_32ns_32ns_32_4_full_dsp_1_U272  |fsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|   9|  551| 1119|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln281_fu_132_p2   |         +|   0|  0|  18|          11|           1|
    |icmp_ln281_fu_126_p2  |      icmp|   0|  0|  12|          11|          12|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  32|          23|          15|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  20|          4|    1|          4|
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_4       |   9|          2|   11|         22|
    |ap_sig_allocacmp_sum_load  |   9|          2|   32|         64|
    |i_fu_52                    |   9|          2|   11|         22|
    |sum_fu_48                  |   9|          2|   32|         64|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  83|         18|   90|        182|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |i_fu_52                           |  11|   0|   11|          0|
    |icmp_ln281_reg_181                |   1|   0|    1|          0|
    |sum_fu_48                         |  32|   0|   32|          0|
    |tmp_reg_205                       |  32|   0|   32|          0|
    |x_assign_reg_200                  |  32|   0|   32|          0|
    |x_mask_load_reg_195               |  32|   0|   32|          0|
    |zext_ln281_reg_185                |  11|   0|   64|         53|
    |icmp_ln281_reg_181                |  64|  32|    1|          0|
    |zext_ln281_reg_185                |  64|  32|   64|         53|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 293|  64|  283|        106|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+---------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  float_mask_safe_softmax_Pipeline_mask_softmax_loop_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  float_mask_safe_softmax_Pipeline_mask_softmax_loop_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  float_mask_safe_softmax_Pipeline_mask_softmax_loop_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  float_mask_safe_softmax_Pipeline_mask_softmax_loop_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  float_mask_safe_softmax_Pipeline_mask_softmax_loop_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  float_mask_safe_softmax_Pipeline_mask_softmax_loop_2|  return value|
|grp_fu_254_p_din0    |  out|   32|  ap_ctrl_hs|  float_mask_safe_softmax_Pipeline_mask_softmax_loop_2|  return value|
|grp_fu_254_p_din1    |  out|   32|  ap_ctrl_hs|  float_mask_safe_softmax_Pipeline_mask_softmax_loop_2|  return value|
|grp_fu_254_p_opcode  |  out|    2|  ap_ctrl_hs|  float_mask_safe_softmax_Pipeline_mask_softmax_loop_2|  return value|
|grp_fu_254_p_dout0   |   in|   32|  ap_ctrl_hs|  float_mask_safe_softmax_Pipeline_mask_softmax_loop_2|  return value|
|grp_fu_254_p_ce      |  out|    1|  ap_ctrl_hs|  float_mask_safe_softmax_Pipeline_mask_softmax_loop_2|  return value|
|x_mask_address0      |  out|   10|   ap_memory|                                                x_mask|         array|
|x_mask_ce0           |  out|    1|   ap_memory|                                                x_mask|         array|
|x_mask_q0            |   in|   32|   ap_memory|                                                x_mask|         array|
|max_val_4_reload     |   in|   32|     ap_none|                                      max_val_4_reload|        scalar|
|exp_x_address1       |  out|   10|   ap_memory|                                                 exp_x|         array|
|exp_x_ce1            |  out|    1|   ap_memory|                                                 exp_x|         array|
|exp_x_we1            |  out|    1|   ap_memory|                                                 exp_x|         array|
|exp_x_d1             |  out|   32|   ap_memory|                                                 exp_x|         array|
|sum_out              |  out|   32|      ap_vld|                                               sum_out|       pointer|
|sum_out_ap_vld       |  out|    1|      ap_vld|                                               sum_out|       pointer|
+---------------------+-----+-----+------------+------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 3, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 21 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 22 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_mask, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%max_val_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %max_val_4_reload"   --->   Operation 25 'read' 'max_val_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %i"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %sum"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc31"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i_4 = load i11 %i" [activation_accelerator.cpp:281]   --->   Operation 29 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.94ns)   --->   "%icmp_ln281 = icmp_eq  i11 %i_4, i11 1024" [activation_accelerator.cpp:281]   --->   Operation 30 'icmp' 'icmp_ln281' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%add_ln281 = add i11 %i_4, i11 1" [activation_accelerator.cpp:281]   --->   Operation 32 'add' 'add_ln281' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln281 = br i1 %icmp_ln281, void %for.inc31.split, void %for.inc43.preheader.exitStub" [activation_accelerator.cpp:281]   --->   Operation 33 'br' 'br_ln281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln281 = zext i11 %i_4" [activation_accelerator.cpp:281]   --->   Operation 34 'zext' 'zext_ln281' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%x_mask_addr = getelementptr i32 %x_mask, i64 0, i64 %zext_ln281" [activation_accelerator.cpp:283]   --->   Operation 35 'getelementptr' 'x_mask_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.23ns)   --->   "%x_mask_load = load i10 %x_mask_addr" [activation_accelerator.cpp:283]   --->   Operation 36 'load' 'x_mask_load' <Predicate = (!icmp_ln281)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln281 = store i11 %add_ln281, i11 %i" [activation_accelerator.cpp:281]   --->   Operation 37 'store' 'store_ln281' <Predicate = (!icmp_ln281)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 38 [1/2] (1.23ns)   --->   "%x_mask_load = load i10 %x_mask_addr" [activation_accelerator.cpp:283]   --->   Operation 38 'load' 'x_mask_load' <Predicate = (!icmp_ln281)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 39 [4/4] (6.43ns)   --->   "%x_assign = fsub i32 %x_mask_load, i32 %max_val_4_reload_read" [activation_accelerator.cpp:283]   --->   Operation 39 'fsub' 'x_assign' <Predicate = (!icmp_ln281)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 40 [3/4] (6.43ns)   --->   "%x_assign = fsub i32 %x_mask_load, i32 %max_val_4_reload_read" [activation_accelerator.cpp:283]   --->   Operation 40 'fsub' 'x_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 41 [2/4] (6.43ns)   --->   "%x_assign = fsub i32 %x_mask_load, i32 %max_val_4_reload_read" [activation_accelerator.cpp:283]   --->   Operation 41 'fsub' 'x_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 42 [1/4] (6.43ns)   --->   "%x_assign = fsub i32 %x_mask_load, i32 %max_val_4_reload_read" [activation_accelerator.cpp:283]   --->   Operation 42 'fsub' 'x_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.91>
ST_7 : Operation 43 [8/8] (4.91ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 43 'fexp' 'tmp' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.91>
ST_8 : Operation 44 [7/8] (4.91ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 44 'fexp' 'tmp' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.91>
ST_9 : Operation 45 [6/8] (4.91ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 45 'fexp' 'tmp' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.91>
ST_10 : Operation 46 [5/8] (4.91ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 46 'fexp' 'tmp' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.91>
ST_11 : Operation 47 [4/8] (4.91ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 47 'fexp' 'tmp' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.91>
ST_12 : Operation 48 [3/8] (4.91ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 48 'fexp' 'tmp' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.91>
ST_13 : Operation 49 [2/8] (4.91ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 49 'fexp' 'tmp' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.15>
ST_14 : Operation 50 [1/8] (4.91ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 50 'fexp' 'tmp' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 51 [1/1] (0.00ns)   --->   "%exp_x_addr = getelementptr i32 %exp_x, i64 0, i64 %zext_ln281" [activation_accelerator.cpp:283]   --->   Operation 51 'getelementptr' 'exp_x_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 52 [1/1] (1.23ns)   --->   "%store_ln283 = store i32 %tmp, i10 %exp_x_addr" [activation_accelerator.cpp:283]   --->   Operation 52 'store' 'store_ln283' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 15 <SV = 14> <Delay = 4.89>
ST_15 : Operation 53 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [activation_accelerator.cpp:284]   --->   Operation 53 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 54 [4/4] (4.89ns)   --->   "%sum_2 = fadd i32 %sum_load, i32 %tmp" [activation_accelerator.cpp:284]   --->   Operation 54 'fadd' 'sum_2' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 62 [1/1] (0.00ns)   --->   "%sum_load_2 = load i32 %sum"   --->   Operation 62 'load' 'sum_load_2' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_15 : Operation 63 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_out, i32 %sum_load_2"   --->   Operation 63 'write' 'write_ln0' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_15 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln281)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 4.89>
ST_16 : Operation 55 [3/4] (4.89ns)   --->   "%sum_2 = fadd i32 %sum_load, i32 %tmp" [activation_accelerator.cpp:284]   --->   Operation 55 'fadd' 'sum_2' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.89>
ST_17 : Operation 56 [2/4] (4.89ns)   --->   "%sum_2 = fadd i32 %sum_load, i32 %tmp" [activation_accelerator.cpp:284]   --->   Operation 56 'fadd' 'sum_2' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.32>
ST_18 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln282 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [activation_accelerator.cpp:282]   --->   Operation 57 'specpipeline' 'specpipeline_ln282' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln277 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [activation_accelerator.cpp:277]   --->   Operation 58 'specloopname' 'specloopname_ln277' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 59 [1/4] (4.89ns)   --->   "%sum_2 = fadd i32 %sum_load, i32 %tmp" [activation_accelerator.cpp:284]   --->   Operation 59 'fadd' 'sum_2' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 60 [1/1] (0.42ns)   --->   "%store_ln281 = store i32 %sum_2, i32 %sum" [activation_accelerator.cpp:281]   --->   Operation 60 'store' 'store_ln281' <Predicate = true> <Delay = 0.42>
ST_18 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln281 = br void %for.inc31" [activation_accelerator.cpp:281]   --->   Operation 61 'br' 'br_ln281' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_mask]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_val_4_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ exp_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ sum_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum                   (alloca           ) [ 0111111111111111111]
i                     (alloca           ) [ 0100000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000000]
max_val_4_reload_read (read             ) [ 0111111000000000000]
store_ln0             (store            ) [ 0000000000000000000]
store_ln0             (store            ) [ 0000000000000000000]
br_ln0                (br               ) [ 0000000000000000000]
i_4                   (load             ) [ 0000000000000000000]
icmp_ln281            (icmp             ) [ 0111111111111111000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000000]
add_ln281             (add              ) [ 0000000000000000000]
br_ln281              (br               ) [ 0000000000000000000]
zext_ln281            (zext             ) [ 0111111111111110000]
x_mask_addr           (getelementptr    ) [ 0010000000000000000]
store_ln281           (store            ) [ 0000000000000000000]
x_mask_load           (load             ) [ 0111111000000000000]
x_assign              (fsub             ) [ 0111000111111110000]
tmp                   (fexp             ) [ 0111000000000001111]
exp_x_addr            (getelementptr    ) [ 0000000000000000000]
store_ln283           (store            ) [ 0000000000000000000]
sum_load              (load             ) [ 0111000000000000111]
specpipeline_ln282    (specpipeline     ) [ 0000000000000000000]
specloopname_ln277    (specloopname     ) [ 0000000000000000000]
sum_2                 (fadd             ) [ 0000000000000000000]
store_ln281           (store            ) [ 0000000000000000000]
br_ln281              (br               ) [ 0000000000000000000]
sum_load_2            (load             ) [ 0000000000000000000]
write_ln0             (write            ) [ 0000000000000000000]
ret_ln0               (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_mask">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_mask"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_val_4_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_val_4_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="exp_x">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sum_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="sum_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="i_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="max_val_4_reload_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_val_4_reload_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="write_ln0_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="0" index="2" bw="32" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/15 "/>
</bind>
</comp>

<comp id="69" class="1004" name="x_mask_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="11" slack="0"/>
<pin id="73" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_mask_addr/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="10" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_mask_load/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="exp_x_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="11" slack="13"/>
<pin id="86" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_addr/14 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln283_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="91" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="0"/>
<pin id="94" dir="0" index="4" bw="10" slack="0"/>
<pin id="95" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="97" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln283/14 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="1"/>
<pin id="101" dir="0" index="1" bw="32" slack="2"/>
<pin id="102" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="x_assign/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="1"/>
<pin id="106" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_2/15 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="1"/>
<pin id="110" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln0_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="11" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln0_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="i_4_load_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="11" slack="0"/>
<pin id="125" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln281_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="11" slack="0"/>
<pin id="128" dir="0" index="1" bw="11" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln281/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="add_ln281_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="11" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln281/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln281_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="11" slack="0"/>
<pin id="140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln281/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln281_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="11" slack="0"/>
<pin id="145" dir="0" index="1" bw="11" slack="0"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="sum_load_load_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="14"/>
<pin id="150" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/15 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln281_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="17"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/18 "/>
</bind>
</comp>

<comp id="157" class="1004" name="sum_load_2_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="14"/>
<pin id="159" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load_2/15 "/>
</bind>
</comp>

<comp id="161" class="1005" name="sum_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="169" class="1005" name="i_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="11" slack="0"/>
<pin id="171" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="176" class="1005" name="max_val_4_reload_read_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="2"/>
<pin id="178" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="max_val_4_reload_read "/>
</bind>
</comp>

<comp id="181" class="1005" name="icmp_ln281_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln281 "/>
</bind>
</comp>

<comp id="185" class="1005" name="zext_ln281_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="64" slack="13"/>
<pin id="187" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="zext_ln281 "/>
</bind>
</comp>

<comp id="190" class="1005" name="x_mask_addr_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="10" slack="1"/>
<pin id="192" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x_mask_addr "/>
</bind>
</comp>

<comp id="195" class="1005" name="x_mask_load_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_mask_load "/>
</bind>
</comp>

<comp id="200" class="1005" name="x_assign_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign "/>
</bind>
</comp>

<comp id="205" class="1005" name="tmp_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="210" class="1005" name="sum_load_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="1"/>
<pin id="212" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="18" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="46" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="0" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="32" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="69" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="32" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="98"><net_src comp="82" pin="3"/><net_sink comp="89" pin=2"/></net>

<net id="111"><net_src comp="107" pin="2"/><net_sink comp="89" pin=4"/></net>

<net id="112"><net_src comp="34" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="122"><net_src comp="22" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="130"><net_src comp="123" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="123" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="123" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="147"><net_src comp="132" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="151"><net_src comp="148" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="156"><net_src comp="103" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="157" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="164"><net_src comp="48" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="166"><net_src comp="161" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="167"><net_src comp="161" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="168"><net_src comp="161" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="172"><net_src comp="52" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="174"><net_src comp="169" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="175"><net_src comp="169" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="179"><net_src comp="56" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="184"><net_src comp="126" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="138" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="193"><net_src comp="69" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="198"><net_src comp="76" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="203"><net_src comp="99" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="208"><net_src comp="107" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="213"><net_src comp="148" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="103" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: exp_x | {14 }
	Port: sum_out | {15 }
 - Input state : 
	Port: float_mask_safe_softmax_Pipeline_mask_softmax_loop_2 : x_mask | {1 2 }
	Port: float_mask_safe_softmax_Pipeline_mask_softmax_loop_2 : max_val_4_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_4 : 1
		icmp_ln281 : 2
		add_ln281 : 2
		br_ln281 : 3
		zext_ln281 : 2
		x_mask_addr : 3
		x_mask_load : 4
		store_ln281 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		store_ln283 : 1
	State 15
		sum_2 : 1
		write_ln0 : 1
	State 16
	State 17
	State 18
		store_ln281 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|   fexp   |            grp_fu_107            |    7    |   324   |   905   |
|----------|----------------------------------|---------|---------|---------|
|   fadd   |             grp_fu_99            |    2    |   227   |   214   |
|          |            grp_fu_103            |    0    |   168   |   434   |
|----------|----------------------------------|---------|---------|---------|
|    add   |         add_ln281_fu_132         |    0    |    0    |    18   |
|----------|----------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln281_fu_126        |    0    |    0    |    11   |
|----------|----------------------------------|---------|---------|---------|
|   read   | max_val_4_reload_read_read_fu_56 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |       write_ln0_write_fu_62      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   zext   |         zext_ln281_fu_138        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    9    |   719   |   1582  |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|          i_reg_169          |   11   |
|      icmp_ln281_reg_181     |    1   |
|max_val_4_reload_read_reg_176|   32   |
|       sum_load_reg_210      |   32   |
|         sum_reg_161         |   32   |
|         tmp_reg_205         |   32   |
|       x_assign_reg_200      |   32   |
|     x_mask_addr_reg_190     |   10   |
|     x_mask_load_reg_195     |   32   |
|      zext_ln281_reg_185     |   64   |
+-----------------------------+--------+
|            Total            |   278  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_76 |  p0  |   2  |  10  |   20   ||    9    |
|    grp_fu_103    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   84   ||  0.854  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |   719  |  1582  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   278  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    0   |   997  |  1600  |
+-----------+--------+--------+--------+--------+
