****************************************
Report : clock timing
	-type summary
Design : CORTEXM0DS
Version: H-2013.06-SP1
Date   : Mon Apr  7 20:21:16 2014
****************************************

  Clock: HCLK                                                 
----------------------------------------------------------------------------
  Maximum setup launch latency:
      u_logic/F483z4_reg/CK                                   0.0875   rp-+

  Minimum setup capture latency:
      u_logic/Xyk2z4_reg/CK                                   0.0655   rp-+

  Minimum hold launch latency:
      u_logic/Xyk2z4_reg/CK                                   0.0655   rp-+

  Maximum hold capture latency:
      u_logic/F483z4_reg/CK                                   0.0875   rp-+

  Maximum active transition:
      u_logic/F483z4_reg/CK                                   0.0267   rp-+

  Minimum active transition:
      u_logic/Jky2z4_reg/CK                                   0.0157   rp-+

  Maximum setup skew:
      u_logic/F483z4_reg/CK                                            rp-+
      u_logic/Xyk2z4_reg/CK                                   0.0220   rp-+

  Maximum hold skew:
      u_logic/Xx93z4_reg/CK                                            rp-+
      u_logic/F483z4_reg/CK                                   0.0205   rp-+
----------------------------------------------------------------------------

1
