# Traffic_Light
This project implements a dual-direction traffic light controller in Verilog using a finite state machine to safely manage traffic between North-South and East-West roads, ensuring only one direction has a green light at a time, with yellow-light transitions before switching.
