m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
vrxfifo
Z0 !s110 1731956909
!i10b 1
!s100 PWzeDUZicV@ghmIENeV981
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
Ib@g<mL1ag>MT9KIhJ;ILL1
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dC:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab4/Q1
w1731956905
8C:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab4/Q1/RxFIFO.v
FC:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab4/Q1/RxFIFO.v
!i122 170
L0 1 56
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1731956909.000000
!s107 C:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab4/Q1/RxFIFO.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab4/Q1/RxFIFO.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vssp
R0
!i10b 1
!s100 AcjJZ>z0RoX19Ez[0R7ZD0
R1
IF]3O^YT:Foi68L@m^;8S?2
R2
R3
w1731789850
8C:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab4/Q1/ssp.v
FC:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab4/Q1/ssp.v
!i122 171
L0 1 63
R4
r1
!s85 0
31
R5
!s107 C:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab4/Q1/ssp.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab4/Q1/ssp.v|
!i113 1
R6
R7
vssp_test1
R0
!i10b 1
!s100 R<Fl=h5GJh:SN;@YR_BTI1
R1
IY47a:mH?7m]T9<cTa]=iz1
R2
R3
Z8 w1731956482
Z9 8C:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab4/Q1/ssptest.v
Z10 FC:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab4/Q1/ssptest.v
!i122 172
L0 1 46
R4
r1
!s85 0
31
R5
Z11 !s107 C:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab4/Q1/ssptest.v|
Z12 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab4/Q1/ssptest.v|
!i113 1
R6
R7
vssp_test2
R0
!i10b 1
!s100 ldzo4]iemAB35aEVRlDK]0
R1
IzkC28N3d:CDE`gA9[:il^1
R2
R3
R8
R9
R10
!i122 172
L0 48 44
R4
r1
!s85 0
31
R5
R11
R12
!i113 1
R6
R7
vtrlogic
R0
!i10b 1
!s100 dP2nKFB?O8BL`X=XZV;3;1
R1
IIK0b_ZN]a`^>me;K2[8G^1
R2
R3
w1731956417
8C:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab4/Q1/trLogic.v
FC:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab4/Q1/trLogic.v
!i122 173
L0 1 81
R4
r1
!s85 0
31
R5
!s107 C:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab4/Q1/trLogic.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab4/Q1/trLogic.v|
!i113 1
R6
R7
vtxfifo
R0
!i10b 1
!s100 >JL8bb;zJJK[BmJR@n0KH1
R1
IVoCURb;>CmW]Q;oPN4hNQ2
R2
R3
w1731902643
8C:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab4/Q1/TxFIFO.v
FC:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab4/Q1/TxFIFO.v
!i122 174
L0 1 66
R4
r1
!s85 0
31
R5
!s107 C:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab4/Q1/TxFIFO.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab4/Q1/TxFIFO.v|
!i113 1
R6
R7
