<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="HLS_STREAM_FIFO" solutionName="test1" date="2024-08-23T15:19:00.116-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_15_1' (src/main.cpp:15:19) in function 'LIGHT_MODULE' more than one sub loop.&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html" projectName="HLS_STREAM_FIFO" solutionName="test1" date="2024-08-23T15:18:59.283-0400" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] 'VITIS_LOOP_15_1' (src/main.cpp:15:19) in function 'LIGHT_MODULE' is an infinite loop." projectName="HLS_STREAM_FIFO" solutionName="test1" date="2024-08-23T15:18:59.228-0400" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
