{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727298225081 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727298225082 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 25 15:03:44 2024 " "Processing started: Wed Sep 25 15:03:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727298225082 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1727298225082 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU-Pipelined -c CPU-Pipelined --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU-Pipelined -c CPU-Pipelined --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1727298225082 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1727298226159 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1727298226159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/subbytes.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/subbytes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subBytes " "Found entity 1: subBytes" {  } { { "core/subBytes.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/subBytes.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/subbytes_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/subbytes_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subBytes_tb " "Found entity 1: subBytes_tb" {  } { { "testbenches/subBytes_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/testbenches/subBytes_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/shiftrows_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/shiftrows_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRows_tb " "Found entity 1: shiftRows_tb" {  } { { "testbenches/shiftRows_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/testbenches/shiftRows_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/roundkey_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/roundkey_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 roundKey_tb " "Found entity 1: roundKey_tb" {  } { { "testbenches/roundKey_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/testbenches/roundKey_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/rom_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/rom_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_tb " "Found entity 1: ROM_tb" {  } { { "testbenches/ROM_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/testbenches/ROM_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/mixcolumns_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/mixcolumns_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mixColumns_tb " "Found entity 1: mixColumns_tb" {  } { { "testbenches/mixColumns_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/testbenches/mixColumns_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/fetch_stage_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/fetch_stage_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch_Stage_tb " "Found entity 1: Fetch_Stage_tb" {  } { { "testbenches/Fetch_Stage_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/testbenches/Fetch_Stage_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/cpu_top_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/cpu_top_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_top_tb " "Found entity 1: cpu_top_tb" {  } { { "testbenches/cpu_top_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/testbenches/cpu_top_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/addroundkey_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/addroundkey_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addRoundKey_tb " "Found entity 1: addRoundKey_tb" {  } { { "testbenches/AddRoundKey_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/testbenches/AddRoundKey_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/add_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/add_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Add_tb " "Found entity 1: Add_tb" {  } { { "testbenches/Add_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/testbenches/Add_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/shiftrows.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/shiftrows.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRows " "Found entity 1: shiftRows" {  } { { "core/shiftRows.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/shiftRows.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/sbox_rom_comb_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/sbox_rom_comb_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sbox_rom_comb_tb " "Found entity 1: sbox_rom_comb_tb" {  } { { "core/sbox_rom_comb_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/sbox_rom_comb_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/sbox_rom_comb.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/sbox_rom_comb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sbox_rom_comb " "Found entity 1: sbox_rom_comb" {  } { { "core/sbox_rom_comb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/sbox_rom_comb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/sbox_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file core/sbox_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sbox_rom " "Found entity 1: sbox_rom" {  } { { "core/sbox_rom.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/sbox_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/roundkey.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/roundkey.sv" { { "Info" "ISGN_ENTITY_NAME" "1 roundKey " "Found entity 1: roundKey" {  } { { "core/roundKey.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/roundKey.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/rotword.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/rotword.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rotWord " "Found entity 1: rotWord" {  } { { "core/rotWord.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/rotWord.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/rcon.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/rcon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Rcon " "Found entity 1: Rcon" {  } { { "core/Rcon.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/Rcon.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/mixcolumns.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/mixcolumns.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mixColumns " "Found entity 1: mixColumns" {  } { { "core/mixColumns.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/mixColumns.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/addroundkey.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/addroundkey.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addRoundKey " "Found entity 1: addRoundKey" {  } { { "core/AddRoundKey.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/AddRoundKey.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/zeroextend.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/zeroextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zeroExtend " "Found entity 1: zeroExtend" {  } { { "core/zeroExtend.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/zeroExtend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/signextend.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/signextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signExtend " "Found entity 1: signExtend" {  } { { "core/signExtend.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/signExtend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/regfile_vector.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/regfile_vector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Regfile_vector " "Found entity 1: Regfile_vector" {  } { { "core/Regfile_vector.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/Regfile_vector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/regfile_scalar.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/regfile_scalar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Regfile_scalar " "Found entity 1: Regfile_scalar" {  } { { "core/Regfile_scalar.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/Regfile_scalar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/pc_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/pc_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_register " "Found entity 1: PC_register" {  } { { "core/PC_register.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/PC_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/memorywriteback_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/memorywriteback_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryWriteback_register " "Found entity 1: MemoryWriteback_register" {  } { { "core/MemoryWriteback_register.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/MemoryWriteback_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/memoryloader.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/memoryloader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryLoader " "Found entity 1: MemoryLoader" {  } { { "core/MemoryLoader.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/MemoryLoader.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/hazard_detection_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/hazard_detection_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection_unit " "Found entity 1: hazard_detection_unit" {  } { { "core/hazard_detection_unit.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/hazard_detection_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/forwarding_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/forwarding_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "core/forwarding_unit.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/forwarding_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/fetchdecode_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/fetchdecode_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FetchDecode_register " "Found entity 1: FetchDecode_register" {  } { { "core/FetchDecode_register.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/FetchDecode_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/executememory_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/executememory_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ExecuteMemory_register " "Found entity 1: ExecuteMemory_register" {  } { { "core/ExecuteMemory_register.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/ExecuteMemory_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/decodeexecute_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/decodeexecute_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecodeExecute_register " "Found entity 1: DecodeExecute_register" {  } { { "core/DecodeExecute_register.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/DecodeExecute_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "core/controlUnit.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/controlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/comparator_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/comparator_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_branch " "Found entity 1: comparator_branch" {  } { { "core/comparator_branch.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/comparator_branch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "core/ALU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "memory/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/memory/ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "memory/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/memory/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/cpu-pipelined.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/cpu-pipelined.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_8 " "Found entity 1: adder_8" {  } { { "core/CPU-Pipelined.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/CPU-Pipelined.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/adder_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/adder_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_16 " "Found entity 1: adder_16" {  } { { "core/adder_16.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/adder_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/adder_8bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/adder_8bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_8bits " "Found entity 1: adder_8bits" {  } { { "core/adder_8bits.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/adder_8bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/mux_2inputs_16bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/mux_2inputs_16bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2inputs_16bits " "Found entity 1: mux_2inputs_16bits" {  } { { "core/mux_2inputs_16bits.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/mux_2inputs_16bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/mux_2inputs_8bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/mux_2inputs_8bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2inputs_8bits " "Found entity 1: mux_2inputs_8bits" {  } { { "core/mux_2inputs_8bits.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/mux_2inputs_8bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/alu_vectorial.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/alu_vectorial.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_vectorial " "Found entity 1: ALU_vectorial" {  } { { "core/ALU_vectorial.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/ALU_vectorial.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/mux_2inputs_20bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/mux_2inputs_20bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2inputs_20bits " "Found entity 1: mux_2inputs_20bits" {  } { { "core/mux_2inputs_20bits.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/mux_2inputs_20bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/mux_2inputs_128bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/mux_2inputs_128bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2inputs_128bits " "Found entity 1: mux_2inputs_128bits" {  } { { "core/mux_2inputs_128bits.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/mux_2inputs_128bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/substractor_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/substractor_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 substractor_branch " "Found entity 1: substractor_branch" {  } { { "core/substractor_branch.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/substractor_branch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/mux_3inputs_16bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/mux_3inputs_16bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3inputs_16bits " "Found entity 1: mux_3inputs_16bits" {  } { { "core/mux_3inputs_16bits.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/mux_3inputs_16bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/mux_3inputs_128bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/mux_3inputs_128bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3inputs_128bits " "Found entity 1: mux_3inputs_128bits" {  } { { "core/mux_3inputs_128bits.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/mux_3inputs_128bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298246938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298246938 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1727298247062 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 16 top.sv(147) " "Verilog HDL assignment warning at top.sv(147): truncated value with size 128 to match size of target (16)" {  } { { "top.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/top.sv" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1727298247072 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_16 adder_16:pc_add " "Elaborating entity \"adder_16\" for hierarchy \"adder_16:pc_add\"" {  } { { "top.sv" "pc_add" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/top.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298247232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2inputs_16bits mux_2inputs_16bits:mux_2inputs_PC " "Elaborating entity \"mux_2inputs_16bits\" for hierarchy \"mux_2inputs_16bits:mux_2inputs_PC\"" {  } { { "top.sv" "mux_2inputs_PC" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/top.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298247252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_register PC_register:pc_reg " "Elaborating entity \"PC_register\" for hierarchy \"PC_register:pc_reg\"" {  } { { "top.sv" "pc_reg" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/top.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298247265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:rom_memory " "Elaborating entity \"ROM\" for hierarchy \"ROM:rom_memory\"" {  } { { "top.sv" "rom_memory" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/top.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298247297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:rom_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:rom_memory\|altsyncram:altsyncram_component\"" {  } { { "memory/ROM.v" "altsyncram_component" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298247474 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:rom_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:rom_memory\|altsyncram:altsyncram_component\"" {  } { { "memory/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1727298247498 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:rom_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:rom_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298247499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298247499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298247499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ROM.mif " "Parameter \"init_file\" = \"./ROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298247499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298247499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298247499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298247499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298247499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298247499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298247499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298247499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298247499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Parameter \"width_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298247499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298247499 ""}  } { { "memory/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1727298247499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ef1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ef1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ef1 " "Found entity 1: altsyncram_0ef1" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298247663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298247663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ef1 ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated " "Elaborating entity \"altsyncram_0ef1\" for hierarchy \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298247664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298249422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298249422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_0ef1.tdf" "rden_decode" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298249423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/db/mux_7hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298249532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298249532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|mux_7hb:mux2 " "Elaborating entity \"mux_7hb\" for hierarchy \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|mux_7hb:mux2\"" {  } { { "db/altsyncram_0ef1.tdf" "mux2" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298249533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FetchDecode_register FetchDecode_register:FetchDecode_register_instance " "Elaborating entity \"FetchDecode_register\" for hierarchy \"FetchDecode_register:FetchDecode_register_instance\"" {  } { { "top.sv" "FetchDecode_register_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/top.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298250026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detection_unit hazard_detection_unit:u_hazard_detection " "Elaborating entity \"hazard_detection_unit\" for hierarchy \"hazard_detection_unit:u_hazard_detection\"" {  } { { "top.sv" "u_hazard_detection" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/top.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298250048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:control_unit_instance " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:control_unit_instance\"" {  } { { "top.sv" "control_unit_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/top.sv" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298250074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2inputs_20bits mux_2inputs_20bits:mux_2inputs_nop " "Elaborating entity \"mux_2inputs_20bits\" for hierarchy \"mux_2inputs_20bits:mux_2inputs_nop\"" {  } { { "top.sv" "mux_2inputs_nop" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/top.sv" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298250089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroExtend zeroExtend:zero_extend_instance " "Elaborating entity \"zeroExtend\" for hierarchy \"zeroExtend:zero_extend_instance\"" {  } { { "top.sv" "zero_extend_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/top.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298250116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "substractor_branch substractor_branch:branch_label_pc " "Elaborating entity \"substractor_branch\" for hierarchy \"substractor_branch:branch_label_pc\"" {  } { { "top.sv" "branch_label_pc" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/top.sv" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298250127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Regfile_scalar Regfile_scalar:regfile_instance " "Elaborating entity \"Regfile_scalar\" for hierarchy \"Regfile_scalar:regfile_instance\"" {  } { { "top.sv" "regfile_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/top.sv" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298250138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Regfile_vector Regfile_vector:vector_instance " "Elaborating entity \"Regfile_vector\" for hierarchy \"Regfile_vector:vector_instance\"" {  } { { "top.sv" "vector_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/top.sv" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298250266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_branch comparator_branch:comparator_instance " "Elaborating entity \"comparator_branch\" for hierarchy \"comparator_branch:comparator_instance\"" {  } { { "top.sv" "comparator_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/top.sv" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298251041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodeExecute_register DecodeExecute_register:DecodeExecute_register_instance " "Elaborating entity \"DecodeExecute_register\" for hierarchy \"DecodeExecute_register:DecodeExecute_register_instance\"" {  } { { "top.sv" "DecodeExecute_register_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/top.sv" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298251053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3inputs_16bits mux_3inputs_16bits:mux_alu_forward_A " "Elaborating entity \"mux_3inputs_16bits\" for hierarchy \"mux_3inputs_16bits:mux_alu_forward_A\"" {  } { { "top.sv" "mux_alu_forward_A" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/top.sv" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298251129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_escalar " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_escalar\"" {  } { { "top.sv" "ALU_escalar" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/top.sv" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298251144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3inputs_128bits mux_3inputs_128bits:mux_alu_forward_A_vector " "Elaborating entity \"mux_3inputs_128bits\" for hierarchy \"mux_3inputs_128bits:mux_alu_forward_A_vector\"" {  } { { "top.sv" "mux_alu_forward_A_vector" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/top.sv" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298251157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_vectorial ALU_vectorial:ALU_vectorial_instance " "Elaborating entity \"ALU_vectorial\" for hierarchy \"ALU_vectorial:ALU_vectorial_instance\"" {  } { { "top.sv" "ALU_vectorial_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/top.sv" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298251209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mixColumns ALU_vectorial:ALU_vectorial_instance\|mixColumns:mixColumns_instance " "Elaborating entity \"mixColumns\" for hierarchy \"ALU_vectorial:ALU_vectorial_instance\|mixColumns:mixColumns_instance\"" {  } { { "core/ALU_vectorial.sv" "mixColumns_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/ALU_vectorial.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298251317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRows ALU_vectorial:ALU_vectorial_instance\|shiftRows:shiftRows_instance " "Elaborating entity \"shiftRows\" for hierarchy \"ALU_vectorial:ALU_vectorial_instance\|shiftRows:shiftRows_instance\"" {  } { { "core/ALU_vectorial.sv" "shiftRows_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/ALU_vectorial.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298251361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addRoundKey ALU_vectorial:ALU_vectorial_instance\|addRoundKey:addRoundKey_inst " "Elaborating entity \"addRoundKey\" for hierarchy \"ALU_vectorial:ALU_vectorial_instance\|addRoundKey:addRoundKey_inst\"" {  } { { "core/ALU_vectorial.sv" "addRoundKey_inst" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/ALU_vectorial.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298251387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subBytes ALU_vectorial:ALU_vectorial_instance\|subBytes:subBytes_instance " "Elaborating entity \"subBytes\" for hierarchy \"ALU_vectorial:ALU_vectorial_instance\|subBytes:subBytes_instance\"" {  } { { "core/ALU_vectorial.sv" "subBytes_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/ALU_vectorial.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298251398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox_rom ALU_vectorial:ALU_vectorial_instance\|subBytes:subBytes_instance\|sbox_rom:rom_inst " "Elaborating entity \"sbox_rom\" for hierarchy \"ALU_vectorial:ALU_vectorial_instance\|subBytes:subBytes_instance\|sbox_rom:rom_inst\"" {  } { { "core/subBytes.sv" "rom_inst" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/subBytes.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298251409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ALU_vectorial:ALU_vectorial_instance\|subBytes:subBytes_instance\|sbox_rom:rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ALU_vectorial:ALU_vectorial_instance\|subBytes:subBytes_instance\|sbox_rom:rom_inst\|altsyncram:altsyncram_component\"" {  } { { "core/sbox_rom.v" "altsyncram_component" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/sbox_rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298251446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_vectorial:ALU_vectorial_instance\|subBytes:subBytes_instance\|sbox_rom:rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ALU_vectorial:ALU_vectorial_instance\|subBytes:subBytes_instance\|sbox_rom:rom_inst\|altsyncram:altsyncram_component\"" {  } { { "core/sbox_rom.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/sbox_rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1727298251480 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_vectorial:ALU_vectorial_instance\|subBytes:subBytes_instance\|sbox_rom:rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ALU_vectorial:ALU_vectorial_instance\|subBytes:subBytes_instance\|sbox_rom:rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298251480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298251480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298251480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sbox.mif " "Parameter \"init_file\" = \"sbox.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298251480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298251480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=sbox " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=sbox\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298251480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298251480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298251480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298251480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298251480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298251480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298251480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298251480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298251480 ""}  } { { "core/sbox_rom.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/sbox_rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1727298251480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_70i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_70i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_70i1 " "Found entity 1: altsyncram_70i1" {  } { { "db/altsyncram_70i1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/db/altsyncram_70i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298251594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298251594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_70i1 ALU_vectorial:ALU_vectorial_instance\|subBytes:subBytes_instance\|sbox_rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_70i1:auto_generated " "Elaborating entity \"altsyncram_70i1\" for hierarchy \"ALU_vectorial:ALU_vectorial_instance\|subBytes:subBytes_instance\|sbox_rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_70i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298251595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ncj2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ncj2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ncj2 " "Found entity 1: altsyncram_ncj2" {  } { { "db/altsyncram_ncj2.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/db/altsyncram_ncj2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298251704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298251704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ncj2 ALU_vectorial:ALU_vectorial_instance\|subBytes:subBytes_instance\|sbox_rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_70i1:auto_generated\|altsyncram_ncj2:altsyncram1 " "Elaborating entity \"altsyncram_ncj2\" for hierarchy \"ALU_vectorial:ALU_vectorial_instance\|subBytes:subBytes_instance\|sbox_rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_70i1:auto_generated\|altsyncram_ncj2:altsyncram1\"" {  } { { "db/altsyncram_70i1.tdf" "altsyncram1" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/db/altsyncram_70i1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298251705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ALU_vectorial:ALU_vectorial_instance\|subBytes:subBytes_instance\|sbox_rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_70i1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ALU_vectorial:ALU_vectorial_instance\|subBytes:subBytes_instance\|sbox_rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_70i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_70i1.tdf" "mgl_prim2" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/db/altsyncram_70i1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298252926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_vectorial:ALU_vectorial_instance\|subBytes:subBytes_instance\|sbox_rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_70i1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ALU_vectorial:ALU_vectorial_instance\|subBytes:subBytes_instance\|sbox_rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_70i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_70i1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/db/altsyncram_70i1.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1727298252956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_vectorial:ALU_vectorial_instance\|subBytes:subBytes_instance\|sbox_rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_70i1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ALU_vectorial:ALU_vectorial_instance\|subBytes:subBytes_instance\|sbox_rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_70i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298252956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298252956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298252956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1935830904 " "Parameter \"NODE_NAME\" = \"1935830904\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298252956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298252956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298252956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298252956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298252956 ""}  } { { "db/altsyncram_70i1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/db/altsyncram_70i1.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1727298252956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ALU_vectorial:ALU_vectorial_instance\|subBytes:subBytes_instance\|sbox_rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_70i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ALU_vectorial:ALU_vectorial_instance\|subBytes:subBytes_instance\|sbox_rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_70i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298253236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ALU_vectorial:ALU_vectorial_instance\|subBytes:subBytes_instance\|sbox_rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_70i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ALU_vectorial:ALU_vectorial_instance\|subBytes:subBytes_instance\|sbox_rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_70i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298253515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ALU_vectorial:ALU_vectorial_instance\|subBytes:subBytes_instance\|sbox_rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_70i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ALU_vectorial:ALU_vectorial_instance\|subBytes:subBytes_instance\|sbox_rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_70i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298253795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotWord ALU_vectorial:ALU_vectorial_instance\|rotWord:rotWord_instance " "Elaborating entity \"rotWord\" for hierarchy \"ALU_vectorial:ALU_vectorial_instance\|rotWord:rotWord_instance\"" {  } { { "core/ALU_vectorial.sv" "rotWord_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/ALU_vectorial.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298253892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "roundKey ALU_vectorial:ALU_vectorial_instance\|roundKey:roundKey_instance " "Elaborating entity \"roundKey\" for hierarchy \"ALU_vectorial:ALU_vectorial_instance\|roundKey:roundKey_instance\"" {  } { { "core/ALU_vectorial.sv" "roundKey_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/ALU_vectorial.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298253907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox_rom_comb ALU_vectorial:ALU_vectorial_instance\|roundKey:roundKey_instance\|sbox_rom_comb:sbox_inst0 " "Elaborating entity \"sbox_rom_comb\" for hierarchy \"ALU_vectorial:ALU_vectorial_instance\|roundKey:roundKey_instance\|sbox_rom_comb:sbox_inst0\"" {  } { { "core/roundKey.sv" "sbox_inst0" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/roundKey.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298253940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rcon ALU_vectorial:ALU_vectorial_instance\|roundKey:roundKey_instance\|Rcon:rcon_inst " "Elaborating entity \"Rcon\" for hierarchy \"ALU_vectorial:ALU_vectorial_instance\|roundKey:roundKey_instance\|Rcon:rcon_inst\"" {  } { { "core/roundKey.sv" "rcon_inst" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/roundKey.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298253959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addRoundKey ALU_vectorial:ALU_vectorial_instance\|roundKey:roundKey_instance\|addRoundKey:add_round_key_inst0 " "Elaborating entity \"addRoundKey\" for hierarchy \"ALU_vectorial:ALU_vectorial_instance\|roundKey:roundKey_instance\|addRoundKey:add_round_key_inst0\"" {  } { { "core/roundKey.sv" "add_round_key_inst0" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/roundKey.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298253981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryLoader ALU_vectorial:ALU_vectorial_instance\|MemoryLoader:MemoryLoader_instance " "Elaborating entity \"MemoryLoader\" for hierarchy \"ALU_vectorial:ALU_vectorial_instance\|MemoryLoader:MemoryLoader_instance\"" {  } { { "core/ALU_vectorial.sv" "MemoryLoader_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/core/ALU_vectorial.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298254011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit forwarding_unit:forwarding_unit_instance " "Elaborating entity \"forwarding_unit\" for hierarchy \"forwarding_unit:forwarding_unit_instance\"" {  } { { "top.sv" "forwarding_unit_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/top.sv" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298254055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExecuteMemory_register ExecuteMemory_register:ExecuteMemory_register_instance " "Elaborating entity \"ExecuteMemory_register\" for hierarchy \"ExecuteMemory_register:ExecuteMemory_register_instance\"" {  } { { "top.sv" "ExecuteMemory_register_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/top.sv" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298254068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_instance " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_instance\"" {  } { { "top.sv" "RAM_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298254174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:RAM_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:RAM_instance\|altsyncram:altsyncram_component\"" {  } { { "memory/RAM.v" "altsyncram_component" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298254251 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:RAM_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:RAM_instance\|altsyncram:altsyncram_component\"" {  } { { "memory/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1727298254279 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:RAM_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:RAM_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298254280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298254280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298254280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298254280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298254280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298254280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./RAM.mif " "Parameter \"init_file\" = \"./RAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298254280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298254280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298254280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298254280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298254280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298254280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298254280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298254280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298254280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298254280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298254280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298254280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298254280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298254280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298254280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298254280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298254280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298254280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 128 " "Parameter \"width_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298254280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298254280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298254280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298254280 ""}  } { { "memory/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1727298254280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spq2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spq2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spq2 " "Found entity 1: altsyncram_spq2" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298254430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298254430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spq2 RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated " "Elaborating entity \"altsyncram_spq2\" for hierarchy \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298254431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298255020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298255020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|decode_dla:decode2 " "Elaborating entity \"decode_dla\" for hierarchy \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|decode_dla:decode2\"" {  } { { "db/altsyncram_spq2.tdf" "decode2" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298255021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tfb " "Found entity 1: mux_tfb" {  } { { "db/mux_tfb.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/db/mux_tfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298255139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298255139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tfb RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|mux_tfb:mux4 " "Elaborating entity \"mux_tfb\" for hierarchy \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|mux_tfb:mux4\"" {  } { { "db/altsyncram_spq2.tdf" "mux4" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298255140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0jb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0jb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0jb " "Found entity 1: mux_0jb" {  } { { "db/mux_0jb.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/db/mux_0jb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298255305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298255305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0jb RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|mux_0jb:mux5 " "Elaborating entity \"mux_0jb\" for hierarchy \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|mux_0jb:mux5\"" {  } { { "db/altsyncram_spq2.tdf" "mux5" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298255306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryWriteback_register MemoryWriteback_register:MemoryWriteback_register_instance " "Elaborating entity \"MemoryWriteback_register\" for hierarchy \"MemoryWriteback_register:MemoryWriteback_register_instance\"" {  } { { "top.sv" "MemoryWriteback_register_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/top.sv" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298255594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2inputs_128bits mux_2inputs_128bits:mux_vector_2inputs_writeback " "Elaborating entity \"mux_2inputs_128bits\" for hierarchy \"mux_2inputs_128bits:mux_vector_2inputs_writeback\"" {  } { { "top.sv" "mux_vector_2inputs_writeback" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/top.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727298255648 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1727298257414 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.09.25.15:04:27 Progress: Loading sld02905de3/alt_sld_fab_wrapper_hw.tcl " "2024.09.25.15:04:27 Progress: Loading sld02905de3/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1727298267040 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1727298272961 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1727298273376 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1727298278944 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1727298279174 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1727298279403 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1727298279681 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1727298279691 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1727298279692 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1727298280505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld02905de3/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld02905de3/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld02905de3/alt_sld_fab.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/db/ip/sld02905de3/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298280980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298280980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld02905de3/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld02905de3/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld02905de3/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/db/ip/sld02905de3/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298281150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298281150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld02905de3/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld02905de3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld02905de3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/db/ip/sld02905de3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298281156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298281156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld02905de3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld02905de3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld02905de3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/db/ip/sld02905de3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298281305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298281305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld02905de3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld02905de3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld02905de3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/db/ip/sld02905de3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298281501 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld02905de3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/db/ip/sld02905de3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298281501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298281501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld02905de3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld02905de3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld02905de3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU_vectorial/Arch2P1IS2024/CPU/db/ip/sld02905de3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727298281653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727298281653 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1727298283630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4922 " "Peak virtual memory: 4922 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727298284257 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 25 15:04:44 2024 " "Processing ended: Wed Sep 25 15:04:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727298284257 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727298284257 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:20 " "Total CPU time (on all processors): 00:01:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727298284257 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1727298284257 ""}
