module gary
(
	input 	[23:1] cpu_address_in,	
	input	[20:1] dma_address_in,	
	output	[18:1] ram_address_out, 
	input	[15:0] cpu_data_out,     
	output	[15:0] cpu_data_in,      
	input	[15:0] custom_data_out,  
	output	[15:0] custom_data_in,   
	input	[15:0] ram_data_out,     
	output	[15:0] ram_data_in,      
  input a1k,                       
	input	cpu_rd,					        
	input	cpu_hwr,					        
	input	cpu_lwr,					        
  input cpu_hlt,                   
	input	ovl,					            
	input	dbr,					            
	input	dbwe,					            
	output	dbs,					            
	output	xbs,					            
	input	[3:0] memory_config,	    
  input ecs,                       
	input	hdc_ena,					        
	output	ram_rd,					        
	output	ram_hwr,					        
	output	ram_lwr,					        
	output 	sel_reg,  				        
	output 	reg [3:0] sel_chip, 	    
	output	reg [2:0] sel_slow,		    
	output 	reg sel_kick,		        
  output  reg sel_kick1mb,         
	output	sel_cia,					        
	output 	sel_cia_a,				        
	output 	sel_cia_b, 					    
	output	sel_rtc,					        
	output	sel_ide,					        
	output	sel_gayle				        
);