{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1754037752544 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1754037752544 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 01 05:42:32 2025 " "Processing started: Fri Aug 01 05:42:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1754037752544 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1754037752544 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TEI_GRUPO17 -c TEI_GRUPO17 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TEI_GRUPO17 -c TEI_GRUPO17" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1754037752544 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1754037752750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_principal_bloque.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuito_principal_bloque.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_principal_bloque " "Found entity 1: circuito_principal_bloque" {  } { { "circuito_principal_bloque.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/circuito_principal_bloque.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754037752779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754037752779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_principal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuito_principal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_principal " "Found entity 1: circuito_principal" {  } { { "circuito_principal.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/circuito_principal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754037752781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754037752781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "almacenamiento/almacenamiento.bdf 1 1 " "Found 1 design units, including 1 entities, in source file almacenamiento/almacenamiento.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 almacenamiento " "Found entity 1: almacenamiento" {  } { { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Almacenamiento/almacenamiento.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754037752782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754037752782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador/contador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador/contador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "Contador/contador.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Contador/contador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754037752784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754037752784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador/contador_uc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador/contador_uc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador_UC " "Found entity 1: contador_UC" {  } { { "Contador/contador_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Contador/contador_UC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754037752784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754037752784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidaddecontrol/unidad_control.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unidaddecontrol/unidad_control.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 unidad_control " "Found entity 1: unidad_control" {  } { { "UnidadDeControl/unidad_control.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/unidad_control.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754037752786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754037752786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidaddecontrol/uc_detector_pausa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unidaddecontrol/uc_detector_pausa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UC_detector_pausa " "Found entity 1: UC_detector_pausa" {  } { { "UnidadDeControl/UC_detector_pausa.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/UC_detector_pausa.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754037752787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754037752787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidaddecontrol/uc_detector_fin.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unidaddecontrol/uc_detector_fin.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UC_detector_fin " "Found entity 1: UC_detector_fin" {  } { { "UnidadDeControl/UC_detector_fin.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/UC_detector_fin.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754037752788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754037752788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidaddecontrol/uc_detector_error.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unidaddecontrol/uc_detector_error.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UC_detector_error " "Found entity 1: UC_detector_error" {  } { { "UnidadDeControl/UC_detector_error.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/UC_detector_error.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754037752790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754037752790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidaddecontrol/uc_de_uc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unidaddecontrol/uc_de_uc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UC_de_UC " "Found entity 1: UC_de_UC" {  } { { "UnidadDeControl/UC_de_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/UC_de_UC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754037752792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754037752792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidaddecontrol/uc_de_ua.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unidaddecontrol/uc_de_ua.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UC_de_UA " "Found entity 1: UC_de_UA" {  } { { "UnidadDeControl/UC_de_UA.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/UC_de_UA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754037752793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754037752793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidaddecontrol/uc_de_estados.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unidaddecontrol/uc_de_estados.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UC_de_estados " "Found entity 1: UC_de_estados" {  } { { "UnidadDeControl/UC_de_estados.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/UC_de_estados.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754037752794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754037752794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidaddecontrol/decodificador_salida.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unidaddecontrol/decodificador_salida.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador_salida " "Found entity 1: decodificador_salida" {  } { { "UnidadDeControl/decodificador_salida.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/decodificador_salida.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754037752795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754037752795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidaddecontrol/mef/mef_funcion_de_salida.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unidaddecontrol/mef/mef_funcion_de_salida.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MEF_funcion_de_salida " "Found entity 1: MEF_funcion_de_salida" {  } { { "UnidadDeControl/MEF/MEF_funcion_de_salida.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/MEF/MEF_funcion_de_salida.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754037752797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754037752797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidaddecontrol/mef/mef_funcion_de_estado.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unidaddecontrol/mef/mef_funcion_de_estado.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MEF_funcion_de_estado " "Found entity 1: MEF_funcion_de_estado" {  } { { "UnidadDeControl/MEF/MEF_funcion_de_estado.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/MEF/MEF_funcion_de_estado.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754037752798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754037752798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidaddecontrol/mef/mef_estado.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unidaddecontrol/mef/mef_estado.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MEF_estado " "Found entity 1: MEF_estado" {  } { { "UnidadDeControl/MEF/MEF_estado.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/MEF/MEF_estado.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754037752800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754037752800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidaddecontrol/mef/mef.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unidaddecontrol/mef/mef.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MEF " "Found entity 1: MEF" {  } { { "UnidadDeControl/MEF/MEF.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/MEF/MEF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754037752801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754037752801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generales/sumador_semi.bdf 1 1 " "Found 1 design units, including 1 entities, in source file generales/sumador_semi.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_semi " "Found entity 1: sumador_semi" {  } { { "Generales/sumador_semi.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Generales/sumador_semi.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754037752802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754037752802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generales/sumador_completo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file generales/sumador_completo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_completo " "Found entity 1: sumador_completo" {  } { { "Generales/sumador_completo.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Generales/sumador_completo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754037752804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754037752804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generales/sumador_12bits_serie.bdf 1 1 " "Found 1 design units, including 1 entities, in source file generales/sumador_12bits_serie.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_12bits_serie " "Found entity 1: sumador_12bits_serie" {  } { { "Generales/sumador_12bits_serie.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Generales/sumador_12bits_serie.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754037752805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754037752805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generales/reg_12bits_tristate.bdf 1 1 " "Found 1 design units, including 1 entities, in source file generales/reg_12bits_tristate.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_12bits_tristate " "Found entity 1: reg_12bits_tristate" {  } { { "Generales/reg_12bits_tristate.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Generales/reg_12bits_tristate.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754037752806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754037752806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generales/reg_12bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file generales/reg_12bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_12bits " "Found entity 1: reg_12bits" {  } { { "Generales/reg_12bits.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Generales/reg_12bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754037752807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754037752807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generales/reg_1bit_tristate.bdf 1 1 " "Found 1 design units, including 1 entities, in source file generales/reg_1bit_tristate.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_1bit_tristate " "Found entity 1: reg_1bit_tristate" {  } { { "Generales/reg_1bit_tristate.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Generales/reg_1bit_tristate.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754037752809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754037752809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generales/reg_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file generales/reg_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_1bit " "Found entity 1: reg_1bit" {  } { { "Generales/reg_1bit.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Generales/reg_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754037752810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754037752810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generales/mux2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file generales/mux2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "Generales/MUX2.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Generales/MUX2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754037752811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754037752811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generales/conversorca2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file generales/conversorca2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 conversorCA2 " "Found entity 1: conversorCA2" {  } { { "Generales/conversorCA2.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Generales/conversorCA2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754037752813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754037752813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generales/comparador_12bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file generales/comparador_12bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_12bits " "Found entity 1: comparador_12bits" {  } { { "Generales/comparador_12bits.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Generales/comparador_12bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754037752815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754037752815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generales/comparador_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file generales/comparador_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_1bit " "Found entity 1: comparador_1bit" {  } { { "Generales/comparador_1bit.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Generales/comparador_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754037752816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754037752816 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuito_principal_bloque " "Elaborating entity \"circuito_principal_bloque\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1754037752839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuito_principal circuito_principal:inst " "Elaborating entity \"circuito_principal\" for hierarchy \"circuito_principal:inst\"" {  } { { "circuito_principal_bloque.bdf" "inst" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/circuito_principal_bloque.bdf" { { 144 568 760 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754037752839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidad_control circuito_principal:inst\|unidad_control:inst4 " "Elaborating entity \"unidad_control\" for hierarchy \"circuito_principal:inst\|unidad_control:inst4\"" {  } { { "circuito_principal.bdf" "inst4" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/circuito_principal.bdf" { { 384 376 560 672 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754037752841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC_de_estados circuito_principal:inst\|unidad_control:inst4\|UC_de_estados:inst9 " "Elaborating entity \"UC_de_estados\" for hierarchy \"circuito_principal:inst\|unidad_control:inst4\|UC_de_estados:inst9\"" {  } { { "UnidadDeControl/unidad_control.bdf" "inst9" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/unidad_control.bdf" { { 440 1264 1376 536 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754037752850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador_salida circuito_principal:inst\|unidad_control:inst4\|decodificador_salida:inst7 " "Elaborating entity \"decodificador_salida\" for hierarchy \"circuito_principal:inst\|unidad_control:inst4\|decodificador_salida:inst7\"" {  } { { "UnidadDeControl/unidad_control.bdf" "inst7" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/unidad_control.bdf" { { 504 920 1032 696 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754037752851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEF circuito_principal:inst\|unidad_control:inst4\|MEF:inst6 " "Elaborating entity \"MEF\" for hierarchy \"circuito_principal:inst\|unidad_control:inst4\|MEF:inst6\"" {  } { { "UnidadDeControl/unidad_control.bdf" "inst6" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/unidad_control.bdf" { { 504 760 896 664 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754037752852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEF_funcion_de_salida circuito_principal:inst\|unidad_control:inst4\|MEF:inst6\|MEF_funcion_de_salida:inst2 " "Elaborating entity \"MEF_funcion_de_salida\" for hierarchy \"circuito_principal:inst\|unidad_control:inst4\|MEF:inst6\|MEF_funcion_de_salida:inst2\"" {  } { { "UnidadDeControl/MEF/MEF.bdf" "inst2" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/MEF/MEF.bdf" { { 48 800 896 144 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754037752853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEF_estado circuito_principal:inst\|unidad_control:inst4\|MEF:inst6\|MEF_estado:inst1 " "Elaborating entity \"MEF_estado\" for hierarchy \"circuito_principal:inst\|unidad_control:inst4\|MEF:inst6\|MEF_estado:inst1\"" {  } { { "UnidadDeControl/MEF/MEF.bdf" "inst1" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/MEF/MEF.bdf" { { 144 488 584 272 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754037752854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEF_funcion_de_estado circuito_principal:inst\|unidad_control:inst4\|MEF:inst6\|MEF_funcion_de_estado:inst " "Elaborating entity \"MEF_funcion_de_estado\" for hierarchy \"circuito_principal:inst\|unidad_control:inst4\|MEF:inst6\|MEF_funcion_de_estado:inst\"" {  } { { "UnidadDeControl/MEF/MEF.bdf" "inst" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/MEF/MEF.bdf" { { 144 240 376 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754037752855 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLK " "Pin \"CLK\" not connected" {  } { { "UnidadDeControl/MEF/MEF_funcion_de_estado.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/MEF/MEF_funcion_de_estado.bdf" { { 304 168 336 320 "CLK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1754037752856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC_detector_pausa circuito_principal:inst\|unidad_control:inst4\|UC_detector_pausa:inst " "Elaborating entity \"UC_detector_pausa\" for hierarchy \"circuito_principal:inst\|unidad_control:inst4\|UC_detector_pausa:inst\"" {  } { { "UnidadDeControl/unidad_control.bdf" "inst" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/unidad_control.bdf" { { 336 440 536 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754037752858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC_detector_fin circuito_principal:inst\|unidad_control:inst4\|UC_detector_fin:inst11 " "Elaborating entity \"UC_detector_fin\" for hierarchy \"circuito_principal:inst\|unidad_control:inst4\|UC_detector_fin:inst11\"" {  } { { "UnidadDeControl/unidad_control.bdf" "inst11" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/unidad_control.bdf" { { 272 680 808 432 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754037752859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_12bits circuito_principal:inst\|unidad_control:inst4\|UC_detector_fin:inst11\|comparador_12bits:inst12 " "Elaborating entity \"comparador_12bits\" for hierarchy \"circuito_principal:inst\|unidad_control:inst4\|UC_detector_fin:inst11\|comparador_12bits:inst12\"" {  } { { "UnidadDeControl/UC_detector_fin.bdf" "inst12" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/UC_detector_fin.bdf" { { 560 408 552 656 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754037752860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_1bit circuito_principal:inst\|unidad_control:inst4\|UC_detector_fin:inst11\|comparador_12bits:inst12\|comparador_1bit:inst11 " "Elaborating entity \"comparador_1bit\" for hierarchy \"circuito_principal:inst\|unidad_control:inst4\|UC_detector_fin:inst11\|comparador_12bits:inst12\|comparador_1bit:inst11\"" {  } { { "Generales/comparador_12bits.bdf" "inst11" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Generales/comparador_12bits.bdf" { { 560 1016 1168 688 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754037752861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_1bit circuito_principal:inst\|unidad_control:inst4\|reg_1bit:inst5 " "Elaborating entity \"reg_1bit\" for hierarchy \"circuito_principal:inst\|unidad_control:inst4\|reg_1bit:inst5\"" {  } { { "UnidadDeControl/unidad_control.bdf" "inst5" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/unidad_control.bdf" { { 96 736 832 192 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754037752879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC_detector_error circuito_principal:inst\|unidad_control:inst4\|UC_detector_error:inst10 " "Elaborating entity \"UC_detector_error\" for hierarchy \"circuito_principal:inst\|unidad_control:inst4\|UC_detector_error:inst10\"" {  } { { "UnidadDeControl/unidad_control.bdf" "inst10" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/unidad_control.bdf" { { 336 888 1040 432 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754037752880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC_de_UA circuito_principal:inst\|unidad_control:inst4\|UC_de_UA:inst3 " "Elaborating entity \"UC_de_UA\" for hierarchy \"circuito_principal:inst\|unidad_control:inst4\|UC_de_UA:inst3\"" {  } { { "UnidadDeControl/unidad_control.bdf" "inst3" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/unidad_control.bdf" { { 40 1240 1400 168 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754037752889 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND3 inst3 " "Block or symbol \"AND3\" of instance \"inst3\" overlaps another block or symbol" {  } { { "UnidadDeControl/UC_de_UA.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/UC_de_UA.bdf" { { 136 696 760 184 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1754037752889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC_de_UC circuito_principal:inst\|unidad_control:inst4\|UC_de_UC:inst4 " "Elaborating entity \"UC_de_UC\" for hierarchy \"circuito_principal:inst\|unidad_control:inst4\|UC_de_UC:inst4\"" {  } { { "UnidadDeControl/unidad_control.bdf" "inst4" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/unidad_control.bdf" { { 192 1240 1424 416 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754037752889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorCA2 circuito_principal:inst\|unidad_control:inst4\|UC_de_UC:inst4\|conversorCA2:inst " "Elaborating entity \"conversorCA2\" for hierarchy \"circuito_principal:inst\|unidad_control:inst4\|UC_de_UC:inst4\|conversorCA2:inst\"" {  } { { "UnidadDeControl/UC_de_UC.bdf" "inst" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/UnidadDeControl/UC_de_UC.bdf" { { 568 648 808 696 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754037752892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_12bits_serie circuito_principal:inst\|unidad_control:inst4\|UC_de_UC:inst4\|conversorCA2:inst\|sumador_12bits_serie:inst41 " "Elaborating entity \"sumador_12bits_serie\" for hierarchy \"circuito_principal:inst\|unidad_control:inst4\|UC_de_UC:inst4\|conversorCA2:inst\|sumador_12bits_serie:inst41\"" {  } { { "Generales/conversorCA2.bdf" "inst41" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Generales/conversorCA2.bdf" { { 616 624 768 712 "inst41" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754037752898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_completo circuito_principal:inst\|unidad_control:inst4\|UC_de_UC:inst4\|conversorCA2:inst\|sumador_12bits_serie:inst41\|sumador_completo:inst11 " "Elaborating entity \"sumador_completo\" for hierarchy \"circuito_principal:inst\|unidad_control:inst4\|UC_de_UC:inst4\|conversorCA2:inst\|sumador_12bits_serie:inst41\|sumador_completo:inst11\"" {  } { { "Generales/sumador_12bits_serie.bdf" "inst11" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Generales/sumador_12bits_serie.bdf" { { 1200 1704 1800 1296 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754037752899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 circuito_principal:inst\|unidad_control:inst4\|UC_de_UC:inst4\|conversorCA2:inst\|MUX2:inst " "Elaborating entity \"MUX2\" for hierarchy \"circuito_principal:inst\|unidad_control:inst4\|UC_de_UC:inst4\|conversorCA2:inst\|MUX2:inst\"" {  } { { "Generales/conversorCA2.bdf" "inst" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Generales/conversorCA2.bdf" { { 104 336 432 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754037752908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador circuito_principal:inst\|contador:inst " "Elaborating entity \"contador\" for hierarchy \"circuito_principal:inst\|contador:inst\"" {  } { { "circuito_principal.bdf" "inst" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/circuito_principal.bdf" { { 160 584 768 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754037752916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_12bits circuito_principal:inst\|contador:inst\|reg_12bits:inst1 " "Elaborating entity \"reg_12bits\" for hierarchy \"circuito_principal:inst\|contador:inst\|reg_12bits:inst1\"" {  } { { "Contador/contador.bdf" "inst1" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Contador/contador.bdf" { { 168 432 576 264 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754037752925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_UC circuito_principal:inst\|contador:inst\|contador_UC:inst4 " "Elaborating entity \"contador_UC\" for hierarchy \"circuito_principal:inst\|contador:inst\|contador_UC:inst4\"" {  } { { "Contador/contador.bdf" "inst4" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Contador/contador.bdf" { { 48 152 368 208 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754037752933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "almacenamiento circuito_principal:inst\|almacenamiento:inst2 " "Elaborating entity \"almacenamiento\" for hierarchy \"circuito_principal:inst\|almacenamiento:inst2\"" {  } { { "circuito_principal.bdf" "inst2" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/circuito_principal.bdf" { { 184 168 328 312 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754037752941 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "circuito_principal:inst\|almacenamiento:inst2\|inst4\[11\] DATA\[11\] " "Removed fan-out from the always-disabled I/O buffer \"circuito_principal:inst\|almacenamiento:inst2\|inst4\[11\]\" to the node \"DATA\[11\]\"" {  } { { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Almacenamiento/almacenamiento.bdf" { { 224 744 776 272 "inst4" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754037753304 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "circuito_principal:inst\|almacenamiento:inst2\|inst4\[10\] DATA\[10\] " "Removed fan-out from the always-disabled I/O buffer \"circuito_principal:inst\|almacenamiento:inst2\|inst4\[10\]\" to the node \"DATA\[10\]\"" {  } { { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Almacenamiento/almacenamiento.bdf" { { 224 744 776 272 "inst4" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754037753304 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "circuito_principal:inst\|almacenamiento:inst2\|inst4\[9\] DATA\[9\] " "Removed fan-out from the always-disabled I/O buffer \"circuito_principal:inst\|almacenamiento:inst2\|inst4\[9\]\" to the node \"DATA\[9\]\"" {  } { { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Almacenamiento/almacenamiento.bdf" { { 224 744 776 272 "inst4" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754037753304 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "circuito_principal:inst\|almacenamiento:inst2\|inst4\[8\] DATA\[8\] " "Removed fan-out from the always-disabled I/O buffer \"circuito_principal:inst\|almacenamiento:inst2\|inst4\[8\]\" to the node \"DATA\[8\]\"" {  } { { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Almacenamiento/almacenamiento.bdf" { { 224 744 776 272 "inst4" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754037753304 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "circuito_principal:inst\|almacenamiento:inst2\|inst4\[7\] DATA\[7\] " "Removed fan-out from the always-disabled I/O buffer \"circuito_principal:inst\|almacenamiento:inst2\|inst4\[7\]\" to the node \"DATA\[7\]\"" {  } { { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Almacenamiento/almacenamiento.bdf" { { 224 744 776 272 "inst4" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754037753304 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "circuito_principal:inst\|almacenamiento:inst2\|inst4\[6\] DATA\[6\] " "Removed fan-out from the always-disabled I/O buffer \"circuito_principal:inst\|almacenamiento:inst2\|inst4\[6\]\" to the node \"DATA\[6\]\"" {  } { { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Almacenamiento/almacenamiento.bdf" { { 224 744 776 272 "inst4" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754037753304 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "circuito_principal:inst\|almacenamiento:inst2\|inst4\[5\] DATA\[5\] " "Removed fan-out from the always-disabled I/O buffer \"circuito_principal:inst\|almacenamiento:inst2\|inst4\[5\]\" to the node \"DATA\[5\]\"" {  } { { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Almacenamiento/almacenamiento.bdf" { { 224 744 776 272 "inst4" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754037753304 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "circuito_principal:inst\|almacenamiento:inst2\|inst4\[4\] DATA\[4\] " "Removed fan-out from the always-disabled I/O buffer \"circuito_principal:inst\|almacenamiento:inst2\|inst4\[4\]\" to the node \"DATA\[4\]\"" {  } { { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Almacenamiento/almacenamiento.bdf" { { 224 744 776 272 "inst4" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754037753304 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "circuito_principal:inst\|almacenamiento:inst2\|inst4\[3\] DATA\[3\] " "Removed fan-out from the always-disabled I/O buffer \"circuito_principal:inst\|almacenamiento:inst2\|inst4\[3\]\" to the node \"DATA\[3\]\"" {  } { { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Almacenamiento/almacenamiento.bdf" { { 224 744 776 272 "inst4" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754037753304 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "circuito_principal:inst\|almacenamiento:inst2\|inst4\[2\] DATA\[2\] " "Removed fan-out from the always-disabled I/O buffer \"circuito_principal:inst\|almacenamiento:inst2\|inst4\[2\]\" to the node \"DATA\[2\]\"" {  } { { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Almacenamiento/almacenamiento.bdf" { { 224 744 776 272 "inst4" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754037753304 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "circuito_principal:inst\|almacenamiento:inst2\|inst4\[1\] DATA\[1\] " "Removed fan-out from the always-disabled I/O buffer \"circuito_principal:inst\|almacenamiento:inst2\|inst4\[1\]\" to the node \"DATA\[1\]\"" {  } { { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Almacenamiento/almacenamiento.bdf" { { 224 744 776 272 "inst4" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754037753304 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "circuito_principal:inst\|almacenamiento:inst2\|inst4\[0\] DATA\[0\] " "Removed fan-out from the always-disabled I/O buffer \"circuito_principal:inst\|almacenamiento:inst2\|inst4\[0\]\" to the node \"DATA\[0\]\"" {  } { { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Almacenamiento/almacenamiento.bdf" { { 224 744 776 272 "inst4" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754037753304 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1754037753304 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuito_principal:inst\|contador:inst\|contador_UC:inst4\|inst3\[10\] circuito_principal:inst\|contador:inst\|reg_12bits:inst1\|reg_1bit:inst10\|inst4 " "Converted the fan-out from the tri-state buffer \"circuito_principal:inst\|contador:inst\|contador_UC:inst4\|inst3\[10\]\" to the node \"circuito_principal:inst\|contador:inst\|reg_12bits:inst1\|reg_1bit:inst10\|inst4\" into an OR gate" {  } { { "Contador/contador_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Contador/contador_UC.bdf" { { 96 512 560 128 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1754037753305 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuito_principal:inst\|contador:inst\|contador_UC:inst4\|inst3\[8\] circuito_principal:inst\|contador:inst\|reg_12bits:inst1\|reg_1bit:inst8\|inst4 " "Converted the fan-out from the tri-state buffer \"circuito_principal:inst\|contador:inst\|contador_UC:inst4\|inst3\[8\]\" to the node \"circuito_principal:inst\|contador:inst\|reg_12bits:inst1\|reg_1bit:inst8\|inst4\" into an OR gate" {  } { { "Contador/contador_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Contador/contador_UC.bdf" { { 96 512 560 128 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1754037753305 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuito_principal:inst\|contador:inst\|contador_UC:inst4\|inst3\[6\] circuito_principal:inst\|contador:inst\|reg_12bits:inst1\|reg_1bit:inst6\|inst4 " "Converted the fan-out from the tri-state buffer \"circuito_principal:inst\|contador:inst\|contador_UC:inst4\|inst3\[6\]\" to the node \"circuito_principal:inst\|contador:inst\|reg_12bits:inst1\|reg_1bit:inst6\|inst4\" into an OR gate" {  } { { "Contador/contador_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Contador/contador_UC.bdf" { { 96 512 560 128 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1754037753305 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuito_principal:inst\|contador:inst\|contador_UC:inst4\|inst3\[0\] circuito_principal:inst\|contador:inst\|reg_12bits:inst1\|reg_1bit:inst\|inst4 " "Converted the fan-out from the tri-state buffer \"circuito_principal:inst\|contador:inst\|contador_UC:inst4\|inst3\[0\]\" to the node \"circuito_principal:inst\|contador:inst\|reg_12bits:inst1\|reg_1bit:inst\|inst4\" into an OR gate" {  } { { "Contador/contador_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Contador/contador_UC.bdf" { { 96 512 560 128 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1754037753305 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuito_principal:inst\|contador:inst\|contador_UC:inst4\|inst3\[1\] circuito_principal:inst\|contador:inst\|reg_12bits:inst1\|reg_1bit:inst1\|inst4 " "Converted the fan-out from the tri-state buffer \"circuito_principal:inst\|contador:inst\|contador_UC:inst4\|inst3\[1\]\" to the node \"circuito_principal:inst\|contador:inst\|reg_12bits:inst1\|reg_1bit:inst1\|inst4\" into an OR gate" {  } { { "Contador/contador_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Contador/contador_UC.bdf" { { 96 512 560 128 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1754037753305 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuito_principal:inst\|contador:inst\|contador_UC:inst4\|inst3\[2\] circuito_principal:inst\|contador:inst\|reg_12bits:inst1\|reg_1bit:inst2\|inst4 " "Converted the fan-out from the tri-state buffer \"circuito_principal:inst\|contador:inst\|contador_UC:inst4\|inst3\[2\]\" to the node \"circuito_principal:inst\|contador:inst\|reg_12bits:inst1\|reg_1bit:inst2\|inst4\" into an OR gate" {  } { { "Contador/contador_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Contador/contador_UC.bdf" { { 96 512 560 128 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1754037753305 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuito_principal:inst\|contador:inst\|contador_UC:inst4\|inst3\[3\] circuito_principal:inst\|contador:inst\|reg_12bits:inst1\|reg_1bit:inst3\|inst4 " "Converted the fan-out from the tri-state buffer \"circuito_principal:inst\|contador:inst\|contador_UC:inst4\|inst3\[3\]\" to the node \"circuito_principal:inst\|contador:inst\|reg_12bits:inst1\|reg_1bit:inst3\|inst4\" into an OR gate" {  } { { "Contador/contador_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Contador/contador_UC.bdf" { { 96 512 560 128 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1754037753305 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuito_principal:inst\|contador:inst\|contador_UC:inst4\|inst3\[4\] circuito_principal:inst\|contador:inst\|reg_12bits:inst1\|reg_1bit:inst4\|inst4 " "Converted the fan-out from the tri-state buffer \"circuito_principal:inst\|contador:inst\|contador_UC:inst4\|inst3\[4\]\" to the node \"circuito_principal:inst\|contador:inst\|reg_12bits:inst1\|reg_1bit:inst4\|inst4\" into an OR gate" {  } { { "Contador/contador_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Contador/contador_UC.bdf" { { 96 512 560 128 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1754037753305 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuito_principal:inst\|contador:inst\|contador_UC:inst4\|inst3\[5\] circuito_principal:inst\|contador:inst\|reg_12bits:inst1\|reg_1bit:inst5\|inst4 " "Converted the fan-out from the tri-state buffer \"circuito_principal:inst\|contador:inst\|contador_UC:inst4\|inst3\[5\]\" to the node \"circuito_principal:inst\|contador:inst\|reg_12bits:inst1\|reg_1bit:inst5\|inst4\" into an OR gate" {  } { { "Contador/contador_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Contador/contador_UC.bdf" { { 96 512 560 128 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1754037753305 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuito_principal:inst\|contador:inst\|contador_UC:inst4\|inst3\[7\] circuito_principal:inst\|contador:inst\|reg_12bits:inst1\|reg_1bit:inst7\|inst4 " "Converted the fan-out from the tri-state buffer \"circuito_principal:inst\|contador:inst\|contador_UC:inst4\|inst3\[7\]\" to the node \"circuito_principal:inst\|contador:inst\|reg_12bits:inst1\|reg_1bit:inst7\|inst4\" into an OR gate" {  } { { "Contador/contador_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Contador/contador_UC.bdf" { { 96 512 560 128 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1754037753305 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuito_principal:inst\|contador:inst\|contador_UC:inst4\|inst3\[9\] circuito_principal:inst\|contador:inst\|reg_12bits:inst1\|reg_1bit:inst9\|inst4 " "Converted the fan-out from the tri-state buffer \"circuito_principal:inst\|contador:inst\|contador_UC:inst4\|inst3\[9\]\" to the node \"circuito_principal:inst\|contador:inst\|reg_12bits:inst1\|reg_1bit:inst9\|inst4\" into an OR gate" {  } { { "Contador/contador_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Contador/contador_UC.bdf" { { 96 512 560 128 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1754037753305 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuito_principal:inst\|contador:inst\|contador_UC:inst4\|inst3\[11\] circuito_principal:inst\|contador:inst\|reg_12bits:inst1\|reg_1bit:inst11\|inst4 " "Converted the fan-out from the tri-state buffer \"circuito_principal:inst\|contador:inst\|contador_UC:inst4\|inst3\[11\]\" to the node \"circuito_principal:inst\|contador:inst\|reg_12bits:inst1\|reg_1bit:inst11\|inst4\" into an OR gate" {  } { { "Contador/contador_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/Contador/contador_UC.bdf" { { 96 512 560 128 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1754037753305 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1754037753305 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1754037753471 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1754037753889 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1754037753889 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "182 " "Implemented 182 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1754037753926 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1754037753926 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "12 " "Implemented 12 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1754037753926 ""} { "Info" "ICUT_CUT_TM_LCELLS" "157 " "Implemented 157 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1754037753926 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1754037753926 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4626 " "Peak virtual memory: 4626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1754037753956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 01 05:42:33 2025 " "Processing ended: Fri Aug 01 05:42:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1754037753956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1754037753956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1754037753956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1754037753956 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1754037755141 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1754037755141 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 01 05:42:34 2025 " "Processing started: Fri Aug 01 05:42:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1754037755141 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1754037755141 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TEI_GRUPO17 -c TEI_GRUPO17 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TEI_GRUPO17 -c TEI_GRUPO17" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1754037755141 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1754037755198 ""}
{ "Info" "0" "" "Project  = TEI_GRUPO17" {  } {  } 0 0 "Project  = TEI_GRUPO17" 0 0 "Fitter" 0 0 1754037755199 ""}
{ "Info" "0" "" "Revision = TEI_GRUPO17" {  } {  } 0 0 "Revision = TEI_GRUPO17" 0 0 "Fitter" 0 0 1754037755199 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1754037755235 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "TEI_GRUPO17 EP3C5F256C6 " "Automatically selected device EP3C5F256C6 for design TEI_GRUPO17" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1754037755293 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1754037755314 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1754037755314 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1754037755358 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1754037755366 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10F256C6 " "Device EP3C10F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1754037755479 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F256C6 " "Device EP3C16F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1754037755479 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F256C6 " "Device EP3C25F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1754037755479 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1754037755479 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 453 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1754037755481 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 455 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1754037755481 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 457 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1754037755481 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 459 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1754037755481 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 461 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1754037755481 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1754037755481 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1754037755482 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "25 25 " "No exact pin location assignment(s) for 25 pins of 25 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ERROR " "Pin ERROR not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ERROR } } } { "circuito_principal_bloque.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/circuito_principal_bloque.bdf" { { 200 760 936 216 "ERROR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ERROR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 167 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754037755691 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIN " "Pin FIN not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { FIN } } } { "circuito_principal_bloque.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/circuito_principal_bloque.bdf" { { 216 760 936 232 "FIN" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 175 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754037755691 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PAUSA " "Pin PAUSA not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PAUSA } } } { "circuito_principal_bloque.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/circuito_principal_bloque.bdf" { { 184 760 936 200 "PAUSA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PAUSA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 176 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754037755691 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[11\] " "Pin DATA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DATA[11] } } } { "circuito_principal_bloque.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/circuito_principal_bloque.bdf" { { 168 768 944 184 "DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 155 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754037755691 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[10\] " "Pin DATA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DATA[10] } } } { "circuito_principal_bloque.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/circuito_principal_bloque.bdf" { { 168 768 944 184 "DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 156 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754037755691 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[9\] " "Pin DATA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DATA[9] } } } { "circuito_principal_bloque.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/circuito_principal_bloque.bdf" { { 168 768 944 184 "DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 157 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754037755691 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[8\] " "Pin DATA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DATA[8] } } } { "circuito_principal_bloque.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/circuito_principal_bloque.bdf" { { 168 768 944 184 "DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 158 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754037755691 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[7\] " "Pin DATA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DATA[7] } } } { "circuito_principal_bloque.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/circuito_principal_bloque.bdf" { { 168 768 944 184 "DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 159 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754037755691 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[6\] " "Pin DATA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DATA[6] } } } { "circuito_principal_bloque.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/circuito_principal_bloque.bdf" { { 168 768 944 184 "DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 160 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754037755691 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[5\] " "Pin DATA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DATA[5] } } } { "circuito_principal_bloque.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/circuito_principal_bloque.bdf" { { 168 768 944 184 "DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 161 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754037755691 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[4\] " "Pin DATA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DATA[4] } } } { "circuito_principal_bloque.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/circuito_principal_bloque.bdf" { { 168 768 944 184 "DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 162 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754037755691 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[3\] " "Pin DATA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DATA[3] } } } { "circuito_principal_bloque.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/circuito_principal_bloque.bdf" { { 168 768 944 184 "DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 163 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754037755691 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[2\] " "Pin DATA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DATA[2] } } } { "circuito_principal_bloque.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/circuito_principal_bloque.bdf" { { 168 768 944 184 "DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 164 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754037755691 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[1\] " "Pin DATA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DATA[1] } } } { "circuito_principal_bloque.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/circuito_principal_bloque.bdf" { { 168 768 944 184 "DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 165 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754037755691 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[0\] " "Pin DATA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DATA[0] } } } { "circuito_principal_bloque.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/circuito_principal_bloque.bdf" { { 168 768 944 184 "DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 166 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754037755691 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "START " "Pin START not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { START } } } { "circuito_principal_bloque.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/circuito_principal_bloque.bdf" { { 264 392 560 280 "START" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 173 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754037755691 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[2\] " "Pin b\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { b[2] } } } { "circuito_principal_bloque.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/circuito_principal_bloque.bdf" { { 168 392 560 184 "b" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 152 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754037755691 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[1\] " "Pin b\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { b[1] } } } { "circuito_principal_bloque.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/circuito_principal_bloque.bdf" { { 168 392 560 184 "b" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 153 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754037755691 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[0\] " "Pin b\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { b[0] } } } { "circuito_principal_bloque.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/circuito_principal_bloque.bdf" { { 168 392 560 184 "b" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 154 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754037755691 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RECARGAR " "Pin RECARGAR not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RECARGAR } } } { "circuito_principal_bloque.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/circuito_principal_bloque.bdf" { { 232 392 560 248 "RECARGAR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RECARGAR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 171 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754037755691 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { CLK } } } { "circuito_principal_bloque.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/circuito_principal_bloque.bdf" { { 280 392 560 296 "CLK" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 174 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754037755691 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTINUAR " "Pin CONTINUAR not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { CONTINUAR } } } { "circuito_principal_bloque.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/circuito_principal_bloque.bdf" { { 216 392 560 232 "CONTINUAR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTINUAR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 170 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754037755691 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "UP_DOWN " "Pin UP_DOWN not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { UP_DOWN } } } { "circuito_principal_bloque.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/circuito_principal_bloque.bdf" { { 248 392 560 264 "UP_DOWN" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UP_DOWN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 172 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754037755691 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD_F " "Pin LOAD_F not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LOAD_F } } } { "circuito_principal_bloque.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/circuito_principal_bloque.bdf" { { 200 392 560 216 "LOAD_F" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LOAD_F } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 169 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754037755691 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD_I " "Pin LOAD_I not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LOAD_I } } } { "circuito_principal_bloque.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/circuito_principal_bloque.bdf" { { 184 392 560 200 "LOAD_I" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LOAD_I } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 168 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1754037755691 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1754037755691 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TEI_GRUPO17.sdc " "Synopsys Design Constraints File file not found: 'TEI_GRUPO17.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1754037755771 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1754037755771 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1754037755774 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1754037755774 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1754037755774 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN E2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node CLK~input (placed in PIN E2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1754037755784 ""}  } { { "circuito_principal_bloque.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/circuito_principal_bloque.bdf" { { 280 392 560 296 "CLK" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 0 { 0 ""} 0 444 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1754037755784 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1754037755902 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1754037755902 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1754037755902 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1754037755903 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1754037755903 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1754037755903 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1754037755903 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1754037755903 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1754037755911 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1754037755911 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1754037755911 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "24 unused 2.5V 9 3 12 " "Number of I/O pins in group: 24 (unused VREF, 2.5V VCCIO, 9 input, 3 output, 12 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1754037755912 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1754037755912 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1754037755912 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 13 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1754037755913 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1754037755913 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1754037755913 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1754037755913 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1754037755913 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 15 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1754037755913 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1754037755913 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1754037755913 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1754037755913 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1754037755913 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1754037755929 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1754037756409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1754037756449 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1754037756454 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1754037756795 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1754037756795 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1754037756919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1754037757186 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1754037757186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1754037757618 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1754037757618 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1754037757618 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1754037757623 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1754037757649 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1754037757818 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1754037757841 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1754037757906 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1754037758115 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/output_files/TEI_GRUPO17.fit.smsg " "Generated suppressed messages file C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/output_files/TEI_GRUPO17.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1754037758354 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4951 " "Peak virtual memory: 4951 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1754037758515 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 01 05:42:38 2025 " "Processing ended: Fri Aug 01 05:42:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1754037758515 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1754037758515 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1754037758515 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1754037758515 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1754037759582 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1754037759582 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 01 05:42:39 2025 " "Processing started: Fri Aug 01 05:42:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1754037759582 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1754037759582 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TEI_GRUPO17 -c TEI_GRUPO17 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TEI_GRUPO17 -c TEI_GRUPO17" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1754037759582 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1754037759968 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1754037759991 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4593 " "Peak virtual memory: 4593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1754037760158 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 01 05:42:40 2025 " "Processing ended: Fri Aug 01 05:42:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1754037760158 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1754037760158 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1754037760158 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1754037760158 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1754037760725 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1754037761295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1754037761296 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 01 05:42:41 2025 " "Processing started: Fri Aug 01 05:42:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1754037761296 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1754037761296 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TEI_GRUPO17 -c TEI_GRUPO17 " "Command: quartus_sta TEI_GRUPO17 -c TEI_GRUPO17" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1754037761296 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1754037761360 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1754037761448 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1754037761473 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1754037761473 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TEI_GRUPO17.sdc " "Synopsys Design Constraints File file not found: 'TEI_GRUPO17.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1754037761577 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1754037761578 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1754037761578 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1754037761578 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1754037761635 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1754037761636 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1754037761636 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1754037761643 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1754037761649 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1754037761649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.470 " "Worst-case setup slack is -4.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1754037761652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1754037761652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.470            -133.596 CLK  " "   -4.470            -133.596 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1754037761652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1754037761652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1754037761653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1754037761653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 CLK  " "    0.357               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1754037761653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1754037761653 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1754037761654 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1754037761655 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1754037761658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1754037761658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -48.000 CLK  " "   -3.000             -48.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1754037761658 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1754037761658 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1754037761684 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1754037761697 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1754037761920 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1754037761950 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1754037761951 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1754037761951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.887 " "Worst-case setup slack is -3.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1754037761955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1754037761955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.887            -115.768 CLK  " "   -3.887            -115.768 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1754037761955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1754037761955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1754037761959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1754037761959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 CLK  " "    0.311               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1754037761959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1754037761959 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1754037761961 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1754037761963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1754037761966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1754037761966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -48.000 CLK  " "   -3.000             -48.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1754037761966 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1754037761966 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1754037761991 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1754037762043 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1754037762044 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1754037762044 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.039 " "Worst-case setup slack is -2.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1754037762047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1754037762047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.039             -54.824 CLK  " "   -2.039             -54.824 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1754037762047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1754037762047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1754037762051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1754037762051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 CLK  " "    0.186               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1754037762051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1754037762051 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1754037762053 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1754037762056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1754037762059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1754037762059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -50.995 CLK  " "   -3.000             -50.995 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1754037762059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1754037762059 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1754037762171 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1754037762171 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4620 " "Peak virtual memory: 4620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1754037762234 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 01 05:42:42 2025 " "Processing ended: Fri Aug 01 05:42:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1754037762234 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1754037762234 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1754037762234 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1754037762234 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1754037763338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1754037763338 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 01 05:42:43 2025 " "Processing started: Fri Aug 01 05:42:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1754037763338 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1754037763338 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off TEI_GRUPO17 -c TEI_GRUPO17 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off TEI_GRUPO17 -c TEI_GRUPO17" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1754037763338 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TEI_GRUPO17.vo C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/simulation/qsim// simulation " "Generated file TEI_GRUPO17.vo in folder \"C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/ProyectoQuartus/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1754037763539 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4544 " "Peak virtual memory: 4544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1754037763571 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 01 05:42:43 2025 " "Processing ended: Fri Aug 01 05:42:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1754037763571 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1754037763571 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1754037763571 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1754037763571 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 39 s " "Quartus II Full Compilation was successful. 0 errors, 39 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1754037764162 ""}
