{"vcs1":{"timestamp_begin":1730914342.201472843, "rt":3.34, "ut":0.39, "st":0.27}}
{"vcselab":{"timestamp_begin":1730914345.639665699, "rt":1.66, "ut":0.32, "st":0.20}}
{"link":{"timestamp_begin":1730914347.388209908, "rt":0.41, "ut":0.16, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730914341.301232684}
{"VCS_COMP_START_TIME": 1730914341.301232684}
{"VCS_COMP_END_TIME": 1730914349.869822087}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 329760}}
{"stitch_vcselab": {"peak_mem": 215156}}
