- tb_EEL.sv:29: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.034 2025-02-24
- Verilator: $finish at 325ns; walltime 0.006 s; speed 37.515 us/s
- Verilator: cpu 0.009 s on 1 threads; alloced 121 MB
