set ::env(PROJECT_NAME) ion
set ::env(DESIGN_TOP) mips_soc
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/processors/ion/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/processors/ion/rtl/mips_soc.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor
