#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000253036858b0 .scope module, "show_wave" "show_wave" 2 9;
 .timescale -9 -9;
v00000253036e5aa0_0 .var "CLK", 0 0;
v00000253036e58c0_0 .var "CLR", 0 0;
v00000253036e6fe0_0 .var "DATA", 7 0;
v00000253036e5be0_0 .net "EMPTY_STATE", 0 0, L_0000025303769d70;  1 drivers
v00000253036e64a0_0 .net "FULL_STATE", 0 0, L_000002530376a810;  1 drivers
v00000253036e6540_0 .net "MOSI", 0 0, L_00000253036e96a0;  1 drivers
v00000253036e7580_0 .var "TE", 0 0;
v00000253036e5c80_0 .var "WRITE", 0 0;
v00000253036e7620_0 .net "clk_out", 0 0, v0000025303683420_0;  1 drivers
S_0000025303686c20 .scope module, "clk_gen_ins" "clk_gen" 2 20, 3 2 0, S_00000253036858b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "clk";
v0000025303683420_0 .var "clk", 0 0;
S_0000025303653270 .scope module, "sender_test" "sender" 2 21, 4 23 0, S_00000253036858b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 1 "WRITE";
    .port_info 3 /INPUT 1 "TE";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /OUTPUT 1 "MOSI";
    .port_info 6 /OUTPUT 1 "FULL_STATE";
    .port_info 7 /OUTPUT 1 "EMPTY_STATE";
L_00000253036e7db0 .functor NOT 1, v00000253036e5c80_0, C4<0>, C4<0>, C4<0>;
L_00000253036e7e20 .functor AND 1, v0000025303683420_0, v00000253036e7580_0, C4<1>, C4<1>;
L_00000253036e8210 .functor NOT 1, L_00000253036ea3c0, C4<0>, C4<0>, C4<0>;
L_00000253036e7e90 .functor AND 1, L_00000253036e7e20, L_00000253036e8210, C4<1>, C4<1>;
v00000253036e5180_0 .net "CLK", 0 0, v0000025303683420_0;  alias, 1 drivers
v00000253036e52c0_0 .net "CLR", 0 0, v00000253036e58c0_0;  1 drivers
v00000253036e5400_0 .var "COUNT_SENT", 3 0;
v00000253036e3600_0 .net "DATA", 7 0, v00000253036e6fe0_0;  1 drivers
v00000253036e6360_0 .net "EMPTY_STATE", 0 0, L_0000025303769d70;  alias, 1 drivers
v00000253036e6400_0 .net "FULL_STATE", 0 0, L_000002530376a810;  alias, 1 drivers
v00000253036e7440_0 .net "MOSI", 0 0, L_00000253036e96a0;  alias, 1 drivers
v00000253036e5f00_0 .net "P_DATA_OUT", 7 0, L_00000253036ea460;  1 drivers
v00000253036e6180_0 .net "SHIFT_REGISTER_CLK", 0 0, L_00000253036e7e90;  1 drivers
v00000253036e5b40_0 .net "TE", 0 0, v00000253036e7580_0;  1 drivers
v00000253036e6cc0_0 .net "WRITE", 0 0, v00000253036e5c80_0;  1 drivers
L_00000253037201f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000253036e6720_0 .net/2u *"_ivl_14", 3 0, L_00000253037201f0;  1 drivers
v00000253036e74e0_0 .net *"_ivl_16", 0 0, L_000002530376a770;  1 drivers
L_0000025303720238 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000253036e62c0_0 .net/2u *"_ivl_18", 0 0, L_0000025303720238;  1 drivers
L_0000025303720280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000253036e71c0_0 .net/2u *"_ivl_20", 0 0, L_0000025303720280;  1 drivers
v00000253036e5fa0_0 .net *"_ivl_4", 0 0, L_00000253036e7e20;  1 drivers
v00000253036e6220_0 .net *"_ivl_7", 0 0, L_00000253036ea3c0;  1 drivers
v00000253036e6040_0 .net *"_ivl_8", 0 0, L_00000253036e8210;  1 drivers
E_00000253036811a0/0 .event anyedge, v00000253036839c0_0, v00000253036e6cc0_0;
E_00000253036811a0/1 .event posedge, v0000025303683ec0_0;
E_00000253036811a0 .event/or E_00000253036811a0/0, E_00000253036811a0/1;
L_00000253036ea3c0 .part v00000253036e5400_0, 3, 1;
L_00000253036e96a0 .part L_00000253036ea460, 7, 1;
L_000002530376a770 .cmp/eq 4, v00000253036e5400_0, L_00000253037201f0;
L_0000025303769d70 .functor MUXZ 1, L_0000025303720280, L_0000025303720238, L_000002530376a770, C4<>;
L_000002530376a810 .part v00000253036e5400_0, 3, 1;
S_0000025303653400 .scope module, "shift_register" "SHIFT_REGISTER_8BIT" 4 41, 5 17 0, S_0000025303653270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 8 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 8 "DATA_OUT";
v00000253036e43c0_0 .net "CLK", 0 0, L_00000253036e7e90;  alias, 1 drivers
v00000253036e4d20_0 .net "CLR", 0 0, v00000253036e58c0_0;  alias, 1 drivers
v00000253036e4dc0_0 .net "DATA_OUT", 7 0, L_00000253036ea460;  alias, 1 drivers
v00000253036e4e60_0 .net "P_DATA_IN", 7 0, v00000253036e6fe0_0;  alias, 1 drivers
v00000253036e4f00_0 .net "SH_LD", 0 0, L_00000253036e7db0;  1 drivers
L_00000253037201a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000253036e50e0_0 .net "S_DATA_IN", 0 0, L_00000253037201a8;  1 drivers
L_00000253036ea500 .part v00000253036e6fe0_0, 4, 4;
L_00000253036e8e80 .part L_00000253036ea460, 3, 1;
L_00000253036e9f60 .part v00000253036e6fe0_0, 0, 4;
L_00000253036ea460 .concat8 [ 4 4 0 0], L_00000253036e8a20, L_00000253036e6c20;
S_00000253036599b0 .scope module, "shift_register_0" "SHIFT_REGISTER_4BIT" 5 33, 6 17 0, S_0000025303653400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "DATA_OUT";
L_00000253036e7c60 .functor NOT 1, L_00000253036e7db0, C4<0>, C4<0>, C4<0>;
L_00000253036e80c0 .functor NOT 1, v00000253036e58c0_0, C4<0>, C4<0>, C4<0>;
L_00000253036e7950 .functor AND 1, L_00000253036e7c60, L_00000253036ea0a0, C4<1>, C4<1>;
L_00000253036e79c0 .functor NOR 1, L_00000253036e7db0, L_00000253036e9600, C4<0>, C4<0>;
L_00000253036e8590 .functor AND 1, L_00000253036e7c60, L_00000253036e9e20, C4<1>, C4<1>;
L_00000253036e7f70 .functor NOR 1, L_00000253036e7db0, L_00000253036e9740, C4<0>, C4<0>;
L_00000253036e7aa0 .functor AND 1, L_00000253036e7c60, L_00000253036e9100, C4<1>, C4<1>;
L_00000253036e8600 .functor NOR 1, L_00000253036e7db0, L_00000253036e9ec0, C4<0>, C4<0>;
L_00000253036e7d40 .functor AND 1, L_00000253036e7c60, L_00000253036e9b00, C4<1>, C4<1>;
L_00000253036e7800 .functor NOR 1, L_00000253036e7db0, L_00000253036e9a60, C4<0>, C4<0>;
L_00000253036e7790 .functor AND 1, L_00000253036ea320, L_00000253036e80c0, C4<1>, C4<1>;
L_00000253036e7b80 .functor OR 1, L_00000253036e8b60, v00000253036e58c0_0, C4<0>, C4<0>;
L_00000253036e7fe0 .functor AND 1, L_00000253036e9380, L_00000253036e80c0, C4<1>, C4<1>;
L_00000253036e7cd0 .functor OR 1, L_00000253036e9420, v00000253036e58c0_0, C4<0>, C4<0>;
L_00000253036e7870 .functor AND 1, L_00000253036e97e0, L_00000253036e80c0, C4<1>, C4<1>;
L_00000253036e8130 .functor OR 1, L_00000253036e94c0, v00000253036e58c0_0, C4<0>, C4<0>;
L_00000253036e81a0 .functor AND 1, L_00000253036e9560, L_00000253036e80c0, C4<1>, C4<1>;
L_00000253036e84b0 .functor OR 1, L_00000253036e8840, v00000253036e58c0_0, C4<0>, C4<0>;
v0000025303683920_0 .net "CLK", 0 0, L_00000253036e7e90;  alias, 1 drivers
v00000253036839c0_0 .net "CLR", 0 0, v00000253036e58c0_0;  alias, 1 drivers
v00000253036846e0_0 .net "DATA_OUT", 3 0, L_00000253036e8a20;  1 drivers
v0000025303682de0_0 .net "D_CLR", 3 0, L_00000253036ea640;  1 drivers
v0000025303683a60_0 .net "D_DATA", 3 0, L_00000253036e9d80;  1 drivers
v00000253036834c0_0 .net "D_PRE", 3 0, L_00000253036e8fc0;  1 drivers
v0000025303683ba0_0 .net "P_DATA_IN", 3 0, L_00000253036e9f60;  1 drivers
v0000025303683c40_0 .net "SH_LD", 0 0, L_00000253036e7db0;  alias, 1 drivers
v0000025303683ce0_0 .net "S_CLR", 3 0, L_00000253036e91a0;  1 drivers
v0000025303683e20_0 .net "S_DATA_IN", 0 0, L_00000253037201a8;  alias, 1 drivers
v0000025303682e80_0 .net "S_PRE", 3 0, L_00000253036ea1e0;  1 drivers
v0000025303684780_0 .net *"_ivl_101", 0 0, L_00000253036e8130;  1 drivers
v0000025303682c00_0 .net *"_ivl_104", 0 0, L_00000253036e94c0;  1 drivers
v0000025303683600_0 .net *"_ivl_106", 0 0, L_00000253036e81a0;  1 drivers
v0000025303683740_0 .net *"_ivl_110", 0 0, L_00000253036e9560;  1 drivers
v0000025303683f60_0 .net *"_ivl_112", 0 0, L_00000253036e84b0;  1 drivers
v0000025303684000_0 .net *"_ivl_116", 0 0, L_00000253036e8840;  1 drivers
v00000253036840a0_0 .net *"_ivl_117", 31 0, L_00000253036e9ce0;  1 drivers
L_0000025303720118 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025303682d40_0 .net *"_ivl_120", 30 0, L_0000025303720118;  1 drivers
L_0000025303720160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000253036831a0_0 .net/2u *"_ivl_121", 31 0, L_0000025303720160;  1 drivers
v0000025303684140_0 .net *"_ivl_123", 0 0, L_00000253036e9880;  1 drivers
o0000025303687ae8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v00000253036836a0_0 name=_ivl_125
v00000253036841e0_0 .net *"_ivl_34", 0 0, L_00000253036e7950;  1 drivers
v0000025303684280_0 .net *"_ivl_37", 0 0, L_00000253036ea0a0;  1 drivers
v0000025303682f20_0 .net *"_ivl_39", 0 0, L_00000253036e79c0;  1 drivers
v0000025303682fc0_0 .net *"_ivl_42", 0 0, L_00000253036e9600;  1 drivers
v0000025303683380_0 .net *"_ivl_44", 0 0, L_00000253036e8590;  1 drivers
v0000025303683060_0 .net *"_ivl_47", 0 0, L_00000253036e9e20;  1 drivers
v0000025303668e10_0 .net *"_ivl_49", 0 0, L_00000253036e7f70;  1 drivers
v00000253036741b0_0 .net *"_ivl_52", 0 0, L_00000253036e9740;  1 drivers
v00000253036e18c0_0 .net *"_ivl_54", 0 0, L_00000253036e7aa0;  1 drivers
v00000253036e1dc0_0 .net *"_ivl_57", 0 0, L_00000253036e9100;  1 drivers
v00000253036e1460_0 .net *"_ivl_59", 0 0, L_00000253036e8600;  1 drivers
v00000253036e1500_0 .net *"_ivl_62", 0 0, L_00000253036e9ec0;  1 drivers
v00000253036e2040_0 .net *"_ivl_64", 0 0, L_00000253036e7d40;  1 drivers
v00000253036e2c20_0 .net *"_ivl_68", 0 0, L_00000253036e9b00;  1 drivers
v00000253036e2f40_0 .net *"_ivl_70", 0 0, L_00000253036e7800;  1 drivers
v00000253036e1be0_0 .net *"_ivl_74", 0 0, L_00000253036e9a60;  1 drivers
v00000253036e1c80_0 .net *"_ivl_76", 0 0, L_00000253036e7790;  1 drivers
v00000253036e1960_0 .net *"_ivl_79", 0 0, L_00000253036ea320;  1 drivers
v00000253036e1fa0_0 .net *"_ivl_81", 0 0, L_00000253036e7b80;  1 drivers
v00000253036e2220_0 .net *"_ivl_84", 0 0, L_00000253036e8b60;  1 drivers
v00000253036e1320_0 .net *"_ivl_86", 0 0, L_00000253036e7fe0;  1 drivers
v00000253036e1a00_0 .net *"_ivl_89", 0 0, L_00000253036e9380;  1 drivers
v00000253036e1d20_0 .net *"_ivl_91", 0 0, L_00000253036e7cd0;  1 drivers
v00000253036e2860_0 .net *"_ivl_94", 0 0, L_00000253036e9420;  1 drivers
v00000253036e20e0_0 .net *"_ivl_96", 0 0, L_00000253036e7870;  1 drivers
v00000253036e1aa0_0 .net *"_ivl_99", 0 0, L_00000253036e97e0;  1 drivers
v00000253036e2e00_0 .net "notCLR", 0 0, L_00000253036e80c0;  1 drivers
v00000253036e1140_0 .net "notSH_LD", 0 0, L_00000253036e7c60;  1 drivers
L_00000253036e99c0 .part L_00000253036ea640, 0, 1;
L_00000253036e9ba0 .part L_00000253036e8fc0, 0, 1;
L_00000253036e87a0 .part L_00000253036e8a20, 0, 1;
L_00000253036e88e0 .part L_00000253036ea640, 1, 1;
L_00000253036e8f20 .part L_00000253036e8fc0, 1, 1;
L_00000253036e9c40 .part L_00000253036e8a20, 1, 1;
L_00000253036e8d40 .part L_00000253036ea640, 2, 1;
L_00000253036e8de0 .part L_00000253036e8fc0, 2, 1;
L_00000253036e8a20 .concat8 [ 1 1 1 1], v0000025303682a20_0, v00000253036843c0_0, v0000025303683100_0, v0000025303683880_0;
L_00000253036e8ac0 .part L_00000253036e8a20, 2, 1;
L_00000253036e92e0 .part L_00000253036ea640, 3, 1;
L_00000253036e9060 .part L_00000253036e8fc0, 3, 1;
L_00000253036ea0a0 .part L_00000253036e9d80, 3, 1;
L_00000253036e9600 .part L_00000253036e9d80, 3, 1;
L_00000253036e9e20 .part L_00000253036e9d80, 2, 1;
L_00000253036e9740 .part L_00000253036e9d80, 2, 1;
L_00000253036e9100 .part L_00000253036e9d80, 1, 1;
L_00000253036e9ec0 .part L_00000253036e9d80, 1, 1;
L_00000253036ea1e0 .concat8 [ 1 1 1 1], L_00000253036e7950, L_00000253036e8590, L_00000253036e7aa0, L_00000253036e7d40;
L_00000253036e9b00 .part L_00000253036e9d80, 0, 1;
L_00000253036e91a0 .concat8 [ 1 1 1 1], L_00000253036e79c0, L_00000253036e7f70, L_00000253036e8600, L_00000253036e7800;
L_00000253036e9a60 .part L_00000253036e9d80, 0, 1;
L_00000253036ea320 .part L_00000253036ea1e0, 0, 1;
L_00000253036e8b60 .part L_00000253036e91a0, 0, 1;
L_00000253036e9380 .part L_00000253036ea1e0, 1, 1;
L_00000253036e9420 .part L_00000253036e91a0, 1, 1;
L_00000253036e97e0 .part L_00000253036ea1e0, 2, 1;
L_00000253036e94c0 .part L_00000253036e91a0, 2, 1;
L_00000253036e8fc0 .concat8 [ 1 1 1 1], L_00000253036e7790, L_00000253036e7fe0, L_00000253036e7870, L_00000253036e81a0;
L_00000253036e9560 .part L_00000253036ea1e0, 3, 1;
L_00000253036ea640 .concat8 [ 1 1 1 1], L_00000253036e7b80, L_00000253036e7cd0, L_00000253036e8130, L_00000253036e84b0;
L_00000253036e8840 .part L_00000253036e91a0, 3, 1;
L_00000253036e9ce0 .concat [ 1 31 0 0], L_00000253036e7db0, L_0000025303720118;
L_00000253036e9880 .cmp/eq 32, L_00000253036e9ce0, L_0000025303720160;
L_00000253036e9d80 .functor MUXZ 4, o0000025303687ae8, L_00000253036e9f60, L_00000253036e9880, C4<>;
S_0000025303659b40 .scope module, "dff0" "d_ff" 6 34, 7 7 0, S_00000253036599b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0000025303683ec0_0 .net "CLK", 0 0, L_00000253036e7e90;  alias, 1 drivers
v0000025303684320_0 .net "CLR", 0 0, L_00000253036e99c0;  1 drivers
v0000025303683240_0 .net "DATA", 0 0, L_00000253037201a8;  alias, 1 drivers
v00000253036832e0_0 .net "PRE", 0 0, L_00000253036e9ba0;  1 drivers
v0000025303682a20_0 .var "Q", 0 0;
E_0000025303680960/0 .event anyedge, v00000253036832e0_0, v0000025303684320_0;
E_0000025303680960/1 .event posedge, v0000025303683ec0_0;
E_0000025303680960 .event/or E_0000025303680960/0, E_0000025303680960/1;
S_000002530364f980 .scope module, "dff1" "d_ff" 6 35, 7 7 0, S_00000253036599b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0000025303684460_0 .net "CLK", 0 0, L_00000253036e7e90;  alias, 1 drivers
v00000253036837e0_0 .net "CLR", 0 0, L_00000253036e88e0;  1 drivers
v0000025303683560_0 .net "DATA", 0 0, L_00000253036e87a0;  1 drivers
v0000025303682ca0_0 .net "PRE", 0 0, L_00000253036e8f20;  1 drivers
v00000253036843c0_0 .var "Q", 0 0;
E_0000025303680e60/0 .event anyedge, v0000025303682ca0_0, v00000253036837e0_0;
E_0000025303680e60/1 .event posedge, v0000025303683ec0_0;
E_0000025303680e60 .event/or E_0000025303680e60/0, E_0000025303680e60/1;
S_000002530364fb10 .scope module, "dff2" "d_ff" 6 36, 7 7 0, S_00000253036599b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0000025303683b00_0 .net "CLK", 0 0, L_00000253036e7e90;  alias, 1 drivers
v0000025303684640_0 .net "CLR", 0 0, L_00000253036e8d40;  1 drivers
v0000025303682980_0 .net "DATA", 0 0, L_00000253036e9c40;  1 drivers
v0000025303684500_0 .net "PRE", 0 0, L_00000253036e8de0;  1 drivers
v0000025303683100_0 .var "Q", 0 0;
E_0000025303680ea0/0 .event anyedge, v0000025303684500_0, v0000025303684640_0;
E_0000025303680ea0/1 .event posedge, v0000025303683ec0_0;
E_0000025303680ea0 .event/or E_0000025303680ea0/0, E_0000025303680ea0/1;
S_000002530371cd80 .scope module, "dff3" "d_ff" 6 37, 7 7 0, S_00000253036599b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0000025303682ac0_0 .net "CLK", 0 0, L_00000253036e7e90;  alias, 1 drivers
v0000025303682b60_0 .net "CLR", 0 0, L_00000253036e92e0;  1 drivers
v0000025303683d80_0 .net "DATA", 0 0, L_00000253036e8ac0;  1 drivers
v00000253036845a0_0 .net "PRE", 0 0, L_00000253036e9060;  1 drivers
v0000025303683880_0 .var "Q", 0 0;
E_00000253036817a0/0 .event anyedge, v00000253036845a0_0, v0000025303682b60_0;
E_00000253036817a0/1 .event posedge, v0000025303683ec0_0;
E_00000253036817a0 .event/or E_00000253036817a0/0, E_00000253036817a0/1;
S_0000025303612e00 .scope module, "shift_register_1" "SHIFT_REGISTER_4BIT" 5 25, 6 17 0, S_0000025303653400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "DATA_OUT";
L_0000025303679640 .functor NOT 1, L_00000253036e7db0, C4<0>, C4<0>, C4<0>;
L_0000025303679950 .functor NOT 1, v00000253036e58c0_0, C4<0>, C4<0>, C4<0>;
L_00000253036796b0 .functor AND 1, L_0000025303679640, L_00000253036e6900, C4<1>, C4<1>;
L_0000025303678f40 .functor NOR 1, L_00000253036e7db0, L_00000253036e60e0, C4<0>, C4<0>;
L_0000025303679410 .functor AND 1, L_0000025303679640, L_00000253036e5a00, C4<1>, C4<1>;
L_0000025303679bf0 .functor NOR 1, L_00000253036e7db0, L_00000253036e69a0, C4<0>, C4<0>;
L_0000025303679020 .functor AND 1, L_0000025303679640, L_00000253036e6a40, C4<1>, C4<1>;
L_0000025303679c60 .functor NOR 1, L_00000253036e7db0, L_00000253036e6ae0, C4<0>, C4<0>;
L_0000025303679d40 .functor AND 1, L_0000025303679640, L_00000253036e6d60, C4<1>, C4<1>;
L_0000025303678e60 .functor NOR 1, L_00000253036e7db0, L_00000253036e6e00, C4<0>, C4<0>;
L_00000253036e83d0 .functor AND 1, L_00000253036e7080, L_0000025303679950, C4<1>, C4<1>;
L_00000253036e78e0 .functor OR 1, L_00000253036e6ea0, v00000253036e58c0_0, C4<0>, C4<0>;
L_00000253036e7b10 .functor AND 1, L_00000253036e6f40, L_0000025303679950, C4<1>, C4<1>;
L_00000253036e7f00 .functor OR 1, L_00000253036e7260, v00000253036e58c0_0, C4<0>, C4<0>;
L_00000253036e8520 .functor AND 1, L_00000253036e73a0, L_0000025303679950, C4<1>, C4<1>;
L_00000253036e7a30 .functor OR 1, L_00000253036e8980, v00000253036e58c0_0, C4<0>, C4<0>;
L_00000253036e7bf0 .functor AND 1, L_00000253036e8c00, L_0000025303679950, C4<1>, C4<1>;
L_00000253036e8050 .functor OR 1, L_00000253036ea5a0, v00000253036e58c0_0, C4<0>, C4<0>;
v00000253036e16e0_0 .net "CLK", 0 0, L_00000253036e7e90;  alias, 1 drivers
v00000253036e2a40_0 .net "CLR", 0 0, v00000253036e58c0_0;  alias, 1 drivers
v00000253036e1b40_0 .net "DATA_OUT", 3 0, L_00000253036e6c20;  1 drivers
v00000253036e1820_0 .net "D_CLR", 3 0, L_00000253036e9240;  1 drivers
v00000253036e2ae0_0 .net "D_DATA", 3 0, L_00000253036e8ca0;  1 drivers
v00000253036e2680_0 .net "D_PRE", 3 0, L_00000253036e9920;  1 drivers
v00000253036e27c0_0 .net "P_DATA_IN", 3 0, L_00000253036ea500;  1 drivers
v00000253036e2cc0_0 .net "SH_LD", 0 0, L_00000253036e7db0;  alias, 1 drivers
v00000253036e2d60_0 .net "S_CLR", 3 0, L_00000253036e5e60;  1 drivers
v00000253036e10a0_0 .net "S_DATA_IN", 0 0, L_00000253036e8e80;  1 drivers
v00000253036e3ba0_0 .net "S_PRE", 3 0, L_00000253036e5dc0;  1 drivers
v00000253036e4640_0 .net *"_ivl_101", 0 0, L_00000253036e7a30;  1 drivers
v00000253036e3740_0 .net *"_ivl_104", 0 0, L_00000253036e8980;  1 drivers
v00000253036e3880_0 .net *"_ivl_106", 0 0, L_00000253036e7bf0;  1 drivers
v00000253036e4820_0 .net *"_ivl_110", 0 0, L_00000253036e8c00;  1 drivers
v00000253036e3e20_0 .net *"_ivl_112", 0 0, L_00000253036e8050;  1 drivers
v00000253036e4780_0 .net *"_ivl_116", 0 0, L_00000253036ea5a0;  1 drivers
v00000253036e4500_0 .net *"_ivl_117", 31 0, L_00000253036ea280;  1 drivers
L_0000025303720088 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000253036e3c40_0 .net *"_ivl_120", 30 0, L_0000025303720088;  1 drivers
L_00000253037200d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000253036e3ce0_0 .net/2u *"_ivl_121", 31 0, L_00000253037200d0;  1 drivers
v00000253036e45a0_0 .net *"_ivl_123", 0 0, L_00000253036ea140;  1 drivers
o0000025303688b68 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v00000253036e39c0_0 name=_ivl_125
v00000253036e4c80_0 .net *"_ivl_34", 0 0, L_00000253036796b0;  1 drivers
v00000253036e3920_0 .net *"_ivl_37", 0 0, L_00000253036e6900;  1 drivers
v00000253036e48c0_0 .net *"_ivl_39", 0 0, L_0000025303678f40;  1 drivers
v00000253036e4fa0_0 .net *"_ivl_42", 0 0, L_00000253036e60e0;  1 drivers
v00000253036e4960_0 .net *"_ivl_44", 0 0, L_0000025303679410;  1 drivers
v00000253036e5040_0 .net *"_ivl_47", 0 0, L_00000253036e5a00;  1 drivers
v00000253036e3ec0_0 .net *"_ivl_49", 0 0, L_0000025303679bf0;  1 drivers
v00000253036e3a60_0 .net *"_ivl_52", 0 0, L_00000253036e69a0;  1 drivers
v00000253036e3f60_0 .net *"_ivl_54", 0 0, L_0000025303679020;  1 drivers
v00000253036e4460_0 .net *"_ivl_57", 0 0, L_00000253036e6a40;  1 drivers
v00000253036e3b00_0 .net *"_ivl_59", 0 0, L_0000025303679c60;  1 drivers
v00000253036e5360_0 .net *"_ivl_62", 0 0, L_00000253036e6ae0;  1 drivers
v00000253036e46e0_0 .net *"_ivl_64", 0 0, L_0000025303679d40;  1 drivers
v00000253036e41e0_0 .net *"_ivl_68", 0 0, L_00000253036e6d60;  1 drivers
v00000253036e3d80_0 .net *"_ivl_70", 0 0, L_0000025303678e60;  1 drivers
v00000253036e4000_0 .net *"_ivl_74", 0 0, L_00000253036e6e00;  1 drivers
v00000253036e36a0_0 .net *"_ivl_76", 0 0, L_00000253036e83d0;  1 drivers
v00000253036e40a0_0 .net *"_ivl_79", 0 0, L_00000253036e7080;  1 drivers
v00000253036e4a00_0 .net *"_ivl_81", 0 0, L_00000253036e78e0;  1 drivers
v00000253036e4140_0 .net *"_ivl_84", 0 0, L_00000253036e6ea0;  1 drivers
v00000253036e4280_0 .net *"_ivl_86", 0 0, L_00000253036e7b10;  1 drivers
v00000253036e4aa0_0 .net *"_ivl_89", 0 0, L_00000253036e6f40;  1 drivers
v00000253036e5220_0 .net *"_ivl_91", 0 0, L_00000253036e7f00;  1 drivers
v00000253036e3560_0 .net *"_ivl_94", 0 0, L_00000253036e7260;  1 drivers
v00000253036e4320_0 .net *"_ivl_96", 0 0, L_00000253036e8520;  1 drivers
v00000253036e37e0_0 .net *"_ivl_99", 0 0, L_00000253036e73a0;  1 drivers
v00000253036e4b40_0 .net "notCLR", 0 0, L_0000025303679950;  1 drivers
v00000253036e4be0_0 .net "notSH_LD", 0 0, L_0000025303679640;  1 drivers
L_00000253036e7120 .part L_00000253036e9240, 0, 1;
L_00000253036e65e0 .part L_00000253036e9920, 0, 1;
L_00000253036e5780 .part L_00000253036e6c20, 0, 1;
L_00000253036e5820 .part L_00000253036e9240, 1, 1;
L_00000253036e6680 .part L_00000253036e9920, 1, 1;
L_00000253036e7300 .part L_00000253036e6c20, 1, 1;
L_00000253036e6b80 .part L_00000253036e9240, 2, 1;
L_00000253036e5d20 .part L_00000253036e9920, 2, 1;
L_00000253036e6c20 .concat8 [ 1 1 1 1], v00000253036e2b80_0, v00000253036e1f00_0, v00000253036e24a0_0, v00000253036e1640_0;
L_00000253036e5960 .part L_00000253036e6c20, 2, 1;
L_00000253036e67c0 .part L_00000253036e9240, 3, 1;
L_00000253036e6860 .part L_00000253036e9920, 3, 1;
L_00000253036e6900 .part L_00000253036e8ca0, 3, 1;
L_00000253036e60e0 .part L_00000253036e8ca0, 3, 1;
L_00000253036e5a00 .part L_00000253036e8ca0, 2, 1;
L_00000253036e69a0 .part L_00000253036e8ca0, 2, 1;
L_00000253036e6a40 .part L_00000253036e8ca0, 1, 1;
L_00000253036e6ae0 .part L_00000253036e8ca0, 1, 1;
L_00000253036e5dc0 .concat8 [ 1 1 1 1], L_00000253036796b0, L_0000025303679410, L_0000025303679020, L_0000025303679d40;
L_00000253036e6d60 .part L_00000253036e8ca0, 0, 1;
L_00000253036e5e60 .concat8 [ 1 1 1 1], L_0000025303678f40, L_0000025303679bf0, L_0000025303679c60, L_0000025303678e60;
L_00000253036e6e00 .part L_00000253036e8ca0, 0, 1;
L_00000253036e7080 .part L_00000253036e5dc0, 0, 1;
L_00000253036e6ea0 .part L_00000253036e5e60, 0, 1;
L_00000253036e6f40 .part L_00000253036e5dc0, 1, 1;
L_00000253036e7260 .part L_00000253036e5e60, 1, 1;
L_00000253036e73a0 .part L_00000253036e5dc0, 2, 1;
L_00000253036e8980 .part L_00000253036e5e60, 2, 1;
L_00000253036e9920 .concat8 [ 1 1 1 1], L_00000253036e83d0, L_00000253036e7b10, L_00000253036e8520, L_00000253036e7bf0;
L_00000253036e8c00 .part L_00000253036e5dc0, 3, 1;
L_00000253036e9240 .concat8 [ 1 1 1 1], L_00000253036e78e0, L_00000253036e7f00, L_00000253036e7a30, L_00000253036e8050;
L_00000253036ea5a0 .part L_00000253036e5e60, 3, 1;
L_00000253036ea280 .concat [ 1 31 0 0], L_00000253036e7db0, L_0000025303720088;
L_00000253036ea140 .cmp/eq 32, L_00000253036ea280, L_00000253037200d0;
L_00000253036e8ca0 .functor MUXZ 4, o0000025303688b68, L_00000253036ea500, L_00000253036ea140, C4<>;
S_0000025303612f90 .scope module, "dff0" "d_ff" 6 34, 7 7 0, S_0000025303612e00;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v00000253036e11e0_0 .net "CLK", 0 0, L_00000253036e7e90;  alias, 1 drivers
v00000253036e1280_0 .net "CLR", 0 0, L_00000253036e7120;  1 drivers
v00000253036e29a0_0 .net "DATA", 0 0, L_00000253036e8e80;  alias, 1 drivers
v00000253036e13c0_0 .net "PRE", 0 0, L_00000253036e65e0;  1 drivers
v00000253036e2b80_0 .var "Q", 0 0;
E_0000025303680ba0/0 .event anyedge, v00000253036e13c0_0, v00000253036e1280_0;
E_0000025303680ba0/1 .event posedge, v0000025303683ec0_0;
E_0000025303680ba0 .event/or E_0000025303680ba0/0, E_0000025303680ba0/1;
S_00000253036e3060 .scope module, "dff1" "d_ff" 6 35, 7 7 0, S_0000025303612e00;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v00000253036e2180_0 .net "CLK", 0 0, L_00000253036e7e90;  alias, 1 drivers
v00000253036e2ea0_0 .net "CLR", 0 0, L_00000253036e5820;  1 drivers
v00000253036e22c0_0 .net "DATA", 0 0, L_00000253036e5780;  1 drivers
v00000253036e1e60_0 .net "PRE", 0 0, L_00000253036e6680;  1 drivers
v00000253036e1f00_0 .var "Q", 0 0;
E_0000025303680f20/0 .event anyedge, v00000253036e1e60_0, v00000253036e2ea0_0;
E_0000025303680f20/1 .event posedge, v0000025303683ec0_0;
E_0000025303680f20 .event/or E_0000025303680f20/0, E_0000025303680f20/1;
S_00000253036e31f0 .scope module, "dff2" "d_ff" 6 36, 7 7 0, S_0000025303612e00;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v00000253036e2360_0 .net "CLK", 0 0, L_00000253036e7e90;  alias, 1 drivers
v00000253036e1780_0 .net "CLR", 0 0, L_00000253036e6b80;  1 drivers
v00000253036e2400_0 .net "DATA", 0 0, L_00000253036e7300;  1 drivers
v00000253036e2900_0 .net "PRE", 0 0, L_00000253036e5d20;  1 drivers
v00000253036e24a0_0 .var "Q", 0 0;
E_00000253036812a0/0 .event anyedge, v00000253036e2900_0, v00000253036e1780_0;
E_00000253036812a0/1 .event posedge, v0000025303683ec0_0;
E_00000253036812a0 .event/or E_00000253036812a0/0, E_00000253036812a0/1;
S_00000253036e3380 .scope module, "dff3" "d_ff" 6 37, 7 7 0, S_0000025303612e00;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v00000253036e2720_0 .net "CLK", 0 0, L_00000253036e7e90;  alias, 1 drivers
v00000253036e15a0_0 .net "CLR", 0 0, L_00000253036e67c0;  1 drivers
v00000253036e2540_0 .net "DATA", 0 0, L_00000253036e5960;  1 drivers
v00000253036e25e0_0 .net "PRE", 0 0, L_00000253036e6860;  1 drivers
v00000253036e1640_0 .var "Q", 0 0;
E_0000025303680ca0/0 .event anyedge, v00000253036e25e0_0, v00000253036e15a0_0;
E_0000025303680ca0/1 .event posedge, v0000025303683ec0_0;
E_0000025303680ca0 .event/or E_0000025303680ca0/0, E_0000025303680ca0/1;
    .scope S_0000025303686c20;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025303683420_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025303683420_0, 0, 1;
    %delay 5, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0000025303612f90;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000253036e2b80_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0000025303612f90;
T_2 ;
    %wait E_0000025303680ba0;
    %load/vec4 v00000253036e11e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v00000253036e29a0_0;
    %store/vec4 v00000253036e2b80_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000253036e1280_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000253036e2b80_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000253036e13c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000253036e2b80_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v00000253036e2b80_0;
    %store/vec4 v00000253036e2b80_0, 0, 1;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000253036e3060;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000253036e1f00_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_00000253036e3060;
T_4 ;
    %wait E_0000025303680f20;
    %load/vec4 v00000253036e2180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000253036e22c0_0;
    %store/vec4 v00000253036e1f00_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000253036e2ea0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000253036e1f00_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v00000253036e1e60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000253036e1f00_0, 0, 1;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v00000253036e1f00_0;
    %store/vec4 v00000253036e1f00_0, 0, 1;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000253036e31f0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000253036e24a0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_00000253036e31f0;
T_6 ;
    %wait E_00000253036812a0;
    %load/vec4 v00000253036e2360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v00000253036e2400_0;
    %store/vec4 v00000253036e24a0_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000253036e1780_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000253036e24a0_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v00000253036e2900_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000253036e24a0_0, 0, 1;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v00000253036e24a0_0;
    %store/vec4 v00000253036e24a0_0, 0, 1;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000253036e3380;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000253036e1640_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_00000253036e3380;
T_8 ;
    %wait E_0000025303680ca0;
    %load/vec4 v00000253036e2720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v00000253036e2540_0;
    %store/vec4 v00000253036e1640_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000253036e15a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000253036e1640_0, 0, 1;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v00000253036e25e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000253036e1640_0, 0, 1;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v00000253036e1640_0;
    %store/vec4 v00000253036e1640_0, 0, 1;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000025303659b40;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025303682a20_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0000025303659b40;
T_10 ;
    %wait E_0000025303680960;
    %load/vec4 v0000025303683ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000025303683240_0;
    %store/vec4 v0000025303682a20_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000025303684320_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025303682a20_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v00000253036832e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025303682a20_0, 0, 1;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0000025303682a20_0;
    %store/vec4 v0000025303682a20_0, 0, 1;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002530364f980;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000253036843c0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002530364f980;
T_12 ;
    %wait E_0000025303680e60;
    %load/vec4 v0000025303684460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000025303683560_0;
    %store/vec4 v00000253036843c0_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000253036837e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000253036843c0_0, 0, 1;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0000025303682ca0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000253036843c0_0, 0, 1;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v00000253036843c0_0;
    %store/vec4 v00000253036843c0_0, 0, 1;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002530364fb10;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025303683100_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_000002530364fb10;
T_14 ;
    %wait E_0000025303680ea0;
    %load/vec4 v0000025303683b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0000025303682980_0;
    %store/vec4 v0000025303683100_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000025303684640_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025303683100_0, 0, 1;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0000025303684500_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025303683100_0, 0, 1;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0000025303683100_0;
    %store/vec4 v0000025303683100_0, 0, 1;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000002530371cd80;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025303683880_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_000002530371cd80;
T_16 ;
    %wait E_00000253036817a0;
    %load/vec4 v0000025303682ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0000025303683d80_0;
    %store/vec4 v0000025303683880_0, 0, 1;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000025303682b60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025303683880_0, 0, 1;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v00000253036845a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025303683880_0, 0, 1;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0000025303683880_0;
    %store/vec4 v0000025303683880_0, 0, 1;
T_16.5 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000025303653270;
T_17 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000253036e5400_0, 0, 4;
    %end;
    .thread T_17;
    .scope S_0000025303653270;
T_18 ;
    %wait E_00000253036811a0;
    %load/vec4 v00000253036e52c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/1 T_18.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000253036e6cc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
T_18.2;
    %jmp/0xz  T_18.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000253036e5400_0, 0, 4;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v00000253036e5400_0;
    %addi 1, 0, 4;
    %store/vec4 v00000253036e5400_0, 0, 4;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_00000253036858b0;
T_19 ;
    %pushi/vec4 98, 0, 8;
    %store/vec4 v00000253036e6fe0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000253036e58c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000253036e5aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000253036e5c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000253036e7580_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_00000253036858b0;
T_20 ;
    %vpi_call 2 34 "$dumpfile", "show_wave.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000253036858b0 {0 0 0};
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000253036e58c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000253036e58c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000253036e58c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000253036e5c80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000253036e5c80_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000253036e7580_0, 0, 1;
    %delay 80, 0;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000253036e7580_0, 0, 1;
    %delay 80, 0;
    %vpi_call 2 56 "$display", "Test completed!" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "test_module_sender.v";
    "./clk_generator.v";
    "./sender.v";
    "./shift_register_8bit.v";
    "./shift_register_4bit.v";
    "./d_ff.v";
