{
	"version": "1.0",
	"modules": {
		"xilinx_zcu104_vcuDec_vmixHdmiTx_202110_1": {
			"proto_instances": {
				"/axi_intc_0/s_axi": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/axi_interconnect/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M00_ACLK"},
						"ARADDR": { "actual": "M00_AXI_araddr[31:0]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARREADY": { "actual": "M00_AXI_arready"},
						"ARVALID": { "actual": "M00_AXI_arvalid"},
						"AWADDR": { "actual": "M00_AXI_awaddr[31:0]"},
						"AWREADY": { "actual": "M00_AXI_awready"},
						"AWVALID": { "actual": "M00_AXI_awvalid"},
						"BREADY": { "actual": "M00_AXI_bready"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M00_AXI_rready"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M00_AXI_wready"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid"}
					}
				},
				"/axi_interconnect/M01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M01_ACLK"},
						"ARADDR": { "actual": "M01_AXI_araddr[63:32]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARPROT": { "actual": "M01_AXI_arprot[5:3]"},
						"ARREADY": { "actual": "M01_AXI_arready[1:1]"},
						"ARVALID": { "actual": "M01_AXI_arvalid[1:1]"},
						"AWADDR": { "actual": "M01_AXI_awaddr[63:32]"},
						"AWPROT": { "actual": "M01_AXI_awprot[5:3]"},
						"AWREADY": { "actual": "M01_AXI_awready[1:1]"},
						"AWVALID": { "actual": "M01_AXI_awvalid[1:1]"},
						"BREADY": { "actual": "M01_AXI_bready[1:1]"},
						"BRESP": { "actual": "M01_AXI_bresp[3:2]"},
						"BVALID": { "actual": "M01_AXI_bvalid[1:1]"},
						"RDATA": { "actual": "M01_AXI_rdata[63:32]"},
						"RREADY": { "actual": "M01_AXI_rready[1:1]"},
						"RRESP": { "actual": "M01_AXI_rresp[3:2]"},
						"RVALID": { "actual": "M01_AXI_rvalid[1:1]"},
						"WDATA": { "actual": "M01_AXI_wdata[63:32]"},
						"WREADY": { "actual": "M01_AXI_wready[1:1]"},
						"WSTRB": { "actual": "M01_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "M01_AXI_wvalid[1:1]"}
					}
				},
				"/axi_interconnect/M02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M02_ACLK"},
						"ARADDR": { "actual": "M02_AXI_araddr[95:64]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARREADY": { "actual": "M02_AXI_arready"},
						"ARVALID": { "actual": "M02_AXI_arvalid"},
						"AWADDR": { "actual": "M02_AXI_awaddr[95:64]"},
						"AWREADY": { "actual": "M02_AXI_awready"},
						"AWVALID": { "actual": "M02_AXI_awvalid"},
						"BREADY": { "actual": "M02_AXI_bready"},
						"BRESP": { "actual": "M02_AXI_bresp[5:4]"},
						"BVALID": { "actual": "M02_AXI_bvalid"},
						"RDATA": { "actual": "M02_AXI_rdata[95:64]"},
						"RREADY": { "actual": "M02_AXI_rready"},
						"RRESP": { "actual": "M02_AXI_rresp[5:4]"},
						"RVALID": { "actual": "M02_AXI_rvalid"},
						"WDATA": { "actual": "M02_AXI_wdata[95:64]"},
						"WREADY": { "actual": "M02_AXI_wready"},
						"WSTRB": { "actual": "M02_AXI_wstrb[11:8]"},
						"WVALID": { "actual": "M02_AXI_wvalid"}
					}
				},
				"/axi_interconnect/M03_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M03_ACLK"},
						"ARADDR": { "actual": "M03_AXI_araddr[127:96]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARPROT": { "actual": "M03_AXI_arprot[11:9]"},
						"ARREADY": { "actual": "M03_AXI_arready[3:3]"},
						"ARVALID": { "actual": "M03_AXI_arvalid[3:3]"},
						"AWADDR": { "actual": "M03_AXI_awaddr[127:96]"},
						"AWPROT": { "actual": "M03_AXI_awprot[11:9]"},
						"AWREADY": { "actual": "M03_AXI_awready[3:3]"},
						"AWVALID": { "actual": "M03_AXI_awvalid[3:3]"},
						"BREADY": { "actual": "M03_AXI_bready[3:3]"},
						"BRESP": { "actual": "M03_AXI_bresp[7:6]"},
						"BVALID": { "actual": "M03_AXI_bvalid[3:3]"},
						"RDATA": { "actual": "M03_AXI_rdata[127:96]"},
						"RREADY": { "actual": "M03_AXI_rready[3:3]"},
						"RRESP": { "actual": "M03_AXI_rresp[7:6]"},
						"RVALID": { "actual": "M03_AXI_rvalid[3:3]"},
						"WDATA": { "actual": "M03_AXI_wdata[127:96]"},
						"WREADY": { "actual": "M03_AXI_wready[3:3]"},
						"WSTRB": { "actual": "M03_AXI_wstrb[15:12]"},
						"WVALID": { "actual": "M03_AXI_wvalid[3:3]"}
					}
				},
				"/axi_interconnect/M04_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M04_ACLK"},
						"ARADDR": { "actual": "M04_AXI_araddr[159:128]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARPROT": { "actual": "M04_AXI_arprot[14:12]"},
						"ARREADY": { "actual": "M04_AXI_arready"},
						"ARVALID": { "actual": "M04_AXI_arvalid"},
						"AWADDR": { "actual": "M04_AXI_awaddr[159:128]"},
						"AWPROT": { "actual": "M04_AXI_awprot[14:12]"},
						"AWREADY": { "actual": "M04_AXI_awready"},
						"AWVALID": { "actual": "M04_AXI_awvalid"},
						"BREADY": { "actual": "M04_AXI_bready"},
						"BRESP": { "actual": "M04_AXI_bresp[9:8]"},
						"BVALID": { "actual": "M04_AXI_bvalid"},
						"RDATA": { "actual": "M04_AXI_rdata[159:128]"},
						"RREADY": { "actual": "M04_AXI_rready"},
						"RRESP": { "actual": "M04_AXI_rresp[9:8]"},
						"RVALID": { "actual": "M04_AXI_rvalid"},
						"WDATA": { "actual": "M04_AXI_wdata[159:128]"},
						"WREADY": { "actual": "M04_AXI_wready"},
						"WSTRB": { "actual": "M04_AXI_wstrb[19:16]"},
						"WVALID": { "actual": "M04_AXI_wvalid"}
					}
				},
				"/axi_interconnect/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S00_ACLK"},
						"ARADDR": { "actual": "S00_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "S00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S00_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARID": { "actual": "S00_AXI_arid[15:0]"},
						"ARLEN": { "actual": "S00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S00_AXI_arlock"},
						"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARSIZE": { "actual": "S00_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"AWADDR": { "actual": "S00_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "S00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S00_AXI_awcache[3:0]"},
						"AWID": { "actual": "S00_AXI_awid[15:0]"},
						"AWLEN": { "actual": "S00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S00_AXI_awlock"},
						"AWPROT": { "actual": "S00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S00_AXI_awready"},
						"AWSIZE": { "actual": "S00_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S00_AXI_awvalid"},
						"BID": { "actual": "S00_AXI_bid[15:0]"},
						"BREADY": { "actual": "S00_AXI_bready"},
						"BRESP": { "actual": "S00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S00_AXI_bvalid"},
						"RDATA": { "actual": "S00_AXI_rdata[31:0]"},
						"RID": { "actual": "S00_AXI_rid[15:0]"},
						"RLAST": { "actual": "S00_AXI_rlast"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S00_AXI_rvalid"},
						"WDATA": { "actual": "S00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S00_AXI_wlast"},
						"WREADY": { "actual": "S00_AXI_wready"},
						"WSTRB": { "actual": "S00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S00_AXI_wvalid"}
					}
				},
				"/axi_interconnect/m00_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[31:0]"},
						"ARESET": { "actual": "M_ARESETN"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr[31:0]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/axi_interconnect/m00_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[31:0]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[31:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/axi_interconnect/m01_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[63:32]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARPROT": { "actual": "M_AXI_arprot[5:3]"},
						"ARREADY": { "actual": "M_AXI_arready[1:1]"},
						"ARVALID": { "actual": "M_AXI_arvalid[1:1]"},
						"AWADDR": { "actual": "M_AXI_awaddr[63:32]"},
						"AWPROT": { "actual": "M_AXI_awprot[5:3]"},
						"AWREADY": { "actual": "M_AXI_awready[1:1]"},
						"AWVALID": { "actual": "M_AXI_awvalid[1:1]"},
						"BREADY": { "actual": "M_AXI_bready[1:1]"},
						"BRESP": { "actual": "M_AXI_bresp[3:2]"},
						"BVALID": { "actual": "M_AXI_bvalid[1:1]"},
						"RDATA": { "actual": "M_AXI_rdata[63:32]"},
						"RREADY": { "actual": "M_AXI_rready[1:1]"},
						"RRESP": { "actual": "M_AXI_rresp[3:2]"},
						"RVALID": { "actual": "M_AXI_rvalid[1:1]"},
						"WDATA": { "actual": "M_AXI_wdata[63:32]"},
						"WREADY": { "actual": "M_AXI_wready[1:1]"},
						"WSTRB": { "actual": "M_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "M_AXI_wvalid[1:1]"}
					}
				},
				"/axi_interconnect/m01_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[63:32]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARPROT": { "actual": "S_AXI_arprot[5:3]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[63:32]"},
						"AWPROT": { "actual": "S_AXI_awprot[5:3]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[3:2]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[63:32]"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[3:2]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[63:32]"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/axi_interconnect/m01_couplers/auto_cc/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr"},
						"ARESETN": { "actual": "m_axi_aresetn"},
						"ARPROT": { "actual": "m_axi_arprot"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"AWADDR": { "actual": "m_axi_awaddr"},
						"AWPROT": { "actual": "m_axi_awprot"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"RDATA": { "actual": "m_axi_rdata"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp"},
						"RVALID": { "actual": "m_axi_rvalid"},
						"WDATA": { "actual": "m_axi_wdata"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/axi_interconnect/m01_couplers/auto_cc/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARPROT": { "actual": "s_axi_arprot"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWPROT": { "actual": "s_axi_awprot"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/axi_interconnect/m02_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[95:64]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr[95:64]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[5:4]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata[95:64]"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[5:4]"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata[95:64]"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[11:8]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/axi_interconnect/m02_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[95:64]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARPROT": { "actual": "S_AXI_arprot[8:6]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[95:64]"},
						"AWPROT": { "actual": "S_AXI_awprot[8:6]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[5:4]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[95:64]"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[5:4]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[95:64]"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[11:8]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/axi_interconnect/m02_couplers/auto_cc/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr"},
						"ARESETN": { "actual": "m_axi_aresetn"},
						"ARPROT": { "actual": "m_axi_arprot"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"AWADDR": { "actual": "m_axi_awaddr"},
						"AWPROT": { "actual": "m_axi_awprot"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"RDATA": { "actual": "m_axi_rdata"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp"},
						"RVALID": { "actual": "m_axi_rvalid"},
						"WDATA": { "actual": "m_axi_wdata"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/axi_interconnect/m02_couplers/auto_cc/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARPROT": { "actual": "s_axi_arprot"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWPROT": { "actual": "s_axi_awprot"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/axi_interconnect/m03_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[127:96]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARPROT": { "actual": "M_AXI_arprot[11:9]"},
						"ARREADY": { "actual": "M_AXI_arready[3:3]"},
						"ARVALID": { "actual": "M_AXI_arvalid[3:3]"},
						"AWADDR": { "actual": "M_AXI_awaddr[127:96]"},
						"AWPROT": { "actual": "M_AXI_awprot[11:9]"},
						"AWREADY": { "actual": "M_AXI_awready[3:3]"},
						"AWVALID": { "actual": "M_AXI_awvalid[3:3]"},
						"BREADY": { "actual": "M_AXI_bready[3:3]"},
						"BRESP": { "actual": "M_AXI_bresp[7:6]"},
						"BVALID": { "actual": "M_AXI_bvalid[3:3]"},
						"RDATA": { "actual": "M_AXI_rdata[127:96]"},
						"RREADY": { "actual": "M_AXI_rready[3:3]"},
						"RRESP": { "actual": "M_AXI_rresp[7:6]"},
						"RVALID": { "actual": "M_AXI_rvalid[3:3]"},
						"WDATA": { "actual": "M_AXI_wdata[127:96]"},
						"WREADY": { "actual": "M_AXI_wready[3:3]"},
						"WSTRB": { "actual": "M_AXI_wstrb[15:12]"},
						"WVALID": { "actual": "M_AXI_wvalid[3:3]"}
					}
				},
				"/axi_interconnect/m03_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[127:96]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARPROT": { "actual": "S_AXI_arprot[11:9]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[127:96]"},
						"AWPROT": { "actual": "S_AXI_awprot[11:9]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[7:6]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[127:96]"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[7:6]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[127:96]"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[15:12]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/axi_interconnect/m03_couplers/auto_cc/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr"},
						"ARESETN": { "actual": "m_axi_aresetn"},
						"ARPROT": { "actual": "m_axi_arprot"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"AWADDR": { "actual": "m_axi_awaddr"},
						"AWPROT": { "actual": "m_axi_awprot"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"RDATA": { "actual": "m_axi_rdata"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp"},
						"RVALID": { "actual": "m_axi_rvalid"},
						"WDATA": { "actual": "m_axi_wdata"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/axi_interconnect/m03_couplers/auto_cc/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARPROT": { "actual": "s_axi_arprot"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWPROT": { "actual": "s_axi_awprot"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/axi_interconnect/m04_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[159:128]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARPROT": { "actual": "M_AXI_arprot[14:12]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr[159:128]"},
						"AWPROT": { "actual": "M_AXI_awprot[14:12]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[9:8]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata[159:128]"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[9:8]"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata[159:128]"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[19:16]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/axi_interconnect/m04_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[159:128]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARPROT": { "actual": "S_AXI_arprot[14:12]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[159:128]"},
						"AWPROT": { "actual": "S_AXI_awprot[14:12]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[9:8]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[159:128]"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[9:8]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[159:128]"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[19:16]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/axi_interconnect/m04_couplers/auto_cc/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr"},
						"ARESETN": { "actual": "m_axi_aresetn"},
						"ARPROT": { "actual": "m_axi_arprot"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"AWADDR": { "actual": "m_axi_awaddr"},
						"AWPROT": { "actual": "m_axi_awprot"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"RDATA": { "actual": "m_axi_rdata"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp"},
						"RVALID": { "actual": "m_axi_rvalid"},
						"WDATA": { "actual": "m_axi_wdata"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/axi_interconnect/m04_couplers/auto_cc/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARPROT": { "actual": "s_axi_arprot"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWPROT": { "actual": "s_axi_awprot"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/axi_interconnect/s00_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[31:0]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARPROT": { "actual": "M_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr[31:0]"},
						"AWPROT": { "actual": "M_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/axi_interconnect/s00_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARID": { "actual": "S_AXI_arid[15:0]"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWID": { "actual": "S_AXI_awid[15:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BID": { "actual": "S_AXI_bid[15:0]"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RID": { "actual": "S_AXI_rid[15:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/axi_interconnect/s00_couplers/auto_ds/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr"},
						"ARBURST": { "actual": "m_axi_arburst"},
						"ARCACHE": { "actual": "m_axi_arcache"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen"},
						"ARLOCK": { "actual": "m_axi_arlock"},
						"ARPROT": { "actual": "m_axi_arprot"},
						"ARQOS": { "actual": "m_axi_arqos"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion"},
						"ARSIZE": { "actual": "m_axi_arsize"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"AWADDR": { "actual": "m_axi_awaddr"},
						"AWBURST": { "actual": "m_axi_awburst"},
						"AWCACHE": { "actual": "m_axi_awcache"},
						"AWLEN": { "actual": "m_axi_awlen"},
						"AWLOCK": { "actual": "m_axi_awlock"},
						"AWPROT": { "actual": "m_axi_awprot"},
						"AWQOS": { "actual": "m_axi_awqos"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion"},
						"AWSIZE": { "actual": "m_axi_awsize"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"RDATA": { "actual": "m_axi_rdata"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp"},
						"RVALID": { "actual": "m_axi_rvalid"},
						"WDATA": { "actual": "m_axi_wdata"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/axi_interconnect/s00_couplers/auto_ds/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARBURST": { "actual": "s_axi_arburst"},
						"ARCACHE": { "actual": "s_axi_arcache"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARID": { "actual": "s_axi_arid"},
						"ARLEN": { "actual": "s_axi_arlen"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot"},
						"ARQOS": { "actual": "s_axi_arqos"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion"},
						"ARSIZE": { "actual": "s_axi_arsize"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWBURST": { "actual": "s_axi_awburst"},
						"AWCACHE": { "actual": "s_axi_awcache"},
						"AWID": { "actual": "s_axi_awid"},
						"AWLEN": { "actual": "s_axi_awlen"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot"},
						"AWQOS": { "actual": "s_axi_awqos"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion"},
						"AWSIZE": { "actual": "s_axi_awsize"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BID": { "actual": "s_axi_bid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RID": { "actual": "s_axi_rid"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/axi_interconnect/s00_couplers/auto_pc/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"AWADDR": { "actual": "m_axi_awaddr"},
						"AWPROT": { "actual": "m_axi_awprot"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"RDATA": { "actual": "m_axi_rdata"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp"},
						"RVALID": { "actual": "m_axi_rvalid"},
						"WDATA": { "actual": "m_axi_wdata"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/axi_interconnect/s00_couplers/auto_pc/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARBURST": { "actual": "s_axi_arburst"},
						"ARCACHE": { "actual": "s_axi_arcache"},
						"ARESETN": { "actual": "aresetn"},
						"ARLEN": { "actual": "s_axi_arlen"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot"},
						"ARQOS": { "actual": "s_axi_arqos"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion"},
						"ARSIZE": { "actual": "s_axi_arsize"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWBURST": { "actual": "s_axi_awburst"},
						"AWCACHE": { "actual": "s_axi_awcache"},
						"AWLEN": { "actual": "s_axi_awlen"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot"},
						"AWQOS": { "actual": "s_axi_awqos"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion"},
						"AWSIZE": { "actual": "s_axi_awsize"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/axi_interconnect/xbar/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[39:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_arready[0:0]"},
						"ARVALID": { "actual": "m_axi_arvalid[0:0]"},
						"AWADDR": { "actual": "m_axi_awaddr[39:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_awready[0:0]"},
						"AWVALID": { "actual": "m_axi_awvalid[0:0]"},
						"BREADY": { "actual": "m_axi_bready[0:0]"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid[0:0]"},
						"RDATA": { "actual": "m_axi_rdata[31:0]"},
						"RREADY": { "actual": "m_axi_rready[0:0]"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid[0:0]"},
						"WDATA": { "actual": "m_axi_wdata[31:0]"},
						"WREADY": { "actual": "m_axi_wready[0:0]"},
						"WSTRB": { "actual": "m_axi_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_wvalid[0:0]"}
					}
				},
				"/axi_interconnect/xbar/M01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[79:40]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[5:3]"},
						"ARREADY": { "actual": "m_axi_arready[1:1]"},
						"ARVALID": { "actual": "m_axi_arvalid[1:1]"},
						"AWADDR": { "actual": "m_axi_awaddr[79:40]"},
						"AWPROT": { "actual": "m_axi_awprot[5:3]"},
						"AWREADY": { "actual": "m_axi_awready[1:1]"},
						"AWVALID": { "actual": "m_axi_awvalid[1:1]"},
						"BREADY": { "actual": "m_axi_bready[1:1]"},
						"BRESP": { "actual": "m_axi_bresp[3:2]"},
						"BVALID": { "actual": "m_axi_bvalid[1:1]"},
						"RDATA": { "actual": "m_axi_rdata[63:32]"},
						"RREADY": { "actual": "m_axi_rready[1:1]"},
						"RRESP": { "actual": "m_axi_rresp[3:2]"},
						"RVALID": { "actual": "m_axi_rvalid[1:1]"},
						"WDATA": { "actual": "m_axi_wdata[63:32]"},
						"WREADY": { "actual": "m_axi_wready[1:1]"},
						"WSTRB": { "actual": "m_axi_wstrb[7:4]"},
						"WVALID": { "actual": "m_axi_wvalid[1:1]"}
					}
				},
				"/axi_interconnect/xbar/M02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[119:80]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[8:6]"},
						"ARREADY": { "actual": "m_axi_arready[2:2]"},
						"ARVALID": { "actual": "m_axi_arvalid[2:2]"},
						"AWADDR": { "actual": "m_axi_awaddr[119:80]"},
						"AWPROT": { "actual": "m_axi_awprot[8:6]"},
						"AWREADY": { "actual": "m_axi_awready[2:2]"},
						"AWVALID": { "actual": "m_axi_awvalid[2:2]"},
						"BREADY": { "actual": "m_axi_bready[2:2]"},
						"BRESP": { "actual": "m_axi_bresp[5:4]"},
						"BVALID": { "actual": "m_axi_bvalid[2:2]"},
						"RDATA": { "actual": "m_axi_rdata[95:64]"},
						"RREADY": { "actual": "m_axi_rready[2:2]"},
						"RRESP": { "actual": "m_axi_rresp[5:4]"},
						"RVALID": { "actual": "m_axi_rvalid[2:2]"},
						"WDATA": { "actual": "m_axi_wdata[95:64]"},
						"WREADY": { "actual": "m_axi_wready[2:2]"},
						"WSTRB": { "actual": "m_axi_wstrb[11:8]"},
						"WVALID": { "actual": "m_axi_wvalid[2:2]"}
					}
				},
				"/axi_interconnect/xbar/M03_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[159:120]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[11:9]"},
						"ARREADY": { "actual": "m_axi_arready[3:3]"},
						"ARVALID": { "actual": "m_axi_arvalid[3:3]"},
						"AWADDR": { "actual": "m_axi_awaddr[159:120]"},
						"AWPROT": { "actual": "m_axi_awprot[11:9]"},
						"AWREADY": { "actual": "m_axi_awready[3:3]"},
						"AWVALID": { "actual": "m_axi_awvalid[3:3]"},
						"BREADY": { "actual": "m_axi_bready[3:3]"},
						"BRESP": { "actual": "m_axi_bresp[7:6]"},
						"BVALID": { "actual": "m_axi_bvalid[3:3]"},
						"RDATA": { "actual": "m_axi_rdata[127:96]"},
						"RREADY": { "actual": "m_axi_rready[3:3]"},
						"RRESP": { "actual": "m_axi_rresp[7:6]"},
						"RVALID": { "actual": "m_axi_rvalid[3:3]"},
						"WDATA": { "actual": "m_axi_wdata[127:96]"},
						"WREADY": { "actual": "m_axi_wready[3:3]"},
						"WSTRB": { "actual": "m_axi_wstrb[15:12]"},
						"WVALID": { "actual": "m_axi_wvalid[3:3]"}
					}
				},
				"/axi_interconnect/xbar/M04_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[199:160]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[14:12]"},
						"ARREADY": { "actual": "m_axi_arready[4:4]"},
						"ARVALID": { "actual": "m_axi_arvalid[4:4]"},
						"AWADDR": { "actual": "m_axi_awaddr[199:160]"},
						"AWPROT": { "actual": "m_axi_awprot[14:12]"},
						"AWREADY": { "actual": "m_axi_awready[4:4]"},
						"AWVALID": { "actual": "m_axi_awvalid[4:4]"},
						"BREADY": { "actual": "m_axi_bready[4:4]"},
						"BRESP": { "actual": "m_axi_bresp[9:8]"},
						"BVALID": { "actual": "m_axi_bvalid[4:4]"},
						"RDATA": { "actual": "m_axi_rdata[159:128]"},
						"RREADY": { "actual": "m_axi_rready[4:4]"},
						"RRESP": { "actual": "m_axi_rresp[9:8]"},
						"RVALID": { "actual": "m_axi_rvalid[4:4]"},
						"WDATA": { "actual": "m_axi_wdata[159:128]"},
						"WREADY": { "actual": "m_axi_wready[4:4]"},
						"WSTRB": { "actual": "m_axi_wstrb[19:16]"},
						"WVALID": { "actual": "m_axi_wvalid[4:4]"}
					}
				},
				"/axi_interconnect/xbar/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[39:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready[0:0]"},
						"ARVALID": { "actual": "s_axi_arvalid[0:0]"},
						"AWADDR": { "actual": "s_axi_awaddr[39:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready[0:0]"},
						"AWVALID": { "actual": "s_axi_awvalid[0:0]"},
						"BREADY": { "actual": "s_axi_bready[0:0]"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid[0:0]"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_rready[0:0]"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid[0:0]"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_wready[0:0]"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid[0:0]"}
					}
				},
				"/axi_interconnect_0/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M00_ACLK"},
						"ARADDR": { "actual": "M00_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "M00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M00_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARID": { "actual": "M00_AXI_arid[4:0]"},
						"ARLEN": { "actual": "M00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M00_AXI_arlock"},
						"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M00_AXI_arready"},
						"ARSIZE": { "actual": "M00_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M00_AXI_arvalid"},
						"AWADDR": { "actual": "M00_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "M00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M00_AXI_awcache[3:0]"},
						"AWID": { "actual": "M00_AXI_awid[4:0]"},
						"AWLEN": { "actual": "M00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M00_AXI_awlock"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M00_AXI_awready"},
						"AWSIZE": { "actual": "M00_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "M00_AXI_awvalid"},
						"BID": { "actual": "M00_AXI_bid[5:0]"},
						"BREADY": { "actual": "M00_AXI_bready"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RID": { "actual": "M00_AXI_rid[5:0]"},
						"RLAST": { "actual": "M00_AXI_rlast"},
						"RREADY": { "actual": "M00_AXI_rready"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M00_AXI_wlast"},
						"WREADY": { "actual": "M00_AXI_wready"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid"}
					}
				},
				"/axi_interconnect_0/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S00_ACLK"},
						"ARADDR": { "actual": "S00_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "S00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S00_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARID": { "actual": "S00_AXI_arid[0:0]"},
						"ARLEN": { "actual": "S00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARSIZE": { "actual": "S00_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"AWADDR": { "actual": "S00_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "S00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S00_AXI_awcache[3:0]"},
						"AWID": { "actual": "S00_AXI_awid[0:0]"},
						"AWLEN": { "actual": "S00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S00_AXI_awready"},
						"AWSIZE": { "actual": "S00_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S00_AXI_awvalid"},
						"BID": { "actual": "S00_AXI_bid[4:0]"},
						"BREADY": { "actual": "S00_AXI_bready"},
						"BRESP": { "actual": "S00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S00_AXI_bvalid"},
						"RDATA": { "actual": "S00_AXI_rdata[31:0]"},
						"RID": { "actual": "S00_AXI_rid[4:0]"},
						"RLAST": { "actual": "S00_AXI_rlast"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S00_AXI_rvalid"},
						"WDATA": { "actual": "S00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S00_AXI_wlast"},
						"WREADY": { "actual": "S00_AXI_wready"},
						"WSTRB": { "actual": "S00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S00_AXI_wvalid"}
					}
				},
				"/axi_interconnect_0/S01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S01_ACLK"},
						"ARADDR": { "actual": "S01_AXI_araddr[63:32]"},
						"ARBURST": { "actual": "S01_AXI_arburst[3:2]"},
						"ARCACHE": { "actual": "S01_AXI_arcache[7:4]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARID": { "actual": "S01_AXI_arid[7:4]"},
						"ARLEN": { "actual": "S01_AXI_arlen[15:8]"},
						"ARLOCK": { "actual": "S01_AXI_arlock[1:1]"},
						"ARPROT": { "actual": "S01_AXI_arprot[5:3]"},
						"ARQOS": { "actual": "S01_AXI_arqos[7:4]"},
						"ARREADY": { "actual": "S01_AXI_arready"},
						"ARSIZE": { "actual": "S01_AXI_arsize[5:3]"},
						"ARVALID": { "actual": "S01_AXI_arvalid"},
						"AWADDR": { "actual": "S01_AXI_awaddr[63:32]"},
						"AWBURST": { "actual": "S01_AXI_awburst[3:2]"},
						"AWCACHE": { "actual": "S01_AXI_awcache[7:4]"},
						"AWID": { "actual": "S01_AXI_awid[7:4]"},
						"AWLEN": { "actual": "S01_AXI_awlen[15:8]"},
						"AWLOCK": { "actual": "S01_AXI_awlock[1:1]"},
						"AWPROT": { "actual": "S01_AXI_awprot[5:3]"},
						"AWQOS": { "actual": "S01_AXI_awqos[7:4]"},
						"AWREADY": { "actual": "S01_AXI_awready"},
						"AWSIZE": { "actual": "S01_AXI_awsize[5:3]"},
						"AWVALID": { "actual": "S01_AXI_awvalid"},
						"BID": { "actual": "S01_AXI_bid[7:4]"},
						"BREADY": { "actual": "S01_AXI_bready"},
						"BRESP": { "actual": "S01_AXI_bresp[3:2]"},
						"BVALID": { "actual": "S01_AXI_bvalid"},
						"RDATA": { "actual": "S01_AXI_rdata[63:32]"},
						"RID": { "actual": "S01_AXI_rid[7:4]"},
						"RLAST": { "actual": "S01_AXI_rlast"},
						"RREADY": { "actual": "S01_AXI_rready"},
						"RRESP": { "actual": "S01_AXI_rresp[3:2]"},
						"RVALID": { "actual": "S01_AXI_rvalid"},
						"WDATA": { "actual": "S01_AXI_wdata[63:32]"},
						"WLAST": { "actual": "S01_AXI_wlast"},
						"WREADY": { "actual": "S01_AXI_wready"},
						"WSTRB": { "actual": "S01_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "S01_AXI_wvalid"}
					}
				},
				"/axi_interconnect_0/S02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S02_ACLK"},
						"ARADDR": { "actual": "S02_AXI_araddr[95:64]"},
						"ARBURST": { "actual": "S02_AXI_arburst[5:4]"},
						"ARCACHE": { "actual": "S02_AXI_arcache[11:8]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARID": { "actual": "S02_AXI_arid[11:8]"},
						"ARLEN": { "actual": "S02_AXI_arlen[23:16]"},
						"ARLOCK": { "actual": "S02_AXI_arlock[2:2]"},
						"ARPROT": { "actual": "S02_AXI_arprot[8:6]"},
						"ARQOS": { "actual": "S02_AXI_arqos[11:8]"},
						"ARREADY": { "actual": "S02_AXI_arready"},
						"ARSIZE": { "actual": "S02_AXI_arsize[8:6]"},
						"ARVALID": { "actual": "S02_AXI_arvalid"},
						"AWADDR": { "actual": "S02_AXI_awaddr[95:64]"},
						"AWBURST": { "actual": "S02_AXI_awburst[5:4]"},
						"AWCACHE": { "actual": "S02_AXI_awcache[11:8]"},
						"AWID": { "actual": "S02_AXI_awid[11:8]"},
						"AWLEN": { "actual": "S02_AXI_awlen[23:16]"},
						"AWLOCK": { "actual": "S02_AXI_awlock[2:2]"},
						"AWPROT": { "actual": "S02_AXI_awprot[8:6]"},
						"AWQOS": { "actual": "S02_AXI_awqos[11:8]"},
						"AWREADY": { "actual": "S02_AXI_awready"},
						"AWSIZE": { "actual": "S02_AXI_awsize[8:6]"},
						"AWVALID": { "actual": "S02_AXI_awvalid"},
						"BID": { "actual": "S02_AXI_bid[11:8]"},
						"BREADY": { "actual": "S02_AXI_bready"},
						"BRESP": { "actual": "S02_AXI_bresp[5:4]"},
						"BVALID": { "actual": "S02_AXI_bvalid"},
						"RDATA": { "actual": "S02_AXI_rdata[95:64]"},
						"RID": { "actual": "S02_AXI_rid[11:8]"},
						"RLAST": { "actual": "S02_AXI_rlast"},
						"RREADY": { "actual": "S02_AXI_rready"},
						"RRESP": { "actual": "S02_AXI_rresp[5:4]"},
						"RVALID": { "actual": "S02_AXI_rvalid"},
						"WDATA": { "actual": "S02_AXI_wdata[95:64]"},
						"WLAST": { "actual": "S02_AXI_wlast"},
						"WREADY": { "actual": "S02_AXI_wready"},
						"WSTRB": { "actual": "S02_AXI_wstrb[11:8]"},
						"WVALID": { "actual": "S02_AXI_wvalid"}
					}
				},
				"/axi_interconnect_0/S03_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S03_ACLK"},
						"ARADDR": { "actual": "S03_AXI_araddr[127:96]"},
						"ARBURST": { "actual": "S03_AXI_arburst[7:6]"},
						"ARCACHE": { "actual": "S03_AXI_arcache[15:12]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARID": { "actual": "S03_AXI_arid[15:12]"},
						"ARLEN": { "actual": "S03_AXI_arlen[31:24]"},
						"ARLOCK": { "actual": "S03_AXI_arlock[3:3]"},
						"ARPROT": { "actual": "S03_AXI_arprot[11:9]"},
						"ARQOS": { "actual": "S03_AXI_arqos[15:12]"},
						"ARREADY": { "actual": "S03_AXI_arready"},
						"ARSIZE": { "actual": "S03_AXI_arsize[11:9]"},
						"ARVALID": { "actual": "S03_AXI_arvalid"},
						"AWADDR": { "actual": "S03_AXI_awaddr[127:96]"},
						"AWBURST": { "actual": "S03_AXI_awburst[7:6]"},
						"AWCACHE": { "actual": "S03_AXI_awcache[15:12]"},
						"AWID": { "actual": "S03_AXI_awid[15:12]"},
						"AWLEN": { "actual": "S03_AXI_awlen[31:24]"},
						"AWLOCK": { "actual": "S03_AXI_awlock[3:3]"},
						"AWPROT": { "actual": "S03_AXI_awprot[11:9]"},
						"AWQOS": { "actual": "S03_AXI_awqos[15:12]"},
						"AWREADY": { "actual": "S03_AXI_awready"},
						"AWSIZE": { "actual": "S03_AXI_awsize[11:9]"},
						"AWVALID": { "actual": "S03_AXI_awvalid"},
						"BID": { "actual": "S03_AXI_bid[15:12]"},
						"BREADY": { "actual": "S03_AXI_bready"},
						"BRESP": { "actual": "S03_AXI_bresp[7:6]"},
						"BVALID": { "actual": "S03_AXI_bvalid"},
						"RDATA": { "actual": "S03_AXI_rdata[127:96]"},
						"RID": { "actual": "S03_AXI_rid[15:12]"},
						"RLAST": { "actual": "S03_AXI_rlast"},
						"RREADY": { "actual": "S03_AXI_rready"},
						"RRESP": { "actual": "S03_AXI_rresp[7:6]"},
						"RVALID": { "actual": "S03_AXI_rvalid"},
						"WDATA": { "actual": "S03_AXI_wdata[127:96]"},
						"WLAST": { "actual": "S03_AXI_wlast"},
						"WREADY": { "actual": "S03_AXI_wready"},
						"WSTRB": { "actual": "S03_AXI_wstrb[15:12]"},
						"WVALID": { "actual": "S03_AXI_wvalid"}
					}
				},
				"/axi_interconnect_0/S04_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S04_ACLK"},
						"ARADDR": { "actual": "S04_AXI_araddr[159:128]"},
						"ARBURST": { "actual": "S04_AXI_arburst[9:8]"},
						"ARCACHE": { "actual": "S04_AXI_arcache[19:16]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARID": { "actual": "S04_AXI_arid[19:16]"},
						"ARLEN": { "actual": "S04_AXI_arlen[39:32]"},
						"ARLOCK": { "actual": "S04_AXI_arlock[4:4]"},
						"ARPROT": { "actual": "S04_AXI_arprot[14:12]"},
						"ARQOS": { "actual": "S04_AXI_arqos[19:16]"},
						"ARREADY": { "actual": "S04_AXI_arready"},
						"ARSIZE": { "actual": "S04_AXI_arsize[14:12]"},
						"ARVALID": { "actual": "S04_AXI_arvalid"},
						"AWADDR": { "actual": "S04_AXI_awaddr[159:128]"},
						"AWBURST": { "actual": "S04_AXI_awburst[9:8]"},
						"AWCACHE": { "actual": "S04_AXI_awcache[19:16]"},
						"AWID": { "actual": "S04_AXI_awid[19:16]"},
						"AWLEN": { "actual": "S04_AXI_awlen[39:32]"},
						"AWLOCK": { "actual": "S04_AXI_awlock[4:4]"},
						"AWPROT": { "actual": "S04_AXI_awprot[14:12]"},
						"AWQOS": { "actual": "S04_AXI_awqos[19:16]"},
						"AWREADY": { "actual": "S04_AXI_awready"},
						"AWSIZE": { "actual": "S04_AXI_awsize[14:12]"},
						"AWVALID": { "actual": "S04_AXI_awvalid"},
						"BID": { "actual": "S04_AXI_bid[19:16]"},
						"BREADY": { "actual": "S04_AXI_bready"},
						"BRESP": { "actual": "S04_AXI_bresp[9:8]"},
						"BVALID": { "actual": "S04_AXI_bvalid"},
						"RDATA": { "actual": "S04_AXI_rdata[159:128]"},
						"RID": { "actual": "S04_AXI_rid[19:16]"},
						"RLAST": { "actual": "S04_AXI_rlast"},
						"RREADY": { "actual": "S04_AXI_rready"},
						"RRESP": { "actual": "S04_AXI_rresp[9:8]"},
						"RVALID": { "actual": "S04_AXI_rvalid"},
						"WDATA": { "actual": "S04_AXI_wdata[159:128]"},
						"WLAST": { "actual": "S04_AXI_wlast"},
						"WREADY": { "actual": "S04_AXI_wready"},
						"WSTRB": { "actual": "S04_AXI_wstrb[19:16]"},
						"WVALID": { "actual": "S04_AXI_wvalid"}
					}
				},
				"/axi_interconnect_0/S05_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S05_ACLK"},
						"ARADDR": { "actual": "S05_AXI_araddr[191:160]"},
						"ARBURST": { "actual": "S05_AXI_arburst[11:10]"},
						"ARCACHE": { "actual": "S05_AXI_arcache[23:20]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARID": { "actual": "S05_AXI_arid[23:20]"},
						"ARLEN": { "actual": "S05_AXI_arlen[47:40]"},
						"ARLOCK": { "actual": "S05_AXI_arlock[5:5]"},
						"ARPROT": { "actual": "S05_AXI_arprot[17:15]"},
						"ARQOS": { "actual": "S05_AXI_arqos[23:20]"},
						"ARREADY": { "actual": "S05_AXI_arready"},
						"ARSIZE": { "actual": "S05_AXI_arsize[17:15]"},
						"ARVALID": { "actual": "S05_AXI_arvalid"},
						"AWADDR": { "actual": "S05_AXI_awaddr[191:160]"},
						"AWBURST": { "actual": "S05_AXI_awburst[11:10]"},
						"AWCACHE": { "actual": "S05_AXI_awcache[23:20]"},
						"AWID": { "actual": "S05_AXI_awid[23:20]"},
						"AWLEN": { "actual": "S05_AXI_awlen[47:40]"},
						"AWLOCK": { "actual": "S05_AXI_awlock[5:5]"},
						"AWPROT": { "actual": "S05_AXI_awprot[17:15]"},
						"AWQOS": { "actual": "S05_AXI_awqos[23:20]"},
						"AWREADY": { "actual": "S05_AXI_awready"},
						"AWSIZE": { "actual": "S05_AXI_awsize[17:15]"},
						"AWVALID": { "actual": "S05_AXI_awvalid"},
						"BID": { "actual": "S05_AXI_bid[23:20]"},
						"BREADY": { "actual": "S05_AXI_bready"},
						"BRESP": { "actual": "S05_AXI_bresp[11:10]"},
						"BVALID": { "actual": "S05_AXI_bvalid"},
						"RDATA": { "actual": "S05_AXI_rdata[191:160]"},
						"RID": { "actual": "S05_AXI_rid[23:20]"},
						"RLAST": { "actual": "S05_AXI_rlast"},
						"RREADY": { "actual": "S05_AXI_rready"},
						"RRESP": { "actual": "S05_AXI_rresp[11:10]"},
						"RVALID": { "actual": "S05_AXI_rvalid"},
						"WDATA": { "actual": "S05_AXI_wdata[191:160]"},
						"WLAST": { "actual": "S05_AXI_wlast"},
						"WREADY": { "actual": "S05_AXI_wready"},
						"WSTRB": { "actual": "S05_AXI_wstrb[23:20]"},
						"WVALID": { "actual": "S05_AXI_wvalid"}
					}
				},
				"/axi_interconnect_0/S06_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S06_ACLK"},
						"ARADDR": { "actual": "S06_AXI_araddr[223:192]"},
						"ARBURST": { "actual": "S06_AXI_arburst[13:12]"},
						"ARCACHE": { "actual": "S06_AXI_arcache[27:24]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARID": { "actual": "S06_AXI_arid[27:24]"},
						"ARLEN": { "actual": "S06_AXI_arlen[55:48]"},
						"ARLOCK": { "actual": "S06_AXI_arlock[6:6]"},
						"ARPROT": { "actual": "S06_AXI_arprot[20:18]"},
						"ARQOS": { "actual": "S06_AXI_arqos[27:24]"},
						"ARREADY": { "actual": "S06_AXI_arready"},
						"ARSIZE": { "actual": "S06_AXI_arsize[20:18]"},
						"ARVALID": { "actual": "S06_AXI_arvalid"},
						"AWADDR": { "actual": "S06_AXI_awaddr[223:192]"},
						"AWBURST": { "actual": "S06_AXI_awburst[13:12]"},
						"AWCACHE": { "actual": "S06_AXI_awcache[27:24]"},
						"AWID": { "actual": "S06_AXI_awid[27:24]"},
						"AWLEN": { "actual": "S06_AXI_awlen[55:48]"},
						"AWLOCK": { "actual": "S06_AXI_awlock[6:6]"},
						"AWPROT": { "actual": "S06_AXI_awprot[20:18]"},
						"AWQOS": { "actual": "S06_AXI_awqos[27:24]"},
						"AWREADY": { "actual": "S06_AXI_awready"},
						"AWSIZE": { "actual": "S06_AXI_awsize[20:18]"},
						"AWVALID": { "actual": "S06_AXI_awvalid"},
						"BID": { "actual": "S06_AXI_bid[27:24]"},
						"BREADY": { "actual": "S06_AXI_bready"},
						"BRESP": { "actual": "S06_AXI_bresp[13:12]"},
						"BVALID": { "actual": "S06_AXI_bvalid"},
						"RDATA": { "actual": "S06_AXI_rdata[223:192]"},
						"RID": { "actual": "S06_AXI_rid[27:24]"},
						"RLAST": { "actual": "S06_AXI_rlast"},
						"RREADY": { "actual": "S06_AXI_rready"},
						"RRESP": { "actual": "S06_AXI_rresp[13:12]"},
						"RVALID": { "actual": "S06_AXI_rvalid"},
						"WDATA": { "actual": "S06_AXI_wdata[223:192]"},
						"WLAST": { "actual": "S06_AXI_wlast"},
						"WREADY": { "actual": "S06_AXI_wready"},
						"WSTRB": { "actual": "S06_AXI_wstrb[27:24]"},
						"WVALID": { "actual": "S06_AXI_wvalid"}
					}
				},
				"/axi_interconnect_0/S07_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S07_ACLK"},
						"ARADDR": { "actual": "S07_AXI_araddr[255:224]"},
						"ARBURST": { "actual": "S07_AXI_arburst[15:14]"},
						"ARCACHE": { "actual": "S07_AXI_arcache[31:28]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARID": { "actual": "S07_AXI_arid[31:28]"},
						"ARLEN": { "actual": "S07_AXI_arlen[63:56]"},
						"ARLOCK": { "actual": "S07_AXI_arlock[7:7]"},
						"ARPROT": { "actual": "S07_AXI_arprot[23:21]"},
						"ARQOS": { "actual": "S07_AXI_arqos[31:28]"},
						"ARREADY": { "actual": "S07_AXI_arready"},
						"ARSIZE": { "actual": "S07_AXI_arsize[23:21]"},
						"ARVALID": { "actual": "S07_AXI_arvalid"},
						"AWADDR": { "actual": "S07_AXI_awaddr[255:224]"},
						"AWBURST": { "actual": "S07_AXI_awburst[15:14]"},
						"AWCACHE": { "actual": "S07_AXI_awcache[31:28]"},
						"AWID": { "actual": "S07_AXI_awid[31:28]"},
						"AWLEN": { "actual": "S07_AXI_awlen[63:56]"},
						"AWLOCK": { "actual": "S07_AXI_awlock[7:7]"},
						"AWPROT": { "actual": "S07_AXI_awprot[23:21]"},
						"AWQOS": { "actual": "S07_AXI_awqos[31:28]"},
						"AWREADY": { "actual": "S07_AXI_awready"},
						"AWSIZE": { "actual": "S07_AXI_awsize[23:21]"},
						"AWVALID": { "actual": "S07_AXI_awvalid"},
						"BID": { "actual": "S07_AXI_bid[31:28]"},
						"BREADY": { "actual": "S07_AXI_bready"},
						"BRESP": { "actual": "S07_AXI_bresp[15:14]"},
						"BVALID": { "actual": "S07_AXI_bvalid"},
						"RDATA": { "actual": "S07_AXI_rdata[255:224]"},
						"RID": { "actual": "S07_AXI_rid[31:28]"},
						"RLAST": { "actual": "S07_AXI_rlast"},
						"RREADY": { "actual": "S07_AXI_rready"},
						"RRESP": { "actual": "S07_AXI_rresp[15:14]"},
						"RVALID": { "actual": "S07_AXI_rvalid"},
						"WDATA": { "actual": "S07_AXI_wdata[255:224]"},
						"WLAST": { "actual": "S07_AXI_wlast"},
						"WREADY": { "actual": "S07_AXI_wready"},
						"WSTRB": { "actual": "S07_AXI_wstrb[31:28]"},
						"WVALID": { "actual": "S07_AXI_wvalid"}
					}
				},
				"/axi_interconnect_0/S08_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S08_ACLK"},
						"ARADDR": { "actual": "S08_AXI_araddr[287:256]"},
						"ARBURST": { "actual": "S08_AXI_arburst[17:16]"},
						"ARCACHE": { "actual": "S08_AXI_arcache[35:32]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARID": { "actual": "S08_AXI_arid[35:32]"},
						"ARLEN": { "actual": "S08_AXI_arlen[71:64]"},
						"ARLOCK": { "actual": "S08_AXI_arlock[8:8]"},
						"ARPROT": { "actual": "S08_AXI_arprot[26:24]"},
						"ARQOS": { "actual": "S08_AXI_arqos[35:32]"},
						"ARREADY": { "actual": "S08_AXI_arready"},
						"ARSIZE": { "actual": "S08_AXI_arsize[26:24]"},
						"ARVALID": { "actual": "S08_AXI_arvalid"},
						"AWADDR": { "actual": "S08_AXI_awaddr[287:256]"},
						"AWBURST": { "actual": "S08_AXI_awburst[17:16]"},
						"AWCACHE": { "actual": "S08_AXI_awcache[35:32]"},
						"AWID": { "actual": "S08_AXI_awid[35:32]"},
						"AWLEN": { "actual": "S08_AXI_awlen[71:64]"},
						"AWLOCK": { "actual": "S08_AXI_awlock[8:8]"},
						"AWPROT": { "actual": "S08_AXI_awprot[26:24]"},
						"AWQOS": { "actual": "S08_AXI_awqos[35:32]"},
						"AWREADY": { "actual": "S08_AXI_awready"},
						"AWSIZE": { "actual": "S08_AXI_awsize[26:24]"},
						"AWVALID": { "actual": "S08_AXI_awvalid"},
						"BID": { "actual": "S08_AXI_bid[35:32]"},
						"BREADY": { "actual": "S08_AXI_bready"},
						"BRESP": { "actual": "S08_AXI_bresp[17:16]"},
						"BVALID": { "actual": "S08_AXI_bvalid"},
						"RDATA": { "actual": "S08_AXI_rdata[287:256]"},
						"RID": { "actual": "S08_AXI_rid[35:32]"},
						"RLAST": { "actual": "S08_AXI_rlast"},
						"RREADY": { "actual": "S08_AXI_rready"},
						"RRESP": { "actual": "S08_AXI_rresp[17:16]"},
						"RVALID": { "actual": "S08_AXI_rvalid"},
						"WDATA": { "actual": "S08_AXI_wdata[287:256]"},
						"WLAST": { "actual": "S08_AXI_wlast"},
						"WREADY": { "actual": "S08_AXI_wready"},
						"WSTRB": { "actual": "S08_AXI_wstrb[35:32]"},
						"WVALID": { "actual": "S08_AXI_wvalid"}
					}
				},
				"/axi_interconnect_0/m00_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARID": { "actual": "M_AXI_arid[4:0]"},
						"ARLEN": { "actual": "M_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M_AXI_arlock"},
						"ARPROT": { "actual": "M_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_awcache[3:0]"},
						"AWID": { "actual": "M_AXI_awid[4:0]"},
						"AWLEN": { "actual": "M_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M_AXI_awlock"},
						"AWPROT": { "actual": "M_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BID": { "actual": "M_AXI_bid[5:0]"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata[31:0]"},
						"RID": { "actual": "M_AXI_rid[5:0]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/axi_interconnect_0/m00_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARID": { "actual": "S_AXI_arid[4:0]"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWID": { "actual": "S_AXI_awid[4:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BID": { "actual": "S_AXI_bid[5:0]"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RID": { "actual": "S_AXI_rid[5:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/axi_interconnect_0/s00_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARID": { "actual": "M_AXI_arid[0:0]"},
						"ARLEN": { "actual": "M_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_awcache[3:0]"},
						"AWID": { "actual": "M_AXI_awid[0:0]"},
						"AWLEN": { "actual": "M_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BID": { "actual": "M_AXI_bid[4:0]"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata[31:0]"},
						"RID": { "actual": "M_AXI_rid[4:0]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/axi_interconnect_0/s00_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARID": { "actual": "S_AXI_arid[0:0]"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWID": { "actual": "S_AXI_awid[0:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BID": { "actual": "S_AXI_bid[4:0]"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RID": { "actual": "S_AXI_rid[4:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/axi_interconnect_0/s01_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[63:32]"},
						"ARBURST": { "actual": "M_AXI_arburst[3:2]"},
						"ARCACHE": { "actual": "M_AXI_arcache[7:4]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARID": { "actual": "M_AXI_arid[7:4]"},
						"ARLEN": { "actual": "M_AXI_arlen[15:8]"},
						"ARLOCK": { "actual": "M_AXI_arlock[1:1]"},
						"ARPROT": { "actual": "M_AXI_arprot[5:3]"},
						"ARQOS": { "actual": "M_AXI_arqos[7:4]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[5:3]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr[63:32]"},
						"AWBURST": { "actual": "M_AXI_awburst[3:2]"},
						"AWCACHE": { "actual": "M_AXI_awcache[7:4]"},
						"AWID": { "actual": "M_AXI_awid[7:4]"},
						"AWLEN": { "actual": "M_AXI_awlen[15:8]"},
						"AWLOCK": { "actual": "M_AXI_awlock[1:1]"},
						"AWPROT": { "actual": "M_AXI_awprot[5:3]"},
						"AWQOS": { "actual": "M_AXI_awqos[7:4]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[5:3]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BID": { "actual": "M_AXI_bid[7:4]"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[3:2]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata[63:32]"},
						"RID": { "actual": "M_AXI_rid[7:4]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[3:2]"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata[63:32]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/axi_interconnect_0/s01_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[63:32]"},
						"ARBURST": { "actual": "S_AXI_arburst[3:2]"},
						"ARCACHE": { "actual": "S_AXI_arcache[7:4]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARID": { "actual": "S_AXI_arid[7:4]"},
						"ARLEN": { "actual": "S_AXI_arlen[15:8]"},
						"ARLOCK": { "actual": "S_AXI_arlock[1:1]"},
						"ARPROT": { "actual": "S_AXI_arprot[5:3]"},
						"ARQOS": { "actual": "S_AXI_arqos[7:4]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[5:3]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[63:32]"},
						"AWBURST": { "actual": "S_AXI_awburst[3:2]"},
						"AWCACHE": { "actual": "S_AXI_awcache[7:4]"},
						"AWID": { "actual": "S_AXI_awid[7:4]"},
						"AWLEN": { "actual": "S_AXI_awlen[15:8]"},
						"AWLOCK": { "actual": "S_AXI_awlock[1:1]"},
						"AWPROT": { "actual": "S_AXI_awprot[5:3]"},
						"AWQOS": { "actual": "S_AXI_awqos[7:4]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[5:3]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BID": { "actual": "S_AXI_bid[7:4]"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[3:2]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[63:32]"},
						"RID": { "actual": "S_AXI_rid[7:4]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[3:2]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[63:32]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/axi_interconnect_0/s02_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[95:64]"},
						"ARBURST": { "actual": "M_AXI_arburst[5:4]"},
						"ARCACHE": { "actual": "M_AXI_arcache[11:8]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARID": { "actual": "M_AXI_arid[11:8]"},
						"ARLEN": { "actual": "M_AXI_arlen[23:16]"},
						"ARLOCK": { "actual": "M_AXI_arlock[2:2]"},
						"ARPROT": { "actual": "M_AXI_arprot[8:6]"},
						"ARQOS": { "actual": "M_AXI_arqos[11:8]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[8:6]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr[95:64]"},
						"AWBURST": { "actual": "M_AXI_awburst[5:4]"},
						"AWCACHE": { "actual": "M_AXI_awcache[11:8]"},
						"AWID": { "actual": "M_AXI_awid[11:8]"},
						"AWLEN": { "actual": "M_AXI_awlen[23:16]"},
						"AWLOCK": { "actual": "M_AXI_awlock[2:2]"},
						"AWPROT": { "actual": "M_AXI_awprot[8:6]"},
						"AWQOS": { "actual": "M_AXI_awqos[11:8]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[8:6]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BID": { "actual": "M_AXI_bid[11:8]"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[5:4]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata[95:64]"},
						"RID": { "actual": "M_AXI_rid[11:8]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[5:4]"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata[95:64]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[11:8]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/axi_interconnect_0/s02_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[95:64]"},
						"ARBURST": { "actual": "S_AXI_arburst[5:4]"},
						"ARCACHE": { "actual": "S_AXI_arcache[11:8]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARID": { "actual": "S_AXI_arid[11:8]"},
						"ARLEN": { "actual": "S_AXI_arlen[23:16]"},
						"ARLOCK": { "actual": "S_AXI_arlock[2:2]"},
						"ARPROT": { "actual": "S_AXI_arprot[8:6]"},
						"ARQOS": { "actual": "S_AXI_arqos[11:8]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[8:6]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[95:64]"},
						"AWBURST": { "actual": "S_AXI_awburst[5:4]"},
						"AWCACHE": { "actual": "S_AXI_awcache[11:8]"},
						"AWID": { "actual": "S_AXI_awid[11:8]"},
						"AWLEN": { "actual": "S_AXI_awlen[23:16]"},
						"AWLOCK": { "actual": "S_AXI_awlock[2:2]"},
						"AWPROT": { "actual": "S_AXI_awprot[8:6]"},
						"AWQOS": { "actual": "S_AXI_awqos[11:8]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[8:6]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BID": { "actual": "S_AXI_bid[11:8]"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[5:4]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[95:64]"},
						"RID": { "actual": "S_AXI_rid[11:8]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[5:4]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[95:64]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[11:8]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/axi_interconnect_0/s03_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[127:96]"},
						"ARBURST": { "actual": "M_AXI_arburst[7:6]"},
						"ARCACHE": { "actual": "M_AXI_arcache[15:12]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARID": { "actual": "M_AXI_arid[15:12]"},
						"ARLEN": { "actual": "M_AXI_arlen[31:24]"},
						"ARLOCK": { "actual": "M_AXI_arlock[3:3]"},
						"ARPROT": { "actual": "M_AXI_arprot[11:9]"},
						"ARQOS": { "actual": "M_AXI_arqos[15:12]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[11:9]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr[127:96]"},
						"AWBURST": { "actual": "M_AXI_awburst[7:6]"},
						"AWCACHE": { "actual": "M_AXI_awcache[15:12]"},
						"AWID": { "actual": "M_AXI_awid[15:12]"},
						"AWLEN": { "actual": "M_AXI_awlen[31:24]"},
						"AWLOCK": { "actual": "M_AXI_awlock[3:3]"},
						"AWPROT": { "actual": "M_AXI_awprot[11:9]"},
						"AWQOS": { "actual": "M_AXI_awqos[15:12]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[11:9]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BID": { "actual": "M_AXI_bid[15:12]"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[7:6]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata[127:96]"},
						"RID": { "actual": "M_AXI_rid[15:12]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[7:6]"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata[127:96]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[15:12]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/axi_interconnect_0/s03_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[127:96]"},
						"ARBURST": { "actual": "S_AXI_arburst[7:6]"},
						"ARCACHE": { "actual": "S_AXI_arcache[15:12]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARID": { "actual": "S_AXI_arid[15:12]"},
						"ARLEN": { "actual": "S_AXI_arlen[31:24]"},
						"ARLOCK": { "actual": "S_AXI_arlock[3:3]"},
						"ARPROT": { "actual": "S_AXI_arprot[11:9]"},
						"ARQOS": { "actual": "S_AXI_arqos[15:12]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[11:9]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[127:96]"},
						"AWBURST": { "actual": "S_AXI_awburst[7:6]"},
						"AWCACHE": { "actual": "S_AXI_awcache[15:12]"},
						"AWID": { "actual": "S_AXI_awid[15:12]"},
						"AWLEN": { "actual": "S_AXI_awlen[31:24]"},
						"AWLOCK": { "actual": "S_AXI_awlock[3:3]"},
						"AWPROT": { "actual": "S_AXI_awprot[11:9]"},
						"AWQOS": { "actual": "S_AXI_awqos[15:12]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[11:9]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BID": { "actual": "S_AXI_bid[15:12]"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[7:6]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[127:96]"},
						"RID": { "actual": "S_AXI_rid[15:12]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[7:6]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[127:96]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[15:12]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/axi_interconnect_0/s04_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[159:128]"},
						"ARBURST": { "actual": "M_AXI_arburst[9:8]"},
						"ARCACHE": { "actual": "M_AXI_arcache[19:16]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARID": { "actual": "M_AXI_arid[19:16]"},
						"ARLEN": { "actual": "M_AXI_arlen[39:32]"},
						"ARLOCK": { "actual": "M_AXI_arlock[4:4]"},
						"ARPROT": { "actual": "M_AXI_arprot[14:12]"},
						"ARQOS": { "actual": "M_AXI_arqos[19:16]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[14:12]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr[159:128]"},
						"AWBURST": { "actual": "M_AXI_awburst[9:8]"},
						"AWCACHE": { "actual": "M_AXI_awcache[19:16]"},
						"AWID": { "actual": "M_AXI_awid[19:16]"},
						"AWLEN": { "actual": "M_AXI_awlen[39:32]"},
						"AWLOCK": { "actual": "M_AXI_awlock[4:4]"},
						"AWPROT": { "actual": "M_AXI_awprot[14:12]"},
						"AWQOS": { "actual": "M_AXI_awqos[19:16]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[14:12]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BID": { "actual": "M_AXI_bid[19:16]"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[9:8]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata[159:128]"},
						"RID": { "actual": "M_AXI_rid[19:16]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[9:8]"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata[159:128]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[19:16]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/axi_interconnect_0/s04_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[159:128]"},
						"ARBURST": { "actual": "S_AXI_arburst[9:8]"},
						"ARCACHE": { "actual": "S_AXI_arcache[19:16]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARID": { "actual": "S_AXI_arid[19:16]"},
						"ARLEN": { "actual": "S_AXI_arlen[39:32]"},
						"ARLOCK": { "actual": "S_AXI_arlock[4:4]"},
						"ARPROT": { "actual": "S_AXI_arprot[14:12]"},
						"ARQOS": { "actual": "S_AXI_arqos[19:16]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[14:12]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[159:128]"},
						"AWBURST": { "actual": "S_AXI_awburst[9:8]"},
						"AWCACHE": { "actual": "S_AXI_awcache[19:16]"},
						"AWID": { "actual": "S_AXI_awid[19:16]"},
						"AWLEN": { "actual": "S_AXI_awlen[39:32]"},
						"AWLOCK": { "actual": "S_AXI_awlock[4:4]"},
						"AWPROT": { "actual": "S_AXI_awprot[14:12]"},
						"AWQOS": { "actual": "S_AXI_awqos[19:16]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[14:12]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BID": { "actual": "S_AXI_bid[19:16]"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[9:8]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[159:128]"},
						"RID": { "actual": "S_AXI_rid[19:16]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[9:8]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[159:128]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[19:16]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/axi_interconnect_0/s05_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[191:160]"},
						"ARBURST": { "actual": "M_AXI_arburst[11:10]"},
						"ARCACHE": { "actual": "M_AXI_arcache[23:20]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARID": { "actual": "M_AXI_arid[23:20]"},
						"ARLEN": { "actual": "M_AXI_arlen[47:40]"},
						"ARLOCK": { "actual": "M_AXI_arlock[5:5]"},
						"ARPROT": { "actual": "M_AXI_arprot[17:15]"},
						"ARQOS": { "actual": "M_AXI_arqos[23:20]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[17:15]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr[191:160]"},
						"AWBURST": { "actual": "M_AXI_awburst[11:10]"},
						"AWCACHE": { "actual": "M_AXI_awcache[23:20]"},
						"AWID": { "actual": "M_AXI_awid[23:20]"},
						"AWLEN": { "actual": "M_AXI_awlen[47:40]"},
						"AWLOCK": { "actual": "M_AXI_awlock[5:5]"},
						"AWPROT": { "actual": "M_AXI_awprot[17:15]"},
						"AWQOS": { "actual": "M_AXI_awqos[23:20]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[17:15]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BID": { "actual": "M_AXI_bid[23:20]"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[11:10]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata[191:160]"},
						"RID": { "actual": "M_AXI_rid[23:20]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[11:10]"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata[191:160]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[23:20]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/axi_interconnect_0/s05_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[191:160]"},
						"ARBURST": { "actual": "S_AXI_arburst[11:10]"},
						"ARCACHE": { "actual": "S_AXI_arcache[23:20]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARID": { "actual": "S_AXI_arid[23:20]"},
						"ARLEN": { "actual": "S_AXI_arlen[47:40]"},
						"ARLOCK": { "actual": "S_AXI_arlock[5:5]"},
						"ARPROT": { "actual": "S_AXI_arprot[17:15]"},
						"ARQOS": { "actual": "S_AXI_arqos[23:20]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[17:15]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[191:160]"},
						"AWBURST": { "actual": "S_AXI_awburst[11:10]"},
						"AWCACHE": { "actual": "S_AXI_awcache[23:20]"},
						"AWID": { "actual": "S_AXI_awid[23:20]"},
						"AWLEN": { "actual": "S_AXI_awlen[47:40]"},
						"AWLOCK": { "actual": "S_AXI_awlock[5:5]"},
						"AWPROT": { "actual": "S_AXI_awprot[17:15]"},
						"AWQOS": { "actual": "S_AXI_awqos[23:20]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[17:15]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BID": { "actual": "S_AXI_bid[23:20]"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[11:10]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[191:160]"},
						"RID": { "actual": "S_AXI_rid[23:20]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[11:10]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[191:160]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[23:20]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/axi_interconnect_0/s06_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[223:192]"},
						"ARBURST": { "actual": "M_AXI_arburst[13:12]"},
						"ARCACHE": { "actual": "M_AXI_arcache[27:24]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARID": { "actual": "M_AXI_arid[27:24]"},
						"ARLEN": { "actual": "M_AXI_arlen[55:48]"},
						"ARLOCK": { "actual": "M_AXI_arlock[6:6]"},
						"ARPROT": { "actual": "M_AXI_arprot[20:18]"},
						"ARQOS": { "actual": "M_AXI_arqos[27:24]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[20:18]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr[223:192]"},
						"AWBURST": { "actual": "M_AXI_awburst[13:12]"},
						"AWCACHE": { "actual": "M_AXI_awcache[27:24]"},
						"AWID": { "actual": "M_AXI_awid[27:24]"},
						"AWLEN": { "actual": "M_AXI_awlen[55:48]"},
						"AWLOCK": { "actual": "M_AXI_awlock[6:6]"},
						"AWPROT": { "actual": "M_AXI_awprot[20:18]"},
						"AWQOS": { "actual": "M_AXI_awqos[27:24]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[20:18]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BID": { "actual": "M_AXI_bid[27:24]"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[13:12]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata[223:192]"},
						"RID": { "actual": "M_AXI_rid[27:24]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[13:12]"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata[223:192]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[27:24]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/axi_interconnect_0/s06_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[223:192]"},
						"ARBURST": { "actual": "S_AXI_arburst[13:12]"},
						"ARCACHE": { "actual": "S_AXI_arcache[27:24]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARID": { "actual": "S_AXI_arid[27:24]"},
						"ARLEN": { "actual": "S_AXI_arlen[55:48]"},
						"ARLOCK": { "actual": "S_AXI_arlock[6:6]"},
						"ARPROT": { "actual": "S_AXI_arprot[20:18]"},
						"ARQOS": { "actual": "S_AXI_arqos[27:24]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[20:18]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[223:192]"},
						"AWBURST": { "actual": "S_AXI_awburst[13:12]"},
						"AWCACHE": { "actual": "S_AXI_awcache[27:24]"},
						"AWID": { "actual": "S_AXI_awid[27:24]"},
						"AWLEN": { "actual": "S_AXI_awlen[55:48]"},
						"AWLOCK": { "actual": "S_AXI_awlock[6:6]"},
						"AWPROT": { "actual": "S_AXI_awprot[20:18]"},
						"AWQOS": { "actual": "S_AXI_awqos[27:24]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[20:18]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BID": { "actual": "S_AXI_bid[27:24]"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[13:12]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[223:192]"},
						"RID": { "actual": "S_AXI_rid[27:24]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[13:12]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[223:192]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[27:24]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/axi_interconnect_0/s07_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[255:224]"},
						"ARBURST": { "actual": "M_AXI_arburst[15:14]"},
						"ARCACHE": { "actual": "M_AXI_arcache[31:28]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARID": { "actual": "M_AXI_arid[31:28]"},
						"ARLEN": { "actual": "M_AXI_arlen[63:56]"},
						"ARLOCK": { "actual": "M_AXI_arlock[7:7]"},
						"ARPROT": { "actual": "M_AXI_arprot[23:21]"},
						"ARQOS": { "actual": "M_AXI_arqos[31:28]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[23:21]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr[255:224]"},
						"AWBURST": { "actual": "M_AXI_awburst[15:14]"},
						"AWCACHE": { "actual": "M_AXI_awcache[31:28]"},
						"AWID": { "actual": "M_AXI_awid[31:28]"},
						"AWLEN": { "actual": "M_AXI_awlen[63:56]"},
						"AWLOCK": { "actual": "M_AXI_awlock[7:7]"},
						"AWPROT": { "actual": "M_AXI_awprot[23:21]"},
						"AWQOS": { "actual": "M_AXI_awqos[31:28]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[23:21]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BID": { "actual": "M_AXI_bid[31:28]"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[15:14]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata[255:224]"},
						"RID": { "actual": "M_AXI_rid[31:28]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[15:14]"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata[255:224]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[31:28]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/axi_interconnect_0/s07_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[255:224]"},
						"ARBURST": { "actual": "S_AXI_arburst[15:14]"},
						"ARCACHE": { "actual": "S_AXI_arcache[31:28]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARID": { "actual": "S_AXI_arid[31:28]"},
						"ARLEN": { "actual": "S_AXI_arlen[63:56]"},
						"ARLOCK": { "actual": "S_AXI_arlock[7:7]"},
						"ARPROT": { "actual": "S_AXI_arprot[23:21]"},
						"ARQOS": { "actual": "S_AXI_arqos[31:28]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[23:21]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[255:224]"},
						"AWBURST": { "actual": "S_AXI_awburst[15:14]"},
						"AWCACHE": { "actual": "S_AXI_awcache[31:28]"},
						"AWID": { "actual": "S_AXI_awid[31:28]"},
						"AWLEN": { "actual": "S_AXI_awlen[63:56]"},
						"AWLOCK": { "actual": "S_AXI_awlock[7:7]"},
						"AWPROT": { "actual": "S_AXI_awprot[23:21]"},
						"AWQOS": { "actual": "S_AXI_awqos[31:28]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[23:21]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BID": { "actual": "S_AXI_bid[31:28]"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[15:14]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[255:224]"},
						"RID": { "actual": "S_AXI_rid[31:28]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[15:14]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[255:224]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[31:28]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/axi_interconnect_0/s08_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[287:256]"},
						"ARBURST": { "actual": "M_AXI_arburst[17:16]"},
						"ARCACHE": { "actual": "M_AXI_arcache[35:32]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARID": { "actual": "M_AXI_arid[35:32]"},
						"ARLEN": { "actual": "M_AXI_arlen[71:64]"},
						"ARLOCK": { "actual": "M_AXI_arlock[8:8]"},
						"ARPROT": { "actual": "M_AXI_arprot[26:24]"},
						"ARQOS": { "actual": "M_AXI_arqos[35:32]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[26:24]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr[287:256]"},
						"AWBURST": { "actual": "M_AXI_awburst[17:16]"},
						"AWCACHE": { "actual": "M_AXI_awcache[35:32]"},
						"AWID": { "actual": "M_AXI_awid[35:32]"},
						"AWLEN": { "actual": "M_AXI_awlen[71:64]"},
						"AWLOCK": { "actual": "M_AXI_awlock[8:8]"},
						"AWPROT": { "actual": "M_AXI_awprot[26:24]"},
						"AWQOS": { "actual": "M_AXI_awqos[35:32]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[26:24]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BID": { "actual": "M_AXI_bid[35:32]"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[17:16]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata[287:256]"},
						"RID": { "actual": "M_AXI_rid[35:32]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[17:16]"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata[287:256]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[35:32]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/axi_interconnect_0/s08_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[287:256]"},
						"ARBURST": { "actual": "S_AXI_arburst[17:16]"},
						"ARCACHE": { "actual": "S_AXI_arcache[35:32]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARID": { "actual": "S_AXI_arid[35:32]"},
						"ARLEN": { "actual": "S_AXI_arlen[71:64]"},
						"ARLOCK": { "actual": "S_AXI_arlock[8:8]"},
						"ARPROT": { "actual": "S_AXI_arprot[26:24]"},
						"ARQOS": { "actual": "S_AXI_arqos[35:32]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[26:24]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[287:256]"},
						"AWBURST": { "actual": "S_AXI_awburst[17:16]"},
						"AWCACHE": { "actual": "S_AXI_awcache[35:32]"},
						"AWID": { "actual": "S_AXI_awid[35:32]"},
						"AWLEN": { "actual": "S_AXI_awlen[71:64]"},
						"AWLOCK": { "actual": "S_AXI_awlock[8:8]"},
						"AWPROT": { "actual": "S_AXI_awprot[26:24]"},
						"AWQOS": { "actual": "S_AXI_awqos[35:32]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[26:24]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BID": { "actual": "S_AXI_bid[35:32]"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[17:16]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[287:256]"},
						"RID": { "actual": "S_AXI_rid[35:32]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[17:16]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[287:256]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[35:32]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/axi_interconnect_0/xbar/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "m_axi_arid[4:0]"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready[0:0]"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid[0:0]"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWID": { "actual": "m_axi_awid[4:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready[0:0]"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid[0:0]"},
						"BID": { "actual": "m_axi_bid[4:0]"},
						"BREADY": { "actual": "m_axi_bready[0:0]"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid[0:0]"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RID": { "actual": "m_axi_rid[4:0]"},
						"RLAST": { "actual": "m_axi_rlast[0:0]"},
						"RREADY": { "actual": "m_axi_rready[0:0]"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid[0:0]"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast[0:0]"},
						"WREADY": { "actual": "m_axi_wready[0:0]"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid[0:0]"}
					}
				},
				"/axi_interconnect_0/xbar/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[4:0]"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready[0:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid[0:0]"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWID": { "actual": "s_axi_awid[4:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready[0:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid[0:0]"},
						"BID": { "actual": "s_axi_bid[4:0]"},
						"BREADY": { "actual": "s_axi_bready[0:0]"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid[0:0]"},
						"RDATA": { "actual": "s_axi_rdata[127:0]"},
						"RID": { "actual": "s_axi_rid[4:0]"},
						"RLAST": { "actual": "s_axi_rlast[0:0]"},
						"RREADY": { "actual": "s_axi_rready[0:0]"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid[0:0]"},
						"WDATA": { "actual": "s_axi_wdata[127:0]"},
						"WLAST": { "actual": "s_axi_wlast[0:0]"},
						"WREADY": { "actual": "s_axi_wready[0:0]"},
						"WSTRB": { "actual": "s_axi_wstrb[15:0]"},
						"WVALID": { "actual": "s_axi_wvalid[0:0]"}
					}
				},
				"/axi_interconnect_0/xbar/S01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[63:32]"},
						"ARBURST": { "actual": "s_axi_arburst[3:2]"},
						"ARCACHE": { "actual": "s_axi_arcache[7:4]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[9:5]"},
						"ARLEN": { "actual": "s_axi_arlen[15:8]"},
						"ARLOCK": { "actual": "s_axi_arlock[1:1]"},
						"ARPROT": { "actual": "s_axi_arprot[5:3]"},
						"ARQOS": { "actual": "s_axi_arqos[7:4]"},
						"ARREADY": { "actual": "s_axi_arready[1:1]"},
						"ARSIZE": { "actual": "s_axi_arsize[5:3]"},
						"ARVALID": { "actual": "s_axi_arvalid[1:1]"},
						"AWADDR": { "actual": "s_axi_awaddr[63:32]"},
						"AWBURST": { "actual": "s_axi_awburst[3:2]"},
						"AWCACHE": { "actual": "s_axi_awcache[7:4]"},
						"AWID": { "actual": "s_axi_awid[9:5]"},
						"AWLEN": { "actual": "s_axi_awlen[15:8]"},
						"AWLOCK": { "actual": "s_axi_awlock[1:1]"},
						"AWPROT": { "actual": "s_axi_awprot[5:3]"},
						"AWQOS": { "actual": "s_axi_awqos[7:4]"},
						"AWREADY": { "actual": "s_axi_awready[1:1]"},
						"AWSIZE": { "actual": "s_axi_awsize[5:3]"},
						"AWVALID": { "actual": "s_axi_awvalid[1:1]"},
						"BID": { "actual": "s_axi_bid[9:5]"},
						"BREADY": { "actual": "s_axi_bready[1:1]"},
						"BRESP": { "actual": "s_axi_bresp[3:2]"},
						"BVALID": { "actual": "s_axi_bvalid[1:1]"},
						"RDATA": { "actual": "s_axi_rdata[255:128]"},
						"RID": { "actual": "s_axi_rid[9:5]"},
						"RLAST": { "actual": "s_axi_rlast[1:1]"},
						"RREADY": { "actual": "s_axi_rready[1:1]"},
						"RRESP": { "actual": "s_axi_rresp[3:2]"},
						"RVALID": { "actual": "s_axi_rvalid[1:1]"},
						"WDATA": { "actual": "s_axi_wdata[255:128]"},
						"WLAST": { "actual": "s_axi_wlast[1:1]"},
						"WREADY": { "actual": "s_axi_wready[1:1]"},
						"WSTRB": { "actual": "s_axi_wstrb[31:16]"},
						"WVALID": { "actual": "s_axi_wvalid[1:1]"}
					}
				},
				"/axi_interconnect_0/xbar/S02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[95:64]"},
						"ARBURST": { "actual": "s_axi_arburst[5:4]"},
						"ARCACHE": { "actual": "s_axi_arcache[11:8]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[14:10]"},
						"ARLEN": { "actual": "s_axi_arlen[23:16]"},
						"ARLOCK": { "actual": "s_axi_arlock[2:2]"},
						"ARPROT": { "actual": "s_axi_arprot[8:6]"},
						"ARQOS": { "actual": "s_axi_arqos[11:8]"},
						"ARREADY": { "actual": "s_axi_arready[2:2]"},
						"ARSIZE": { "actual": "s_axi_arsize[8:6]"},
						"ARVALID": { "actual": "s_axi_arvalid[2:2]"},
						"AWADDR": { "actual": "s_axi_awaddr[95:64]"},
						"AWBURST": { "actual": "s_axi_awburst[5:4]"},
						"AWCACHE": { "actual": "s_axi_awcache[11:8]"},
						"AWID": { "actual": "s_axi_awid[14:10]"},
						"AWLEN": { "actual": "s_axi_awlen[23:16]"},
						"AWLOCK": { "actual": "s_axi_awlock[2:2]"},
						"AWPROT": { "actual": "s_axi_awprot[8:6]"},
						"AWQOS": { "actual": "s_axi_awqos[11:8]"},
						"AWREADY": { "actual": "s_axi_awready[2:2]"},
						"AWSIZE": { "actual": "s_axi_awsize[8:6]"},
						"AWVALID": { "actual": "s_axi_awvalid[2:2]"},
						"BID": { "actual": "s_axi_bid[14:10]"},
						"BREADY": { "actual": "s_axi_bready[2:2]"},
						"BRESP": { "actual": "s_axi_bresp[5:4]"},
						"BVALID": { "actual": "s_axi_bvalid[2:2]"},
						"RDATA": { "actual": "s_axi_rdata[383:256]"},
						"RID": { "actual": "s_axi_rid[14:10]"},
						"RLAST": { "actual": "s_axi_rlast[2:2]"},
						"RREADY": { "actual": "s_axi_rready[2:2]"},
						"RRESP": { "actual": "s_axi_rresp[5:4]"},
						"RVALID": { "actual": "s_axi_rvalid[2:2]"},
						"WDATA": { "actual": "s_axi_wdata[383:256]"},
						"WLAST": { "actual": "s_axi_wlast[2:2]"},
						"WREADY": { "actual": "s_axi_wready[2:2]"},
						"WSTRB": { "actual": "s_axi_wstrb[47:32]"},
						"WVALID": { "actual": "s_axi_wvalid[2:2]"}
					}
				},
				"/axi_interconnect_0/xbar/S03_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[127:96]"},
						"ARBURST": { "actual": "s_axi_arburst[7:6]"},
						"ARCACHE": { "actual": "s_axi_arcache[15:12]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[19:15]"},
						"ARLEN": { "actual": "s_axi_arlen[31:24]"},
						"ARLOCK": { "actual": "s_axi_arlock[3:3]"},
						"ARPROT": { "actual": "s_axi_arprot[11:9]"},
						"ARQOS": { "actual": "s_axi_arqos[15:12]"},
						"ARREADY": { "actual": "s_axi_arready[3:3]"},
						"ARSIZE": { "actual": "s_axi_arsize[11:9]"},
						"ARVALID": { "actual": "s_axi_arvalid[3:3]"},
						"AWADDR": { "actual": "s_axi_awaddr[127:96]"},
						"AWBURST": { "actual": "s_axi_awburst[7:6]"},
						"AWCACHE": { "actual": "s_axi_awcache[15:12]"},
						"AWID": { "actual": "s_axi_awid[19:15]"},
						"AWLEN": { "actual": "s_axi_awlen[31:24]"},
						"AWLOCK": { "actual": "s_axi_awlock[3:3]"},
						"AWPROT": { "actual": "s_axi_awprot[11:9]"},
						"AWQOS": { "actual": "s_axi_awqos[15:12]"},
						"AWREADY": { "actual": "s_axi_awready[3:3]"},
						"AWSIZE": { "actual": "s_axi_awsize[11:9]"},
						"AWVALID": { "actual": "s_axi_awvalid[3:3]"},
						"BID": { "actual": "s_axi_bid[19:15]"},
						"BREADY": { "actual": "s_axi_bready[3:3]"},
						"BRESP": { "actual": "s_axi_bresp[7:6]"},
						"BVALID": { "actual": "s_axi_bvalid[3:3]"},
						"RDATA": { "actual": "s_axi_rdata[511:384]"},
						"RID": { "actual": "s_axi_rid[19:15]"},
						"RLAST": { "actual": "s_axi_rlast[3:3]"},
						"RREADY": { "actual": "s_axi_rready[3:3]"},
						"RRESP": { "actual": "s_axi_rresp[7:6]"},
						"RVALID": { "actual": "s_axi_rvalid[3:3]"},
						"WDATA": { "actual": "s_axi_wdata[511:384]"},
						"WLAST": { "actual": "s_axi_wlast[3:3]"},
						"WREADY": { "actual": "s_axi_wready[3:3]"},
						"WSTRB": { "actual": "s_axi_wstrb[63:48]"},
						"WVALID": { "actual": "s_axi_wvalid[3:3]"}
					}
				},
				"/axi_interconnect_0/xbar/S04_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[159:128]"},
						"ARBURST": { "actual": "s_axi_arburst[9:8]"},
						"ARCACHE": { "actual": "s_axi_arcache[19:16]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[24:20]"},
						"ARLEN": { "actual": "s_axi_arlen[39:32]"},
						"ARLOCK": { "actual": "s_axi_arlock[4:4]"},
						"ARPROT": { "actual": "s_axi_arprot[14:12]"},
						"ARQOS": { "actual": "s_axi_arqos[19:16]"},
						"ARREADY": { "actual": "s_axi_arready[4:4]"},
						"ARSIZE": { "actual": "s_axi_arsize[14:12]"},
						"ARVALID": { "actual": "s_axi_arvalid[4:4]"},
						"AWADDR": { "actual": "s_axi_awaddr[159:128]"},
						"AWBURST": { "actual": "s_axi_awburst[9:8]"},
						"AWCACHE": { "actual": "s_axi_awcache[19:16]"},
						"AWID": { "actual": "s_axi_awid[24:20]"},
						"AWLEN": { "actual": "s_axi_awlen[39:32]"},
						"AWLOCK": { "actual": "s_axi_awlock[4:4]"},
						"AWPROT": { "actual": "s_axi_awprot[14:12]"},
						"AWQOS": { "actual": "s_axi_awqos[19:16]"},
						"AWREADY": { "actual": "s_axi_awready[4:4]"},
						"AWSIZE": { "actual": "s_axi_awsize[14:12]"},
						"AWVALID": { "actual": "s_axi_awvalid[4:4]"},
						"BID": { "actual": "s_axi_bid[24:20]"},
						"BREADY": { "actual": "s_axi_bready[4:4]"},
						"BRESP": { "actual": "s_axi_bresp[9:8]"},
						"BVALID": { "actual": "s_axi_bvalid[4:4]"},
						"RDATA": { "actual": "s_axi_rdata[639:512]"},
						"RID": { "actual": "s_axi_rid[24:20]"},
						"RLAST": { "actual": "s_axi_rlast[4:4]"},
						"RREADY": { "actual": "s_axi_rready[4:4]"},
						"RRESP": { "actual": "s_axi_rresp[9:8]"},
						"RVALID": { "actual": "s_axi_rvalid[4:4]"},
						"WDATA": { "actual": "s_axi_wdata[639:512]"},
						"WLAST": { "actual": "s_axi_wlast[4:4]"},
						"WREADY": { "actual": "s_axi_wready[4:4]"},
						"WSTRB": { "actual": "s_axi_wstrb[79:64]"},
						"WVALID": { "actual": "s_axi_wvalid[4:4]"}
					}
				},
				"/axi_interconnect_0/xbar/S05_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[191:160]"},
						"ARBURST": { "actual": "s_axi_arburst[11:10]"},
						"ARCACHE": { "actual": "s_axi_arcache[23:20]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[29:25]"},
						"ARLEN": { "actual": "s_axi_arlen[47:40]"},
						"ARLOCK": { "actual": "s_axi_arlock[5:5]"},
						"ARPROT": { "actual": "s_axi_arprot[17:15]"},
						"ARQOS": { "actual": "s_axi_arqos[23:20]"},
						"ARREADY": { "actual": "s_axi_arready[5:5]"},
						"ARSIZE": { "actual": "s_axi_arsize[17:15]"},
						"ARVALID": { "actual": "s_axi_arvalid[5:5]"},
						"AWADDR": { "actual": "s_axi_awaddr[191:160]"},
						"AWBURST": { "actual": "s_axi_awburst[11:10]"},
						"AWCACHE": { "actual": "s_axi_awcache[23:20]"},
						"AWID": { "actual": "s_axi_awid[29:25]"},
						"AWLEN": { "actual": "s_axi_awlen[47:40]"},
						"AWLOCK": { "actual": "s_axi_awlock[5:5]"},
						"AWPROT": { "actual": "s_axi_awprot[17:15]"},
						"AWQOS": { "actual": "s_axi_awqos[23:20]"},
						"AWREADY": { "actual": "s_axi_awready[5:5]"},
						"AWSIZE": { "actual": "s_axi_awsize[17:15]"},
						"AWVALID": { "actual": "s_axi_awvalid[5:5]"},
						"BID": { "actual": "s_axi_bid[29:25]"},
						"BREADY": { "actual": "s_axi_bready[5:5]"},
						"BRESP": { "actual": "s_axi_bresp[11:10]"},
						"BVALID": { "actual": "s_axi_bvalid[5:5]"},
						"RDATA": { "actual": "s_axi_rdata[767:640]"},
						"RID": { "actual": "s_axi_rid[29:25]"},
						"RLAST": { "actual": "s_axi_rlast[5:5]"},
						"RREADY": { "actual": "s_axi_rready[5:5]"},
						"RRESP": { "actual": "s_axi_rresp[11:10]"},
						"RVALID": { "actual": "s_axi_rvalid[5:5]"},
						"WDATA": { "actual": "s_axi_wdata[767:640]"},
						"WLAST": { "actual": "s_axi_wlast[5:5]"},
						"WREADY": { "actual": "s_axi_wready[5:5]"},
						"WSTRB": { "actual": "s_axi_wstrb[95:80]"},
						"WVALID": { "actual": "s_axi_wvalid[5:5]"}
					}
				},
				"/axi_interconnect_0/xbar/S06_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[223:192]"},
						"ARBURST": { "actual": "s_axi_arburst[13:12]"},
						"ARCACHE": { "actual": "s_axi_arcache[27:24]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[34:30]"},
						"ARLEN": { "actual": "s_axi_arlen[55:48]"},
						"ARLOCK": { "actual": "s_axi_arlock[6:6]"},
						"ARPROT": { "actual": "s_axi_arprot[20:18]"},
						"ARQOS": { "actual": "s_axi_arqos[27:24]"},
						"ARREADY": { "actual": "s_axi_arready[6:6]"},
						"ARSIZE": { "actual": "s_axi_arsize[20:18]"},
						"ARVALID": { "actual": "s_axi_arvalid[6:6]"},
						"AWADDR": { "actual": "s_axi_awaddr[223:192]"},
						"AWBURST": { "actual": "s_axi_awburst[13:12]"},
						"AWCACHE": { "actual": "s_axi_awcache[27:24]"},
						"AWID": { "actual": "s_axi_awid[34:30]"},
						"AWLEN": { "actual": "s_axi_awlen[55:48]"},
						"AWLOCK": { "actual": "s_axi_awlock[6:6]"},
						"AWPROT": { "actual": "s_axi_awprot[20:18]"},
						"AWQOS": { "actual": "s_axi_awqos[27:24]"},
						"AWREADY": { "actual": "s_axi_awready[6:6]"},
						"AWSIZE": { "actual": "s_axi_awsize[20:18]"},
						"AWVALID": { "actual": "s_axi_awvalid[6:6]"},
						"BID": { "actual": "s_axi_bid[34:30]"},
						"BREADY": { "actual": "s_axi_bready[6:6]"},
						"BRESP": { "actual": "s_axi_bresp[13:12]"},
						"BVALID": { "actual": "s_axi_bvalid[6:6]"},
						"RDATA": { "actual": "s_axi_rdata[895:768]"},
						"RID": { "actual": "s_axi_rid[34:30]"},
						"RLAST": { "actual": "s_axi_rlast[6:6]"},
						"RREADY": { "actual": "s_axi_rready[6:6]"},
						"RRESP": { "actual": "s_axi_rresp[13:12]"},
						"RVALID": { "actual": "s_axi_rvalid[6:6]"},
						"WDATA": { "actual": "s_axi_wdata[895:768]"},
						"WLAST": { "actual": "s_axi_wlast[6:6]"},
						"WREADY": { "actual": "s_axi_wready[6:6]"},
						"WSTRB": { "actual": "s_axi_wstrb[111:96]"},
						"WVALID": { "actual": "s_axi_wvalid[6:6]"}
					}
				},
				"/axi_interconnect_0/xbar/S07_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[255:224]"},
						"ARBURST": { "actual": "s_axi_arburst[15:14]"},
						"ARCACHE": { "actual": "s_axi_arcache[31:28]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[39:35]"},
						"ARLEN": { "actual": "s_axi_arlen[63:56]"},
						"ARLOCK": { "actual": "s_axi_arlock[7:7]"},
						"ARPROT": { "actual": "s_axi_arprot[23:21]"},
						"ARQOS": { "actual": "s_axi_arqos[31:28]"},
						"ARREADY": { "actual": "s_axi_arready[7:7]"},
						"ARSIZE": { "actual": "s_axi_arsize[23:21]"},
						"ARVALID": { "actual": "s_axi_arvalid[7:7]"},
						"AWADDR": { "actual": "s_axi_awaddr[255:224]"},
						"AWBURST": { "actual": "s_axi_awburst[15:14]"},
						"AWCACHE": { "actual": "s_axi_awcache[31:28]"},
						"AWID": { "actual": "s_axi_awid[39:35]"},
						"AWLEN": { "actual": "s_axi_awlen[63:56]"},
						"AWLOCK": { "actual": "s_axi_awlock[7:7]"},
						"AWPROT": { "actual": "s_axi_awprot[23:21]"},
						"AWQOS": { "actual": "s_axi_awqos[31:28]"},
						"AWREADY": { "actual": "s_axi_awready[7:7]"},
						"AWSIZE": { "actual": "s_axi_awsize[23:21]"},
						"AWVALID": { "actual": "s_axi_awvalid[7:7]"},
						"BID": { "actual": "s_axi_bid[39:35]"},
						"BREADY": { "actual": "s_axi_bready[7:7]"},
						"BRESP": { "actual": "s_axi_bresp[15:14]"},
						"BVALID": { "actual": "s_axi_bvalid[7:7]"},
						"RDATA": { "actual": "s_axi_rdata[1023:896]"},
						"RID": { "actual": "s_axi_rid[39:35]"},
						"RLAST": { "actual": "s_axi_rlast[7:7]"},
						"RREADY": { "actual": "s_axi_rready[7:7]"},
						"RRESP": { "actual": "s_axi_rresp[15:14]"},
						"RVALID": { "actual": "s_axi_rvalid[7:7]"},
						"WDATA": { "actual": "s_axi_wdata[1023:896]"},
						"WLAST": { "actual": "s_axi_wlast[7:7]"},
						"WREADY": { "actual": "s_axi_wready[7:7]"},
						"WSTRB": { "actual": "s_axi_wstrb[127:112]"},
						"WVALID": { "actual": "s_axi_wvalid[7:7]"}
					}
				},
				"/axi_interconnect_0/xbar/S08_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[287:256]"},
						"ARBURST": { "actual": "s_axi_arburst[17:16]"},
						"ARCACHE": { "actual": "s_axi_arcache[35:32]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[44:40]"},
						"ARLEN": { "actual": "s_axi_arlen[71:64]"},
						"ARLOCK": { "actual": "s_axi_arlock[8:8]"},
						"ARPROT": { "actual": "s_axi_arprot[26:24]"},
						"ARQOS": { "actual": "s_axi_arqos[35:32]"},
						"ARREADY": { "actual": "s_axi_arready[8:8]"},
						"ARSIZE": { "actual": "s_axi_arsize[26:24]"},
						"ARVALID": { "actual": "s_axi_arvalid[8:8]"},
						"AWADDR": { "actual": "s_axi_awaddr[287:256]"},
						"AWBURST": { "actual": "s_axi_awburst[17:16]"},
						"AWCACHE": { "actual": "s_axi_awcache[35:32]"},
						"AWID": { "actual": "s_axi_awid[44:40]"},
						"AWLEN": { "actual": "s_axi_awlen[71:64]"},
						"AWLOCK": { "actual": "s_axi_awlock[8:8]"},
						"AWPROT": { "actual": "s_axi_awprot[26:24]"},
						"AWQOS": { "actual": "s_axi_awqos[35:32]"},
						"AWREADY": { "actual": "s_axi_awready[8:8]"},
						"AWSIZE": { "actual": "s_axi_awsize[26:24]"},
						"AWVALID": { "actual": "s_axi_awvalid[8:8]"},
						"BID": { "actual": "s_axi_bid[44:40]"},
						"BREADY": { "actual": "s_axi_bready[8:8]"},
						"BRESP": { "actual": "s_axi_bresp[17:16]"},
						"BVALID": { "actual": "s_axi_bvalid[8:8]"},
						"RDATA": { "actual": "s_axi_rdata[1151:1024]"},
						"RID": { "actual": "s_axi_rid[44:40]"},
						"RLAST": { "actual": "s_axi_rlast[8:8]"},
						"RREADY": { "actual": "s_axi_rready[8:8]"},
						"RRESP": { "actual": "s_axi_rresp[17:16]"},
						"RVALID": { "actual": "s_axi_rvalid[8:8]"},
						"WDATA": { "actual": "s_axi_wdata[1151:1024]"},
						"WLAST": { "actual": "s_axi_wlast[8:8]"},
						"WREADY": { "actual": "s_axi_wready[8:8]"},
						"WSTRB": { "actual": "s_axi_wstrb[143:128]"},
						"WVALID": { "actual": "s_axi_wvalid[8:8]"}
					}
				},
				"/axi_interconnect_1/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M00_ACLK"},
						"ARADDR": { "actual": "M00_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "M00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M00_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARID": { "actual": "M00_AXI_arid[4:0]"},
						"ARLEN": { "actual": "M00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M00_AXI_arlock"},
						"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M00_AXI_arready"},
						"ARSIZE": { "actual": "M00_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M00_AXI_arvalid"},
						"AWADDR": { "actual": "M00_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "M00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M00_AXI_awcache[3:0]"},
						"AWID": { "actual": "M00_AXI_awid[4:0]"},
						"AWLEN": { "actual": "M00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M00_AXI_awlock"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M00_AXI_awready"},
						"AWSIZE": { "actual": "M00_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "M00_AXI_awvalid"},
						"BID": { "actual": "M00_AXI_bid[5:0]"},
						"BREADY": { "actual": "M00_AXI_bready"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RID": { "actual": "M00_AXI_rid[5:0]"},
						"RLAST": { "actual": "M00_AXI_rlast"},
						"RREADY": { "actual": "M00_AXI_rready"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M00_AXI_wlast"},
						"WREADY": { "actual": "M00_AXI_wready"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid"}
					}
				},
				"/axi_interconnect_1/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S00_ACLK"},
						"ARADDR": { "actual": "S00_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "S00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S00_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARID": { "actual": "S00_AXI_arid[3:0]"},
						"ARLEN": { "actual": "S00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S00_AXI_arlock"},
						"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S00_AXI_arready[0:0]"},
						"ARREGION": { "actual": "S00_AXI_arregion[3:0]"},
						"ARSIZE": { "actual": "S00_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"AWADDR": { "actual": "S00_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "S00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S00_AXI_awcache[3:0]"},
						"AWID": { "actual": "S00_AXI_awid[3:0]"},
						"AWLEN": { "actual": "S00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S00_AXI_awlock"},
						"AWPROT": { "actual": "S00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S00_AXI_awready[0:0]"},
						"AWREGION": { "actual": "S00_AXI_awregion[3:0]"},
						"AWSIZE": { "actual": "S00_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S00_AXI_awvalid"},
						"BID": { "actual": "S00_AXI_bid[3:0]"},
						"BREADY": { "actual": "S00_AXI_bready"},
						"BRESP": { "actual": "S00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S00_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "S00_AXI_rdata[31:0]"},
						"RID": { "actual": "S00_AXI_rid[3:0]"},
						"RLAST": { "actual": "S00_AXI_rlast"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S00_AXI_rvalid"},
						"WDATA": { "actual": "S00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S00_AXI_wlast"},
						"WREADY": { "actual": "S00_AXI_wready"},
						"WSTRB": { "actual": "S00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S00_AXI_wvalid"}
					}
				},
				"/axi_interconnect_1/S01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S01_ACLK"},
						"ARADDR": { "actual": "S01_AXI_araddr"},
						"ARBURST": { "actual": "S01_AXI_arburst"},
						"ARCACHE": { "actual": "S01_AXI_arcache"},
						"ARESETN": { "actual": "ARESETN"},
						"ARID": { "actual": "S01_AXI_arid[3:0]"},
						"ARLEN": { "actual": "S01_AXI_arlen"},
						"ARLOCK": { "actual": "S01_AXI_arlock"},
						"ARPROT": { "actual": "S01_AXI_arprot"},
						"ARQOS": { "actual": "S01_AXI_arqos"},
						"ARREADY": { "actual": "S01_AXI_arready"},
						"ARREGION": { "actual": "S01_AXI_arregion"},
						"ARSIZE": { "actual": "S01_AXI_arsize"},
						"ARVALID": { "actual": "S01_AXI_arvalid"},
						"AWADDR": { "actual": "S01_AXI_awaddr"},
						"AWBURST": { "actual": "S01_AXI_awburst"},
						"AWCACHE": { "actual": "S01_AXI_awcache"},
						"AWID": { "actual": "S01_AXI_awid[3:0]"},
						"AWLEN": { "actual": "S01_AXI_awlen"},
						"AWLOCK": { "actual": "S01_AXI_awlock"},
						"AWPROT": { "actual": "S01_AXI_awprot"},
						"AWQOS": { "actual": "S01_AXI_awqos"},
						"AWREADY": { "actual": "S01_AXI_awready"},
						"AWREGION": { "actual": "S01_AXI_awregion"},
						"AWSIZE": { "actual": "S01_AXI_awsize"},
						"AWVALID": { "actual": "S01_AXI_awvalid"},
						"BID": { "actual": "S01_AXI_bid[3:0]"},
						"BREADY": { "actual": "S01_AXI_bready"},
						"BRESP": { "actual": "S01_AXI_bresp"},
						"BVALID": { "actual": "S01_AXI_bvalid"},
						"RDATA": { "actual": "S01_AXI_rdata"},
						"RID": { "actual": "S01_AXI_rid[3:0]"},
						"RLAST": { "actual": "S01_AXI_rlast"},
						"RREADY": { "actual": "S01_AXI_rready"},
						"RRESP": { "actual": "S01_AXI_rresp"},
						"RVALID": { "actual": "S01_AXI_rvalid"},
						"WDATA": { "actual": "S01_AXI_wdata"},
						"WLAST": { "actual": "S01_AXI_wlast"},
						"WREADY": { "actual": "S01_AXI_wready"},
						"WSTRB": { "actual": "S01_AXI_wstrb"},
						"WVALID": { "actual": "S01_AXI_wvalid"}
					}
				},
				"/axi_interconnect_1/m00_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr"},
						"ARBURST": { "actual": "M_AXI_arburst"},
						"ARCACHE": { "actual": "M_AXI_arcache"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARID": { "actual": "M_AXI_arid[4:0]"},
						"ARLEN": { "actual": "M_AXI_arlen"},
						"ARLOCK": { "actual": "M_AXI_arlock"},
						"ARPROT": { "actual": "M_AXI_arprot"},
						"ARQOS": { "actual": "M_AXI_arqos"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr"},
						"AWBURST": { "actual": "M_AXI_awburst"},
						"AWCACHE": { "actual": "M_AXI_awcache"},
						"AWID": { "actual": "M_AXI_awid[4:0]"},
						"AWLEN": { "actual": "M_AXI_awlen"},
						"AWLOCK": { "actual": "M_AXI_awlock"},
						"AWPROT": { "actual": "M_AXI_awprot"},
						"AWQOS": { "actual": "M_AXI_awqos"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BID": { "actual": "M_AXI_bid[5:0]"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata"},
						"RID": { "actual": "M_AXI_rid[5:0]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/axi_interconnect_1/m00_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr"},
						"ARBURST": { "actual": "S_AXI_arburst"},
						"ARCACHE": { "actual": "S_AXI_arcache"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARID": { "actual": "S_AXI_arid[4:0]"},
						"ARLEN": { "actual": "S_AXI_arlen"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot"},
						"ARQOS": { "actual": "S_AXI_arqos"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARREGION": { "actual": "S_AXI_arregion"},
						"ARSIZE": { "actual": "S_AXI_arsize"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr"},
						"AWBURST": { "actual": "S_AXI_awburst"},
						"AWCACHE": { "actual": "S_AXI_awcache"},
						"AWID": { "actual": "S_AXI_awid[4:0]"},
						"AWLEN": { "actual": "S_AXI_awlen"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot"},
						"AWQOS": { "actual": "S_AXI_awqos"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWREGION": { "actual": "S_AXI_awregion"},
						"AWSIZE": { "actual": "S_AXI_awsize"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BID": { "actual": "S_AXI_bid[4:0]"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata"},
						"RID": { "actual": "S_AXI_rid[4:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/axi_interconnect_1/m00_couplers/m00_regslice/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr"},
						"ARBURST": { "actual": "m_axi_arburst"},
						"ARCACHE": { "actual": "m_axi_arcache"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "m_axi_arid"},
						"ARLEN": { "actual": "m_axi_arlen"},
						"ARLOCK": { "actual": "m_axi_arlock"},
						"ARPROT": { "actual": "m_axi_arprot"},
						"ARQOS": { "actual": "m_axi_arqos"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion"},
						"ARSIZE": { "actual": "m_axi_arsize"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"AWADDR": { "actual": "m_axi_awaddr"},
						"AWBURST": { "actual": "m_axi_awburst"},
						"AWCACHE": { "actual": "m_axi_awcache"},
						"AWID": { "actual": "m_axi_awid"},
						"AWLEN": { "actual": "m_axi_awlen"},
						"AWLOCK": { "actual": "m_axi_awlock"},
						"AWPROT": { "actual": "m_axi_awprot"},
						"AWQOS": { "actual": "m_axi_awqos"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion"},
						"AWSIZE": { "actual": "m_axi_awsize"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BID": { "actual": "m_axi_bid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"RDATA": { "actual": "m_axi_rdata"},
						"RID": { "actual": "m_axi_rid"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp"},
						"RVALID": { "actual": "m_axi_rvalid"},
						"WDATA": { "actual": "m_axi_wdata"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/axi_interconnect_1/m00_couplers/m00_regslice/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARBURST": { "actual": "s_axi_arburst"},
						"ARCACHE": { "actual": "s_axi_arcache"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid"},
						"ARLEN": { "actual": "s_axi_arlen"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot"},
						"ARQOS": { "actual": "s_axi_arqos"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion"},
						"ARSIZE": { "actual": "s_axi_arsize"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWBURST": { "actual": "s_axi_awburst"},
						"AWCACHE": { "actual": "s_axi_awcache"},
						"AWID": { "actual": "s_axi_awid"},
						"AWLEN": { "actual": "s_axi_awlen"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot"},
						"AWQOS": { "actual": "s_axi_awqos"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion"},
						"AWSIZE": { "actual": "s_axi_awsize"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BID": { "actual": "s_axi_bid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RID": { "actual": "s_axi_rid"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/axi_interconnect_1/s00_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr"},
						"ARBURST": { "actual": "M_AXI_arburst"},
						"ARCACHE": { "actual": "M_AXI_arcache"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARID": { "actual": "M_AXI_arid[3:0]"},
						"ARLEN": { "actual": "M_AXI_arlen"},
						"ARLOCK": { "actual": "M_AXI_arlock"},
						"ARPROT": { "actual": "M_AXI_arprot"},
						"ARQOS": { "actual": "M_AXI_arqos"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr"},
						"AWBURST": { "actual": "M_AXI_awburst"},
						"AWCACHE": { "actual": "M_AXI_awcache"},
						"AWID": { "actual": "M_AXI_awid[3:0]"},
						"AWLEN": { "actual": "M_AXI_awlen"},
						"AWLOCK": { "actual": "M_AXI_awlock"},
						"AWPROT": { "actual": "M_AXI_awprot"},
						"AWQOS": { "actual": "M_AXI_awqos"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BID": { "actual": "M_AXI_bid[4:0]"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata"},
						"RID": { "actual": "M_AXI_rid[4:0]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/axi_interconnect_1/s00_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr"},
						"ARBURST": { "actual": "S_AXI_arburst"},
						"ARCACHE": { "actual": "S_AXI_arcache"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARID": { "actual": "S_AXI_arid[3:0]"},
						"ARLEN": { "actual": "S_AXI_arlen"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot"},
						"ARQOS": { "actual": "S_AXI_arqos"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARREGION": { "actual": "S_AXI_arregion"},
						"ARSIZE": { "actual": "S_AXI_arsize"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr"},
						"AWBURST": { "actual": "S_AXI_awburst"},
						"AWCACHE": { "actual": "S_AXI_awcache"},
						"AWID": { "actual": "S_AXI_awid[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot"},
						"AWQOS": { "actual": "S_AXI_awqos"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWREGION": { "actual": "S_AXI_awregion"},
						"AWSIZE": { "actual": "S_AXI_awsize"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BID": { "actual": "S_AXI_bid[3:0]"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata"},
						"RID": { "actual": "S_AXI_rid[3:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/axi_interconnect_1/s00_couplers/s00_regslice/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr"},
						"ARBURST": { "actual": "m_axi_arburst"},
						"ARCACHE": { "actual": "m_axi_arcache"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "m_axi_arid"},
						"ARLEN": { "actual": "m_axi_arlen"},
						"ARLOCK": { "actual": "m_axi_arlock"},
						"ARPROT": { "actual": "m_axi_arprot"},
						"ARQOS": { "actual": "m_axi_arqos"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion"},
						"ARSIZE": { "actual": "m_axi_arsize"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"AWADDR": { "actual": "m_axi_awaddr"},
						"AWBURST": { "actual": "m_axi_awburst"},
						"AWCACHE": { "actual": "m_axi_awcache"},
						"AWID": { "actual": "m_axi_awid"},
						"AWLEN": { "actual": "m_axi_awlen"},
						"AWLOCK": { "actual": "m_axi_awlock"},
						"AWPROT": { "actual": "m_axi_awprot"},
						"AWQOS": { "actual": "m_axi_awqos"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion"},
						"AWSIZE": { "actual": "m_axi_awsize"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BID": { "actual": "m_axi_bid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"RDATA": { "actual": "m_axi_rdata"},
						"RID": { "actual": "m_axi_rid"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp"},
						"RVALID": { "actual": "m_axi_rvalid"},
						"WDATA": { "actual": "m_axi_wdata"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/axi_interconnect_1/s00_couplers/s00_regslice/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARBURST": { "actual": "s_axi_arburst"},
						"ARCACHE": { "actual": "s_axi_arcache"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid"},
						"ARLEN": { "actual": "s_axi_arlen"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot"},
						"ARQOS": { "actual": "s_axi_arqos"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion"},
						"ARSIZE": { "actual": "s_axi_arsize"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWBURST": { "actual": "s_axi_awburst"},
						"AWCACHE": { "actual": "s_axi_awcache"},
						"AWID": { "actual": "s_axi_awid"},
						"AWLEN": { "actual": "s_axi_awlen"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot"},
						"AWQOS": { "actual": "s_axi_awqos"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion"},
						"AWSIZE": { "actual": "s_axi_awsize"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BID": { "actual": "s_axi_bid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RID": { "actual": "s_axi_rid"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/axi_interconnect_1/s01_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr"},
						"ARBURST": { "actual": "M_AXI_arburst"},
						"ARCACHE": { "actual": "M_AXI_arcache"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARID": { "actual": "M_AXI_arid[3:0]"},
						"ARLEN": { "actual": "M_AXI_arlen"},
						"ARLOCK": { "actual": "M_AXI_arlock"},
						"ARPROT": { "actual": "M_AXI_arprot"},
						"ARQOS": { "actual": "M_AXI_arqos"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr"},
						"AWBURST": { "actual": "M_AXI_awburst"},
						"AWCACHE": { "actual": "M_AXI_awcache"},
						"AWID": { "actual": "M_AXI_awid[3:0]"},
						"AWLEN": { "actual": "M_AXI_awlen"},
						"AWLOCK": { "actual": "M_AXI_awlock"},
						"AWPROT": { "actual": "M_AXI_awprot"},
						"AWQOS": { "actual": "M_AXI_awqos"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BID": { "actual": "M_AXI_bid[4:0]"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata"},
						"RID": { "actual": "M_AXI_rid[4:0]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/axi_interconnect_1/s01_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr"},
						"ARBURST": { "actual": "S_AXI_arburst"},
						"ARCACHE": { "actual": "S_AXI_arcache"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARID": { "actual": "S_AXI_arid[3:0]"},
						"ARLEN": { "actual": "S_AXI_arlen"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot"},
						"ARQOS": { "actual": "S_AXI_arqos"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARREGION": { "actual": "S_AXI_arregion"},
						"ARSIZE": { "actual": "S_AXI_arsize"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr"},
						"AWBURST": { "actual": "S_AXI_awburst"},
						"AWCACHE": { "actual": "S_AXI_awcache"},
						"AWID": { "actual": "S_AXI_awid[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot"},
						"AWQOS": { "actual": "S_AXI_awqos"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWREGION": { "actual": "S_AXI_awregion"},
						"AWSIZE": { "actual": "S_AXI_awsize"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BID": { "actual": "S_AXI_bid[3:0]"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata"},
						"RID": { "actual": "S_AXI_rid[3:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/axi_interconnect_1/s01_couplers/s01_regslice/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr"},
						"ARBURST": { "actual": "m_axi_arburst"},
						"ARCACHE": { "actual": "m_axi_arcache"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "m_axi_arid"},
						"ARLEN": { "actual": "m_axi_arlen"},
						"ARLOCK": { "actual": "m_axi_arlock"},
						"ARPROT": { "actual": "m_axi_arprot"},
						"ARQOS": { "actual": "m_axi_arqos"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion"},
						"ARSIZE": { "actual": "m_axi_arsize"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"AWADDR": { "actual": "m_axi_awaddr"},
						"AWBURST": { "actual": "m_axi_awburst"},
						"AWCACHE": { "actual": "m_axi_awcache"},
						"AWID": { "actual": "m_axi_awid"},
						"AWLEN": { "actual": "m_axi_awlen"},
						"AWLOCK": { "actual": "m_axi_awlock"},
						"AWPROT": { "actual": "m_axi_awprot"},
						"AWQOS": { "actual": "m_axi_awqos"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion"},
						"AWSIZE": { "actual": "m_axi_awsize"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BID": { "actual": "m_axi_bid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"RDATA": { "actual": "m_axi_rdata"},
						"RID": { "actual": "m_axi_rid"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp"},
						"RVALID": { "actual": "m_axi_rvalid"},
						"WDATA": { "actual": "m_axi_wdata"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/axi_interconnect_1/s01_couplers/s01_regslice/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARBURST": { "actual": "s_axi_arburst"},
						"ARCACHE": { "actual": "s_axi_arcache"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid"},
						"ARLEN": { "actual": "s_axi_arlen"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot"},
						"ARQOS": { "actual": "s_axi_arqos"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion"},
						"ARSIZE": { "actual": "s_axi_arsize"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWBURST": { "actual": "s_axi_awburst"},
						"AWCACHE": { "actual": "s_axi_awcache"},
						"AWID": { "actual": "s_axi_awid"},
						"AWLEN": { "actual": "s_axi_awlen"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot"},
						"AWQOS": { "actual": "s_axi_awqos"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion"},
						"AWSIZE": { "actual": "s_axi_awsize"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BID": { "actual": "s_axi_bid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RID": { "actual": "s_axi_rid"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/axi_interconnect_1/xbar/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[43:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "m_axi_arid[4:0]"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready[0:0]"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid[0:0]"},
						"AWADDR": { "actual": "m_axi_awaddr[43:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWID": { "actual": "m_axi_awid[4:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready[0:0]"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid[0:0]"},
						"BID": { "actual": "m_axi_bid[4:0]"},
						"BREADY": { "actual": "m_axi_bready[0:0]"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid[0:0]"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RID": { "actual": "m_axi_rid[4:0]"},
						"RLAST": { "actual": "m_axi_rlast[0:0]"},
						"RREADY": { "actual": "m_axi_rready[0:0]"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid[0:0]"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast[0:0]"},
						"WREADY": { "actual": "m_axi_wready[0:0]"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid[0:0]"}
					}
				},
				"/axi_interconnect_1/xbar/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[43:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[4:0]"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready[0:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid[0:0]"},
						"AWADDR": { "actual": "s_axi_awaddr[43:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWID": { "actual": "s_axi_awid[4:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready[0:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid[0:0]"},
						"BID": { "actual": "s_axi_bid[4:0]"},
						"BREADY": { "actual": "s_axi_bready[0:0]"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid[0:0]"},
						"RDATA": { "actual": "s_axi_rdata[127:0]"},
						"RID": { "actual": "s_axi_rid[4:0]"},
						"RLAST": { "actual": "s_axi_rlast[0:0]"},
						"RREADY": { "actual": "s_axi_rready[0:0]"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid[0:0]"},
						"WDATA": { "actual": "s_axi_wdata[127:0]"},
						"WLAST": { "actual": "s_axi_wlast[0:0]"},
						"WREADY": { "actual": "s_axi_wready[0:0]"},
						"WSTRB": { "actual": "s_axi_wstrb[15:0]"},
						"WVALID": { "actual": "s_axi_wvalid[0:0]"}
					}
				},
				"/axi_interconnect_1/xbar/S01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[87:44]"},
						"ARBURST": { "actual": "s_axi_arburst[3:2]"},
						"ARCACHE": { "actual": "s_axi_arcache[7:4]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[9:5]"},
						"ARLEN": { "actual": "s_axi_arlen[15:8]"},
						"ARLOCK": { "actual": "s_axi_arlock[1:1]"},
						"ARPROT": { "actual": "s_axi_arprot[5:3]"},
						"ARQOS": { "actual": "s_axi_arqos[7:4]"},
						"ARREADY": { "actual": "s_axi_arready[1:1]"},
						"ARSIZE": { "actual": "s_axi_arsize[5:3]"},
						"ARVALID": { "actual": "s_axi_arvalid[1:1]"},
						"AWADDR": { "actual": "s_axi_awaddr[87:44]"},
						"AWBURST": { "actual": "s_axi_awburst[3:2]"},
						"AWCACHE": { "actual": "s_axi_awcache[7:4]"},
						"AWID": { "actual": "s_axi_awid[9:5]"},
						"AWLEN": { "actual": "s_axi_awlen[15:8]"},
						"AWLOCK": { "actual": "s_axi_awlock[1:1]"},
						"AWPROT": { "actual": "s_axi_awprot[5:3]"},
						"AWQOS": { "actual": "s_axi_awqos[7:4]"},
						"AWREADY": { "actual": "s_axi_awready[1:1]"},
						"AWSIZE": { "actual": "s_axi_awsize[5:3]"},
						"AWVALID": { "actual": "s_axi_awvalid[1:1]"},
						"BID": { "actual": "s_axi_bid[9:5]"},
						"BREADY": { "actual": "s_axi_bready[1:1]"},
						"BRESP": { "actual": "s_axi_bresp[3:2]"},
						"BVALID": { "actual": "s_axi_bvalid[1:1]"},
						"RDATA": { "actual": "s_axi_rdata[255:128]"},
						"RID": { "actual": "s_axi_rid[9:5]"},
						"RLAST": { "actual": "s_axi_rlast[1:1]"},
						"RREADY": { "actual": "s_axi_rready[1:1]"},
						"RRESP": { "actual": "s_axi_rresp[3:2]"},
						"RVALID": { "actual": "s_axi_rvalid[1:1]"},
						"WDATA": { "actual": "s_axi_wdata[255:128]"},
						"WLAST": { "actual": "s_axi_wlast[1:1]"},
						"WREADY": { "actual": "s_axi_wready[1:1]"},
						"WSTRB": { "actual": "s_axi_wstrb[31:16]"},
						"WVALID": { "actual": "s_axi_wvalid[1:1]"}
					}
				},
				"/hdmi_ctrl_iic/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hdmi_output/S_AXI_CPU": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "clk_100M"},
						"ARADDR": { "actual": "S_AXI_CPU_araddr"},
						"ARESETN": { "actual": "aresetn_100M"},
						"ARPROT": { "actual": "S_AXI_CPU_arprot"},
						"ARREADY": { "actual": "S_AXI_CPU_arready"},
						"ARVALID": { "actual": "S_AXI_CPU_arvalid"},
						"AWADDR": { "actual": "S_AXI_CPU_awaddr"},
						"AWPROT": { "actual": "S_AXI_CPU_awprot"},
						"AWREADY": { "actual": "S_AXI_CPU_awready"},
						"AWVALID": { "actual": "S_AXI_CPU_awvalid"},
						"BREADY": { "actual": "S_AXI_CPU_bready"},
						"BRESP": { "actual": "S_AXI_CPU_bresp"},
						"BVALID": { "actual": "S_AXI_CPU_bvalid"},
						"RDATA": { "actual": "S_AXI_CPU_rdata"},
						"RREADY": { "actual": "S_AXI_CPU_rready"},
						"RRESP": { "actual": "S_AXI_CPU_rresp"},
						"RVALID": { "actual": "S_AXI_CPU_rvalid"},
						"WDATA": { "actual": "S_AXI_CPU_wdata"},
						"WREADY": { "actual": "S_AXI_CPU_wready"},
						"WSTRB": { "actual": "S_AXI_CPU_wstrb"},
						"WVALID": { "actual": "S_AXI_CPU_wvalid"}
					}
				},
				"/hdmi_output/m_axi_mm_video1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "clk_300M"},
						"ARADDR": { "actual": "m_axi_mm_video1_araddr"},
						"ARBURST": { "actual": "m_axi_mm_video1_arburst"},
						"ARCACHE": { "actual": "m_axi_mm_video1_arcache"},
						"ARESETN": { "actual": "mixer_aresetn"},
						"ARID": { "actual": "m_axi_mm_video1_arid"},
						"ARLEN": { "actual": "m_axi_mm_video1_arlen"},
						"ARLOCK": { "actual": "m_axi_mm_video1_arlock"},
						"ARPROT": { "actual": "m_axi_mm_video1_arprot"},
						"ARQOS": { "actual": "m_axi_mm_video1_arqos"},
						"ARREADY": { "actual": "m_axi_mm_video1_arready"},
						"ARSIZE": { "actual": "m_axi_mm_video1_arsize"},
						"ARVALID": { "actual": "m_axi_mm_video1_arvalid"},
						"AWADDR": { "actual": "m_axi_mm_video1_awaddr"},
						"AWBURST": { "actual": "m_axi_mm_video1_awburst"},
						"AWCACHE": { "actual": "m_axi_mm_video1_awcache"},
						"AWID": { "actual": "m_axi_mm_video1_awid"},
						"AWLEN": { "actual": "m_axi_mm_video1_awlen"},
						"AWLOCK": { "actual": "m_axi_mm_video1_awlock"},
						"AWPROT": { "actual": "m_axi_mm_video1_awprot"},
						"AWQOS": { "actual": "m_axi_mm_video1_awqos"},
						"AWREADY": { "actual": "m_axi_mm_video1_awready"},
						"AWSIZE": { "actual": "m_axi_mm_video1_awsize"},
						"AWVALID": { "actual": "m_axi_mm_video1_awvalid"},
						"BID": { "actual": "m_axi_mm_video1_bid"},
						"BREADY": { "actual": "m_axi_mm_video1_bready"},
						"BRESP": { "actual": "m_axi_mm_video1_bresp"},
						"BVALID": { "actual": "m_axi_mm_video1_bvalid"},
						"RDATA": { "actual": "m_axi_mm_video1_rdata"},
						"RID": { "actual": "m_axi_mm_video1_rid"},
						"RLAST": { "actual": "m_axi_mm_video1_rlast"},
						"RREADY": { "actual": "m_axi_mm_video1_rready"},
						"RRESP": { "actual": "m_axi_mm_video1_rresp"},
						"RVALID": { "actual": "m_axi_mm_video1_rvalid"},
						"WDATA": { "actual": "m_axi_mm_video1_wdata"},
						"WLAST": { "actual": "m_axi_mm_video1_wlast"},
						"WREADY": { "actual": "m_axi_mm_video1_wready"},
						"WSTRB": { "actual": "m_axi_mm_video1_wstrb"},
						"WVALID": { "actual": "m_axi_mm_video1_wvalid"}
					}
				},
				"/hdmi_output/m_axi_mm_video2": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "clk_300M"},
						"ARADDR": { "actual": "m_axi_mm_video2_araddr"},
						"ARBURST": { "actual": "m_axi_mm_video2_arburst"},
						"ARCACHE": { "actual": "m_axi_mm_video2_arcache"},
						"ARESETN": { "actual": "mixer_aresetn"},
						"ARID": { "actual": "m_axi_mm_video2_arid"},
						"ARLEN": { "actual": "m_axi_mm_video2_arlen"},
						"ARLOCK": { "actual": "m_axi_mm_video2_arlock"},
						"ARPROT": { "actual": "m_axi_mm_video2_arprot"},
						"ARQOS": { "actual": "m_axi_mm_video2_arqos"},
						"ARREADY": { "actual": "m_axi_mm_video2_arready"},
						"ARSIZE": { "actual": "m_axi_mm_video2_arsize"},
						"ARVALID": { "actual": "m_axi_mm_video2_arvalid"},
						"AWADDR": { "actual": "m_axi_mm_video2_awaddr"},
						"AWBURST": { "actual": "m_axi_mm_video2_awburst"},
						"AWCACHE": { "actual": "m_axi_mm_video2_awcache"},
						"AWID": { "actual": "m_axi_mm_video2_awid"},
						"AWLEN": { "actual": "m_axi_mm_video2_awlen"},
						"AWLOCK": { "actual": "m_axi_mm_video2_awlock"},
						"AWPROT": { "actual": "m_axi_mm_video2_awprot"},
						"AWQOS": { "actual": "m_axi_mm_video2_awqos"},
						"AWREADY": { "actual": "m_axi_mm_video2_awready"},
						"AWSIZE": { "actual": "m_axi_mm_video2_awsize"},
						"AWVALID": { "actual": "m_axi_mm_video2_awvalid"},
						"BID": { "actual": "m_axi_mm_video2_bid"},
						"BREADY": { "actual": "m_axi_mm_video2_bready"},
						"BRESP": { "actual": "m_axi_mm_video2_bresp"},
						"BVALID": { "actual": "m_axi_mm_video2_bvalid"},
						"RDATA": { "actual": "m_axi_mm_video2_rdata"},
						"RID": { "actual": "m_axi_mm_video2_rid"},
						"RLAST": { "actual": "m_axi_mm_video2_rlast"},
						"RREADY": { "actual": "m_axi_mm_video2_rready"},
						"RRESP": { "actual": "m_axi_mm_video2_rresp"},
						"RVALID": { "actual": "m_axi_mm_video2_rvalid"},
						"WDATA": { "actual": "m_axi_mm_video2_wdata"},
						"WLAST": { "actual": "m_axi_mm_video2_wlast"},
						"WREADY": { "actual": "m_axi_mm_video2_wready"},
						"WSTRB": { "actual": "m_axi_mm_video2_wstrb"},
						"WVALID": { "actual": "m_axi_mm_video2_wvalid"}
					}
				},
				"/hdmi_output/m_axi_mm_video3": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "clk_300M"},
						"ARADDR": { "actual": "m_axi_mm_video3_araddr"},
						"ARBURST": { "actual": "m_axi_mm_video3_arburst"},
						"ARCACHE": { "actual": "m_axi_mm_video3_arcache"},
						"ARESETN": { "actual": "mixer_aresetn"},
						"ARID": { "actual": "m_axi_mm_video3_arid"},
						"ARLEN": { "actual": "m_axi_mm_video3_arlen"},
						"ARLOCK": { "actual": "m_axi_mm_video3_arlock"},
						"ARPROT": { "actual": "m_axi_mm_video3_arprot"},
						"ARQOS": { "actual": "m_axi_mm_video3_arqos"},
						"ARREADY": { "actual": "m_axi_mm_video3_arready"},
						"ARSIZE": { "actual": "m_axi_mm_video3_arsize"},
						"ARVALID": { "actual": "m_axi_mm_video3_arvalid"},
						"AWADDR": { "actual": "m_axi_mm_video3_awaddr"},
						"AWBURST": { "actual": "m_axi_mm_video3_awburst"},
						"AWCACHE": { "actual": "m_axi_mm_video3_awcache"},
						"AWID": { "actual": "m_axi_mm_video3_awid"},
						"AWLEN": { "actual": "m_axi_mm_video3_awlen"},
						"AWLOCK": { "actual": "m_axi_mm_video3_awlock"},
						"AWPROT": { "actual": "m_axi_mm_video3_awprot"},
						"AWQOS": { "actual": "m_axi_mm_video3_awqos"},
						"AWREADY": { "actual": "m_axi_mm_video3_awready"},
						"AWSIZE": { "actual": "m_axi_mm_video3_awsize"},
						"AWVALID": { "actual": "m_axi_mm_video3_awvalid"},
						"BID": { "actual": "m_axi_mm_video3_bid"},
						"BREADY": { "actual": "m_axi_mm_video3_bready"},
						"BRESP": { "actual": "m_axi_mm_video3_bresp"},
						"BVALID": { "actual": "m_axi_mm_video3_bvalid"},
						"RDATA": { "actual": "m_axi_mm_video3_rdata"},
						"RID": { "actual": "m_axi_mm_video3_rid"},
						"RLAST": { "actual": "m_axi_mm_video3_rlast"},
						"RREADY": { "actual": "m_axi_mm_video3_rready"},
						"RRESP": { "actual": "m_axi_mm_video3_rresp"},
						"RVALID": { "actual": "m_axi_mm_video3_rvalid"},
						"WDATA": { "actual": "m_axi_mm_video3_wdata"},
						"WLAST": { "actual": "m_axi_mm_video3_wlast"},
						"WREADY": { "actual": "m_axi_mm_video3_wready"},
						"WSTRB": { "actual": "m_axi_mm_video3_wstrb"},
						"WVALID": { "actual": "m_axi_mm_video3_wvalid"}
					}
				},
				"/hdmi_output/m_axi_mm_video4": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "clk_300M"},
						"ARADDR": { "actual": "m_axi_mm_video4_araddr"},
						"ARBURST": { "actual": "m_axi_mm_video4_arburst"},
						"ARCACHE": { "actual": "m_axi_mm_video4_arcache"},
						"ARESETN": { "actual": "mixer_aresetn"},
						"ARID": { "actual": "m_axi_mm_video4_arid"},
						"ARLEN": { "actual": "m_axi_mm_video4_arlen"},
						"ARLOCK": { "actual": "m_axi_mm_video4_arlock"},
						"ARPROT": { "actual": "m_axi_mm_video4_arprot"},
						"ARQOS": { "actual": "m_axi_mm_video4_arqos"},
						"ARREADY": { "actual": "m_axi_mm_video4_arready"},
						"ARSIZE": { "actual": "m_axi_mm_video4_arsize"},
						"ARVALID": { "actual": "m_axi_mm_video4_arvalid"},
						"AWADDR": { "actual": "m_axi_mm_video4_awaddr"},
						"AWBURST": { "actual": "m_axi_mm_video4_awburst"},
						"AWCACHE": { "actual": "m_axi_mm_video4_awcache"},
						"AWID": { "actual": "m_axi_mm_video4_awid"},
						"AWLEN": { "actual": "m_axi_mm_video4_awlen"},
						"AWLOCK": { "actual": "m_axi_mm_video4_awlock"},
						"AWPROT": { "actual": "m_axi_mm_video4_awprot"},
						"AWQOS": { "actual": "m_axi_mm_video4_awqos"},
						"AWREADY": { "actual": "m_axi_mm_video4_awready"},
						"AWSIZE": { "actual": "m_axi_mm_video4_awsize"},
						"AWVALID": { "actual": "m_axi_mm_video4_awvalid"},
						"BID": { "actual": "m_axi_mm_video4_bid"},
						"BREADY": { "actual": "m_axi_mm_video4_bready"},
						"BRESP": { "actual": "m_axi_mm_video4_bresp"},
						"BVALID": { "actual": "m_axi_mm_video4_bvalid"},
						"RDATA": { "actual": "m_axi_mm_video4_rdata"},
						"RID": { "actual": "m_axi_mm_video4_rid"},
						"RLAST": { "actual": "m_axi_mm_video4_rlast"},
						"RREADY": { "actual": "m_axi_mm_video4_rready"},
						"RRESP": { "actual": "m_axi_mm_video4_rresp"},
						"RVALID": { "actual": "m_axi_mm_video4_rvalid"},
						"WDATA": { "actual": "m_axi_mm_video4_wdata"},
						"WLAST": { "actual": "m_axi_mm_video4_wlast"},
						"WREADY": { "actual": "m_axi_mm_video4_wready"},
						"WSTRB": { "actual": "m_axi_mm_video4_wstrb"},
						"WVALID": { "actual": "m_axi_mm_video4_wvalid"}
					}
				},
				"/hdmi_output/m_axi_mm_video5": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "clk_300M"},
						"ARADDR": { "actual": "m_axi_mm_video5_araddr"},
						"ARBURST": { "actual": "m_axi_mm_video5_arburst"},
						"ARCACHE": { "actual": "m_axi_mm_video5_arcache"},
						"ARESETN": { "actual": "mixer_aresetn"},
						"ARID": { "actual": "m_axi_mm_video5_arid"},
						"ARLEN": { "actual": "m_axi_mm_video5_arlen"},
						"ARLOCK": { "actual": "m_axi_mm_video5_arlock"},
						"ARPROT": { "actual": "m_axi_mm_video5_arprot"},
						"ARQOS": { "actual": "m_axi_mm_video5_arqos"},
						"ARREADY": { "actual": "m_axi_mm_video5_arready"},
						"ARSIZE": { "actual": "m_axi_mm_video5_arsize"},
						"ARVALID": { "actual": "m_axi_mm_video5_arvalid"},
						"AWADDR": { "actual": "m_axi_mm_video5_awaddr"},
						"AWBURST": { "actual": "m_axi_mm_video5_awburst"},
						"AWCACHE": { "actual": "m_axi_mm_video5_awcache"},
						"AWID": { "actual": "m_axi_mm_video5_awid"},
						"AWLEN": { "actual": "m_axi_mm_video5_awlen"},
						"AWLOCK": { "actual": "m_axi_mm_video5_awlock"},
						"AWPROT": { "actual": "m_axi_mm_video5_awprot"},
						"AWQOS": { "actual": "m_axi_mm_video5_awqos"},
						"AWREADY": { "actual": "m_axi_mm_video5_awready"},
						"AWSIZE": { "actual": "m_axi_mm_video5_awsize"},
						"AWVALID": { "actual": "m_axi_mm_video5_awvalid"},
						"BID": { "actual": "m_axi_mm_video5_bid"},
						"BREADY": { "actual": "m_axi_mm_video5_bready"},
						"BRESP": { "actual": "m_axi_mm_video5_bresp"},
						"BVALID": { "actual": "m_axi_mm_video5_bvalid"},
						"RDATA": { "actual": "m_axi_mm_video5_rdata"},
						"RID": { "actual": "m_axi_mm_video5_rid"},
						"RLAST": { "actual": "m_axi_mm_video5_rlast"},
						"RREADY": { "actual": "m_axi_mm_video5_rready"},
						"RRESP": { "actual": "m_axi_mm_video5_rresp"},
						"RVALID": { "actual": "m_axi_mm_video5_rvalid"},
						"WDATA": { "actual": "m_axi_mm_video5_wdata"},
						"WLAST": { "actual": "m_axi_mm_video5_wlast"},
						"WREADY": { "actual": "m_axi_mm_video5_wready"},
						"WSTRB": { "actual": "m_axi_mm_video5_wstrb"},
						"WVALID": { "actual": "m_axi_mm_video5_wvalid"}
					}
				},
				"/hdmi_output/m_axi_mm_video6": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "clk_300M"},
						"ARADDR": { "actual": "m_axi_mm_video6_araddr"},
						"ARBURST": { "actual": "m_axi_mm_video6_arburst"},
						"ARCACHE": { "actual": "m_axi_mm_video6_arcache"},
						"ARESETN": { "actual": "mixer_aresetn"},
						"ARID": { "actual": "m_axi_mm_video6_arid"},
						"ARLEN": { "actual": "m_axi_mm_video6_arlen"},
						"ARLOCK": { "actual": "m_axi_mm_video6_arlock"},
						"ARPROT": { "actual": "m_axi_mm_video6_arprot"},
						"ARQOS": { "actual": "m_axi_mm_video6_arqos"},
						"ARREADY": { "actual": "m_axi_mm_video6_arready"},
						"ARSIZE": { "actual": "m_axi_mm_video6_arsize"},
						"ARVALID": { "actual": "m_axi_mm_video6_arvalid"},
						"AWADDR": { "actual": "m_axi_mm_video6_awaddr"},
						"AWBURST": { "actual": "m_axi_mm_video6_awburst"},
						"AWCACHE": { "actual": "m_axi_mm_video6_awcache"},
						"AWID": { "actual": "m_axi_mm_video6_awid"},
						"AWLEN": { "actual": "m_axi_mm_video6_awlen"},
						"AWLOCK": { "actual": "m_axi_mm_video6_awlock"},
						"AWPROT": { "actual": "m_axi_mm_video6_awprot"},
						"AWQOS": { "actual": "m_axi_mm_video6_awqos"},
						"AWREADY": { "actual": "m_axi_mm_video6_awready"},
						"AWSIZE": { "actual": "m_axi_mm_video6_awsize"},
						"AWVALID": { "actual": "m_axi_mm_video6_awvalid"},
						"BID": { "actual": "m_axi_mm_video6_bid"},
						"BREADY": { "actual": "m_axi_mm_video6_bready"},
						"BRESP": { "actual": "m_axi_mm_video6_bresp"},
						"BVALID": { "actual": "m_axi_mm_video6_bvalid"},
						"RDATA": { "actual": "m_axi_mm_video6_rdata"},
						"RID": { "actual": "m_axi_mm_video6_rid"},
						"RLAST": { "actual": "m_axi_mm_video6_rlast"},
						"RREADY": { "actual": "m_axi_mm_video6_rready"},
						"RRESP": { "actual": "m_axi_mm_video6_rresp"},
						"RVALID": { "actual": "m_axi_mm_video6_rvalid"},
						"WDATA": { "actual": "m_axi_mm_video6_wdata"},
						"WLAST": { "actual": "m_axi_mm_video6_wlast"},
						"WREADY": { "actual": "m_axi_mm_video6_wready"},
						"WSTRB": { "actual": "m_axi_mm_video6_wstrb"},
						"WVALID": { "actual": "m_axi_mm_video6_wvalid"}
					}
				},
				"/hdmi_output/m_axi_mm_video7": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "clk_300M"},
						"ARADDR": { "actual": "m_axi_mm_video7_araddr"},
						"ARBURST": { "actual": "m_axi_mm_video7_arburst"},
						"ARCACHE": { "actual": "m_axi_mm_video7_arcache"},
						"ARESETN": { "actual": "mixer_aresetn"},
						"ARID": { "actual": "m_axi_mm_video7_arid"},
						"ARLEN": { "actual": "m_axi_mm_video7_arlen"},
						"ARLOCK": { "actual": "m_axi_mm_video7_arlock"},
						"ARPROT": { "actual": "m_axi_mm_video7_arprot"},
						"ARQOS": { "actual": "m_axi_mm_video7_arqos"},
						"ARREADY": { "actual": "m_axi_mm_video7_arready"},
						"ARSIZE": { "actual": "m_axi_mm_video7_arsize"},
						"ARVALID": { "actual": "m_axi_mm_video7_arvalid"},
						"AWADDR": { "actual": "m_axi_mm_video7_awaddr"},
						"AWBURST": { "actual": "m_axi_mm_video7_awburst"},
						"AWCACHE": { "actual": "m_axi_mm_video7_awcache"},
						"AWID": { "actual": "m_axi_mm_video7_awid"},
						"AWLEN": { "actual": "m_axi_mm_video7_awlen"},
						"AWLOCK": { "actual": "m_axi_mm_video7_awlock"},
						"AWPROT": { "actual": "m_axi_mm_video7_awprot"},
						"AWQOS": { "actual": "m_axi_mm_video7_awqos"},
						"AWREADY": { "actual": "m_axi_mm_video7_awready"},
						"AWSIZE": { "actual": "m_axi_mm_video7_awsize"},
						"AWVALID": { "actual": "m_axi_mm_video7_awvalid"},
						"BID": { "actual": "m_axi_mm_video7_bid"},
						"BREADY": { "actual": "m_axi_mm_video7_bready"},
						"BRESP": { "actual": "m_axi_mm_video7_bresp"},
						"BVALID": { "actual": "m_axi_mm_video7_bvalid"},
						"RDATA": { "actual": "m_axi_mm_video7_rdata"},
						"RID": { "actual": "m_axi_mm_video7_rid"},
						"RLAST": { "actual": "m_axi_mm_video7_rlast"},
						"RREADY": { "actual": "m_axi_mm_video7_rready"},
						"RRESP": { "actual": "m_axi_mm_video7_rresp"},
						"RVALID": { "actual": "m_axi_mm_video7_rvalid"},
						"WDATA": { "actual": "m_axi_mm_video7_wdata"},
						"WLAST": { "actual": "m_axi_mm_video7_wlast"},
						"WREADY": { "actual": "m_axi_mm_video7_wready"},
						"WSTRB": { "actual": "m_axi_mm_video7_wstrb"},
						"WVALID": { "actual": "m_axi_mm_video7_wvalid"}
					}
				},
				"/hdmi_output/m_axi_mm_video8": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "clk_300M"},
						"ARADDR": { "actual": "m_axi_mm_video8_araddr"},
						"ARBURST": { "actual": "m_axi_mm_video8_arburst"},
						"ARCACHE": { "actual": "m_axi_mm_video8_arcache"},
						"ARESETN": { "actual": "mixer_aresetn"},
						"ARID": { "actual": "m_axi_mm_video8_arid"},
						"ARLEN": { "actual": "m_axi_mm_video8_arlen"},
						"ARLOCK": { "actual": "m_axi_mm_video8_arlock"},
						"ARPROT": { "actual": "m_axi_mm_video8_arprot"},
						"ARQOS": { "actual": "m_axi_mm_video8_arqos"},
						"ARREADY": { "actual": "m_axi_mm_video8_arready"},
						"ARSIZE": { "actual": "m_axi_mm_video8_arsize"},
						"ARVALID": { "actual": "m_axi_mm_video8_arvalid"},
						"AWADDR": { "actual": "m_axi_mm_video8_awaddr"},
						"AWBURST": { "actual": "m_axi_mm_video8_awburst"},
						"AWCACHE": { "actual": "m_axi_mm_video8_awcache"},
						"AWID": { "actual": "m_axi_mm_video8_awid"},
						"AWLEN": { "actual": "m_axi_mm_video8_awlen"},
						"AWLOCK": { "actual": "m_axi_mm_video8_awlock"},
						"AWPROT": { "actual": "m_axi_mm_video8_awprot"},
						"AWQOS": { "actual": "m_axi_mm_video8_awqos"},
						"AWREADY": { "actual": "m_axi_mm_video8_awready"},
						"AWSIZE": { "actual": "m_axi_mm_video8_awsize"},
						"AWVALID": { "actual": "m_axi_mm_video8_awvalid"},
						"BID": { "actual": "m_axi_mm_video8_bid"},
						"BREADY": { "actual": "m_axi_mm_video8_bready"},
						"BRESP": { "actual": "m_axi_mm_video8_bresp"},
						"BVALID": { "actual": "m_axi_mm_video8_bvalid"},
						"RDATA": { "actual": "m_axi_mm_video8_rdata"},
						"RID": { "actual": "m_axi_mm_video8_rid"},
						"RLAST": { "actual": "m_axi_mm_video8_rlast"},
						"RREADY": { "actual": "m_axi_mm_video8_rready"},
						"RRESP": { "actual": "m_axi_mm_video8_rresp"},
						"RVALID": { "actual": "m_axi_mm_video8_rvalid"},
						"WDATA": { "actual": "m_axi_mm_video8_wdata"},
						"WLAST": { "actual": "m_axi_mm_video8_wlast"},
						"WREADY": { "actual": "m_axi_mm_video8_wready"},
						"WSTRB": { "actual": "m_axi_mm_video8_wstrb"},
						"WVALID": { "actual": "m_axi_mm_video8_wvalid"}
					}
				},
				"/hdmi_output/m_axi_mm_video9": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "clk_300M"},
						"ARADDR": { "actual": "m_axi_mm_video9_araddr"},
						"ARBURST": { "actual": "m_axi_mm_video9_arburst"},
						"ARCACHE": { "actual": "m_axi_mm_video9_arcache"},
						"ARESETN": { "actual": "mixer_aresetn"},
						"ARID": { "actual": "m_axi_mm_video9_arid"},
						"ARLEN": { "actual": "m_axi_mm_video9_arlen"},
						"ARLOCK": { "actual": "m_axi_mm_video9_arlock"},
						"ARPROT": { "actual": "m_axi_mm_video9_arprot"},
						"ARQOS": { "actual": "m_axi_mm_video9_arqos"},
						"ARREADY": { "actual": "m_axi_mm_video9_arready"},
						"ARSIZE": { "actual": "m_axi_mm_video9_arsize"},
						"ARVALID": { "actual": "m_axi_mm_video9_arvalid"},
						"AWADDR": { "actual": "m_axi_mm_video9_awaddr"},
						"AWBURST": { "actual": "m_axi_mm_video9_awburst"},
						"AWCACHE": { "actual": "m_axi_mm_video9_awcache"},
						"AWID": { "actual": "m_axi_mm_video9_awid"},
						"AWLEN": { "actual": "m_axi_mm_video9_awlen"},
						"AWLOCK": { "actual": "m_axi_mm_video9_awlock"},
						"AWPROT": { "actual": "m_axi_mm_video9_awprot"},
						"AWQOS": { "actual": "m_axi_mm_video9_awqos"},
						"AWREADY": { "actual": "m_axi_mm_video9_awready"},
						"AWSIZE": { "actual": "m_axi_mm_video9_awsize"},
						"AWVALID": { "actual": "m_axi_mm_video9_awvalid"},
						"BID": { "actual": "m_axi_mm_video9_bid"},
						"BREADY": { "actual": "m_axi_mm_video9_bready"},
						"BRESP": { "actual": "m_axi_mm_video9_bresp"},
						"BVALID": { "actual": "m_axi_mm_video9_bvalid"},
						"RDATA": { "actual": "m_axi_mm_video9_rdata"},
						"RID": { "actual": "m_axi_mm_video9_rid"},
						"RLAST": { "actual": "m_axi_mm_video9_rlast"},
						"RREADY": { "actual": "m_axi_mm_video9_rready"},
						"RRESP": { "actual": "m_axi_mm_video9_rresp"},
						"RVALID": { "actual": "m_axi_mm_video9_rvalid"},
						"WDATA": { "actual": "m_axi_mm_video9_wdata"},
						"WLAST": { "actual": "m_axi_mm_video9_wlast"},
						"WREADY": { "actual": "m_axi_mm_video9_wready"},
						"WSTRB": { "actual": "m_axi_mm_video9_wstrb"},
						"WVALID": { "actual": "m_axi_mm_video9_wvalid"}
					}
				},
				"/hdmi_output/s_axi_ctrl_mixer": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "clk_300M"},
						"ARADDR": { "actual": "s_axi_ctrl_mixer_araddr"},
						"ARESETN": { "actual": "mixer_aresetn"},
						"ARREADY": { "actual": "s_axi_ctrl_mixer_arready"},
						"ARVALID": { "actual": "s_axi_ctrl_mixer_arvalid"},
						"AWADDR": { "actual": "s_axi_ctrl_mixer_awaddr"},
						"AWREADY": { "actual": "s_axi_ctrl_mixer_awready"},
						"AWVALID": { "actual": "s_axi_ctrl_mixer_awvalid"},
						"BREADY": { "actual": "s_axi_ctrl_mixer_bready"},
						"BRESP": { "actual": "s_axi_ctrl_mixer_bresp"},
						"BVALID": { "actual": "s_axi_ctrl_mixer_bvalid"},
						"RDATA": { "actual": "s_axi_ctrl_mixer_rdata"},
						"RREADY": { "actual": "s_axi_ctrl_mixer_rready"},
						"RRESP": { "actual": "s_axi_ctrl_mixer_rresp"},
						"RVALID": { "actual": "s_axi_ctrl_mixer_rvalid"},
						"WDATA": { "actual": "s_axi_ctrl_mixer_wdata"},
						"WREADY": { "actual": "s_axi_ctrl_mixer_wready"},
						"WSTRB": { "actual": "s_axi_ctrl_mixer_wstrb"},
						"WVALID": { "actual": "s_axi_ctrl_mixer_wvalid"}
					}
				},
				"/hdmi_output/v_hdmi_tx_ss_0/LINK_DATA0_OUT": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "link_clk"},
						"TDATA": { "actual": "LINK_DATA0_OUT_tdata"},
						"TVALID": { "actual": "LINK_DATA0_OUT_tvalid"}
					}
				},
				"/hdmi_output/v_hdmi_tx_ss_0/LINK_DATA1_OUT": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "link_clk"},
						"TDATA": { "actual": "LINK_DATA1_OUT_tdata"},
						"TVALID": { "actual": "LINK_DATA1_OUT_tvalid"}
					}
				},
				"/hdmi_output/v_hdmi_tx_ss_0/LINK_DATA2_OUT": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "link_clk"},
						"TDATA": { "actual": "LINK_DATA2_OUT_tdata"},
						"TVALID": { "actual": "LINK_DATA2_OUT_tvalid"}
					}
				},
				"/hdmi_output/v_hdmi_tx_ss_0/S_AXI_CPU_IN": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_cpu_aclk"},
						"ARADDR": { "actual": "S_AXI_CPU_IN_araddr"},
						"ARESETN": { "actual": "s_axi_cpu_aresetn"},
						"ARPROT": { "actual": "S_AXI_CPU_IN_arprot"},
						"ARREADY": { "actual": "S_AXI_CPU_IN_arready"},
						"ARVALID": { "actual": "S_AXI_CPU_IN_arvalid"},
						"AWADDR": { "actual": "S_AXI_CPU_IN_awaddr"},
						"AWPROT": { "actual": "S_AXI_CPU_IN_awprot"},
						"AWREADY": { "actual": "S_AXI_CPU_IN_awready"},
						"AWVALID": { "actual": "S_AXI_CPU_IN_awvalid"},
						"BREADY": { "actual": "S_AXI_CPU_IN_bready"},
						"BRESP": { "actual": "S_AXI_CPU_IN_bresp"},
						"BVALID": { "actual": "S_AXI_CPU_IN_bvalid"},
						"RDATA": { "actual": "S_AXI_CPU_IN_rdata"},
						"RREADY": { "actual": "S_AXI_CPU_IN_rready"},
						"RRESP": { "actual": "S_AXI_CPU_IN_rresp"},
						"RVALID": { "actual": "S_AXI_CPU_IN_rvalid"},
						"WDATA": { "actual": "S_AXI_CPU_IN_wdata"},
						"WREADY": { "actual": "S_AXI_CPU_IN_wready"},
						"WSTRB": { "actual": "S_AXI_CPU_IN_wstrb"},
						"WVALID": { "actual": "S_AXI_CPU_IN_wvalid"}
					}
				},
				"/hdmi_output/v_hdmi_tx_ss_0/VIDEO_IN": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s_axis_video_aclk"},
						"ARESETN": { "actual": "s_axis_video_aresetn"},
						"TDATA": { "actual": "VIDEO_IN_tdata"},
						"TLAST": { "actual": "VIDEO_IN_tlast"},
						"TREADY": { "actual": "VIDEO_IN_tready"},
						"TUSER": { "actual": "VIDEO_IN_tuser"},
						"TVALID": { "actual": "VIDEO_IN_tvalid"}
					}
				},
				"/hdmi_output/v_mix_0/m_axi_mm_video1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "m_axi_mm_video1_ARADDR"},
						"ARBURST": { "actual": "m_axi_mm_video1_ARBURST"},
						"ARCACHE": { "actual": "m_axi_mm_video1_ARCACHE"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARID": { "actual": "m_axi_mm_video1_ARID"},
						"ARLEN": { "actual": "m_axi_mm_video1_ARLEN"},
						"ARLOCK": { "actual": "m_axi_mm_video1_ARLOCK"},
						"ARPROT": { "actual": "m_axi_mm_video1_ARPROT"},
						"ARQOS": { "actual": "m_axi_mm_video1_ARQOS"},
						"ARREADY": { "actual": "m_axi_mm_video1_ARREADY"},
						"ARREGION": { "actual": "m_axi_mm_video1_ARREGION"},
						"ARSIZE": { "actual": "m_axi_mm_video1_ARSIZE"},
						"ARVALID": { "actual": "m_axi_mm_video1_ARVALID"},
						"AWADDR": { "actual": "m_axi_mm_video1_AWADDR"},
						"AWBURST": { "actual": "m_axi_mm_video1_AWBURST"},
						"AWCACHE": { "actual": "m_axi_mm_video1_AWCACHE"},
						"AWID": { "actual": "m_axi_mm_video1_AWID"},
						"AWLEN": { "actual": "m_axi_mm_video1_AWLEN"},
						"AWLOCK": { "actual": "m_axi_mm_video1_AWLOCK"},
						"AWPROT": { "actual": "m_axi_mm_video1_AWPROT"},
						"AWQOS": { "actual": "m_axi_mm_video1_AWQOS"},
						"AWREADY": { "actual": "m_axi_mm_video1_AWREADY"},
						"AWREGION": { "actual": "m_axi_mm_video1_AWREGION"},
						"AWSIZE": { "actual": "m_axi_mm_video1_AWSIZE"},
						"AWVALID": { "actual": "m_axi_mm_video1_AWVALID"},
						"BID": { "actual": "m_axi_mm_video1_BID"},
						"BREADY": { "actual": "m_axi_mm_video1_BREADY"},
						"BRESP": { "actual": "m_axi_mm_video1_BRESP"},
						"BVALID": { "actual": "m_axi_mm_video1_BVALID"},
						"RDATA": { "actual": "m_axi_mm_video1_RDATA"},
						"RID": { "actual": "m_axi_mm_video1_RID"},
						"RLAST": { "actual": "m_axi_mm_video1_RLAST"},
						"RREADY": { "actual": "m_axi_mm_video1_RREADY"},
						"RRESP": { "actual": "m_axi_mm_video1_RRESP"},
						"RVALID": { "actual": "m_axi_mm_video1_RVALID"},
						"WDATA": { "actual": "m_axi_mm_video1_WDATA"},
						"WID": { "actual": "m_axi_mm_video1_WID"},
						"WLAST": { "actual": "m_axi_mm_video1_WLAST"},
						"WREADY": { "actual": "m_axi_mm_video1_WREADY"},
						"WSTRB": { "actual": "m_axi_mm_video1_WSTRB"},
						"WVALID": { "actual": "m_axi_mm_video1_WVALID"}
					}
				},
				"/hdmi_output/v_mix_0/m_axi_mm_video2": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "m_axi_mm_video2_ARADDR"},
						"ARBURST": { "actual": "m_axi_mm_video2_ARBURST"},
						"ARCACHE": { "actual": "m_axi_mm_video2_ARCACHE"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARID": { "actual": "m_axi_mm_video2_ARID"},
						"ARLEN": { "actual": "m_axi_mm_video2_ARLEN"},
						"ARLOCK": { "actual": "m_axi_mm_video2_ARLOCK"},
						"ARPROT": { "actual": "m_axi_mm_video2_ARPROT"},
						"ARQOS": { "actual": "m_axi_mm_video2_ARQOS"},
						"ARREADY": { "actual": "m_axi_mm_video2_ARREADY"},
						"ARREGION": { "actual": "m_axi_mm_video2_ARREGION"},
						"ARSIZE": { "actual": "m_axi_mm_video2_ARSIZE"},
						"ARVALID": { "actual": "m_axi_mm_video2_ARVALID"},
						"AWADDR": { "actual": "m_axi_mm_video2_AWADDR"},
						"AWBURST": { "actual": "m_axi_mm_video2_AWBURST"},
						"AWCACHE": { "actual": "m_axi_mm_video2_AWCACHE"},
						"AWID": { "actual": "m_axi_mm_video2_AWID"},
						"AWLEN": { "actual": "m_axi_mm_video2_AWLEN"},
						"AWLOCK": { "actual": "m_axi_mm_video2_AWLOCK"},
						"AWPROT": { "actual": "m_axi_mm_video2_AWPROT"},
						"AWQOS": { "actual": "m_axi_mm_video2_AWQOS"},
						"AWREADY": { "actual": "m_axi_mm_video2_AWREADY"},
						"AWREGION": { "actual": "m_axi_mm_video2_AWREGION"},
						"AWSIZE": { "actual": "m_axi_mm_video2_AWSIZE"},
						"AWVALID": { "actual": "m_axi_mm_video2_AWVALID"},
						"BID": { "actual": "m_axi_mm_video2_BID"},
						"BREADY": { "actual": "m_axi_mm_video2_BREADY"},
						"BRESP": { "actual": "m_axi_mm_video2_BRESP"},
						"BVALID": { "actual": "m_axi_mm_video2_BVALID"},
						"RDATA": { "actual": "m_axi_mm_video2_RDATA"},
						"RID": { "actual": "m_axi_mm_video2_RID"},
						"RLAST": { "actual": "m_axi_mm_video2_RLAST"},
						"RREADY": { "actual": "m_axi_mm_video2_RREADY"},
						"RRESP": { "actual": "m_axi_mm_video2_RRESP"},
						"RVALID": { "actual": "m_axi_mm_video2_RVALID"},
						"WDATA": { "actual": "m_axi_mm_video2_WDATA"},
						"WID": { "actual": "m_axi_mm_video2_WID"},
						"WLAST": { "actual": "m_axi_mm_video2_WLAST"},
						"WREADY": { "actual": "m_axi_mm_video2_WREADY"},
						"WSTRB": { "actual": "m_axi_mm_video2_WSTRB"},
						"WVALID": { "actual": "m_axi_mm_video2_WVALID"}
					}
				},
				"/hdmi_output/v_mix_0/m_axi_mm_video3": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "m_axi_mm_video3_ARADDR"},
						"ARBURST": { "actual": "m_axi_mm_video3_ARBURST"},
						"ARCACHE": { "actual": "m_axi_mm_video3_ARCACHE"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARID": { "actual": "m_axi_mm_video3_ARID"},
						"ARLEN": { "actual": "m_axi_mm_video3_ARLEN"},
						"ARLOCK": { "actual": "m_axi_mm_video3_ARLOCK"},
						"ARPROT": { "actual": "m_axi_mm_video3_ARPROT"},
						"ARQOS": { "actual": "m_axi_mm_video3_ARQOS"},
						"ARREADY": { "actual": "m_axi_mm_video3_ARREADY"},
						"ARREGION": { "actual": "m_axi_mm_video3_ARREGION"},
						"ARSIZE": { "actual": "m_axi_mm_video3_ARSIZE"},
						"ARVALID": { "actual": "m_axi_mm_video3_ARVALID"},
						"AWADDR": { "actual": "m_axi_mm_video3_AWADDR"},
						"AWBURST": { "actual": "m_axi_mm_video3_AWBURST"},
						"AWCACHE": { "actual": "m_axi_mm_video3_AWCACHE"},
						"AWID": { "actual": "m_axi_mm_video3_AWID"},
						"AWLEN": { "actual": "m_axi_mm_video3_AWLEN"},
						"AWLOCK": { "actual": "m_axi_mm_video3_AWLOCK"},
						"AWPROT": { "actual": "m_axi_mm_video3_AWPROT"},
						"AWQOS": { "actual": "m_axi_mm_video3_AWQOS"},
						"AWREADY": { "actual": "m_axi_mm_video3_AWREADY"},
						"AWREGION": { "actual": "m_axi_mm_video3_AWREGION"},
						"AWSIZE": { "actual": "m_axi_mm_video3_AWSIZE"},
						"AWVALID": { "actual": "m_axi_mm_video3_AWVALID"},
						"BID": { "actual": "m_axi_mm_video3_BID"},
						"BREADY": { "actual": "m_axi_mm_video3_BREADY"},
						"BRESP": { "actual": "m_axi_mm_video3_BRESP"},
						"BVALID": { "actual": "m_axi_mm_video3_BVALID"},
						"RDATA": { "actual": "m_axi_mm_video3_RDATA"},
						"RID": { "actual": "m_axi_mm_video3_RID"},
						"RLAST": { "actual": "m_axi_mm_video3_RLAST"},
						"RREADY": { "actual": "m_axi_mm_video3_RREADY"},
						"RRESP": { "actual": "m_axi_mm_video3_RRESP"},
						"RVALID": { "actual": "m_axi_mm_video3_RVALID"},
						"WDATA": { "actual": "m_axi_mm_video3_WDATA"},
						"WID": { "actual": "m_axi_mm_video3_WID"},
						"WLAST": { "actual": "m_axi_mm_video3_WLAST"},
						"WREADY": { "actual": "m_axi_mm_video3_WREADY"},
						"WSTRB": { "actual": "m_axi_mm_video3_WSTRB"},
						"WVALID": { "actual": "m_axi_mm_video3_WVALID"}
					}
				},
				"/hdmi_output/v_mix_0/m_axi_mm_video4": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "m_axi_mm_video4_ARADDR"},
						"ARBURST": { "actual": "m_axi_mm_video4_ARBURST"},
						"ARCACHE": { "actual": "m_axi_mm_video4_ARCACHE"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARID": { "actual": "m_axi_mm_video4_ARID"},
						"ARLEN": { "actual": "m_axi_mm_video4_ARLEN"},
						"ARLOCK": { "actual": "m_axi_mm_video4_ARLOCK"},
						"ARPROT": { "actual": "m_axi_mm_video4_ARPROT"},
						"ARQOS": { "actual": "m_axi_mm_video4_ARQOS"},
						"ARREADY": { "actual": "m_axi_mm_video4_ARREADY"},
						"ARREGION": { "actual": "m_axi_mm_video4_ARREGION"},
						"ARSIZE": { "actual": "m_axi_mm_video4_ARSIZE"},
						"ARVALID": { "actual": "m_axi_mm_video4_ARVALID"},
						"AWADDR": { "actual": "m_axi_mm_video4_AWADDR"},
						"AWBURST": { "actual": "m_axi_mm_video4_AWBURST"},
						"AWCACHE": { "actual": "m_axi_mm_video4_AWCACHE"},
						"AWID": { "actual": "m_axi_mm_video4_AWID"},
						"AWLEN": { "actual": "m_axi_mm_video4_AWLEN"},
						"AWLOCK": { "actual": "m_axi_mm_video4_AWLOCK"},
						"AWPROT": { "actual": "m_axi_mm_video4_AWPROT"},
						"AWQOS": { "actual": "m_axi_mm_video4_AWQOS"},
						"AWREADY": { "actual": "m_axi_mm_video4_AWREADY"},
						"AWREGION": { "actual": "m_axi_mm_video4_AWREGION"},
						"AWSIZE": { "actual": "m_axi_mm_video4_AWSIZE"},
						"AWVALID": { "actual": "m_axi_mm_video4_AWVALID"},
						"BID": { "actual": "m_axi_mm_video4_BID"},
						"BREADY": { "actual": "m_axi_mm_video4_BREADY"},
						"BRESP": { "actual": "m_axi_mm_video4_BRESP"},
						"BVALID": { "actual": "m_axi_mm_video4_BVALID"},
						"RDATA": { "actual": "m_axi_mm_video4_RDATA"},
						"RID": { "actual": "m_axi_mm_video4_RID"},
						"RLAST": { "actual": "m_axi_mm_video4_RLAST"},
						"RREADY": { "actual": "m_axi_mm_video4_RREADY"},
						"RRESP": { "actual": "m_axi_mm_video4_RRESP"},
						"RVALID": { "actual": "m_axi_mm_video4_RVALID"},
						"WDATA": { "actual": "m_axi_mm_video4_WDATA"},
						"WID": { "actual": "m_axi_mm_video4_WID"},
						"WLAST": { "actual": "m_axi_mm_video4_WLAST"},
						"WREADY": { "actual": "m_axi_mm_video4_WREADY"},
						"WSTRB": { "actual": "m_axi_mm_video4_WSTRB"},
						"WVALID": { "actual": "m_axi_mm_video4_WVALID"}
					}
				},
				"/hdmi_output/v_mix_0/m_axi_mm_video5": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "m_axi_mm_video5_ARADDR"},
						"ARBURST": { "actual": "m_axi_mm_video5_ARBURST"},
						"ARCACHE": { "actual": "m_axi_mm_video5_ARCACHE"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARID": { "actual": "m_axi_mm_video5_ARID"},
						"ARLEN": { "actual": "m_axi_mm_video5_ARLEN"},
						"ARLOCK": { "actual": "m_axi_mm_video5_ARLOCK"},
						"ARPROT": { "actual": "m_axi_mm_video5_ARPROT"},
						"ARQOS": { "actual": "m_axi_mm_video5_ARQOS"},
						"ARREADY": { "actual": "m_axi_mm_video5_ARREADY"},
						"ARREGION": { "actual": "m_axi_mm_video5_ARREGION"},
						"ARSIZE": { "actual": "m_axi_mm_video5_ARSIZE"},
						"ARVALID": { "actual": "m_axi_mm_video5_ARVALID"},
						"AWADDR": { "actual": "m_axi_mm_video5_AWADDR"},
						"AWBURST": { "actual": "m_axi_mm_video5_AWBURST"},
						"AWCACHE": { "actual": "m_axi_mm_video5_AWCACHE"},
						"AWID": { "actual": "m_axi_mm_video5_AWID"},
						"AWLEN": { "actual": "m_axi_mm_video5_AWLEN"},
						"AWLOCK": { "actual": "m_axi_mm_video5_AWLOCK"},
						"AWPROT": { "actual": "m_axi_mm_video5_AWPROT"},
						"AWQOS": { "actual": "m_axi_mm_video5_AWQOS"},
						"AWREADY": { "actual": "m_axi_mm_video5_AWREADY"},
						"AWREGION": { "actual": "m_axi_mm_video5_AWREGION"},
						"AWSIZE": { "actual": "m_axi_mm_video5_AWSIZE"},
						"AWVALID": { "actual": "m_axi_mm_video5_AWVALID"},
						"BID": { "actual": "m_axi_mm_video5_BID"},
						"BREADY": { "actual": "m_axi_mm_video5_BREADY"},
						"BRESP": { "actual": "m_axi_mm_video5_BRESP"},
						"BVALID": { "actual": "m_axi_mm_video5_BVALID"},
						"RDATA": { "actual": "m_axi_mm_video5_RDATA"},
						"RID": { "actual": "m_axi_mm_video5_RID"},
						"RLAST": { "actual": "m_axi_mm_video5_RLAST"},
						"RREADY": { "actual": "m_axi_mm_video5_RREADY"},
						"RRESP": { "actual": "m_axi_mm_video5_RRESP"},
						"RVALID": { "actual": "m_axi_mm_video5_RVALID"},
						"WDATA": { "actual": "m_axi_mm_video5_WDATA"},
						"WID": { "actual": "m_axi_mm_video5_WID"},
						"WLAST": { "actual": "m_axi_mm_video5_WLAST"},
						"WREADY": { "actual": "m_axi_mm_video5_WREADY"},
						"WSTRB": { "actual": "m_axi_mm_video5_WSTRB"},
						"WVALID": { "actual": "m_axi_mm_video5_WVALID"}
					}
				},
				"/hdmi_output/v_mix_0/m_axi_mm_video6": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "m_axi_mm_video6_ARADDR"},
						"ARBURST": { "actual": "m_axi_mm_video6_ARBURST"},
						"ARCACHE": { "actual": "m_axi_mm_video6_ARCACHE"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARID": { "actual": "m_axi_mm_video6_ARID"},
						"ARLEN": { "actual": "m_axi_mm_video6_ARLEN"},
						"ARLOCK": { "actual": "m_axi_mm_video6_ARLOCK"},
						"ARPROT": { "actual": "m_axi_mm_video6_ARPROT"},
						"ARQOS": { "actual": "m_axi_mm_video6_ARQOS"},
						"ARREADY": { "actual": "m_axi_mm_video6_ARREADY"},
						"ARREGION": { "actual": "m_axi_mm_video6_ARREGION"},
						"ARSIZE": { "actual": "m_axi_mm_video6_ARSIZE"},
						"ARVALID": { "actual": "m_axi_mm_video6_ARVALID"},
						"AWADDR": { "actual": "m_axi_mm_video6_AWADDR"},
						"AWBURST": { "actual": "m_axi_mm_video6_AWBURST"},
						"AWCACHE": { "actual": "m_axi_mm_video6_AWCACHE"},
						"AWID": { "actual": "m_axi_mm_video6_AWID"},
						"AWLEN": { "actual": "m_axi_mm_video6_AWLEN"},
						"AWLOCK": { "actual": "m_axi_mm_video6_AWLOCK"},
						"AWPROT": { "actual": "m_axi_mm_video6_AWPROT"},
						"AWQOS": { "actual": "m_axi_mm_video6_AWQOS"},
						"AWREADY": { "actual": "m_axi_mm_video6_AWREADY"},
						"AWREGION": { "actual": "m_axi_mm_video6_AWREGION"},
						"AWSIZE": { "actual": "m_axi_mm_video6_AWSIZE"},
						"AWVALID": { "actual": "m_axi_mm_video6_AWVALID"},
						"BID": { "actual": "m_axi_mm_video6_BID"},
						"BREADY": { "actual": "m_axi_mm_video6_BREADY"},
						"BRESP": { "actual": "m_axi_mm_video6_BRESP"},
						"BVALID": { "actual": "m_axi_mm_video6_BVALID"},
						"RDATA": { "actual": "m_axi_mm_video6_RDATA"},
						"RID": { "actual": "m_axi_mm_video6_RID"},
						"RLAST": { "actual": "m_axi_mm_video6_RLAST"},
						"RREADY": { "actual": "m_axi_mm_video6_RREADY"},
						"RRESP": { "actual": "m_axi_mm_video6_RRESP"},
						"RVALID": { "actual": "m_axi_mm_video6_RVALID"},
						"WDATA": { "actual": "m_axi_mm_video6_WDATA"},
						"WID": { "actual": "m_axi_mm_video6_WID"},
						"WLAST": { "actual": "m_axi_mm_video6_WLAST"},
						"WREADY": { "actual": "m_axi_mm_video6_WREADY"},
						"WSTRB": { "actual": "m_axi_mm_video6_WSTRB"},
						"WVALID": { "actual": "m_axi_mm_video6_WVALID"}
					}
				},
				"/hdmi_output/v_mix_0/m_axi_mm_video7": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "m_axi_mm_video7_ARADDR"},
						"ARBURST": { "actual": "m_axi_mm_video7_ARBURST"},
						"ARCACHE": { "actual": "m_axi_mm_video7_ARCACHE"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARID": { "actual": "m_axi_mm_video7_ARID"},
						"ARLEN": { "actual": "m_axi_mm_video7_ARLEN"},
						"ARLOCK": { "actual": "m_axi_mm_video7_ARLOCK"},
						"ARPROT": { "actual": "m_axi_mm_video7_ARPROT"},
						"ARQOS": { "actual": "m_axi_mm_video7_ARQOS"},
						"ARREADY": { "actual": "m_axi_mm_video7_ARREADY"},
						"ARREGION": { "actual": "m_axi_mm_video7_ARREGION"},
						"ARSIZE": { "actual": "m_axi_mm_video7_ARSIZE"},
						"ARVALID": { "actual": "m_axi_mm_video7_ARVALID"},
						"AWADDR": { "actual": "m_axi_mm_video7_AWADDR"},
						"AWBURST": { "actual": "m_axi_mm_video7_AWBURST"},
						"AWCACHE": { "actual": "m_axi_mm_video7_AWCACHE"},
						"AWID": { "actual": "m_axi_mm_video7_AWID"},
						"AWLEN": { "actual": "m_axi_mm_video7_AWLEN"},
						"AWLOCK": { "actual": "m_axi_mm_video7_AWLOCK"},
						"AWPROT": { "actual": "m_axi_mm_video7_AWPROT"},
						"AWQOS": { "actual": "m_axi_mm_video7_AWQOS"},
						"AWREADY": { "actual": "m_axi_mm_video7_AWREADY"},
						"AWREGION": { "actual": "m_axi_mm_video7_AWREGION"},
						"AWSIZE": { "actual": "m_axi_mm_video7_AWSIZE"},
						"AWVALID": { "actual": "m_axi_mm_video7_AWVALID"},
						"BID": { "actual": "m_axi_mm_video7_BID"},
						"BREADY": { "actual": "m_axi_mm_video7_BREADY"},
						"BRESP": { "actual": "m_axi_mm_video7_BRESP"},
						"BVALID": { "actual": "m_axi_mm_video7_BVALID"},
						"RDATA": { "actual": "m_axi_mm_video7_RDATA"},
						"RID": { "actual": "m_axi_mm_video7_RID"},
						"RLAST": { "actual": "m_axi_mm_video7_RLAST"},
						"RREADY": { "actual": "m_axi_mm_video7_RREADY"},
						"RRESP": { "actual": "m_axi_mm_video7_RRESP"},
						"RVALID": { "actual": "m_axi_mm_video7_RVALID"},
						"WDATA": { "actual": "m_axi_mm_video7_WDATA"},
						"WID": { "actual": "m_axi_mm_video7_WID"},
						"WLAST": { "actual": "m_axi_mm_video7_WLAST"},
						"WREADY": { "actual": "m_axi_mm_video7_WREADY"},
						"WSTRB": { "actual": "m_axi_mm_video7_WSTRB"},
						"WVALID": { "actual": "m_axi_mm_video7_WVALID"}
					}
				},
				"/hdmi_output/v_mix_0/m_axi_mm_video8": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "m_axi_mm_video8_ARADDR"},
						"ARBURST": { "actual": "m_axi_mm_video8_ARBURST"},
						"ARCACHE": { "actual": "m_axi_mm_video8_ARCACHE"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARID": { "actual": "m_axi_mm_video8_ARID"},
						"ARLEN": { "actual": "m_axi_mm_video8_ARLEN"},
						"ARLOCK": { "actual": "m_axi_mm_video8_ARLOCK"},
						"ARPROT": { "actual": "m_axi_mm_video8_ARPROT"},
						"ARQOS": { "actual": "m_axi_mm_video8_ARQOS"},
						"ARREADY": { "actual": "m_axi_mm_video8_ARREADY"},
						"ARREGION": { "actual": "m_axi_mm_video8_ARREGION"},
						"ARSIZE": { "actual": "m_axi_mm_video8_ARSIZE"},
						"ARVALID": { "actual": "m_axi_mm_video8_ARVALID"},
						"AWADDR": { "actual": "m_axi_mm_video8_AWADDR"},
						"AWBURST": { "actual": "m_axi_mm_video8_AWBURST"},
						"AWCACHE": { "actual": "m_axi_mm_video8_AWCACHE"},
						"AWID": { "actual": "m_axi_mm_video8_AWID"},
						"AWLEN": { "actual": "m_axi_mm_video8_AWLEN"},
						"AWLOCK": { "actual": "m_axi_mm_video8_AWLOCK"},
						"AWPROT": { "actual": "m_axi_mm_video8_AWPROT"},
						"AWQOS": { "actual": "m_axi_mm_video8_AWQOS"},
						"AWREADY": { "actual": "m_axi_mm_video8_AWREADY"},
						"AWREGION": { "actual": "m_axi_mm_video8_AWREGION"},
						"AWSIZE": { "actual": "m_axi_mm_video8_AWSIZE"},
						"AWVALID": { "actual": "m_axi_mm_video8_AWVALID"},
						"BID": { "actual": "m_axi_mm_video8_BID"},
						"BREADY": { "actual": "m_axi_mm_video8_BREADY"},
						"BRESP": { "actual": "m_axi_mm_video8_BRESP"},
						"BVALID": { "actual": "m_axi_mm_video8_BVALID"},
						"RDATA": { "actual": "m_axi_mm_video8_RDATA"},
						"RID": { "actual": "m_axi_mm_video8_RID"},
						"RLAST": { "actual": "m_axi_mm_video8_RLAST"},
						"RREADY": { "actual": "m_axi_mm_video8_RREADY"},
						"RRESP": { "actual": "m_axi_mm_video8_RRESP"},
						"RVALID": { "actual": "m_axi_mm_video8_RVALID"},
						"WDATA": { "actual": "m_axi_mm_video8_WDATA"},
						"WID": { "actual": "m_axi_mm_video8_WID"},
						"WLAST": { "actual": "m_axi_mm_video8_WLAST"},
						"WREADY": { "actual": "m_axi_mm_video8_WREADY"},
						"WSTRB": { "actual": "m_axi_mm_video8_WSTRB"},
						"WVALID": { "actual": "m_axi_mm_video8_WVALID"}
					}
				},
				"/hdmi_output/v_mix_0/m_axi_mm_video9": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "m_axi_mm_video9_ARADDR"},
						"ARBURST": { "actual": "m_axi_mm_video9_ARBURST"},
						"ARCACHE": { "actual": "m_axi_mm_video9_ARCACHE"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARID": { "actual": "m_axi_mm_video9_ARID"},
						"ARLEN": { "actual": "m_axi_mm_video9_ARLEN"},
						"ARLOCK": { "actual": "m_axi_mm_video9_ARLOCK"},
						"ARPROT": { "actual": "m_axi_mm_video9_ARPROT"},
						"ARQOS": { "actual": "m_axi_mm_video9_ARQOS"},
						"ARREADY": { "actual": "m_axi_mm_video9_ARREADY"},
						"ARREGION": { "actual": "m_axi_mm_video9_ARREGION"},
						"ARSIZE": { "actual": "m_axi_mm_video9_ARSIZE"},
						"ARVALID": { "actual": "m_axi_mm_video9_ARVALID"},
						"AWADDR": { "actual": "m_axi_mm_video9_AWADDR"},
						"AWBURST": { "actual": "m_axi_mm_video9_AWBURST"},
						"AWCACHE": { "actual": "m_axi_mm_video9_AWCACHE"},
						"AWID": { "actual": "m_axi_mm_video9_AWID"},
						"AWLEN": { "actual": "m_axi_mm_video9_AWLEN"},
						"AWLOCK": { "actual": "m_axi_mm_video9_AWLOCK"},
						"AWPROT": { "actual": "m_axi_mm_video9_AWPROT"},
						"AWQOS": { "actual": "m_axi_mm_video9_AWQOS"},
						"AWREADY": { "actual": "m_axi_mm_video9_AWREADY"},
						"AWREGION": { "actual": "m_axi_mm_video9_AWREGION"},
						"AWSIZE": { "actual": "m_axi_mm_video9_AWSIZE"},
						"AWVALID": { "actual": "m_axi_mm_video9_AWVALID"},
						"BID": { "actual": "m_axi_mm_video9_BID"},
						"BREADY": { "actual": "m_axi_mm_video9_BREADY"},
						"BRESP": { "actual": "m_axi_mm_video9_BRESP"},
						"BVALID": { "actual": "m_axi_mm_video9_BVALID"},
						"RDATA": { "actual": "m_axi_mm_video9_RDATA"},
						"RID": { "actual": "m_axi_mm_video9_RID"},
						"RLAST": { "actual": "m_axi_mm_video9_RLAST"},
						"RREADY": { "actual": "m_axi_mm_video9_RREADY"},
						"RRESP": { "actual": "m_axi_mm_video9_RRESP"},
						"RVALID": { "actual": "m_axi_mm_video9_RVALID"},
						"WDATA": { "actual": "m_axi_mm_video9_WDATA"},
						"WID": { "actual": "m_axi_mm_video9_WID"},
						"WLAST": { "actual": "m_axi_mm_video9_WLAST"},
						"WREADY": { "actual": "m_axi_mm_video9_WREADY"},
						"WSTRB": { "actual": "m_axi_mm_video9_WSTRB"},
						"WVALID": { "actual": "m_axi_mm_video9_WVALID"}
					}
				},
				"/hdmi_output/v_mix_0/m_axis_video": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "m_axis_video_TDATA"},
						"TDEST": { "actual": "m_axis_video_TDEST"},
						"TID": { "actual": "m_axis_video_TID"},
						"TKEEP": { "actual": "m_axis_video_TKEEP"},
						"TLAST": { "actual": "m_axis_video_TLAST"},
						"TREADY": { "actual": "m_axis_video_TREADY"},
						"TSTRB": { "actual": "m_axis_video_TSTRB"},
						"TUSER": { "actual": "m_axis_video_TUSER"},
						"TVALID": { "actual": "m_axis_video_TVALID"}
					}
				},
				"/hdmi_output/v_mix_0/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_CTRL_ARADDR"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_CTRL_ARREADY"},
						"ARVALID": { "actual": "s_axi_CTRL_ARVALID"},
						"AWADDR": { "actual": "s_axi_CTRL_AWADDR"},
						"AWREADY": { "actual": "s_axi_CTRL_AWREADY"},
						"AWVALID": { "actual": "s_axi_CTRL_AWVALID"},
						"BREADY": { "actual": "s_axi_CTRL_BREADY"},
						"BRESP": { "actual": "s_axi_CTRL_BRESP"},
						"BVALID": { "actual": "s_axi_CTRL_BVALID"},
						"RDATA": { "actual": "s_axi_CTRL_RDATA"},
						"RREADY": { "actual": "s_axi_CTRL_RREADY"},
						"RRESP": { "actual": "s_axi_CTRL_RRESP"},
						"RVALID": { "actual": "s_axi_CTRL_RVALID"},
						"WDATA": { "actual": "s_axi_CTRL_WDATA"},
						"WREADY": { "actual": "s_axi_CTRL_WREADY"},
						"WSTRB": { "actual": "s_axi_CTRL_WSTRB"},
						"WVALID": { "actual": "s_axi_CTRL_WVALID"}
					}
				},
				"/hdmi_output/vid_phy_axi4lite_0": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "clk_100M"},
						"ARADDR": { "actual": "vid_phy_axi4lite_0_araddr"},
						"ARESETN": { "actual": "aresetn_100M"},
						"ARPROT": { "actual": "vid_phy_axi4lite_0_arprot"},
						"ARREADY": { "actual": "vid_phy_axi4lite_0_arready"},
						"ARVALID": { "actual": "vid_phy_axi4lite_0_arvalid"},
						"AWADDR": { "actual": "vid_phy_axi4lite_0_awaddr"},
						"AWPROT": { "actual": "vid_phy_axi4lite_0_awprot"},
						"AWREADY": { "actual": "vid_phy_axi4lite_0_awready"},
						"AWVALID": { "actual": "vid_phy_axi4lite_0_awvalid"},
						"BREADY": { "actual": "vid_phy_axi4lite_0_bready"},
						"BRESP": { "actual": "vid_phy_axi4lite_0_bresp"},
						"BVALID": { "actual": "vid_phy_axi4lite_0_bvalid"},
						"RDATA": { "actual": "vid_phy_axi4lite_0_rdata"},
						"RREADY": { "actual": "vid_phy_axi4lite_0_rready"},
						"RRESP": { "actual": "vid_phy_axi4lite_0_rresp"},
						"RVALID": { "actual": "vid_phy_axi4lite_0_rvalid"},
						"WDATA": { "actual": "vid_phy_axi4lite_0_wdata"},
						"WREADY": { "actual": "vid_phy_axi4lite_0_wready"},
						"WSTRB": { "actual": "vid_phy_axi4lite_0_wstrb"},
						"WVALID": { "actual": "vid_phy_axi4lite_0_wvalid"}
					}
				},
				"/hdmi_output/vid_phy_controller/vid_phy_axi4lite": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "vid_phy_axi4lite_aclk"},
						"ARADDR": { "actual": "vid_phy_axi4lite_araddr"},
						"ARESETN": { "actual": "vid_phy_axi4lite_aresetn"},
						"ARPROT": { "actual": "vid_phy_axi4lite_arprot"},
						"ARREADY": { "actual": "vid_phy_axi4lite_arready"},
						"ARVALID": { "actual": "vid_phy_axi4lite_arvalid"},
						"AWADDR": { "actual": "vid_phy_axi4lite_awaddr"},
						"AWPROT": { "actual": "vid_phy_axi4lite_awprot"},
						"AWREADY": { "actual": "vid_phy_axi4lite_awready"},
						"AWVALID": { "actual": "vid_phy_axi4lite_awvalid"},
						"BREADY": { "actual": "vid_phy_axi4lite_bready"},
						"BRESP": { "actual": "vid_phy_axi4lite_bresp"},
						"BVALID": { "actual": "vid_phy_axi4lite_bvalid"},
						"RDATA": { "actual": "vid_phy_axi4lite_rdata"},
						"RREADY": { "actual": "vid_phy_axi4lite_rready"},
						"RRESP": { "actual": "vid_phy_axi4lite_rresp"},
						"RVALID": { "actual": "vid_phy_axi4lite_rvalid"},
						"WDATA": { "actual": "vid_phy_axi4lite_wdata"},
						"WREADY": { "actual": "vid_phy_axi4lite_wready"},
						"WSTRB": { "actual": "vid_phy_axi4lite_wstrb"},
						"WVALID": { "actual": "vid_phy_axi4lite_wvalid"}
					}
				},
				"/hdmi_output/vid_phy_controller/vid_phy_tx_axi4s_ch0": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "vid_phy_tx_axi4s_aclk"},
						"ARESETN": { "actual": "vid_phy_tx_axi4s_aresetn"},
						"TDATA": { "actual": "vid_phy_tx_axi4s_ch0_tdata"},
						"TREADY": { "actual": "vid_phy_tx_axi4s_ch0_tready"},
						"TUSER": { "actual": "vid_phy_tx_axi4s_ch0_tuser"},
						"TVALID": { "actual": "vid_phy_tx_axi4s_ch0_tvalid"}
					}
				},
				"/hdmi_output/vid_phy_controller/vid_phy_tx_axi4s_ch1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "vid_phy_tx_axi4s_aclk"},
						"ARESETN": { "actual": "vid_phy_tx_axi4s_aresetn"},
						"TDATA": { "actual": "vid_phy_tx_axi4s_ch1_tdata"},
						"TREADY": { "actual": "vid_phy_tx_axi4s_ch1_tready"},
						"TUSER": { "actual": "vid_phy_tx_axi4s_ch1_tuser"},
						"TVALID": { "actual": "vid_phy_tx_axi4s_ch1_tvalid"}
					}
				},
				"/hdmi_output/vid_phy_controller/vid_phy_tx_axi4s_ch2": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "vid_phy_tx_axi4s_aclk"},
						"ARESETN": { "actual": "vid_phy_tx_axi4s_aresetn"},
						"TDATA": { "actual": "vid_phy_tx_axi4s_ch2_tdata"},
						"TREADY": { "actual": "vid_phy_tx_axi4s_ch2_tready"},
						"TUSER": { "actual": "vid_phy_tx_axi4s_ch2_tuser"},
						"TVALID": { "actual": "vid_phy_tx_axi4s_ch2_tvalid"}
					}
				},
				"/interconnect_axifull/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M00_ACLK"},
						"ARADDR": { "actual": "M00_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "M00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M00_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARID": { "actual": "M00_AXI_arid[2:0]"},
						"ARLEN": { "actual": "M00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M00_AXI_arlock"},
						"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M00_AXI_arready"},
						"ARSIZE": { "actual": "M00_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M00_AXI_arvalid"},
						"AWADDR": { "actual": "M00_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "M00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M00_AXI_awcache[3:0]"},
						"AWID": { "actual": "M00_AXI_awid[2:0]"},
						"AWLEN": { "actual": "M00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M00_AXI_awlock"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M00_AXI_awready"},
						"AWSIZE": { "actual": "M00_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "M00_AXI_awvalid"},
						"BID": { "actual": "M00_AXI_bid[5:0]"},
						"BREADY": { "actual": "M00_AXI_bready"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RID": { "actual": "M00_AXI_rid[5:0]"},
						"RLAST": { "actual": "M00_AXI_rlast"},
						"RREADY": { "actual": "M00_AXI_rready"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M00_AXI_wlast"},
						"WREADY": { "actual": "M00_AXI_wready"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid"}
					}
				},
				"/interconnect_axifull/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S00_ACLK"},
						"ARADDR": { "actual": "S00_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "S00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S00_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARID": { "actual": "S00_AXI_arid[2:0]"},
						"ARLEN": { "actual": "S00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S00_AXI_arlock"},
						"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARSIZE": { "actual": "S00_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"AWADDR": { "actual": "S00_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "S00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S00_AXI_awcache[3:0]"},
						"AWID": { "actual": "S00_AXI_awid[2:0]"},
						"AWLEN": { "actual": "S00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S00_AXI_awlock"},
						"AWPROT": { "actual": "S00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S00_AXI_awready"},
						"AWSIZE": { "actual": "S00_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S00_AXI_awvalid"},
						"BID": { "actual": "S00_AXI_bid[5:0]"},
						"BREADY": { "actual": "S00_AXI_bready"},
						"BRESP": { "actual": "S00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S00_AXI_bvalid"},
						"RDATA": { "actual": "S00_AXI_rdata[31:0]"},
						"RID": { "actual": "S00_AXI_rid[5:0]"},
						"RLAST": { "actual": "S00_AXI_rlast"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S00_AXI_rvalid"},
						"WDATA": { "actual": "S00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S00_AXI_wlast"},
						"WREADY": { "actual": "S00_AXI_wready"},
						"WSTRB": { "actual": "S00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S00_AXI_wvalid"}
					}
				},
				"/interconnect_axifull/s00_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARID": { "actual": "M_AXI_arid[2:0]"},
						"ARLEN": { "actual": "M_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M_AXI_arlock"},
						"ARPROT": { "actual": "M_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_awcache[3:0]"},
						"AWID": { "actual": "M_AXI_awid[2:0]"},
						"AWLEN": { "actual": "M_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M_AXI_awlock"},
						"AWPROT": { "actual": "M_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BID": { "actual": "M_AXI_bid[5:0]"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata[31:0]"},
						"RID": { "actual": "M_AXI_rid[5:0]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/interconnect_axifull/s00_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARID": { "actual": "S_AXI_arid[2:0]"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWID": { "actual": "S_AXI_awid[2:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BID": { "actual": "S_AXI_bid[5:0]"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RID": { "actual": "S_AXI_rid[5:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/interconnect_axilite/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M00_ACLK"},
						"ARADDR": { "actual": "M00_AXI_araddr[31:0]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARREADY": { "actual": "M00_AXI_arready"},
						"ARVALID": { "actual": "M00_AXI_arvalid"},
						"AWADDR": { "actual": "M00_AXI_awaddr[31:0]"},
						"AWREADY": { "actual": "M00_AXI_awready"},
						"AWVALID": { "actual": "M00_AXI_awvalid"},
						"BREADY": { "actual": "M00_AXI_bready"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M00_AXI_rready"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M00_AXI_wready"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid"}
					}
				},
				"/interconnect_axilite/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S00_ACLK"},
						"ARADDR": { "actual": "S00_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "S00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S00_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARID": { "actual": "S00_AXI_arid[15:0]"},
						"ARLEN": { "actual": "S00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S00_AXI_arlock"},
						"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARSIZE": { "actual": "S00_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"AWADDR": { "actual": "S00_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "S00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S00_AXI_awcache[3:0]"},
						"AWID": { "actual": "S00_AXI_awid[15:0]"},
						"AWLEN": { "actual": "S00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S00_AXI_awlock"},
						"AWPROT": { "actual": "S00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S00_AXI_awready"},
						"AWSIZE": { "actual": "S00_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S00_AXI_awvalid"},
						"BID": { "actual": "S00_AXI_bid[15:0]"},
						"BREADY": { "actual": "S00_AXI_bready"},
						"BRESP": { "actual": "S00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S00_AXI_bvalid"},
						"RDATA": { "actual": "S00_AXI_rdata[31:0]"},
						"RID": { "actual": "S00_AXI_rid[15:0]"},
						"RLAST": { "actual": "S00_AXI_rlast"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S00_AXI_rvalid"},
						"WDATA": { "actual": "S00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S00_AXI_wlast"},
						"WREADY": { "actual": "S00_AXI_wready"},
						"WSTRB": { "actual": "S00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S00_AXI_wvalid"}
					}
				},
				"/interconnect_axilite/s00_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[31:0]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr[31:0]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/interconnect_axilite/s00_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARID": { "actual": "S_AXI_arid[15:0]"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWID": { "actual": "S_AXI_awid[15:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BID": { "actual": "S_AXI_bid[15:0]"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RID": { "actual": "S_AXI_rid[15:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/interconnect_axilite/s00_couplers/auto_pc/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"AWADDR": { "actual": "m_axi_awaddr"},
						"AWPROT": { "actual": "m_axi_awprot"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"RDATA": { "actual": "m_axi_rdata"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp"},
						"RVALID": { "actual": "m_axi_rvalid"},
						"WDATA": { "actual": "m_axi_wdata"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/interconnect_axilite/s00_couplers/auto_pc/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARBURST": { "actual": "s_axi_arburst"},
						"ARCACHE": { "actual": "s_axi_arcache"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid"},
						"ARLEN": { "actual": "s_axi_arlen"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot"},
						"ARQOS": { "actual": "s_axi_arqos"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion"},
						"ARSIZE": { "actual": "s_axi_arsize"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWBURST": { "actual": "s_axi_awburst"},
						"AWCACHE": { "actual": "s_axi_awcache"},
						"AWID": { "actual": "s_axi_awid"},
						"AWLEN": { "actual": "s_axi_awlen"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot"},
						"AWQOS": { "actual": "s_axi_awqos"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion"},
						"AWSIZE": { "actual": "s_axi_awsize"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BID": { "actual": "s_axi_bid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RID": { "actual": "s_axi_rid"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/ps_e/M_AXI_HPM0_FPD": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "maxihpm0_fpd_aclk"},
						"ARADDR": { "actual": "maxigp0_araddr"},
						"ARBURST": { "actual": "maxigp0_arburst"},
						"ARCACHE": { "actual": "maxigp0_arcache"},
						"ARID": { "actual": "maxigp0_arid"},
						"ARLEN": { "actual": "maxigp0_arlen"},
						"ARLOCK": { "actual": "maxigp0_arlock"},
						"ARPROT": { "actual": "maxigp0_arprot"},
						"ARQOS": { "actual": "maxigp0_arqos"},
						"ARREADY": { "actual": "maxigp0_arready"},
						"ARSIZE": { "actual": "maxigp0_arsize"},
						"ARUSER": { "actual": "maxigp0_aruser"},
						"ARVALID": { "actual": "maxigp0_arvalid"},
						"AWADDR": { "actual": "maxigp0_awaddr"},
						"AWBURST": { "actual": "maxigp0_awburst"},
						"AWCACHE": { "actual": "maxigp0_awcache"},
						"AWID": { "actual": "maxigp0_awid"},
						"AWLEN": { "actual": "maxigp0_awlen"},
						"AWLOCK": { "actual": "maxigp0_awlock"},
						"AWPROT": { "actual": "maxigp0_awprot"},
						"AWQOS": { "actual": "maxigp0_awqos"},
						"AWREADY": { "actual": "maxigp0_awready"},
						"AWSIZE": { "actual": "maxigp0_awsize"},
						"AWUSER": { "actual": "maxigp0_awuser"},
						"AWVALID": { "actual": "maxigp0_awvalid"},
						"BID": { "actual": "maxigp0_bid"},
						"BREADY": { "actual": "maxigp0_bready"},
						"BRESP": { "actual": "maxigp0_bresp"},
						"BVALID": { "actual": "maxigp0_bvalid"},
						"RDATA": { "actual": "maxigp0_rdata"},
						"RID": { "actual": "maxigp0_rid"},
						"RLAST": { "actual": "maxigp0_rlast"},
						"RREADY": { "actual": "maxigp0_rready"},
						"RRESP": { "actual": "maxigp0_rresp"},
						"RVALID": { "actual": "maxigp0_rvalid"},
						"WDATA": { "actual": "maxigp0_wdata"},
						"WLAST": { "actual": "maxigp0_wlast"},
						"WREADY": { "actual": "maxigp0_wready"},
						"WSTRB": { "actual": "maxigp0_wstrb"},
						"WVALID": { "actual": "maxigp0_wvalid"}
					}
				},
				"/ps_e/M_AXI_HPM0_LPD": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "maxihpm0_lpd_aclk"},
						"ARADDR": { "actual": "maxigp2_araddr"},
						"ARBURST": { "actual": "maxigp2_arburst"},
						"ARCACHE": { "actual": "maxigp2_arcache"},
						"ARID": { "actual": "maxigp2_arid"},
						"ARLEN": { "actual": "maxigp2_arlen"},
						"ARLOCK": { "actual": "maxigp2_arlock"},
						"ARPROT": { "actual": "maxigp2_arprot"},
						"ARQOS": { "actual": "maxigp2_arqos"},
						"ARREADY": { "actual": "maxigp2_arready"},
						"ARSIZE": { "actual": "maxigp2_arsize"},
						"ARUSER": { "actual": "maxigp2_aruser"},
						"ARVALID": { "actual": "maxigp2_arvalid"},
						"AWADDR": { "actual": "maxigp2_awaddr"},
						"AWBURST": { "actual": "maxigp2_awburst"},
						"AWCACHE": { "actual": "maxigp2_awcache"},
						"AWID": { "actual": "maxigp2_awid"},
						"AWLEN": { "actual": "maxigp2_awlen"},
						"AWLOCK": { "actual": "maxigp2_awlock"},
						"AWPROT": { "actual": "maxigp2_awprot"},
						"AWQOS": { "actual": "maxigp2_awqos"},
						"AWREADY": { "actual": "maxigp2_awready"},
						"AWSIZE": { "actual": "maxigp2_awsize"},
						"AWUSER": { "actual": "maxigp2_awuser"},
						"AWVALID": { "actual": "maxigp2_awvalid"},
						"BID": { "actual": "maxigp2_bid"},
						"BREADY": { "actual": "maxigp2_bready"},
						"BRESP": { "actual": "maxigp2_bresp"},
						"BVALID": { "actual": "maxigp2_bvalid"},
						"RDATA": { "actual": "maxigp2_rdata"},
						"RID": { "actual": "maxigp2_rid"},
						"RLAST": { "actual": "maxigp2_rlast"},
						"RREADY": { "actual": "maxigp2_rready"},
						"RRESP": { "actual": "maxigp2_rresp"},
						"RVALID": { "actual": "maxigp2_rvalid"},
						"WDATA": { "actual": "maxigp2_wdata"},
						"WLAST": { "actual": "maxigp2_wlast"},
						"WREADY": { "actual": "maxigp2_wready"},
						"WSTRB": { "actual": "maxigp2_wstrb"},
						"WVALID": { "actual": "maxigp2_wvalid"}
					}
				},
				"/ps_e/S_AXI_HP1_FPD": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "saxihp1_fpd_aclk"},
						"ARADDR": { "actual": "saxigp3_araddr"},
						"ARBURST": { "actual": "saxigp3_arburst"},
						"ARCACHE": { "actual": "saxigp3_arcache"},
						"ARID": { "actual": "saxigp3_arid"},
						"ARLEN": { "actual": "saxigp3_arlen"},
						"ARLOCK": { "actual": "saxigp3_arlock"},
						"ARPROT": { "actual": "saxigp3_arprot"},
						"ARQOS": { "actual": "saxigp3_arqos"},
						"ARREADY": { "actual": "saxigp3_arready"},
						"ARSIZE": { "actual": "saxigp3_arsize"},
						"ARUSER": { "actual": "saxigp3_aruser"},
						"ARVALID": { "actual": "saxigp3_arvalid"},
						"AWADDR": { "actual": "saxigp3_awaddr"},
						"AWBURST": { "actual": "saxigp3_awburst"},
						"AWCACHE": { "actual": "saxigp3_awcache"},
						"AWID": { "actual": "saxigp3_awid"},
						"AWLEN": { "actual": "saxigp3_awlen"},
						"AWLOCK": { "actual": "saxigp3_awlock"},
						"AWPROT": { "actual": "saxigp3_awprot"},
						"AWQOS": { "actual": "saxigp3_awqos"},
						"AWREADY": { "actual": "saxigp3_awready"},
						"AWSIZE": { "actual": "saxigp3_awsize"},
						"AWUSER": { "actual": "saxigp3_awuser"},
						"AWVALID": { "actual": "saxigp3_awvalid"},
						"BID": { "actual": "saxigp3_bid"},
						"BREADY": { "actual": "saxigp3_bready"},
						"BRESP": { "actual": "saxigp3_bresp"},
						"BVALID": { "actual": "saxigp3_bvalid"},
						"RDATA": { "actual": "saxigp3_rdata"},
						"RID": { "actual": "saxigp3_rid"},
						"RLAST": { "actual": "saxigp3_rlast"},
						"RREADY": { "actual": "saxigp3_rready"},
						"RRESP": { "actual": "saxigp3_rresp"},
						"RVALID": { "actual": "saxigp3_rvalid"},
						"WDATA": { "actual": "saxigp3_wdata"},
						"WLAST": { "actual": "saxigp3_wlast"},
						"WREADY": { "actual": "saxigp3_wready"},
						"WSTRB": { "actual": "saxigp3_wstrb"},
						"WVALID": { "actual": "saxigp3_wvalid"}
					}
				},
				"/ps_e/S_AXI_HPC0_FPD": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "saxihpc0_fpd_aclk"},
						"ARADDR": { "actual": "saxigp0_araddr"},
						"ARBURST": { "actual": "saxigp0_arburst"},
						"ARCACHE": { "actual": "saxigp0_arcache"},
						"ARID": { "actual": "saxigp0_arid"},
						"ARLEN": { "actual": "saxigp0_arlen"},
						"ARLOCK": { "actual": "saxigp0_arlock"},
						"ARPROT": { "actual": "saxigp0_arprot"},
						"ARQOS": { "actual": "saxigp0_arqos"},
						"ARREADY": { "actual": "saxigp0_arready"},
						"ARSIZE": { "actual": "saxigp0_arsize"},
						"ARUSER": { "actual": "saxigp0_aruser"},
						"ARVALID": { "actual": "saxigp0_arvalid"},
						"AWADDR": { "actual": "saxigp0_awaddr"},
						"AWBURST": { "actual": "saxigp0_awburst"},
						"AWCACHE": { "actual": "saxigp0_awcache"},
						"AWID": { "actual": "saxigp0_awid"},
						"AWLEN": { "actual": "saxigp0_awlen"},
						"AWLOCK": { "actual": "saxigp0_awlock"},
						"AWPROT": { "actual": "saxigp0_awprot"},
						"AWQOS": { "actual": "saxigp0_awqos"},
						"AWREADY": { "actual": "saxigp0_awready"},
						"AWSIZE": { "actual": "saxigp0_awsize"},
						"AWUSER": { "actual": "saxigp0_awuser"},
						"AWVALID": { "actual": "saxigp0_awvalid"},
						"BID": { "actual": "saxigp0_bid"},
						"BREADY": { "actual": "saxigp0_bready"},
						"BRESP": { "actual": "saxigp0_bresp"},
						"BVALID": { "actual": "saxigp0_bvalid"},
						"RDATA": { "actual": "saxigp0_rdata"},
						"RID": { "actual": "saxigp0_rid"},
						"RLAST": { "actual": "saxigp0_rlast"},
						"RREADY": { "actual": "saxigp0_rready"},
						"RRESP": { "actual": "saxigp0_rresp"},
						"RVALID": { "actual": "saxigp0_rvalid"},
						"WDATA": { "actual": "saxigp0_wdata"},
						"WLAST": { "actual": "saxigp0_wlast"},
						"WREADY": { "actual": "saxigp0_wready"},
						"WSTRB": { "actual": "saxigp0_wstrb"},
						"WVALID": { "actual": "saxigp0_wvalid"}
					}
				},
				"/ps_e/S_AXI_LPD": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "saxi_lpd_aclk"},
						"ARADDR": { "actual": "saxigp6_araddr"},
						"ARBURST": { "actual": "saxigp6_arburst"},
						"ARCACHE": { "actual": "saxigp6_arcache"},
						"ARID": { "actual": "saxigp6_arid"},
						"ARLEN": { "actual": "saxigp6_arlen"},
						"ARLOCK": { "actual": "saxigp6_arlock"},
						"ARPROT": { "actual": "saxigp6_arprot"},
						"ARQOS": { "actual": "saxigp6_arqos"},
						"ARREADY": { "actual": "saxigp6_arready"},
						"ARSIZE": { "actual": "saxigp6_arsize"},
						"ARUSER": { "actual": "saxigp6_aruser"},
						"ARVALID": { "actual": "saxigp6_arvalid"},
						"AWADDR": { "actual": "saxigp6_awaddr"},
						"AWBURST": { "actual": "saxigp6_awburst"},
						"AWCACHE": { "actual": "saxigp6_awcache"},
						"AWID": { "actual": "saxigp6_awid"},
						"AWLEN": { "actual": "saxigp6_awlen"},
						"AWLOCK": { "actual": "saxigp6_awlock"},
						"AWPROT": { "actual": "saxigp6_awprot"},
						"AWQOS": { "actual": "saxigp6_awqos"},
						"AWREADY": { "actual": "saxigp6_awready"},
						"AWSIZE": { "actual": "saxigp6_awsize"},
						"AWUSER": { "actual": "saxigp6_awuser"},
						"AWVALID": { "actual": "saxigp6_awvalid"},
						"BID": { "actual": "saxigp6_bid"},
						"BREADY": { "actual": "saxigp6_bready"},
						"BRESP": { "actual": "saxigp6_bresp"},
						"BVALID": { "actual": "saxigp6_bvalid"},
						"RDATA": { "actual": "saxigp6_rdata"},
						"RID": { "actual": "saxigp6_rid"},
						"RLAST": { "actual": "saxigp6_rlast"},
						"RREADY": { "actual": "saxigp6_rready"},
						"RRESP": { "actual": "saxigp6_rresp"},
						"RVALID": { "actual": "saxigp6_rvalid"},
						"WDATA": { "actual": "saxigp6_wdata"},
						"WLAST": { "actual": "saxigp6_wlast"},
						"WREADY": { "actual": "saxigp6_wready"},
						"WSTRB": { "actual": "saxigp6_wstrb"},
						"WVALID": { "actual": "saxigp6_wvalid"}
					}
				},
				"/vcu_0/M_AXI_DEC0": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_dec_aclk"},
						"ARADDR": { "actual": "vcu_pl_dec_araddr0"},
						"ARBURST": { "actual": "vcu_pl_dec_arburst0"},
						"ARCACHE": { "actual": "vcu_pl_dec_arcache0"},
						"ARID": { "actual": "vcu_pl_dec_arid0"},
						"ARLEN": { "actual": "vcu_pl_dec_arlen0"},
						"ARLOCK": { "actual": "vcu_pl_dec_arlock0"},
						"ARPROT": { "actual": "vcu_pl_dec_arprot0"},
						"ARQOS": { "actual": "vcu_pl_dec_arqos0"},
						"ARREADY": { "actual": "pl_vcu_dec_arready0"},
						"ARREGION": { "actual": "vcu_pl_dec_arregion0"},
						"ARSIZE": { "actual": "vcu_pl_dec_arsize0"},
						"ARVALID": { "actual": "vcu_pl_dec_arvalid0"},
						"AWADDR": { "actual": "vcu_pl_dec_awaddr0"},
						"AWBURST": { "actual": "vcu_pl_dec_awburst0"},
						"AWCACHE": { "actual": "vcu_pl_dec_awcache0"},
						"AWID": { "actual": "vcu_pl_dec_awid0"},
						"AWLEN": { "actual": "vcu_pl_dec_awlen0"},
						"AWLOCK": { "actual": "vcu_pl_dec_awlock0"},
						"AWPROT": { "actual": "vcu_pl_dec_awprot0"},
						"AWQOS": { "actual": "vcu_pl_dec_awqos0"},
						"AWREADY": { "actual": "pl_vcu_dec_awready0"},
						"AWREGION": { "actual": "vcu_pl_dec_awregion0"},
						"AWSIZE": { "actual": "vcu_pl_dec_awsize0"},
						"AWVALID": { "actual": "vcu_pl_dec_awvalid0"},
						"BID": { "actual": "pl_vcu_dec_bid0"},
						"BREADY": { "actual": "vcu_pl_dec_bready0"},
						"BRESP": { "actual": "pl_vcu_dec_bresp0"},
						"BVALID": { "actual": "pl_vcu_dec_bvalid0"},
						"RDATA": { "actual": "pl_vcu_dec_rdata0"},
						"RID": { "actual": "pl_vcu_dec_rid0"},
						"RLAST": { "actual": "pl_vcu_dec_rlast0"},
						"RREADY": { "actual": "vcu_pl_dec_rready0"},
						"RRESP": { "actual": "pl_vcu_dec_rresp0"},
						"RVALID": { "actual": "pl_vcu_dec_rvalid0"},
						"WDATA": { "actual": "vcu_pl_dec_wdata0"},
						"WLAST": { "actual": "vcu_pl_dec_wlast0"},
						"WREADY": { "actual": "pl_vcu_dec_wready0"},
						"WSTRB": { "actual": "vcu_pl_dec_wstrb0"},
						"WVALID": { "actual": "vcu_pl_dec_wvalid0"}
					}
				},
				"/vcu_0/M_AXI_DEC1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_dec_aclk"},
						"ARADDR": { "actual": "vcu_pl_dec_araddr1"},
						"ARBURST": { "actual": "vcu_pl_dec_arburst1"},
						"ARCACHE": { "actual": "vcu_pl_dec_arcache1"},
						"ARID": { "actual": "vcu_pl_dec_arid1"},
						"ARLEN": { "actual": "vcu_pl_dec_arlen1"},
						"ARLOCK": { "actual": "vcu_pl_dec_arlock1"},
						"ARPROT": { "actual": "vcu_pl_dec_arprot1"},
						"ARQOS": { "actual": "vcu_pl_dec_arqos1"},
						"ARREADY": { "actual": "pl_vcu_dec_arready1"},
						"ARREGION": { "actual": "vcu_pl_dec_arregion1"},
						"ARSIZE": { "actual": "vcu_pl_dec_arsize1"},
						"ARVALID": { "actual": "vcu_pl_dec_arvalid1"},
						"AWADDR": { "actual": "vcu_pl_dec_awaddr1"},
						"AWBURST": { "actual": "vcu_pl_dec_awburst1"},
						"AWCACHE": { "actual": "vcu_pl_dec_awcache1"},
						"AWID": { "actual": "vcu_pl_dec_awid1"},
						"AWLEN": { "actual": "vcu_pl_dec_awlen1"},
						"AWLOCK": { "actual": "vcu_pl_dec_awlock1"},
						"AWPROT": { "actual": "vcu_pl_dec_awprot1"},
						"AWQOS": { "actual": "vcu_pl_dec_awqos1"},
						"AWREADY": { "actual": "pl_vcu_dec_awready1"},
						"AWREGION": { "actual": "vcu_pl_dec_awregion1"},
						"AWSIZE": { "actual": "vcu_pl_dec_awsize1"},
						"AWVALID": { "actual": "vcu_pl_dec_awvalid1"},
						"BID": { "actual": "pl_vcu_dec_bid1"},
						"BREADY": { "actual": "vcu_pl_dec_bready1"},
						"BRESP": { "actual": "pl_vcu_dec_bresp1"},
						"BVALID": { "actual": "pl_vcu_dec_bvalid1"},
						"RDATA": { "actual": "pl_vcu_dec_rdata1"},
						"RID": { "actual": "pl_vcu_dec_rid1"},
						"RLAST": { "actual": "pl_vcu_dec_rlast1"},
						"RREADY": { "actual": "vcu_pl_dec_rready1"},
						"RRESP": { "actual": "pl_vcu_dec_rresp1"},
						"RVALID": { "actual": "pl_vcu_dec_rvalid1"},
						"WDATA": { "actual": "vcu_pl_dec_wdata1"},
						"WLAST": { "actual": "vcu_pl_dec_wlast1"},
						"WREADY": { "actual": "pl_vcu_dec_wready1"},
						"WSTRB": { "actual": "vcu_pl_dec_wstrb1"},
						"WVALID": { "actual": "vcu_pl_dec_wvalid1"}
					}
				},
				"/vcu_0/M_AXI_MCU": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mcu_aclk"},
						"ARADDR": { "actual": "vcu_pl_mcu_m_axi_ic_dc_araddr"},
						"ARBURST": { "actual": "vcu_pl_mcu_m_axi_ic_dc_arburst"},
						"ARCACHE": { "actual": "vcu_pl_mcu_m_axi_ic_dc_arcache"},
						"ARID": { "actual": "vcu_pl_mcu_m_axi_ic_dc_arid"},
						"ARLEN": { "actual": "vcu_pl_mcu_m_axi_ic_dc_arlen"},
						"ARLOCK": { "actual": "vcu_pl_mcu_m_axi_ic_dc_arlock"},
						"ARPROT": { "actual": "vcu_pl_mcu_m_axi_ic_dc_arprot"},
						"ARQOS": { "actual": "vcu_pl_mcu_m_axi_ic_dc_arqos"},
						"ARREADY": { "actual": "pl_vcu_mcu_m_axi_ic_dc_arready"},
						"ARSIZE": { "actual": "vcu_pl_mcu_m_axi_ic_dc_arsize"},
						"ARVALID": { "actual": "vcu_pl_mcu_m_axi_ic_dc_arvalid"},
						"AWADDR": { "actual": "vcu_pl_mcu_m_axi_ic_dc_awaddr"},
						"AWBURST": { "actual": "vcu_pl_mcu_m_axi_ic_dc_awburst"},
						"AWCACHE": { "actual": "vcu_pl_mcu_m_axi_ic_dc_awcache"},
						"AWID": { "actual": "vcu_pl_mcu_m_axi_ic_dc_awid"},
						"AWLEN": { "actual": "vcu_pl_mcu_m_axi_ic_dc_awlen"},
						"AWLOCK": { "actual": "vcu_pl_mcu_m_axi_ic_dc_awlock"},
						"AWPROT": { "actual": "vcu_pl_mcu_m_axi_ic_dc_awprot"},
						"AWQOS": { "actual": "vcu_pl_mcu_m_axi_ic_dc_awqos"},
						"AWREADY": { "actual": "pl_vcu_mcu_m_axi_ic_dc_awready"},
						"AWSIZE": { "actual": "vcu_pl_mcu_m_axi_ic_dc_awsize"},
						"AWVALID": { "actual": "vcu_pl_mcu_m_axi_ic_dc_awvalid"},
						"BID": { "actual": "pl_vcu_mcu_m_axi_ic_dc_bid"},
						"BREADY": { "actual": "vcu_pl_mcu_m_axi_ic_dc_bready"},
						"BRESP": { "actual": "pl_vcu_mcu_m_axi_ic_dc_bresp"},
						"BVALID": { "actual": "pl_vcu_mcu_m_axi_ic_dc_bvalid"},
						"RDATA": { "actual": "pl_vcu_mcu_m_axi_ic_dc_rdata"},
						"RID": { "actual": "pl_vcu_mcu_m_axi_ic_dc_rid"},
						"RLAST": { "actual": "pl_vcu_mcu_m_axi_ic_dc_rlast"},
						"RREADY": { "actual": "vcu_pl_mcu_m_axi_ic_dc_rready"},
						"RRESP": { "actual": "pl_vcu_mcu_m_axi_ic_dc_rresp"},
						"RVALID": { "actual": "pl_vcu_mcu_m_axi_ic_dc_rvalid"},
						"WDATA": { "actual": "vcu_pl_mcu_m_axi_ic_dc_wdata"},
						"WLAST": { "actual": "vcu_pl_mcu_m_axi_ic_dc_wlast"},
						"WREADY": { "actual": "pl_vcu_mcu_m_axi_ic_dc_wready"},
						"WSTRB": { "actual": "vcu_pl_mcu_m_axi_ic_dc_wstrb"},
						"WVALID": { "actual": "vcu_pl_mcu_m_axi_ic_dc_wvalid"}
					}
				},
				"/vcu_0/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "pl_vcu_araddr_axi_lite_apb"},
						"ARPROT": { "actual": "pl_vcu_arprot_axi_lite_apb"},
						"ARREADY": { "actual": "vcu_pl_arready_axi_lite_apb"},
						"ARVALID": { "actual": "pl_vcu_arvalid_axi_lite_apb"},
						"AWADDR": { "actual": "pl_vcu_awaddr_axi_lite_apb"},
						"AWPROT": { "actual": "pl_vcu_awprot_axi_lite_apb"},
						"AWREADY": { "actual": "vcu_pl_awready_axi_lite_apb"},
						"AWVALID": { "actual": "pl_vcu_awvalid_axi_lite_apb"},
						"BREADY": { "actual": "pl_vcu_bready_axi_lite_apb"},
						"BRESP": { "actual": "vcu_pl_bresp_axi_lite_apb"},
						"BVALID": { "actual": "vcu_pl_bvalid_axi_lite_apb"},
						"RDATA": { "actual": "vcu_pl_rdata_axi_lite_apb"},
						"RREADY": { "actual": "pl_vcu_rready_axi_lite_apb"},
						"RRESP": { "actual": "vcu_pl_rresp_axi_lite_apb"},
						"RVALID": { "actual": "vcu_pl_rvalid_axi_lite_apb"},
						"WDATA": { "actual": "pl_vcu_wdata_axi_lite_apb"},
						"WREADY": { "actual": "vcu_pl_wready_axi_lite_apb"},
						"WSTRB": { "actual": "pl_vcu_wstrb_axi_lite_apb"},
						"WVALID": { "actual": "pl_vcu_wvalid_axi_lite_apb"}
					}
				}
			}
		}
	}
}
