{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-133,-151",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port qsfp_gt -pg 1 -lvl 4 -x 1050 -y 90 -defaultsOSRD
preplace port qsfp_clk -pg 1 -lvl 0 -x 0 -y 170 -defaultsOSRD
preplace port axis_rx -pg 1 -lvl 4 -x 1050 -y 110 -defaultsOSRD
preplace port axis_tx -pg 1 -lvl 0 -x 0 -y 90 -defaultsOSRD
preplace port port-id_tx_clk -pg 1 -lvl 4 -x 1050 -y 210 -defaultsOSRD
preplace port port-id_reset_in -pg 1 -lvl 0 -x 0 -y 410 -defaultsOSRD
preplace port port-id_init_clk -pg 1 -lvl 0 -x 0 -y 390 -defaultsOSRD
preplace port port-id_channel_up -pg 1 -lvl 4 -x 1050 -y 190 -defaultsOSRD
preplace port port-id_rx_clk_in -pg 1 -lvl 0 -x 0 -y 530 -defaultsOSRD
preplace portBus tx_resetn -pg 1 -lvl 4 -x 1050 -y 270 -defaultsOSRD
preplace inst qsfp_ethernet -pg 1 -lvl 2 -x 520 -y 90 -swap {0 1 2 3 4 8 6 7 5 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 215 216 221 217 218 219 226 222 223 227 220 231 224 228 230 232 214 225 229} -defaultsOSRD -pinDir gt_serial_port right -pinY gt_serial_port 0R -pinDir gt_ref_clk left -pinY gt_ref_clk 80L -pinDir axis_tx left -pinY axis_tx 0L -pinDir axis_rx right -pinY axis_rx 20R -pinDir stat_tx right -pinY stat_tx 40R -pinDir stat_rx right -pinY stat_rx 60R -pinDir stat_rx.stat_rx_aligned right -pinY stat_rx.stat_rx_aligned 80R -pinDir stat_rx.stat_rx_status right -pinY stat_rx.stat_rx_status 100R -pinDir ctl_tx left -pinY ctl_tx 140L -pinDir ctl_tx.ctl_tx_enable left -pinY ctl_tx.ctl_tx_enable 160L -pinDir ctl_tx.ctl_tx_send_rfi left -pinY ctl_tx.ctl_tx_send_rfi 180L -pinDir ctl_rx left -pinY ctl_rx 200L -pinDir ctl_rx.ctl_rx_enable left -pinY ctl_rx.ctl_rx_enable 220L -pinDir core_drp left -pinY core_drp 240L -pinDir rx_otn_out right -pinY rx_otn_out 120R -pinDir gt_txusrclk2 right -pinY gt_txusrclk2 140R -pinBusDir gt_loopback_in left -pinBusY gt_loopback_in 260L -pinDir gt_ref_clk_out right -pinY gt_ref_clk_out 200R -pinBusDir gt_rxrecclkout right -pinBusY gt_rxrecclkout 220R -pinBusDir gt_powergoodout right -pinBusY gt_powergoodout 240R -pinDir gtwiz_reset_tx_datapath left -pinY gtwiz_reset_tx_datapath 280L -pinDir gtwiz_reset_rx_datapath left -pinY gtwiz_reset_rx_datapath 300L -pinDir sys_reset left -pinY sys_reset 320L -pinDir init_clk left -pinY init_clk 400L -pinBusDir rx_preambleout right -pinBusY rx_preambleout 260R -pinDir usr_rx_reset right -pinY usr_rx_reset 280R -pinDir gt_rxusrclk2 right -pinY gt_rxusrclk2 300R -pinDir core_rx_reset left -pinY core_rx_reset 340L -pinDir rx_clk left -pinY rx_clk 440L -pinDir core_tx_reset left -pinY core_tx_reset 360L -pinDir tx_ovfout right -pinY tx_ovfout 320R -pinDir tx_unfout right -pinY tx_unfout 340R -pinBusDir tx_preamblein left -pinBusY tx_preamblein 460L -pinDir usr_tx_reset right -pinY usr_tx_reset 180R -pinDir core_drp_reset left -pinY core_drp_reset 380L -pinDir drp_clk left -pinY drp_clk 420L
preplace inst tx_width_converter -pg 1 -lvl 1 -x 170 -y 90 -defaultsOSRD -pinDir AXIS_RX left -pinY AXIS_RX 0L -pinDir AXIS_TX right -pinY AXIS_TX 0R -pinDir clk right -pinY clk 20R
preplace inst eth_reset_mgr -pg 1 -lvl 1 -x 170 -y 230 -swap {0 1 5 3 4 2} -defaultsOSRD -pinDir clock left -pinY clock 160L -pinDir reset left -pinY reset 180L -pinDir rx_enable right -pinY rx_enable 80R -pinDir tx_enable right -pinY tx_enable 20R -pinDir tx_send_rfi right -pinY tx_send_rfi 40R -pinDir rx_aligned right -pinY rx_aligned 0R
preplace inst tx_reset_inverter -pg 1 -lvl 3 -x 880 -y 270 -defaultsOSRD -pinBusDir Op1 left -pinBusY Op1 0L -pinBusDir Res right -pinBusY Res 0R
preplace netloc eth_reset_mgr_0_rx_enable 1 1 1 N 310
preplace netloc eth_reset_mgr_0_tx_enable 1 1 1 N 250
preplace netloc eth_reset_mgr_0_tx_send_rfi 1 1 1 N 270
preplace netloc master_reset_Res 1 0 2 20 470 300
preplace netloc qsfp0_ethernet_gt_txusrclk2 1 1 3 300J 10 730 210 NJ
preplace netloc qsfp0_ethernet_stat_rx_aligned 1 1 2 320J 30 710
preplace netloc qsfp0_ethernet_stat_rx_status 1 2 2 NJ 190 NJ
preplace netloc qsfp0_ethernet_usr_tx_reset 1 2 1 NJ 270
preplace netloc rx_clk1_1 1 0 2 NJ 530 NJ
preplace netloc system_clock_IBUF_OUT 1 0 2 40 490 320
preplace netloc tx0_reset_inverter_Res 1 3 1 NJ 270
preplace netloc Conn1 1 0 1 NJ 90
preplace netloc Conn4 1 2 2 NJ 90 NJ
preplace netloc qsfp0_clk_1 1 0 2 NJ 170 NJ
preplace netloc qsfp0_ethernet_axis_rx1 1 2 2 NJ 110 NJ
preplace netloc tx0_width_converter_AXIS_TX 1 1 1 N 90
levelinfo -pg 1 0 170 520 880 1050
pagesize -pg 1 -db -bbox -sgen -120 0 1200 610
",
   "No Loops_ScaleFactor":"1.0",
   "No Loops_TopLeft":"-156,-74",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port qsfp0_gt -pg 1 -lvl 4 -x 960 -y 70 -defaultsOSRD
preplace port qsfp0_clk -pg 1 -lvl 0 -x 0 -y 70 -defaultsOSRD
preplace port axis_rx -pg 1 -lvl 4 -x 960 -y 90 -defaultsOSRD
preplace port AXIS_RX1 -pg 1 -lvl 0 -x 0 -y 130 -defaultsOSRD
preplace port port-id_gt_txusrclk2 -pg 1 -lvl 4 -x 960 -y 170 -defaultsOSRD
preplace port port-id_reset_in -pg 1 -lvl 0 -x 0 -y 230 -defaultsOSRD
preplace port port-id_init_clk -pg 1 -lvl 0 -x 0 -y 250 -defaultsOSRD
preplace port port-id_rx_data_stream_clk -pg 1 -lvl 4 -x 960 -y 350 -defaultsOSRD
preplace port port-id_channel_up_0 -pg 1 -lvl 4 -x 960 -y 150 -defaultsOSRD
preplace port port-id_usr_tx_reset -pg 1 -lvl 4 -x 960 -y 370 -defaultsOSRD
preplace portBus rx_data_stream_resetn -pg 1 -lvl 4 -x 960 -y 290 -defaultsOSRD
preplace inst qsfp0_ethernet -pg 1 -lvl 2 -x 460 -y 220 -defaultsOSRD
preplace inst rx0_reset_inverter -pg 1 -lvl 3 -x 790 -y 290 -defaultsOSRD
preplace inst tx0_width_converter -pg 1 -lvl 1 -x 140 -y 140 -defaultsOSRD
preplace netloc qsfp0_ethernet_gt_txusrclk2 1 0 4 20 210 260J 10 640 170 NJ
preplace netloc master_reset_Res 1 0 2 NJ 230 270
preplace netloc system_clock_IBUF_OUT 1 0 2 NJ 250 260
preplace netloc aurora_core_user_clk_out 1 1 3 280 430 640 350 NJ
preplace netloc qsfp0_ethernet_stat_rx_status 1 2 2 NJ 150 NJ
preplace netloc qsfp0_ethernet_usr_tx_reset 1 2 2 NJ 370 NJ
preplace netloc rx0_reset_inverter_Res 1 3 1 NJ 290
preplace netloc qsfp0_ethernet_usr_rx_reset 1 2 1 NJ 290
preplace netloc Conn4 1 2 2 NJ 70 NJ
preplace netloc qsfp0_clk_1 1 0 2 NJ 70 NJ
preplace netloc qsfp0_ethernet_axis_rx1 1 2 2 NJ 90 NJ
preplace netloc Conn1 1 0 1 NJ 130
preplace netloc tx0_width_converter_AXIS_TX 1 1 1 280 90n
levelinfo -pg 1 0 140 460 790 960
pagesize -pg 1 -db -bbox -sgen -120 0 1200 440
"
}
0
