
Electric_Water_Heater.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000724  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000001a  00800060  00000724  00000798  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         000016a4  00000000  00000000  000007b4  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00001017  00000000  00000000  00001e58  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
   8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
   c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d4 e0       	ldi	r29, 0x04	; 4
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	e4 e2       	ldi	r30, 0x24	; 36
  68:	f7 e0       	ldi	r31, 0x07	; 7
  6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
  70:	aa 37       	cpi	r26, 0x7A	; 122
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>
  76:	0e 94 74 03 	call	0x6e8	; 0x6e8 <main>
  7a:	0c 94 90 03 	jmp	0x720	; 0x720 <_exit>

0000007e <__bad_interrupt>:
  7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <GPIO_PIN_DIRECTION_INIT>:
  82:	df 93       	push	r29
  84:	cf 93       	push	r28
  86:	00 d0       	rcall	.+0      	; 0x88 <GPIO_PIN_DIRECTION_INIT+0x6>
  88:	00 d0       	rcall	.+0      	; 0x8a <GPIO_PIN_DIRECTION_INIT+0x8>
  8a:	0f 92       	push	r0
  8c:	cd b7       	in	r28, 0x3d	; 61
  8e:	de b7       	in	r29, 0x3e	; 62
  90:	9b 83       	std	Y+3, r25	; 0x03
  92:	8a 83       	std	Y+2, r24	; 0x02
  94:	81 e0       	ldi	r24, 0x01	; 1
  96:	89 83       	std	Y+1, r24	; 0x01
  98:	8a 81       	ldd	r24, Y+2	; 0x02
  9a:	9b 81       	ldd	r25, Y+3	; 0x03
  9c:	00 97       	sbiw	r24, 0x00	; 0
  9e:	61 f0       	breq	.+24     	; 0xb8 <GPIO_PIN_DIRECTION_INIT+0x36>
  a0:	ea 81       	ldd	r30, Y+2	; 0x02
  a2:	fb 81       	ldd	r31, Y+3	; 0x03
  a4:	80 81       	ld	r24, Z
  a6:	86 95       	lsr	r24
  a8:	86 95       	lsr	r24
  aa:	86 95       	lsr	r24
  ac:	87 70       	andi	r24, 0x07	; 7
  ae:	88 2f       	mov	r24, r24
  b0:	90 e0       	ldi	r25, 0x00	; 0
  b2:	88 30       	cpi	r24, 0x08	; 8
  b4:	91 05       	cpc	r25, r1
  b6:	14 f0       	brlt	.+4      	; 0xbc <GPIO_PIN_DIRECTION_INIT+0x3a>
  b8:	19 82       	std	Y+1, r1	; 0x01
  ba:	7a c0       	rjmp	.+244    	; 0x1b0 <GPIO_PIN_DIRECTION_INIT+0x12e>
  bc:	ea 81       	ldd	r30, Y+2	; 0x02
  be:	fb 81       	ldd	r31, Y+3	; 0x03
  c0:	80 81       	ld	r24, Z
  c2:	82 95       	swap	r24
  c4:	86 95       	lsr	r24
  c6:	86 95       	lsr	r24
  c8:	83 70       	andi	r24, 0x03	; 3
  ca:	81 70       	andi	r24, 0x01	; 1
  cc:	28 2f       	mov	r18, r24
  ce:	30 e0       	ldi	r19, 0x00	; 0
  d0:	3d 83       	std	Y+5, r19	; 0x05
  d2:	2c 83       	std	Y+4, r18	; 0x04
  d4:	8c 81       	ldd	r24, Y+4	; 0x04
  d6:	9d 81       	ldd	r25, Y+5	; 0x05
  d8:	00 97       	sbiw	r24, 0x00	; 0
  da:	31 f0       	breq	.+12     	; 0xe8 <GPIO_PIN_DIRECTION_INIT+0x66>
  dc:	2c 81       	ldd	r18, Y+4	; 0x04
  de:	3d 81       	ldd	r19, Y+5	; 0x05
  e0:	21 30       	cpi	r18, 0x01	; 1
  e2:	31 05       	cpc	r19, r1
  e4:	99 f1       	breq	.+102    	; 0x14c <GPIO_PIN_DIRECTION_INIT+0xca>
  e6:	63 c0       	rjmp	.+198    	; 0x1ae <GPIO_PIN_DIRECTION_INIT+0x12c>
  e8:	ea 81       	ldd	r30, Y+2	; 0x02
  ea:	fb 81       	ldd	r31, Y+3	; 0x03
  ec:	80 81       	ld	r24, Z
  ee:	87 70       	andi	r24, 0x07	; 7
  f0:	88 2f       	mov	r24, r24
  f2:	90 e0       	ldi	r25, 0x00	; 0
  f4:	88 0f       	add	r24, r24
  f6:	99 1f       	adc	r25, r25
  f8:	fc 01       	movw	r30, r24
  fa:	e0 5a       	subi	r30, 0xA0	; 160
  fc:	ff 4f       	sbci	r31, 0xFF	; 255
  fe:	a0 81       	ld	r26, Z
 100:	b1 81       	ldd	r27, Z+1	; 0x01
 102:	ea 81       	ldd	r30, Y+2	; 0x02
 104:	fb 81       	ldd	r31, Y+3	; 0x03
 106:	80 81       	ld	r24, Z
 108:	87 70       	andi	r24, 0x07	; 7
 10a:	88 2f       	mov	r24, r24
 10c:	90 e0       	ldi	r25, 0x00	; 0
 10e:	88 0f       	add	r24, r24
 110:	99 1f       	adc	r25, r25
 112:	fc 01       	movw	r30, r24
 114:	e0 5a       	subi	r30, 0xA0	; 160
 116:	ff 4f       	sbci	r31, 0xFF	; 255
 118:	01 90       	ld	r0, Z+
 11a:	f0 81       	ld	r31, Z
 11c:	e0 2d       	mov	r30, r0
 11e:	80 81       	ld	r24, Z
 120:	48 2f       	mov	r20, r24
 122:	ea 81       	ldd	r30, Y+2	; 0x02
 124:	fb 81       	ldd	r31, Y+3	; 0x03
 126:	80 81       	ld	r24, Z
 128:	86 95       	lsr	r24
 12a:	86 95       	lsr	r24
 12c:	86 95       	lsr	r24
 12e:	87 70       	andi	r24, 0x07	; 7
 130:	28 2f       	mov	r18, r24
 132:	30 e0       	ldi	r19, 0x00	; 0
 134:	81 e0       	ldi	r24, 0x01	; 1
 136:	90 e0       	ldi	r25, 0x00	; 0
 138:	02 2e       	mov	r0, r18
 13a:	02 c0       	rjmp	.+4      	; 0x140 <GPIO_PIN_DIRECTION_INIT+0xbe>
 13c:	88 0f       	add	r24, r24
 13e:	99 1f       	adc	r25, r25
 140:	0a 94       	dec	r0
 142:	e2 f7       	brpl	.-8      	; 0x13c <GPIO_PIN_DIRECTION_INIT+0xba>
 144:	80 95       	com	r24
 146:	84 23       	and	r24, r20
 148:	8c 93       	st	X, r24
 14a:	32 c0       	rjmp	.+100    	; 0x1b0 <GPIO_PIN_DIRECTION_INIT+0x12e>
 14c:	ea 81       	ldd	r30, Y+2	; 0x02
 14e:	fb 81       	ldd	r31, Y+3	; 0x03
 150:	80 81       	ld	r24, Z
 152:	87 70       	andi	r24, 0x07	; 7
 154:	88 2f       	mov	r24, r24
 156:	90 e0       	ldi	r25, 0x00	; 0
 158:	88 0f       	add	r24, r24
 15a:	99 1f       	adc	r25, r25
 15c:	fc 01       	movw	r30, r24
 15e:	e0 5a       	subi	r30, 0xA0	; 160
 160:	ff 4f       	sbci	r31, 0xFF	; 255
 162:	a0 81       	ld	r26, Z
 164:	b1 81       	ldd	r27, Z+1	; 0x01
 166:	ea 81       	ldd	r30, Y+2	; 0x02
 168:	fb 81       	ldd	r31, Y+3	; 0x03
 16a:	80 81       	ld	r24, Z
 16c:	87 70       	andi	r24, 0x07	; 7
 16e:	88 2f       	mov	r24, r24
 170:	90 e0       	ldi	r25, 0x00	; 0
 172:	88 0f       	add	r24, r24
 174:	99 1f       	adc	r25, r25
 176:	fc 01       	movw	r30, r24
 178:	e0 5a       	subi	r30, 0xA0	; 160
 17a:	ff 4f       	sbci	r31, 0xFF	; 255
 17c:	01 90       	ld	r0, Z+
 17e:	f0 81       	ld	r31, Z
 180:	e0 2d       	mov	r30, r0
 182:	80 81       	ld	r24, Z
 184:	48 2f       	mov	r20, r24
 186:	ea 81       	ldd	r30, Y+2	; 0x02
 188:	fb 81       	ldd	r31, Y+3	; 0x03
 18a:	80 81       	ld	r24, Z
 18c:	86 95       	lsr	r24
 18e:	86 95       	lsr	r24
 190:	86 95       	lsr	r24
 192:	87 70       	andi	r24, 0x07	; 7
 194:	28 2f       	mov	r18, r24
 196:	30 e0       	ldi	r19, 0x00	; 0
 198:	81 e0       	ldi	r24, 0x01	; 1
 19a:	90 e0       	ldi	r25, 0x00	; 0
 19c:	02 2e       	mov	r0, r18
 19e:	02 c0       	rjmp	.+4      	; 0x1a4 <GPIO_PIN_DIRECTION_INIT+0x122>
 1a0:	88 0f       	add	r24, r24
 1a2:	99 1f       	adc	r25, r25
 1a4:	0a 94       	dec	r0
 1a6:	e2 f7       	brpl	.-8      	; 0x1a0 <GPIO_PIN_DIRECTION_INIT+0x11e>
 1a8:	84 2b       	or	r24, r20
 1aa:	8c 93       	st	X, r24
 1ac:	01 c0       	rjmp	.+2      	; 0x1b0 <GPIO_PIN_DIRECTION_INIT+0x12e>
 1ae:	19 82       	std	Y+1, r1	; 0x01
 1b0:	89 81       	ldd	r24, Y+1	; 0x01
 1b2:	0f 90       	pop	r0
 1b4:	0f 90       	pop	r0
 1b6:	0f 90       	pop	r0
 1b8:	0f 90       	pop	r0
 1ba:	0f 90       	pop	r0
 1bc:	cf 91       	pop	r28
 1be:	df 91       	pop	r29
 1c0:	08 95       	ret

000001c2 <GPIO_PIN_GET_DIRECTION_STATUS>:
 * @return Status of the function
 *          (E_OK) : The function done successfully
 *          (E_NOT_OK) : The function has issue to perform this action
 */
#if GPIO_PORT_PIN_CONFIGURATIONS==CONFIG_ENABLE
Std_ReturnType GPIO_PIN_GET_DIRECTION_STATUS(const pin_config_t *_pin_config, direction_t *direction_status){
 1c2:	df 93       	push	r29
 1c4:	cf 93       	push	r28
 1c6:	00 d0       	rcall	.+0      	; 0x1c8 <GPIO_PIN_GET_DIRECTION_STATUS+0x6>
 1c8:	00 d0       	rcall	.+0      	; 0x1ca <GPIO_PIN_GET_DIRECTION_STATUS+0x8>
 1ca:	0f 92       	push	r0
 1cc:	cd b7       	in	r28, 0x3d	; 61
 1ce:	de b7       	in	r29, 0x3e	; 62
 1d0:	9b 83       	std	Y+3, r25	; 0x03
 1d2:	8a 83       	std	Y+2, r24	; 0x02
 1d4:	7d 83       	std	Y+5, r23	; 0x05
 1d6:	6c 83       	std	Y+4, r22	; 0x04
    Std_ReturnType ret = E_OK;
 1d8:	81 e0       	ldi	r24, 0x01	; 1
 1da:	89 83       	std	Y+1, r24	; 0x01
    if(NULL == _pin_config || NULL == direction_status || _pin_config->pin > PORT_PIN_MAX_NUMBER-1){
 1dc:	8a 81       	ldd	r24, Y+2	; 0x02
 1de:	9b 81       	ldd	r25, Y+3	; 0x03
 1e0:	00 97       	sbiw	r24, 0x00	; 0
 1e2:	81 f0       	breq	.+32     	; 0x204 <GPIO_PIN_GET_DIRECTION_STATUS+0x42>
 1e4:	8c 81       	ldd	r24, Y+4	; 0x04
 1e6:	9d 81       	ldd	r25, Y+5	; 0x05
 1e8:	00 97       	sbiw	r24, 0x00	; 0
 1ea:	61 f0       	breq	.+24     	; 0x204 <GPIO_PIN_GET_DIRECTION_STATUS+0x42>
 1ec:	ea 81       	ldd	r30, Y+2	; 0x02
 1ee:	fb 81       	ldd	r31, Y+3	; 0x03
 1f0:	80 81       	ld	r24, Z
 1f2:	86 95       	lsr	r24
 1f4:	86 95       	lsr	r24
 1f6:	86 95       	lsr	r24
 1f8:	87 70       	andi	r24, 0x07	; 7
 1fa:	88 2f       	mov	r24, r24
 1fc:	90 e0       	ldi	r25, 0x00	; 0
 1fe:	88 30       	cpi	r24, 0x08	; 8
 200:	91 05       	cpc	r25, r1
 202:	14 f0       	brlt	.+4      	; 0x208 <GPIO_PIN_GET_DIRECTION_STATUS+0x46>
        ret = E_NOT_OK;
 204:	19 82       	std	Y+1, r1	; 0x01
 206:	25 c0       	rjmp	.+74     	; 0x252 <GPIO_PIN_GET_DIRECTION_STATUS+0x90>
    }
    else{
        *direction_status = READ_BIT(*DDR_registers[_pin_config->port], _pin_config->pin);
 208:	ea 81       	ldd	r30, Y+2	; 0x02
 20a:	fb 81       	ldd	r31, Y+3	; 0x03
 20c:	80 81       	ld	r24, Z
 20e:	87 70       	andi	r24, 0x07	; 7
 210:	88 2f       	mov	r24, r24
 212:	90 e0       	ldi	r25, 0x00	; 0
 214:	88 0f       	add	r24, r24
 216:	99 1f       	adc	r25, r25
 218:	fc 01       	movw	r30, r24
 21a:	e0 5a       	subi	r30, 0xA0	; 160
 21c:	ff 4f       	sbci	r31, 0xFF	; 255
 21e:	01 90       	ld	r0, Z+
 220:	f0 81       	ld	r31, Z
 222:	e0 2d       	mov	r30, r0
 224:	80 81       	ld	r24, Z
 226:	28 2f       	mov	r18, r24
 228:	30 e0       	ldi	r19, 0x00	; 0
 22a:	ea 81       	ldd	r30, Y+2	; 0x02
 22c:	fb 81       	ldd	r31, Y+3	; 0x03
 22e:	80 81       	ld	r24, Z
 230:	86 95       	lsr	r24
 232:	86 95       	lsr	r24
 234:	86 95       	lsr	r24
 236:	87 70       	andi	r24, 0x07	; 7
 238:	88 2f       	mov	r24, r24
 23a:	90 e0       	ldi	r25, 0x00	; 0
 23c:	a9 01       	movw	r20, r18
 23e:	02 c0       	rjmp	.+4      	; 0x244 <GPIO_PIN_GET_DIRECTION_STATUS+0x82>
 240:	55 95       	asr	r21
 242:	47 95       	ror	r20
 244:	8a 95       	dec	r24
 246:	e2 f7       	brpl	.-8      	; 0x240 <GPIO_PIN_GET_DIRECTION_STATUS+0x7e>
 248:	ca 01       	movw	r24, r20
 24a:	81 70       	andi	r24, 0x01	; 1
 24c:	ec 81       	ldd	r30, Y+4	; 0x04
 24e:	fd 81       	ldd	r31, Y+5	; 0x05
 250:	80 83       	st	Z, r24
    }
    return ret;
 252:	89 81       	ldd	r24, Y+1	; 0x01
}
 254:	0f 90       	pop	r0
 256:	0f 90       	pop	r0
 258:	0f 90       	pop	r0
 25a:	0f 90       	pop	r0
 25c:	0f 90       	pop	r0
 25e:	cf 91       	pop	r28
 260:	df 91       	pop	r29
 262:	08 95       	ret

00000264 <GPIO_PIN_WRITE_LOGIC>:
 * @return Status of the function
 *          (E_OK) : The function done successfully
 *          (E_NOT_OK) : The function has issue to perform this action
 */
#if GPIO_PORT_PIN_CONFIGURATIONS==CONFIG_ENABLE
Std_ReturnType GPIO_PIN_WRITE_LOGIC(const pin_config_t *_pin_config, logic_t logic){
 264:	df 93       	push	r29
 266:	cf 93       	push	r28
 268:	00 d0       	rcall	.+0      	; 0x26a <GPIO_PIN_WRITE_LOGIC+0x6>
 26a:	00 d0       	rcall	.+0      	; 0x26c <GPIO_PIN_WRITE_LOGIC+0x8>
 26c:	00 d0       	rcall	.+0      	; 0x26e <GPIO_PIN_WRITE_LOGIC+0xa>
 26e:	cd b7       	in	r28, 0x3d	; 61
 270:	de b7       	in	r29, 0x3e	; 62
 272:	9b 83       	std	Y+3, r25	; 0x03
 274:	8a 83       	std	Y+2, r24	; 0x02
 276:	6c 83       	std	Y+4, r22	; 0x04
    Std_ReturnType ret = E_OK;
 278:	81 e0       	ldi	r24, 0x01	; 1
 27a:	89 83       	std	Y+1, r24	; 0x01
    if(NULL == _pin_config || _pin_config->pin > PORT_PIN_MAX_NUMBER-1){
 27c:	8a 81       	ldd	r24, Y+2	; 0x02
 27e:	9b 81       	ldd	r25, Y+3	; 0x03
 280:	00 97       	sbiw	r24, 0x00	; 0
 282:	61 f0       	breq	.+24     	; 0x29c <GPIO_PIN_WRITE_LOGIC+0x38>
 284:	ea 81       	ldd	r30, Y+2	; 0x02
 286:	fb 81       	ldd	r31, Y+3	; 0x03
 288:	80 81       	ld	r24, Z
 28a:	86 95       	lsr	r24
 28c:	86 95       	lsr	r24
 28e:	86 95       	lsr	r24
 290:	87 70       	andi	r24, 0x07	; 7
 292:	88 2f       	mov	r24, r24
 294:	90 e0       	ldi	r25, 0x00	; 0
 296:	88 30       	cpi	r24, 0x08	; 8
 298:	91 05       	cpc	r25, r1
 29a:	14 f0       	brlt	.+4      	; 0x2a0 <GPIO_PIN_WRITE_LOGIC+0x3c>
        ret = E_NOT_OK;
 29c:	19 82       	std	Y+1, r1	; 0x01
 29e:	73 c0       	rjmp	.+230    	; 0x386 <GPIO_PIN_WRITE_LOGIC+0x122>
    }
    else{
        switch(logic){
 2a0:	8c 81       	ldd	r24, Y+4	; 0x04
 2a2:	28 2f       	mov	r18, r24
 2a4:	30 e0       	ldi	r19, 0x00	; 0
 2a6:	3e 83       	std	Y+6, r19	; 0x06
 2a8:	2d 83       	std	Y+5, r18	; 0x05
 2aa:	8d 81       	ldd	r24, Y+5	; 0x05
 2ac:	9e 81       	ldd	r25, Y+6	; 0x06
 2ae:	00 97       	sbiw	r24, 0x00	; 0
 2b0:	31 f0       	breq	.+12     	; 0x2be <GPIO_PIN_WRITE_LOGIC+0x5a>
 2b2:	2d 81       	ldd	r18, Y+5	; 0x05
 2b4:	3e 81       	ldd	r19, Y+6	; 0x06
 2b6:	21 30       	cpi	r18, 0x01	; 1
 2b8:	31 05       	cpc	r19, r1
 2ba:	99 f1       	breq	.+102    	; 0x322 <GPIO_PIN_WRITE_LOGIC+0xbe>
 2bc:	63 c0       	rjmp	.+198    	; 0x384 <GPIO_PIN_WRITE_LOGIC+0x120>
            case GPIO_LOW :
                CLEAR_BIT(*PORT_registers[_pin_config->port], _pin_config->pin);
 2be:	ea 81       	ldd	r30, Y+2	; 0x02
 2c0:	fb 81       	ldd	r31, Y+3	; 0x03
 2c2:	80 81       	ld	r24, Z
 2c4:	87 70       	andi	r24, 0x07	; 7
 2c6:	88 2f       	mov	r24, r24
 2c8:	90 e0       	ldi	r25, 0x00	; 0
 2ca:	88 0f       	add	r24, r24
 2cc:	99 1f       	adc	r25, r25
 2ce:	fc 01       	movw	r30, r24
 2d0:	e8 59       	subi	r30, 0x98	; 152
 2d2:	ff 4f       	sbci	r31, 0xFF	; 255
 2d4:	a0 81       	ld	r26, Z
 2d6:	b1 81       	ldd	r27, Z+1	; 0x01
 2d8:	ea 81       	ldd	r30, Y+2	; 0x02
 2da:	fb 81       	ldd	r31, Y+3	; 0x03
 2dc:	80 81       	ld	r24, Z
 2de:	87 70       	andi	r24, 0x07	; 7
 2e0:	88 2f       	mov	r24, r24
 2e2:	90 e0       	ldi	r25, 0x00	; 0
 2e4:	88 0f       	add	r24, r24
 2e6:	99 1f       	adc	r25, r25
 2e8:	fc 01       	movw	r30, r24
 2ea:	e8 59       	subi	r30, 0x98	; 152
 2ec:	ff 4f       	sbci	r31, 0xFF	; 255
 2ee:	01 90       	ld	r0, Z+
 2f0:	f0 81       	ld	r31, Z
 2f2:	e0 2d       	mov	r30, r0
 2f4:	80 81       	ld	r24, Z
 2f6:	48 2f       	mov	r20, r24
 2f8:	ea 81       	ldd	r30, Y+2	; 0x02
 2fa:	fb 81       	ldd	r31, Y+3	; 0x03
 2fc:	80 81       	ld	r24, Z
 2fe:	86 95       	lsr	r24
 300:	86 95       	lsr	r24
 302:	86 95       	lsr	r24
 304:	87 70       	andi	r24, 0x07	; 7
 306:	28 2f       	mov	r18, r24
 308:	30 e0       	ldi	r19, 0x00	; 0
 30a:	81 e0       	ldi	r24, 0x01	; 1
 30c:	90 e0       	ldi	r25, 0x00	; 0
 30e:	02 2e       	mov	r0, r18
 310:	02 c0       	rjmp	.+4      	; 0x316 <GPIO_PIN_WRITE_LOGIC+0xb2>
 312:	88 0f       	add	r24, r24
 314:	99 1f       	adc	r25, r25
 316:	0a 94       	dec	r0
 318:	e2 f7       	brpl	.-8      	; 0x312 <GPIO_PIN_WRITE_LOGIC+0xae>
 31a:	80 95       	com	r24
 31c:	84 23       	and	r24, r20
 31e:	8c 93       	st	X, r24
 320:	32 c0       	rjmp	.+100    	; 0x386 <GPIO_PIN_WRITE_LOGIC+0x122>
                break;
            case GPIO_HIGH :
                SET_BIT(*PORT_registers[_pin_config->port], _pin_config->pin);
 322:	ea 81       	ldd	r30, Y+2	; 0x02
 324:	fb 81       	ldd	r31, Y+3	; 0x03
 326:	80 81       	ld	r24, Z
 328:	87 70       	andi	r24, 0x07	; 7
 32a:	88 2f       	mov	r24, r24
 32c:	90 e0       	ldi	r25, 0x00	; 0
 32e:	88 0f       	add	r24, r24
 330:	99 1f       	adc	r25, r25
 332:	fc 01       	movw	r30, r24
 334:	e8 59       	subi	r30, 0x98	; 152
 336:	ff 4f       	sbci	r31, 0xFF	; 255
 338:	a0 81       	ld	r26, Z
 33a:	b1 81       	ldd	r27, Z+1	; 0x01
 33c:	ea 81       	ldd	r30, Y+2	; 0x02
 33e:	fb 81       	ldd	r31, Y+3	; 0x03
 340:	80 81       	ld	r24, Z
 342:	87 70       	andi	r24, 0x07	; 7
 344:	88 2f       	mov	r24, r24
 346:	90 e0       	ldi	r25, 0x00	; 0
 348:	88 0f       	add	r24, r24
 34a:	99 1f       	adc	r25, r25
 34c:	fc 01       	movw	r30, r24
 34e:	e8 59       	subi	r30, 0x98	; 152
 350:	ff 4f       	sbci	r31, 0xFF	; 255
 352:	01 90       	ld	r0, Z+
 354:	f0 81       	ld	r31, Z
 356:	e0 2d       	mov	r30, r0
 358:	80 81       	ld	r24, Z
 35a:	48 2f       	mov	r20, r24
 35c:	ea 81       	ldd	r30, Y+2	; 0x02
 35e:	fb 81       	ldd	r31, Y+3	; 0x03
 360:	80 81       	ld	r24, Z
 362:	86 95       	lsr	r24
 364:	86 95       	lsr	r24
 366:	86 95       	lsr	r24
 368:	87 70       	andi	r24, 0x07	; 7
 36a:	28 2f       	mov	r18, r24
 36c:	30 e0       	ldi	r19, 0x00	; 0
 36e:	81 e0       	ldi	r24, 0x01	; 1
 370:	90 e0       	ldi	r25, 0x00	; 0
 372:	02 2e       	mov	r0, r18
 374:	02 c0       	rjmp	.+4      	; 0x37a <GPIO_PIN_WRITE_LOGIC+0x116>
 376:	88 0f       	add	r24, r24
 378:	99 1f       	adc	r25, r25
 37a:	0a 94       	dec	r0
 37c:	e2 f7       	brpl	.-8      	; 0x376 <GPIO_PIN_WRITE_LOGIC+0x112>
 37e:	84 2b       	or	r24, r20
 380:	8c 93       	st	X, r24
 382:	01 c0       	rjmp	.+2      	; 0x386 <GPIO_PIN_WRITE_LOGIC+0x122>
                break;
            default : ret = E_NOT_OK;
 384:	19 82       	std	Y+1, r1	; 0x01
        }
    }
    return ret;
 386:	89 81       	ldd	r24, Y+1	; 0x01
}
 388:	26 96       	adiw	r28, 0x06	; 6
 38a:	0f b6       	in	r0, 0x3f	; 63
 38c:	f8 94       	cli
 38e:	de bf       	out	0x3e, r29	; 62
 390:	0f be       	out	0x3f, r0	; 63
 392:	cd bf       	out	0x3d, r28	; 61
 394:	cf 91       	pop	r28
 396:	df 91       	pop	r29
 398:	08 95       	ret

0000039a <GPIO_PIN_READ_LOGIC>:
 * @return Status of the function
 *          (E_OK) : The function done successfully
 *          (E_NOT_OK) : The function has issue to perform this action
 */
#if GPIO_PORT_PIN_CONFIGURATIONS==CONFIG_ENABLE
Std_ReturnType GPIO_PIN_READ_LOGIC(const pin_config_t *_pin_config, logic_t *logic){
 39a:	df 93       	push	r29
 39c:	cf 93       	push	r28
 39e:	00 d0       	rcall	.+0      	; 0x3a0 <GPIO_PIN_READ_LOGIC+0x6>
 3a0:	00 d0       	rcall	.+0      	; 0x3a2 <GPIO_PIN_READ_LOGIC+0x8>
 3a2:	0f 92       	push	r0
 3a4:	cd b7       	in	r28, 0x3d	; 61
 3a6:	de b7       	in	r29, 0x3e	; 62
 3a8:	9b 83       	std	Y+3, r25	; 0x03
 3aa:	8a 83       	std	Y+2, r24	; 0x02
 3ac:	7d 83       	std	Y+5, r23	; 0x05
 3ae:	6c 83       	std	Y+4, r22	; 0x04
    Std_ReturnType ret = E_OK;
 3b0:	81 e0       	ldi	r24, 0x01	; 1
 3b2:	89 83       	std	Y+1, r24	; 0x01
    if(NULL == _pin_config || NULL == logic || _pin_config->pin > PORT_PIN_MAX_NUMBER-1){
 3b4:	8a 81       	ldd	r24, Y+2	; 0x02
 3b6:	9b 81       	ldd	r25, Y+3	; 0x03
 3b8:	00 97       	sbiw	r24, 0x00	; 0
 3ba:	81 f0       	breq	.+32     	; 0x3dc <GPIO_PIN_READ_LOGIC+0x42>
 3bc:	8c 81       	ldd	r24, Y+4	; 0x04
 3be:	9d 81       	ldd	r25, Y+5	; 0x05
 3c0:	00 97       	sbiw	r24, 0x00	; 0
 3c2:	61 f0       	breq	.+24     	; 0x3dc <GPIO_PIN_READ_LOGIC+0x42>
 3c4:	ea 81       	ldd	r30, Y+2	; 0x02
 3c6:	fb 81       	ldd	r31, Y+3	; 0x03
 3c8:	80 81       	ld	r24, Z
 3ca:	86 95       	lsr	r24
 3cc:	86 95       	lsr	r24
 3ce:	86 95       	lsr	r24
 3d0:	87 70       	andi	r24, 0x07	; 7
 3d2:	88 2f       	mov	r24, r24
 3d4:	90 e0       	ldi	r25, 0x00	; 0
 3d6:	88 30       	cpi	r24, 0x08	; 8
 3d8:	91 05       	cpc	r25, r1
 3da:	14 f0       	brlt	.+4      	; 0x3e0 <GPIO_PIN_READ_LOGIC+0x46>
        ret = E_NOT_OK;
 3dc:	19 82       	std	Y+1, r1	; 0x01
 3de:	25 c0       	rjmp	.+74     	; 0x42a <GPIO_PIN_READ_LOGIC+0x90>
    }
    else{
        *logic = READ_BIT(*PIN_registers[_pin_config->port], _pin_config->pin);
 3e0:	ea 81       	ldd	r30, Y+2	; 0x02
 3e2:	fb 81       	ldd	r31, Y+3	; 0x03
 3e4:	80 81       	ld	r24, Z
 3e6:	87 70       	andi	r24, 0x07	; 7
 3e8:	88 2f       	mov	r24, r24
 3ea:	90 e0       	ldi	r25, 0x00	; 0
 3ec:	88 0f       	add	r24, r24
 3ee:	99 1f       	adc	r25, r25
 3f0:	fc 01       	movw	r30, r24
 3f2:	e0 59       	subi	r30, 0x90	; 144
 3f4:	ff 4f       	sbci	r31, 0xFF	; 255
 3f6:	01 90       	ld	r0, Z+
 3f8:	f0 81       	ld	r31, Z
 3fa:	e0 2d       	mov	r30, r0
 3fc:	80 81       	ld	r24, Z
 3fe:	28 2f       	mov	r18, r24
 400:	30 e0       	ldi	r19, 0x00	; 0
 402:	ea 81       	ldd	r30, Y+2	; 0x02
 404:	fb 81       	ldd	r31, Y+3	; 0x03
 406:	80 81       	ld	r24, Z
 408:	86 95       	lsr	r24
 40a:	86 95       	lsr	r24
 40c:	86 95       	lsr	r24
 40e:	87 70       	andi	r24, 0x07	; 7
 410:	88 2f       	mov	r24, r24
 412:	90 e0       	ldi	r25, 0x00	; 0
 414:	a9 01       	movw	r20, r18
 416:	02 c0       	rjmp	.+4      	; 0x41c <GPIO_PIN_READ_LOGIC+0x82>
 418:	55 95       	asr	r21
 41a:	47 95       	ror	r20
 41c:	8a 95       	dec	r24
 41e:	e2 f7       	brpl	.-8      	; 0x418 <GPIO_PIN_READ_LOGIC+0x7e>
 420:	ca 01       	movw	r24, r20
 422:	81 70       	andi	r24, 0x01	; 1
 424:	ec 81       	ldd	r30, Y+4	; 0x04
 426:	fd 81       	ldd	r31, Y+5	; 0x05
 428:	80 83       	st	Z, r24
    }
    return ret;
 42a:	89 81       	ldd	r24, Y+1	; 0x01
}
 42c:	0f 90       	pop	r0
 42e:	0f 90       	pop	r0
 430:	0f 90       	pop	r0
 432:	0f 90       	pop	r0
 434:	0f 90       	pop	r0
 436:	cf 91       	pop	r28
 438:	df 91       	pop	r29
 43a:	08 95       	ret

0000043c <GPIO_PIN_TOGGLE_LOGIC>:
 * @return Status of the function
 *          (E_OK) : The function done successfully
 *          (E_NOT_OK) : The function has issue to perform this action
 */
#if GPIO_PORT_PIN_CONFIGURATIONS==CONFIG_ENABLE
Std_ReturnType GPIO_PIN_TOGGLE_LOGIC(const pin_config_t *_pin_config){
 43c:	df 93       	push	r29
 43e:	cf 93       	push	r28
 440:	00 d0       	rcall	.+0      	; 0x442 <GPIO_PIN_TOGGLE_LOGIC+0x6>
 442:	0f 92       	push	r0
 444:	cd b7       	in	r28, 0x3d	; 61
 446:	de b7       	in	r29, 0x3e	; 62
 448:	9b 83       	std	Y+3, r25	; 0x03
 44a:	8a 83       	std	Y+2, r24	; 0x02
    Std_ReturnType ret = E_OK;
 44c:	81 e0       	ldi	r24, 0x01	; 1
 44e:	89 83       	std	Y+1, r24	; 0x01
    if(NULL == _pin_config || _pin_config->pin > PORT_PIN_MAX_NUMBER-1){
 450:	8a 81       	ldd	r24, Y+2	; 0x02
 452:	9b 81       	ldd	r25, Y+3	; 0x03
 454:	00 97       	sbiw	r24, 0x00	; 0
 456:	61 f0       	breq	.+24     	; 0x470 <__stack+0x11>
 458:	ea 81       	ldd	r30, Y+2	; 0x02
 45a:	fb 81       	ldd	r31, Y+3	; 0x03
 45c:	80 81       	ld	r24, Z
 45e:	86 95       	lsr	r24
 460:	86 95       	lsr	r24
 462:	86 95       	lsr	r24
 464:	87 70       	andi	r24, 0x07	; 7
 466:	88 2f       	mov	r24, r24
 468:	90 e0       	ldi	r25, 0x00	; 0
 46a:	88 30       	cpi	r24, 0x08	; 8
 46c:	91 05       	cpc	r25, r1
 46e:	14 f0       	brlt	.+4      	; 0x474 <__stack+0x15>
        ret = E_NOT_OK;
 470:	19 82       	std	Y+1, r1	; 0x01
 472:	30 c0       	rjmp	.+96     	; 0x4d4 <__stack+0x75>
    }
    else{
        TOGGLE_BIT(*PORT_registers[_pin_config->port], _pin_config->pin);
 474:	ea 81       	ldd	r30, Y+2	; 0x02
 476:	fb 81       	ldd	r31, Y+3	; 0x03
 478:	80 81       	ld	r24, Z
 47a:	87 70       	andi	r24, 0x07	; 7
 47c:	88 2f       	mov	r24, r24
 47e:	90 e0       	ldi	r25, 0x00	; 0
 480:	88 0f       	add	r24, r24
 482:	99 1f       	adc	r25, r25
 484:	fc 01       	movw	r30, r24
 486:	e8 59       	subi	r30, 0x98	; 152
 488:	ff 4f       	sbci	r31, 0xFF	; 255
 48a:	a0 81       	ld	r26, Z
 48c:	b1 81       	ldd	r27, Z+1	; 0x01
 48e:	ea 81       	ldd	r30, Y+2	; 0x02
 490:	fb 81       	ldd	r31, Y+3	; 0x03
 492:	80 81       	ld	r24, Z
 494:	87 70       	andi	r24, 0x07	; 7
 496:	88 2f       	mov	r24, r24
 498:	90 e0       	ldi	r25, 0x00	; 0
 49a:	88 0f       	add	r24, r24
 49c:	99 1f       	adc	r25, r25
 49e:	fc 01       	movw	r30, r24
 4a0:	e8 59       	subi	r30, 0x98	; 152
 4a2:	ff 4f       	sbci	r31, 0xFF	; 255
 4a4:	01 90       	ld	r0, Z+
 4a6:	f0 81       	ld	r31, Z
 4a8:	e0 2d       	mov	r30, r0
 4aa:	80 81       	ld	r24, Z
 4ac:	48 2f       	mov	r20, r24
 4ae:	ea 81       	ldd	r30, Y+2	; 0x02
 4b0:	fb 81       	ldd	r31, Y+3	; 0x03
 4b2:	80 81       	ld	r24, Z
 4b4:	86 95       	lsr	r24
 4b6:	86 95       	lsr	r24
 4b8:	86 95       	lsr	r24
 4ba:	87 70       	andi	r24, 0x07	; 7
 4bc:	28 2f       	mov	r18, r24
 4be:	30 e0       	ldi	r19, 0x00	; 0
 4c0:	81 e0       	ldi	r24, 0x01	; 1
 4c2:	90 e0       	ldi	r25, 0x00	; 0
 4c4:	02 2e       	mov	r0, r18
 4c6:	02 c0       	rjmp	.+4      	; 0x4cc <__stack+0x6d>
 4c8:	88 0f       	add	r24, r24
 4ca:	99 1f       	adc	r25, r25
 4cc:	0a 94       	dec	r0
 4ce:	e2 f7       	brpl	.-8      	; 0x4c8 <__stack+0x69>
 4d0:	84 27       	eor	r24, r20
 4d2:	8c 93       	st	X, r24
    }
    return ret;
 4d4:	89 81       	ldd	r24, Y+1	; 0x01
}
 4d6:	0f 90       	pop	r0
 4d8:	0f 90       	pop	r0
 4da:	0f 90       	pop	r0
 4dc:	cf 91       	pop	r28
 4de:	df 91       	pop	r29
 4e0:	08 95       	ret

000004e2 <GPIO_PIN_INIT>:
 * @return Status of the function
 *          (E_OK) : The function done successfully
 *          (E_NOT_OK) : The function has issue to perform this action
 */
#if GPIO_PORT_PIN_CONFIGURATIONS==CONFIG_ENABLE
Std_ReturnType GPIO_PIN_INIT(const pin_config_t *_pin_config){
 4e2:	df 93       	push	r29
 4e4:	cf 93       	push	r28
 4e6:	00 d0       	rcall	.+0      	; 0x4e8 <GPIO_PIN_INIT+0x6>
 4e8:	0f 92       	push	r0
 4ea:	cd b7       	in	r28, 0x3d	; 61
 4ec:	de b7       	in	r29, 0x3e	; 62
 4ee:	9b 83       	std	Y+3, r25	; 0x03
 4f0:	8a 83       	std	Y+2, r24	; 0x02
    Std_ReturnType ret = E_OK;
 4f2:	81 e0       	ldi	r24, 0x01	; 1
 4f4:	89 83       	std	Y+1, r24	; 0x01
    if(NULL == _pin_config || _pin_config->pin > PORT_PIN_MAX_NUMBER-1){
 4f6:	8a 81       	ldd	r24, Y+2	; 0x02
 4f8:	9b 81       	ldd	r25, Y+3	; 0x03
 4fa:	00 97       	sbiw	r24, 0x00	; 0
 4fc:	61 f0       	breq	.+24     	; 0x516 <GPIO_PIN_INIT+0x34>
 4fe:	ea 81       	ldd	r30, Y+2	; 0x02
 500:	fb 81       	ldd	r31, Y+3	; 0x03
 502:	80 81       	ld	r24, Z
 504:	86 95       	lsr	r24
 506:	86 95       	lsr	r24
 508:	86 95       	lsr	r24
 50a:	87 70       	andi	r24, 0x07	; 7
 50c:	88 2f       	mov	r24, r24
 50e:	90 e0       	ldi	r25, 0x00	; 0
 510:	88 30       	cpi	r24, 0x08	; 8
 512:	91 05       	cpc	r25, r1
 514:	14 f0       	brlt	.+4      	; 0x51a <GPIO_PIN_INIT+0x38>
        ret = E_NOT_OK;
 516:	19 82       	std	Y+1, r1	; 0x01
 518:	12 c0       	rjmp	.+36     	; 0x53e <GPIO_PIN_INIT+0x5c>
    }
    else{
        ret = GPIO_PIN_DIRECTION_INIT(_pin_config);
 51a:	8a 81       	ldd	r24, Y+2	; 0x02
 51c:	9b 81       	ldd	r25, Y+3	; 0x03
 51e:	0e 94 41 00 	call	0x82	; 0x82 <GPIO_PIN_DIRECTION_INIT>
 522:	89 83       	std	Y+1, r24	; 0x01
        ret = GPIO_PIN_WRITE_LOGIC(_pin_config, _pin_config->logic);
 524:	ea 81       	ldd	r30, Y+2	; 0x02
 526:	fb 81       	ldd	r31, Y+3	; 0x03
 528:	80 81       	ld	r24, Z
 52a:	88 1f       	adc	r24, r24
 52c:	88 27       	eor	r24, r24
 52e:	88 1f       	adc	r24, r24
 530:	28 2f       	mov	r18, r24
 532:	8a 81       	ldd	r24, Y+2	; 0x02
 534:	9b 81       	ldd	r25, Y+3	; 0x03
 536:	62 2f       	mov	r22, r18
 538:	0e 94 32 01 	call	0x264	; 0x264 <GPIO_PIN_WRITE_LOGIC>
 53c:	89 83       	std	Y+1, r24	; 0x01
    }
    return ret;
 53e:	89 81       	ldd	r24, Y+1	; 0x01
}
 540:	0f 90       	pop	r0
 542:	0f 90       	pop	r0
 544:	0f 90       	pop	r0
 546:	cf 91       	pop	r28
 548:	df 91       	pop	r29
 54a:	08 95       	ret

0000054c <GPIO_PORT_DIRECTION_INIT>:
 * @return Status of the function
 *          (E_OK) : The function done successfully
 *          (E_NOT_OK) : The function has issue to perform this action
 */
#if GPIO_PORT_CONFIGURATIONS==CONFIG_ENABLE
Std_ReturnType GPIO_PORT_DIRECTION_INIT(port_index_t port, uint8 direction){
 54c:	df 93       	push	r29
 54e:	cf 93       	push	r28
 550:	00 d0       	rcall	.+0      	; 0x552 <GPIO_PORT_DIRECTION_INIT+0x6>
 552:	0f 92       	push	r0
 554:	cd b7       	in	r28, 0x3d	; 61
 556:	de b7       	in	r29, 0x3e	; 62
 558:	8a 83       	std	Y+2, r24	; 0x02
 55a:	6b 83       	std	Y+3, r22	; 0x03
    Std_ReturnType ret = E_OK;
 55c:	81 e0       	ldi	r24, 0x01	; 1
 55e:	89 83       	std	Y+1, r24	; 0x01
    if(port > PORT_MAX_NUMBER-1){
 560:	8a 81       	ldd	r24, Y+2	; 0x02
 562:	84 30       	cpi	r24, 0x04	; 4
 564:	10 f0       	brcs	.+4      	; 0x56a <GPIO_PORT_DIRECTION_INIT+0x1e>
        ret = E_NOT_OK;
 566:	19 82       	std	Y+1, r1	; 0x01
 568:	0d c0       	rjmp	.+26     	; 0x584 <GPIO_PORT_DIRECTION_INIT+0x38>
    }
    else{
        *DDR_registers[port] = direction;
 56a:	8a 81       	ldd	r24, Y+2	; 0x02
 56c:	88 2f       	mov	r24, r24
 56e:	90 e0       	ldi	r25, 0x00	; 0
 570:	88 0f       	add	r24, r24
 572:	99 1f       	adc	r25, r25
 574:	fc 01       	movw	r30, r24
 576:	e0 5a       	subi	r30, 0xA0	; 160
 578:	ff 4f       	sbci	r31, 0xFF	; 255
 57a:	01 90       	ld	r0, Z+
 57c:	f0 81       	ld	r31, Z
 57e:	e0 2d       	mov	r30, r0
 580:	8b 81       	ldd	r24, Y+3	; 0x03
 582:	80 83       	st	Z, r24
    }
    return ret;
 584:	89 81       	ldd	r24, Y+1	; 0x01
}
 586:	0f 90       	pop	r0
 588:	0f 90       	pop	r0
 58a:	0f 90       	pop	r0
 58c:	cf 91       	pop	r28
 58e:	df 91       	pop	r29
 590:	08 95       	ret

00000592 <GPIO_PORT_GET_DIRECTION_STATUS>:
 * @return Status of the function
 *          (E_OK) : The function done successfully
 *          (E_NOT_OK) : The function has issue to perform this action
 */
#if GPIO_PORT_CONFIGURATIONS==CONFIG_ENABLE
Std_ReturnType GPIO_PORT_GET_DIRECTION_STATUS(port_index_t port, uint8 *direction_status){
 592:	df 93       	push	r29
 594:	cf 93       	push	r28
 596:	00 d0       	rcall	.+0      	; 0x598 <GPIO_PORT_GET_DIRECTION_STATUS+0x6>
 598:	00 d0       	rcall	.+0      	; 0x59a <GPIO_PORT_GET_DIRECTION_STATUS+0x8>
 59a:	cd b7       	in	r28, 0x3d	; 61
 59c:	de b7       	in	r29, 0x3e	; 62
 59e:	8a 83       	std	Y+2, r24	; 0x02
 5a0:	7c 83       	std	Y+4, r23	; 0x04
 5a2:	6b 83       	std	Y+3, r22	; 0x03
    Std_ReturnType ret = E_OK;
 5a4:	81 e0       	ldi	r24, 0x01	; 1
 5a6:	89 83       	std	Y+1, r24	; 0x01
    if((NULL == direction_status) && (port > PORT_MAX_NUMBER-1)){
 5a8:	8b 81       	ldd	r24, Y+3	; 0x03
 5aa:	9c 81       	ldd	r25, Y+4	; 0x04
 5ac:	00 97       	sbiw	r24, 0x00	; 0
 5ae:	29 f4       	brne	.+10     	; 0x5ba <GPIO_PORT_GET_DIRECTION_STATUS+0x28>
 5b0:	8a 81       	ldd	r24, Y+2	; 0x02
 5b2:	84 30       	cpi	r24, 0x04	; 4
 5b4:	10 f0       	brcs	.+4      	; 0x5ba <GPIO_PORT_GET_DIRECTION_STATUS+0x28>
        ret = E_NOT_OK;
 5b6:	19 82       	std	Y+1, r1	; 0x01
 5b8:	0f c0       	rjmp	.+30     	; 0x5d8 <GPIO_PORT_GET_DIRECTION_STATUS+0x46>
    }
    else{
        *direction_status = *DDR_registers[port];
 5ba:	8a 81       	ldd	r24, Y+2	; 0x02
 5bc:	88 2f       	mov	r24, r24
 5be:	90 e0       	ldi	r25, 0x00	; 0
 5c0:	88 0f       	add	r24, r24
 5c2:	99 1f       	adc	r25, r25
 5c4:	fc 01       	movw	r30, r24
 5c6:	e0 5a       	subi	r30, 0xA0	; 160
 5c8:	ff 4f       	sbci	r31, 0xFF	; 255
 5ca:	01 90       	ld	r0, Z+
 5cc:	f0 81       	ld	r31, Z
 5ce:	e0 2d       	mov	r30, r0
 5d0:	80 81       	ld	r24, Z
 5d2:	eb 81       	ldd	r30, Y+3	; 0x03
 5d4:	fc 81       	ldd	r31, Y+4	; 0x04
 5d6:	80 83       	st	Z, r24
    }
    return ret;
 5d8:	89 81       	ldd	r24, Y+1	; 0x01
}
 5da:	0f 90       	pop	r0
 5dc:	0f 90       	pop	r0
 5de:	0f 90       	pop	r0
 5e0:	0f 90       	pop	r0
 5e2:	cf 91       	pop	r28
 5e4:	df 91       	pop	r29
 5e6:	08 95       	ret

000005e8 <GPIO_PORT_WRITE_LOGIC>:
 * @return Status of the function
 *          (E_OK) : The function done successfully
 *          (E_NOT_OK) : The function has issue to perform this action
 */
#if GPIO_PORT_CONFIGURATIONS==CONFIG_ENABLE
Std_ReturnType GPIO_PORT_WRITE_LOGIC(port_index_t port, uint8 logic){
 5e8:	df 93       	push	r29
 5ea:	cf 93       	push	r28
 5ec:	00 d0       	rcall	.+0      	; 0x5ee <GPIO_PORT_WRITE_LOGIC+0x6>
 5ee:	0f 92       	push	r0
 5f0:	cd b7       	in	r28, 0x3d	; 61
 5f2:	de b7       	in	r29, 0x3e	; 62
 5f4:	8a 83       	std	Y+2, r24	; 0x02
 5f6:	6b 83       	std	Y+3, r22	; 0x03
    Std_ReturnType ret = E_OK;
 5f8:	81 e0       	ldi	r24, 0x01	; 1
 5fa:	89 83       	std	Y+1, r24	; 0x01
    if(port > PORT_MAX_NUMBER-1){
 5fc:	8a 81       	ldd	r24, Y+2	; 0x02
 5fe:	84 30       	cpi	r24, 0x04	; 4
 600:	10 f0       	brcs	.+4      	; 0x606 <GPIO_PORT_WRITE_LOGIC+0x1e>
        ret = E_NOT_OK;
 602:	19 82       	std	Y+1, r1	; 0x01
 604:	0d c0       	rjmp	.+26     	; 0x620 <GPIO_PORT_WRITE_LOGIC+0x38>
    }
    else{
        *PORT_registers[port] = logic;
 606:	8a 81       	ldd	r24, Y+2	; 0x02
 608:	88 2f       	mov	r24, r24
 60a:	90 e0       	ldi	r25, 0x00	; 0
 60c:	88 0f       	add	r24, r24
 60e:	99 1f       	adc	r25, r25
 610:	fc 01       	movw	r30, r24
 612:	e8 59       	subi	r30, 0x98	; 152
 614:	ff 4f       	sbci	r31, 0xFF	; 255
 616:	01 90       	ld	r0, Z+
 618:	f0 81       	ld	r31, Z
 61a:	e0 2d       	mov	r30, r0
 61c:	8b 81       	ldd	r24, Y+3	; 0x03
 61e:	80 83       	st	Z, r24
    }
    return ret;
 620:	89 81       	ldd	r24, Y+1	; 0x01
}
 622:	0f 90       	pop	r0
 624:	0f 90       	pop	r0
 626:	0f 90       	pop	r0
 628:	cf 91       	pop	r28
 62a:	df 91       	pop	r29
 62c:	08 95       	ret

0000062e <GPIO_PORT_READ_LOGIC>:
 * @return Status of the function
 *          (E_OK) : The function done successfully
 *          (E_NOT_OK) : The function has issue to perform this action
 */
#if GPIO_PORT_CONFIGURATIONS==CONFIG_ENABLE
Std_ReturnType GPIO_PORT_READ_LOGIC(port_index_t port, uint8 *logic){
 62e:	df 93       	push	r29
 630:	cf 93       	push	r28
 632:	00 d0       	rcall	.+0      	; 0x634 <GPIO_PORT_READ_LOGIC+0x6>
 634:	00 d0       	rcall	.+0      	; 0x636 <GPIO_PORT_READ_LOGIC+0x8>
 636:	cd b7       	in	r28, 0x3d	; 61
 638:	de b7       	in	r29, 0x3e	; 62
 63a:	8a 83       	std	Y+2, r24	; 0x02
 63c:	7c 83       	std	Y+4, r23	; 0x04
 63e:	6b 83       	std	Y+3, r22	; 0x03
    Std_ReturnType ret = E_OK;
 640:	81 e0       	ldi	r24, 0x01	; 1
 642:	89 83       	std	Y+1, r24	; 0x01
    if((NULL == logic) && (port > PORT_MAX_NUMBER-1)){
 644:	8b 81       	ldd	r24, Y+3	; 0x03
 646:	9c 81       	ldd	r25, Y+4	; 0x04
 648:	00 97       	sbiw	r24, 0x00	; 0
 64a:	29 f4       	brne	.+10     	; 0x656 <GPIO_PORT_READ_LOGIC+0x28>
 64c:	8a 81       	ldd	r24, Y+2	; 0x02
 64e:	84 30       	cpi	r24, 0x04	; 4
 650:	10 f0       	brcs	.+4      	; 0x656 <GPIO_PORT_READ_LOGIC+0x28>
        ret = E_NOT_OK;
 652:	19 82       	std	Y+1, r1	; 0x01
 654:	0f c0       	rjmp	.+30     	; 0x674 <GPIO_PORT_READ_LOGIC+0x46>
    }
    else{
        *logic = *PORT_registers[port];
 656:	8a 81       	ldd	r24, Y+2	; 0x02
 658:	88 2f       	mov	r24, r24
 65a:	90 e0       	ldi	r25, 0x00	; 0
 65c:	88 0f       	add	r24, r24
 65e:	99 1f       	adc	r25, r25
 660:	fc 01       	movw	r30, r24
 662:	e8 59       	subi	r30, 0x98	; 152
 664:	ff 4f       	sbci	r31, 0xFF	; 255
 666:	01 90       	ld	r0, Z+
 668:	f0 81       	ld	r31, Z
 66a:	e0 2d       	mov	r30, r0
 66c:	80 81       	ld	r24, Z
 66e:	eb 81       	ldd	r30, Y+3	; 0x03
 670:	fc 81       	ldd	r31, Y+4	; 0x04
 672:	80 83       	st	Z, r24
    }
    return ret;
 674:	89 81       	ldd	r24, Y+1	; 0x01
}
 676:	0f 90       	pop	r0
 678:	0f 90       	pop	r0
 67a:	0f 90       	pop	r0
 67c:	0f 90       	pop	r0
 67e:	cf 91       	pop	r28
 680:	df 91       	pop	r29
 682:	08 95       	ret

00000684 <GPIO_PORT_TOGGLE_LOGIC>:
 * @return Status of the function
 *          (E_OK) : The function done successfully
 *          (E_NOT_OK) : The function has issue to perform this action
 */
#if GPIO_PORT_CONFIGURATIONS==CONFIG_ENABLE
Std_ReturnType GPIO_PORT_TOGGLE_LOGIC(port_index_t port){
 684:	df 93       	push	r29
 686:	cf 93       	push	r28
 688:	00 d0       	rcall	.+0      	; 0x68a <GPIO_PORT_TOGGLE_LOGIC+0x6>
 68a:	cd b7       	in	r28, 0x3d	; 61
 68c:	de b7       	in	r29, 0x3e	; 62
 68e:	8a 83       	std	Y+2, r24	; 0x02
    Std_ReturnType ret = E_OK;
 690:	81 e0       	ldi	r24, 0x01	; 1
 692:	89 83       	std	Y+1, r24	; 0x01
    if(port > PORT_MAX_NUMBER-1){
 694:	8a 81       	ldd	r24, Y+2	; 0x02
 696:	84 30       	cpi	r24, 0x04	; 4
 698:	10 f0       	brcs	.+4      	; 0x69e <GPIO_PORT_TOGGLE_LOGIC+0x1a>
        ret = E_NOT_OK;
 69a:	19 82       	std	Y+1, r1	; 0x01
 69c:	18 c0       	rjmp	.+48     	; 0x6ce <GPIO_PORT_TOGGLE_LOGIC+0x4a>
    }
    else{
        *PORT_registers[port] ^= PORTC_MASK;
 69e:	8a 81       	ldd	r24, Y+2	; 0x02
 6a0:	88 2f       	mov	r24, r24
 6a2:	90 e0       	ldi	r25, 0x00	; 0
 6a4:	88 0f       	add	r24, r24
 6a6:	99 1f       	adc	r25, r25
 6a8:	fc 01       	movw	r30, r24
 6aa:	e8 59       	subi	r30, 0x98	; 152
 6ac:	ff 4f       	sbci	r31, 0xFF	; 255
 6ae:	a0 81       	ld	r26, Z
 6b0:	b1 81       	ldd	r27, Z+1	; 0x01
 6b2:	8a 81       	ldd	r24, Y+2	; 0x02
 6b4:	88 2f       	mov	r24, r24
 6b6:	90 e0       	ldi	r25, 0x00	; 0
 6b8:	88 0f       	add	r24, r24
 6ba:	99 1f       	adc	r25, r25
 6bc:	fc 01       	movw	r30, r24
 6be:	e8 59       	subi	r30, 0x98	; 152
 6c0:	ff 4f       	sbci	r31, 0xFF	; 255
 6c2:	01 90       	ld	r0, Z+
 6c4:	f0 81       	ld	r31, Z
 6c6:	e0 2d       	mov	r30, r0
 6c8:	80 81       	ld	r24, Z
 6ca:	80 95       	com	r24
 6cc:	8c 93       	st	X, r24
    }
    return ret;
 6ce:	89 81       	ldd	r24, Y+1	; 0x01
}
 6d0:	0f 90       	pop	r0
 6d2:	0f 90       	pop	r0
 6d4:	cf 91       	pop	r28
 6d6:	df 91       	pop	r29
 6d8:	08 95       	ret

000006da <ECU_LAYER_INIT>:
#include "ECU_INIT.h"
#include "../MCAL_LAYER/GPIO/HAL_GPIO.h"
extern pin_config_t led1;


void ECU_LAYER_INIT(void){
 6da:	df 93       	push	r29
 6dc:	cf 93       	push	r28
 6de:	cd b7       	in	r28, 0x3d	; 61
 6e0:	de b7       	in	r29, 0x3e	; 62



}
 6e2:	cf 91       	pop	r28
 6e4:	df 91       	pop	r29
 6e6:	08 95       	ret

000006e8 <main>:
		.direction = GPIO_DIRECTION_OUTPUT,
		.logic = GPIO_HIGH
};


int main(){
 6e8:	df 93       	push	r29
 6ea:	cf 93       	push	r28
 6ec:	0f 92       	push	r0
 6ee:	cd b7       	in	r28, 0x3d	; 61
 6f0:	de b7       	in	r29, 0x3e	; 62
	Std_ReturnType ret = E_OK;
 6f2:	81 e0       	ldi	r24, 0x01	; 1
 6f4:	89 83       	std	Y+1, r24	; 0x01

	application_init();
 6f6:	0e 94 7e 03 	call	0x6fc	; 0x6fc <application_init>
 6fa:	ff cf       	rjmp	.-2      	; 0x6fa <main+0x12>

000006fc <application_init>:

	return 0;
}


void application_init(void){
 6fc:	df 93       	push	r29
 6fe:	cf 93       	push	r28
 700:	0f 92       	push	r0
 702:	cd b7       	in	r28, 0x3d	; 61
 704:	de b7       	in	r29, 0x3e	; 62
	Std_ReturnType ret = E_OK;
 706:	81 e0       	ldi	r24, 0x01	; 1
 708:	89 83       	std	Y+1, r24	; 0x01
	ECU_LAYER_INIT();
 70a:	0e 94 6d 03 	call	0x6da	; 0x6da <ECU_LAYER_INIT>
	ret = GPIO_PIN_INIT(&led1);
 70e:	88 e7       	ldi	r24, 0x78	; 120
 710:	90 e0       	ldi	r25, 0x00	; 0
 712:	0e 94 71 02 	call	0x4e2	; 0x4e2 <GPIO_PIN_INIT>
 716:	89 83       	std	Y+1, r24	; 0x01


}
 718:	0f 90       	pop	r0
 71a:	cf 91       	pop	r28
 71c:	df 91       	pop	r29
 71e:	08 95       	ret

00000720 <_exit>:
 720:	f8 94       	cli

00000722 <__stop_program>:
 722:	ff cf       	rjmp	.-2      	; 0x722 <__stop_program>
