{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1729626937390 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1729626937390 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "niosadc 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"niosadc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1729626937457 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1729626937509 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1729626937509 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ativiade5_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_n0o1:auto_generated\|ram_block1a1 " "Atom \"ativiade5_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_n0o1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1729626937589 "|ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_n0o1:auto_generated|ram_block1a1"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1729626937589 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1729626937971 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1729626938045 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "eth_tse_0_mac_gmii_connection_gmii_tx_d\[2\] PIN_H26 " "Can't place node \"eth_tse_0_mac_gmii_connection_gmii_tx_d\[2\]\" -- illegal location assignment PIN_H26" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { eth_tse_0_mac_gmii_connection_gmii_tx_d[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_tse_0_mac_gmii_connection_gmii_tx_d\[2\]" } } } } { "atividade5/synthesis/ativiade5.vhd" "" { Text "C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/ativiade5.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joaod/Documents/2024.2/phi/Atividade 5/" { { 0 { 0 ""} 0 806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1729626938424 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "spi_0_external_SCLK PIN_H21 " "Can't place node \"spi_0_external_SCLK\" -- illegal location assignment PIN_H21" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { spi_0_external_SCLK } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi_0_external_SCLK" } } } } { "atividade5/synthesis/ativiade5.vhd" "" { Text "C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/ativiade5.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joaod/Documents/2024.2/phi/Atividade 5/" { { 0 { 0 ""} 0 878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1729626938425 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "spi_0_external_SS_n PIN_J21 " "Can't place node \"spi_0_external_SS_n\" -- illegal location assignment PIN_J21" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { spi_0_external_SS_n } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi_0_external_SS_n" } } } } { "atividade5/synthesis/ativiade5.vhd" "" { Text "C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/ativiade5.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joaod/Documents/2024.2/phi/Atividade 5/" { { 0 { 0 ""} 0 879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1729626938425 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "reset_controller_0_reset_in0_reset PIN_M24 " "Can't place node \"reset_controller_0_reset_in0_reset\" -- illegal location assignment PIN_M24" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { reset_controller_0_reset_in0_reset } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_controller_0_reset_in0_reset" } } } } { "atividade5/synthesis/ativiade5.vhd" "" { Text "C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/ativiade5.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joaod/Documents/2024.2/phi/Atividade 5/" { { 0 { 0 ""} 0 875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1729626938425 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "eth_tse_0_mac_gmii_connection_gmii_rx_d\[3\] PIN_E26 " "Can't place node \"eth_tse_0_mac_gmii_connection_gmii_rx_d\[3\]\" -- illegal location assignment PIN_E26" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { eth_tse_0_mac_gmii_connection_gmii_rx_d[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_tse_0_mac_gmii_connection_gmii_rx_d\[3\]" } } } } { "atividade5/synthesis/ativiade5.vhd" "" { Text "C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/ativiade5.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joaod/Documents/2024.2/phi/Atividade 5/" { { 0 { 0 ""} 0 799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1729626938425 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "eth_tse_0_mac_gmii_connection_gmii_rx_d\[1\] PIN_C26 " "Can't place node \"eth_tse_0_mac_gmii_connection_gmii_rx_d\[1\]\" -- illegal location assignment PIN_C26" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { eth_tse_0_mac_gmii_connection_gmii_rx_d[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_tse_0_mac_gmii_connection_gmii_rx_d\[1\]" } } } } { "atividade5/synthesis/ativiade5.vhd" "" { Text "C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/ativiade5.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joaod/Documents/2024.2/phi/Atividade 5/" { { 0 { 0 ""} 0 797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1729626938426 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729626938426 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1729626942980 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1729626942981 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 7 s 4 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 7 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5124 " "Peak virtual memory: 5124 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729626943497 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 22 16:55:43 2024 " "Processing ended: Tue Oct 22 16:55:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729626943497 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729626943497 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729626943497 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1729626943497 ""}
