
*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2014.2 (64-bit)
  **** SW Build 932637 on Wed Jun 11 13:30:22 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
Command: open_checkpoint E:/class/Project/project_2/project_2.runs/impl_1/system_wrapper.dcp
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - F:/software/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - F:/software/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - F:/software/Vivado/2014.2/data/boards/board_parts/zynq/zc706/0.9/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - F:/software/Vivado/2014.2/data/boards/board_parts/zynq/zc706/1.0/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from F:/software/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from F:/software/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from F:/software/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from F:/software/Vivado/2014.2/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from F:/software/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from F:/software/Vivado/2014.2/data\./parts/xilinx/zynq/IOStandards.xml
Parsing XDC File [E:/class/Project/project_2/project_2.runs/impl_1/.Xil/Vivado-4132-Samsung-PC/dcp/system_wrapper_board.xdc]
Finished Parsing XDC File [E:/class/Project/project_2/project_2.runs/impl_1/.Xil/Vivado-4132-Samsung-PC/dcp/system_wrapper_board.xdc]
Parsing XDC File [E:/class/Project/project_2/project_2.runs/impl_1/.Xil/Vivado-4132-Samsung-PC/dcp/system_wrapper_early.xdc]
Finished Parsing XDC File [E:/class/Project/project_2/project_2.runs/impl_1/.Xil/Vivado-4132-Samsung-PC/dcp/system_wrapper_early.xdc]
Parsing XDC File [E:/class/Project/project_2/project_2.runs/impl_1/.Xil/Vivado-4132-Samsung-PC/dcp/system_wrapper.xdc]
Finished Parsing XDC File [E:/class/Project/project_2/project_2.runs/impl_1/.Xil/Vivado-4132-Samsung-PC/dcp/system_wrapper.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 448.832 ; gain = 0.000
Restoring placement.
Restored 139 out of 139 XDEF sites from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 932637
open_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 448.832 ; gain = 277.547
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.468 . Memory (MB): peak = 450.938 ; gain = 2.105
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 257f55c43

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.265 . Memory (MB): peak = 864.934 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 152 cells.
Phase 2 Constant Propagation | Checksum: 1db0d2425

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.998 . Memory (MB): peak = 864.934 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 178 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 198 unconnected cells.
Phase 3 Sweep | Checksum: 15381d67c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 864.934 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 15381d67c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 864.934 ; gain = 0.000
Implement Debug Cores | Checksum: 268aba243
Logic Optimization | Checksum: 268aba243

Starting Power Optimization Task
INFO: [Pwropt 34-132] Will skip clock gating for clocks with period < 3.13 ns.
Ending Power Optimization Task | Checksum: 15381d67c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 864.934 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 864.934 ; gain = 416.102
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.343 . Memory (MB): peak = 864.934 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: c052416e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 864.934 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 864.934 ; gain = 0.000

Phase 2.1.1 Mandatory Logic Optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 864.934 ; gain = 0.000
Phase 2.1.1 Mandatory Logic Optimization | Checksum: 9bfd2107

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.203 . Memory (MB): peak = 864.934 ; gain = 0.000

Phase 2.1.2 Build Super Logic Region (SLR) Database
Phase 2.1.2 Build Super Logic Region (SLR) Database | Checksum: 9bfd2107

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.234 . Memory (MB): peak = 864.934 ; gain = 0.000

Phase 2.1.3 Add Constraints
Phase 2.1.3 Add Constraints | Checksum: 9bfd2107

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.234 . Memory (MB): peak = 864.934 ; gain = 0.000

Phase 2.1.4 Build Shapes/ HD Config

Phase 2.1.4.1 Build Macros
Phase 2.1.4.1 Build Macros | Checksum: 10fc423f2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.749 . Memory (MB): peak = 864.934 ; gain = 0.000
Phase 2.1.4 Build Shapes/ HD Config | Checksum: 10fc423f2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.749 . Memory (MB): peak = 864.934 ; gain = 0.000

Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.5.1 Pre-Place Cells
Phase 2.1.5.1 Pre-Place Cells | Checksum: 9bfd2107

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.780 . Memory (MB): peak = 864.934 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS18
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS18
	FIXED_IO_mio[5] of IOStandard LVCMOS18
	FIXED_IO_mio[4] of IOStandard LVCMOS18
	FIXED_IO_mio[3] of IOStandard LVCMOS18
	FIXED_IO_mio[2] of IOStandard LVCMOS18
	FIXED_IO_mio[1] of IOStandard LVCMOS18
	FIXED_IO_mio[0] of IOStandard LVCMOS18
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.5.2 IO & Clk Clean Up
Phase 2.1.5.2 IO & Clk Clean Up | Checksum: 9bfd2107

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 864.934 ; gain = 0.000

Phase 2.1.5.3 Implementation Feasibility check On IDelay
Phase 2.1.5.3 Implementation Feasibility check On IDelay | Checksum: 9bfd2107

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 864.934 ; gain = 0.000

Phase 2.1.5.4 Commit IO Placement
Phase 2.1.5.4 Commit IO Placement | Checksum: 75f562f1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 864.934 ; gain = 0.000
Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e9bc65dc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 864.934 ; gain = 0.000

Phase 2.1.6 Build Placer Netlist Model

Phase 2.1.6.1 Place Init Design

Phase 2.1.6.1.1 Init Lut Pin Assignment
Phase 2.1.6.1.1 Init Lut Pin Assignment | Checksum: 1e994bc18

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 864.934 ; gain = 0.000

Phase 2.1.6.1.2 Build Clock Data
Phase 2.1.6.1.2 Build Clock Data | Checksum: 18dbca555

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 864.934 ; gain = 0.000

Phase 2.1.6.1.3 setBudgets in placeInitDesign
Phase 2.1.6.1.3 setBudgets in placeInitDesign | Checksum: 156db4793

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 864.934 ; gain = 0.000
Phase 2.1.6.1 Place Init Design | Checksum: 1ccbbff5b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 864.934 ; gain = 0.000
Phase 2.1.6 Build Placer Netlist Model | Checksum: 1ccbbff5b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 864.934 ; gain = 0.000

Phase 2.1.7 Constrain Clocks/Macros

Phase 2.1.7.1 Constrain Global/Regional Clocks
Phase 2.1.7.1 Constrain Global/Regional Clocks | Checksum: 1ccbbff5b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 864.934 ; gain = 0.000
Phase 2.1.7 Constrain Clocks/Macros | Checksum: 1ccbbff5b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 864.934 ; gain = 0.000
Phase 2.1 Placer Initialization Core | Checksum: 1ccbbff5b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 864.934 ; gain = 0.000
Phase 2 Placer Initialization | Checksum: 1ccbbff5b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 864.934 ; gain = 0.000

Phase 3 Global Placement

Phase 3.1 Run Budgeter
Phase 3.1 Run Budgeter | Checksum: 1c0169e95

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 864.934 ; gain = 0.000
Phase 3 Global Placement | Checksum: fb18eead

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 864.934 ; gain = 0.000

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: fb18eead

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 864.934 ; gain = 0.000

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 135825735

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 867.520 ; gain = 2.586

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 154ced453

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 867.520 ; gain = 2.586

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: f4badb1f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 867.660 ; gain = 2.727

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 129e150cb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 867.660 ; gain = 2.727
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 14d0afff6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 869.703 ; gain = 4.770

Phase 4.6 Re-assign LUT pins
Phase 4.6 Re-assign LUT pins | Checksum: 14d0afff6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 869.703 ; gain = 4.770
Phase 4 Detail Placement | Checksum: 14d0afff6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 869.703 ; gain = 4.770

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1e704dc48

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 869.703 ; gain = 4.770

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.076. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 276e73e58

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 870.141 ; gain = 5.207
Phase 5.2 Post Placement Optimization | Checksum: 276e73e58

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 870.141 ; gain = 5.207

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 276e73e58

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 870.141 ; gain = 5.207

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 276e73e58

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 870.141 ; gain = 5.207
Phase 5.4 Placer Reporting | Checksum: 276e73e58

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 870.141 ; gain = 5.207

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 21391de0c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 870.141 ; gain = 5.207
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 21391de0c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 870.141 ; gain = 5.207
Ending Placer Task | Checksum: 164ab39b0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 870.141 ; gain = 5.207
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 870.141 ; gain = 5.207
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.609 . Memory (MB): peak = 870.141 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 877.203 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 521113e4

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 961.340 ; gain = 84.137

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 521113e4

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 961.340 ; gain = 84.137
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: 1665b68c0

Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 972.199 ; gain = 94.996
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.18   | TNS=0      | WHS=-0.145 | THS=-17.7  |

Phase 2 Router Initialization | Checksum: 1665b68c0

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 972.199 ; gain = 94.996

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 71c4c2cf

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 972.199 ; gain = 94.996

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1867d50be

Time (s): cpu = 00:00:40 ; elapsed = 00:00:36 . Memory (MB): peak = 972.199 ; gain = 94.996
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.98   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: aac2875c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:36 . Memory (MB): peak = 972.199 ; gain = 94.996

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 135866324

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 972.199 ; gain = 94.996
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.98   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 4c7e3d46

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 972.199 ; gain = 94.996
Phase 4 Rip-up And Reroute | Checksum: 4c7e3d46

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 972.199 ; gain = 94.996

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 4c7e3d46

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 972.199 ; gain = 94.996
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.98   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 4c7e3d46

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 972.199 ; gain = 94.996

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 4c7e3d46

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 972.199 ; gain = 94.996

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 4c7e3d46

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 972.199 ; gain = 94.996
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.98   | TNS=0      | WHS=0.016  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 4c7e3d46

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 972.199 ; gain = 94.996

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.399352 %
  Global Horizontal Routing Utilization  = 0.600414 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 4c7e3d46

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 972.199 ; gain = 94.996

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 4c7e3d46

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 972.199 ; gain = 94.996

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: c18b2798

Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 972.199 ; gain = 94.996

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.98   | TNS=0      | WHS=0.016  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: c18b2798

Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 972.199 ; gain = 94.996
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: c18b2798

Time (s): cpu = 00:00:00 ; elapsed = 00:00:37 . Memory (MB): peak = 972.199 ; gain = 94.996

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:37 . Memory (MB): peak = 972.199 ; gain = 94.996
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:39 . Memory (MB): peak = 972.199 ; gain = 94.996
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.655 . Memory (MB): peak = 972.199 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/class/Project/project_2/project_2.runs/impl_1/system_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory for users of free Webpack licenses. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 1311.211 ; gain = 330.512
INFO: [Common 17-206] Exiting Vivado at Tue Apr 14 12:56:35 2015...

*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2014.2 (64-bit)
  **** SW Build 932637 on Wed Jun 11 13:30:22 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
Command: open_checkpoint system_wrapper_routed.dcp
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - F:/software/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - F:/software/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - F:/software/Vivado/2014.2/data/boards/board_parts/zynq/zc706/0.9/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - F:/software/Vivado/2014.2/data/boards/board_parts/zynq/zc706/1.0/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from F:/software/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from F:/software/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from F:/software/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from F:/software/Vivado/2014.2/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from F:/software/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from F:/software/Vivado/2014.2/data\./parts/xilinx/zynq/IOStandards.xml
Parsing XDC File [E:/class/Project/project_2/project_2.runs/impl_1/.Xil/Vivado-7212-Samsung-PC/dcp/system_wrapper_board.xdc]
Finished Parsing XDC File [E:/class/Project/project_2/project_2.runs/impl_1/.Xil/Vivado-7212-Samsung-PC/dcp/system_wrapper_board.xdc]
Parsing XDC File [E:/class/Project/project_2/project_2.runs/impl_1/.Xil/Vivado-7212-Samsung-PC/dcp/system_wrapper_early.xdc]
Finished Parsing XDC File [E:/class/Project/project_2/project_2.runs/impl_1/.Xil/Vivado-7212-Samsung-PC/dcp/system_wrapper_early.xdc]
Parsing XDC File [E:/class/Project/project_2/project_2.runs/impl_1/.Xil/Vivado-7212-Samsung-PC/dcp/system_wrapper.xdc]
Finished Parsing XDC File [E:/class/Project/project_2/project_2.runs/impl_1/.Xil/Vivado-7212-Samsung-PC/dcp/system_wrapper.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.390 . Memory (MB): peak = 447.340 ; gain = 0.000
Restoring placement.
Restored 400 out of 400 XDEF sites from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 932637
open_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 448.199 ; gain = 277.328
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory for users of free Webpack licenses. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:01:00 ; elapsed = 00:01:19 . Memory (MB): peak = 798.988 ; gain = 350.789
INFO: [Common 17-206] Exiting Vivado at Tue Apr 14 19:04:35 2015...

*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2014.2 (64-bit)
  **** SW Build 932637 on Wed Jun 11 13:30:22 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
Command: open_checkpoint system_wrapper_routed.dcp
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - F:/software/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - F:/software/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - F:/software/Vivado/2014.2/data/boards/board_parts/zynq/zc706/0.9/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - F:/software/Vivado/2014.2/data/boards/board_parts/zynq/zc706/1.0/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from F:/software/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from F:/software/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from F:/software/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from F:/software/Vivado/2014.2/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from F:/software/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from F:/software/Vivado/2014.2/data\./parts/xilinx/zynq/IOStandards.xml
Parsing XDC File [E:/class/Project/project_2/project_2.runs/impl_1/.Xil/Vivado-6284-Samsung-PC/dcp/system_wrapper_board.xdc]
Finished Parsing XDC File [E:/class/Project/project_2/project_2.runs/impl_1/.Xil/Vivado-6284-Samsung-PC/dcp/system_wrapper_board.xdc]
Parsing XDC File [E:/class/Project/project_2/project_2.runs/impl_1/.Xil/Vivado-6284-Samsung-PC/dcp/system_wrapper_early.xdc]
Finished Parsing XDC File [E:/class/Project/project_2/project_2.runs/impl_1/.Xil/Vivado-6284-Samsung-PC/dcp/system_wrapper_early.xdc]
Parsing XDC File [E:/class/Project/project_2/project_2.runs/impl_1/.Xil/Vivado-6284-Samsung-PC/dcp/system_wrapper.xdc]
Finished Parsing XDC File [E:/class/Project/project_2/project_2.runs/impl_1/.Xil/Vivado-6284-Samsung-PC/dcp/system_wrapper.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.483 . Memory (MB): peak = 447.629 ; gain = 0.000
Restoring placement.
Restored 400 out of 400 XDEF sites from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 932637
open_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 448.570 ; gain = 277.441
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory for users of free Webpack licenses. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:01:08 ; elapsed = 00:01:25 . Memory (MB): peak = 799.594 ; gain = 351.023
INFO: [Common 17-206] Exiting Vivado at Tue Apr 14 19:09:12 2015...
