// Seed: 921107596
module module_0 (
    input supply0 id_0,
    output tri id_1,
    output supply0 id_2,
    input tri id_3,
    output supply0 id_4,
    input tri1 id_5,
    output tri1 id_6
);
  wire id_8 = id_0, id_9, id_10, id_11, id_12;
  wor id_13;
  if (1'd0) assign id_12 = id_13;
  else assign id_9 = 1'b0;
  tri0 id_14 = 1'h0, id_15, id_16;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    output wire id_2,
    input wire id_3,
    output uwire id_4,
    input wor id_5,
    output supply1 id_6,
    output tri0 id_7,
    input uwire id_8,
    output wor id_9,
    output wand id_10
    , id_13,
    input tri id_11
);
  always @(*) begin
    id_9 = id_13;
  end
  module_0(
      id_11, id_7, id_6, id_5, id_2, id_13, id_7
  );
endmodule
