{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622730149215 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622730149215 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 03 22:22:29 2021 " "Processing started: Thu Jun 03 22:22:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622730149215 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730149215 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex03 -c ex03 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex03 -c ex03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730149215 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622730149594 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622730149594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register16.v 1 1 " "Found 1 design units, including 1 entities, in source file register16.v" { { "Info" "ISGN_ENTITY_NAME" "1 register16 " "Found entity 1: register16" {  } { { "register16.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622730157394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730157394 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ex03.v(99) " "Verilog HDL Module Instantiation warning at ex03.v(99): ignored dangling comma in List of Port Connections" {  } { { "ex03.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ex03.v" 99 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1622730157394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex03.v 1 1 " "Found 1 design units, including 1 entities, in source file ex03.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex03 " "Found entity 1: ex03" {  } { { "ex03.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ex03.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622730157404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730157404 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk CPU.v(4) " "Verilog HDL Declaration information at CPU.v(4): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "CPU.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/CPU.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1622730157405 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CPR cpr CPU.v(119) " "Verilog HDL Declaration information at CPU.v(119): object \"CPR\" differs only in case from object \"cpr\" in the same scope" {  } { { "CPU.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/CPU.v" 119 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1622730157405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/CPU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622730157405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730157405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622730157405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730157405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector8.v 1 1 " "Found 1 design units, including 1 entities, in source file selector8.v" { { "Info" "ISGN_ENTITY_NAME" "1 selector8 " "Found entity 1: selector8" {  } { { "selector8.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/selector8.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622730157405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730157405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.bdf" "" { Schematic "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622730157414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730157414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622730157414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730157414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift16 " "Found entity 1: shift16" {  } { { "shift16.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/shift16.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622730157414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730157414 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "complement.v " "Can't analyze file -- file complement.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622730157414 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "union multiplication16.v(16) " "Verilog HDL Declaration warning at multiplication16.v(16): \"union\" is SystemVerilog-2005 keyword" {  } { { "multiplication16.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/multiplication16.v" 16 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1622730157414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplication16.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplication16.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplication16 " "Found entity 1: multiplication16" {  } { { "multiplication16.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/multiplication16.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622730157414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730157414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add1.v 1 1 " "Found 1 design units, including 1 entities, in source file add1.v" { { "Info" "ISGN_ENTITY_NAME" "1 add1 " "Found entity 1: add1" {  } { { "add1.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/add1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622730157414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730157414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiunit.v 1 1 " "Found 1 design units, including 1 entities, in source file multiunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiunit " "Found entity 1: multiunit" {  } { { "multiunit.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/multiunit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622730157425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730157425 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "union multi16row.v(17) " "Verilog HDL Declaration warning at multi16row.v(17): \"union\" is SystemVerilog-2005 keyword" {  } { { "multi16row.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/multi16row.v" 17 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1622730157425 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "multi16row.v(26) " "Verilog HDL Module Instantiation warning at multi16row.v(26): ignored dangling comma in List of Port Connections" {  } { { "multi16row.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/multi16row.v" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1622730157425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi16row.v 1 1 " "Found 1 design units, including 1 entities, in source file multi16row.v" { { "Info" "ISGN_ENTITY_NAME" "1 multi16row " "Found entity 1: multi16row" {  } { { "multi16row.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/multi16row.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622730157425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730157425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nextaddress.v 1 1 " "Found 1 design units, including 1 entities, in source file nextaddress.v" { { "Info" "ISGN_ENTITY_NAME" "1 nextAddress " "Found entity 1: nextAddress" {  } { { "nextAddress.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/nextAddress.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622730157425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730157425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threetoeight.v 1 1 " "Found 1 design units, including 1 entities, in source file threetoeight.v" { { "Info" "ISGN_ENTITY_NAME" "1 threeToEight " "Found entity 1: threeToEight" {  } { { "threeToEight.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/threeToEight.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622730157425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730157425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twotofour.v 1 1 " "Found 1 design units, including 1 entities, in source file twotofour.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoToFour " "Found entity 1: twoToFour" {  } { { "twoToFour.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/twoToFour.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622730157434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730157434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector8_2.v 1 1 " "Found 1 design units, including 1 entities, in source file selector8_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 selector8_2 " "Found entity 1: selector8_2" {  } { { "selector8_2.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/selector8_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622730157434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730157434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622730157434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730157434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622730157434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730157434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLR ex03.v(50) " "Verilog HDL Implicit Net warning at ex03.v(50): created implicit net for \"CLR\"" {  } { { "ex03.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ex03.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730157434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jumpTagO ex03.v(54) " "Verilog HDL Implicit Net warning at ex03.v(54): created implicit net for \"jumpTagO\"" {  } { { "ex03.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ex03.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730157434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rden_RAMO ex03.v(55) " "Verilog HDL Implicit Net warning at ex03.v(55): created implicit net for \"rden_RAMO\"" {  } { { "ex03.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ex03.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730157434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wren_RAMO ex03.v(56) " "Verilog HDL Implicit Net warning at ex03.v(56): created implicit net for \"wren_RAMO\"" {  } { { "ex03.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ex03.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730157434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_RAMO ex03.v(57) " "Verilog HDL Implicit Net warning at ex03.v(57): created implicit net for \"data_RAMO\"" {  } { { "ex03.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ex03.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730157434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "address_RAMO ex03.v(58) " "Verilog HDL Implicit Net warning at ex03.v(58): created implicit net for \"address_RAMO\"" {  } { { "ex03.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ex03.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730157434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MARO ex03.v(59) " "Verilog HDL Implicit Net warning at ex03.v(59): created implicit net for \"MARO\"" {  } { { "ex03.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ex03.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730157434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5O ex03.v(62) " "Verilog HDL Implicit Net warning at ex03.v(62): created implicit net for \"R5O\"" {  } { { "ex03.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ex03.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730157434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4O ex03.v(63) " "Verilog HDL Implicit Net warning at ex03.v(63): created implicit net for \"R4O\"" {  } { { "ex03.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ex03.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730157434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R3O ex03.v(64) " "Verilog HDL Implicit Net warning at ex03.v(64): created implicit net for \"R3O\"" {  } { { "ex03.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ex03.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730157434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RAO ex03.v(65) " "Verilog HDL Implicit Net warning at ex03.v(65): created implicit net for \"RAO\"" {  } { { "ex03.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ex03.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730157434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RBO ex03.v(66) " "Verilog HDL Implicit Net warning at ex03.v(66): created implicit net for \"RBO\"" {  } { { "ex03.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ex03.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730157434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CPR_select_control4O ex03.v(67) " "Verilog HDL Implicit Net warning at ex03.v(67): created implicit net for \"CPR_select_control4O\"" {  } { { "ex03.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ex03.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730157434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CPR_select_control2O ex03.v(68) " "Verilog HDL Implicit Net warning at ex03.v(68): created implicit net for \"CPR_select_control2O\"" {  } { { "ex03.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ex03.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730157434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CPR0O ex03.v(69) " "Verilog HDL Implicit Net warning at ex03.v(69): created implicit net for \"CPR0O\"" {  } { { "ex03.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ex03.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730157434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CPR2O ex03.v(70) " "Verilog HDL Implicit Net warning at ex03.v(70): created implicit net for \"CPR2O\"" {  } { { "ex03.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ex03.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730157434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0O ex03.v(71) " "Verilog HDL Implicit Net warning at ex03.v(71): created implicit net for \"R0O\"" {  } { { "ex03.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ex03.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730157434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q_RAMO ex03.v(72) " "Verilog HDL Implicit Net warning at ex03.v(72): created implicit net for \"q_RAMO\"" {  } { { "ex03.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ex03.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730157434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "selectAO ex03.v(73) " "Verilog HDL Implicit Net warning at ex03.v(73): created implicit net for \"selectAO\"" {  } { { "ex03.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ex03.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730157434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "selectBO ex03.v(74) " "Verilog HDL Implicit Net warning at ex03.v(74): created implicit net for \"selectBO\"" {  } { { "ex03.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ex03.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730157434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALU_FO ex03.v(75) " "Verilog HDL Implicit Net warning at ex03.v(75): created implicit net for \"ALU_FO\"" {  } { { "ex03.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ex03.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730157434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "microInstructionO ex03.v(76) " "Verilog HDL Implicit Net warning at ex03.v(76): created implicit net for \"microInstructionO\"" {  } { { "ex03.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ex03.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730157434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "next_micro_addressO ex03.v(79) " "Verilog HDL Implicit Net warning at ex03.v(79): created implicit net for \"next_micro_addressO\"" {  } { { "ex03.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ex03.v" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730157434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "immediate8O ex03.v(81) " "Verilog HDL Implicit Net warning at ex03.v(81): created implicit net for \"immediate8O\"" {  } { { "ex03.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ex03.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730157434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALU_SO ex03.v(83) " "Verilog HDL Implicit Net warning at ex03.v(83): created implicit net for \"ALU_SO\"" {  } { { "ex03.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ex03.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730157434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IRO ex03.v(85) " "Verilog HDL Implicit Net warning at ex03.v(85): created implicit net for \"IRO\"" {  } { { "ex03.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ex03.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730157434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1O ex03.v(86) " "Verilog HDL Implicit Net warning at ex03.v(86): created implicit net for \"R1O\"" {  } { { "ex03.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ex03.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730157434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CPIR0 ex03.v(87) " "Verilog HDL Implicit Net warning at ex03.v(87): created implicit net for \"CPIR0\"" {  } { { "ex03.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ex03.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730157434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "select_control_A0 ex03.v(88) " "Verilog HDL Implicit Net warning at ex03.v(88): created implicit net for \"select_control_A0\"" {  } { { "ex03.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ex03.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730157434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "YYAO ex03.v(89) " "Verilog HDL Implicit Net warning at ex03.v(89): created implicit net for \"YYAO\"" {  } { { "ex03.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ex03.v" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730157434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CPR_PO ex03.v(90) " "Verilog HDL Implicit Net warning at ex03.v(90): created implicit net for \"CPR_PO\"" {  } { { "ex03.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ex03.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730157434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CPR1O ex03.v(91) " "Verilog HDL Implicit Net warning at ex03.v(91): created implicit net for \"CPR1O\"" {  } { { "ex03.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ex03.v" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730157434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1_INO ex03.v(92) " "Verilog HDL Implicit Net warning at ex03.v(92): created implicit net for \"R1_INO\"" {  } { { "ex03.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ex03.v" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730157434 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ALU.v(45) " "Verilog HDL Instantiation warning at ALU.v(45): instance has no name" {  } { { "ALU.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ALU.v" 45 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1622730157434 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ALU.v(53) " "Verilog HDL Instantiation warning at ALU.v(53): instance has no name" {  } { { "ALU.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ALU.v" 53 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1622730157434 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ALU.v(76) " "Verilog HDL Instantiation warning at ALU.v(76): instance has no name" {  } { { "ALU.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ALU.v" 76 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1622730157434 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(433) " "Verilog HDL Instantiation warning at CPU.v(433): instance has no name" {  } { { "CPU.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/CPU.v" 433 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1622730157434 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex03 " "Elaborating entity \"ex03\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622730157465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:cpu " "Elaborating entity \"CPU\" for hierarchy \"CPU:cpu\"" {  } { { "ex03.v" "cpu" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ex03.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730157474 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock3.v 1 1 " "Using design file clock3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock3 " "Found entity 1: clock3" {  } { { "clock3.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/clock3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622730157525 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622730157525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock3 CPU:cpu\|clock3:make_clock3 " "Elaborating entity \"clock3\" for hierarchy \"CPU:cpu\|clock3:make_clock3\"" {  } { { "CPU.v" "make_clock3" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/CPU.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730157525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threeToEight CPU:cpu\|threeToEight:cpr_three_eight1 " "Elaborating entity \"threeToEight\" for hierarchy \"CPU:cpu\|threeToEight:cpr_three_eight1\"" {  } { { "CPU.v" "cpr_three_eight1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/CPU.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730157525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 CPU:cpu\|threeToEight:cpr_three_eight1\|74138:three_eight_translator1 " "Elaborating entity \"74138\" for hierarchy \"CPU:cpu\|threeToEight:cpr_three_eight1\|74138:three_eight_translator1\"" {  } { { "threeToEight.v" "three_eight_translator1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/threeToEight.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730157554 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:cpu\|threeToEight:cpr_three_eight1\|74138:three_eight_translator1 " "Elaborated megafunction instantiation \"CPU:cpu\|threeToEight:cpr_three_eight1\|74138:three_eight_translator1\"" {  } { { "threeToEight.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/threeToEight.v" 30 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730157554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoToFour CPU:cpu\|twoToFour:cpr_tow_four1 " "Elaborating entity \"twoToFour\" for hierarchy \"CPU:cpu\|twoToFour:cpr_tow_four1\"" {  } { { "CPU.v" "cpr_tow_four1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/CPU.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730157565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register16 CPU:cpu\|register16:R_add_register_0 " "Elaborating entity \"register16\" for hierarchy \"CPU:cpu\|register16:R_add_register_0\"" {  } { { "CPU.v" "R_add_register_0" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/CPU.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730157574 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "74173 74173.v " "Entity \"74173\" obtained from \"74173.v\" instead of from Quartus Prime megafunction library" {  } { { "74173.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/74173.v" 20 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1622730157594 ""}
{ "Warning" "WSGN_SEARCH_FILE" "74173.v 1 1 " "Using design file 74173.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 74173 " "Found entity 1: 74173" {  } { { "74173.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/74173.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622730157594 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622730157594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74173 CPU:cpu\|register16:R_add_register_0\|74173:register8_1 " "Elaborating entity \"74173\" for hierarchy \"CPU:cpu\|register16:R_add_register_0\|74173:register8_1\"" {  } { { "register16.v" "register8_1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730157594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector8_2 CPU:cpu\|selector8_2:select_RA " "Elaborating entity \"selector8_2\" for hierarchy \"CPU:cpu\|selector8_2:select_RA\"" {  } { { "CPU.v" "select_RA" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/CPU.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730157605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram CPU:cpu\|ram:RAM " "Elaborating entity \"ram\" for hierarchy \"CPU:cpu\|ram:RAM\"" {  } { { "CPU.v" "RAM" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/CPU.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730157625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU:cpu\|ram:RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CPU:cpu\|ram:RAM\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730158044 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:cpu\|ram:RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CPU:cpu\|ram:RAM\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ram.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730158055 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:cpu\|ram:RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"CPU:cpu\|ram:RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622730158055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622730158055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram.mif " "Parameter \"init_file\" = \"ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622730158055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622730158055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram0 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622730158055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622730158055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622730158055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622730158055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622730158055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622730158055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622730158055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622730158055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622730158055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622730158055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622730158055 ""}  } { { "ram.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ram.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1622730158055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_akk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_akk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_akk1 " "Found entity 1: altsyncram_akk1" {  } { { "db/altsyncram_akk1.tdf" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/db/altsyncram_akk1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622730158104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730158104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_akk1 CPU:cpu\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_akk1:auto_generated " "Elaborating entity \"altsyncram_akk1\" for hierarchy \"CPU:cpu\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_akk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus20.1.1/quartus20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730158104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qva2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qva2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qva2 " "Found entity 1: altsyncram_qva2" {  } { { "db/altsyncram_qva2.tdf" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/db/altsyncram_qva2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622730158155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730158155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qva2 CPU:cpu\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_akk1:auto_generated\|altsyncram_qva2:altsyncram1 " "Elaborating entity \"altsyncram_qva2\" for hierarchy \"CPU:cpu\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_akk1:auto_generated\|altsyncram_qva2:altsyncram1\"" {  } { { "db/altsyncram_akk1.tdf" "altsyncram1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/db/altsyncram_akk1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730158155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom CPU:cpu\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_akk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"CPU:cpu\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_akk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_akk1.tdf" "mgl_prim2" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/db/altsyncram_akk1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730158736 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:cpu\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_akk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"CPU:cpu\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_akk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_akk1.tdf" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/db/altsyncram_akk1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730158745 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:cpu\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_akk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"CPU:cpu\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_akk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622730158745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622730158745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622730158745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1918987568 " "Parameter \"NODE_NAME\" = \"1918987568\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622730158745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622730158745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622730158745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622730158745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622730158745 ""}  } { { "db/altsyncram_akk1.tdf" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/db/altsyncram_akk1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1622730158745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter CPU:cpu\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_akk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"CPU:cpu\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_akk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "f:/quartus20.1.1/quartus20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730158854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl CPU:cpu\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_akk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"CPU:cpu\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_akk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "f:/quartus20.1.1/quartus20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730158974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr CPU:cpu\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_akk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"CPU:cpu\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_akk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "f:/quartus20.1.1/quartus20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730159074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector8 CPU:cpu\|selector8:select_A " "Elaborating entity \"selector8\" for hierarchy \"CPU:cpu\|selector8:select_A\"" {  } { { "CPU.v" "select_A" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/CPU.v" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730159115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:cpu\|ALU:comb_947 " "Elaborating entity \"ALU\" for hierarchy \"CPU:cpu\|ALU:comb_947\"" {  } { { "CPU.v" "comb_947" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/CPU.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730159124 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 ALU.v(126) " "Verilog HDL assignment warning at ALU.v(126): truncated value with size 32 to match size of target (17)" {  } { { "ALU.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ALU.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622730159124 "|ex03|CPU:cpu|ALU:comb_947"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 ALU.v(129) " "Verilog HDL assignment warning at ALU.v(129): truncated value with size 32 to match size of target (17)" {  } { { "ALU.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ALU.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622730159124 "|ex03|CPU:cpu|ALU:comb_947"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 ALU.v(132) " "Verilog HDL assignment warning at ALU.v(132): truncated value with size 32 to match size of target (17)" {  } { { "ALU.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ALU.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622730159124 "|ex03|CPU:cpu|ALU:comb_947"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 ALU.v(135) " "Verilog HDL assignment warning at ALU.v(135): truncated value with size 32 to match size of target (17)" {  } { { "ALU.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ALU.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622730159124 "|ex03|CPU:cpu|ALU:comb_947"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 ALU.v(138) " "Verilog HDL assignment warning at ALU.v(138): truncated value with size 32 to match size of target (17)" {  } { { "ALU.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ALU.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622730159124 "|ex03|CPU:cpu|ALU:comb_947"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "jumpTag ALU.v(195) " "Verilog HDL Always Construct warning at ALU.v(195): variable \"jumpTag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ALU.v" 195 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1622730159124 "|ex03|CPU:cpu|ALU:comb_947"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "jumpTag ALU.v(198) " "Verilog HDL Always Construct warning at ALU.v(198): variable \"jumpTag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ALU.v" 198 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1622730159124 "|ex03|CPU:cpu|ALU:comb_947"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(110) " "Verilog HDL Case Statement warning at ALU.v(110): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ALU.v" 110 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1622730159124 "|ex03|CPU:cpu|ALU:comb_947"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "F ALU.v(109) " "Verilog HDL Always Construct warning at ALU.v(109): inferring latch(es) for variable \"F\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ALU.v" 109 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1622730159133 "|ex03|CPU:cpu|ALU:comb_947"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shift_direction ALU.v(109) " "Verilog HDL Always Construct warning at ALU.v(109): inferring latch(es) for variable \"shift_direction\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ALU.v" 109 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1622730159133 "|ex03|CPU:cpu|ALU:comb_947"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CN4 ALU.v(109) " "Verilog HDL Always Construct warning at ALU.v(109): inferring latch(es) for variable \"CN4\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ALU.v" 109 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1622730159133 "|ex03|CPU:cpu|ALU:comb_947"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CN4 ALU.v(109) " "Inferred latch for \"CN4\" at ALU.v(109)" {  } { { "ALU.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ALU.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730159134 "|ex03|CPU:cpu|ALU:comb_947"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_direction ALU.v(109) " "Inferred latch for \"shift_direction\" at ALU.v(109)" {  } { { "ALU.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ALU.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730159134 "|ex03|CPU:cpu|ALU:comb_947"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[0\] ALU.v(109) " "Inferred latch for \"F\[0\]\" at ALU.v(109)" {  } { { "ALU.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ALU.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730159134 "|ex03|CPU:cpu|ALU:comb_947"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[1\] ALU.v(109) " "Inferred latch for \"F\[1\]\" at ALU.v(109)" {  } { { "ALU.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ALU.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730159134 "|ex03|CPU:cpu|ALU:comb_947"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[2\] ALU.v(109) " "Inferred latch for \"F\[2\]\" at ALU.v(109)" {  } { { "ALU.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ALU.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730159134 "|ex03|CPU:cpu|ALU:comb_947"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[3\] ALU.v(109) " "Inferred latch for \"F\[3\]\" at ALU.v(109)" {  } { { "ALU.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ALU.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730159134 "|ex03|CPU:cpu|ALU:comb_947"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[4\] ALU.v(109) " "Inferred latch for \"F\[4\]\" at ALU.v(109)" {  } { { "ALU.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ALU.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730159134 "|ex03|CPU:cpu|ALU:comb_947"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[5\] ALU.v(109) " "Inferred latch for \"F\[5\]\" at ALU.v(109)" {  } { { "ALU.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ALU.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730159135 "|ex03|CPU:cpu|ALU:comb_947"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[6\] ALU.v(109) " "Inferred latch for \"F\[6\]\" at ALU.v(109)" {  } { { "ALU.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ALU.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730159135 "|ex03|CPU:cpu|ALU:comb_947"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[7\] ALU.v(109) " "Inferred latch for \"F\[7\]\" at ALU.v(109)" {  } { { "ALU.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ALU.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730159135 "|ex03|CPU:cpu|ALU:comb_947"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[8\] ALU.v(109) " "Inferred latch for \"F\[8\]\" at ALU.v(109)" {  } { { "ALU.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ALU.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730159135 "|ex03|CPU:cpu|ALU:comb_947"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[9\] ALU.v(109) " "Inferred latch for \"F\[9\]\" at ALU.v(109)" {  } { { "ALU.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ALU.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730159135 "|ex03|CPU:cpu|ALU:comb_947"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[10\] ALU.v(109) " "Inferred latch for \"F\[10\]\" at ALU.v(109)" {  } { { "ALU.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ALU.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730159135 "|ex03|CPU:cpu|ALU:comb_947"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[11\] ALU.v(109) " "Inferred latch for \"F\[11\]\" at ALU.v(109)" {  } { { "ALU.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ALU.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730159135 "|ex03|CPU:cpu|ALU:comb_947"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[12\] ALU.v(109) " "Inferred latch for \"F\[12\]\" at ALU.v(109)" {  } { { "ALU.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ALU.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730159135 "|ex03|CPU:cpu|ALU:comb_947"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[13\] ALU.v(109) " "Inferred latch for \"F\[13\]\" at ALU.v(109)" {  } { { "ALU.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ALU.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730159135 "|ex03|CPU:cpu|ALU:comb_947"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[14\] ALU.v(109) " "Inferred latch for \"F\[14\]\" at ALU.v(109)" {  } { { "ALU.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ALU.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730159135 "|ex03|CPU:cpu|ALU:comb_947"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[15\] ALU.v(109) " "Inferred latch for \"F\[15\]\" at ALU.v(109)" {  } { { "ALU.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ALU.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730159135 "|ex03|CPU:cpu|ALU:comb_947"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift16 CPU:cpu\|ALU:comb_947\|shift16:comb_20 " "Elaborating entity \"shift16\" for hierarchy \"CPU:cpu\|ALU:comb_947\|shift16:comb_20\"" {  } { { "ALU.v" "comb_20" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ALU.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730159144 ""}
{ "Warning" "WSGN_SEARCH_FILE" "complement16.v 1 1 " "Using design file complement16.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 complement16 " "Found entity 1: complement16" {  } { { "complement16.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/complement16.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622730159164 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622730159164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complement16 CPU:cpu\|ALU:comb_947\|complement16:complementA " "Elaborating entity \"complement16\" for hierarchy \"CPU:cpu\|ALU:comb_947\|complement16:complementA\"" {  } { { "ALU.v" "complementA" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ALU.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730159164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplication16 CPU:cpu\|ALU:comb_947\|multiplication16:comb_22 " "Elaborating entity \"multiplication16\" for hierarchy \"CPU:cpu\|ALU:comb_947\|multiplication16:comb_22\"" {  } { { "ALU.v" "comb_22" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/ALU.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730159174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi16row CPU:cpu\|ALU:comb_947\|multiplication16:comb_22\|multi16row:union\[0\].row " "Elaborating entity \"multi16row\" for hierarchy \"CPU:cpu\|ALU:comb_947\|multiplication16:comb_22\|multi16row:union\[0\].row\"" {  } { { "multiplication16.v" "union\[0\].row" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/multiplication16.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730159184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiunit CPU:cpu\|ALU:comb_947\|multiplication16:comb_22\|multi16row:union\[0\].row\|multiunit:union\[0\].unit " "Elaborating entity \"multiunit\" for hierarchy \"CPU:cpu\|ALU:comb_947\|multiplication16:comb_22\|multi16row:union\[0\].row\|multiunit:union\[0\].unit\"" {  } { { "multi16row.v" "union\[0\].unit" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/multi16row.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730159184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add1 CPU:cpu\|ALU:comb_947\|multiplication16:comb_22\|multi16row:union\[0\].row\|multiunit:union\[0\].unit\|add1:add " "Elaborating entity \"add1\" for hierarchy \"CPU:cpu\|ALU:comb_947\|multiplication16:comb_22\|multi16row:union\[0\].row\|multiunit:union\[0\].unit\|add1:add\"" {  } { { "multiunit.v" "add" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/multiunit.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730159195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nextAddress CPU:cpu\|nextAddress:next_micro " "Elaborating entity \"nextAddress\" for hierarchy \"CPU:cpu\|nextAddress:next_micro\"" {  } { { "CPU.v" "next_micro" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/CPU.v" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730159364 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 nextAddress.v(23) " "Verilog HDL assignment warning at nextAddress.v(23): truncated value with size 32 to match size of target (9)" {  } { { "nextAddress.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/nextAddress.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622730159364 "|ex03|CPU:cpu|nextAddress:next_micro"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom CPU:cpu\|rom:ROM1 " "Elaborating entity \"rom\" for hierarchy \"CPU:cpu\|rom:ROM1\"" {  } { { "CPU.v" "ROM1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/CPU.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730159375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU:cpu\|rom:ROM1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CPU:cpu\|rom:ROM1\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730159437 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:cpu\|rom:ROM1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CPU:cpu\|rom:ROM1\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730159444 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:cpu\|rom:ROM1\|altsyncram:altsyncram_component " "Instantiated megafunction \"CPU:cpu\|rom:ROM1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622730159444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622730159444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622730159444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom.mif " "Parameter \"init_file\" = \"rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622730159444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622730159444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622730159444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622730159444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622730159444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622730159444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622730159444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622730159444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622730159444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622730159444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622730159444 ""}  } { { "rom.v" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1622730159444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hm91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hm91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hm91 " "Found entity 1: altsyncram_hm91" {  } { { "db/altsyncram_hm91.tdf" "" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/db/altsyncram_hm91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622730159495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730159495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hm91 CPU:cpu\|rom:ROM1\|altsyncram:altsyncram_component\|altsyncram_hm91:auto_generated " "Elaborating entity \"altsyncram_hm91\" for hierarchy \"CPU:cpu\|rom:ROM1\|altsyncram:altsyncram_component\|altsyncram_hm91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus20.1.1/quartus20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730159495 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1 three_two_translator 32 1 " "Port \"G1\" on the entity instantiation of \"three_two_translator\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "selector8.v" "three_two_translator" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/selector8.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159635 "|ex03|CPU:cpu|selector8:select_A|74138:three_two_translator"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2AN three_two_translator 32 1 " "Port \"G2AN\" on the entity instantiation of \"three_two_translator\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "selector8.v" "three_two_translator" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/selector8.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159635 "|ex03|CPU:cpu|selector8:select_A|74138:three_two_translator"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2BN three_two_translator 32 1 " "Port \"G2BN\" on the entity instantiation of \"three_two_translator\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "selector8.v" "three_two_translator" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/selector8.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159635 "|ex03|CPU:cpu|selector8:select_A|74138:three_two_translator"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1 three_two_translator 32 1 " "Port \"G1\" on the entity instantiation of \"three_two_translator\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "selector8.v" "three_two_translator" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/selector8.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159637 "|ex03|CPU:cpu|selector8:select_A|74138:three_two_translator"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2AN three_two_translator 32 1 " "Port \"G2AN\" on the entity instantiation of \"three_two_translator\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "selector8.v" "three_two_translator" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/selector8.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159637 "|ex03|CPU:cpu|selector8:select_A|74138:three_two_translator"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2BN three_two_translator 32 1 " "Port \"G2BN\" on the entity instantiation of \"three_two_translator\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "selector8.v" "three_two_translator" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/selector8.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159637 "|ex03|CPU:cpu|selector8:select_A|74138:three_two_translator"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_4 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159637 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_4 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159637 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_4 32 1 " "Port \"MN\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159637 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_4 32 1 " "Port \"NN\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159637 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_3 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159637 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_3 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159637 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_3 32 1 " "Port \"MN\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159637 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_3 32 1 " "Port \"NN\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159637 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_2 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159637 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_2 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159637 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_2 32 1 " "Port \"MN\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159637 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_2 32 1 " "Port \"NN\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159637 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_1 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159637 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_1 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159637 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_1 32 1 " "Port \"MN\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159637 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_1 32 1 " "Port \"NN\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159637 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_4 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159637 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_4 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159637 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_4 32 1 " "Port \"MN\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159637 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_4 32 1 " "Port \"NN\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159637 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_3 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159637 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_3 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159637 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_3 32 1 " "Port \"MN\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159637 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_3 32 1 " "Port \"NN\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159637 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_2 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159637 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_2 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159637 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_2 32 1 " "Port \"MN\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159637 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_2 32 1 " "Port \"NN\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159637 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_1 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159637 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_1 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159637 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_1 32 1 " "Port \"MN\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159637 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_1 32 1 " "Port \"NN\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159637 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_4 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159637 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_4 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159637 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_4 32 1 " "Port \"MN\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159637 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_4 32 1 " "Port \"NN\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159637 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_3 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159637 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_3 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159637 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_3 32 1 " "Port \"MN\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159637 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_3 32 1 " "Port \"NN\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159643 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_2 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159643 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_2 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159643 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_2 32 1 " "Port \"MN\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159643 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_2 32 1 " "Port \"NN\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159643 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_1 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159643 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_1 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159643 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_1 32 1 " "Port \"MN\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159643 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_1 32 1 " "Port \"NN\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159643 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_4 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_4 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_4 32 1 " "Port \"MN\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_4 32 1 " "Port \"NN\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_3 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_3 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_3 32 1 " "Port \"MN\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_3 32 1 " "Port \"NN\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_2 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_2 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_2 32 1 " "Port \"MN\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_2 32 1 " "Port \"NN\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_1 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_1 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_1 32 1 " "Port \"MN\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_1 32 1 " "Port \"NN\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_4 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_4 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_4 32 1 " "Port \"MN\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_4 32 1 " "Port \"NN\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_3 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_3 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_3 32 1 " "Port \"MN\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_3 32 1 " "Port \"NN\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_2 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_2 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_2 32 1 " "Port \"MN\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_2 32 1 " "Port \"NN\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_1 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_1 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_1 32 1 " "Port \"MN\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_1 32 1 " "Port \"NN\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_4 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_4 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_4 32 1 " "Port \"MN\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_4 32 1 " "Port \"NN\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_3 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_3 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_3 32 1 " "Port \"MN\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_3 32 1 " "Port \"NN\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_2 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_2 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_2 32 1 " "Port \"MN\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_2 32 1 " "Port \"NN\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_1 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_1 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_1 32 1 " "Port \"MN\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_1 32 1 " "Port \"NN\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_4 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_4 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_4 32 1 " "Port \"MN\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_4 32 1 " "Port \"NN\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_3 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_3 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_3 32 1 " "Port \"MN\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_3 32 1 " "Port \"NN\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_2 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_2 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_2 32 1 " "Port \"MN\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_2 32 1 " "Port \"NN\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_1 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_1 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_1 32 1 " "Port \"MN\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_1 32 1 " "Port \"NN\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_4 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_4 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_4 32 1 " "Port \"MN\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_4 32 1 " "Port \"NN\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_3 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_3 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_3 32 1 " "Port \"MN\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_3 32 1 " "Port \"NN\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_2 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_2 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_2 32 1 " "Port \"MN\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_2 32 1 " "Port \"NN\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_1 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_1 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_1 32 1 " "Port \"MN\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_1 32 1 " "Port \"NN\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_4 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_4 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_4 32 1 " "Port \"MN\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_4 32 1 " "Port \"NN\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_3 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_3 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_3 32 1 " "Port \"MN\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_3 32 1 " "Port \"NN\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_2 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_2 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_2 32 1 " "Port \"MN\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_2 32 1 " "Port \"NN\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_1 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_1 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_1 32 1 " "Port \"MN\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_1 32 1 " "Port \"NN\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_4 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_4 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_4 32 1 " "Port \"MN\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_4 32 1 " "Port \"NN\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_3 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_3 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_3 32 1 " "Port \"MN\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_3 32 1 " "Port \"NN\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_2 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_2 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_2 32 1 " "Port \"MN\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_2 32 1 " "Port \"NN\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_1 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159644 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_1 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159653 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_1 32 1 " "Port \"MN\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159653 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_1 32 1 " "Port \"NN\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159653 "|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1 three_eight_translator1 32 1 " "Port \"G1\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159654 "|ex03|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2AN three_eight_translator1 32 1 " "Port \"G2AN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159654 "|ex03|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2BN three_eight_translator1 32 1 " "Port \"G2BN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159655 "|ex03|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1 three_eight_translator1 32 1 " "Port \"G1\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159655 "|ex03|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2AN three_eight_translator1 32 1 " "Port \"G2AN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159655 "|ex03|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2BN three_eight_translator1 32 1 " "Port \"G2BN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159655 "|ex03|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1 three_eight_translator1 32 1 " "Port \"G1\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159655 "|ex03|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2AN three_eight_translator1 32 1 " "Port \"G2AN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159655 "|ex03|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2BN three_eight_translator1 32 1 " "Port \"G2BN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159655 "|ex03|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1 three_eight_translator1 32 1 " "Port \"G1\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159655 "|ex03|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2AN three_eight_translator1 32 1 " "Port \"G2AN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159655 "|ex03|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2BN three_eight_translator1 32 1 " "Port \"G2BN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159655 "|ex03|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1 three_eight_translator1 32 1 " "Port \"G1\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159655 "|ex03|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2AN three_eight_translator1 32 1 " "Port \"G2AN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159655 "|ex03|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2BN three_eight_translator1 32 1 " "Port \"G2BN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159655 "|ex03|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1 three_eight_translator1 32 1 " "Port \"G1\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159655 "|ex03|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2AN three_eight_translator1 32 1 " "Port \"G2AN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159655 "|ex03|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2BN three_eight_translator1 32 1 " "Port \"G2BN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159655 "|ex03|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1 three_eight_translator1 32 1 " "Port \"G1\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159655 "|ex03|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2AN three_eight_translator1 32 1 " "Port \"G2AN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159655 "|ex03|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2BN three_eight_translator1 32 1 " "Port \"G2BN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159655 "|ex03|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1 three_eight_translator1 32 1 " "Port \"G1\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159655 "|ex03|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2AN three_eight_translator1 32 1 " "Port \"G2AN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159655 "|ex03|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2BN three_eight_translator1 32 1 " "Port \"G2BN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159655 "|ex03|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1 three_eight_translator1 32 1 " "Port \"G1\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159655 "|ex03|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2AN three_eight_translator1 32 1 " "Port \"G2AN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159655 "|ex03|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2BN three_eight_translator1 32 1 " "Port \"G2BN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159655 "|ex03|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1 three_eight_translator1 32 1 " "Port \"G1\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159655 "|ex03|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2AN three_eight_translator1 32 1 " "Port \"G2AN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159655 "|ex03|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2BN three_eight_translator1 32 1 " "Port \"G2BN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159655 "|ex03|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1 three_eight_translator1 32 1 " "Port \"G1\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159655 "|ex03|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2AN three_eight_translator1 32 1 " "Port \"G2AN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159655 "|ex03|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2BN three_eight_translator1 32 1 " "Port \"G2BN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159655 "|ex03|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1 three_eight_translator1 32 1 " "Port \"G1\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159655 "|ex03|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2AN three_eight_translator1 32 1 " "Port \"G2AN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159655 "|ex03|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2BN three_eight_translator1 32 1 " "Port \"G2BN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1622730159655 "|ex03|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1622730159814 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.06.03.22:22:42 Progress: Loading sld08f9c845/alt_sld_fab_wrapper_hw.tcl " "2021.06.03.22:22:42 Progress: Loading sld08f9c845/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730162964 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730166225 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730166318 ""}
{ "Error" "ESCI_EXT_PROC_ERROR_MSG" "Alt_sld_fab: Exception during generation: C:\\Users\\\\AppData\\Local\\Temp\\alt8781_4563335707182458437.dir\\0003_Temp\\5471191230.txt " "Alt_sld_fab: Exception during generation: C:\\Users\\\\AppData\\Local\\Temp\\alt8781_4563335707182458437.dir\\0003_Temp\\5471191230.txt" {  } {  } 0 11176 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730170185 ""}
{ "Error" "ESCI_EXT_PROC_ERROR_MSG" "Generation stopped, 1 or more modules remaining " "Generation stopped, 1 or more modules remaining" {  } {  } 0 11176 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730170185 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 2 modules, 1 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 2 modules, 1 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730170185 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1622730170984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08f9c845/alt_sld_fab.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sld08f9c845/alt_sld_fab.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730171124 ""}
{ "Error" "ESGN_NON_USER_HIER_ELABORATION_FAILURE" "sld_hub:auto_hub " "Can't elaborate inferred hierarchy \"sld_hub:auto_hub\"" {  } {  } 0 12154 "Can't elaborate inferred hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622730171135 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1622730171144 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/output_files/ex03.map.smsg " "Generated suppressed messages file F:/Quartus20.1.1/Quartus20.1/CurriculumDesign/wzy/WeiChengXu/ex03/output_files/ex03.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730171235 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 262 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 262 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622730171654 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 03 22:22:51 2021 " "Processing ended: Thu Jun 03 22:22:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622730171654 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622730171654 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622730171654 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622730171654 ""}
