Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Sun Oct 30 00:33:55 2016
| Host         : MS-20161011EDBK running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file OV7670_VGA_TOP_timing_summary_routed.rpt -rpx OV7670_VGA_TOP_timing_summary_routed.rpx
| Design       : OV7670_VGA_TOP
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 41 register/latch pins with no clock driven by root clock pin: OV7670_PCLK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 86 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     24.398        0.000                      0                 2031        0.062        0.000                      0                 2031        3.000        0.000                       0                   435  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
CLK100M                     {0.000 5.000}      10.000          100.000         
  clk_out1_CLK_clk_wiz_0_0  {0.000 20.000}     40.000          25.000          
  clkfbout_CLK_clk_wiz_0_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100M                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_CLK_clk_wiz_0_0       24.398        0.000                      0                 2031        0.062        0.000                      0                 2031       19.020        0.000                       0                   431  
  clkfbout_CLK_clk_wiz_0_0                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100M
  To Clock:  CLK100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100M }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_CLK_clk_wiz_0_0
  To Clock:  clk_out1_CLK_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       24.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.398ns  (required time - arrival time)
  Source:                 I_VGA/pixel_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_CLK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_CLK_clk_wiz_0_0 rise@40.000ns - clk_out1_CLK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.873ns  (logic 0.580ns (3.900%)  route 14.293ns (96.100%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.980ns = ( 38.020 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.732    -2.388    I_VGA/OV7670_XCLK_OBUF
    SLICE_X79Y45         FDRE                                         r  I_VGA/pixel_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.932 r  I_VGA/pixel_addr_reg[15]/Q
                         net (fo=104, routed)        13.950    12.019    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X8Y42          LUT5 (Prop_lut5_I1_O)        0.124    12.143 r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__44/O
                         net (fo=1, routed)           0.343    12.485    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/enb_array[25]
    RAMB36_X0Y8          RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  CLK100M (IN)
                         net (fo=0)                   0.000    40.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.601    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    34.631 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    36.317    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.408 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.612    38.020    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.514    37.506    
                         clock uncertainty           -0.180    37.326    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    36.883    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.883    
                         arrival time                         -12.485    
  -------------------------------------------------------------------
                         slack                                 24.398    

Slack (MET) :             24.469ns  (required time - arrival time)
  Source:                 I_VGA/pixel_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_CLK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_CLK_clk_wiz_0_0 rise@40.000ns - clk_out1_CLK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.799ns  (logic 0.580ns (3.919%)  route 14.219ns (96.081%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.983ns = ( 38.017 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.732    -2.388    I_VGA/OV7670_XCLK_OBUF
    SLICE_X79Y45         FDRE                                         r  I_VGA/pixel_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.932 r  I_VGA/pixel_addr_reg[15]/Q
                         net (fo=104, routed)        13.877    11.945    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X8Y37          LUT5 (Prop_lut5_I1_O)        0.124    12.069 r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__45/O
                         net (fo=1, routed)           0.343    12.411    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/enb_array[26]
    RAMB36_X0Y7          RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  CLK100M (IN)
                         net (fo=0)                   0.000    40.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.601    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    34.631 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    36.317    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.408 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.609    38.017    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.514    37.503    
                         clock uncertainty           -0.180    37.323    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    36.880    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.880    
                         arrival time                         -12.411    
  -------------------------------------------------------------------
                         slack                                 24.469    

Slack (MET) :             24.719ns  (required time - arrival time)
  Source:                 I_VGA/pixel_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_CLK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_CLK_clk_wiz_0_0 rise@40.000ns - clk_out1_CLK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.554ns  (logic 0.580ns (3.985%)  route 13.974ns (96.015%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.978ns = ( 38.022 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.732    -2.388    I_VGA/OV7670_XCLK_OBUF
    SLICE_X79Y45         FDRE                                         r  I_VGA/pixel_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.932 r  I_VGA/pixel_addr_reg[15]/Q
                         net (fo=104, routed)        13.631    11.700    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X8Y47          LUT5 (Prop_lut5_I1_O)        0.124    11.824 r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__47/O
                         net (fo=1, routed)           0.343    12.166    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/enb_array[28]
    RAMB36_X0Y9          RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  CLK100M (IN)
                         net (fo=0)                   0.000    40.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.601    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    34.631 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    36.317    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.408 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.614    38.022    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.514    37.508    
                         clock uncertainty           -0.180    37.328    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    36.885    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.885    
                         arrival time                         -12.166    
  -------------------------------------------------------------------
                         slack                                 24.719    

Slack (MET) :             24.805ns  (required time - arrival time)
  Source:                 I_VGA/pixel_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_CLK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_CLK_clk_wiz_0_0 rise@40.000ns - clk_out1_CLK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.451ns  (logic 0.580ns (4.014%)  route 13.871ns (95.986%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 38.005 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.732    -2.388    I_VGA/OV7670_XCLK_OBUF
    SLICE_X79Y45         FDRE                                         r  I_VGA/pixel_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.932 f  I_VGA/pixel_addr_reg[15]/Q
                         net (fo=104, routed)        13.528    11.596    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X8Y27          LUT5 (Prop_lut5_I1_O)        0.124    11.720 r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__73/O
                         net (fo=1, routed)           0.343    12.063    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/enb_array[54]
    RAMB36_X0Y5          RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  CLK100M (IN)
                         net (fo=0)                   0.000    40.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.601    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    34.631 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    36.317    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.408 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.597    38.005    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.514    37.491    
                         clock uncertainty           -0.180    37.311    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    36.868    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.868    
                         arrival time                         -12.063    
  -------------------------------------------------------------------
                         slack                                 24.805    

Slack (MET) :             25.205ns  (required time - arrival time)
  Source:                 I_VGA/pixel_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_CLK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_CLK_clk_wiz_0_0 rise@40.000ns - clk_out1_CLK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.057ns  (logic 0.580ns (4.126%)  route 13.477ns (95.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 38.011 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.732    -2.388    I_VGA/OV7670_XCLK_OBUF
    SLICE_X79Y45         FDRE                                         r  I_VGA/pixel_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.932 f  I_VGA/pixel_addr_reg[15]/Q
                         net (fo=104, routed)        13.135    11.203    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X8Y22          LUT5 (Prop_lut5_I1_O)        0.124    11.327 r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__72/O
                         net (fo=1, routed)           0.343    11.670    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/enb_array[53]
    RAMB36_X0Y4          RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  CLK100M (IN)
                         net (fo=0)                   0.000    40.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.601    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    34.631 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    36.317    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.408 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.603    38.011    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.514    37.497    
                         clock uncertainty           -0.180    37.317    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    36.874    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.874    
                         arrival time                         -11.670    
  -------------------------------------------------------------------
                         slack                                 25.205    

Slack (MET) :             25.505ns  (required time - arrival time)
  Source:                 I_VGA/pixel_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_CLK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_CLK_clk_wiz_0_0 rise@40.000ns - clk_out1_CLK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.768ns  (logic 0.580ns (4.213%)  route 13.188ns (95.787%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.978ns = ( 38.022 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.732    -2.388    I_VGA/OV7670_XCLK_OBUF
    SLICE_X79Y45         FDRE                                         r  I_VGA/pixel_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.932 r  I_VGA/pixel_addr_reg[15]/Q
                         net (fo=104, routed)        12.846    10.914    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X8Y7           LUT5 (Prop_lut5_I1_O)        0.124    11.038 r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__65/O
                         net (fo=1, routed)           0.343    11.380    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/enb_array[62]
    RAMB36_X0Y1          RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  CLK100M (IN)
                         net (fo=0)                   0.000    40.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.601    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    34.631 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    36.317    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.408 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.614    38.022    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.514    37.508    
                         clock uncertainty           -0.180    37.328    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    36.885    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.885    
                         arrival time                         -11.380    
  -------------------------------------------------------------------
                         slack                                 25.505    

Slack (MET) :             25.507ns  (required time - arrival time)
  Source:                 I_VGA/pixel_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_CLK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_CLK_clk_wiz_0_0 rise@40.000ns - clk_out1_CLK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.767ns  (logic 0.580ns (4.213%)  route 13.187ns (95.787%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.977ns = ( 38.023 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.732    -2.388    I_VGA/OV7670_XCLK_OBUF
    SLICE_X79Y45         FDRE                                         r  I_VGA/pixel_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.932 r  I_VGA/pixel_addr_reg[15]/Q
                         net (fo=104, routed)        12.702    10.771    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X8Y3           LUT5 (Prop_lut5_I1_O)        0.124    10.895 r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__64/O
                         net (fo=1, routed)           0.484    11.379    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/enb_array[61]
    RAMB36_X0Y0          RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  CLK100M (IN)
                         net (fo=0)                   0.000    40.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.601    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    34.631 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    36.317    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.408 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.615    38.023    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.514    37.509    
                         clock uncertainty           -0.180    37.329    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    36.886    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.886    
                         arrival time                         -11.379    
  -------------------------------------------------------------------
                         slack                                 25.507    

Slack (MET) :             25.711ns  (required time - arrival time)
  Source:                 I_VGA/pixel_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_CLK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_CLK_clk_wiz_0_0 rise@40.000ns - clk_out1_CLK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.560ns  (logic 0.580ns (4.277%)  route 12.980ns (95.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.980ns = ( 38.020 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.732    -2.388    I_VGA/OV7670_XCLK_OBUF
    SLICE_X79Y45         FDRE                                         r  I_VGA/pixel_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.932 r  I_VGA/pixel_addr_reg[15]/Q
                         net (fo=104, routed)        12.637    10.706    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X8Y12          LUT5 (Prop_lut5_I1_O)        0.124    10.830 r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__66/O
                         net (fo=1, routed)           0.343    11.172    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/enb_array[63]
    RAMB36_X0Y2          RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  CLK100M (IN)
                         net (fo=0)                   0.000    40.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.601    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    34.631 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    36.317    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.408 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.612    38.020    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.514    37.506    
                         clock uncertainty           -0.180    37.326    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    36.883    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.883    
                         arrival time                         -11.172    
  -------------------------------------------------------------------
                         slack                                 25.711    

Slack (MET) :             26.010ns  (required time - arrival time)
  Source:                 I_VGA/pixel_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_CLK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_CLK_clk_wiz_0_0 rise@40.000ns - clk_out1_CLK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.262ns  (logic 0.580ns (4.373%)  route 12.682ns (95.627%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 38.021 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.732    -2.388    I_VGA/OV7670_XCLK_OBUF
    SLICE_X79Y45         FDRE                                         r  I_VGA/pixel_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.932 r  I_VGA/pixel_addr_reg[15]/Q
                         net (fo=104, routed)        12.102    10.171    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X24Y3          LUT5 (Prop_lut5_I1_O)        0.124    10.295 r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__60/O
                         net (fo=1, routed)           0.580    10.875    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/enb_array[57]
    RAMB36_X1Y0          RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  CLK100M (IN)
                         net (fo=0)                   0.000    40.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.601    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    34.631 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    36.317    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.408 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.613    38.021    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.514    37.507    
                         clock uncertainty           -0.180    37.327    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    36.884    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.884    
                         arrival time                         -10.875    
  -------------------------------------------------------------------
                         slack                                 26.010    

Slack (MET) :             26.288ns  (required time - arrival time)
  Source:                 I_VGA/pixel_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_CLK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_CLK_clk_wiz_0_0 rise@40.000ns - clk_out1_CLK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.983ns  (logic 0.580ns (4.468%)  route 12.403ns (95.532%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.980ns = ( 38.020 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.732    -2.388    I_VGA/OV7670_XCLK_OBUF
    SLICE_X79Y45         FDRE                                         r  I_VGA/pixel_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.932 r  I_VGA/pixel_addr_reg[15]/Q
                         net (fo=104, routed)        11.818     9.886    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X24Y47         LUT5 (Prop_lut5_I1_O)        0.124    10.010 r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__48/O
                         net (fo=1, routed)           0.585    10.595    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/enb_array[29]
    RAMB36_X1Y9          RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  CLK100M (IN)
                         net (fo=0)                   0.000    40.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.601    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    34.631 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    36.317    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.408 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.612    38.020    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.514    37.506    
                         clock uncertainty           -0.180    37.326    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    36.883    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.883    
                         arrival time                         -10.595    
  -------------------------------------------------------------------
                         slack                                 26.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 I_CFG_OV7670/I_SCCB_sender/dr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            I_CFG_OV7670/I_SCCB_sender/dr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_CLK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_clk_wiz_0_0 rise@0.000ns - clk_out1_CLK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.232ns (53.439%)  route 0.202ns (46.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.563    -0.564    I_CFG_OV7670/I_SCCB_sender/OV7670_XCLK_OBUF
    SLICE_X33Y48         FDRE                                         r  I_CFG_OV7670/I_SCCB_sender/dr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.436 r  I_CFG_OV7670/I_SCCB_sender/dr_reg[3]/Q
                         net (fo=1, routed)           0.202    -0.234    I_CFG_OV7670/I_SCCB_sender/dr_reg_n_0_[3]
    SLICE_X33Y50         LUT3 (Prop_lut3_I0_O)        0.104    -0.130 r  I_CFG_OV7670/I_SCCB_sender/dr[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    I_CFG_OV7670/I_SCCB_sender/p_1_in[4]
    SLICE_X33Y50         FDRE                                         r  I_CFG_OV7670/I_SCCB_sender/dr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.828    -0.336    I_CFG_OV7670/I_SCCB_sender/OV7670_XCLK_OBUF
    SLICE_X33Y50         FDRE                                         r  I_CFG_OV7670/I_SCCB_sender/dr_reg[4]/C
                         clock pessimism              0.038    -0.298    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.107    -0.191    I_CFG_OV7670/I_SCCB_sender/dr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 I_CFG_OV7670/I_CFG_REG/cntr_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            I_CFG_OV7670/I_CFG_REG/dout_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_CLK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_clk_wiz_0_0 rise@0.000ns - clk_out1_CLK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.451%)  route 0.149ns (47.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.561    -0.566    I_CFG_OV7670/I_CFG_REG/OV7670_XCLK_OBUF
    SLICE_X32Y52         FDRE                                         r  I_CFG_OV7670/I_CFG_REG/cntr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  I_CFG_OV7670/I_CFG_REG/cntr_reg_rep[2]/Q
                         net (fo=1, routed)           0.149    -0.253    I_CFG_OV7670/I_CFG_REG/cntr_reg_rep_n_0_[2]
    RAMB18_X2Y20         RAMB18E1                                     r  I_CFG_OV7670/I_CFG_REG/dout_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.869    -0.294    I_CFG_OV7670/I_CFG_REG/OV7670_XCLK_OBUF
    RAMB18_X2Y20         RAMB18E1                                     r  I_CFG_OV7670/I_CFG_REG/dout_reg/CLKARDCLK
                         clock pessimism             -0.214    -0.508    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.325    I_CFG_OV7670/I_CFG_REG/dout_reg
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 I_CFG_OV7670/I_CFG_REG/cntr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            I_CFG_OV7670/I_CFG_REG/dout_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_CLK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_clk_wiz_0_0 rise@0.000ns - clk_out1_CLK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.311%)  route 0.206ns (55.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.561    -0.566    I_CFG_OV7670/I_CFG_REG/OV7670_XCLK_OBUF
    SLICE_X32Y52         FDRE                                         r  I_CFG_OV7670/I_CFG_REG/cntr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  I_CFG_OV7670/I_CFG_REG/cntr_reg_rep[0]/Q
                         net (fo=1, routed)           0.206    -0.195    I_CFG_OV7670/I_CFG_REG/cntr_reg_rep_n_0_[0]
    RAMB18_X2Y20         RAMB18E1                                     r  I_CFG_OV7670/I_CFG_REG/dout_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.869    -0.294    I_CFG_OV7670/I_CFG_REG/OV7670_XCLK_OBUF
    RAMB18_X2Y20         RAMB18E1                                     r  I_CFG_OV7670/I_CFG_REG/dout_reg/CLKARDCLK
                         clock pessimism             -0.214    -0.508    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.325    I_CFG_OV7670/I_CFG_REG/dout_reg
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 I_CFG_OV7670/I_CFG_REG/cntr_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            I_CFG_OV7670/I_CFG_REG/dout_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_CLK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_clk_wiz_0_0 rise@0.000ns - clk_out1_CLK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.786%)  route 0.211ns (56.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.561    -0.566    I_CFG_OV7670/I_CFG_REG/OV7670_XCLK_OBUF
    SLICE_X32Y51         FDRE                                         r  I_CFG_OV7670/I_CFG_REG/cntr_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  I_CFG_OV7670/I_CFG_REG/cntr_reg_rep[3]/Q
                         net (fo=1, routed)           0.211    -0.191    I_CFG_OV7670/I_CFG_REG/cntr_reg_rep_n_0_[3]
    RAMB18_X2Y20         RAMB18E1                                     r  I_CFG_OV7670/I_CFG_REG/dout_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.869    -0.294    I_CFG_OV7670/I_CFG_REG/OV7670_XCLK_OBUF
    RAMB18_X2Y20         RAMB18E1                                     r  I_CFG_OV7670/I_CFG_REG/dout_reg/CLKARDCLK
                         clock pessimism             -0.214    -0.508    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.325    I_CFG_OV7670/I_CFG_REG/dout_reg
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 I_CFG_OV7670/I_SCCB_sender/dr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            I_CFG_OV7670/I_SCCB_sender/dr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_CLK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_clk_wiz_0_0 rise@0.000ns - clk_out1_CLK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.563    -0.564    I_CFG_OV7670/I_SCCB_sender/OV7670_XCLK_OBUF
    SLICE_X33Y48         FDRE                                         r  I_CFG_OV7670/I_SCCB_sender/dr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  I_CFG_OV7670/I_SCCB_sender/dr_reg[27]/Q
                         net (fo=1, routed)           0.091    -0.332    I_CFG_OV7670/I_SCCB_sender/dr_reg_n_0_[27]
    SLICE_X32Y48         LUT4 (Prop_lut4_I1_O)        0.045    -0.287 r  I_CFG_OV7670/I_SCCB_sender/dr[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    I_CFG_OV7670/I_SCCB_sender/dr[28]_i_1_n_0
    SLICE_X32Y48         FDRE                                         r  I_CFG_OV7670/I_SCCB_sender/dr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.829    -0.335    I_CFG_OV7670/I_SCCB_sender/OV7670_XCLK_OBUF
    SLICE_X32Y48         FDRE                                         r  I_CFG_OV7670/I_SCCB_sender/dr_reg[28]/C
                         clock pessimism             -0.216    -0.551    
    SLICE_X32Y48         FDRE (Hold_fdre_C_D)         0.121    -0.430    I_CFG_OV7670/I_SCCB_sender/dr_reg[28]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 I_CFG_OV7670/I_SCCB_sender/cntr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            I_CFG_OV7670/I_SCCB_sender/SIOD_EN_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_CLK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_clk_wiz_0_0 rise@0.000ns - clk_out1_CLK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.067%)  route 0.091ns (32.933%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.562    -0.565    I_CFG_OV7670/I_SCCB_sender/OV7670_XCLK_OBUF
    SLICE_X33Y45         FDRE                                         r  I_CFG_OV7670/I_SCCB_sender/cntr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  I_CFG_OV7670/I_SCCB_sender/cntr_reg[15]/Q
                         net (fo=11, routed)          0.091    -0.332    I_CFG_OV7670/I_SCCB_sender/p_0_in[4]
    SLICE_X32Y45         LUT6 (Prop_lut6_I0_O)        0.045    -0.287 r  I_CFG_OV7670/I_SCCB_sender/SIOD_EN_i_2/O
                         net (fo=1, routed)           0.000    -0.287    I_CFG_OV7670/I_SCCB_sender/SIOD_EN_i_1_n_0
    SLICE_X32Y45         FDRE                                         r  I_CFG_OV7670/I_SCCB_sender/SIOD_EN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.828    -0.336    I_CFG_OV7670/I_SCCB_sender/OV7670_XCLK_OBUF
    SLICE_X32Y45         FDRE                                         r  I_CFG_OV7670/I_SCCB_sender/SIOD_EN_reg/C
                         clock pessimism             -0.216    -0.552    
    SLICE_X32Y45         FDRE (Hold_fdre_C_D)         0.120    -0.432    I_CFG_OV7670/I_SCCB_sender/SIOD_EN_reg
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 I_CFG_OV7670/I_SCCB_sender/dr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            I_CFG_OV7670/I_SCCB_sender/dr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_CLK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_clk_wiz_0_0 rise@0.000ns - clk_out1_CLK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.563    -0.564    I_CFG_OV7670/I_SCCB_sender/OV7670_XCLK_OBUF
    SLICE_X33Y49         FDRE                                         r  I_CFG_OV7670/I_SCCB_sender/dr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  I_CFG_OV7670/I_SCCB_sender/dr_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.311    I_CFG_OV7670/I_SCCB_sender/dr_reg_n_0_[2]
    SLICE_X33Y48         FDRE                                         r  I_CFG_OV7670/I_SCCB_sender/dr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.829    -0.335    I_CFG_OV7670/I_SCCB_sender/OV7670_XCLK_OBUF
    SLICE_X33Y48         FDRE                                         r  I_CFG_OV7670/I_SCCB_sender/dr_reg[3]/C
                         clock pessimism             -0.213    -0.548    
    SLICE_X33Y48         FDRE (Hold_fdre_C_D)         0.076    -0.472    I_CFG_OV7670/I_SCCB_sender/dr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 I_CFG_OV7670/I_CFG_REG/cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            I_CFG_OV7670/I_CFG_REG/cntr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_CLK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_clk_wiz_0_0 rise@0.000ns - clk_out1_CLK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.561    -0.566    I_CFG_OV7670/I_CFG_REG/OV7670_XCLK_OBUF
    SLICE_X33Y52         FDRE                                         r  I_CFG_OV7670/I_CFG_REG/cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  I_CFG_OV7670/I_CFG_REG/cntr_reg[0]/Q
                         net (fo=7, routed)           0.110    -0.314    I_CFG_OV7670/I_CFG_REG/cntr_reg__0[0]
    SLICE_X32Y52         LUT3 (Prop_lut3_I1_O)        0.048    -0.266 r  I_CFG_OV7670/I_CFG_REG/cntr_rep[2]_i_1/O
                         net (fo=2, routed)           0.000    -0.266    I_CFG_OV7670/I_CFG_REG/cntr_rep[2]_i_1_n_0
    SLICE_X32Y52         FDRE                                         r  I_CFG_OV7670/I_CFG_REG/cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.828    -0.336    I_CFG_OV7670/I_CFG_REG/OV7670_XCLK_OBUF
    SLICE_X32Y52         FDRE                                         r  I_CFG_OV7670/I_CFG_REG/cntr_reg[2]/C
                         clock pessimism             -0.217    -0.553    
    SLICE_X32Y52         FDRE (Hold_fdre_C_D)         0.123    -0.430    I_CFG_OV7670/I_CFG_REG/cntr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 I_CFG_OV7670/I_CFG_REG/cntr_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            I_CFG_OV7670/I_CFG_REG/dout_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_CLK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_clk_wiz_0_0 rise@0.000ns - clk_out1_CLK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.148ns (41.927%)  route 0.205ns (58.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.561    -0.566    I_CFG_OV7670/I_CFG_REG/OV7670_XCLK_OBUF
    SLICE_X32Y51         FDRE                                         r  I_CFG_OV7670/I_CFG_REG/cntr_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.148    -0.418 r  I_CFG_OV7670/I_CFG_REG/cntr_reg_rep[6]/Q
                         net (fo=1, routed)           0.205    -0.213    I_CFG_OV7670/I_CFG_REG/cntr_reg_rep_n_0_[6]
    RAMB18_X2Y20         RAMB18E1                                     r  I_CFG_OV7670/I_CFG_REG/dout_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.869    -0.294    I_CFG_OV7670/I_CFG_REG/OV7670_XCLK_OBUF
    RAMB18_X2Y20         RAMB18E1                                     r  I_CFG_OV7670/I_CFG_REG/dout_reg/CLKARDCLK
                         clock pessimism             -0.214    -0.508    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.130    -0.378    I_CFG_OV7670/I_CFG_REG/dout_reg
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 I_CFG_OV7670/I_CFG_REG/cntr_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            I_CFG_OV7670/I_CFG_REG/dout_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_CLK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_clk_wiz_0_0 rise@0.000ns - clk_out1_CLK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.148ns (41.828%)  route 0.206ns (58.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.561    -0.566    I_CFG_OV7670/I_CFG_REG/OV7670_XCLK_OBUF
    SLICE_X32Y52         FDRE                                         r  I_CFG_OV7670/I_CFG_REG/cntr_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.148    -0.418 r  I_CFG_OV7670/I_CFG_REG/cntr_reg_rep[7]/Q
                         net (fo=1, routed)           0.206    -0.212    I_CFG_OV7670/I_CFG_REG/cntr_reg_rep_n_0_[7]
    RAMB18_X2Y20         RAMB18E1                                     r  I_CFG_OV7670/I_CFG_REG/dout_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.869    -0.294    I_CFG_OV7670/I_CFG_REG/OV7670_XCLK_OBUF
    RAMB18_X2Y20         RAMB18E1                                     r  I_CFG_OV7670/I_CFG_REG/dout_reg/CLKARDCLK
                         clock pessimism             -0.214    -0.508    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.130    -0.378    I_CFG_OV7670/I_CFG_REG/dout_reg
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_CLK_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X4Y4     VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X4Y4     VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X5Y9     VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X5Y9     VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y0     VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y0     VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X5Y10    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X5Y10    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y7     VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y7     VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X32Y49    I_CFG_OV7670/I_SCCB_sender/dr_reg[25]_srl2___I_CFG_OV7670_I_SCCB_sender_dr_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X82Y39    I_VGA/I_dp_en/gen16[0].R_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X82Y36    I_VGA/I_h_synch/gen16[1].R_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X82Y35    I_VGA/I_v_synch/gen16[1].R_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X32Y49    I_CFG_OV7670/I_SCCB_sender/dr_reg[25]_srl2___I_CFG_OV7670_I_SCCB_sender_dr_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X82Y39    I_VGA/I_dp_en/gen16[0].R_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X82Y36    I_VGA/I_h_synch/gen16[1].R_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X82Y35    I_VGA/I_v_synch/gen16[1].R_reg[0]_srl2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y45    I_CFG_OV7670/I_SCCB_sender/SIOD_EN_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y43    I_CFG_OV7670/I_SCCB_sender/cntr_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X82Y39    I_VGA/I_dp_en/gen16[0].R_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X82Y36    I_VGA/I_h_synch/gen16[1].R_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X82Y35    I_VGA/I_v_synch/gen16[1].R_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X32Y49    I_CFG_OV7670/I_SCCB_sender/dr_reg[25]_srl2___I_CFG_OV7670_I_SCCB_sender_dr_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X82Y39    I_VGA/I_dp_en/gen16[0].R_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X82Y36    I_VGA/I_h_synch/gen16[1].R_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X82Y35    I_VGA/I_v_synch/gen16[1].R_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X32Y49    I_CFG_OV7670/I_SCCB_sender/dr_reg[25]_srl2___I_CFG_OV7670_I_SCCB_sender_dr_reg_r_0/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y52    I_CFG_OV7670/I_CFG_REG/cntr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y52    I_CFG_OV7670/I_CFG_REG/cntr_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_CLK_clk_wiz_0_0
  To Clock:  clkfbout_CLK_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_CLK_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2   CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y0  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



