{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 07 12:40:02 2014 " "Info: Processing started: Wed May 07 12:40:02 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Dflipflop -c Dflipflop --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Dflipflop -c Dflipflop --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "Dflipflop:comb_65\|WideNand4~33 " "Warning: Node \"Dflipflop:comb_65\|WideNand4~33\"" {  } { { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/Dflipflop.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/Dflipflop.v" 8 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "Dflipflop:comb_65\|WideNand2 " "Warning: Node \"Dflipflop:comb_65\|WideNand2\"" {  } { { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/Dflipflop.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "Dflipflop:comb_65\|WideNand2~25 " "Warning: Node \"Dflipflop:comb_65\|WideNand2~25\"" {  } { { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/Dflipflop.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "Dflipflop:comb_65\|WideNand1~45 " "Warning: Node \"Dflipflop:comb_65\|WideNand1~45\"" {  } { { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/Dflipflop.v" 5 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/Dflipflop.v" 6 -1 0 } } { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/Dflipflop.v" 6 -1 0 } } { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/Dflipflop.v" 5 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "KEY\[0\] LED\[0\] 13.296 ns Longest " "Info: Longest tpd from source pin \"KEY\[0\]\" to destination pin \"LED\[0\]\" is 13.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; PIN Node = 'KEY\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.623 ns) 7.485 ns Dflipflop:comb_65\|WideNand2 2 COMB LOOP LCCOMB_X64_Y19_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(6.623 ns) = 7.485 ns; Loc. = LCCOMB_X64_Y19_N0; Fanout = 2; COMB LOOP Node = 'Dflipflop:comb_65\|WideNand2'" { { "Info" "ITDB_PART_OF_SCC" "Dflipflop:comb_65\|WideNand2 LCCOMB_X64_Y19_N0 " "Info: Loc. = LCCOMB_X64_Y19_N0; Node \"Dflipflop:comb_65\|WideNand2\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dflipflop:comb_65|WideNand2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Dflipflop:comb_65\|WideNand2~25 LCCOMB_X64_Y19_N2 " "Info: Loc. = LCCOMB_X64_Y19_N2; Node \"Dflipflop:comb_65\|WideNand2~25\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dflipflop:comb_65|WideNand2~25 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Dflipflop:comb_65\|WideNand1~45 LCCOMB_X64_Y19_N6 " "Info: Loc. = LCCOMB_X64_Y19_N6; Node \"Dflipflop:comb_65\|WideNand1~45\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dflipflop:comb_65|WideNand1~45 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dflipflop:comb_65|WideNand2 } "NODE_NAME" } } { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/Dflipflop.v" 6 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dflipflop:comb_65|WideNand2~25 } "NODE_NAME" } } { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/Dflipflop.v" 6 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dflipflop:comb_65|WideNand1~45 } "NODE_NAME" } } { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/Dflipflop.v" 5 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.623 ns" { KEY[0] Dflipflop:comb_65|WideNand2 } "NODE_NAME" } } { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/Dflipflop.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 7.881 ns Dflipflop:comb_65\|WideNand3~13 3 COMB LCCOMB_X64_Y19_N10 2 " "Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 7.881 ns; Loc. = LCCOMB_X64_Y19_N10; Fanout = 2; COMB Node = 'Dflipflop:comb_65\|WideNand3~13'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Dflipflop:comb_65|WideNand2 Dflipflop:comb_65|WideNand3~13 } "NODE_NAME" } } { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/Dflipflop.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.704 ns) 8.585 ns Dflipflop:comb_65\|WideNand4~33 4 COMB LOOP LCCOMB_X64_Y19_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.704 ns) = 8.585 ns; Loc. = LCCOMB_X64_Y19_N12; Fanout = 2; COMB LOOP Node = 'Dflipflop:comb_65\|WideNand4~33'" { { "Info" "ITDB_PART_OF_SCC" "Dflipflop:comb_65\|WideNand2~25 LCCOMB_X64_Y19_N2 " "Info: Loc. = LCCOMB_X64_Y19_N2; Node \"Dflipflop:comb_65\|WideNand2~25\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dflipflop:comb_65|WideNand2~25 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Dflipflop:comb_65\|WideNand4~33 LCCOMB_X64_Y19_N12 " "Info: Loc. = LCCOMB_X64_Y19_N12; Node \"Dflipflop:comb_65\|WideNand4~33\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dflipflop:comb_65|WideNand4~33 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Dflipflop:comb_65\|WideNand2 LCCOMB_X64_Y19_N0 " "Info: Loc. = LCCOMB_X64_Y19_N0; Node \"Dflipflop:comb_65\|WideNand2\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dflipflop:comb_65|WideNand2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Dflipflop:comb_65\|WideNand1~45 LCCOMB_X64_Y19_N6 " "Info: Loc. = LCCOMB_X64_Y19_N6; Node \"Dflipflop:comb_65\|WideNand1~45\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dflipflop:comb_65|WideNand1~45 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dflipflop:comb_65|WideNand2~25 } "NODE_NAME" } } { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/Dflipflop.v" 6 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dflipflop:comb_65|WideNand4~33 } "NODE_NAME" } } { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/Dflipflop.v" 8 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dflipflop:comb_65|WideNand2 } "NODE_NAME" } } { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/Dflipflop.v" 6 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dflipflop:comb_65|WideNand1~45 } "NODE_NAME" } } { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/Dflipflop.v" 5 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { Dflipflop:comb_65|WideNand3~13 Dflipflop:comb_65|WideNand4~33 } "NODE_NAME" } } { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/Dflipflop.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.893 ns) + CELL(2.818 ns) 13.296 ns LED\[0\] 5 PIN PIN_AE23 0 " "Info: 5: + IC(1.893 ns) + CELL(2.818 ns) = 13.296 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'LED\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.711 ns" { Dflipflop:comb_65|WideNand4~33 LED[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.157 ns ( 83.91 % ) " "Info: Total cell delay = 11.157 ns ( 83.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.139 ns ( 16.09 % ) " "Info: Total interconnect delay = 2.139 ns ( 16.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.296 ns" { KEY[0] Dflipflop:comb_65|WideNand2 Dflipflop:comb_65|WideNand3~13 Dflipflop:comb_65|WideNand4~33 LED[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.296 ns" { KEY[0] {} KEY[0]~combout {} Dflipflop:comb_65|WideNand2 {} Dflipflop:comb_65|WideNand3~13 {} Dflipflop:comb_65|WideNand4~33 {} LED[0] {} } { 0.000ns 0.000ns 0.000ns 0.246ns 0.000ns 1.893ns } { 0.000ns 0.862ns 6.623ns 0.150ns 0.704ns 2.818ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Allocated 175 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 07 12:40:02 2014 " "Info: Processing ended: Wed May 07 12:40:02 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
