

================================================================
== Vitis HLS Report for 'normalize_ap_fixed_16_4_5_3_0_ap_fixed_16_4_5_3_0_config12_s'
================================================================
* Date:           Wed Jul 19 12:37:21 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.798 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.79>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1" [firmware/nnet_utils/nnet_batchnorm.h:46]   --->   Operation 2 'specpipeline' 'specpipeline_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specresourcelimit_ln46 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_2, void @empty_1, void @empty_1, void @empty_1" [firmware/nnet_utils/nnet_batchnorm.h:46]   --->   Operation 3 'specresourcelimit' 'specresourcelimit_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read13 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read1"   --->   Operation 4 'read' 'p_read13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_8 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read"   --->   Operation 5 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i15.i13, i15 %p_read_8, i13 0"   --->   Operation 6 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.79ns)   --->   "%add_ln1245 = add i28 %shl_ln, i28 4063232"   --->   Operation 7 'add' 'add_ln1245' <Predicate = true> <Delay = 1.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln1245, i32 12, i32 27"   --->   Operation 8 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%shl_ln1171_1 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i15.i13, i15 %p_read13, i13 0"   --->   Operation 9 'bitconcatenate' 'shl_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.79ns)   --->   "%add_ln1245_1 = add i28 %shl_ln1171_1, i28 264372224"   --->   Operation 10 'add' 'add_ln1245_1' <Predicate = true> <Delay = 1.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln717_7 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln1245_1, i32 12, i32 27"   --->   Operation 11 'partselect' 'trunc_ln717_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mrv = insertvalue i32 <undef>, i16 %trunc_ln" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 12 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i32 %mrv, i16 %trunc_ln717_7" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 13 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ret_ln63 = ret i32 %mrv_1" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 14 'ret' 'ret_ln63' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln46      (specpipeline     ) [ 00]
specresourcelimit_ln46 (specresourcelimit) [ 00]
p_read13               (read             ) [ 00]
p_read_8               (read             ) [ 00]
shl_ln                 (bitconcatenate   ) [ 00]
add_ln1245             (add              ) [ 00]
trunc_ln               (partselect       ) [ 00]
shl_ln1171_1           (bitconcatenate   ) [ 00]
add_ln1245_1           (add              ) [ 00]
trunc_ln717_7          (partselect       ) [ 00]
mrv                    (insertvalue      ) [ 00]
mrv_1                  (insertvalue      ) [ 00]
ret_ln63               (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i15.i13"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="p_read13_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="15" slack="0"/>
<pin id="38" dir="0" index="1" bw="15" slack="0"/>
<pin id="39" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read13/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="p_read_8_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="15" slack="0"/>
<pin id="44" dir="0" index="1" bw="15" slack="0"/>
<pin id="45" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="shl_ln_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="28" slack="0"/>
<pin id="50" dir="0" index="1" bw="15" slack="0"/>
<pin id="51" dir="0" index="2" bw="1" slack="0"/>
<pin id="52" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="add_ln1245_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="28" slack="0"/>
<pin id="58" dir="0" index="1" bw="23" slack="0"/>
<pin id="59" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1245/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="trunc_ln_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="16" slack="0"/>
<pin id="64" dir="0" index="1" bw="28" slack="0"/>
<pin id="65" dir="0" index="2" bw="5" slack="0"/>
<pin id="66" dir="0" index="3" bw="6" slack="0"/>
<pin id="67" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="shl_ln1171_1_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="28" slack="0"/>
<pin id="74" dir="0" index="1" bw="15" slack="0"/>
<pin id="75" dir="0" index="2" bw="1" slack="0"/>
<pin id="76" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1171_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="add_ln1245_1_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="28" slack="0"/>
<pin id="82" dir="0" index="1" bw="23" slack="0"/>
<pin id="83" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1245_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="trunc_ln717_7_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="28" slack="0"/>
<pin id="89" dir="0" index="2" bw="5" slack="0"/>
<pin id="90" dir="0" index="3" bw="6" slack="0"/>
<pin id="91" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_7/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="mrv_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="mrv_1_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="18" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="18" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="20" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="42" pin="2"/><net_sink comp="48" pin=1"/></net>

<net id="55"><net_src comp="22" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="60"><net_src comp="48" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="24" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="26" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="56" pin="2"/><net_sink comp="62" pin=1"/></net>

<net id="70"><net_src comp="28" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="71"><net_src comp="30" pin="0"/><net_sink comp="62" pin=3"/></net>

<net id="77"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="36" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="22" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="32" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="26" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="80" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="94"><net_src comp="28" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="95"><net_src comp="30" pin="0"/><net_sink comp="86" pin=3"/></net>

<net id="100"><net_src comp="34" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="62" pin="4"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="96" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="86" pin="4"/><net_sink comp="102" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: normalize<ap_fixed<16, 4, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config12> : p_read | {1 }
	Port: normalize<ap_fixed<16, 4, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config12> : p_read1 | {1 }
  - Chain level:
	State 1
		add_ln1245 : 1
		trunc_ln : 2
		add_ln1245_1 : 1
		trunc_ln717_7 : 2
		mrv : 3
		mrv_1 : 4
		ret_ln63 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    add   |   add_ln1245_fu_56  |    0    |    28   |
|          |  add_ln1245_1_fu_80 |    0    |    28   |
|----------|---------------------|---------|---------|
|   read   | p_read13_read_fu_36 |    0    |    0    |
|          | p_read_8_read_fu_42 |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|     shl_ln_fu_48    |    0    |    0    |
|          |  shl_ln1171_1_fu_72 |    0    |    0    |
|----------|---------------------|---------|---------|
|partselect|    trunc_ln_fu_62   |    0    |    0    |
|          | trunc_ln717_7_fu_86 |    0    |    0    |
|----------|---------------------|---------|---------|
|insertvalue|      mrv_fu_96      |    0    |    0    |
|          |     mrv_1_fu_102    |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    56   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   56   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   56   |
+-----------+--------+--------+
