Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed May 15 23:42:41 2024
| Host         : Minseok running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_FNDController_upcounter/U_ClkDiv/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.841        0.000                      0                  168        0.161        0.000                      0                  168        4.500        0.000                       0                   156  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.841        0.000                      0                  168        0.161        0.000                      0                  168        4.500        0.000                       0                   156  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.841ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 U_FNDController_upcounter/U_ClkDiv/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FNDController_upcounter/U_ClkDiv/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 1.196ns (28.802%)  route 2.956ns (71.198%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.626     5.147    U_FNDController_upcounter/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X62Y19         FDCE                                         r  U_FNDController_upcounter/U_ClkDiv/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.419     5.566 f  U_FNDController_upcounter/U_ClkDiv/counter_reg[15]/Q
                         net (fo=2, routed)           0.983     6.549    U_FNDController_upcounter/U_ClkDiv/counter_reg_n_0_[15]
    SLICE_X62Y17         LUT5 (Prop_lut5_I1_O)        0.327     6.876 r  U_FNDController_upcounter/U_ClkDiv/counter[16]_i_3/O
                         net (fo=1, routed)           0.809     7.685    U_FNDController_upcounter/U_ClkDiv/counter[16]_i_3_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I4_O)        0.326     8.011 f  U_FNDController_upcounter/U_ClkDiv/counter[16]_i_2/O
                         net (fo=17, routed)          1.165     9.176    U_FNDController_upcounter/U_ClkDiv/r_clk
    SLICE_X62Y19         LUT2 (Prop_lut2_I0_O)        0.124     9.300 r  U_FNDController_upcounter/U_ClkDiv/counter[13]_i_1__0/O
                         net (fo=1, routed)           0.000     9.300    U_FNDController_upcounter/U_ClkDiv/counter[13]
    SLICE_X62Y19         FDCE                                         r  U_FNDController_upcounter/U_ClkDiv/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.508    14.849    U_FNDController_upcounter/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X62Y19         FDCE                                         r  U_FNDController_upcounter/U_ClkDiv/counter_reg[13]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X62Y19         FDCE (Setup_fdce_C_D)        0.029    15.141    U_FNDController_upcounter/U_ClkDiv/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  5.841    

Slack (MET) :             5.859ns  (required time - arrival time)
  Source:                 U_FNDController_upcounter/U_ClkDiv/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FNDController_upcounter/U_ClkDiv/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 1.224ns (29.279%)  route 2.956ns (70.721%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.626     5.147    U_FNDController_upcounter/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X62Y19         FDCE                                         r  U_FNDController_upcounter/U_ClkDiv/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.419     5.566 f  U_FNDController_upcounter/U_ClkDiv/counter_reg[15]/Q
                         net (fo=2, routed)           0.983     6.549    U_FNDController_upcounter/U_ClkDiv/counter_reg_n_0_[15]
    SLICE_X62Y17         LUT5 (Prop_lut5_I1_O)        0.327     6.876 r  U_FNDController_upcounter/U_ClkDiv/counter[16]_i_3/O
                         net (fo=1, routed)           0.809     7.685    U_FNDController_upcounter/U_ClkDiv/counter[16]_i_3_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I4_O)        0.326     8.011 f  U_FNDController_upcounter/U_ClkDiv/counter[16]_i_2/O
                         net (fo=17, routed)          1.165     9.176    U_FNDController_upcounter/U_ClkDiv/r_clk
    SLICE_X62Y19         LUT2 (Prop_lut2_I0_O)        0.152     9.328 r  U_FNDController_upcounter/U_ClkDiv/counter[15]_i_1__0/O
                         net (fo=1, routed)           0.000     9.328    U_FNDController_upcounter/U_ClkDiv/counter[15]
    SLICE_X62Y19         FDCE                                         r  U_FNDController_upcounter/U_ClkDiv/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.508    14.849    U_FNDController_upcounter/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X62Y19         FDCE                                         r  U_FNDController_upcounter/U_ClkDiv/counter_reg[15]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X62Y19         FDCE (Setup_fdce_C_D)        0.075    15.187    U_FNDController_upcounter/U_ClkDiv/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -9.328    
  -------------------------------------------------------------------
                         slack                                  5.859    

Slack (MET) :             6.029ns  (required time - arrival time)
  Source:                 U_ClkDiv_counter/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_counter/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 1.978ns (50.196%)  route 1.963ns (49.804%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.637     5.158    U_ClkDiv_counter/clk_IBUF_BUFG
    SLICE_X65Y7          FDCE                                         r  U_ClkDiv_counter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y7          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  U_ClkDiv_counter/counter_reg[2]/Q
                         net (fo=2, routed)           0.854     6.468    U_ClkDiv_counter/counter[2]
    SLICE_X64Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.125 r  U_ClkDiv_counter/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.125    U_ClkDiv_counter/counter0_carry_n_0
    SLICE_X64Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  U_ClkDiv_counter/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.242    U_ClkDiv_counter/counter0_carry__0_n_0
    SLICE_X64Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.359 r  U_ClkDiv_counter/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.359    U_ClkDiv_counter/counter0_carry__1_n_0
    SLICE_X64Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.476 r  U_ClkDiv_counter/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.476    U_ClkDiv_counter/counter0_carry__2_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.695 r  U_ClkDiv_counter/counter0_carry__3/O[0]
                         net (fo=1, routed)           1.109     8.804    U_ClkDiv_counter/data0[17]
    SLICE_X65Y10         LUT2 (Prop_lut2_I1_O)        0.295     9.099 r  U_ClkDiv_counter/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.099    U_ClkDiv_counter/counter_0[17]
    SLICE_X65Y10         FDCE                                         r  U_ClkDiv_counter/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.517    14.858    U_ClkDiv_counter/clk_IBUF_BUFG
    SLICE_X65Y10         FDCE                                         r  U_ClkDiv_counter/counter_reg[17]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X65Y10         FDCE (Setup_fdce_C_D)        0.031    15.128    U_ClkDiv_counter/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  6.029    

Slack (MET) :             6.106ns  (required time - arrival time)
  Source:                 U_FNDController_upcounter/U_ClkDiv/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FNDController_upcounter/U_ClkDiv/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 1.072ns (28.721%)  route 2.660ns (71.279%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.626     5.147    U_FNDController_upcounter/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X62Y19         FDCE                                         r  U_FNDController_upcounter/U_ClkDiv/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.419     5.566 r  U_FNDController_upcounter/U_ClkDiv/counter_reg[15]/Q
                         net (fo=2, routed)           0.983     6.549    U_FNDController_upcounter/U_ClkDiv/counter_reg_n_0_[15]
    SLICE_X62Y17         LUT5 (Prop_lut5_I1_O)        0.327     6.876 f  U_FNDController_upcounter/U_ClkDiv/counter[16]_i_3/O
                         net (fo=1, routed)           0.809     7.685    U_FNDController_upcounter/U_ClkDiv/counter[16]_i_3_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I4_O)        0.326     8.011 r  U_FNDController_upcounter/U_ClkDiv/counter[16]_i_2/O
                         net (fo=17, routed)          0.869     8.880    U_FNDController_upcounter/U_ClkDiv/r_clk
    SLICE_X63Y17         FDCE                                         r  U_FNDController_upcounter/U_ClkDiv/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.511    14.852    U_FNDController_upcounter/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X63Y17         FDCE                                         r  U_FNDController_upcounter/U_ClkDiv/r_clk_reg/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X63Y17         FDCE (Setup_fdce_C_D)       -0.105    14.986    U_FNDController_upcounter/U_ClkDiv/r_clk_reg
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                  6.106    

Slack (MET) :             6.118ns  (required time - arrival time)
  Source:                 U_FNDController_upcounter/U_ClkDiv/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FNDController_upcounter/U_ClkDiv/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 1.196ns (31.013%)  route 2.660ns (68.987%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.626     5.147    U_FNDController_upcounter/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X62Y19         FDCE                                         r  U_FNDController_upcounter/U_ClkDiv/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.419     5.566 f  U_FNDController_upcounter/U_ClkDiv/counter_reg[15]/Q
                         net (fo=2, routed)           0.983     6.549    U_FNDController_upcounter/U_ClkDiv/counter_reg_n_0_[15]
    SLICE_X62Y17         LUT5 (Prop_lut5_I1_O)        0.327     6.876 r  U_FNDController_upcounter/U_ClkDiv/counter[16]_i_3/O
                         net (fo=1, routed)           0.809     7.685    U_FNDController_upcounter/U_ClkDiv/counter[16]_i_3_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I4_O)        0.326     8.011 f  U_FNDController_upcounter/U_ClkDiv/counter[16]_i_2/O
                         net (fo=17, routed)          0.869     8.880    U_FNDController_upcounter/U_ClkDiv/r_clk
    SLICE_X62Y17         LUT2 (Prop_lut2_I0_O)        0.124     9.004 r  U_FNDController_upcounter/U_ClkDiv/counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     9.004    U_FNDController_upcounter/U_ClkDiv/counter[5]
    SLICE_X62Y17         FDCE                                         r  U_FNDController_upcounter/U_ClkDiv/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.511    14.852    U_FNDController_upcounter/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X62Y17         FDCE                                         r  U_FNDController_upcounter/U_ClkDiv/counter_reg[5]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X62Y17         FDCE (Setup_fdce_C_D)        0.031    15.122    U_FNDController_upcounter/U_ClkDiv/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                  6.118    

Slack (MET) :             6.134ns  (required time - arrival time)
  Source:                 U_FNDController_upcounter/U_ClkDiv/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FNDController_upcounter/U_ClkDiv/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 1.224ns (31.511%)  route 2.660ns (68.490%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.626     5.147    U_FNDController_upcounter/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X62Y19         FDCE                                         r  U_FNDController_upcounter/U_ClkDiv/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.419     5.566 f  U_FNDController_upcounter/U_ClkDiv/counter_reg[15]/Q
                         net (fo=2, routed)           0.983     6.549    U_FNDController_upcounter/U_ClkDiv/counter_reg_n_0_[15]
    SLICE_X62Y17         LUT5 (Prop_lut5_I1_O)        0.327     6.876 r  U_FNDController_upcounter/U_ClkDiv/counter[16]_i_3/O
                         net (fo=1, routed)           0.809     7.685    U_FNDController_upcounter/U_ClkDiv/counter[16]_i_3_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I4_O)        0.326     8.011 f  U_FNDController_upcounter/U_ClkDiv/counter[16]_i_2/O
                         net (fo=17, routed)          0.869     8.880    U_FNDController_upcounter/U_ClkDiv/r_clk
    SLICE_X62Y17         LUT2 (Prop_lut2_I0_O)        0.152     9.032 r  U_FNDController_upcounter/U_ClkDiv/counter[7]_i_1__0/O
                         net (fo=1, routed)           0.000     9.032    U_FNDController_upcounter/U_ClkDiv/counter[7]
    SLICE_X62Y17         FDCE                                         r  U_FNDController_upcounter/U_ClkDiv/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.511    14.852    U_FNDController_upcounter/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X62Y17         FDCE                                         r  U_FNDController_upcounter/U_ClkDiv/counter_reg[7]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X62Y17         FDCE (Setup_fdce_C_D)        0.075    15.166    U_FNDController_upcounter/U_ClkDiv/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                  6.134    

Slack (MET) :             6.148ns  (required time - arrival time)
  Source:                 U_UpCounter_10k/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UpCounter_10k/counter_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.828ns (21.531%)  route 3.018ns (78.469%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.635     5.156    U_UpCounter_10k/clk_IBUF_BUFG
    SLICE_X61Y9          FDCE                                         r  U_UpCounter_10k/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_UpCounter_10k/counter_reg_reg[4]/Q
                         net (fo=26, routed)          1.321     6.934    U_UpCounter_10k/Q[4]
    SLICE_X57Y8          LUT4 (Prop_lut4_I1_O)        0.124     7.058 r  U_UpCounter_10k/counter_reg[13]_i_5/O
                         net (fo=1, routed)           0.866     7.924    U_UpCounter_10k/counter_reg[13]_i_5_n_0
    SLICE_X59Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.048 r  U_UpCounter_10k/counter_reg[13]_i_4/O
                         net (fo=14, routed)          0.830     8.878    U_UpCounter_10k/counter_reg[13]_i_4_n_0
    SLICE_X61Y9          LUT2 (Prop_lut2_I1_O)        0.124     9.002 r  U_UpCounter_10k/counter_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     9.002    U_UpCounter_10k/counter_next[10]
    SLICE_X61Y9          FDCE                                         r  U_UpCounter_10k/counter_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.516    14.857    U_UpCounter_10k/clk_IBUF_BUFG
    SLICE_X61Y9          FDCE                                         r  U_UpCounter_10k/counter_reg_reg[10]/C
                         clock pessimism              0.299    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X61Y9          FDCE (Setup_fdce_C_D)        0.029    15.150    U_UpCounter_10k/counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                  6.148    

Slack (MET) :             6.150ns  (required time - arrival time)
  Source:                 U_UpCounter_10k/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UpCounter_10k/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.828ns (21.531%)  route 3.018ns (78.469%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.635     5.156    U_UpCounter_10k/clk_IBUF_BUFG
    SLICE_X61Y9          FDCE                                         r  U_UpCounter_10k/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_UpCounter_10k/counter_reg_reg[4]/Q
                         net (fo=26, routed)          1.321     6.934    U_UpCounter_10k/Q[4]
    SLICE_X57Y8          LUT4 (Prop_lut4_I1_O)        0.124     7.058 r  U_UpCounter_10k/counter_reg[13]_i_5/O
                         net (fo=1, routed)           0.866     7.924    U_UpCounter_10k/counter_reg[13]_i_5_n_0
    SLICE_X59Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.048 r  U_UpCounter_10k/counter_reg[13]_i_4/O
                         net (fo=14, routed)          0.830     8.878    U_UpCounter_10k/counter_reg[13]_i_4_n_0
    SLICE_X61Y9          LUT2 (Prop_lut2_I1_O)        0.124     9.002 r  U_UpCounter_10k/counter_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     9.002    U_UpCounter_10k/counter_next[4]
    SLICE_X61Y9          FDCE                                         r  U_UpCounter_10k/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.516    14.857    U_UpCounter_10k/clk_IBUF_BUFG
    SLICE_X61Y9          FDCE                                         r  U_UpCounter_10k/counter_reg_reg[4]/C
                         clock pessimism              0.299    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X61Y9          FDCE (Setup_fdce_C_D)        0.031    15.152    U_UpCounter_10k/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                  6.150    

Slack (MET) :             6.164ns  (required time - arrival time)
  Source:                 U_UpCounter_10k/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UpCounter_10k/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 0.858ns (22.138%)  route 3.018ns (77.862%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.635     5.156    U_UpCounter_10k/clk_IBUF_BUFG
    SLICE_X61Y9          FDCE                                         r  U_UpCounter_10k/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_UpCounter_10k/counter_reg_reg[4]/Q
                         net (fo=26, routed)          1.321     6.934    U_UpCounter_10k/Q[4]
    SLICE_X57Y8          LUT4 (Prop_lut4_I1_O)        0.124     7.058 r  U_UpCounter_10k/counter_reg[13]_i_5/O
                         net (fo=1, routed)           0.866     7.924    U_UpCounter_10k/counter_reg[13]_i_5_n_0
    SLICE_X59Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.048 r  U_UpCounter_10k/counter_reg[13]_i_4/O
                         net (fo=14, routed)          0.830     8.878    U_UpCounter_10k/counter_reg[13]_i_4_n_0
    SLICE_X61Y9          LUT2 (Prop_lut2_I1_O)        0.154     9.032 r  U_UpCounter_10k/counter_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     9.032    U_UpCounter_10k/counter_next[5]
    SLICE_X61Y9          FDCE                                         r  U_UpCounter_10k/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.516    14.857    U_UpCounter_10k/clk_IBUF_BUFG
    SLICE_X61Y9          FDCE                                         r  U_UpCounter_10k/counter_reg_reg[5]/C
                         clock pessimism              0.299    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X61Y9          FDCE (Setup_fdce_C_D)        0.075    15.196    U_UpCounter_10k/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                  6.164    

Slack (MET) :             6.166ns  (required time - arrival time)
  Source:                 U_UpCounter_10k/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UpCounter_10k/counter_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 0.856ns (22.098%)  route 3.018ns (77.902%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.635     5.156    U_UpCounter_10k/clk_IBUF_BUFG
    SLICE_X61Y9          FDCE                                         r  U_UpCounter_10k/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_UpCounter_10k/counter_reg_reg[4]/Q
                         net (fo=26, routed)          1.321     6.934    U_UpCounter_10k/Q[4]
    SLICE_X57Y8          LUT4 (Prop_lut4_I1_O)        0.124     7.058 r  U_UpCounter_10k/counter_reg[13]_i_5/O
                         net (fo=1, routed)           0.866     7.924    U_UpCounter_10k/counter_reg[13]_i_5_n_0
    SLICE_X59Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.048 r  U_UpCounter_10k/counter_reg[13]_i_4/O
                         net (fo=14, routed)          0.830     8.878    U_UpCounter_10k/counter_reg[13]_i_4_n_0
    SLICE_X61Y9          LUT2 (Prop_lut2_I1_O)        0.152     9.030 r  U_UpCounter_10k/counter_reg[13]_i_2/O
                         net (fo=1, routed)           0.000     9.030    U_UpCounter_10k/counter_next[13]
    SLICE_X61Y9          FDCE                                         r  U_UpCounter_10k/counter_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.516    14.857    U_UpCounter_10k/clk_IBUF_BUFG
    SLICE_X61Y9          FDCE                                         r  U_UpCounter_10k/counter_reg_reg[13]/C
                         clock pessimism              0.299    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X61Y9          FDCE (Setup_fdce_C_D)        0.075    15.196    U_UpCounter_10k/counter_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                  6.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U_Button_en/q_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Button_en/q_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.522%)  route 0.108ns (43.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.592     1.475    U_Button_en/clk_IBUF_BUFG
    SLICE_X61Y11         FDRE                                         r  U_Button_en/q_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y11         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  U_Button_en/q_reg_reg[27]/Q
                         net (fo=2, routed)           0.108     1.725    U_Button_en/p_0_in[26]
    SLICE_X59Y11         FDRE                                         r  U_Button_en/q_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.862     1.989    U_Button_en/clk_IBUF_BUFG
    SLICE_X59Y11         FDRE                                         r  U_Button_en/q_reg_reg[26]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X59Y11         FDRE (Hold_fdre_C_D)         0.072     1.563    U_Button_en/q_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 U_Button_en/q_reg_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Button_en/q_reg_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.166%)  route 0.110ns (43.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.595     1.478    U_Button_en/clk_IBUF_BUFG
    SLICE_X65Y6          FDRE                                         r  U_Button_en/q_reg_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y6          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  U_Button_en/q_reg_reg[59]/Q
                         net (fo=2, routed)           0.110     1.729    U_Button_en/p_0_in[58]
    SLICE_X62Y6          FDRE                                         r  U_Button_en/q_reg_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.866     1.993    U_Button_en/clk_IBUF_BUFG
    SLICE_X62Y6          FDRE                                         r  U_Button_en/q_reg_reg[58]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X62Y6          FDRE (Hold_fdre_C_D)         0.071     1.565    U_Button_en/q_reg_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 U_Button_en/q_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Button_en/q_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.778%)  route 0.131ns (48.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.592     1.475    U_Button_en/clk_IBUF_BUFG
    SLICE_X59Y11         FDRE                                         r  U_Button_en/q_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  U_Button_en/q_reg_reg[21]/Q
                         net (fo=2, routed)           0.131     1.747    U_Button_en/p_0_in[20]
    SLICE_X62Y11         FDRE                                         r  U_Button_en/q_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.864     1.991    U_Button_en/clk_IBUF_BUFG
    SLICE_X62Y11         FDRE                                         r  U_Button_en/q_reg_reg[20]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X62Y11         FDRE (Hold_fdre_C_D)         0.070     1.583    U_Button_en/q_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 U_Button_en/q_reg_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Button_en/q_reg_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.481%)  route 0.128ns (47.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.593     1.476    U_Button_en/clk_IBUF_BUFG
    SLICE_X61Y7          FDRE                                         r  U_Button_en/q_reg_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  U_Button_en/q_reg_reg[76]/Q
                         net (fo=2, routed)           0.128     1.745    U_Button_en/p_0_in[75]
    SLICE_X62Y7          FDRE                                         r  U_Button_en/q_reg_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.865     1.992    U_Button_en/clk_IBUF_BUFG
    SLICE_X62Y7          FDRE                                         r  U_Button_en/q_reg_reg[75]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X62Y7          FDRE (Hold_fdre_C_D)         0.066     1.580    U_Button_en/q_reg_reg[75]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 U_Button_en/q_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Button_en/q_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.145%)  route 0.129ns (47.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.593     1.476    U_Button_en/clk_IBUF_BUFG
    SLICE_X62Y11         FDRE                                         r  U_Button_en/q_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  U_Button_en/q_reg_reg[28]/Q
                         net (fo=2, routed)           0.129     1.747    U_Button_en/p_0_in[27]
    SLICE_X61Y11         FDRE                                         r  U_Button_en/q_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.862     1.989    U_Button_en/clk_IBUF_BUFG
    SLICE_X61Y11         FDRE                                         r  U_Button_en/q_reg_reg[27]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X61Y11         FDRE (Hold_fdre_C_D)         0.070     1.581    U_Button_en/q_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 U_Button_en/q_reg_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Button_en/q_reg_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.422%)  route 0.123ns (46.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.593     1.476    U_Button_en/clk_IBUF_BUFG
    SLICE_X62Y10         FDRE                                         r  U_Button_en/q_reg_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  U_Button_en/q_reg_reg[36]/Q
                         net (fo=2, routed)           0.123     1.740    U_Button_en/p_0_in[35]
    SLICE_X63Y10         FDRE                                         r  U_Button_en/q_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.864     1.991    U_Button_en/clk_IBUF_BUFG
    SLICE_X63Y10         FDRE                                         r  U_Button_en/q_reg_reg[35]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X63Y10         FDRE (Hold_fdre_C_D)         0.072     1.561    U_Button_en/q_reg_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U_Button_en/q_reg_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Button_en/q_reg_reg[87]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.227%)  route 0.124ns (46.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.593     1.476    U_Button_en/clk_IBUF_BUFG
    SLICE_X61Y7          FDRE                                         r  U_Button_en/q_reg_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  U_Button_en/q_reg_reg[88]/Q
                         net (fo=2, routed)           0.124     1.741    U_Button_en/p_0_in[87]
    SLICE_X60Y6          FDRE                                         r  U_Button_en/q_reg_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.864     1.991    U_Button_en/clk_IBUF_BUFG
    SLICE_X60Y6          FDRE                                         r  U_Button_en/q_reg_reg[87]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X60Y6          FDRE (Hold_fdre_C_D)         0.063     1.556    U_Button_en/q_reg_reg[87]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 U_Button_en/q_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Button_en/q_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.592     1.475    U_Button_en/clk_IBUF_BUFG
    SLICE_X59Y11         FDRE                                         r  U_Button_en/q_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  U_Button_en/q_reg_reg[25]/Q
                         net (fo=2, routed)           0.127     1.743    U_Button_en/p_0_in[24]
    SLICE_X58Y11         FDRE                                         r  U_Button_en/q_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.862     1.989    U_Button_en/clk_IBUF_BUFG
    SLICE_X58Y11         FDRE                                         r  U_Button_en/q_reg_reg[24]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X58Y11         FDRE (Hold_fdre_C_D)         0.066     1.554    U_Button_en/q_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 U_Button_en/q_reg_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Button_en/q_reg_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.352%)  route 0.134ns (48.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.595     1.478    U_Button_en/clk_IBUF_BUFG
    SLICE_X62Y6          FDRE                                         r  U_Button_en/q_reg_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y6          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  U_Button_en/q_reg_reg[53]/Q
                         net (fo=2, routed)           0.134     1.753    U_Button_en/p_0_in[52]
    SLICE_X62Y7          FDRE                                         r  U_Button_en/q_reg_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.865     1.992    U_Button_en/clk_IBUF_BUFG
    SLICE_X62Y7          FDRE                                         r  U_Button_en/q_reg_reg[52]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X62Y7          FDRE (Hold_fdre_C_D)         0.070     1.563    U_Button_en/q_reg_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 U_Button_en/q_reg_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Button_en/q_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.436%)  route 0.133ns (48.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.593     1.476    U_Button_en/clk_IBUF_BUFG
    SLICE_X63Y10         FDRE                                         r  U_Button_en/q_reg_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y10         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  U_Button_en/q_reg_reg[33]/Q
                         net (fo=2, routed)           0.133     1.750    U_Button_en/p_0_in[32]
    SLICE_X62Y10         FDRE                                         r  U_Button_en/q_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.864     1.991    U_Button_en/clk_IBUF_BUFG
    SLICE_X62Y10         FDRE                                         r  U_Button_en/q_reg_reg[32]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X62Y10         FDRE (Hold_fdre_C_D)         0.070     1.559    U_Button_en/q_reg_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y12   U_Button_en/q_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y12   U_Button_en/q_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y12   U_Button_en/q_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y12   U_Button_en/q_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y12   U_Button_en/q_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y12   U_Button_en/q_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y12   U_Button_en/q_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y11   U_Button_en/q_reg_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y11   U_Button_en/q_reg_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y12   U_Button_en/q_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y12   U_Button_en/q_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y12   U_Button_en/q_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y12   U_Button_en/q_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y12   U_Button_en/q_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y12   U_Button_en/q_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y12   U_Button_en/q_reg_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y11   U_Button_en/q_reg_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y11   U_Button_en/q_reg_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y11   U_Button_en/q_reg_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y6    U_Button_en/q_reg_reg[53]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y6    U_Button_en/q_reg_reg[54]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y6    U_Button_en/q_reg_reg[55]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y6    U_Button_en/q_reg_reg[56]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y6    U_Button_en/q_reg_reg[57]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y6    U_Button_en/q_reg_reg[58]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y6    U_Button_en/q_reg_reg[59]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y6    U_Button_en/q_reg_reg[60]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y6    U_Button_en/q_reg_reg[61]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y6    U_Button_en/q_reg_reg[81]/C



