[12/21 10:00:27      0s] 
[12/21 10:00:27      0s] Cadence Innovus(TM) Implementation System.
[12/21 10:00:27      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/21 10:00:27      0s] 
[12/21 10:00:27      0s] Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
[12/21 10:00:27      0s] Options:	
[12/21 10:00:27      0s] Date:		Fri Dec 21 10:00:27 2018
[12/21 10:00:27      0s] Host:		badile12.ee.ethz.ch (x86_64 w/Linux 3.10.0-514.26.2.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU W3565 @ 3.20GHz 8192KB)
[12/21 10:00:27      0s] OS:		CentOS Linux release 7.3.1611 (Core) 
[12/21 10:00:27      0s] 
[12/21 10:00:27      0s] License:
[12/21 10:00:27      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[12/21 10:00:27      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/21 10:00:41     12s] @(#)CDS: Innovus v17.11-s080_1 (64bit) 08/04/2017 11:13 (Linux 2.6.18-194.el5)
[12/21 10:00:41     12s] @(#)CDS: NanoRoute 17.11-s080_1 NR170721-2155/17_11-UB (database version 2.30, 390.7.1) {superthreading v1.44}
[12/21 10:00:41     12s] @(#)CDS: AAE 17.11-s034 (64bit) 08/04/2017 (Linux 2.6.18-194.el5)
[12/21 10:00:41     12s] @(#)CDS: CTE 17.11-s053_1 () Aug  1 2017 23:31:41 ( )
[12/21 10:00:41     12s] @(#)CDS: SYNTECH 17.11-s012_1 () Jul 21 2017 02:29:12 ( )
[12/21 10:00:41     12s] @(#)CDS: CPE v17.11-s095
[12/21 10:00:41     12s] @(#)CDS: IQRC/TQRC 16.1.1-s215 (64bit) Thu Jul  6 20:18:10 PDT 2017 (Linux 2.6.18-194.el5)
[12/21 10:00:41     12s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[12/21 10:00:41     12s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[12/21 10:00:41     12s] @(#)CDS: RCDB 11.10
[12/21 10:00:41     12s] --- Running on badile12.ee.ethz.ch (x86_64 w/Linux 3.10.0-514.26.2.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU W3565 @ 3.20GHz 8192KB) ---
[12/21 10:00:41     12s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_20007_badile12.ee.ethz.ch_msc18h28_BEPu4E.

[12/21 10:00:41     12s] Change the soft stacksize limit to 0.2%RAM (47 mbytes). Set global soft_stack_size_limit to change the value.
[12/21 10:00:41     13s] Sourcing startup file ./enc.tcl
[12/21 10:00:41     13s] <CMD> set_global report_timing_format {instance arc cell slew load delay arrival}
[12/21 10:00:41     13s] <CMD> set_global timing_defer_mmmc_object_updates true
[12/21 10:00:41     13s] <CMD> setDelayCalMode -siAware false
[12/21 10:00:41     13s] <CMD> setDesignMode -process 45
[12/21 10:00:41     13s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[12/21 10:00:41     13s] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[12/21 10:00:41     13s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[12/21 10:00:41     13s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[12/21 10:00:41     13s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[12/21 10:00:41     13s] Updating process node dependent CCOpt properties for the 45nm process node.
[12/21 10:00:41     13s] <CMD> setNanoRouteMode -routeBottomRoutingLayer 2
[12/21 10:00:41     13s] 
[12/21 10:00:41     13s] **INFO:  MMMC transition support version v31-84 
[12/21 10:00:41     13s] 
[12/21 10:00:41     13s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/21 10:00:41     13s] <CMD> suppressMessage ENCEXT-2799
[12/21 10:00:42     13s] <CMD> getDrawView
[12/21 10:00:42     13s] <CMD> loadWorkspace -name Physical
[12/21 10:00:42     13s] <CMD> win
[12/21 10:01:03     16s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[12/21 10:01:03     16s] <CMD> set conf_qxconf_file NULL
[12/21 10:01:03     16s] <CMD> set conf_qxlib_file NULL
[12/21 10:01:03     16s] <CMD> set defHierChar /
[12/21 10:01:03     16s] <CMD> set distributed_client_message_echo 1
[12/21 10:01:03     16s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[12/21 10:01:03     16s] <CMD> set eco_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[12/21 10:01:03     16s] <CMD> set enc_enable_print_mode_command_reset_options 1
[12/21 10:01:03     16s] <CMD> set init_design_settop 0
[12/21 10:01:03     16s] <CMD> set init_gnd_net VSS
[12/21 10:01:03     16s] <CMD> setImportMode -keepEmptyModule 1 -treatUndefinedCellAsBbox 0 -useLefDef56 1
[12/21 10:01:03     16s] <CMD> set init_import_mode { -keepEmptyModule 1 -treatUndefinedCellAsBbox 0 -useLefDef56 1}
[12/21 10:01:03     16s] <CMD> set init_lef_file {../technology/lef/45RFSOI_8LM_3Mx_1Cx_1Ux_2Ox_LD_tech.lef ../technology/lef/sc9_soi12s0_base_hvt.lef ../technology/lef/sc9_soi12s0_base_svt.lef ../technology/lef/sc9_soi12s0_base_uvt.lef ../technology/lef/io_gppr_45rfsoi_t18_mv10_mv18_avt_pl_8LM_3Mx_1Cx_1Ux_2Ox_LD.lef}
[12/21 10:01:03     16s] <CMD> set init_mmmc_file ./src/mmmc.view.tcl
[12/21 10:01:03     16s] <CMD> set init_pwr_net VDD
[12/21 10:01:03     16s] <CMD> set init_top_cell toplevel
[12/21 10:01:03     16s] <CMD> set init_verilog ../synopsys/netlists/Serializer.v
[12/21 10:01:03     16s] <CMD> set latch_time_borrow_mode max_borrow
[12/21 10:01:03     16s] <CMD> set pegDefaultResScaleFactor 1
[12/21 10:01:03     16s] <CMD> set pegDetailResScaleFactor 1
[12/21 10:01:03     16s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[12/21 10:01:03     16s] <CMD> set report_timing_format {instance arc cell slew load delay arrival}
[12/21 10:01:03     16s] <CMD> set soft_stack_size_limit 47
[12/21 10:01:03     16s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[12/21 10:01:05     16s] <CMD> init_design
[12/21 10:01:05     16s] #% Begin Load MMMC data ... (date=12/21 10:01:05, mem=459.4M)
[12/21 10:01:05     16s] #% End Load MMMC data ... (date=12/21 10:01:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=459.4M, current mem=458.9M)
[12/21 10:01:05     16s] 
[12/21 10:01:05     16s] Loading LEF file ../technology/lef/45RFSOI_8LM_3Mx_1Cx_1Ux_2Ox_LD_tech.lef ...
[12/21 10:01:05     16s] 
[12/21 10:01:05     16s] Loading LEF file ../technology/lef/sc9_soi12s0_base_hvt.lef ...
[12/21 10:01:05     16s] Set DBUPerIGU to M1 pitch 280.
[12/21 10:01:06     17s] 
[12/21 10:01:06     17s] Loading LEF file ../technology/lef/sc9_soi12s0_base_svt.lef ...
[12/21 10:01:06     17s] 
[12/21 10:01:06     17s] Loading LEF file ../technology/lef/sc9_soi12s0_base_uvt.lef ...
[12/21 10:01:07     18s] 
[12/21 10:01:07     18s] Loading LEF file ../technology/lef/io_gppr_45rfsoi_t18_mv10_mv18_avt_pl_8LM_3Mx_1Cx_1Ux_2Ox_LD.lef ...
[12/21 10:01:07     18s] **WARN: (IMPLF-63):	The layer 'overlap' referenced in OBS in macro 'PANALOG_18_PL_H' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[12/21 10:01:07     18s] Type 'man IMPLF-63' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-63):	The layer 'overlap' referenced in OBS in macro 'PANALOG_18_PL_V' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[12/21 10:01:07     18s] Type 'man IMPLF-63' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-63):	The layer 'overlap' referenced in OBS in macro 'PAVDD_18_PL_H' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[12/21 10:01:07     18s] Type 'man IMPLF-63' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-63):	The layer 'overlap' referenced in OBS in macro 'PAVDD_18_PL_V' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[12/21 10:01:07     18s] Type 'man IMPLF-63' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-63):	The layer 'overlap' referenced in OBS in macro 'PAVSS_18_PL_H' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[12/21 10:01:07     18s] Type 'man IMPLF-63' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-63):	The layer 'overlap' referenced in OBS in macro 'PAVSS_18_PL_V' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[12/21 10:01:07     18s] Type 'man IMPLF-63' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-63):	The layer 'overlap' referenced in OBS in macro 'PBAREWIRE_18_PL_H' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[12/21 10:01:07     18s] Type 'man IMPLF-63' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-63):	The layer 'overlap' referenced in OBS in macro 'PBAREWIRE_18_PL_V' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[12/21 10:01:07     18s] Type 'man IMPLF-63' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-63):	The layer 'overlap' referenced in OBS in macro 'PBIDIR_18_PL_H' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[12/21 10:01:07     18s] Type 'man IMPLF-63' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-63):	The layer 'overlap' referenced in OBS in macro 'PBIDIR_18_PL_V' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[12/21 10:01:07     18s] Type 'man IMPLF-63' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-63):	The layer 'overlap' referenced in OBS in macro 'PBRKANALOG_18_PL_H' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[12/21 10:01:07     18s] Type 'man IMPLF-63' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-63):	The layer 'overlap' referenced in OBS in macro 'PBRKANALOG_18_PL_V' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[12/21 10:01:07     18s] Type 'man IMPLF-63' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-63):	The layer 'overlap' referenced in OBS in macro 'PBRKOSC_18_PL_H' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[12/21 10:01:07     18s] Type 'man IMPLF-63' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-63):	The layer 'overlap' referenced in OBS in macro 'PBRKOSC_18_PL_V' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[12/21 10:01:07     18s] Type 'man IMPLF-63' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-63):	The layer 'overlap' referenced in OBS in macro 'PBRK_18_PL_H' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[12/21 10:01:07     18s] Type 'man IMPLF-63' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-63):	The layer 'overlap' referenced in OBS in macro 'PBRK_18_PL_V' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[12/21 10:01:07     18s] Type 'man IMPLF-63' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-63):	The layer 'overlap' referenced in OBS in macro 'PCORNER_18_PL_H' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[12/21 10:01:07     18s] Type 'man IMPLF-63' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-63):	The layer 'overlap' referenced in OBS in macro 'PCORNER_18_PL_V' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[12/21 10:01:07     18s] Type 'man IMPLF-63' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-63):	The layer 'overlap' referenced in OBS in macro 'PDVDD_18_PL_H' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[12/21 10:01:07     18s] Type 'man IMPLF-63' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-63):	The layer 'overlap' referenced in OBS in macro 'PDVDD_18_PL_V' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[12/21 10:01:07     18s] Type 'man IMPLF-63' for more detail.
[12/21 10:01:07     18s] **WARN: (EMS-27):	Message (IMPLF-63) has exceeded the current message display limit of 20.
[12/21 10:01:07     18s] To increase the message display limit, refer to the product command reference manual.
[12/21 10:01:07     18s] **WARN: (IMPLF-201):	Pin 'TRIGGER' in macro 'PVSS_18_PL_V' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 10:01:07     18s] Type 'man IMPLF-201' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-200):	Pin 'TRIGGER' in macro 'PVSS_18_PL_V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 10:01:07     18s] Type 'man IMPLF-200' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-200):	Pin 'RTO' in macro 'PVSS_18_PL_V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 10:01:07     18s] Type 'man IMPLF-200' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-200):	Pin 'SNS' in macro 'PVSS_18_PL_V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 10:01:07     18s] Type 'man IMPLF-200' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-201):	Pin 'TRIGGER' in macro 'PVSS_18_PL_H' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 10:01:07     18s] Type 'man IMPLF-201' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-200):	Pin 'TRIGGER' in macro 'PVSS_18_PL_H' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 10:01:07     18s] Type 'man IMPLF-200' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-200):	Pin 'RTO' in macro 'PVSS_18_PL_H' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 10:01:07     18s] Type 'man IMPLF-200' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-200):	Pin 'SNS' in macro 'PVSS_18_PL_H' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 10:01:07     18s] Type 'man IMPLF-200' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-201):	Pin 'RTO' in macro 'PVSENSE_18_PL_V' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 10:01:07     18s] Type 'man IMPLF-201' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-201):	Pin 'SNS' in macro 'PVSENSE_18_PL_V' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 10:01:07     18s] Type 'man IMPLF-201' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-201):	Pin 'TRIGGER' in macro 'PVSENSE_18_PL_V' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 10:01:07     18s] Type 'man IMPLF-201' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-200):	Pin 'TRIGGER' in macro 'PVSENSE_18_PL_V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 10:01:07     18s] Type 'man IMPLF-200' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-201):	Pin 'RTO' in macro 'PVSENSE_18_PL_H' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 10:01:07     18s] Type 'man IMPLF-201' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-201):	Pin 'SNS' in macro 'PVSENSE_18_PL_H' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 10:01:07     18s] Type 'man IMPLF-201' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-201):	Pin 'TRIGGER' in macro 'PVSENSE_18_PL_H' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 10:01:07     18s] Type 'man IMPLF-201' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-200):	Pin 'TRIGGER' in macro 'PVSENSE_18_PL_H' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 10:01:07     18s] Type 'man IMPLF-200' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-201):	Pin 'RTO' in macro 'PVSENSETIE_18_PL_V' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 10:01:07     18s] Type 'man IMPLF-201' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-201):	Pin 'SNS' in macro 'PVSENSETIE_18_PL_V' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 10:01:07     18s] Type 'man IMPLF-201' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-201):	Pin 'TRIGGER' in macro 'PVSENSETIE_18_PL_V' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 10:01:07     18s] Type 'man IMPLF-201' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-200):	Pin 'TRIGGER' in macro 'PVSENSETIE_18_PL_V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 10:01:07     18s] Type 'man IMPLF-200' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-201):	Pin 'RTO' in macro 'PVSENSETIE_18_PL_H' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 10:01:07     18s] Type 'man IMPLF-201' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-201):	Pin 'SNS' in macro 'PVSENSETIE_18_PL_H' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 10:01:07     18s] Type 'man IMPLF-201' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-201):	Pin 'TRIGGER' in macro 'PVSENSETIE_18_PL_H' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 10:01:07     18s] Type 'man IMPLF-201' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-200):	Pin 'TRIGGER' in macro 'PVSENSETIE_18_PL_H' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 10:01:07     18s] Type 'man IMPLF-200' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-201):	Pin 'TRIGGER' in macro 'PVSENSELS_18_PL_V' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 10:01:07     18s] Type 'man IMPLF-201' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-200):	Pin 'TRIGGER' in macro 'PVSENSELS_18_PL_V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 10:01:07     18s] Type 'man IMPLF-200' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-200):	Pin 'RTO' in macro 'PVSENSELS_18_PL_V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 10:01:07     18s] Type 'man IMPLF-200' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-200):	Pin 'SNS' in macro 'PVSENSELS_18_PL_V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 10:01:07     18s] Type 'man IMPLF-200' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-201):	Pin 'TRIGGER' in macro 'PVSENSELS_18_PL_H' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 10:01:07     18s] Type 'man IMPLF-201' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-200):	Pin 'TRIGGER' in macro 'PVSENSELS_18_PL_H' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 10:01:07     18s] Type 'man IMPLF-200' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-200):	Pin 'RTO' in macro 'PVSENSELS_18_PL_H' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 10:01:07     18s] Type 'man IMPLF-200' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-200):	Pin 'SNS' in macro 'PVSENSELS_18_PL_H' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 10:01:07     18s] Type 'man IMPLF-200' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-201):	Pin 'TRIGGER' in macro 'PVDD_18_PL_V' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 10:01:07     18s] Type 'man IMPLF-201' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-200):	Pin 'TRIGGER' in macro 'PVDD_18_PL_V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 10:01:07     18s] Type 'man IMPLF-200' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-200):	Pin 'RTO' in macro 'PVDD_18_PL_V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 10:01:07     18s] Type 'man IMPLF-200' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-200):	Pin 'SNS' in macro 'PVDD_18_PL_V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 10:01:07     18s] Type 'man IMPLF-200' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-201):	Pin 'TRIGGER' in macro 'PVDD_18_PL_H' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 10:01:07     18s] Type 'man IMPLF-201' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-200):	Pin 'TRIGGER' in macro 'PVDD_18_PL_H' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 10:01:07     18s] Type 'man IMPLF-200' for more detail.
[12/21 10:01:07     18s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[12/21 10:01:07     18s] To increase the message display limit, refer to the product command reference manual.
[12/21 10:01:07     18s] **WARN: (IMPLF-201):	Pin 'TRIGGER' in macro 'PVDDI_18_PL_V' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 10:01:07     18s] Type 'man IMPLF-201' for more detail.
[12/21 10:01:07     18s] **WARN: (IMPLF-201):	Pin 'TRIGGER' in macro 'PVDDI_18_PL_H' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 10:01:07     18s] Type 'man IMPLF-201' for more detail.
[12/21 10:01:07     18s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[12/21 10:01:07     18s] To increase the message display limit, refer to the product command reference manual.
[12/21 10:01:07     18s] 
[12/21 10:01:07     18s] viaInitial starts at Fri Dec 21 10:01:07 2018
viaInitial ends at Fri Dec 21 10:01:07 2018
Loading view definition file from ./src/mmmc.view.tcl
[12/21 10:01:07     18s] Reading typical_libs timing library '/usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/lib/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.lib' ...
[12/21 10:01:07     18s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'A2SDFFQN_X0P5M_A9TH' is not defined in the library. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/lib/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.lib)
[12/21 10:01:07     18s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'A2SDFFQN_X1M_A9TH' is not defined in the library. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/lib/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.lib)
[12/21 10:01:07     18s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'A2SDFFQN_X2M_A9TH' is not defined in the library. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/lib/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.lib)
[12/21 10:01:07     18s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'A2SDFFQN_X3M_A9TH' is not defined in the library. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/lib/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.lib)
[12/21 10:01:07     18s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'A2SDFFQ_X0P5M_A9TH' is not defined in the library. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/lib/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.lib)
[12/21 10:01:07     18s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'A2SDFFQ_X1M_A9TH' is not defined in the library. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/lib/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.lib)
[12/21 10:01:07     18s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'A2SDFFQ_X2M_A9TH' is not defined in the library. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/lib/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.lib)
[12/21 10:01:07     18s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'A2SDFFQ_X3M_A9TH' is not defined in the library. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/lib/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.lib)
[12/21 10:01:07     18s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'A2SDFFQ_X4M_A9TH' is not defined in the library. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/lib/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.lib)
[12/21 10:01:07     18s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFCIN_X1M_A9TH' is not defined in the library. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/lib/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.lib)
[12/21 10:01:07     18s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'SUM' of cell 'ADDFCIN_X1M_A9TH' is not defined in the library. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/lib/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.lib)
[12/21 10:01:07     18s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFCIN_X1P4M_A9TH' is not defined in the library. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/lib/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.lib)
[12/21 10:01:07     18s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'SUM' of cell 'ADDFCIN_X1P4M_A9TH' is not defined in the library. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/lib/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.lib)
[12/21 10:01:07     18s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFCIN_X2M_A9TH' is not defined in the library. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/lib/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.lib)
[12/21 10:01:07     18s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'SUM' of cell 'ADDFCIN_X2M_A9TH' is not defined in the library. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/lib/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.lib)
[12/21 10:01:07     18s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFH_X1M_A9TH' is not defined in the library. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/lib/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.lib)
[12/21 10:01:07     18s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'SUM' of cell 'ADDFH_X1M_A9TH' is not defined in the library. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/lib/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.lib)
[12/21 10:01:07     18s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFH_X1P4M_A9TH' is not defined in the library. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/lib/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.lib)
[12/21 10:01:07     18s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'SUM' of cell 'ADDFH_X1P4M_A9TH' is not defined in the library. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/lib/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.lib)
[12/21 10:01:07     18s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFH_X2M_A9TH' is not defined in the library. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/lib/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.lib)
[12/21 10:01:07     18s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/21 10:01:07     18s] **ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/lib/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.lib, Line 325275)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/lib/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.lib, Line 325269)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/lib/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.lib, Line 325628)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/lib/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.lib, Line 325622)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/lib/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.lib, Line 325981)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/lib/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.lib, Line 325975)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/lib/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.lib, Line 326334)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/lib/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.lib, Line 326328)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/lib/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.lib, Line 326687)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/lib/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.lib, Line 326681)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/lib/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.lib, Line 327040)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/lib/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.lib, Line 327034)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/lib/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.lib, Line 327393)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/lib/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.lib, Line 327387)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/lib/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.lib, Line 327746)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/lib/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.lib, Line 327740)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/lib/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.lib, Line 328099)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/lib/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.lib, Line 328093)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/lib/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.lib, Line 1039780)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/lib/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.lib, Line 1039774)
Message <TECHLIB-1318> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/21 10:01:09     20s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLDGCAP8_A9TH'. The cell will only be used for analysis. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/lib/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.lib)
[12/21 10:01:09     20s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLDGCAP64_A9TH'. The cell will only be used for analysis. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/lib/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.lib)
[12/21 10:01:09     20s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLDGCAP32_A9TH'. The cell will only be used for analysis. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/lib/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.lib)
[12/21 10:01:09     20s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLDGCAP16_A9TH'. The cell will only be used for analysis. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/lib/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.lib)
[12/21 10:01:09     20s] Read 885 cells in library 'sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns' 
[12/21 10:01:09     20s] Reading typical_libs timing library '/usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_svt/r0p0/lib/sc9_soi12s0_base_svt_tt_nominal_max_1p00v_25c_mns.lib' ...
[12/21 10:01:12     23s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLDGCAP8_A9TS'. The cell will only be used for analysis. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_svt/r0p0/lib/sc9_soi12s0_base_svt_tt_nominal_max_1p00v_25c_mns.lib)
[12/21 10:01:12     23s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLDGCAP64_A9TS'. The cell will only be used for analysis. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_svt/r0p0/lib/sc9_soi12s0_base_svt_tt_nominal_max_1p00v_25c_mns.lib)
[12/21 10:01:12     23s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLDGCAP32_A9TS'. The cell will only be used for analysis. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_svt/r0p0/lib/sc9_soi12s0_base_svt_tt_nominal_max_1p00v_25c_mns.lib)
[12/21 10:01:12     23s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLDGCAP16_A9TS'. The cell will only be used for analysis. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_svt/r0p0/lib/sc9_soi12s0_base_svt_tt_nominal_max_1p00v_25c_mns.lib)
[12/21 10:01:12     23s] Read 885 cells in library 'sc9_soi12s0_base_svt_tt_nominal_max_1p00v_25c_mns' 
[12/21 10:01:12     23s] Reading typical_libs timing library '/usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_uvt/r0p0/lib/sc9_soi12s0_base_uvt_tt_nominal_max_1p00v_25c_mns.lib' ...
[12/21 10:01:15     26s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLDGCAP8_A9TU'. The cell will only be used for analysis. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_uvt/r0p0/lib/sc9_soi12s0_base_uvt_tt_nominal_max_1p00v_25c_mns.lib)
[12/21 10:01:15     26s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLDGCAP64_A9TU'. The cell will only be used for analysis. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_uvt/r0p0/lib/sc9_soi12s0_base_uvt_tt_nominal_max_1p00v_25c_mns.lib)
[12/21 10:01:15     26s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLDGCAP32_A9TU'. The cell will only be used for analysis. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_uvt/r0p0/lib/sc9_soi12s0_base_uvt_tt_nominal_max_1p00v_25c_mns.lib)
[12/21 10:01:15     26s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLDGCAP16_A9TU'. The cell will only be used for analysis. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_uvt/r0p0/lib/sc9_soi12s0_base_uvt_tt_nominal_max_1p00v_25c_mns.lib)
[12/21 10:01:15     26s] Read 885 cells in library 'sc9_soi12s0_base_uvt_tt_nominal_max_1p00v_25c_mns' 
[12/21 10:01:15     26s] Reading typical_libs timing library '/usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/io_gppr_t18_mv10_mv18_avt_pl/r0p0/lib/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.lib' ...
[12/21 10:01:15     26s] **WARN: (TECHLIB-1277):	The attribute 'max_capacitance' has been defined for input pin 'RET_EXT'. 'max_capacitance' cannot be defined at this level and is being ignored. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/io_gppr_t18_mv10_mv18_avt_pl/r0p0/lib/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.lib, Line 29248)
[12/21 10:01:15     26s] **WARN: (TECHLIB-1277):	The attribute 'min_capacitance' has been defined for input pin 'RET_EXT'. 'min_capacitance' cannot be defined at this level and is being ignored. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/io_gppr_t18_mv10_mv18_avt_pl/r0p0/lib/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.lib, Line 29250)
[12/21 10:01:15     26s] **WARN: (TECHLIB-1277):	The attribute 'max_capacitance' has been defined for input pin 'RET_EXT'. 'max_capacitance' cannot be defined at this level and is being ignored. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/io_gppr_t18_mv10_mv18_avt_pl/r0p0/lib/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.lib, Line 29440)
[12/21 10:01:15     26s] **WARN: (TECHLIB-1277):	The attribute 'min_capacitance' has been defined for input pin 'RET_EXT'. 'min_capacitance' cannot be defined at this level and is being ignored. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/io_gppr_t18_mv10_mv18_avt_pl/r0p0/lib/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.lib, Line 29442)
[12/21 10:01:15     26s] **WARN: (TECHLIB-302):	No function defined for cell 'PBRKANALOG_18_PL_V'. The cell will only be used for analysis. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/io_gppr_t18_mv10_mv18_avt_pl/r0p0/lib/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.lib)
[12/21 10:01:15     26s] **WARN: (TECHLIB-302):	No function defined for cell 'PBRKANALOG_18_PL_H'. The cell will only be used for analysis. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/io_gppr_t18_mv10_mv18_avt_pl/r0p0/lib/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.lib)
[12/21 10:01:15     26s] **WARN: (TECHLIB-302):	No function defined for cell 'PBRKOSC_18_PL_V'. The cell will only be used for analysis. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/io_gppr_t18_mv10_mv18_avt_pl/r0p0/lib/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.lib)
[12/21 10:01:15     26s] **WARN: (TECHLIB-302):	No function defined for cell 'PBRKOSC_18_PL_H'. The cell will only be used for analysis. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/io_gppr_t18_mv10_mv18_avt_pl/r0p0/lib/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.lib)
[12/21 10:01:15     26s] **WARN: (TECHLIB-302):	No function defined for cell 'PBRK_18_PL_V'. The cell will only be used for analysis. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/io_gppr_t18_mv10_mv18_avt_pl/r0p0/lib/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.lib)
[12/21 10:01:15     26s] **WARN: (TECHLIB-302):	No function defined for cell 'PBRK_18_PL_H'. The cell will only be used for analysis. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/io_gppr_t18_mv10_mv18_avt_pl/r0p0/lib/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.lib)
[12/21 10:01:15     26s] **WARN: (TECHLIB-302):	No function defined for cell 'PFILL10_18_PL_V'. The cell will only be used for analysis. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/io_gppr_t18_mv10_mv18_avt_pl/r0p0/lib/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.lib)
[12/21 10:01:15     26s] **WARN: (TECHLIB-302):	No function defined for cell 'PFILL10_18_PL_H'. The cell will only be used for analysis. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/io_gppr_t18_mv10_mv18_avt_pl/r0p0/lib/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.lib)
[12/21 10:01:15     26s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/21 10:01:15     26s] Read 46 cells in library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' 
[12/21 10:01:15     26s] Reading best_libs timing library '/usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/lib/sc9_soi12s0_base_hvt_ff_nominal_min_1p10v_m40c_mns.lib' ...
[12/21 10:01:17     29s] Read 885 cells in library 'sc9_soi12s0_base_hvt_ff_nominal_min_1p10v_m40c_mns' 
[12/21 10:01:17     29s] Reading best_libs timing library '/usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_svt/r0p0/lib/sc9_soi12s0_base_svt_ff_nominal_min_1p10v_m40c_mns.lib' ...
[12/21 10:01:20     31s] Read 885 cells in library 'sc9_soi12s0_base_svt_ff_nominal_min_1p10v_m40c_mns' 
[12/21 10:01:20     31s] Reading best_libs timing library '/usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_uvt/r0p0/lib/sc9_soi12s0_base_uvt_ff_nominal_min_1p10v_m40c_mns.lib' ...
[12/21 10:01:23     34s] Read 885 cells in library 'sc9_soi12s0_base_uvt_ff_nominal_min_1p10v_m40c_mns' 
[12/21 10:01:23     34s] Reading best_libs timing library '/usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/io_gppr_t18_mv10_mv18_avt_pl/r0p0/lib/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_ff_cnom_1p10v_1p95v_m40c.lib' ...
[12/21 10:01:23     34s] **WARN: (TECHLIB-1277):	The attribute 'max_capacitance' has been defined for input pin 'RET_EXT'. 'max_capacitance' cannot be defined at this level and is being ignored. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/io_gppr_t18_mv10_mv18_avt_pl/r0p0/lib/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_ff_cnom_1p10v_1p95v_m40c.lib, Line 29247)
[12/21 10:01:23     34s] **WARN: (TECHLIB-1277):	The attribute 'min_capacitance' has been defined for input pin 'RET_EXT'. 'min_capacitance' cannot be defined at this level and is being ignored. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/io_gppr_t18_mv10_mv18_avt_pl/r0p0/lib/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_ff_cnom_1p10v_1p95v_m40c.lib, Line 29249)
[12/21 10:01:23     34s] **WARN: (TECHLIB-1277):	The attribute 'max_capacitance' has been defined for input pin 'RET_EXT'. 'max_capacitance' cannot be defined at this level and is being ignored. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/io_gppr_t18_mv10_mv18_avt_pl/r0p0/lib/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_ff_cnom_1p10v_1p95v_m40c.lib, Line 29439)
[12/21 10:01:23     34s] **WARN: (TECHLIB-1277):	The attribute 'min_capacitance' has been defined for input pin 'RET_EXT'. 'min_capacitance' cannot be defined at this level and is being ignored. (File /usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/io_gppr_t18_mv10_mv18_avt_pl/r0p0/lib/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_ff_cnom_1p10v_1p95v_m40c.lib, Line 29441)
[12/21 10:01:23     34s] Read 46 cells in library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_ff_cnom_1p10v_1p95v_m40c_3_20_30_00_00_02_LB' 
[12/21 10:01:25     34s] *** End library_loading (cpu=0.28min, real=0.30min, mem=142.3M, fe_cpu=0.58min, fe_real=0.97min, fe_mem=676.0M) ***
[12/21 10:01:25     34s] #% Begin Load netlist data ... (date=12/21 10:01:25, mem=818.1M)
[12/21 10:01:25     34s] *** Begin netlist parsing (mem=676.0M) ***
[12/21 10:01:27     34s] Created 2701 new cells from 8 timing libraries.
[12/21 10:01:27     34s] Reading netlist ...
[12/21 10:01:27     34s] Backslashed names will retain backslash and a trailing blank character.
[12/21 10:01:27     34s] Reading verilog netlist '../synopsys/netlists/Serializer.v'
[12/21 10:01:27     34s] 
[12/21 10:01:27     34s] *** Memory Usage v#1 (Current mem = 676.043M, initial mem = 180.676M) ***
[12/21 10:01:27     34s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:02.0, mem=676.0M) ***
[12/21 10:01:27     34s] #% End Load netlist data ... (date=12/21 10:01:27, total cpu=0:00:00.1, real=0:00:02.0, peak res=818.1M, current mem=631.1M)
[12/21 10:01:27     34s] Set top cell to toplevel.
[12/21 10:01:28     36s] Hooked 5402 DB cells to tlib cells.
[12/21 10:01:28     36s] Starting recursive module instantiation check.
[12/21 10:01:28     36s] No recursion found.
[12/21 10:01:28     36s] Building hierarchical netlist for Cell toplevel ...
[12/21 10:01:28     36s] *** Netlist is unique.
[12/21 10:01:28     36s] Set DBUPerIGU to techSite sc9_soi12s0 width 380.
[12/21 10:01:28     36s] ** info: there are 5443 modules.
[12/21 10:01:28     36s] ** info: there are 7 stdCell insts.
[12/21 10:01:28     36s] 
[12/21 10:01:28     36s] *** Memory Usage v#1 (Current mem = 771.715M, initial mem = 180.676M) ***
[12/21 10:01:28     36s] **WARN: (IMPFP-3961):	The techSite 'IOSITE_io_gppr_45rfsoi_t18_mv10_mv18_avt_pl_130_0000' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/21 10:01:28     36s] Type 'man IMPFP-3961' for more detail.
[12/21 10:01:28     36s] **WARN: (IMPFP-3961):	The techSite 'IOCORNERSITE_io_gppr_45rfsoi_t18_mv10_mv18_avt_pl_142_0000' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/21 10:01:28     36s] Type 'man IMPFP-3961' for more detail.
[12/21 10:01:28     36s] Adjust ld preferred direction offset from 4.4 to 0.07.
[12/21 10:01:28     36s] Generated pitch 6.8 in ld is different from 8.8 defined in technology file in preferred direction.
[12/21 10:01:28     36s] Set Default Net Delay as 1000 ps.
[12/21 10:01:28     36s] Set Default Net Load as 0.5 pF. 
[12/21 10:01:28     36s] Set Default Input Pin Transition as 0.1 ps.
[12/21 10:01:28     36s] Extraction setup Delayed 
[12/21 10:01:28     36s] *Info: initialize multi-corner CTS.
[12/21 10:01:32     36s] Reading timing constraints file 'src/mmmc_test.sdc' ...
[12/21 10:01:32     37s] Current (total cpu=0:00:37.0, real=0:01:05, peak res=961.9M, current mem=961.9M)
[12/21 10:01:32     37s] INFO (CTE): Constraints read successfully.
[12/21 10:01:32     37s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=961.9M, current mem=913.7M)
[12/21 10:01:32     37s] Current (total cpu=0:00:37.0, real=0:01:05, peak res=961.9M, current mem=913.7M)
[12/21 10:01:32     37s] Reading timing constraints file 'src/mmmc_shared.sdc' ...
[12/21 10:01:32     37s] Current (total cpu=0:00:37.1, real=0:01:05, peak res=961.9M, current mem=913.7M)
[12/21 10:01:32     37s] INFO (CTE): Constraints read successfully.
[12/21 10:01:32     37s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=914.1M, current mem=914.1M)
[12/21 10:01:32     37s] Current (total cpu=0:00:37.1, real=0:01:05, peak res=961.9M, current mem=914.1M)
[12/21 10:01:32     37s] Reading timing constraints file 'src/mmmc_functional.sdc' ...
[12/21 10:01:32     37s] Current (total cpu=0:00:37.1, real=0:01:05, peak res=961.9M, current mem=914.1M)
[12/21 10:01:32     37s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'ScanEn_TI' (File src/mmmc_functional.sdc, Line 36).
[12/21 10:01:32     37s] 
[12/21 10:01:32     37s] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'ScanEn_TI' (File src/mmmc_functional.sdc, Line 36).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File src/mmmc_functional.sdc, Line 36).
[12/21 10:01:32     37s] 
[12/21 10:01:32     37s] **ERROR: (TCLCMD-917):	Cannot find 'ports or pins' that match '' (File src/mmmc_functional.sdc, Line 36).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'RamTest_TI' (File src/mmmc_functional.sdc, Line 37).
[12/21 10:01:32     37s] 
[12/21 10:01:32     37s] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'RamTest_TI' (File src/mmmc_functional.sdc, Line 37).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File src/mmmc_functional.sdc, Line 37).
[12/21 10:01:32     37s] 
[12/21 10:01:32     37s] **ERROR: (TCLCMD-917):	Cannot find 'ports or pins' that match '' (File src/mmmc_functional.sdc, Line 37).

INFO (CTE): Reading of timing constraints file src/mmmc_functional.sdc completed, with 4 Warnings and 4 Errors.
[12/21 10:01:32     37s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=914.4M, current mem=914.4M)
[12/21 10:01:32     37s] Current (total cpu=0:00:37.1, real=0:01:05, peak res=961.9M, current mem=914.4M)
[12/21 10:01:32     37s] Reading timing constraints file 'src/mmmc_shared.sdc' ...
[12/21 10:01:32     37s] Current (total cpu=0:00:37.2, real=0:01:05, peak res=961.9M, current mem=914.4M)
[12/21 10:01:32     37s] INFO (CTE): Constraints read successfully.
[12/21 10:01:32     37s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=914.8M, current mem=914.8M)
[12/21 10:01:32     37s] Current (total cpu=0:00:37.2, real=0:01:05, peak res=961.9M, current mem=914.8M)
[12/21 10:01:32     37s] Creating Cell Server ...(0, 1, 1, 1)
[12/21 10:01:32     37s] Summary for sequential cells identification: 
[12/21 10:01:32     37s]   Identified SBFF number: 336
[12/21 10:01:32     37s]   Identified MBFF number: 0
[12/21 10:01:32     37s]   Identified SB Latch number: 0
[12/21 10:01:32     37s]   Identified MB Latch number: 0
[12/21 10:01:32     37s]   Not identified SBFF number: 0
[12/21 10:01:32     37s]   Not identified MBFF number: 0
[12/21 10:01:32     37s]   Not identified SB Latch number: 0
[12/21 10:01:32     37s]   Not identified MB Latch number: 0
[12/21 10:01:32     37s]   Number of sequential cells which are not FFs: 318
[12/21 10:01:32     37s] Total number of combinational cells: 1974
[12/21 10:01:32     37s] Total number of sequential cells: 654
[12/21 10:01:32     37s] Total number of tristate cells: 27
[12/21 10:01:32     37s] Total number of level shifter cells: 0
[12/21 10:01:32     37s] Total number of power gating cells: 0
[12/21 10:01:32     37s] Total number of isolation cells: 0
[12/21 10:01:32     37s] Total number of power switch cells: 0
[12/21 10:01:32     37s] Total number of pulse generator cells: 0
[12/21 10:01:32     37s] Total number of always on buffers: 0
[12/21 10:01:32     37s] Total number of retention cells: 0
[12/21 10:01:32     37s] List of usable buffers: BUFH_X0P8M_A9TU BUFH_X0P7M_A9TU BUFH_X11M_A9TU BUFH_X13M_A9TU BUFH_X16M_A9TU BUFH_X1M_A9TU BUFH_X1P2M_A9TU BUFH_X1P7M_A9TU BUFH_X1P4M_A9TU BUFH_X2M_A9TU BUFH_X3M_A9TU BUFH_X2P5M_A9TU BUFH_X3P5M_A9TU BUFH_X4M_A9TU BUFH_X5M_A9TU BUFH_X6M_A9TU BUFH_X7P5M_A9TU BUFH_X9M_A9TU BUF_X0P7B_A9TU BUF_X0P7M_A9TU BUF_X0P8M_A9TU BUF_X0P8B_A9TU BUF_X11M_A9TU BUF_X11B_A9TU BUF_X13M_A9TU BUF_X13B_A9TU BUF_X16B_A9TU BUF_X16M_A9TU BUF_X1M_A9TU BUF_X1B_A9TU BUF_X1P2B_A9TU BUF_X1P2M_A9TU BUF_X1P4B_A9TU BUF_X1P4M_A9TU BUF_X1P7B_A9TU BUF_X1P7M_A9TU BUF_X2M_A9TU BUF_X2B_A9TU BUF_X2P5B_A9TU BUF_X2P5M_A9TU BUF_X3M_A9TU BUF_X3B_A9TU BUF_X3P5M_A9TU BUF_X3P5B_A9TU BUF_X4M_A9TU BUF_X4B_A9TU BUF_X5M_A9TU BUF_X5B_A9TU BUF_X6M_A9TU BUF_X6B_A9TU BUF_X7P5M_A9TU BUF_X7P5B_A9TU BUF_X9B_A9TU BUF_X9M_A9TU BUFH_X0P8M_A9TS BUFH_X0P7M_A9TS BUFH_X11M_A9TS BUFH_X13M_A9TS BUFH_X16M_A9TS BUFH_X1M_A9TS BUFH_X1P2M_A9TS BUFH_X1P7M_A9TS BUFH_X1P4M_A9TS BUFH_X2M_A9TS BUFH_X3M_A9TS BUFH_X2P5M_A9TS BUFH_X3P5M_A9TS BUFH_X4M_A9TS BUFH_X5M_A9TS BUFH_X6M_A9TS BUFH_X7P5M_A9TS BUFH_X9M_A9TS BUF_X0P7B_A9TS BUF_X0P7M_A9TS BUF_X0P8M_A9TS BUF_X0P8B_A9TS BUF_X11M_A9TS BUF_X11B_A9TS BUF_X13M_A9TS BUF_X13B_A9TS BUF_X16B_A9TS BUF_X16M_A9TS BUF_X1M_A9TS BUF_X1B_A9TS BUF_X1P2B_A9TS BUF_X1P2M_A9TS BUF_X1P4B_A9TS BUF_X1P4M_A9TS BUF_X1P7B_A9TS BUF_X1P7M_A9TS BUF_X2M_A9TS BUF_X2B_A9TS BUF_X2P5B_A9TS BUF_X2P5M_A9TS BUF_X3M_A9TS BUF_X3B_A9TS BUF_X3P5M_A9TS BUF_X3P5B_A9TS BUF_X4M_A9TS BUF_X4B_A9TS BUF_X5M_A9TS BUF_X5B_A9TS BUF_X6M_A9TS BUF_X6B_A9TS BUF_X7P5M_A9TS BUF_X7P5B_A9TS BUF_X9B_A9TS BUF_X9M_A9TS DLY2S1_X2M_A9TS DLY2_X0P5M_A9TS BUFH_X0P8M_A9TH BUFH_X0P7M_A9TH BUFH_X11M_A9TH BUFH_X13M_A9TH BUFH_X16M_A9TH BUFH_X1M_A9TH BUFH_X1P2M_A9TH BUFH_X1P7M_A9TH BUFH_X1P4M_A9TH BUFH_X2M_A9TH BUFH_X3M_A9TH BUFH_X2P5M_A9TH BUFH_X3P5M_A9TH BUFH_X4M_A9TH BUFH_X5M_A9TH BUFH_X6M_A9TH BUFH_X7P5M_A9TH BUFH_X9M_A9TH BUF_X0P7B_A9TH BUF_X0P7M_A9TH BUF_X0P8M_A9TH BUF_X0P8B_A9TH BUF_X11M_A9TH BUF_X11B_A9TH BUF_X13M_A9TH BUF_X13B_A9TH BUF_X16B_A9TH BUF_X16M_A9TH BUF_X1M_A9TH BUF_X1B_A9TH BUF_X1P2B_A9TH BUF_X1P2M_A9TH BUF_X1P4B_A9TH BUF_X1P4M_A9TH BUF_X1P7B_A9TH BUF_X1P7M_A9TH BUF_X2M_A9TH BUF_X2B_A9TH BUF_X2P5B_A9TH BUF_X2P5M_A9TH BUF_X3M_A9TH BUF_X3B_A9TH BUF_X3P5M_A9TH BUF_X3P5B_A9TH BUF_X4M_A9TH BUF_X4B_A9TH BUF_X5M_A9TH BUF_X5B_A9TH BUF_X6M_A9TH BUF_X6B_A9TH BUF_X7P5M_A9TH BUF_X7P5B_A9TH BUF_X9B_A9TH BUF_X9M_A9TH DLY2S1_X2M_A9TH DLY2S2_X3M_A9TH DLY2S2_X2M_A9TH DLY2_X0P5M_A9TH
[12/21 10:01:32     37s] Total number of usable buffers: 168
[12/21 10:01:32     37s] List of unusable buffers: FRICG_X0P5B_A9TU FRICG_X0P6B_A9TU FRICG_X0P8B_A9TU FRICG_X0P7B_A9TU FRICG_X11B_A9TU FRICG_X13B_A9TU FRICG_X16B_A9TU FRICG_X1B_A9TU FRICG_X1P2B_A9TU FRICG_X1P4B_A9TU FRICG_X2B_A9TU FRICG_X1P7B_A9TU FRICG_X3B_A9TU FRICG_X2P5B_A9TU FRICG_X3P5B_A9TU FRICG_X4B_A9TU FRICG_X5B_A9TU FRICG_X6B_A9TU FRICG_X7P5B_A9TU FRICG_X9B_A9TU FRICG_X0P5B_A9TS FRICG_X0P6B_A9TS FRICG_X0P8B_A9TS FRICG_X0P7B_A9TS FRICG_X11B_A9TS FRICG_X13B_A9TS FRICG_X16B_A9TS FRICG_X1B_A9TS FRICG_X1P2B_A9TS FRICG_X1P4B_A9TS FRICG_X2B_A9TS FRICG_X1P7B_A9TS FRICG_X3B_A9TS FRICG_X2P5B_A9TS FRICG_X3P5B_A9TS FRICG_X4B_A9TS FRICG_X5B_A9TS FRICG_X6B_A9TS FRICG_X7P5B_A9TS FRICG_X9B_A9TS FRICG_X0P5B_A9TH FRICG_X0P6B_A9TH FRICG_X0P8B_A9TH FRICG_X0P7B_A9TH FRICG_X11B_A9TH FRICG_X13B_A9TH FRICG_X16B_A9TH FRICG_X1B_A9TH FRICG_X1P2B_A9TH FRICG_X1P4B_A9TH FRICG_X2B_A9TH FRICG_X1P7B_A9TH FRICG_X3B_A9TH FRICG_X2P5B_A9TH FRICG_X3P5B_A9TH FRICG_X4B_A9TH FRICG_X5B_A9TH FRICG_X6B_A9TH FRICG_X7P5B_A9TH FRICG_X9B_A9TH
[12/21 10:01:32     37s] Total number of unusable buffers: 60
[12/21 10:01:32     37s] List of usable inverters: INV_X0P5B_A9TU INV_X0P5M_A9TU INV_X0P6B_A9TU INV_X0P6M_A9TU INV_X0P7B_A9TU INV_X0P7M_A9TU INV_X0P8M_A9TU INV_X0P8B_A9TU INV_X11M_A9TU INV_X11B_A9TU INV_X13M_A9TU INV_X13B_A9TU INV_X16B_A9TU INV_X16M_A9TU INV_X1M_A9TU INV_X1B_A9TU INV_X1P2B_A9TU INV_X1P2M_A9TU INV_X1P4B_A9TU INV_X1P4M_A9TU INV_X1P7B_A9TU INV_X1P7M_A9TU INV_X2M_A9TU INV_X2B_A9TU INV_X2P5B_A9TU INV_X2P5M_A9TU INV_X3M_A9TU INV_X3B_A9TU INV_X3P5B_A9TU INV_X3P5M_A9TU INV_X4M_A9TU INV_X4B_A9TU INV_X5M_A9TU INV_X5B_A9TU INV_X6M_A9TU INV_X6B_A9TU INV_X7P5M_A9TU INV_X7P5B_A9TU INV_X9B_A9TU INV_X9M_A9TU INV_X0P5B_A9TS INV_X0P5M_A9TS INV_X0P6B_A9TS INV_X0P6M_A9TS INV_X0P7B_A9TS INV_X0P7M_A9TS INV_X0P8M_A9TS INV_X0P8B_A9TS INV_X11M_A9TS INV_X11B_A9TS INV_X13M_A9TS INV_X13B_A9TS INV_X16B_A9TS INV_X16M_A9TS INV_X1M_A9TS INV_X1B_A9TS INV_X1P2B_A9TS INV_X1P2M_A9TS INV_X1P4B_A9TS INV_X1P4M_A9TS INV_X1P7B_A9TS INV_X1P7M_A9TS INV_X2M_A9TS INV_X2B_A9TS INV_X2P5B_A9TS INV_X2P5M_A9TS INV_X3M_A9TS INV_X3B_A9TS INV_X3P5B_A9TS INV_X3P5M_A9TS INV_X4M_A9TS INV_X4B_A9TS INV_X5M_A9TS INV_X5B_A9TS INV_X6M_A9TS INV_X6B_A9TS INV_X7P5M_A9TS INV_X7P5B_A9TS INV_X9B_A9TS INV_X9M_A9TS INV_X0P5B_A9TH INV_X0P5M_A9TH INV_X0P6B_A9TH INV_X0P6M_A9TH INV_X0P7B_A9TH INV_X0P7M_A9TH INV_X0P8M_A9TH INV_X0P8B_A9TH INV_X11M_A9TH INV_X11B_A9TH INV_X13M_A9TH INV_X13B_A9TH INV_X16B_A9TH INV_X16M_A9TH INV_X1M_A9TH INV_X1B_A9TH INV_X1P2B_A9TH INV_X1P2M_A9TH INV_X1P4B_A9TH INV_X1P4M_A9TH INV_X1P7B_A9TH INV_X1P7M_A9TH INV_X2M_A9TH INV_X2B_A9TH INV_X2P5B_A9TH INV_X2P5M_A9TH INV_X3M_A9TH INV_X3B_A9TH INV_X3P5B_A9TH INV_X3P5M_A9TH INV_X4M_A9TH INV_X4B_A9TH INV_X5M_A9TH INV_X5B_A9TH INV_X6M_A9TH INV_X6B_A9TH INV_X7P5M_A9TH INV_X7P5B_A9TH INV_X9M_A9TH INV_X9B_A9TH
[12/21 10:01:32     37s] Total number of usable inverters: 120
[12/21 10:01:32     37s] List of unusable inverters:
[12/21 10:01:32     37s] Total number of unusable inverters: 0
[12/21 10:01:32     37s] List of identified usable delay cells: DLY2S1_X2M_A9TU DLY2S2_X3M_A9TU DLY2S2_X2M_A9TU DLY2S3_X3M_A9TU DLY2S3_X2M_A9TU DLY2S4_X2M_A9TU DLY2S4_X3M_A9TU DLY2_X0P5M_A9TU DLY4_X0P5M_A9TU DLY2S2_X3M_A9TS DLY2S2_X2M_A9TS DLY2S3_X3M_A9TS DLY2S3_X2M_A9TS DLY2S4_X2M_A9TS DLY2S4_X3M_A9TS DLY4_X0P5M_A9TS DLY2S3_X3M_A9TH DLY2S3_X2M_A9TH DLY2S4_X2M_A9TH DLY2S4_X3M_A9TH DLY4_X0P5M_A9TH
[12/21 10:01:32     37s] Total number of identified usable delay cells: 21
[12/21 10:01:32     37s] List of identified unusable delay cells:
[12/21 10:01:32     37s] Total number of identified unusable delay cells: 0
[12/21 10:01:32     37s] Creating Cell Server, finished. 
[12/21 10:01:32     37s] 
[12/21 10:01:32     37s] Deleting Cell Server ...
[12/21 10:01:32     37s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[12/21 10:01:32     37s] Extraction setup Started 
[12/21 10:01:32     37s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[12/21 10:01:32     37s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[12/21 10:01:33     38s] Importing multi-corner technology file(s) for preRoute extraction...
[12/21 10:01:33     38s] ../technology/qrc/nominal/qrcTechFile
[12/21 10:01:35     40s] ../technology/qrc/FuncCmin/qrcTechFile
[12/21 10:01:38     42s] Completed (cpu: 0:00:05.0 real: 0:00:06.0)
[12/21 10:01:38     42s] Set Shrink Factor to 1.00000
[12/21 10:01:38     42s] Summary of Active RC-Corners : 
[12/21 10:01:38     42s]  
[12/21 10:01:38     42s]  Analysis View: func_view
[12/21 10:01:38     42s]     RC-Corner Name        : typical_rc
[12/21 10:01:38     42s]     RC-Corner Index       : 0
[12/21 10:01:38     42s]     RC-Corner Temperature : 25 Celsius
[12/21 10:01:38     42s]     RC-Corner Cap Table   : ''
[12/21 10:01:38     42s]     RC-Corner PreRoute Res Factor         : 1
[12/21 10:01:38     42s]     RC-Corner PreRoute Cap Factor         : 1
[12/21 10:01:38     42s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/21 10:01:38     42s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/21 10:01:38     42s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/21 10:01:38     42s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/21 10:01:38     42s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/21 10:01:38     42s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/21 10:01:38     42s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/21 10:01:38     42s]     RC-Corner Technology file: '../technology/qrc/nominal/qrcTechFile'
[12/21 10:01:38     42s]  
[12/21 10:01:38     42s]  Analysis View: test_view
[12/21 10:01:38     42s]     RC-Corner Name        : typical_rc
[12/21 10:01:38     42s]     RC-Corner Index       : 0
[12/21 10:01:38     42s]     RC-Corner Temperature : 25 Celsius
[12/21 10:01:38     42s]     RC-Corner Cap Table   : ''
[12/21 10:01:38     42s]     RC-Corner PreRoute Res Factor         : 1
[12/21 10:01:38     42s]     RC-Corner PreRoute Cap Factor         : 1
[12/21 10:01:38     42s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/21 10:01:38     42s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/21 10:01:38     42s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/21 10:01:38     42s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/21 10:01:38     42s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/21 10:01:38     42s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/21 10:01:38     42s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/21 10:01:38     42s]     RC-Corner Technology file: '../technology/qrc/nominal/qrcTechFile'
[12/21 10:01:38     42s]  
[12/21 10:01:38     42s]  Analysis View: hold_view
[12/21 10:01:38     42s]     RC-Corner Name        : best_rc
[12/21 10:01:38     42s]     RC-Corner Index       : 1
[12/21 10:01:38     42s]     RC-Corner Temperature : 25 Celsius
[12/21 10:01:38     42s]     RC-Corner Cap Table   : ''
[12/21 10:01:38     42s]     RC-Corner PreRoute Res Factor         : 1
[12/21 10:01:38     42s]     RC-Corner PreRoute Cap Factor         : 1
[12/21 10:01:38     42s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/21 10:01:38     42s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/21 10:01:38     42s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/21 10:01:38     42s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/21 10:01:38     42s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/21 10:01:38     42s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/21 10:01:38     42s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/21 10:01:38     42s]     RC-Corner Technology file: '../technology/qrc/FuncCmin/qrcTechFile'
[12/21 10:01:38     42s] Technology file '../technology/qrc/nominal/qrcTechFile' associated with first view 'func_view' will be used as the primary corner for the multi-corner extraction.
[12/21 10:01:38     42s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[12/21 10:01:38     42s] 
[12/21 10:01:38     42s] *** Summary of all messages that are not suppressed in this session:
[12/21 10:01:38     42s] Severity  ID               Count  Summary                                  
[12/21 10:01:38     42s] WARNING   IMPLF-63            46  The layer '%s' referenced %s is not foun...
[12/21 10:01:38     42s] WARNING   IMPLF-200          152  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/21 10:01:38     42s] WARNING   IMPLF-201           72  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/21 10:01:38     42s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/21 10:01:38     42s] WARNING   TCLCMD-513           4  The software could not find a matching o...
[12/21 10:01:38     42s] ERROR     TCLCMD-917           4  Cannot find '%s' that match '%s'         
[12/21 10:01:38     42s] WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
[12/21 10:01:38     42s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[12/21 10:01:38     42s] WARNING   TECHLIB-1277         8  The %s '%s' has been defined for %s %s '...
[12/21 10:01:38     42s] ERROR     TECHLIB-1318        20  All the table values in the '%s' group a...
[12/21 10:01:38     42s] *** Message Summary: 324 warning(s), 24 error(s)
[12/21 10:01:38     42s] 
[12/21 10:04:26     63s] <CMD> set_proto_design_mode -max_category 20 -max_path 1 -max_net 100 -max_iteration 50
[12/21 10:04:26     63s] <CMD> proto_design
[12/21 10:04:26     63s] ################################################
[12/21 10:04:26     63s] # INFO: starting proto_design with following settings: 
[12/21 10:04:26     63s] # setPlaceMode -reportDensityMap false -biasedPlace false -timingDriven false
[12/21 10:04:26     63s] # setPlanDesignMode -effort high -noColorize true 
[12/21 10:04:26     63s] # setPlanDesignMode -abSpacingX -1.0  -abSpacingY -1.0 
[12/21 10:04:26     63s] # setPlanDesignMode -maxDistToGuide 0.0000 -useFlexModel guide
[12/21 10:04:26     63s] # setPlanDesignMode -refineSeed -noOverlapGuide -rectangleOnly
[12/21 10:04:26     63s] # setPlanDesignMode -placeBlock -searchAndRepair 1 
[12/21 10:04:26     63s] # setPlanDesignMode -timing true 
[12/21 10:04:26     63s] # set_proto_mode -place_effort fp 
[12/21 10:04:26     63s] # set_proto_mode -timing_net_delay_model best_layer_no_detour 
[12/21 10:04:26     63s] # mib::set_proto_mode_private -timing_useRoutesDuringDelayEstimation false 
[12/21 10:04:26     63s] ################################################
[12/21 10:04:26     63s] #########################################################################
[12/21 10:04:26     63s] <CMD> mib::planDesign_wrapper 
[12/21 10:04:26     63s]           constraints             = 
[12/21 10:04:26     63s]           proto_td_max_iter       = 50
[12/21 10:04:26     63s]           proto_td_incr           = 0
[12/21 10:04:26     63s]           proto_td_max_paths      = 1
[12/21 10:04:26     63s]           proto_td_max_nets       = 100
[12/21 10:04:26     63s]           proto_td_net_weight     = 300000
[12/21 10:04:26     63s]           proto_td_max_category   = 20
[12/21 10:04:26     63s]           proto_td_best_TNS       = 
[12/21 10:04:26     63s]           proto_region            = 1
[12/21 10:04:26     63s]           proto_td_save_design    = best
[12/21 10:04:26     63s]           proto_td_save_floorplan = all_iteration
[12/21 10:04:26     63s]           proto_td_write_gif      = all_iteration
[12/21 10:04:26     63s]           proto_td_prefix         = proto_design
[12/21 10:04:26     63s]           mib::use_default_planD_weight_scale_factors  = 0
[12/21 10:04:26     63s]           place_effort            = fp
[12/21 10:04:26     63s]           timing_net_delay_model  = best_layer_no_detour
[12/21 10:04:26     63s] #########################################################################
[12/21 10:04:26     63s] -keepGuide true                           # bool, default=false, user setting
[12/21 10:04:26     63s] **ERROR: (IMPFM-760):	The design has no flexmodel, please specify planDesign seeds in a constraint file and do proto_design -constraints. 
[12/21 10:04:26     63s] 
[12/21 10:04:26     63s] *** Summary of all messages that are not suppressed in this session:
[12/21 10:04:26     63s] Severity  ID               Count  Summary                                  
[12/21 10:04:26     63s] ERROR     IMPFM-760            1  The design has no flexmodel, please spec...
[12/21 10:04:26     63s] *** Message Summary: 0 warning(s), 1 error(s)
[12/21 10:04:26     63s] 
[12/21 10:04:47     66s] <CMD> setPlaceMode -fp false
[12/21 10:04:47     66s] <CMD> placeDesign
[12/21 10:04:47     66s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 4, percentage of missing scan cell = 0.00% (0 / 4)
[12/21 10:04:47     66s] *** Starting placeDesign default flow ***
[12/21 10:04:47     66s] *** Start deleteBufferTree ***
[12/21 10:04:47     66s] Info: Detect buffers to remove automatically.
[12/21 10:04:47     66s] Analyzing netlist ...
[12/21 10:04:47     66s] Updating netlist
[12/21 10:04:47     66s] 
[12/21 10:04:47     66s] *summary: 0 instances (buffers/inverters) removed
[12/21 10:04:47     66s] *** Finish deleteBufferTree (0:00:00.0) ***
[12/21 10:04:47     66s] **INFO: Enable pre-place timing setting for timing analysis
[12/21 10:04:47     66s] Set Using Default Delay Limit as 101.
[12/21 10:04:47     66s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/21 10:04:47     66s] Set Default Net Delay as 0 ps.
[12/21 10:04:47     66s] Set Default Net Load as 0 pF. 
[12/21 10:04:47     66s] **INFO: Analyzing IO path groups for slack adjustment
[12/21 10:04:47     66s] Effort level <high> specified for reg2reg_tmp.20007 path_group
[12/21 10:04:47     66s] #################################################################################
[12/21 10:04:47     66s] # Design Stage: PreRoute
[12/21 10:04:47     66s] # Design Name: toplevel
[12/21 10:04:47     66s] # Design Mode: 45nm
[12/21 10:04:47     66s] # Analysis Mode: MMMC Non-OCV 
[12/21 10:04:47     66s] # Parasitics Mode: No SPEF/RCDB
[12/21 10:04:47     66s] # Signoff Settings: SI Off 
[12/21 10:04:47     66s] #################################################################################
[12/21 10:04:47     66s] Calculate delays in BcWc mode...
[12/21 10:04:47     66s] Calculate delays in BcWc mode...
[12/21 10:04:47     66s] Topological Sorting (REAL = 0:00:00.0, MEM = 1102.8M, InitMEM = 1102.8M)
[12/21 10:04:47     66s] Start delay calculation (fullDC) (1 T). (MEM=1102.81)
[12/21 10:04:47     66s] AAE DB initialization (MEM=1102.81 CPU=0:00:00.1 REAL=0:00:00.0) 
[12/21 10:04:48     66s] Start AAE Lib Loading. (MEM=1102.81)
[12/21 10:04:48     66s] End AAE Lib Loading. (MEM=1293.55 CPU=0:00:00.2 Real=0:00:00.0)
[12/21 10:04:48     66s] End AAE Lib Interpolated Model. (MEM=1293.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 10:04:54     67s] First Iteration Infinite Tw... 
[12/21 10:04:55     67s] Total number of fetched objects 11
[12/21 10:04:55     67s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 10:04:55     67s] End delay calculation. (MEM=1324.18 CPU=0:00:00.0 REAL=0:00:00.0)
[12/21 10:05:02     68s] End delay calculation (fullDC). (MEM=1226.81 CPU=0:00:01.9 REAL=0:00:15.0)
[12/21 10:05:03     68s] *** CDM Built up (cpu=0:00:01.9  real=0:00:16.0  mem= 1226.8M) ***
[12/21 10:05:04     68s] **INFO: Disable pre-place timing setting for timing analysis
[12/21 10:05:04     68s] Set Using Default Delay Limit as 1000.
[12/21 10:05:04     68s] Set Default Net Delay as 1000 ps.
[12/21 10:05:04     68s] Set Default Net Load as 0.5 pF. 
[12/21 10:05:04     68s] **INFO: Pre-place timing setting for timing analysis already disabled
[12/21 10:05:04     68s] Deleted 0 physical inst  (cell - / prefix -).
[12/21 10:05:04     68s] Extracting standard cell pins and blockage ...... 
[12/21 10:05:04     68s] **WARN: (IMPTR-2106):	There is no track defined on layer M8. This can be due to out of range track value and the need to use 64bit version or a problem with the track in that layer. Check the track input for layer M8. You may need to run 'generateTracks' command before proceeding.
[12/21 10:05:04     68s] Pin and blockage extraction finished
[12/21 10:05:04     68s] Extracting macro/IO cell pins and blockage ...... 
[12/21 10:05:04     68s] Pin and blockage extraction finished
[12/21 10:05:04     68s] *** Starting "NanoPlace(TM) placement v#10 (mem=1212.7M)" ...
[12/21 10:05:05     69s] Creating Cell Server ...(0, 0, 0, 0)
[12/21 10:05:05     69s] Summary for sequential cells identification: 
[12/21 10:05:05     69s]   Identified SBFF number: 336
[12/21 10:05:05     69s]   Identified MBFF number: 0
[12/21 10:05:05     69s]   Identified SB Latch number: 0
[12/21 10:05:05     69s]   Identified MB Latch number: 0
[12/21 10:05:05     69s]   Not identified SBFF number: 0
[12/21 10:05:05     69s]   Not identified MBFF number: 0
[12/21 10:05:05     69s]   Not identified SB Latch number: 0
[12/21 10:05:05     69s]   Not identified MB Latch number: 0
[12/21 10:05:05     69s]   Number of sequential cells which are not FFs: 318
[12/21 10:05:05     69s] Creating Cell Server, finished. 
[12/21 10:05:05     69s] 
[12/21 10:05:05     69s] total jobs 47776
[12/21 10:05:05     69s] multi thread init TemplateIndex for each ta. thread num 1
[12/21 10:05:05     69s] Wait...
[12/21 10:05:12     76s] *** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:07.0 mem=1359.7M) ***
[12/21 10:05:22     86s] *** Build Virtual Sizing Timing Model
[12/21 10:05:22     86s] (cpu=0:00:17.2 mem=1444.7M) ***
[12/21 10:05:22     86s] No user setting net weight.
[12/21 10:05:22     86s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[12/21 10:05:22     86s] Scan chains were not defined.
[12/21 10:05:22     86s] #spOpts: N=45 
[12/21 10:05:22     86s] #std cell=7 (0 fixed + 7 movable) #block=0 (0 floating + 0 preplaced)
[12/21 10:05:22     86s] #ioInst=0 #net=11 #term=29 #term/net=2.64, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=5
[12/21 10:05:22     86s] stdCell: 7 single + 0 double + 0 multi
[12/21 10:05:22     86s] Total standard cell length = 0.0165 (mm), area = 0.0000 (mm^2)
[12/21 10:05:22     87s] Core basic site is sc9_soi12s0
[12/21 10:05:23     87s] Estimated cell power/ground rail width = 0.158 um
[12/21 10:05:23     87s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[12/21 10:05:23     87s] Apply auto density screen in pre-place stage.
[12/21 10:05:23     87s] Auto density screen increases utilization from 0.702 to 0.702
[12/21 10:05:23     87s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1489.7M
[12/21 10:05:23     87s] Average module density = 0.702.
[12/21 10:05:23     87s] Density for the design = 0.702.
[12/21 10:05:23     87s]        = stdcell_area 87 sites (21 um^2) / alloc_area 124 sites (30 um^2).
[12/21 10:05:23     87s] Pin Density = 0.2339.
[12/21 10:05:23     87s]             = total # of pins 29 / total area 124.
[12/21 10:05:23     87s] Initial padding reaches pin density 0.385 for top
[12/21 10:05:23     87s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 0.400
[12/21 10:05:23     87s] Initial padding increases density from 0.702 to 0.823 for top
[12/21 10:05:23     87s] === lastAutoLevel = 3 
[12/21 10:05:23     87s] [adp] 0:1:0:1
[12/21 10:05:23     87s] Clock gating cells determined by native netlist tracing.
[12/21 10:05:23     87s] Effort level <high> specified for reg2reg path_group
[12/21 10:05:24     87s] Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[12/21 10:05:24     87s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[12/21 10:05:24     87s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1537.2M
[12/21 10:05:24     87s] Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[12/21 10:05:24     87s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[12/21 10:05:24     87s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1537.2M
[12/21 10:05:24     87s] exp_mt_sequential is set from setPlaceMode option to 1
[12/21 10:05:24     87s] Setting dotProdMode from setPlaceMode option to Single-thread sequential mode
[12/21 10:05:24     87s] place_exp_mt_interval set to default 32
[12/21 10:05:24     87s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/21 10:05:24     87s] Iteration  3: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[12/21 10:05:24     87s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[12/21 10:05:24     87s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1537.2M
[12/21 10:05:24     87s] Total number of setup views is 2.
[12/21 10:05:24     87s] Total number of active setup views is 1.
[12/21 10:05:24     87s] Active setup views:
[12/21 10:05:24     87s]     func_view
[12/21 10:05:24     87s] Iteration  4: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[12/21 10:05:24     87s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[12/21 10:05:24     87s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1537.2M
[12/21 10:05:24     87s] Total number of setup views is 1.
[12/21 10:05:24     87s] Total number of active setup views is 1.
[12/21 10:05:24     87s] Active setup views:
[12/21 10:05:24     87s]     func_view
[12/21 10:05:24     87s] Iteration  5: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[12/21 10:05:24     87s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[12/21 10:05:24     87s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1537.2M
[12/21 10:05:24     87s] Iteration  6: Total net bbox = 3.582e+01 (2.23e+01 1.35e+01)
[12/21 10:05:24     87s]               Est.  stn bbox = 3.664e+01 (2.29e+01 1.38e+01)
[12/21 10:05:24     87s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 1537.2M
[12/21 10:05:24     87s] *** cost = 3.582e+01 (2.23e+01 1.35e+01) (cpu for global=0:00:00.0) real=0:00:01.0***
[12/21 10:05:24     87s] Info: 0 clock gating cells identified, 0 (on average) moved
[12/21 10:05:24     87s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[12/21 10:05:24     87s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:01.0
[12/21 10:05:24     87s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/21 10:05:24     87s] Type 'man IMPSP-9025' for more detail.
[12/21 10:05:24     87s] #spOpts: N=45 mergeVia=F 
[12/21 10:05:24     87s] Core basic site is sc9_soi12s0
[12/21 10:05:24     87s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[12/21 10:05:24     87s] *** Starting refinePlace (0:01:27 mem=1537.2M) ***
[12/21 10:05:24     87s] Total net bbox length = 3.582e+01 (2.234e+01 1.348e+01) (ext = 2.572e+01)
[12/21 10:05:24     87s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/21 10:05:24     87s] Starting refinePlace ...
[12/21 10:05:24     87s] default core: bins with density >  0.75 =    0 % ( 0 / 1 )
[12/21 10:05:24     87s] Density distribution unevenness ratio = 0.000%
[12/21 10:05:24     87s]   Spread Effort: high, standalone mode, useDDP on.
[12/21 10:05:24     87s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1537.2MB) @(0:01:27 - 0:01:27).
[12/21 10:05:24     87s] Move report: preRPlace moves 7 insts, mean move: 2.56 um, max move: 4.46 um
[12/21 10:05:24     87s] 	Max move on inst (Serializer/U4): (2.75, 1.89) --> (5.32, 0.00)
[12/21 10:05:24     87s] 	Length: 2 sites, height: 1 rows, site name: sc9_soi12s0, cell type: INV_X0P8M_A9TS
[12/21 10:05:24     87s] wireLenOptFixPriorityInst 0 inst fixed
[12/21 10:05:24     87s] Placement tweakage begins.
[12/21 10:05:24     87s] wire length = 2.757e+01
[12/21 10:05:24     87s] wire length = 2.435e+01
[12/21 10:05:24     87s] Placement tweakage ends.
[12/21 10:05:24     87s] Move report: tweak moves 2 insts, mean move: 1.26 um, max move: 1.26 um
[12/21 10:05:24     87s] 	Max move on inst (genblk1_0__Clock_divider/clkB_reg): (1.14, 1.26) --> (1.14, 2.52)
[12/21 10:05:24     87s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/21 10:05:24     87s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1537.2MB) @(0:01:27 - 0:01:27).
[12/21 10:05:24     87s] Move report: Detail placement moves 7 insts, mean move: 2.56 um, max move: 4.46 um
[12/21 10:05:24     87s] 	Max move on inst (Serializer/U4): (2.75, 1.89) --> (5.32, 0.00)
[12/21 10:05:24     87s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1537.2MB
[12/21 10:05:24     87s] Statistics of distance of Instance movement in refine placement:
[12/21 10:05:24     87s]   maximum (X+Y) =         4.46 um
[12/21 10:05:24     87s]   inst (Serializer/U4) with max move: (2.755, 1.89) -> (5.32, 0)
[12/21 10:05:24     87s]   mean    (X+Y) =         2.56 um
[12/21 10:05:24     87s] Summary Report:
[12/21 10:05:24     87s] Instances move: 7 (out of 7 movable)
[12/21 10:05:24     87s] Instances flipped: 0
[12/21 10:05:24     87s] Mean displacement: 2.56 um
[12/21 10:05:24     87s] Max displacement: 4.46 um (Instance: Serializer/U4) (2.755, 1.89) -> (5.32, 0)
[12/21 10:05:24     87s] 	Length: 2 sites, height: 1 rows, site name: sc9_soi12s0, cell type: INV_X0P8M_A9TS
[12/21 10:05:24     87s] Total instances moved : 7
[12/21 10:05:24     87s] Total net bbox length = 3.952e+01 (1.493e+01 2.460e+01) (ext = 1.658e+01)
[12/21 10:05:24     87s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1537.2MB
[12/21 10:05:24     87s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1537.2MB) @(0:01:27 - 0:01:27).
[12/21 10:05:24     87s] *** Finished refinePlace (0:01:27 mem=1537.2M) ***
[12/21 10:05:24     87s] *** End of Placement (cpu=0:00:18.8, real=0:00:20.0, mem=1537.2M) ***
[12/21 10:05:24     87s] #spOpts: N=45 mergeVia=F 
[12/21 10:05:24     87s] Core basic site is sc9_soi12s0
[12/21 10:05:24     87s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[12/21 10:05:24     87s] default core: bins with density >  0.75 =    0 % ( 0 / 1 )
[12/21 10:05:24     87s] Density distribution unevenness ratio = 0.000%
[12/21 10:05:24     87s] *** Free Virtual Timing Model ...(mem=1537.2M)
[12/21 10:05:24     87s] Starting congestion repair ...
[12/21 10:05:24     87s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[12/21 10:05:24     87s] [NR-eGR] Detected a user setting of 'setNanoRouteMode -routeBottomRoutingLayer 2' which was translated to 'setRouteMode -earlyGlobalMinRouteLayer 2'.
[12/21 10:05:24     87s] Starting Early Global Route congestion estimation: mem = 1523.0M
[12/21 10:05:24     87s] (I)       Reading DB...
[12/21 10:05:24     87s] (I)       before initializing RouteDB syMemory usage = 1523.0 MB
[12/21 10:05:24     87s] (I)       congestionReportName   : 
[12/21 10:05:24     87s] (I)       layerRangeFor2DCongestion : 
[12/21 10:05:24     87s] (I)       buildTerm2TermWires    : 1
[12/21 10:05:24     87s] (I)       doTrackAssignment      : 1
[12/21 10:05:24     87s] (I)       dumpBookshelfFiles     : 0
[12/21 10:05:24     87s] (I)       numThreads             : 1
[12/21 10:05:24     87s] (I)       bufferingAwareRouting  : false
[12/21 10:05:24     87s] [NR-eGR] honorMsvRouteConstraint: false
[12/21 10:05:24     87s] (I)       honorPin               : false
[12/21 10:05:24     87s] (I)       honorPinGuide          : true
[12/21 10:05:24     87s] (I)       honorPartition         : false
[12/21 10:05:24     87s] (I)       allowPartitionCrossover: false
[12/21 10:05:24     87s] (I)       honorSingleEntry       : true
[12/21 10:05:24     87s] (I)       honorSingleEntryStrong : true
[12/21 10:05:24     87s] (I)       handleViaSpacingRule   : false
[12/21 10:05:24     87s] (I)       handleEolSpacingRule   : false
[12/21 10:05:24     87s] (I)       PDConstraint           : none
[12/21 10:05:24     87s] (I)       expBetterNDRHandling   : false
[12/21 10:05:24     87s] [NR-eGR] honorClockSpecNDR      : 0
[12/21 10:05:24     87s] (I)       routingEffortLevel     : 3
[12/21 10:05:24     87s] (I)       effortLevel            : standard
[12/21 10:05:24     87s] [NR-eGR] minRouteLayer          : 2
[12/21 10:05:24     87s] [NR-eGR] maxRouteLayer          : 127
[12/21 10:05:24     87s] (I)       relaxedTopLayerCeiling : 127
[12/21 10:05:24     87s] (I)       relaxedBottomLayerFloor: 2
[12/21 10:05:24     87s] (I)       numRowsPerGCell        : 1
[12/21 10:05:24     87s] (I)       speedUpLargeDesign     : 0
[12/21 10:05:24     87s] (I)       multiThreadingTA       : 1
[12/21 10:05:24     87s] (I)       blkAwareLayerSwitching : 1
[12/21 10:05:24     87s] (I)       optimizationMode       : false
[12/21 10:05:24     87s] (I)       routeSecondPG          : false
[12/21 10:05:24     87s] (I)       scenicRatioForLayerRelax: 0.00
[12/21 10:05:24     87s] (I)       detourLimitForLayerRelax: 0.00
[12/21 10:05:24     87s] (I)       punchThroughDistance   : 500.00
[12/21 10:05:24     87s] (I)       scenicBound            : 1.15
[12/21 10:05:24     87s] (I)       maxScenicToAvoidBlk    : 100.00
[12/21 10:05:24     87s] (I)       source-to-sink ratio   : 0.00
[12/21 10:05:24     87s] (I)       targetCongestionRatioH : 1.00
[12/21 10:05:24     87s] (I)       targetCongestionRatioV : 1.00
[12/21 10:05:24     87s] (I)       layerCongestionRatio   : 0.70
[12/21 10:05:24     87s] (I)       m1CongestionRatio      : 0.10
[12/21 10:05:24     87s] (I)       m2m3CongestionRatio    : 0.70
[12/21 10:05:24     87s] (I)       localRouteEffort       : 1.00
[12/21 10:05:24     87s] (I)       numSitesBlockedByOneVia: 8.00
[12/21 10:05:24     87s] (I)       supplyScaleFactorH     : 1.00
[12/21 10:05:24     87s] (I)       supplyScaleFactorV     : 1.00
[12/21 10:05:24     87s] (I)       highlight3DOverflowFactor: 0.00
[12/21 10:05:24     87s] (I)       doubleCutViaModelingRatio: 0.00
[12/21 10:05:24     87s] (I)       routeVias              : 
[12/21 10:05:24     87s] (I)       readTROption           : true
[12/21 10:05:24     87s] (I)       extraSpacingFactor     : 1.00
[12/21 10:05:24     87s] [NR-eGR] numTracksPerClockWire  : 0
[12/21 10:05:24     87s] (I)       routeSelectedNetsOnly  : false
[12/21 10:05:24     87s] (I)       clkNetUseMaxDemand     : false
[12/21 10:05:24     87s] (I)       extraDemandForClocks   : 0
[12/21 10:05:24     87s] (I)       steinerRemoveLayers    : false
[12/21 10:05:24     87s] (I)       demoteLayerScenicScale : 1.00
[12/21 10:05:24     87s] (I)       nonpreferLayerCostScale : 100.00
[12/21 10:05:24     87s] (I)       similarTopologyRoutingFast : false
[12/21 10:05:24     87s] (I)       spanningTreeRefinement : false
[12/21 10:05:24     87s] (I)       spanningTreeRefinementAlpha : 0.50
[12/21 10:05:24     87s] (I)       starting read tracks
[12/21 10:05:24     87s] (I)       build grid graph
[12/21 10:05:24     87s] (I)       build grid graph start
[12/21 10:05:24     87s] [NR-eGR] Layer1 has no routable track
[12/21 10:05:24     87s] [NR-eGR] Layer2 has single uniform track structure
[12/21 10:05:24     87s] [NR-eGR] Layer3 has single uniform track structure
[12/21 10:05:24     87s] [NR-eGR] Layer4 has single uniform track structure
[12/21 10:05:24     87s] [NR-eGR] Layer5 has single uniform track structure
[12/21 10:05:24     87s] [NR-eGR] Layer6 has single uniform track structure
[12/21 10:05:24     87s] [NR-eGR] Layer7 has single uniform track structure
[12/21 10:05:24     87s] [NR-eGR] Layer8 has single uniform track structure
[12/21 10:05:24     87s] (I)       build grid graph end
[12/21 10:05:24     87s] (I)       numViaLayers=8
[12/21 10:05:24     87s] (I)       Reading via v1_0_VH_VX for layer: 0 
[12/21 10:05:24     87s] (I)       Reading via v2_0_HV_VX for layer: 1 
[12/21 10:05:24     87s] (I)       Reading via ay_0_VX_AY for layer: 2 
[12/21 10:05:24     87s] (I)       Reading via ta_0_XV_TA for layer: 3 
[12/21 10:05:24     87s] (I)       Reading via jt_0_XX_Jx for layer: 4 
[12/21 10:05:24     87s] (I)       Reading via ja_0_XX_Jx for layer: 5 
[12/21 10:05:24     87s] (I)       Reading via vv_0_XX_VV_LD for layer: 6 
[12/21 10:05:24     87s] (I)       end build via table
[12/21 10:05:24     87s] [NR-eGR] numRoutingBlks=0 numInstBlks=18 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[12/21 10:05:24     87s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/21 10:05:24     87s] (I)       readDataFromPlaceDB
[12/21 10:05:24     87s] (I)       Read net information..
[12/21 10:05:24     87s] [NR-eGR] Read numTotalNets=7  numIgnoredNets=0
[12/21 10:05:24     87s] (I)       Read testcase time = 0.000 seconds
[12/21 10:05:24     87s] 
[12/21 10:05:24     87s] (I)       read default dcut vias
[12/21 10:05:24     87s] (I)       Reading via double_north for layer: 0 
[12/21 10:05:24     87s] (I)       Reading via v2_0_X2H_HV_VX for layer: 1 
[12/21 10:05:24     87s] (I)       Reading via ay_0_X2H_VX_AY for layer: 2 
[12/21 10:05:24     87s] (I)       Reading via ta_0_X2H_XV_TA for layer: 3 
[12/21 10:05:24     87s] (I)       Reading via jt_0_X2H_XX_Jx for layer: 4 
[12/21 10:05:24     87s] (I)       Reading via ja_0_X2H_XX_Jx for layer: 5 
[12/21 10:05:24     87s] (I)       Reading via vv_0_X2H_XX_VV_LD for layer: 6 
[12/21 10:05:24     87s] (I)       build grid graph start
[12/21 10:05:24     87s] (I)       build grid graph end
[12/21 10:05:24     87s] (I)       Model blockage into capacity
[12/21 10:05:24     87s] (I)       Read numBlocks=18  numPreroutedWires=0  numCapScreens=0
[12/21 10:05:24     87s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/21 10:05:24     87s] (I)       blocked area on Layer2 : 83007120  (69.74%)
[12/21 10:05:24     87s] (I)       blocked area on Layer3 : 0  (0.00%)
[12/21 10:05:24     87s] (I)       blocked area on Layer4 : 0  (0.00%)
[12/21 10:05:24     87s] (I)       blocked area on Layer5 : 0  (0.00%)
[12/21 10:05:24     87s] (I)       blocked area on Layer6 : 0  (0.00%)
[12/21 10:05:24     87s] (I)       blocked area on Layer7 : 0  (0.00%)
[12/21 10:05:24     87s] (I)       blocked area on Layer8 : 0  (0.00%)
[12/21 10:05:24     87s] (I)       Modeling time = 0.000 seconds
[12/21 10:05:24     87s] 
[12/21 10:05:24     87s] (I)       Number of ignored nets = 0
[12/21 10:05:24     87s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/21 10:05:24     87s] (I)       Number of clock nets = 0.  Ignored: No
[12/21 10:05:24     87s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/21 10:05:24     87s] (I)       Number of special nets = 0.  Ignored: Yes
[12/21 10:05:24     87s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/21 10:05:24     87s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/21 10:05:24     87s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/21 10:05:24     87s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/21 10:05:24     87s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/21 10:05:24     87s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1523.0 MB
[12/21 10:05:24     87s] (I)       Ndr track 0 does not exist
[12/21 10:05:24     87s] (I)       Layer1  viaCost=100.00
[12/21 10:05:24     87s] (I)       Layer2  viaCost=100.00
[12/21 10:05:24     87s] (I)       Layer3  viaCost=100.00
[12/21 10:05:24     87s] (I)       Layer4  viaCost=200.00
[12/21 10:05:24     87s] (I)       Layer5  viaCost=300.00
[12/21 10:05:24     87s] (I)       Layer6  viaCost=300.00
[12/21 10:05:24     87s] (I)       Layer7  viaCost=300.00
[12/21 10:05:24     87s] (I)       ---------------------Grid Graph Info--------------------
[12/21 10:05:24     87s] (I)       routing area        :  (0, 0) - (11808, 10080)
[12/21 10:05:24     87s] (I)       core area           :  (0, 0) - (11808, 10080)
[12/21 10:05:24     87s] (I)       Site Width          :   380  (dbu)
[12/21 10:05:24     87s] (I)       Row Height          :  2520  (dbu)
[12/21 10:05:24     87s] (I)       GCell Width         :  2520  (dbu)
[12/21 10:05:24     87s] (I)       GCell Height        :  2520  (dbu)
[12/21 10:05:24     87s] (I)       grid                :     5     4     8
[12/21 10:05:24     87s] (I)       vertical capacity   :     0     0  2520     0  2520     0  2520     0
[12/21 10:05:24     87s] (I)       horizontal capacity :     0  2520     0  2520     0  2520     0  2520
[12/21 10:05:24     87s] (I)       Default wire width  :   140   140   140   200  1600  2400  2400  4000
[12/21 10:05:24     87s] (I)       Default wire space  :   140   140   140   180  1600  2400  2400  5600
[12/21 10:05:24     87s] (I)       Default pitch size  :   280   280   280   380  3200  6000  6000 13600
[12/21 10:05:24     87s] (I)       First Track Coord   :     0   140   140   480  1600  3000  3000 13740
[12/21 10:05:24     87s] (I)       Num tracks per GCell:  9.00  9.00  9.00  6.63  0.79  0.42  0.42  0.19
[12/21 10:05:24     87s] (I)       Total num of tracks :     0    36    42    26     3     1     2     1
[12/21 10:05:24     87s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/21 10:05:24     87s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/21 10:05:24     87s] (I)       --------------------------------------------------------
[12/21 10:05:24     87s] 
[12/21 10:05:24     87s] [NR-eGR] ============ Routing rule table ============
[12/21 10:05:24     87s] [NR-eGR] Rule id 0. Nets 7 
[12/21 10:05:24     87s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/21 10:05:24     87s] [NR-eGR] Pitch:  L1=280  L2=280  L3=280  L4=380  L5=3200  L6=6000  L7=6000  L8=13600
[12/21 10:05:24     87s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 10:05:24     87s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 10:05:24     87s] [NR-eGR] ========================================
[12/21 10:05:24     87s] [NR-eGR] 
[12/21 10:05:24     87s] (I)       After initializing earlyGlobalRoute syMemory usage = 1523.0 MB
[12/21 10:05:24     87s] (I)       Loading and dumping file time : 0.00 seconds
[12/21 10:05:24     87s] (I)       ============= Initialization =============
[12/21 10:05:24     87s] (I)       totalPins=20  totalGlobalPin=19 (95.00%)
[12/21 10:05:24     87s] (I)       total 2D Cap : 457 = (269 H, 188 V)
[12/21 10:05:24     87s] [NR-eGR] Layer group 1: route 7 net(s) in layer range [2, 8]
[12/21 10:05:24     87s] (I)       ============  Phase 1a Route ============
[12/21 10:05:24     87s] (I)       Phase 1a runs 0.00 seconds
[12/21 10:05:24     87s] (I)       Usage: 18 = (6 H, 12 V) = (2.23% H, 6.38% V) = (7.560e+00um H, 1.512e+01um V)
[12/21 10:05:24     87s] (I)       
[12/21 10:05:24     87s] (I)       ============  Phase 1b Route ============
[12/21 10:05:24     87s] (I)       Usage: 18 = (6 H, 12 V) = (2.23% H, 6.38% V) = (7.560e+00um H, 1.512e+01um V)
[12/21 10:05:24     87s] (I)       
[12/21 10:05:24     87s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.268000e+01um
[12/21 10:05:24     87s] (I)       ============  Phase 1c Route ============
[12/21 10:05:24     87s] (I)       Usage: 18 = (6 H, 12 V) = (2.23% H, 6.38% V) = (7.560e+00um H, 1.512e+01um V)
[12/21 10:05:24     87s] (I)       
[12/21 10:05:24     87s] (I)       ============  Phase 1d Route ============
[12/21 10:05:24     87s] (I)       Usage: 18 = (6 H, 12 V) = (2.23% H, 6.38% V) = (7.560e+00um H, 1.512e+01um V)
[12/21 10:05:24     87s] (I)       
[12/21 10:05:24     87s] (I)       ============  Phase 1e Route ============
[12/21 10:05:24     87s] (I)       Phase 1e runs 0.00 seconds
[12/21 10:05:24     87s] (I)       Usage: 18 = (6 H, 12 V) = (2.23% H, 6.38% V) = (7.560e+00um H, 1.512e+01um V)
[12/21 10:05:24     87s] (I)       
[12/21 10:05:24     87s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.268000e+01um
[12/21 10:05:24     87s] [NR-eGR] 
[12/21 10:05:24     87s] (I)       ============  Phase 1l Route ============
[12/21 10:05:24     87s] (I)       Phase 1l runs 0.00 seconds
[12/21 10:05:24     87s] (I)       
[12/21 10:05:24     87s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/21 10:05:24     87s] [NR-eGR]                OverCon            
[12/21 10:05:24     87s] [NR-eGR]                 #Gcell     %Gcell
[12/21 10:05:24     87s] [NR-eGR] Layer              (0)    OverCon 
[12/21 10:05:24     87s] [NR-eGR] ------------------------------------
[12/21 10:05:24     87s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[12/21 10:05:24     87s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[12/21 10:05:24     87s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[12/21 10:05:24     87s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[12/21 10:05:24     87s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[12/21 10:05:24     87s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[12/21 10:05:24     87s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[12/21 10:05:24     87s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[12/21 10:05:24     87s] [NR-eGR] ------------------------------------
[12/21 10:05:24     87s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[12/21 10:05:24     87s] [NR-eGR] 
[12/21 10:05:24     87s] (I)       Total Global Routing Runtime: 0.00 seconds
[12/21 10:05:24     87s] (I)       total 2D Cap : 462 = (274 H, 188 V)
[12/21 10:05:24     87s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/21 10:05:24     87s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/21 10:05:24     87s] Early Global Route congestion estimation runtime: 0.00 seconds, mem = 1523.0M
[12/21 10:05:24     87s] [hotspot] +------------+---------------+---------------+
[12/21 10:05:24     87s] [hotspot] |            |   max hotspot | total hotspot |
[12/21 10:05:24     87s] [hotspot] +------------+---------------+---------------+
[12/21 10:05:24     87s] [hotspot] | normalized |          0.00 |          0.00 |
[12/21 10:05:24     87s] [hotspot] +------------+---------------+---------------+
[12/21 10:05:24     87s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/21 10:05:24     87s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/21 10:05:24     87s] Skipped repairing congestion.
[12/21 10:05:24     87s] Starting Early Global Route wiring: mem = 1224.2M
[12/21 10:05:24     87s] (I)       ============= track Assignment ============
[12/21 10:05:24     87s] (I)       extract Global 3D Wires
[12/21 10:05:24     87s] (I)       Extract Global WL : time=0.00
[12/21 10:05:24     87s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[12/21 10:05:24     87s] (I)       Initialization real time=0.00 seconds
[12/21 10:05:24     87s] (I)       Run single-thread track assignment
[12/21 10:05:24     87s] (I)       merging nets...
[12/21 10:05:24     87s] (I)       merging nets done
[12/21 10:05:24     87s] (I)       Kernel real time=0.00 seconds
[12/21 10:05:24     87s] (I)       End Greedy Track Assignment
[12/21 10:05:24     87s] [NR-eGR] --------------------------------------------------------------------------
[12/21 10:05:24     87s] [NR-eGR] Layer1(m1)(F) length: 0.000000e+00um, number of vias: 16
[12/21 10:05:24     87s] [NR-eGR] Layer2(m2)(H) length: 9.817000e+00um, number of vias: 24
[12/21 10:05:24     87s] [NR-eGR] Layer3(m3)(V) length: 1.540000e+01um, number of vias: 0
[12/21 10:05:24     87s] [NR-eGR] Layer4(c1)(H) length: 0.000000e+00um, number of vias: 0
[12/21 10:05:24     87s] [NR-eGR] Layer5(ua)(V) length: 0.000000e+00um, number of vias: 0
[12/21 10:05:24     87s] [NR-eGR] Layer6(oa)(H) length: 0.000000e+00um, number of vias: 0
[12/21 10:05:24     87s] [NR-eGR] Layer7(ob)(V) length: 0.000000e+00um, number of vias: 0
[12/21 10:05:24     87s] [NR-eGR] Layer8(ld)(H) length: 0.000000e+00um, number of vias: 0
[12/21 10:05:24     87s] [NR-eGR] Total length: 2.521700e+01um, number of vias: 40
[12/21 10:05:24     87s] [NR-eGR] --------------------------------------------------------------------------
[12/21 10:05:24     87s] [NR-eGR] Total clock nets wire length: 0.000000e+00um 
[12/21 10:05:24     87s] [NR-eGR] --------------------------------------------------------------------------
[12/21 10:05:24     87s] Early Global Route wiring runtime: 0.00 seconds, mem = 1224.2M
[12/21 10:05:24     87s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[12/21 10:05:24     87s] *** Finishing placeDesign default flow ***
[12/21 10:05:24     87s] **placeDesign ... cpu = 0: 0:22, real = 0: 0:37, mem = 1224.2M **
[12/21 10:05:24     87s] 
[12/21 10:05:24     87s] *** Summary of all messages that are not suppressed in this session:
[12/21 10:05:24     87s] Severity  ID               Count  Summary                                  
[12/21 10:05:24     87s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[12/21 10:05:24     87s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/21 10:05:24     87s] WARNING   IMPTR-2106           1  There is no track defined on layer %s. T...
[12/21 10:05:24     87s] *** Message Summary: 3 warning(s), 0 error(s)
[12/21 10:05:24     87s] 
[12/21 10:09:15    113s] <CMD> selectInst Serializer/reg_SP_reg_1_
[12/21 10:09:15    113s] Set RLRP Inst: Serializer/reg_SP_reg_1_
[12/21 10:09:16    113s] Set RLRP Inst: Serializer/reg_SP_reg_1_
[12/21 10:09:21    114s] <CMD> deselectAll
[12/21 10:09:21    114s] <CMD> selectInst genblk1_0__Clock_divider/clkB_reg
[12/21 10:09:21    114s] Set RLRP Inst: genblk1_0__Clock_divider/clkB_reg
[12/21 10:09:21    114s] Set RLRP Inst: genblk1_0__Clock_divider/clkB_reg
[12/21 10:09:33    116s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/21 10:09:35    116s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[12/21 10:09:35    116s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[12/21 10:09:35    116s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/21 10:09:35    116s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[12/21 10:09:35    116s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/21 10:09:35    116s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[12/21 10:09:35    116s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[12/21 10:09:35    116s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/21 10:09:35    116s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[12/21 10:09:35    116s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[12/21 10:09:35    116s] Running Native NanoRoute ...
[12/21 10:09:35    116s] <CMD> routeDesign -globalDetail
[12/21 10:09:35    116s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1170.04 (MB), peak = 1535.50 (MB)
[12/21 10:09:35    116s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[12/21 10:09:35    116s] #**INFO: setDesignMode -flowEffort standard
[12/21 10:09:35    116s] #**INFO: mulit-cut via swapping is disabled by user.
[12/21 10:09:35    116s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/21 10:09:35    116s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[12/21 10:09:35    116s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[12/21 10:09:35    116s] #spOpts: N=45 
[12/21 10:09:35    116s] Core basic site is sc9_soi12s0
[12/21 10:09:35    117s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[12/21 10:09:35    117s] Begin checking placement ... (start mem=1226.2M, init mem=1226.2M)
[12/21 10:09:35    117s] *info: Placed = 7             
[12/21 10:09:35    117s] *info: Unplaced = 0           
[12/21 10:09:35    117s] Placement Density:70.16%(21/30)
[12/21 10:09:35    117s] Placement Density (including fixed std cells):70.16%(21/30)
[12/21 10:09:35    117s] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.0; mem=1226.2M)
[12/21 10:09:35    117s] #**INFO: honoring user setting for routeWithTimingDriven set to false
[12/21 10:09:35    117s] #**INFO: honoring user setting for routeWithSiDriven set to false
[12/21 10:09:35    117s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[12/21 10:09:35    117s] 
[12/21 10:09:35    117s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/21 10:09:35    117s] *** Changed status on (0) nets in Clock.
[12/21 10:09:35    117s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1226.2M) ***
[12/21 10:09:35    117s] 
[12/21 10:09:35    117s] globalDetailRoute
[12/21 10:09:35    117s] 
[12/21 10:09:35    117s] #setNanoRouteMode -routeBottomRoutingLayer 2
[12/21 10:09:35    117s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[12/21 10:09:35    117s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[12/21 10:09:35    117s] #setNanoRouteMode -routeWithSiDriven false
[12/21 10:09:35    117s] #setNanoRouteMode -routeWithTimingDriven false
[12/21 10:09:35    117s] #Start globalDetailRoute on Fri Dec 21 10:09:35 2018
[12/21 10:09:35    117s] #
[12/21 10:09:35    117s] #WARNING (NRDB-728) PIN TRIGGER in CELL_VIEW PVSS_18_PL_V does not have antenna diff area.
[12/21 10:09:35    117s] #WARNING (NRDB-728) PIN TRIGGER in CELL_VIEW PVSS_18_PL_H does not have antenna diff area.
[12/21 10:09:35    117s] #WARNING (NRDB-728) PIN TRIGGER in CELL_VIEW PVSENSE_18_PL_V does not have antenna diff area.
[12/21 10:09:35    117s] #WARNING (NRDB-728) PIN SNS in CELL_VIEW PVSENSE_18_PL_V does not have antenna diff area.
[12/21 10:09:35    117s] #WARNING (NRDB-728) PIN RTO in CELL_VIEW PVSENSE_18_PL_V does not have antenna diff area.
[12/21 10:09:35    117s] #WARNING (NRDB-728) PIN TRIGGER in CELL_VIEW PVSENSE_18_PL_H does not have antenna diff area.
[12/21 10:09:35    117s] #WARNING (NRDB-728) PIN SNS in CELL_VIEW PVSENSE_18_PL_H does not have antenna diff area.
[12/21 10:09:35    117s] #WARNING (NRDB-728) PIN RTO in CELL_VIEW PVSENSE_18_PL_H does not have antenna diff area.
[12/21 10:09:35    117s] #WARNING (NRDB-728) PIN TRIGGER in CELL_VIEW PVSENSETIE_18_PL_V does not have antenna diff area.
[12/21 10:09:35    117s] #WARNING (NRDB-728) PIN SNS in CELL_VIEW PVSENSETIE_18_PL_V does not have antenna diff area.
[12/21 10:09:35    117s] #WARNING (NRDB-728) PIN RTO in CELL_VIEW PVSENSETIE_18_PL_V does not have antenna diff area.
[12/21 10:09:35    117s] #WARNING (NRDB-728) PIN TRIGGER in CELL_VIEW PVSENSETIE_18_PL_H does not have antenna diff area.
[12/21 10:09:35    117s] #WARNING (NRDB-728) PIN SNS in CELL_VIEW PVSENSETIE_18_PL_H does not have antenna diff area.
[12/21 10:09:35    117s] #WARNING (NRDB-728) PIN RTO in CELL_VIEW PVSENSETIE_18_PL_H does not have antenna diff area.
[12/21 10:09:35    117s] #WARNING (NRDB-728) PIN TRIGGER in CELL_VIEW PVSENSELS_18_PL_V does not have antenna diff area.
[12/21 10:09:35    117s] #WARNING (NRDB-728) PIN TRIGGER in CELL_VIEW PVSENSELS_18_PL_H does not have antenna diff area.
[12/21 10:09:35    117s] #WARNING (NRDB-728) PIN TRIGGER in CELL_VIEW PVDD_18_PL_V does not have antenna diff area.
[12/21 10:09:35    117s] #WARNING (NRDB-728) PIN TRIGGER in CELL_VIEW PVDD_18_PL_H does not have antenna diff area.
[12/21 10:09:35    117s] #WARNING (NRDB-728) PIN TRIGGER in CELL_VIEW PVDDI_18_PL_V does not have antenna diff area.
[12/21 10:09:35    117s] #WARNING (NRDB-728) PIN TRIGGER in CELL_VIEW PVDDI_18_PL_H does not have antenna diff area.
[12/21 10:09:35    117s] #WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
[12/21 10:09:35    117s] #To increase the message display limit, refer to the product command reference manual.
[12/21 10:09:37    119s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data_i[1] of net data_i[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 10:09:37    119s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data_i[0] of net data_i[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 10:09:37    119s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Clk_CI of net Clk_CI because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 10:09:37    119s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/reset of net reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 10:09:37    119s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data_o of net data_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 10:09:37    119s] ### Net info: total nets: 14
[12/21 10:09:37    119s] ### Net info: dirty nets: 0
[12/21 10:09:37    119s] ### Net info: marked as disconnected nets: 0
[12/21 10:09:37    119s] ### Net info: fully routed nets: 0
[12/21 10:09:37    119s] ### Net info: trivial (single pin) nets: 0
[12/21 10:09:37    119s] ### Net info: unrouted nets: 14
[12/21 10:09:37    119s] ### Net info: re-extraction nets: 0
[12/21 10:09:37    119s] ### Net info: ignored nets: 0
[12/21 10:09:37    119s] ### Net info: skip routing nets: 0
[12/21 10:09:37    119s] ### import route signature (0) =  442128301
[12/21 10:09:37    119s] #WARNING (NRDB-976) The TRACK STEP 6.8000 for preferred direction tracks is smaller than the PITCH 8.8000 for LAYER ld. This will cause routability problems for NanoRoute.
[12/21 10:09:37    119s] #NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
[12/21 10:09:37    119s] #RTESIG:78da8dcfcd0a82401405e0d63dc56574619075effc38ce36685b21d5560a26154461667c
[12/21 10:09:37    119s] #       ff84b6a6aecf07e79c287e9e0b60a40f44a9c71c4b824b411a35a794935247d2e5183d4e
[12/21 10:09:37    119s] #       6c1bc5d7db5d100242d274c156d6ed61f0d681b721345db5fb912c13f079b5de42f2eefb
[12/21 10:09:37    119s] #       76d210125f468402f87cd96834b0baa96a06890f6e4ca69d3012821b66fb646e96474943
[12/21 10:09:37    119s] #       6bd08a7b8a2b607f676fbeb3da7a82
[12/21 10:09:37    119s] #
[12/21 10:09:37    119s] #RTESIG:78da8dcfcd0a82401405e0d63dc56574619075effc38ce36685b21d5560a26154461667c
[12/21 10:09:37    119s] #       ff84b6a6aecf07e79c287e9e0b60a40f44a9c71c4b824b411a35a794935247d2e5183d4e
[12/21 10:09:37    119s] #       6c1bc5d7db5d100242d274c156d6ed61f0d681b721345db5fb912c13f079b5de42f2eefb
[12/21 10:09:37    119s] #       76d210125f468402f87cd96834b0baa96a06890f6e4ca69d3012821b66fb646e96474943
[12/21 10:09:37    119s] #       6bd08a7b8a2b607f676fbeb3da7a82
[12/21 10:09:37    119s] #
[12/21 10:09:37    119s] #Start routing data preparation on Fri Dec 21 10:09:37 2018
[12/21 10:09:37    119s] #
[12/21 10:09:37    119s] #Minimum voltage of a net in the design = 0.000.
[12/21 10:09:37    119s] #Maximum voltage of a net in the design = 1.100.
[12/21 10:09:37    119s] #Voltage range [0.000 - 0.000] has 1 net.
[12/21 10:09:37    119s] #Voltage range [1.000 - 1.100] has 1 net.
[12/21 10:09:37    119s] #Voltage range [0.000 - 1.100] has 12 nets.
[12/21 10:09:37    120s] # m1           V   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1400
[12/21 10:09:37    120s] # m2           H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1400
[12/21 10:09:37    120s] # m3           V   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1400
[12/21 10:09:37    120s] # c1           H   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1900
[12/21 10:09:37    120s] # ua           V   Track-Pitch = 1.6000    Line-2-Via Pitch = 1.6000
[12/21 10:09:37    120s] # oa           H   Track-Pitch = 3.0000    Line-2-Via Pitch = 3.0000
[12/21 10:09:37    120s] # ob           V   Track-Pitch = 3.0000    Line-2-Via Pitch = 3.0000
[12/21 10:09:37    120s] # ld           H   Track-Pitch = 8.8000    Line-2-Via Pitch = 6.8000
[12/21 10:09:37    120s] #Regenerating Ggrids automatically.
[12/21 10:09:37    120s] #Auto generating G-grids with size=15 tracks, using layer m3's pitch = 0.1400.
[12/21 10:09:37    120s] #Using automatically generated G-grids.
[12/21 10:09:37    120s] #Done routing data preparation.
[12/21 10:09:37    120s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1259.50 (MB), peak = 1535.50 (MB)
[12/21 10:09:37    120s] #Merging special wires...
[12/21 10:09:37    120s] #
[12/21 10:09:37    120s] #Finished routing data preparation on Fri Dec 21 10:09:37 2018
[12/21 10:09:37    120s] #
[12/21 10:09:37    120s] #Cpu time = 00:00:00
[12/21 10:09:37    120s] #Elapsed time = 00:00:00
[12/21 10:09:37    120s] #Increased memory = 21.07 (MB)
[12/21 10:09:37    120s] #Total memory = 1259.64 (MB)
[12/21 10:09:37    120s] #Peak memory = 1535.50 (MB)
[12/21 10:09:37    120s] #
[12/21 10:09:37    120s] #
[12/21 10:09:37    120s] #Start global routing on Fri Dec 21 10:09:37 2018
[12/21 10:09:37    120s] #
[12/21 10:09:37    120s] #Number of eco nets is 0
[12/21 10:09:37    120s] #
[12/21 10:09:37    120s] #Start global routing data preparation on Fri Dec 21 10:09:37 2018
[12/21 10:09:37    120s] #
[12/21 10:09:37    120s] #WARNING (NRAG-51) There is no right way routing track defined on layer ld!.
[12/21 10:09:37    120s] #Start routing resource analysis on Fri Dec 21 10:09:37 2018
[12/21 10:09:37    120s] #
[12/21 10:09:37    120s] #ERROR (NRGR-6) Metal 8 routing direction is horizontal but there are no horizontal tracks. Cannot do global route.
[12/21 10:09:37    120s] ### export route signature (3) =  442128301
[12/21 10:09:37    120s] #Cpu time = 00:00:03
[12/21 10:09:37    120s] #Elapsed time = 00:00:02
[12/21 10:09:37    120s] #Increased memory = 23.43 (MB)
[12/21 10:09:37    120s] #Total memory = 1198.33 (MB)
[12/21 10:09:37    120s] #Peak memory = 1535.50 (MB)
[12/21 10:09:37    120s] #WARNING (NRIF-19) Failed to complete globalDetailRoute on Fri Dec 21 10:09:37 2018
[12/21 10:09:37    120s] #
[12/21 10:09:37    120s] #routeDesign: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1198.59 (MB), peak = 1535.50 (MB)
[12/21 10:09:37    120s] 
[12/21 10:09:37    120s] *** Summary of all messages that are not suppressed in this session:
[12/21 10:09:37    120s] Severity  ID               Count  Summary                                  
[12/21 10:09:37    120s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[12/21 10:09:37    120s] *** Message Summary: 1 warning(s), 0 error(s)
[12/21 10:09:37    120s] 
[12/21 10:09:37    120s] ### 
[12/21 10:09:37    120s] ###   Scalability Statistics
[12/21 10:09:37    120s] ### 
[12/21 10:09:37    120s] ### ------------------------+----------------+----------------+----------------+
[12/21 10:09:37    120s] ###   routeDesign           |        cpu time|    elapsed time|     scalability|
[12/21 10:09:37    120s] ### ------------------------+----------------+----------------+----------------+
[12/21 10:09:37    120s] ###   Data Preparation      |        00:00:00|        00:00:00|             1.0|
[12/21 10:09:37    120s] ###   Global Routing        |        00:00:00|        00:00:00|             1.0|
[12/21 10:09:37    120s] ###   Total                 |        00:00:03|        00:00:03|             1.2|
[12/21 10:09:37    120s] ### ------------------------+----------------+----------------+----------------+
[12/21 10:09:37    120s] ### 
[12/21 10:09:37    120s] 1
[12/21 10:09:37    120s] Set RLRP Inst: genblk1_0__Clock_divider/clkB_reg
[12/21 10:09:41    120s] Set RLRP Inst: genblk1_0__Clock_divider/clkB_reg
[12/21 10:09:41    120s] Set RLRP Inst: genblk1_0__Clock_divider/clkB_reg
[12/21 10:09:42    120s] Set RLRP Inst: genblk1_0__Clock_divider/clkB_reg
[12/21 10:09:43    120s] Set RLRP Inst: genblk1_0__Clock_divider/clkB_reg
[12/21 10:09:44    121s] Set RLRP Inst: genblk1_0__Clock_divider/clkB_reg
[12/21 10:09:44    121s] Set RLRP Inst: genblk1_0__Clock_divider/clkB_reg
[12/21 10:09:44    121s] Set RLRP Inst: genblk1_0__Clock_divider/clkB_reg
[12/21 10:09:45    121s] Set RLRP Inst: genblk1_0__Clock_divider/clkB_reg
[12/21 10:09:48    121s] <CMD> setDrawView ameba
[12/21 10:09:48    121s] Set RLRP Inst: genblk1_0__Clock_divider/clkB_reg
[12/21 10:09:50    122s] <CMD> setDrawView fplan
[12/21 10:09:50    122s] Set RLRP Inst: genblk1_0__Clock_divider/clkB_reg
[12/21 10:09:52    122s] <CMD> setDrawView ameba
[12/21 10:09:52    122s] Set RLRP Inst: genblk1_0__Clock_divider/clkB_reg
[12/21 10:09:53    122s] <CMD> setDrawView place
[12/21 10:09:53    122s] Set RLRP Inst: genblk1_0__Clock_divider/clkB_reg
[12/21 10:09:57    123s] <CMD> setDrawView place
[12/21 10:09:57    123s] Set RLRP Inst: genblk1_0__Clock_divider/clkB_reg
[12/21 10:09:58    123s] <CMD> setDrawView ameba
[12/21 10:09:58    123s] Set RLRP Inst: genblk1_0__Clock_divider/clkB_reg
[12/21 10:10:00    123s] <CMD> deselectAll
[12/21 10:10:00    123s] <CMD> selectObject Module Serializer
[12/21 10:10:01    123s] <CMD> deselectAll
[12/21 10:10:01    123s] <CMD> selectObject Module Serializer
[12/21 10:10:26    127s] Loading  (toplevel)
[12/21 10:10:26    127s] Traverse HInst (toplevel)
[12/21 10:10:30    128s] <CMD> selectObject Module Serializer
[12/21 10:10:30    128s] Loading Serializer (Serializer_00000002_00000001_0)
[12/21 10:10:30    128s] Traverse HInst Serializer(Serializer_00000002_00000001_0)
[12/21 10:10:30    128s] Deleting Cell Server ...
[12/21 10:10:30    128s] Creating Cell Server ...(0, 0, 0, 0)
[12/21 10:10:30    128s] Summary for sequential cells identification: 
[12/21 10:10:30    128s]   Identified SBFF number: 336
[12/21 10:10:30    128s]   Identified MBFF number: 0
[12/21 10:10:30    128s]   Identified SB Latch number: 0
[12/21 10:10:30    128s]   Identified MB Latch number: 0
[12/21 10:10:30    128s]   Not identified SBFF number: 0
[12/21 10:10:30    128s]   Not identified MBFF number: 0
[12/21 10:10:30    128s]   Not identified SB Latch number: 0
[12/21 10:10:30    128s]   Not identified MB Latch number: 0
[12/21 10:10:30    128s]   Number of sequential cells which are not FFs: 318
[12/21 10:10:30    128s] Creating Cell Server, finished. 
[12/21 10:10:30    128s] 
[12/21 10:10:30    128s] Deleting Cell Server ...
[12/21 10:10:35    128s] <CMD> selectInst Serializer/U3
[12/21 10:10:35    128s] Set RLRP Inst: Serializer/U3
[12/21 10:10:37    129s] <CMD> deselectInst Serializer/U3
[12/21 10:10:37    129s] <CMD> selectInst Serializer/U3
[12/21 10:10:37    129s] Set RLRP Inst: Serializer/U3
[12/21 10:10:40    129s] <CMD> deselectInst Serializer/U3
[12/21 10:10:40    129s] <CMD> selectInst Serializer/U3
[12/21 10:10:40    129s] Set RLRP Inst: Serializer/U3
[12/21 10:10:54    131s] <CMD> deselectInst Serializer/U3
[12/21 10:10:54    131s] <CMD> selectInst Serializer/U3
[12/21 10:10:54    131s] Set RLRP Inst: Serializer/U3
[12/21 10:10:56    131s] <CMD> deselectInst Serializer/U3
[12/21 10:10:56    131s] <CMD> selectInst Serializer/U3
[12/21 10:10:56    131s] Set RLRP Inst: Serializer/U3
[12/21 10:11:01    132s] Set RLRP Inst: Serializer/U3
[12/21 10:11:04    132s] Set RLRP Inst: Serializer/U3
[12/21 10:11:16    134s] Set RLRP Inst: Serializer/U3
[12/21 10:11:19    135s] Set RLRP Inst: Serializer/U3
[12/21 10:11:19    135s] Set RLRP Inst: Serializer/U3
[12/21 10:11:19    135s] Set RLRP Inst: Serializer/U3
[12/21 10:11:19    135s] Set RLRP Inst: Serializer/U3
[12/21 10:11:19    135s] Set RLRP Inst: Serializer/U3
[12/21 10:11:19    135s] Set RLRP Inst: Serializer/U3
[12/21 10:11:19    135s] Set RLRP Inst: Serializer/U3
[12/21 10:11:19    135s] Set RLRP Inst: Serializer/U3
[12/21 10:11:19    135s] Set RLRP Inst: Serializer/U3
[12/21 10:11:19    135s] Set RLRP Inst: Serializer/U3
[12/21 10:11:19    135s] Set RLRP Inst: Serializer/U3
[12/21 10:11:19    135s] Set RLRP Inst: Serializer/U3
[12/21 10:11:20    135s] Set RLRP Inst: Serializer/U3
[12/21 10:11:20    135s] Set RLRP Inst: Serializer/U3
[12/21 10:11:21    135s] Set RLRP Inst: Serializer/U3
[12/21 10:11:21    135s] Set RLRP Inst: Serializer/U3
[12/21 10:11:22    135s] Set RLRP Inst: Serializer/U3
[12/21 10:11:24    136s] Set RLRP Inst: Serializer/U3
[12/21 10:11:25    136s] Set RLRP Inst: Serializer/U3
[12/21 10:11:26    136s] Set RLRP Inst: Serializer/U3
[12/21 10:20:16    201s] Set RLRP Inst: Serializer/U3
[12/21 10:20:17    202s] Set RLRP Inst: Serializer/U3
[12/21 10:20:17    202s] Set RLRP Inst: Serializer/U3
[12/21 10:20:17    202s] Set RLRP Inst: Serializer/U3
[12/21 10:21:06    209s] <CMD> create_ccopt_clock_tree_spec -immediate
[12/21 10:21:06    209s] Creating clock tree spec for modes (timing configs): func_mode test_mode
[12/21 10:21:06    209s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[12/21 10:21:06    209s] Creating Cell Server ...(0, 0, 0, 0)
[12/21 10:21:06    209s] Summary for sequential cells identification: 
[12/21 10:21:06    209s]   Identified SBFF number: 336
[12/21 10:21:06    209s]   Identified MBFF number: 0
[12/21 10:21:06    209s]   Identified SB Latch number: 0
[12/21 10:21:06    209s]   Identified MB Latch number: 0
[12/21 10:21:06    209s]   Not identified SBFF number: 0
[12/21 10:21:06    209s]   Not identified MBFF number: 0
[12/21 10:21:06    209s]   Not identified SB Latch number: 0
[12/21 10:21:06    209s]   Not identified MB Latch number: 0
[12/21 10:21:06    209s]   Number of sequential cells which are not FFs: 318
[12/21 10:21:06    209s] Creating Cell Server, finished. 
[12/21 10:21:06    209s] 
[12/21 10:21:06    209s] 
[12/21 10:21:06    209s]  View func_view  Weighted 0 StdDelay unweighted 4.50, weightedFactor 1.000 
[12/21 10:21:06    209s]   
[12/21 10:21:06    209s]  View test_view  Weighted 0 StdDelay unweighted 4.50, weightedFactor 1.000 
[12/21 10:21:06    209s]   
[12/21 10:21:06    209s]  View hold_view  Weighted 0 StdDelay unweighted 3.20, weightedFactor 1.000 
[12/21 10:21:06    209s]   Reset timing graph...
[12/21 10:21:07    209s] Ignoring AAE DB Resetting ...
[12/21 10:21:07    209s] Reset timing graph done.
[12/21 10:21:07    209s] Ignoring AAE DB Resetting ...
[12/21 10:21:07    209s] Analyzing clock structure...
[12/21 10:21:07    209s] Analyzing clock structure done.
[12/21 10:21:07    209s] Reset timing graph...
[12/21 10:21:07    209s] Ignoring AAE DB Resetting ...
[12/21 10:21:07    209s] Reset timing graph done.
[12/21 10:21:07    209s] Extracting original clock gating for Clk_CI...
[12/21 10:21:07    209s]   clock_tree Clk_CI contains 1 sinks and 0 clock gates.
[12/21 10:21:07    209s]   Extraction for Clk_CI complete.
[12/21 10:21:07    209s] Extracting original clock gating for Clk_CI done.
[12/21 10:21:07    209s] Checking clock tree convergence...
[12/21 10:21:07    209s] Checking clock tree convergence done.
[12/21 10:21:07    209s] <CMD> ctd_win -id ctd_window
[12/21 10:21:07    209s] (I)       Initializing Steiner engine. 
[12/21 10:21:07    209s] (I)       Reading DB...
[12/21 10:21:07    209s] (I)       Number of ignored instance 0
[12/21 10:21:07    209s] (I)       numMoveCells=7, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[12/21 10:21:07    209s] (I)       Identified Clock instances: Flop 4, Clock buffer/inverter 0, Gate 0
[12/21 10:21:07    209s] (I)       before initializing RouteDB syMemory usage = 1290.5 MB
[12/21 10:21:07    209s] (I)       congestionReportName   : 
[12/21 10:21:07    209s] (I)       layerRangeFor2DCongestion : 
[12/21 10:21:07    209s] (I)       buildTerm2TermWires    : 1
[12/21 10:21:07    209s] (I)       doTrackAssignment      : 0
[12/21 10:21:07    209s] (I)       dumpBookshelfFiles     : 0
[12/21 10:21:07    209s] (I)       numThreads             : 1
[12/21 10:21:07    209s] (I)       bufferingAwareRouting  : true
[12/21 10:21:07    209s] [NR-eGR] honorMsvRouteConstraint: false
[12/21 10:21:07    209s] (I)       honorPin               : false
[12/21 10:21:07    209s] (I)       honorPinGuide          : true
[12/21 10:21:07    209s] (I)       honorPartition         : false
[12/21 10:21:07    209s] (I)       allowPartitionCrossover: false
[12/21 10:21:07    209s] (I)       honorSingleEntry       : true
[12/21 10:21:07    209s] (I)       honorSingleEntryStrong : true
[12/21 10:21:07    209s] (I)       handleViaSpacingRule   : false
[12/21 10:21:07    209s] (I)       handleEolSpacingRule   : true
[12/21 10:21:07    209s] (I)       PDConstraint           : none
[12/21 10:21:07    209s] (I)       expBetterNDRHandling   : true
[12/21 10:21:07    209s] [NR-eGR] honorClockSpecNDR      : 0
[12/21 10:21:07    209s] (I)       routingEffortLevel     : 3
[12/21 10:21:07    209s] (I)       effortLevel            : standard
[12/21 10:21:07    209s] [NR-eGR] minRouteLayer          : 2
[12/21 10:21:07    209s] [NR-eGR] maxRouteLayer          : 127
[12/21 10:21:07    209s] (I)       relaxedTopLayerCeiling : 127
[12/21 10:21:07    209s] (I)       relaxedBottomLayerFloor: 2
[12/21 10:21:07    209s] (I)       numRowsPerGCell        : 1
[12/21 10:21:07    209s] (I)       speedUpLargeDesign     : 0
[12/21 10:21:07    209s] (I)       multiThreadingTA       : 1
[12/21 10:21:07    209s] (I)       blkAwareLayerSwitching : 1
[12/21 10:21:07    209s] (I)       optimizationMode       : false
[12/21 10:21:07    209s] (I)       routeSecondPG          : false
[12/21 10:21:07    209s] (I)       scenicRatioForLayerRelax: 0.00
[12/21 10:21:07    209s] (I)       detourLimitForLayerRelax: 0.00
[12/21 10:21:07    209s] (I)       punchThroughDistance   : 2147483647.00
[12/21 10:21:07    209s] (I)       scenicBound            : 1.15
[12/21 10:21:07    209s] (I)       maxScenicToAvoidBlk    : 100.00
[12/21 10:21:07    209s] (I)       source-to-sink ratio   : 0.30
[12/21 10:21:07    209s] (I)       targetCongestionRatioH : 1.00
[12/21 10:21:07    209s] (I)       targetCongestionRatioV : 1.00
[12/21 10:21:07    209s] (I)       layerCongestionRatio   : 1.00
[12/21 10:21:07    209s] (I)       m1CongestionRatio      : 0.10
[12/21 10:21:07    209s] (I)       m2m3CongestionRatio    : 0.70
[12/21 10:21:07    209s] (I)       localRouteEffort       : 1.00
[12/21 10:21:07    209s] (I)       numSitesBlockedByOneVia: 8.00
[12/21 10:21:07    209s] (I)       supplyScaleFactorH     : 1.00
[12/21 10:21:07    209s] (I)       supplyScaleFactorV     : 1.00
[12/21 10:21:07    209s] (I)       highlight3DOverflowFactor: 0.00
[12/21 10:21:07    209s] (I)       doubleCutViaModelingRatio: 0.00
[12/21 10:21:07    209s] (I)       routeVias              : 
[12/21 10:21:07    209s] (I)       readTROption           : true
[12/21 10:21:07    209s] (I)       extraSpacingFactor     : 1.00
[12/21 10:21:07    209s] [NR-eGR] numTracksPerClockWire  : 0
[12/21 10:21:07    209s] (I)       routeSelectedNetsOnly  : false
[12/21 10:21:07    209s] (I)       clkNetUseMaxDemand     : false
[12/21 10:21:07    209s] (I)       extraDemandForClocks   : 0
[12/21 10:21:07    209s] (I)       steinerRemoveLayers    : false
[12/21 10:21:07    209s] (I)       demoteLayerScenicScale : 1.00
[12/21 10:21:07    209s] (I)       nonpreferLayerCostScale : 100.00
[12/21 10:21:07    209s] (I)       similarTopologyRoutingFast : true
[12/21 10:21:07    209s] (I)       spanningTreeRefinement : false
[12/21 10:21:07    209s] (I)       spanningTreeRefinementAlpha : 0.50
[12/21 10:21:07    209s] (I)       starting read tracks
[12/21 10:21:07    209s] (I)       build grid graph
[12/21 10:21:07    209s] (I)       build grid graph start
[12/21 10:21:07    209s] [NR-eGR] Layer1 has no routable track
[12/21 10:21:07    209s] [NR-eGR] Layer2 has single uniform track structure
[12/21 10:21:07    209s] [NR-eGR] Layer3 has single uniform track structure
[12/21 10:21:07    209s] [NR-eGR] Layer4 has single uniform track structure
[12/21 10:21:07    209s] [NR-eGR] Layer5 has single uniform track structure
[12/21 10:21:07    209s] [NR-eGR] Layer6 has single uniform track structure
[12/21 10:21:07    209s] [NR-eGR] Layer7 has single uniform track structure
[12/21 10:21:07    209s] [NR-eGR] Layer8 has single uniform track structure
[12/21 10:21:07    209s] (I)       build grid graph end
[12/21 10:21:07    209s] (I)       numViaLayers=8
[12/21 10:21:07    209s] (I)       Reading via v1_0_VH_VX for layer: 0 
[12/21 10:21:07    209s] (I)       Reading via v2_0_HV_VX for layer: 1 
[12/21 10:21:07    209s] (I)       Reading via ay_0_VX_AY for layer: 2 
[12/21 10:21:07    209s] (I)       Reading via ta_0_XV_TA for layer: 3 
[12/21 10:21:07    209s] (I)       Reading via jt_0_XX_Jx for layer: 4 
[12/21 10:21:07    209s] (I)       Reading via ja_0_XX_Jx for layer: 5 
[12/21 10:21:07    209s] (I)       Reading via vv_0_XX_VV_LD for layer: 6 
[12/21 10:21:07    209s] (I)       end build via table
[12/21 10:21:07    209s] [NR-eGR] numRoutingBlks=0 numInstBlks=18 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[12/21 10:21:07    209s] (I)       readDataFromPlaceDB
[12/21 10:21:07    209s] (I)       Read net information..
[12/21 10:21:07    209s] [NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[12/21 10:21:07    209s] (I)       Read testcase time = 0.000 seconds
[12/21 10:21:07    209s] 
[12/21 10:21:07    209s] (I)       read default dcut vias
[12/21 10:21:07    209s] (I)       Reading via double_north for layer: 0 
[12/21 10:21:07    209s] (I)       Reading via v2_0_X2H_HV_VX for layer: 1 
[12/21 10:21:07    209s] (I)       Reading via ay_0_X2H_VX_AY for layer: 2 
[12/21 10:21:07    209s] (I)       Reading via ta_0_X2H_XV_TA for layer: 3 
[12/21 10:21:07    209s] (I)       Reading via jt_0_X2H_XX_Jx for layer: 4 
[12/21 10:21:07    209s] (I)       Reading via ja_0_X2H_XX_Jx for layer: 5 
[12/21 10:21:07    209s] (I)       Reading via vv_0_X2H_XX_VV_LD for layer: 6 
[12/21 10:21:07    209s] (I)       build grid graph start
[12/21 10:21:07    209s] (I)       build grid graph end
[12/21 10:21:07    209s] (I)       Model blockage into capacity
[12/21 10:21:07    209s] (I)       Read numBlocks=18  numPreroutedWires=0  numCapScreens=0
[12/21 10:21:07    209s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/21 10:21:07    209s] (I)       blocked area on Layer2 : 83007120  (69.74%)
[12/21 10:21:07    209s] (I)       blocked area on Layer3 : 0  (0.00%)
[12/21 10:21:07    209s] (I)       blocked area on Layer4 : 0  (0.00%)
[12/21 10:21:07    209s] (I)       blocked area on Layer5 : 0  (0.00%)
[12/21 10:21:07    209s] (I)       blocked area on Layer6 : 0  (0.00%)
[12/21 10:21:07    209s] (I)       blocked area on Layer7 : 0  (0.00%)
[12/21 10:21:07    209s] (I)       blocked area on Layer8 : 0  (0.00%)
[12/21 10:21:07    209s] (I)       Modeling time = 0.000 seconds
[12/21 10:21:07    209s] 
[12/21 10:21:07    209s] (I)       Moved 0 terms for better access 
[12/21 10:21:07    209s] (I)       Number of ignored nets = 0
[12/21 10:21:07    209s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/21 10:21:07    209s] (I)       Number of clock nets = 0.  Ignored: No
[12/21 10:21:07    209s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/21 10:21:07    209s] (I)       Number of special nets = 0.  Ignored: Yes
[12/21 10:21:07    209s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/21 10:21:07    209s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/21 10:21:07    209s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/21 10:21:07    209s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/21 10:21:07    209s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/21 10:21:07    209s] (I)       Constructing bin map
[12/21 10:21:07    209s] (I)       Initialize bin information with width=5040 height=5040
[12/21 10:21:07    209s] (I)       Done constructing bin map
[12/21 10:21:07    209s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1290.5 MB
[12/21 10:21:07    209s] (I)       Ndr track 0 does not exist
[12/21 10:21:07    209s] (I)       Layer1  viaCost=100.00
[12/21 10:21:07    209s] (I)       Layer2  viaCost=100.00
[12/21 10:21:07    209s] (I)       Layer3  viaCost=100.00
[12/21 10:21:07    209s] (I)       Layer4  viaCost=200.00
[12/21 10:21:07    209s] (I)       Layer5  viaCost=300.00
[12/21 10:21:07    209s] (I)       Layer6  viaCost=300.00
[12/21 10:21:07    209s] (I)       Layer7  viaCost=300.00
[12/21 10:21:07    209s] (I)       ---------------------Grid Graph Info--------------------
[12/21 10:21:07    209s] (I)       routing area        :  (0, 0) - (11808, 10080)
[12/21 10:21:07    209s] (I)       core area           :  (0, 0) - (11780, 10080)
[12/21 10:21:07    209s] (I)       Site Width          :   380  (dbu)
[12/21 10:21:07    209s] (I)       Row Height          :  2520  (dbu)
[12/21 10:21:07    209s] (I)       GCell Width         :  2520  (dbu)
[12/21 10:21:07    209s] (I)       GCell Height        :  2520  (dbu)
[12/21 10:21:07    209s] (I)       grid                :     5     4     8
[12/21 10:21:07    209s] (I)       vertical capacity   :     0     0  2520     0  2520     0  2520     0
[12/21 10:21:07    209s] (I)       horizontal capacity :     0  2520     0  2520     0  2520     0  2520
[12/21 10:21:07    209s] (I)       Default wire width  :   140   140   140   200  1600  2400  2400  4000
[12/21 10:21:07    209s] (I)       Default wire space  :   140   140   140   180  1600  2400  2400  5600
[12/21 10:21:07    209s] (I)       Default pitch size  :   280   280   280   380  3200  6000  6000 13600
[12/21 10:21:07    209s] (I)       First Track Coord   :     0   140   140   480  1600  3000  3000 13740
[12/21 10:21:07    209s] (I)       Num tracks per GCell:  9.00  9.00  9.00  6.63  0.79  0.42  0.42  0.19
[12/21 10:21:07    209s] (I)       Total num of tracks :     0    36    42    26     3     1     2     1
[12/21 10:21:07    209s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/21 10:21:07    209s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/21 10:21:07    209s] (I)       --------------------------------------------------------
[12/21 10:21:07    209s] 
[12/21 10:21:07    209s] [NR-eGR] ============ Routing rule table ============
[12/21 10:21:07    209s] [NR-eGR] Rule id 0. Nets 0 
[12/21 10:21:07    209s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/21 10:21:07    209s] [NR-eGR] Pitch:  L1=280  L2=280  L3=280  L4=380  L5=3200  L6=6000  L7=6000  L8=13600
[12/21 10:21:07    209s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 10:21:07    209s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 10:21:07    209s] [NR-eGR] ========================================
[12/21 10:21:07    209s] [NR-eGR] 
[12/21 10:21:07    209s] (I)       After initializing earlyGlobalRoute syMemory usage = 1290.5 MB
[12/21 10:21:07    209s] (I)       Loading and dumping file time : 0.00 seconds
[12/21 10:21:07    209s] (I)       total 2D Cap : 457 = (269 H, 188 V)
[12/21 10:21:07    209s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[12/21 10:21:07    209s] Updating RC grid for preRoute extraction ...
[12/21 10:21:07    209s] Initializing multi-corner resistance tables ...
[12/21 10:21:08    209s] End AAE Lib Interpolated Model. (MEM=1290.49 CPU Time=0:00:00.0, Real Time=0:00:01.0)
[12/21 10:21:08    209s] Set RLRP Inst: Serializer/U3
[12/21 10:21:08    209s] Set RLRP Inst: Serializer/U3
[12/21 10:21:19    212s] <CMD> clearGlobalNets
[12/21 10:21:27    213s] <CMD> clearGlobalNets
[12/21 10:24:10    233s] <CMD> clearGlobalNets
[12/21 10:24:30    236s] 
[12/21 10:24:30    236s] *** Memory Usage v#1 (Current mem = 1350.469M, initial mem = 180.676M) ***
[12/21 10:24:30    236s] 
[12/21 10:24:30    236s] *** Summary of all messages that are not suppressed in this session:
[12/21 10:24:30    236s] Severity  ID               Count  Summary                                  
[12/21 10:24:30    236s] WARNING   IMPLF-63            46  The layer '%s' referenced %s is not foun...
[12/21 10:24:30    236s] WARNING   IMPLF-200          152  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/21 10:24:30    236s] WARNING   IMPLF-201           72  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/21 10:24:30    236s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/21 10:24:30    236s] ERROR     IMPFM-760            1  The design has no flexmodel, please spec...
[12/21 10:24:30    236s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[12/21 10:24:30    236s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[12/21 10:24:30    236s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/21 10:24:30    236s] WARNING   IMPTR-2106           1  There is no track defined on layer %s. T...
[12/21 10:24:30    236s] WARNING   IMPTCM-77            4  Option "%s" for command %s is obsolete a...
[12/21 10:24:30    236s] WARNING   TCLCMD-513           4  The software could not find a matching o...
[12/21 10:24:30    236s] ERROR     TCLCMD-917           4  Cannot find '%s' that match '%s'         
[12/21 10:24:30    236s] WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
[12/21 10:24:30    236s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[12/21 10:24:30    236s] WARNING   TECHLIB-1277         8  The %s '%s' has been defined for %s %s '...
[12/21 10:24:30    236s] ERROR     TECHLIB-1318        20  All the table values in the '%s' group a...
[12/21 10:24:30    236s] *** Message Summary: 332 warning(s), 25 error(s)
[12/21 10:24:30    236s] 
[12/21 10:24:30    236s] --- Ending "Innovus" (totcpu=0:03:56, real=0:24:03, mem=1350.5M) ---
