

================================================================
== Vitis HLS Report for 'runSysArr'
================================================================
* Date:           Thu Jan 20 09:42:06 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.803 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       57|       57| 0.570 us | 0.570 us |   57|   57|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_INPUT_ROW  |       55|       55|         2|          1|          1|    55|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.80>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%weight_regfile_3_3_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_3_3_read"   --->   Operation 5 'read' 'weight_regfile_3_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%weight_regfile_3_2_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_3_2_read"   --->   Operation 6 'read' 'weight_regfile_3_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weight_regfile_3_1_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_3_1_read"   --->   Operation 7 'read' 'weight_regfile_3_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weight_regfile_3_0_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_3_0_read"   --->   Operation 8 'read' 'weight_regfile_3_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weight_regfile_2_3_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_2_3_read"   --->   Operation 9 'read' 'weight_regfile_2_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weight_regfile_2_2_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_2_2_read"   --->   Operation 10 'read' 'weight_regfile_2_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weight_regfile_2_1_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_2_1_read"   --->   Operation 11 'read' 'weight_regfile_2_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weight_regfile_2_0_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_2_0_read"   --->   Operation 12 'read' 'weight_regfile_2_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weight_regfile_1_3_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_1_3_read"   --->   Operation 13 'read' 'weight_regfile_1_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weight_regfile_1_2_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_1_2_read"   --->   Operation 14 'read' 'weight_regfile_1_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weight_regfile_1_1_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_1_1_read"   --->   Operation 15 'read' 'weight_regfile_1_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weight_regfile_1_0_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_1_0_read"   --->   Operation 16 'read' 'weight_regfile_1_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weight_regfile_0_3_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_0_3_read"   --->   Operation 17 'read' 'weight_regfile_0_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weight_regfile_0_2_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_0_2_read"   --->   Operation 18 'read' 'weight_regfile_0_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%weight_regfile_0_1_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_0_1_read"   --->   Operation 19 'read' 'weight_regfile_0_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%weight_regfile_0_0_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_0_0_read"   --->   Operation 20 'read' 'weight_regfile_0_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_reg_0_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:50->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 21 'alloca' 'data_reg_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_reg_0_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:50->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 22 'alloca' 'data_reg_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_reg_0_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:50->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 23 'alloca' 'data_reg_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_reg_0_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:50->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 24 'alloca' 'data_reg_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_reg_1_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:50->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 25 'alloca' 'data_reg_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_reg_1_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:50->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 26 'alloca' 'data_reg_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_reg_1_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:50->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 27 'alloca' 'data_reg_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_reg_1_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:50->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 28 'alloca' 'data_reg_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_reg_2_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:50->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 29 'alloca' 'data_reg_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_reg_2_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:50->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 30 'alloca' 'data_reg_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_reg_2_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:50->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 31 'alloca' 'data_reg_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_reg_2_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:50->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 32 'alloca' 'data_reg_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_reg_3_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:50->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 33 'alloca' 'data_reg_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_reg_3_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:50->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 34 'alloca' 'data_reg_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_reg_3_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:50->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 35 'alloca' 'data_reg_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_reg_3_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:50->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 36 'alloca' 'data_reg_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%output_reg_0_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:52->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 37 'alloca' 'output_reg_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%output_reg_0_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:52->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 38 'alloca' 'output_reg_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%output_reg_0_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:52->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 39 'alloca' 'output_reg_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%output_reg_0_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:52->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 40 'alloca' 'output_reg_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%output_reg_1_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:52->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 41 'alloca' 'output_reg_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%output_reg_1_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:52->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 42 'alloca' 'output_reg_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%output_reg_1_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:52->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 43 'alloca' 'output_reg_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%output_reg_1_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:52->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 44 'alloca' 'output_reg_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%output_reg_2_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:52->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 45 'alloca' 'output_reg_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%output_reg_2_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:52->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 46 'alloca' 'output_reg_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%output_reg_2_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:52->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 47 'alloca' 'output_reg_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%output_reg_2_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:52->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 48 'alloca' 'output_reg_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%output_reg_3_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:52->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 49 'alloca' 'output_reg_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%output_reg_3_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:52->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 50 'alloca' 'output_reg_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%output_reg_3_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:52->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 51 'alloca' 'output_reg_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%output_reg_3_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:52->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 52 'alloca' 'output_reg_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %ko_2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %empty, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.45ns)   --->   "%ko_2_read = read i9 @_ssdm_op_Read.ap_fifo.i9P, i9 %ko_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:185->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 57 'read' 'ko_2_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 58 [1/1] (1.45ns)   --->   "%s_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %s" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 58 'read' 's_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 59 [1/1] (1.45ns)   --->   "%r_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %r" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 59 'read' 'r_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 60 [1/1] (1.45ns)   --->   "%TILED_H_assign = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %empty"   --->   Operation 60 'read' 'TILED_H_assign' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 61 [1/1] (3.17ns)   --->   "%mul_ln147 = mul i32 %TILED_H_assign, i32 %TILED_H_assign" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:147->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 61 'mul' 'mul_ln147' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.88ns)   --->   "%add_ln147 = add i32, i32 %mul_ln147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:147->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 62 'add' 'add_ln147' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln197)   --->   "%or_ln197 = or i32 %s_read, i32 %r_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 63 'or' 'or_ln197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln197 = icmp_eq  i32 %or_ln197, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 64 'icmp' 'icmp_ln197' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%empty_29 = trunc i32 %mul_ln147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:147->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 65 'trunc' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.46ns)   --->   "%mul86_i_i = mul i9 %ko_2_read, i9 %empty_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:185->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 66 'mul' 'mul86_i_i' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln86 = sext i8 %weight_regfile_3_3_read_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 67 'sext' 'sext_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln86_1 = sext i8 %weight_regfile_3_2_read_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 68 'sext' 'sext_ln86_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln86_2 = sext i8 %weight_regfile_3_1_read_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 69 'sext' 'sext_ln86_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln86_3 = sext i8 %weight_regfile_3_0_read_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 70 'sext' 'sext_ln86_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln86_4 = sext i8 %weight_regfile_2_3_read_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 71 'sext' 'sext_ln86_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln86_5 = sext i8 %weight_regfile_2_2_read_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 72 'sext' 'sext_ln86_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln86_6 = sext i8 %weight_regfile_2_1_read_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 73 'sext' 'sext_ln86_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln86_7 = sext i8 %weight_regfile_2_0_read_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 74 'sext' 'sext_ln86_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln86_8 = sext i8 %weight_regfile_1_3_read_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 75 'sext' 'sext_ln86_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln86_9 = sext i8 %weight_regfile_1_2_read_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 76 'sext' 'sext_ln86_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln86_10 = sext i8 %weight_regfile_1_1_read_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 77 'sext' 'sext_ln86_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln86_11 = sext i8 %weight_regfile_1_0_read_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 78 'sext' 'sext_ln86_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln86_12 = sext i8 %weight_regfile_0_3_read_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 79 'sext' 'sext_ln86_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln86_13 = sext i8 %weight_regfile_0_2_read_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 80 'sext' 'sext_ln86_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln86_14 = sext i8 %weight_regfile_0_1_read_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 81 'sext' 'sext_ln86_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i8 %weight_regfile_0_0_read_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:55->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 82 'sext' 'sext_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.71ns)   --->   "%add_ln100_4 = add i9, i9 %mul86_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 83 'add' 'add_ln100_4' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.71ns)   --->   "%add_ln100_5 = add i9, i9 %mul86_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 84 'add' 'add_ln100_5' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.71ns)   --->   "%add_ln100_6 = add i9, i9 %mul86_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 85 'add' 'add_ln100_6' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.71ns)   --->   "%add_ln100_7 = add i9, i9 %mul86_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 86 'add' 'add_ln100_7' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.60ns)   --->   "%br_ln55 = br void %bb85.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:55->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 87 'br' 'br_ln55' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 3.08>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%i = phi i32, void %entry, i32 %add_ln55, void %bb850_end" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:68->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 88 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.85ns)   --->   "%icmp_ln55 = icmp_eq  i32 %i, i32 %add_ln147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:55->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 89 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.88ns)   --->   "%add_ln55 = add i32 %i, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:55->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 90 'add' 'add_ln55' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %bb850_begin, void %.exit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:55->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 91 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i32 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:55->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 92 'zext' 'zext_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i32 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:55->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 93 'trunc' 'trunc_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i32 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:55->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 94 'zext' 'zext_ln55_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%rbegin_i_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:55->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 95 'specregionbegin' 'rbegin_i_i' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%data_l1buf_0_addr = getelementptr i8 %data_l1buf_0, i64, i64 %zext_ln55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 96 'getelementptr' 'data_l1buf_0_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 97 [2/2] (1.15ns)   --->   "%data_reg_0_0_1 = load i9 %data_l1buf_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 97 'load' 'data_reg_0_0_1' <Predicate = (!icmp_ln55)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_2 : Operation 98 [1/1] (0.85ns)   --->   "%icmp_ln68 = icmp_eq  i32 %i, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:68->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 98 'icmp' 'icmp_ln68' <Predicate = (!icmp_ln55)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.71ns)   --->   "%add_ln70 = add i9, i9 %trunc_ln55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 99 'add' 'add_ln70' <Predicate = (!icmp_ln55)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i9 %add_ln70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 100 'zext' 'zext_ln70' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%data_l1buf_1_addr = getelementptr i8 %data_l1buf_1, i64, i64 %zext_ln70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 101 'getelementptr' 'data_l1buf_1_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 102 [2/2] (1.15ns)   --->   "%data_l1buf_1_load = load i9 %data_l1buf_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 102 'load' 'data_l1buf_1_load' <Predicate = (!icmp_ln55)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_2 : Operation 103 [1/1] (0.88ns)   --->   "%add_ln68 = add i33, i33 %zext_ln55_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:68->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 103 'add' 'add_ln68' <Predicate = (!icmp_ln55)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i33 %add_ln68" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:68->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 104 'zext' 'zext_ln68' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln68, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:68->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 105 'bitselect' 'tmp' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%data_l1buf_2_addr = getelementptr i8 %data_l1buf_2, i64, i64 %zext_ln68" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 106 'getelementptr' 'data_l1buf_2_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 107 [2/2] (1.15ns)   --->   "%data_l1buf_2_load = load i9 %data_l1buf_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 107 'load' 'data_l1buf_2_load' <Predicate = (!icmp_ln55)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_2 : Operation 108 [1/1] (0.88ns)   --->   "%add_ln68_1 = add i33, i33 %zext_ln55_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:68->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 108 'add' 'add_ln68_1' <Predicate = (!icmp_ln55)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i33 %add_ln68_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:68->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 109 'zext' 'zext_ln68_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln68_1, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:68->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 110 'bitselect' 'tmp_3' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.12ns)   --->   "%xor_ln68 = xor i1 %tmp_3, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:68->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 111 'xor' 'xor_ln68' <Predicate = (!icmp_ln55)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%data_l1buf_3_addr = getelementptr i8 %data_l1buf_3, i64, i64 %zext_ln68_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 112 'getelementptr' 'data_l1buf_3_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 113 [2/2] (1.15ns)   --->   "%data_l1buf_3_load = load i9 %data_l1buf_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 113 'load' 'data_l1buf_3_load' <Predicate = (!icmp_ln55)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%data_reg_3_3_1 = load i8 %data_reg_2_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 114 'load' 'data_reg_3_3_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%store_ln80 = store i8 %data_reg_3_3_1, i8 %data_reg_3_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 115 'store' 'store_ln80' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln86_15 = sext i8 %data_reg_3_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 116 'sext' 'sext_ln86_15' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 117 [2/2] (1.24ns) (grouped into DSP with root node output_reg_3_3_1)   --->   "%mul_ln86 = mul i16 %sext_ln86_15, i16 %sext_ln86" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 117 'mul' 'mul_ln86' <Predicate = (!icmp_ln55)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%data_reg_3_2_1 = load i8 %data_reg_2_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 118 'load' 'data_reg_3_2_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%store_ln80 = store i8 %data_reg_3_2_1, i8 %data_reg_3_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 119 'store' 'store_ln80' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln86_17 = sext i8 %data_reg_3_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 120 'sext' 'sext_ln86_17' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 121 [2/2] (1.24ns) (grouped into DSP with root node output_reg_3_2_1)   --->   "%mul_ln86_1 = mul i16 %sext_ln86_17, i16 %sext_ln86_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 121 'mul' 'mul_ln86_1' <Predicate = (!icmp_ln55)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%data_reg_3_1_1 = load i8 %data_reg_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 122 'load' 'data_reg_3_1_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%store_ln80 = store i8 %data_reg_3_1_1, i8 %data_reg_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 123 'store' 'store_ln80' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln86_19 = sext i8 %data_reg_3_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 124 'sext' 'sext_ln86_19' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 125 [2/2] (1.24ns) (grouped into DSP with root node output_reg_3_1_1)   --->   "%mul_ln86_2 = mul i16 %sext_ln86_19, i16 %sext_ln86_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 125 'mul' 'mul_ln86_2' <Predicate = (!icmp_ln55)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%data_reg_2_3_1 = load i8 %data_reg_1_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 126 'load' 'data_reg_2_3_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%store_ln80 = store i8 %data_reg_2_3_1, i8 %data_reg_2_3, i8 %data_reg_3_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 127 'store' 'store_ln80' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln86_22 = sext i8 %data_reg_2_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 128 'sext' 'sext_ln86_22' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 129 [2/2] (1.24ns) (grouped into DSP with root node output_reg_2_3_1)   --->   "%mul_ln86_4 = mul i16 %sext_ln86_22, i16 %sext_ln86_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 129 'mul' 'mul_ln86_4' <Predicate = (!icmp_ln55)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%data_reg_2_2_1 = load i8 %data_reg_1_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 130 'load' 'data_reg_2_2_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln80 = store i8 %data_reg_2_2_1, i8 %data_reg_2_2, i8 %data_reg_3_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 131 'store' 'store_ln80' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln86_24 = sext i8 %data_reg_2_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 132 'sext' 'sext_ln86_24' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 133 [2/2] (1.24ns) (grouped into DSP with root node output_reg_2_2_1)   --->   "%mul_ln86_5 = mul i16 %sext_ln86_24, i16 %sext_ln86_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 133 'mul' 'mul_ln86_5' <Predicate = (!icmp_ln55)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%data_reg_2_1_1 = load i8 %data_reg_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 134 'load' 'data_reg_2_1_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%store_ln80 = store i8 %data_reg_2_1_1, i8 %data_reg_2_1, i8 %data_reg_3_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 135 'store' 'store_ln80' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln86_26 = sext i8 %data_reg_2_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 136 'sext' 'sext_ln86_26' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 137 [2/2] (1.24ns) (grouped into DSP with root node output_reg_2_1_1)   --->   "%mul_ln86_6 = mul i16 %sext_ln86_26, i16 %sext_ln86_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 137 'mul' 'mul_ln86_6' <Predicate = (!icmp_ln55)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%data_reg_1_3_1 = load i8 %data_reg_0_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 138 'load' 'data_reg_1_3_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%store_ln80 = store i8 %data_reg_1_3_1, i8 %data_reg_1_3, i8 %data_reg_2_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 139 'store' 'store_ln80' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln86_29 = sext i8 %data_reg_1_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 140 'sext' 'sext_ln86_29' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 141 [2/2] (1.24ns) (grouped into DSP with root node output_reg_1_3_1)   --->   "%mul_ln86_8 = mul i16 %sext_ln86_29, i16 %sext_ln86_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 141 'mul' 'mul_ln86_8' <Predicate = (!icmp_ln55)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%data_reg_1_2_1 = load i8 %data_reg_0_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 142 'load' 'data_reg_1_2_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%store_ln80 = store i8 %data_reg_1_2_1, i8 %data_reg_1_2, i8 %data_reg_2_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 143 'store' 'store_ln80' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln86_31 = sext i8 %data_reg_1_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 144 'sext' 'sext_ln86_31' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 145 [2/2] (1.24ns) (grouped into DSP with root node output_reg_1_2_1)   --->   "%mul_ln86_9 = mul i16 %sext_ln86_31, i16 %sext_ln86_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 145 'mul' 'mul_ln86_9' <Predicate = (!icmp_ln55)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%data_reg_1_1_1 = load i8 %data_reg_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 146 'load' 'data_reg_1_1_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%store_ln80 = store i8 %data_reg_1_1_1, i8 %data_reg_1_1, i8 %data_reg_2_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 147 'store' 'store_ln80' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln86_33 = sext i8 %data_reg_1_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 148 'sext' 'sext_ln86_33' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 149 [2/2] (1.24ns) (grouped into DSP with root node output_reg_1_1_1)   --->   "%mul_ln86_10 = mul i16 %sext_ln86_33, i16 %sext_ln86_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 149 'mul' 'mul_ln86_10' <Predicate = (!icmp_ln55)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 150 [1/1] (0.88ns)   --->   "%empty_30 = add i33, i33 %zext_ln55_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:55->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 150 'add' 'empty_30' <Predicate = (!icmp_ln55)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i33 %empty_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 151 'zext' 'zext_ln93' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.88ns)   --->   "%add_ln93 = add i33, i33 %zext_ln55_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 152 'add' 'add_ln93' <Predicate = (!icmp_ln55)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln93_1 = zext i33 %add_ln93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 153 'zext' 'zext_ln93_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node and_ln93)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln93, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 154 'bitselect' 'tmp_4' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node and_ln93)   --->   "%xor_ln93 = xor i1 %tmp_4, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 155 'xor' 'xor_ln93' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.88ns)   --->   "%add_ln93_1 = add i32, i32 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 156 'add' 'add_ln93_1' <Predicate = (!icmp_ln55)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.85ns)   --->   "%icmp_ln93 = icmp_ult  i32 %add_ln93_1, i32 %mul_ln147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 157 'icmp' 'icmp_ln93' <Predicate = (!icmp_ln55)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln93 = and i1 %icmp_ln93, i1 %xor_ln93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 158 'and' 'and_ln93' <Predicate = (!icmp_ln55)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %and_ln93, void %bb78._crit_edge.i.i, void %bb77.i.i_ifconv" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 159 'br' 'br_ln93' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%output_l1_local_3_addr = getelementptr i32 %output_l1_local_3, i64, i64 %zext_ln93_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 160 'getelementptr' 'output_l1_local_3_addr' <Predicate = (!icmp_ln55 & and_ln93)> <Delay = 0.00>
ST_2 : Operation 161 [2/2] (1.15ns)   --->   "%output_l1_local_3_load = load i10 %output_l1_local_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 161 'load' 'output_l1_local_3_load' <Predicate = (!icmp_ln55 & and_ln93 & !icmp_ln197)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln101 = br void %bb78._crit_edge.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 162 'br' 'br_ln101' <Predicate = (!icmp_ln55 & and_ln93)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.88ns)   --->   "%add_ln93_2 = add i33 %zext_ln55_1, i33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 163 'add' 'add_ln93_2' <Predicate = (!icmp_ln55)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln93_2 = zext i33 %add_ln93_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 164 'zext' 'zext_ln93_2' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node and_ln93_1)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln93_2, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 165 'bitselect' 'tmp_5' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node and_ln93_1)   --->   "%xor_ln93_1 = xor i1 %tmp_5, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 166 'xor' 'xor_ln93_1' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.88ns)   --->   "%add_ln93_3 = add i32 %i, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 167 'add' 'add_ln93_3' <Predicate = (!icmp_ln55)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.85ns)   --->   "%icmp_ln93_1 = icmp_ult  i32 %add_ln93_3, i32 %mul_ln147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 168 'icmp' 'icmp_ln93_1' <Predicate = (!icmp_ln55)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln93_1 = and i1 %icmp_ln93_1, i1 %xor_ln93_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 169 'and' 'and_ln93_1' <Predicate = (!icmp_ln55)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %and_ln93_1, void %._crit_edge.i.i, void %bb73.i.i_ifconv" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 170 'br' 'br_ln93' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%output_l1_local_2_addr = getelementptr i32 %output_l1_local_2, i64, i64 %zext_ln93_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 171 'getelementptr' 'output_l1_local_2_addr' <Predicate = (!icmp_ln55 & and_ln93_1)> <Delay = 0.00>
ST_2 : Operation 172 [2/2] (1.15ns)   --->   "%output_l1_local_2_load = load i10 %output_l1_local_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 172 'load' 'output_l1_local_2_load' <Predicate = (!icmp_ln55 & and_ln93_1 & !icmp_ln197)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln101 = br void %._crit_edge.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 173 'br' 'br_ln101' <Predicate = (!icmp_ln55 & and_ln93_1)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node and_ln93_2)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %empty_30, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 174 'bitselect' 'tmp_6' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node and_ln93_2)   --->   "%xor_ln93_2 = xor i1 %tmp_6, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 175 'xor' 'xor_ln93_2' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.88ns)   --->   "%add_ln93_4 = add i32 %i, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 176 'add' 'add_ln93_4' <Predicate = (!icmp_ln55)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.85ns)   --->   "%icmp_ln93_2 = icmp_ult  i32 %add_ln93_4, i32 %mul_ln147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 177 'icmp' 'icmp_ln93_2' <Predicate = (!icmp_ln55)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln93_2 = and i1 %icmp_ln93_2, i1 %xor_ln93_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 178 'and' 'and_ln93_2' <Predicate = (!icmp_ln55)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %and_ln93_2, void %._crit_edge7.i.i, void %_ifconv" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 179 'br' 'br_ln93' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%output_l1_local_1_addr = getelementptr i32 %output_l1_local_1, i64, i64 %zext_ln93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 180 'getelementptr' 'output_l1_local_1_addr' <Predicate = (!icmp_ln55 & and_ln93_2)> <Delay = 0.00>
ST_2 : Operation 181 [2/2] (1.15ns)   --->   "%output_l1_local_1_load = load i10 %output_l1_local_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 181 'load' 'output_l1_local_1_load' <Predicate = (!icmp_ln55 & and_ln93_2 & !icmp_ln197)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln101 = br void %._crit_edge7.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 182 'br' 'br_ln101' <Predicate = (!icmp_ln55 & and_ln93_2)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.88ns)   --->   "%add_ln93_5 = add i32 %i, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 183 'add' 'add_ln93_5' <Predicate = (!icmp_ln55)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.85ns)   --->   "%icmp_ln93_3 = icmp_ult  i32 %add_ln93_5, i32 %mul_ln147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 184 'icmp' 'icmp_ln93_3' <Predicate = (!icmp_ln55)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.12ns)   --->   "%and_ln93_3 = and i1 %icmp_ln93_3, i1 %xor_ln68" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 185 'and' 'and_ln93_3' <Predicate = (!icmp_ln55)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %and_ln93_3, void %bb850_end, void %_ifconv1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 186 'br' 'br_ln93' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%output_l1_local_0_addr = getelementptr i32 %output_l1_local_0, i64, i64 %zext_ln68_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:68->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 187 'getelementptr' 'output_l1_local_0_addr' <Predicate = (!icmp_ln55 & and_ln93_3)> <Delay = 0.00>
ST_2 : Operation 188 [2/2] (1.15ns)   --->   "%output_l1_local_0_load = load i10 %output_l1_local_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 188 'load' 'output_l1_local_0_load' <Predicate = (!icmp_ln55 & and_ln93_3 & !icmp_ln197)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln101 = br void %bb850_end" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 189 'br' 'br_ln101' <Predicate = (!icmp_ln55 & and_ln93_3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.25>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%specpipeline_ln55 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:55->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 190 'specpipeline' 'specpipeline_ln55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%speclooptripcount_ln55 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:55->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 191 'speclooptripcount' 'speclooptripcount_ln55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:55->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 192 'specloopname' 'specloopname_ln55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/2] (1.15ns)   --->   "%data_reg_0_0_1 = load i9 %data_l1buf_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 193 'load' 'data_reg_0_0_1' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 194 [1/2] (1.15ns)   --->   "%data_l1buf_1_load = load i9 %data_l1buf_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 194 'load' 'data_l1buf_1_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 195 [1/1] (0.30ns)   --->   "%data_reg_0_1_1 = select i1 %icmp_ln68, i8, i8 %data_l1buf_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:68->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 195 'select' 'data_reg_0_1_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 196 [1/2] (1.15ns)   --->   "%data_l1buf_2_load = load i9 %data_l1buf_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 196 'load' 'data_l1buf_2_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 197 [1/1] (0.30ns)   --->   "%data_reg_0_2_1 = select i1 %tmp, i8, i8 %data_l1buf_2_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:68->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 197 'select' 'data_reg_0_2_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 198 [1/2] (1.15ns)   --->   "%data_l1buf_3_load = load i9 %data_l1buf_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 198 'load' 'data_l1buf_3_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 199 [1/1] (0.30ns)   --->   "%data_reg_0_3_1 = select i1 %tmp_3, i8, i8 %data_l1buf_3_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:68->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 199 'select' 'data_reg_0_3_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%psum = load i18 %output_reg_3_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 200 'load' 'psum' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln82 = sext i18 %psum" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 201 'sext' 'sext_ln82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 202 [1/2] (0.00ns) (grouped into DSP with root node output_reg_3_3_1)   --->   "%mul_ln86 = mul i16 %sext_ln86_15, i16 %sext_ln86" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 202 'mul' 'mul_ln86' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 203 [1/1] (0.00ns) (grouped into DSP with root node output_reg_3_3_1)   --->   "%sext_ln86_16 = sext i16 %mul_ln86" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 203 'sext' 'sext_ln86_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_3_3_1 = add i19 %sext_ln82, i19 %sext_ln86_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 204 'add' 'output_reg_3_3_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln85 = sext i19 %output_reg_3_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:85->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 205 'sext' 'sext_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%store_ln85 = store i19 %output_reg_3_3_1, i19 %output_reg_3_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:85->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 206 'store' 'store_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%psum_1 = load i17 %output_reg_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 207 'load' 'psum_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln82_1 = sext i17 %psum_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 208 'sext' 'sext_ln82_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 209 [1/2] (0.00ns) (grouped into DSP with root node output_reg_3_2_1)   --->   "%mul_ln86_1 = mul i16 %sext_ln86_17, i16 %sext_ln86_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 209 'mul' 'mul_ln86_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 210 [1/1] (0.00ns) (grouped into DSP with root node output_reg_3_2_1)   --->   "%sext_ln86_18 = sext i16 %mul_ln86_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 210 'sext' 'sext_ln86_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_3_2_1 = add i18 %sext_ln82_1, i18 %sext_ln86_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 211 'add' 'output_reg_3_2_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%store_ln85 = store i18 %output_reg_3_2_1, i18 %output_reg_3_2, i18 %psum" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:85->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 212 'store' 'store_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%psum_2 = load i16 %output_reg_3_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 213 'load' 'psum_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln82_2 = sext i16 %psum_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 214 'sext' 'sext_ln82_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 215 [1/2] (0.00ns) (grouped into DSP with root node output_reg_3_1_1)   --->   "%mul_ln86_2 = mul i16 %sext_ln86_19, i16 %sext_ln86_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 215 'mul' 'mul_ln86_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 216 [1/1] (0.00ns) (grouped into DSP with root node output_reg_3_1_1)   --->   "%sext_ln86_20 = sext i16 %mul_ln86_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 216 'sext' 'sext_ln86_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_3_1_1 = add i17 %sext_ln86_20, i17 %sext_ln82_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 217 'add' 'output_reg_3_1_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%store_ln85 = store i17 %output_reg_3_1_1, i17 %output_reg_3_1, i17 %psum_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:85->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 218 'store' 'store_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%data_reg_3_0_1 = load i8 %data_reg_2_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 219 'load' 'data_reg_3_0_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%store_ln80 = store i8 %data_reg_3_0_1, i8 %data_reg_3_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 220 'store' 'store_ln80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln86_21 = sext i8 %data_reg_3_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 221 'sext' 'sext_ln86_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (1.55ns)   --->   "%output_reg_3_0_1 = mul i16 %sext_ln86_21, i16 %sext_ln86_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 222 'mul' 'output_reg_3_0_1' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%store_ln85 = store i16 %output_reg_3_0_1, i16 %output_reg_3_0, i16 %psum_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:85->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 223 'store' 'store_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%psum_3 = load i18 %output_reg_2_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 224 'load' 'psum_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln82_3 = sext i18 %psum_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 225 'sext' 'sext_ln82_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 226 [1/2] (0.00ns) (grouped into DSP with root node output_reg_2_3_1)   --->   "%mul_ln86_4 = mul i16 %sext_ln86_22, i16 %sext_ln86_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 226 'mul' 'mul_ln86_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 227 [1/1] (0.00ns) (grouped into DSP with root node output_reg_2_3_1)   --->   "%sext_ln86_23 = sext i16 %mul_ln86_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 227 'sext' 'sext_ln86_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_2_3_1 = add i19 %sext_ln82_3, i19 %sext_ln86_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 228 'add' 'output_reg_2_3_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln85_1 = sext i19 %output_reg_2_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:85->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 229 'sext' 'sext_ln85_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%store_ln85 = store i19 %output_reg_2_3_1, i19 %output_reg_2_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:85->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 230 'store' 'store_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%psum_4 = load i17 %output_reg_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 231 'load' 'psum_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln82_4 = sext i17 %psum_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 232 'sext' 'sext_ln82_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 233 [1/2] (0.00ns) (grouped into DSP with root node output_reg_2_2_1)   --->   "%mul_ln86_5 = mul i16 %sext_ln86_24, i16 %sext_ln86_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 233 'mul' 'mul_ln86_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 234 [1/1] (0.00ns) (grouped into DSP with root node output_reg_2_2_1)   --->   "%sext_ln86_25 = sext i16 %mul_ln86_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 234 'sext' 'sext_ln86_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_2_2_1 = add i18 %sext_ln82_4, i18 %sext_ln86_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 235 'add' 'output_reg_2_2_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%store_ln85 = store i18 %output_reg_2_2_1, i18 %output_reg_2_2, i18 %psum_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:85->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 236 'store' 'store_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%psum_5 = load i16 %output_reg_2_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 237 'load' 'psum_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln82_5 = sext i16 %psum_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 238 'sext' 'sext_ln82_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 239 [1/2] (0.00ns) (grouped into DSP with root node output_reg_2_1_1)   --->   "%mul_ln86_6 = mul i16 %sext_ln86_26, i16 %sext_ln86_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 239 'mul' 'mul_ln86_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 240 [1/1] (0.00ns) (grouped into DSP with root node output_reg_2_1_1)   --->   "%sext_ln86_27 = sext i16 %mul_ln86_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 240 'sext' 'sext_ln86_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_2_1_1 = add i17 %sext_ln86_27, i17 %sext_ln82_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 241 'add' 'output_reg_2_1_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%store_ln85 = store i17 %output_reg_2_1_1, i17 %output_reg_2_1, i17 %psum_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:85->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 242 'store' 'store_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%data_reg_2_0_1 = load i8 %data_reg_1_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 243 'load' 'data_reg_2_0_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%store_ln80 = store i8 %data_reg_2_0_1, i8 %data_reg_2_0, i8 %data_reg_3_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 244 'store' 'store_ln80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln86_28 = sext i8 %data_reg_2_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 245 'sext' 'sext_ln86_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (1.55ns)   --->   "%output_reg_2_0_1 = mul i16 %sext_ln86_28, i16 %sext_ln86_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 246 'mul' 'output_reg_2_0_1' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%store_ln85 = store i16 %output_reg_2_0_1, i16 %output_reg_2_0, i16 %psum_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:85->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 247 'store' 'store_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%psum_6 = load i18 %output_reg_1_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 248 'load' 'psum_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln82_6 = sext i18 %psum_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 249 'sext' 'sext_ln82_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 250 [1/2] (0.00ns) (grouped into DSP with root node output_reg_1_3_1)   --->   "%mul_ln86_8 = mul i16 %sext_ln86_29, i16 %sext_ln86_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 250 'mul' 'mul_ln86_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 251 [1/1] (0.00ns) (grouped into DSP with root node output_reg_1_3_1)   --->   "%sext_ln86_30 = sext i16 %mul_ln86_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 251 'sext' 'sext_ln86_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_1_3_1 = add i19 %sext_ln82_6, i19 %sext_ln86_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 252 'add' 'output_reg_1_3_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln85_2 = sext i19 %output_reg_1_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:85->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 253 'sext' 'sext_ln85_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%store_ln85 = store i19 %output_reg_1_3_1, i19 %output_reg_1_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:85->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 254 'store' 'store_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%psum_7 = load i17 %output_reg_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 255 'load' 'psum_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln82_7 = sext i17 %psum_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 256 'sext' 'sext_ln82_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 257 [1/2] (0.00ns) (grouped into DSP with root node output_reg_1_2_1)   --->   "%mul_ln86_9 = mul i16 %sext_ln86_31, i16 %sext_ln86_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 257 'mul' 'mul_ln86_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 258 [1/1] (0.00ns) (grouped into DSP with root node output_reg_1_2_1)   --->   "%sext_ln86_32 = sext i16 %mul_ln86_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 258 'sext' 'sext_ln86_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_1_2_1 = add i18 %sext_ln82_7, i18 %sext_ln86_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 259 'add' 'output_reg_1_2_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%store_ln85 = store i18 %output_reg_1_2_1, i18 %output_reg_1_2, i18 %psum_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:85->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 260 'store' 'store_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%psum_8 = load i16 %output_reg_1_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 261 'load' 'psum_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln82_8 = sext i16 %psum_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 262 'sext' 'sext_ln82_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 263 [1/2] (0.00ns) (grouped into DSP with root node output_reg_1_1_1)   --->   "%mul_ln86_10 = mul i16 %sext_ln86_33, i16 %sext_ln86_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 263 'mul' 'mul_ln86_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 264 [1/1] (0.00ns) (grouped into DSP with root node output_reg_1_1_1)   --->   "%sext_ln86_34 = sext i16 %mul_ln86_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 264 'sext' 'sext_ln86_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_1_1_1 = add i17 %sext_ln86_34, i17 %sext_ln82_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 265 'add' 'output_reg_1_1_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%store_ln85 = store i17 %output_reg_1_1_1, i17 %output_reg_1_1, i17 %psum_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:85->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 266 'store' 'store_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%data_reg_1_0_1 = load i8 %data_reg_0_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 267 'load' 'data_reg_1_0_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%store_ln80 = store i8 %data_reg_1_0_1, i8 %data_reg_1_0, i8 %data_reg_2_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 268 'store' 'store_ln80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln86_35 = sext i8 %data_reg_1_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 269 'sext' 'sext_ln86_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (1.55ns)   --->   "%output_reg_1_0_1 = mul i16 %sext_ln86_35, i16 %sext_ln86_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 270 'mul' 'output_reg_1_0_1' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%store_ln85 = store i16 %output_reg_1_0_1, i16 %output_reg_1_0, i16 %psum_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:85->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 271 'store' 'store_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%store_ln80 = store i8 %data_reg_0_3_1, i8 %data_reg_0_3, i8 %data_reg_1_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 272 'store' 'store_ln80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%psum_9 = load i18 %output_reg_0_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 273 'load' 'psum_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln82_9 = sext i18 %psum_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 274 'sext' 'sext_ln82_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln86_36 = sext i8 %data_reg_0_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 275 'sext' 'sext_ln86_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.49ns) (grouped into DSP with root node output_reg_0_3_1)   --->   "%mul_ln86_12 = mul i16 %sext_ln86_36, i16 %sext_ln86_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 276 'mul' 'mul_ln86_12' <Predicate = true> <Delay = 0.49> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 277 [1/1] (0.00ns) (grouped into DSP with root node output_reg_0_3_1)   --->   "%sext_ln86_37 = sext i16 %mul_ln86_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 277 'sext' 'sext_ln86_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 278 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_0_3_1 = add i19 %sext_ln82_9, i19 %sext_ln86_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 278 'add' 'output_reg_0_3_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln85_3 = sext i19 %output_reg_0_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:85->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 279 'sext' 'sext_ln85_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "%store_ln85 = store i19 %output_reg_0_3_1, i19 %output_reg_0_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:85->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 280 'store' 'store_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%store_ln80 = store i8 %data_reg_0_2_1, i8 %data_reg_0_2, i8 %data_reg_1_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 281 'store' 'store_ln80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%psum_10 = load i17 %output_reg_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 282 'load' 'psum_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln82_10 = sext i17 %psum_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 283 'sext' 'sext_ln82_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln86_38 = sext i8 %data_reg_0_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 284 'sext' 'sext_ln86_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (0.49ns) (grouped into DSP with root node output_reg_0_2_1)   --->   "%mul_ln86_13 = mul i16 %sext_ln86_38, i16 %sext_ln86_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 285 'mul' 'mul_ln86_13' <Predicate = true> <Delay = 0.49> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 286 [1/1] (0.00ns) (grouped into DSP with root node output_reg_0_2_1)   --->   "%sext_ln86_39 = sext i16 %mul_ln86_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 286 'sext' 'sext_ln86_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 287 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_0_2_1 = add i18 %sext_ln82_10, i18 %sext_ln86_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 287 'add' 'output_reg_0_2_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 288 [1/1] (0.00ns)   --->   "%store_ln85 = store i18 %output_reg_0_2_1, i18 %output_reg_0_2, i18 %psum_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:85->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 288 'store' 'store_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "%store_ln80 = store i8 %data_reg_0_1_1, i8 %data_reg_0_1, i8 %data_reg_1_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 289 'store' 'store_ln80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%psum_11 = load i16 %output_reg_0_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 290 'load' 'psum_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln82_11 = sext i16 %psum_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 291 'sext' 'sext_ln82_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln86_40 = sext i8 %data_reg_0_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 292 'sext' 'sext_ln86_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (0.49ns) (grouped into DSP with root node output_reg_0_1_1)   --->   "%mul_ln86_14 = mul i16 %sext_ln86_40, i16 %sext_ln86_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 293 'mul' 'mul_ln86_14' <Predicate = true> <Delay = 0.49> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 294 [1/1] (0.00ns) (grouped into DSP with root node output_reg_0_1_1)   --->   "%sext_ln86_41 = sext i16 %mul_ln86_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 294 'sext' 'sext_ln86_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_0_1_1 = add i17 %sext_ln82_11, i17 %sext_ln86_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 295 'add' 'output_reg_0_1_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "%store_ln85 = store i17 %output_reg_0_1_1, i17 %output_reg_0_1, i17 %psum_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:85->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 296 'store' 'store_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%store_ln80 = store i8 %data_reg_0_0_1, i8 %data_reg_0_0, i8 %data_reg_1_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 297 'store' 'store_ln80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln86_42 = sext i8 %data_reg_0_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 298 'sext' 'sext_ln86_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 299 [1/1] (1.55ns)   --->   "%output_reg_0_0_1 = mul i16 %sext_ln86_42, i16 %sext_ln55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 299 'mul' 'output_reg_0_0_1' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%store_ln85 = store i16 %output_reg_0_0_1, i16 %output_reg_0_0, i16 %psum_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:85->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 300 'store' 'store_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 301 [1/2] (1.15ns)   --->   "%output_l1_local_3_load = load i10 %output_l1_local_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 301 'load' 'output_l1_local_3_load' <Predicate = (and_ln93 & !icmp_ln197)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 302 [1/1] (0.88ns)   --->   "%add_ln98 = add i32 %output_l1_local_3_load, i32 %sext_ln85" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 302 'add' 'add_ln98' <Predicate = (and_ln93 & !icmp_ln197)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 303 [1/1] (0.22ns)   --->   "%select_ln197 = select i1 %icmp_ln197, i32 %sext_ln85, i32 %add_ln98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 303 'select' 'select_ln197' <Predicate = (and_ln93)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 304 [1/1] (1.15ns)   --->   "%store_ln95 = store i32 %select_ln197, i10 %output_l1_local_3_addr, i32 %output_l1_local_3_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:95->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 304 'store' 'store_ln95' <Predicate = (and_ln93)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 305 [1/1] (0.71ns)   --->   "%add_ln100 = add i9 %add_ln100_4, i9 %trunc_ln55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 305 'add' 'add_ln100' <Predicate = (and_ln93)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i9 %add_ln100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 306 'zext' 'zext_ln100' <Predicate = (and_ln93)> <Delay = 0.00>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%output_l1_pass_3_addr = getelementptr i32 %output_l1_pass_3, i64, i64 %zext_ln100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 307 'getelementptr' 'output_l1_pass_3_addr' <Predicate = (and_ln93)> <Delay = 0.00>
ST_3 : Operation 308 [1/1] (1.15ns)   --->   "%store_ln100 = store i32 %select_ln197, i9 %output_l1_pass_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 308 'store' 'store_ln100' <Predicate = (and_ln93)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 309 [1/2] (1.15ns)   --->   "%output_l1_local_2_load = load i10 %output_l1_local_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 309 'load' 'output_l1_local_2_load' <Predicate = (and_ln93_1 & !icmp_ln197)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 310 [1/1] (0.88ns)   --->   "%add_ln98_1 = add i32 %output_l1_local_2_load, i32 %sext_ln85_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 310 'add' 'add_ln98_1' <Predicate = (and_ln93_1 & !icmp_ln197)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 311 [1/1] (0.22ns)   --->   "%select_ln197_1 = select i1 %icmp_ln197, i32 %sext_ln85_1, i32 %add_ln98_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 311 'select' 'select_ln197_1' <Predicate = (and_ln93_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 312 [1/1] (1.15ns)   --->   "%store_ln95 = store i32 %select_ln197_1, i10 %output_l1_local_2_addr, i32 %output_l1_local_2_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:95->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 312 'store' 'store_ln95' <Predicate = (and_ln93_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 313 [1/1] (0.71ns)   --->   "%add_ln100_1 = add i9 %add_ln100_5, i9 %trunc_ln55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 313 'add' 'add_ln100_1' <Predicate = (and_ln93_1)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln100_1 = zext i9 %add_ln100_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 314 'zext' 'zext_ln100_1' <Predicate = (and_ln93_1)> <Delay = 0.00>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "%output_l1_pass_2_addr = getelementptr i32 %output_l1_pass_2, i64, i64 %zext_ln100_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 315 'getelementptr' 'output_l1_pass_2_addr' <Predicate = (and_ln93_1)> <Delay = 0.00>
ST_3 : Operation 316 [1/1] (1.15ns)   --->   "%store_ln100 = store i32 %select_ln197_1, i9 %output_l1_pass_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 316 'store' 'store_ln100' <Predicate = (and_ln93_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 317 [1/2] (1.15ns)   --->   "%output_l1_local_1_load = load i10 %output_l1_local_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 317 'load' 'output_l1_local_1_load' <Predicate = (and_ln93_2 & !icmp_ln197)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 318 [1/1] (0.88ns)   --->   "%add_ln98_2 = add i32 %output_l1_local_1_load, i32 %sext_ln85_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 318 'add' 'add_ln98_2' <Predicate = (and_ln93_2 & !icmp_ln197)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 319 [1/1] (0.22ns)   --->   "%select_ln197_2 = select i1 %icmp_ln197, i32 %sext_ln85_2, i32 %add_ln98_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 319 'select' 'select_ln197_2' <Predicate = (and_ln93_2)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 320 [1/1] (1.15ns)   --->   "%store_ln95 = store i32 %select_ln197_2, i10 %output_l1_local_1_addr, i32 %output_l1_local_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:95->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 320 'store' 'store_ln95' <Predicate = (and_ln93_2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 321 [1/1] (0.71ns)   --->   "%add_ln100_2 = add i9 %add_ln100_6, i9 %trunc_ln55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 321 'add' 'add_ln100_2' <Predicate = (and_ln93_2)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln100_2 = zext i9 %add_ln100_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 322 'zext' 'zext_ln100_2' <Predicate = (and_ln93_2)> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%output_l1_pass_1_addr = getelementptr i32 %output_l1_pass_1, i64, i64 %zext_ln100_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 323 'getelementptr' 'output_l1_pass_1_addr' <Predicate = (and_ln93_2)> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (1.15ns)   --->   "%store_ln100 = store i32 %select_ln197_2, i9 %output_l1_pass_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 324 'store' 'store_ln100' <Predicate = (and_ln93_2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 325 [1/2] (1.15ns)   --->   "%output_l1_local_0_load = load i10 %output_l1_local_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 325 'load' 'output_l1_local_0_load' <Predicate = (and_ln93_3 & !icmp_ln197)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 326 [1/1] (0.88ns)   --->   "%add_ln98_3 = add i32 %output_l1_local_0_load, i32 %sext_ln85_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 326 'add' 'add_ln98_3' <Predicate = (and_ln93_3 & !icmp_ln197)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 327 [1/1] (0.22ns)   --->   "%select_ln197_3 = select i1 %icmp_ln197, i32 %sext_ln85_3, i32 %add_ln98_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 327 'select' 'select_ln197_3' <Predicate = (and_ln93_3)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 328 [1/1] (1.15ns)   --->   "%store_ln95 = store i32 %select_ln197_3, i10 %output_l1_local_0_addr, i32 %output_l1_local_0_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:95->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 328 'store' 'store_ln95' <Predicate = (and_ln93_3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 329 [1/1] (0.71ns)   --->   "%add_ln100_3 = add i9 %add_ln100_7, i9 %trunc_ln55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 329 'add' 'add_ln100_3' <Predicate = (and_ln93_3)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln100_3 = zext i9 %add_ln100_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 330 'zext' 'zext_ln100_3' <Predicate = (and_ln93_3)> <Delay = 0.00>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%output_l1_pass_0_addr = getelementptr i32 %output_l1_pass_0, i64, i64 %zext_ln100_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 331 'getelementptr' 'output_l1_pass_0_addr' <Predicate = (and_ln93_3)> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (1.15ns)   --->   "%store_ln100 = store i32 %select_ln197_3, i9 %output_l1_pass_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 332 'store' 'store_ln100' <Predicate = (and_ln93_3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 333 [1/1] (0.00ns)   --->   "%speclatency_ln103 = speclatency void @_ssdm_op_SpecLatency, i64, i64, void @empty_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 333 'speclatency' 'speclatency_ln103' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%rend_i_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 334 'specregionend' 'rend_i_i' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb85.i.i"   --->   Operation 335 'br' 'br_ln0' <Predicate = (!icmp_ln55)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 336 [1/1] (0.00ns)   --->   "%ret_ln197 = ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 336 'ret' 'ret_ln197' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weight_regfile_0_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_regfile_0_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_regfile_0_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_regfile_0_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_regfile_1_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_regfile_1_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_regfile_1_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_regfile_1_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_regfile_2_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_regfile_2_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_regfile_2_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_regfile_2_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_regfile_3_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_regfile_3_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_regfile_3_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_regfile_3_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_l1buf_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l1buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l1buf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l1buf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_l1_pass_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l1_pass_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l1_pass_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l1_pass_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ko_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_l1_local_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l1_local_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l1_local_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l1_local_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
weight_regfile_3_3_read_1 (read             ) [ 00000]
weight_regfile_3_2_read_1 (read             ) [ 00000]
weight_regfile_3_1_read_1 (read             ) [ 00000]
weight_regfile_3_0_read_1 (read             ) [ 00000]
weight_regfile_2_3_read_1 (read             ) [ 00000]
weight_regfile_2_2_read_1 (read             ) [ 00000]
weight_regfile_2_1_read_1 (read             ) [ 00000]
weight_regfile_2_0_read_1 (read             ) [ 00000]
weight_regfile_1_3_read_1 (read             ) [ 00000]
weight_regfile_1_2_read_1 (read             ) [ 00000]
weight_regfile_1_1_read_1 (read             ) [ 00000]
weight_regfile_1_0_read_1 (read             ) [ 00000]
weight_regfile_0_3_read_1 (read             ) [ 00000]
weight_regfile_0_2_read_1 (read             ) [ 00000]
weight_regfile_0_1_read_1 (read             ) [ 00000]
weight_regfile_0_0_read_1 (read             ) [ 00000]
data_reg_0_0              (alloca           ) [ 00110]
data_reg_0_1              (alloca           ) [ 00110]
data_reg_0_2              (alloca           ) [ 00110]
data_reg_0_3              (alloca           ) [ 00110]
data_reg_1_0              (alloca           ) [ 00110]
data_reg_1_1              (alloca           ) [ 00110]
data_reg_1_2              (alloca           ) [ 00110]
data_reg_1_3              (alloca           ) [ 00110]
data_reg_2_0              (alloca           ) [ 00110]
data_reg_2_1              (alloca           ) [ 00110]
data_reg_2_2              (alloca           ) [ 00110]
data_reg_2_3              (alloca           ) [ 00110]
data_reg_3_0              (alloca           ) [ 00110]
data_reg_3_1              (alloca           ) [ 00110]
data_reg_3_2              (alloca           ) [ 00110]
data_reg_3_3              (alloca           ) [ 00110]
output_reg_0_0            (alloca           ) [ 00110]
output_reg_0_1            (alloca           ) [ 00110]
output_reg_0_2            (alloca           ) [ 00110]
output_reg_0_3            (alloca           ) [ 00110]
output_reg_1_0            (alloca           ) [ 00110]
output_reg_1_1            (alloca           ) [ 00110]
output_reg_1_2            (alloca           ) [ 00110]
output_reg_1_3            (alloca           ) [ 00110]
output_reg_2_0            (alloca           ) [ 00110]
output_reg_2_1            (alloca           ) [ 00110]
output_reg_2_2            (alloca           ) [ 00110]
output_reg_2_3            (alloca           ) [ 00110]
output_reg_3_0            (alloca           ) [ 00110]
output_reg_3_1            (alloca           ) [ 00110]
output_reg_3_2            (alloca           ) [ 00110]
output_reg_3_3            (alloca           ) [ 00110]
specinterface_ln0         (specinterface    ) [ 00000]
specinterface_ln0         (specinterface    ) [ 00000]
specinterface_ln0         (specinterface    ) [ 00000]
specinterface_ln0         (specinterface    ) [ 00000]
ko_2_read                 (read             ) [ 00000]
s_read                    (read             ) [ 00000]
r_read                    (read             ) [ 00000]
TILED_H_assign            (read             ) [ 00000]
mul_ln147                 (mul              ) [ 00110]
add_ln147                 (add              ) [ 00110]
or_ln197                  (or               ) [ 00000]
icmp_ln197                (icmp             ) [ 00110]
empty_29                  (trunc            ) [ 00000]
mul86_i_i                 (mul              ) [ 00000]
sext_ln86                 (sext             ) [ 00110]
sext_ln86_1               (sext             ) [ 00110]
sext_ln86_2               (sext             ) [ 00110]
sext_ln86_3               (sext             ) [ 00110]
sext_ln86_4               (sext             ) [ 00110]
sext_ln86_5               (sext             ) [ 00110]
sext_ln86_6               (sext             ) [ 00110]
sext_ln86_7               (sext             ) [ 00110]
sext_ln86_8               (sext             ) [ 00110]
sext_ln86_9               (sext             ) [ 00110]
sext_ln86_10              (sext             ) [ 00110]
sext_ln86_11              (sext             ) [ 00110]
sext_ln86_12              (sext             ) [ 00110]
sext_ln86_13              (sext             ) [ 00110]
sext_ln86_14              (sext             ) [ 00110]
sext_ln55                 (sext             ) [ 00110]
add_ln100_4               (add              ) [ 00110]
add_ln100_5               (add              ) [ 00110]
add_ln100_6               (add              ) [ 00110]
add_ln100_7               (add              ) [ 00110]
br_ln55                   (br               ) [ 01110]
i                         (phi              ) [ 00100]
icmp_ln55                 (icmp             ) [ 00110]
add_ln55                  (add              ) [ 01110]
br_ln55                   (br               ) [ 00000]
zext_ln55                 (zext             ) [ 00000]
trunc_ln55                (trunc            ) [ 00110]
zext_ln55_1               (zext             ) [ 00000]
rbegin_i_i                (specregionbegin  ) [ 00110]
data_l1buf_0_addr         (getelementptr    ) [ 00110]
icmp_ln68                 (icmp             ) [ 00110]
add_ln70                  (add              ) [ 00000]
zext_ln70                 (zext             ) [ 00000]
data_l1buf_1_addr         (getelementptr    ) [ 00110]
add_ln68                  (add              ) [ 00000]
zext_ln68                 (zext             ) [ 00000]
tmp                       (bitselect        ) [ 00110]
data_l1buf_2_addr         (getelementptr    ) [ 00110]
add_ln68_1                (add              ) [ 00000]
zext_ln68_1               (zext             ) [ 00000]
tmp_3                     (bitselect        ) [ 00110]
xor_ln68                  (xor              ) [ 00000]
data_l1buf_3_addr         (getelementptr    ) [ 00110]
data_reg_3_3_1            (load             ) [ 00000]
store_ln80                (store            ) [ 00000]
sext_ln86_15              (sext             ) [ 00110]
data_reg_3_2_1            (load             ) [ 00000]
store_ln80                (store            ) [ 00000]
sext_ln86_17              (sext             ) [ 00110]
data_reg_3_1_1            (load             ) [ 00000]
store_ln80                (store            ) [ 00000]
sext_ln86_19              (sext             ) [ 00110]
data_reg_2_3_1            (load             ) [ 00000]
store_ln80                (store            ) [ 00000]
sext_ln86_22              (sext             ) [ 00110]
data_reg_2_2_1            (load             ) [ 00000]
store_ln80                (store            ) [ 00000]
sext_ln86_24              (sext             ) [ 00110]
data_reg_2_1_1            (load             ) [ 00000]
store_ln80                (store            ) [ 00000]
sext_ln86_26              (sext             ) [ 00110]
data_reg_1_3_1            (load             ) [ 00000]
store_ln80                (store            ) [ 00000]
sext_ln86_29              (sext             ) [ 00110]
data_reg_1_2_1            (load             ) [ 00000]
store_ln80                (store            ) [ 00000]
sext_ln86_31              (sext             ) [ 00110]
data_reg_1_1_1            (load             ) [ 00000]
store_ln80                (store            ) [ 00000]
sext_ln86_33              (sext             ) [ 00110]
empty_30                  (add              ) [ 00000]
zext_ln93                 (zext             ) [ 00000]
add_ln93                  (add              ) [ 00000]
zext_ln93_1               (zext             ) [ 00000]
tmp_4                     (bitselect        ) [ 00000]
xor_ln93                  (xor              ) [ 00000]
add_ln93_1                (add              ) [ 00000]
icmp_ln93                 (icmp             ) [ 00000]
and_ln93                  (and              ) [ 00110]
br_ln93                   (br               ) [ 00000]
output_l1_local_3_addr    (getelementptr    ) [ 00110]
br_ln101                  (br               ) [ 00000]
add_ln93_2                (add              ) [ 00000]
zext_ln93_2               (zext             ) [ 00000]
tmp_5                     (bitselect        ) [ 00000]
xor_ln93_1                (xor              ) [ 00000]
add_ln93_3                (add              ) [ 00000]
icmp_ln93_1               (icmp             ) [ 00000]
and_ln93_1                (and              ) [ 00110]
br_ln93                   (br               ) [ 00000]
output_l1_local_2_addr    (getelementptr    ) [ 00110]
br_ln101                  (br               ) [ 00000]
tmp_6                     (bitselect        ) [ 00000]
xor_ln93_2                (xor              ) [ 00000]
add_ln93_4                (add              ) [ 00000]
icmp_ln93_2               (icmp             ) [ 00000]
and_ln93_2                (and              ) [ 00110]
br_ln93                   (br               ) [ 00000]
output_l1_local_1_addr    (getelementptr    ) [ 00110]
br_ln101                  (br               ) [ 00000]
add_ln93_5                (add              ) [ 00000]
icmp_ln93_3               (icmp             ) [ 00000]
and_ln93_3                (and              ) [ 00110]
br_ln93                   (br               ) [ 00000]
output_l1_local_0_addr    (getelementptr    ) [ 00110]
br_ln101                  (br               ) [ 00000]
specpipeline_ln55         (specpipeline     ) [ 00000]
speclooptripcount_ln55    (speclooptripcount) [ 00000]
specloopname_ln55         (specloopname     ) [ 00000]
data_reg_0_0_1            (load             ) [ 00000]
data_l1buf_1_load         (load             ) [ 00000]
data_reg_0_1_1            (select           ) [ 00000]
data_l1buf_2_load         (load             ) [ 00000]
data_reg_0_2_1            (select           ) [ 00000]
data_l1buf_3_load         (load             ) [ 00000]
data_reg_0_3_1            (select           ) [ 00000]
psum                      (load             ) [ 00000]
sext_ln82                 (sext             ) [ 00000]
mul_ln86                  (mul              ) [ 00000]
sext_ln86_16              (sext             ) [ 00000]
output_reg_3_3_1          (add              ) [ 00000]
sext_ln85                 (sext             ) [ 00000]
store_ln85                (store            ) [ 00000]
psum_1                    (load             ) [ 00000]
sext_ln82_1               (sext             ) [ 00000]
mul_ln86_1                (mul              ) [ 00000]
sext_ln86_18              (sext             ) [ 00000]
output_reg_3_2_1          (add              ) [ 00000]
store_ln85                (store            ) [ 00000]
psum_2                    (load             ) [ 00000]
sext_ln82_2               (sext             ) [ 00000]
mul_ln86_2                (mul              ) [ 00000]
sext_ln86_20              (sext             ) [ 00000]
output_reg_3_1_1          (add              ) [ 00000]
store_ln85                (store            ) [ 00000]
data_reg_3_0_1            (load             ) [ 00000]
store_ln80                (store            ) [ 00000]
sext_ln86_21              (sext             ) [ 00000]
output_reg_3_0_1          (mul              ) [ 00000]
store_ln85                (store            ) [ 00000]
psum_3                    (load             ) [ 00000]
sext_ln82_3               (sext             ) [ 00000]
mul_ln86_4                (mul              ) [ 00000]
sext_ln86_23              (sext             ) [ 00000]
output_reg_2_3_1          (add              ) [ 00000]
sext_ln85_1               (sext             ) [ 00000]
store_ln85                (store            ) [ 00000]
psum_4                    (load             ) [ 00000]
sext_ln82_4               (sext             ) [ 00000]
mul_ln86_5                (mul              ) [ 00000]
sext_ln86_25              (sext             ) [ 00000]
output_reg_2_2_1          (add              ) [ 00000]
store_ln85                (store            ) [ 00000]
psum_5                    (load             ) [ 00000]
sext_ln82_5               (sext             ) [ 00000]
mul_ln86_6                (mul              ) [ 00000]
sext_ln86_27              (sext             ) [ 00000]
output_reg_2_1_1          (add              ) [ 00000]
store_ln85                (store            ) [ 00000]
data_reg_2_0_1            (load             ) [ 00000]
store_ln80                (store            ) [ 00000]
sext_ln86_28              (sext             ) [ 00000]
output_reg_2_0_1          (mul              ) [ 00000]
store_ln85                (store            ) [ 00000]
psum_6                    (load             ) [ 00000]
sext_ln82_6               (sext             ) [ 00000]
mul_ln86_8                (mul              ) [ 00000]
sext_ln86_30              (sext             ) [ 00000]
output_reg_1_3_1          (add              ) [ 00000]
sext_ln85_2               (sext             ) [ 00000]
store_ln85                (store            ) [ 00000]
psum_7                    (load             ) [ 00000]
sext_ln82_7               (sext             ) [ 00000]
mul_ln86_9                (mul              ) [ 00000]
sext_ln86_32              (sext             ) [ 00000]
output_reg_1_2_1          (add              ) [ 00000]
store_ln85                (store            ) [ 00000]
psum_8                    (load             ) [ 00000]
sext_ln82_8               (sext             ) [ 00000]
mul_ln86_10               (mul              ) [ 00000]
sext_ln86_34              (sext             ) [ 00000]
output_reg_1_1_1          (add              ) [ 00000]
store_ln85                (store            ) [ 00000]
data_reg_1_0_1            (load             ) [ 00000]
store_ln80                (store            ) [ 00000]
sext_ln86_35              (sext             ) [ 00000]
output_reg_1_0_1          (mul              ) [ 00000]
store_ln85                (store            ) [ 00000]
store_ln80                (store            ) [ 00000]
psum_9                    (load             ) [ 00000]
sext_ln82_9               (sext             ) [ 00000]
sext_ln86_36              (sext             ) [ 00000]
mul_ln86_12               (mul              ) [ 00000]
sext_ln86_37              (sext             ) [ 00000]
output_reg_0_3_1          (add              ) [ 00000]
sext_ln85_3               (sext             ) [ 00000]
store_ln85                (store            ) [ 00000]
store_ln80                (store            ) [ 00000]
psum_10                   (load             ) [ 00000]
sext_ln82_10              (sext             ) [ 00000]
sext_ln86_38              (sext             ) [ 00000]
mul_ln86_13               (mul              ) [ 00000]
sext_ln86_39              (sext             ) [ 00000]
output_reg_0_2_1          (add              ) [ 00000]
store_ln85                (store            ) [ 00000]
store_ln80                (store            ) [ 00000]
psum_11                   (load             ) [ 00000]
sext_ln82_11              (sext             ) [ 00000]
sext_ln86_40              (sext             ) [ 00000]
mul_ln86_14               (mul              ) [ 00000]
sext_ln86_41              (sext             ) [ 00000]
output_reg_0_1_1          (add              ) [ 00000]
store_ln85                (store            ) [ 00000]
store_ln80                (store            ) [ 00000]
sext_ln86_42              (sext             ) [ 00000]
output_reg_0_0_1          (mul              ) [ 00000]
store_ln85                (store            ) [ 00000]
output_l1_local_3_load    (load             ) [ 00000]
add_ln98                  (add              ) [ 00000]
select_ln197              (select           ) [ 00000]
store_ln95                (store            ) [ 00000]
add_ln100                 (add              ) [ 00000]
zext_ln100                (zext             ) [ 00000]
output_l1_pass_3_addr     (getelementptr    ) [ 00000]
store_ln100               (store            ) [ 00000]
output_l1_local_2_load    (load             ) [ 00000]
add_ln98_1                (add              ) [ 00000]
select_ln197_1            (select           ) [ 00000]
store_ln95                (store            ) [ 00000]
add_ln100_1               (add              ) [ 00000]
zext_ln100_1              (zext             ) [ 00000]
output_l1_pass_2_addr     (getelementptr    ) [ 00000]
store_ln100               (store            ) [ 00000]
output_l1_local_1_load    (load             ) [ 00000]
add_ln98_2                (add              ) [ 00000]
select_ln197_2            (select           ) [ 00000]
store_ln95                (store            ) [ 00000]
add_ln100_2               (add              ) [ 00000]
zext_ln100_2              (zext             ) [ 00000]
output_l1_pass_1_addr     (getelementptr    ) [ 00000]
store_ln100               (store            ) [ 00000]
output_l1_local_0_load    (load             ) [ 00000]
add_ln98_3                (add              ) [ 00000]
select_ln197_3            (select           ) [ 00000]
store_ln95                (store            ) [ 00000]
add_ln100_3               (add              ) [ 00000]
zext_ln100_3              (zext             ) [ 00000]
output_l1_pass_0_addr     (getelementptr    ) [ 00000]
store_ln100               (store            ) [ 00000]
speclatency_ln103         (speclatency      ) [ 00000]
rend_i_i                  (specregionend    ) [ 00000]
br_ln0                    (br               ) [ 01110]
ret_ln197                 (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weight_regfile_0_0_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_regfile_0_0_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight_regfile_0_1_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_regfile_0_1_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weight_regfile_0_2_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_regfile_0_2_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weight_regfile_0_3_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_regfile_0_3_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weight_regfile_1_0_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_regfile_1_0_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weight_regfile_1_1_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_regfile_1_1_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="weight_regfile_1_2_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_regfile_1_2_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="weight_regfile_1_3_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_regfile_1_3_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weight_regfile_2_0_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_regfile_2_0_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weight_regfile_2_1_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_regfile_2_1_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weight_regfile_2_2_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_regfile_2_2_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="weight_regfile_2_3_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_regfile_2_3_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="weight_regfile_3_0_read">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_regfile_3_0_read"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="weight_regfile_3_1_read">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_regfile_3_1_read"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="weight_regfile_3_2_read">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_regfile_3_2_read"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="weight_regfile_3_3_read">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_regfile_3_3_read"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="data_l1buf_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1buf_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="data_l1buf_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1buf_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="data_l1buf_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1buf_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="data_l1buf_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1buf_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="output_l1_pass_0">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_pass_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="output_l1_pass_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_pass_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="output_l1_pass_2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_pass_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="output_l1_pass_3">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_pass_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="empty">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="ko_2">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ko_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="s">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="r">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="output_l1_local_3">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_local_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="output_l1_local_2">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_local_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="output_l1_local_1">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_local_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="output_l1_local_0">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_local_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i9P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i33.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="150" class="1004" name="data_reg_0_0_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_0_0/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="data_reg_0_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_0_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="data_reg_0_2_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_0_2/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="data_reg_0_3_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_0_3/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="data_reg_1_0_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_1_0/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="data_reg_1_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_1_1/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="data_reg_1_2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_1_2/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="data_reg_1_3_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_1_3/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="data_reg_2_0_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_2_0/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="data_reg_2_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_2_1/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="data_reg_2_2_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_2_2/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="data_reg_2_3_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_2_3/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="data_reg_3_0_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_3_0/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="data_reg_3_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_3_1/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="data_reg_3_2_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_3_2/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="data_reg_3_3_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_3_3/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="output_reg_0_0_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_0_0/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="output_reg_0_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_0_1/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="output_reg_0_2_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_0_2/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="output_reg_0_3_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="19" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_0_3/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="output_reg_1_0_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_1_0/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="output_reg_1_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_1_1/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="output_reg_1_2_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_1_2/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="output_reg_1_3_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="19" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_1_3/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="output_reg_2_0_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_2_0/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="output_reg_2_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_2_1/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="output_reg_2_2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_2_2/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="output_reg_2_3_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="19" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_2_3/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="output_reg_3_0_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_3_0/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="output_reg_3_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_3_1/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="output_reg_3_2_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_3_2/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="output_reg_3_3_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="1" index="1" bw="19" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_3_3/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="weight_regfile_3_3_read_1_read_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="0"/>
<pin id="281" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_regfile_3_3_read_1/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="weight_regfile_3_2_read_1_read_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="0" index="1" bw="8" slack="0"/>
<pin id="287" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_regfile_3_2_read_1/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="weight_regfile_3_1_read_1_read_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="0" index="1" bw="8" slack="0"/>
<pin id="293" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_regfile_3_1_read_1/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="weight_regfile_3_0_read_1_read_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="0" index="1" bw="8" slack="0"/>
<pin id="299" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_regfile_3_0_read_1/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="weight_regfile_2_3_read_1_read_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="8" slack="0"/>
<pin id="305" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_regfile_2_3_read_1/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="weight_regfile_2_2_read_1_read_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="8" slack="0"/>
<pin id="311" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_regfile_2_2_read_1/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="weight_regfile_2_1_read_1_read_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="0" index="1" bw="8" slack="0"/>
<pin id="317" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_regfile_2_1_read_1/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="weight_regfile_2_0_read_1_read_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="0" index="1" bw="8" slack="0"/>
<pin id="323" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_regfile_2_0_read_1/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="weight_regfile_1_3_read_1_read_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="0" index="1" bw="8" slack="0"/>
<pin id="329" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_regfile_1_3_read_1/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="weight_regfile_1_2_read_1_read_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="0"/>
<pin id="334" dir="0" index="1" bw="8" slack="0"/>
<pin id="335" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_regfile_1_2_read_1/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="weight_regfile_1_1_read_1_read_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="0" index="1" bw="8" slack="0"/>
<pin id="341" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_regfile_1_1_read_1/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="weight_regfile_1_0_read_1_read_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="0"/>
<pin id="346" dir="0" index="1" bw="8" slack="0"/>
<pin id="347" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_regfile_1_0_read_1/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="weight_regfile_0_3_read_1_read_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="0"/>
<pin id="352" dir="0" index="1" bw="8" slack="0"/>
<pin id="353" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_regfile_0_3_read_1/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="weight_regfile_0_2_read_1_read_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="0"/>
<pin id="358" dir="0" index="1" bw="8" slack="0"/>
<pin id="359" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_regfile_0_2_read_1/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="weight_regfile_0_1_read_1_read_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="0"/>
<pin id="364" dir="0" index="1" bw="8" slack="0"/>
<pin id="365" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_regfile_0_1_read_1/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="weight_regfile_0_0_read_1_read_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="8" slack="0"/>
<pin id="371" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_regfile_0_0_read_1/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="ko_2_read_read_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="9" slack="0"/>
<pin id="376" dir="0" index="1" bw="9" slack="0"/>
<pin id="377" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ko_2_read/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="s_read_read_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_read/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="r_read_read_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_read/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="TILED_H_assign_read_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="0"/>
<pin id="395" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="TILED_H_assign/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="data_l1buf_0_addr_gep_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="0" index="2" bw="32" slack="0"/>
<pin id="402" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1buf_0_addr/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="grp_access_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="9" slack="0"/>
<pin id="407" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="408" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="409" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_reg_0_0_1/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="data_l1buf_1_addr_gep_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="0" index="2" bw="9" slack="0"/>
<pin id="415" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1buf_1_addr/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="grp_access_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="9" slack="0"/>
<pin id="420" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="421" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="422" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_l1buf_1_load/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="data_l1buf_2_addr_gep_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="8" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="33" slack="0"/>
<pin id="428" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1buf_2_addr/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="grp_access_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="9" slack="0"/>
<pin id="433" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="434" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="435" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_l1buf_2_load/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="data_l1buf_3_addr_gep_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="0" index="2" bw="33" slack="0"/>
<pin id="441" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1buf_3_addr/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="grp_access_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="9" slack="0"/>
<pin id="446" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="447" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="448" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_l1buf_3_load/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="output_l1_local_3_addr_gep_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="0" index="2" bw="33" slack="0"/>
<pin id="454" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_local_3_addr/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="grp_access_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="10" slack="1"/>
<pin id="459" dir="0" index="1" bw="32" slack="0"/>
<pin id="460" dir="0" index="2" bw="0" slack="0"/>
<pin id="462" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="463" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="464" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="461" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="465" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_l1_local_3_load/2 store_ln95/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="output_l1_local_2_addr_gep_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="0" index="2" bw="33" slack="0"/>
<pin id="471" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_local_2_addr/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="grp_access_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="10" slack="1"/>
<pin id="476" dir="0" index="1" bw="32" slack="0"/>
<pin id="477" dir="0" index="2" bw="0" slack="0"/>
<pin id="479" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="480" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="481" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="478" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="482" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_l1_local_2_load/2 store_ln95/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="output_l1_local_1_addr_gep_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="0" index="2" bw="33" slack="0"/>
<pin id="488" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_local_1_addr/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="grp_access_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="10" slack="1"/>
<pin id="493" dir="0" index="1" bw="32" slack="0"/>
<pin id="494" dir="0" index="2" bw="0" slack="0"/>
<pin id="496" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="497" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="498" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="495" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="499" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_l1_local_1_load/2 store_ln95/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="output_l1_local_0_addr_gep_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="0" index="2" bw="33" slack="0"/>
<pin id="505" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_local_0_addr/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="grp_access_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="10" slack="1"/>
<pin id="510" dir="0" index="1" bw="32" slack="0"/>
<pin id="511" dir="0" index="2" bw="0" slack="0"/>
<pin id="513" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="514" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="515" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="512" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="516" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_l1_local_0_load/2 store_ln95/3 "/>
</bind>
</comp>

<comp id="518" class="1004" name="output_l1_pass_3_addr_gep_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="0" index="2" bw="9" slack="0"/>
<pin id="522" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_pass_3_addr/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="store_ln100_access_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="9" slack="0"/>
<pin id="527" dir="0" index="1" bw="32" slack="0"/>
<pin id="528" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="529" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="output_l1_pass_2_addr_gep_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="0" index="2" bw="9" slack="0"/>
<pin id="535" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_pass_2_addr/3 "/>
</bind>
</comp>

<comp id="538" class="1004" name="store_ln100_access_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="9" slack="0"/>
<pin id="540" dir="0" index="1" bw="32" slack="0"/>
<pin id="541" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="542" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/3 "/>
</bind>
</comp>

<comp id="544" class="1004" name="output_l1_pass_1_addr_gep_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="0" index="2" bw="9" slack="0"/>
<pin id="548" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_pass_1_addr/3 "/>
</bind>
</comp>

<comp id="551" class="1004" name="store_ln100_access_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="9" slack="0"/>
<pin id="553" dir="0" index="1" bw="32" slack="0"/>
<pin id="554" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="555" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="output_l1_pass_0_addr_gep_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="0" index="2" bw="9" slack="0"/>
<pin id="561" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_pass_0_addr/3 "/>
</bind>
</comp>

<comp id="564" class="1004" name="store_ln100_access_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="9" slack="0"/>
<pin id="566" dir="0" index="1" bw="32" slack="0"/>
<pin id="567" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="568" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/3 "/>
</bind>
</comp>

<comp id="570" class="1005" name="i_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="1"/>
<pin id="572" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="574" class="1004" name="i_phi_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="1"/>
<pin id="576" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="577" dir="0" index="2" bw="32" slack="0"/>
<pin id="578" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="579" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="581" class="1004" name="mul_ln147_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="0"/>
<pin id="583" dir="0" index="1" bw="32" slack="0"/>
<pin id="584" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln147/1 "/>
</bind>
</comp>

<comp id="587" class="1004" name="add_ln147_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="4" slack="0"/>
<pin id="589" dir="0" index="1" bw="32" slack="0"/>
<pin id="590" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln147/1 "/>
</bind>
</comp>

<comp id="593" class="1004" name="or_ln197_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="0"/>
<pin id="595" dir="0" index="1" bw="32" slack="0"/>
<pin id="596" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln197/1 "/>
</bind>
</comp>

<comp id="599" class="1004" name="icmp_ln197_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="0"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln197/1 "/>
</bind>
</comp>

<comp id="605" class="1004" name="empty_29_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="0"/>
<pin id="607" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_29/1 "/>
</bind>
</comp>

<comp id="609" class="1004" name="mul86_i_i_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="9" slack="0"/>
<pin id="611" dir="0" index="1" bw="9" slack="0"/>
<pin id="612" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul86_i_i/1 "/>
</bind>
</comp>

<comp id="615" class="1004" name="sext_ln86_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="8" slack="0"/>
<pin id="617" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86/1 "/>
</bind>
</comp>

<comp id="619" class="1004" name="sext_ln86_1_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="8" slack="0"/>
<pin id="621" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86_1/1 "/>
</bind>
</comp>

<comp id="623" class="1004" name="sext_ln86_2_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="8" slack="0"/>
<pin id="625" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86_2/1 "/>
</bind>
</comp>

<comp id="627" class="1004" name="sext_ln86_3_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="0"/>
<pin id="629" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86_3/1 "/>
</bind>
</comp>

<comp id="631" class="1004" name="sext_ln86_4_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="8" slack="0"/>
<pin id="633" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86_4/1 "/>
</bind>
</comp>

<comp id="635" class="1004" name="sext_ln86_5_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="8" slack="0"/>
<pin id="637" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86_5/1 "/>
</bind>
</comp>

<comp id="639" class="1004" name="sext_ln86_6_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="8" slack="0"/>
<pin id="641" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86_6/1 "/>
</bind>
</comp>

<comp id="643" class="1004" name="sext_ln86_7_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="8" slack="0"/>
<pin id="645" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86_7/1 "/>
</bind>
</comp>

<comp id="647" class="1004" name="sext_ln86_8_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="8" slack="0"/>
<pin id="649" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86_8/1 "/>
</bind>
</comp>

<comp id="651" class="1004" name="sext_ln86_9_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="8" slack="0"/>
<pin id="653" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86_9/1 "/>
</bind>
</comp>

<comp id="655" class="1004" name="sext_ln86_10_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="8" slack="0"/>
<pin id="657" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86_10/1 "/>
</bind>
</comp>

<comp id="659" class="1004" name="sext_ln86_11_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="8" slack="0"/>
<pin id="661" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86_11/1 "/>
</bind>
</comp>

<comp id="663" class="1004" name="sext_ln86_12_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="8" slack="0"/>
<pin id="665" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86_12/1 "/>
</bind>
</comp>

<comp id="667" class="1004" name="sext_ln86_13_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="8" slack="0"/>
<pin id="669" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86_13/1 "/>
</bind>
</comp>

<comp id="671" class="1004" name="sext_ln86_14_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="8" slack="0"/>
<pin id="673" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86_14/1 "/>
</bind>
</comp>

<comp id="675" class="1004" name="sext_ln55_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="8" slack="0"/>
<pin id="677" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55/1 "/>
</bind>
</comp>

<comp id="679" class="1004" name="add_ln100_4_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="4" slack="0"/>
<pin id="681" dir="0" index="1" bw="9" slack="0"/>
<pin id="682" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100_4/1 "/>
</bind>
</comp>

<comp id="685" class="1004" name="add_ln100_5_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="4" slack="0"/>
<pin id="687" dir="0" index="1" bw="9" slack="0"/>
<pin id="688" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100_5/1 "/>
</bind>
</comp>

<comp id="691" class="1004" name="add_ln100_6_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="3" slack="0"/>
<pin id="693" dir="0" index="1" bw="9" slack="0"/>
<pin id="694" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100_6/1 "/>
</bind>
</comp>

<comp id="697" class="1004" name="add_ln100_7_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="3" slack="0"/>
<pin id="699" dir="0" index="1" bw="9" slack="0"/>
<pin id="700" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100_7/1 "/>
</bind>
</comp>

<comp id="703" class="1004" name="icmp_ln55_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="0"/>
<pin id="705" dir="0" index="1" bw="32" slack="1"/>
<pin id="706" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/2 "/>
</bind>
</comp>

<comp id="708" class="1004" name="add_ln55_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="0"/>
<pin id="710" dir="0" index="1" bw="1" slack="0"/>
<pin id="711" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/2 "/>
</bind>
</comp>

<comp id="714" class="1004" name="zext_ln55_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="0"/>
<pin id="716" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/2 "/>
</bind>
</comp>

<comp id="719" class="1004" name="trunc_ln55_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="0"/>
<pin id="721" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln55/2 "/>
</bind>
</comp>

<comp id="723" class="1004" name="zext_ln55_1_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="0"/>
<pin id="725" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_1/2 "/>
</bind>
</comp>

<comp id="727" class="1004" name="icmp_ln68_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="0"/>
<pin id="729" dir="0" index="1" bw="1" slack="0"/>
<pin id="730" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/2 "/>
</bind>
</comp>

<comp id="733" class="1004" name="add_ln70_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="0"/>
<pin id="735" dir="0" index="1" bw="9" slack="0"/>
<pin id="736" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/2 "/>
</bind>
</comp>

<comp id="739" class="1004" name="zext_ln70_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="9" slack="0"/>
<pin id="741" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/2 "/>
</bind>
</comp>

<comp id="744" class="1004" name="add_ln68_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="2" slack="0"/>
<pin id="746" dir="0" index="1" bw="32" slack="0"/>
<pin id="747" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/2 "/>
</bind>
</comp>

<comp id="750" class="1004" name="zext_ln68_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="33" slack="0"/>
<pin id="752" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/2 "/>
</bind>
</comp>

<comp id="755" class="1004" name="tmp_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="0"/>
<pin id="757" dir="0" index="1" bw="33" slack="0"/>
<pin id="758" dir="0" index="2" bw="7" slack="0"/>
<pin id="759" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="763" class="1004" name="add_ln68_1_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="3" slack="0"/>
<pin id="765" dir="0" index="1" bw="32" slack="0"/>
<pin id="766" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_1/2 "/>
</bind>
</comp>

<comp id="769" class="1004" name="zext_ln68_1_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="33" slack="0"/>
<pin id="771" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_1/2 "/>
</bind>
</comp>

<comp id="775" class="1004" name="tmp_3_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="0"/>
<pin id="777" dir="0" index="1" bw="33" slack="0"/>
<pin id="778" dir="0" index="2" bw="7" slack="0"/>
<pin id="779" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="783" class="1004" name="xor_ln68_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="1" slack="0"/>
<pin id="786" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln68/2 "/>
</bind>
</comp>

<comp id="789" class="1004" name="data_reg_3_3_1_load_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="8" slack="1"/>
<pin id="791" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_reg_3_3_1/2 "/>
</bind>
</comp>

<comp id="792" class="1004" name="store_ln80_store_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="8" slack="0"/>
<pin id="794" dir="0" index="1" bw="8" slack="1"/>
<pin id="795" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/2 "/>
</bind>
</comp>

<comp id="797" class="1004" name="sext_ln86_15_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="8" slack="0"/>
<pin id="799" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86_15/2 "/>
</bind>
</comp>

<comp id="801" class="1004" name="data_reg_3_2_1_load_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="8" slack="1"/>
<pin id="803" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_reg_3_2_1/2 "/>
</bind>
</comp>

<comp id="804" class="1004" name="store_ln80_store_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="8" slack="0"/>
<pin id="806" dir="0" index="1" bw="8" slack="1"/>
<pin id="807" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/2 "/>
</bind>
</comp>

<comp id="809" class="1004" name="sext_ln86_17_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="8" slack="0"/>
<pin id="811" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86_17/2 "/>
</bind>
</comp>

<comp id="813" class="1004" name="data_reg_3_1_1_load_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="8" slack="1"/>
<pin id="815" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_reg_3_1_1/2 "/>
</bind>
</comp>

<comp id="816" class="1004" name="store_ln80_store_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="8" slack="0"/>
<pin id="818" dir="0" index="1" bw="8" slack="1"/>
<pin id="819" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/2 "/>
</bind>
</comp>

<comp id="821" class="1004" name="sext_ln86_19_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="8" slack="0"/>
<pin id="823" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86_19/2 "/>
</bind>
</comp>

<comp id="825" class="1004" name="data_reg_2_3_1_load_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="8" slack="1"/>
<pin id="827" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_reg_2_3_1/2 "/>
</bind>
</comp>

<comp id="828" class="1004" name="store_ln80_store_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="8" slack="0"/>
<pin id="830" dir="0" index="1" bw="8" slack="1"/>
<pin id="831" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/2 "/>
</bind>
</comp>

<comp id="833" class="1004" name="sext_ln86_22_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="8" slack="0"/>
<pin id="835" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86_22/2 "/>
</bind>
</comp>

<comp id="837" class="1004" name="data_reg_2_2_1_load_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="8" slack="1"/>
<pin id="839" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_reg_2_2_1/2 "/>
</bind>
</comp>

<comp id="840" class="1004" name="store_ln80_store_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="8" slack="0"/>
<pin id="842" dir="0" index="1" bw="8" slack="1"/>
<pin id="843" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/2 "/>
</bind>
</comp>

<comp id="845" class="1004" name="sext_ln86_24_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="8" slack="0"/>
<pin id="847" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86_24/2 "/>
</bind>
</comp>

<comp id="849" class="1004" name="data_reg_2_1_1_load_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="8" slack="1"/>
<pin id="851" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_reg_2_1_1/2 "/>
</bind>
</comp>

<comp id="852" class="1004" name="store_ln80_store_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="8" slack="0"/>
<pin id="854" dir="0" index="1" bw="8" slack="1"/>
<pin id="855" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/2 "/>
</bind>
</comp>

<comp id="857" class="1004" name="sext_ln86_26_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="8" slack="0"/>
<pin id="859" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86_26/2 "/>
</bind>
</comp>

<comp id="861" class="1004" name="data_reg_1_3_1_load_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="8" slack="1"/>
<pin id="863" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_reg_1_3_1/2 "/>
</bind>
</comp>

<comp id="864" class="1004" name="store_ln80_store_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="8" slack="0"/>
<pin id="866" dir="0" index="1" bw="8" slack="1"/>
<pin id="867" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/2 "/>
</bind>
</comp>

<comp id="869" class="1004" name="sext_ln86_29_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="8" slack="0"/>
<pin id="871" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86_29/2 "/>
</bind>
</comp>

<comp id="873" class="1004" name="data_reg_1_2_1_load_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="8" slack="1"/>
<pin id="875" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_reg_1_2_1/2 "/>
</bind>
</comp>

<comp id="876" class="1004" name="store_ln80_store_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="8" slack="0"/>
<pin id="878" dir="0" index="1" bw="8" slack="1"/>
<pin id="879" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/2 "/>
</bind>
</comp>

<comp id="881" class="1004" name="sext_ln86_31_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="8" slack="0"/>
<pin id="883" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86_31/2 "/>
</bind>
</comp>

<comp id="885" class="1004" name="data_reg_1_1_1_load_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="8" slack="1"/>
<pin id="887" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_reg_1_1_1/2 "/>
</bind>
</comp>

<comp id="888" class="1004" name="store_ln80_store_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="8" slack="0"/>
<pin id="890" dir="0" index="1" bw="8" slack="1"/>
<pin id="891" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/2 "/>
</bind>
</comp>

<comp id="893" class="1004" name="sext_ln86_33_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="8" slack="0"/>
<pin id="895" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86_33/2 "/>
</bind>
</comp>

<comp id="897" class="1004" name="empty_30_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="3" slack="0"/>
<pin id="899" dir="0" index="1" bw="32" slack="0"/>
<pin id="900" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_30/2 "/>
</bind>
</comp>

<comp id="903" class="1004" name="zext_ln93_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="33" slack="0"/>
<pin id="905" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93/2 "/>
</bind>
</comp>

<comp id="908" class="1004" name="add_ln93_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="4" slack="0"/>
<pin id="910" dir="0" index="1" bw="32" slack="0"/>
<pin id="911" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93/2 "/>
</bind>
</comp>

<comp id="914" class="1004" name="zext_ln93_1_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="33" slack="0"/>
<pin id="916" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93_1/2 "/>
</bind>
</comp>

<comp id="919" class="1004" name="tmp_4_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="0"/>
<pin id="921" dir="0" index="1" bw="33" slack="0"/>
<pin id="922" dir="0" index="2" bw="7" slack="0"/>
<pin id="923" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="927" class="1004" name="xor_ln93_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="1" slack="0"/>
<pin id="929" dir="0" index="1" bw="1" slack="0"/>
<pin id="930" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln93/2 "/>
</bind>
</comp>

<comp id="933" class="1004" name="add_ln93_1_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="4" slack="0"/>
<pin id="935" dir="0" index="1" bw="32" slack="0"/>
<pin id="936" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93_1/2 "/>
</bind>
</comp>

<comp id="939" class="1004" name="icmp_ln93_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="32" slack="0"/>
<pin id="941" dir="0" index="1" bw="32" slack="1"/>
<pin id="942" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93/2 "/>
</bind>
</comp>

<comp id="944" class="1004" name="and_ln93_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="1" slack="0"/>
<pin id="946" dir="0" index="1" bw="1" slack="0"/>
<pin id="947" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln93/2 "/>
</bind>
</comp>

<comp id="950" class="1004" name="add_ln93_2_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="32" slack="0"/>
<pin id="952" dir="0" index="1" bw="4" slack="0"/>
<pin id="953" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93_2/2 "/>
</bind>
</comp>

<comp id="956" class="1004" name="zext_ln93_2_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="33" slack="0"/>
<pin id="958" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93_2/2 "/>
</bind>
</comp>

<comp id="961" class="1004" name="tmp_5_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="1" slack="0"/>
<pin id="963" dir="0" index="1" bw="33" slack="0"/>
<pin id="964" dir="0" index="2" bw="7" slack="0"/>
<pin id="965" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="969" class="1004" name="xor_ln93_1_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="1" slack="0"/>
<pin id="971" dir="0" index="1" bw="1" slack="0"/>
<pin id="972" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln93_1/2 "/>
</bind>
</comp>

<comp id="975" class="1004" name="add_ln93_3_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="32" slack="0"/>
<pin id="977" dir="0" index="1" bw="4" slack="0"/>
<pin id="978" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93_3/2 "/>
</bind>
</comp>

<comp id="981" class="1004" name="icmp_ln93_1_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="32" slack="0"/>
<pin id="983" dir="0" index="1" bw="32" slack="1"/>
<pin id="984" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93_1/2 "/>
</bind>
</comp>

<comp id="986" class="1004" name="and_ln93_1_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="1" slack="0"/>
<pin id="988" dir="0" index="1" bw="1" slack="0"/>
<pin id="989" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln93_1/2 "/>
</bind>
</comp>

<comp id="992" class="1004" name="tmp_6_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="1" slack="0"/>
<pin id="994" dir="0" index="1" bw="33" slack="0"/>
<pin id="995" dir="0" index="2" bw="7" slack="0"/>
<pin id="996" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="xor_ln93_2_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="1" slack="0"/>
<pin id="1002" dir="0" index="1" bw="1" slack="0"/>
<pin id="1003" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln93_2/2 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="add_ln93_4_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="32" slack="0"/>
<pin id="1008" dir="0" index="1" bw="3" slack="0"/>
<pin id="1009" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93_4/2 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="icmp_ln93_2_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="32" slack="0"/>
<pin id="1014" dir="0" index="1" bw="32" slack="1"/>
<pin id="1015" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93_2/2 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="and_ln93_2_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="1" slack="0"/>
<pin id="1019" dir="0" index="1" bw="1" slack="0"/>
<pin id="1020" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln93_2/2 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="add_ln93_5_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="32" slack="0"/>
<pin id="1025" dir="0" index="1" bw="3" slack="0"/>
<pin id="1026" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93_5/2 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="icmp_ln93_3_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="32" slack="0"/>
<pin id="1031" dir="0" index="1" bw="32" slack="1"/>
<pin id="1032" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93_3/2 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="and_ln93_3_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="0"/>
<pin id="1036" dir="0" index="1" bw="1" slack="0"/>
<pin id="1037" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln93_3/2 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="data_reg_0_1_1_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="1" slack="1"/>
<pin id="1042" dir="0" index="1" bw="1" slack="0"/>
<pin id="1043" dir="0" index="2" bw="8" slack="0"/>
<pin id="1044" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="data_reg_0_1_1/3 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="data_reg_0_2_1_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="1" slack="1"/>
<pin id="1049" dir="0" index="1" bw="1" slack="0"/>
<pin id="1050" dir="0" index="2" bw="8" slack="0"/>
<pin id="1051" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="data_reg_0_2_1/3 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="data_reg_0_3_1_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="1" slack="1"/>
<pin id="1056" dir="0" index="1" bw="1" slack="0"/>
<pin id="1057" dir="0" index="2" bw="8" slack="0"/>
<pin id="1058" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="data_reg_0_3_1/3 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="psum_load_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="18" slack="2"/>
<pin id="1063" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="psum/3 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="sext_ln82_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="18" slack="0"/>
<pin id="1066" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82/3 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="sext_ln85_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="19" slack="0"/>
<pin id="1070" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln85/3 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="store_ln85_store_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="19" slack="0"/>
<pin id="1073" dir="0" index="1" bw="19" slack="2"/>
<pin id="1074" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/3 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="psum_1_load_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="17" slack="2"/>
<pin id="1077" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="psum_1/3 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="sext_ln82_1_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="17" slack="0"/>
<pin id="1080" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82_1/3 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="store_ln85_store_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="18" slack="0"/>
<pin id="1084" dir="0" index="1" bw="18" slack="2"/>
<pin id="1085" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/3 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="psum_2_load_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="16" slack="2"/>
<pin id="1088" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="psum_2/3 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="sext_ln82_2_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="16" slack="0"/>
<pin id="1091" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82_2/3 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="store_ln85_store_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="17" slack="0"/>
<pin id="1095" dir="0" index="1" bw="17" slack="2"/>
<pin id="1096" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/3 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="data_reg_3_0_1_load_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="8" slack="2"/>
<pin id="1099" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_reg_3_0_1/3 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="store_ln80_store_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="8" slack="0"/>
<pin id="1102" dir="0" index="1" bw="8" slack="2"/>
<pin id="1103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/3 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="sext_ln86_21_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="8" slack="0"/>
<pin id="1107" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86_21/3 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="output_reg_3_0_1_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="8" slack="0"/>
<pin id="1111" dir="0" index="1" bw="8" slack="2"/>
<pin id="1112" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="output_reg_3_0_1/3 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="store_ln85_store_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="16" slack="0"/>
<pin id="1116" dir="0" index="1" bw="16" slack="2"/>
<pin id="1117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/3 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="psum_3_load_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="18" slack="2"/>
<pin id="1121" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="psum_3/3 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="sext_ln82_3_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="18" slack="0"/>
<pin id="1124" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82_3/3 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="sext_ln85_1_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="19" slack="0"/>
<pin id="1128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln85_1/3 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="store_ln85_store_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="19" slack="0"/>
<pin id="1131" dir="0" index="1" bw="19" slack="2"/>
<pin id="1132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/3 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="psum_4_load_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="17" slack="2"/>
<pin id="1135" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="psum_4/3 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="sext_ln82_4_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="17" slack="0"/>
<pin id="1138" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82_4/3 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="store_ln85_store_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="18" slack="0"/>
<pin id="1142" dir="0" index="1" bw="18" slack="2"/>
<pin id="1143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/3 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="psum_5_load_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="16" slack="2"/>
<pin id="1146" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="psum_5/3 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="sext_ln82_5_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="16" slack="0"/>
<pin id="1149" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82_5/3 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="store_ln85_store_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="17" slack="0"/>
<pin id="1153" dir="0" index="1" bw="17" slack="2"/>
<pin id="1154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/3 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="data_reg_2_0_1_load_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="8" slack="2"/>
<pin id="1157" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_reg_2_0_1/3 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="store_ln80_store_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="8" slack="0"/>
<pin id="1160" dir="0" index="1" bw="8" slack="2"/>
<pin id="1161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/3 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="sext_ln86_28_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="8" slack="0"/>
<pin id="1165" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86_28/3 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="output_reg_2_0_1_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="8" slack="0"/>
<pin id="1169" dir="0" index="1" bw="8" slack="2"/>
<pin id="1170" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="output_reg_2_0_1/3 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="store_ln85_store_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="16" slack="0"/>
<pin id="1174" dir="0" index="1" bw="16" slack="2"/>
<pin id="1175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/3 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="psum_6_load_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="18" slack="2"/>
<pin id="1179" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="psum_6/3 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="sext_ln82_6_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="18" slack="0"/>
<pin id="1182" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82_6/3 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="sext_ln85_2_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="19" slack="0"/>
<pin id="1186" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln85_2/3 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="store_ln85_store_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="19" slack="0"/>
<pin id="1189" dir="0" index="1" bw="19" slack="2"/>
<pin id="1190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/3 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="psum_7_load_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="17" slack="2"/>
<pin id="1193" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="psum_7/3 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="sext_ln82_7_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="17" slack="0"/>
<pin id="1196" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82_7/3 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="store_ln85_store_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="18" slack="0"/>
<pin id="1200" dir="0" index="1" bw="18" slack="2"/>
<pin id="1201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/3 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="psum_8_load_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="16" slack="2"/>
<pin id="1204" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="psum_8/3 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="sext_ln82_8_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="16" slack="0"/>
<pin id="1207" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82_8/3 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="store_ln85_store_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="17" slack="0"/>
<pin id="1211" dir="0" index="1" bw="17" slack="2"/>
<pin id="1212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/3 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="data_reg_1_0_1_load_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="8" slack="2"/>
<pin id="1215" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_reg_1_0_1/3 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="store_ln80_store_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="8" slack="0"/>
<pin id="1218" dir="0" index="1" bw="8" slack="2"/>
<pin id="1219" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/3 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="sext_ln86_35_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="8" slack="0"/>
<pin id="1223" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86_35/3 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="output_reg_1_0_1_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="8" slack="0"/>
<pin id="1227" dir="0" index="1" bw="8" slack="2"/>
<pin id="1228" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="output_reg_1_0_1/3 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="store_ln85_store_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="16" slack="0"/>
<pin id="1232" dir="0" index="1" bw="16" slack="2"/>
<pin id="1233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/3 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="store_ln80_store_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="8" slack="0"/>
<pin id="1237" dir="0" index="1" bw="8" slack="2"/>
<pin id="1238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/3 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="psum_9_load_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="18" slack="2"/>
<pin id="1242" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="psum_9/3 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="sext_ln82_9_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="18" slack="0"/>
<pin id="1245" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82_9/3 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="sext_ln86_36_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="8" slack="0"/>
<pin id="1249" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86_36/3 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="sext_ln85_3_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="19" slack="0"/>
<pin id="1253" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln85_3/3 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="store_ln85_store_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="19" slack="0"/>
<pin id="1256" dir="0" index="1" bw="19" slack="2"/>
<pin id="1257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/3 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="store_ln80_store_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="8" slack="0"/>
<pin id="1260" dir="0" index="1" bw="8" slack="2"/>
<pin id="1261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/3 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="psum_10_load_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="17" slack="2"/>
<pin id="1265" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="psum_10/3 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="sext_ln82_10_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="17" slack="0"/>
<pin id="1268" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82_10/3 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="sext_ln86_38_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="8" slack="0"/>
<pin id="1272" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86_38/3 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="store_ln85_store_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="18" slack="0"/>
<pin id="1276" dir="0" index="1" bw="18" slack="2"/>
<pin id="1277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/3 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="store_ln80_store_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="8" slack="0"/>
<pin id="1280" dir="0" index="1" bw="8" slack="2"/>
<pin id="1281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/3 "/>
</bind>
</comp>

<comp id="1283" class="1004" name="psum_11_load_fu_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="16" slack="2"/>
<pin id="1285" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="psum_11/3 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="sext_ln82_11_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="16" slack="0"/>
<pin id="1288" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82_11/3 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="sext_ln86_40_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="8" slack="0"/>
<pin id="1292" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86_40/3 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="store_ln85_store_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="17" slack="0"/>
<pin id="1296" dir="0" index="1" bw="17" slack="2"/>
<pin id="1297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/3 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="store_ln80_store_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="8" slack="0"/>
<pin id="1300" dir="0" index="1" bw="8" slack="2"/>
<pin id="1301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/3 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="sext_ln86_42_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="8" slack="0"/>
<pin id="1305" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86_42/3 "/>
</bind>
</comp>

<comp id="1307" class="1004" name="output_reg_0_0_1_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="8" slack="0"/>
<pin id="1309" dir="0" index="1" bw="8" slack="2"/>
<pin id="1310" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="output_reg_0_0_1/3 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="store_ln85_store_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="16" slack="0"/>
<pin id="1314" dir="0" index="1" bw="16" slack="2"/>
<pin id="1315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/3 "/>
</bind>
</comp>

<comp id="1317" class="1004" name="add_ln98_fu_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="32" slack="0"/>
<pin id="1319" dir="0" index="1" bw="19" slack="0"/>
<pin id="1320" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98/3 "/>
</bind>
</comp>

<comp id="1323" class="1004" name="select_ln197_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="1" slack="2"/>
<pin id="1325" dir="0" index="1" bw="19" slack="0"/>
<pin id="1326" dir="0" index="2" bw="32" slack="0"/>
<pin id="1327" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln197/3 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="add_ln100_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="9" slack="2"/>
<pin id="1334" dir="0" index="1" bw="9" slack="1"/>
<pin id="1335" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100/3 "/>
</bind>
</comp>

<comp id="1336" class="1004" name="zext_ln100_fu_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="9" slack="0"/>
<pin id="1338" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100/3 "/>
</bind>
</comp>

<comp id="1341" class="1004" name="add_ln98_1_fu_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="32" slack="0"/>
<pin id="1343" dir="0" index="1" bw="19" slack="0"/>
<pin id="1344" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98_1/3 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="select_ln197_1_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="1" slack="2"/>
<pin id="1349" dir="0" index="1" bw="19" slack="0"/>
<pin id="1350" dir="0" index="2" bw="32" slack="0"/>
<pin id="1351" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln197_1/3 "/>
</bind>
</comp>

<comp id="1356" class="1004" name="add_ln100_1_fu_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="9" slack="2"/>
<pin id="1358" dir="0" index="1" bw="9" slack="1"/>
<pin id="1359" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100_1/3 "/>
</bind>
</comp>

<comp id="1360" class="1004" name="zext_ln100_1_fu_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="9" slack="0"/>
<pin id="1362" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100_1/3 "/>
</bind>
</comp>

<comp id="1365" class="1004" name="add_ln98_2_fu_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="32" slack="0"/>
<pin id="1367" dir="0" index="1" bw="19" slack="0"/>
<pin id="1368" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98_2/3 "/>
</bind>
</comp>

<comp id="1371" class="1004" name="select_ln197_2_fu_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="1" slack="2"/>
<pin id="1373" dir="0" index="1" bw="19" slack="0"/>
<pin id="1374" dir="0" index="2" bw="32" slack="0"/>
<pin id="1375" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln197_2/3 "/>
</bind>
</comp>

<comp id="1380" class="1004" name="add_ln100_2_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="9" slack="2"/>
<pin id="1382" dir="0" index="1" bw="9" slack="1"/>
<pin id="1383" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100_2/3 "/>
</bind>
</comp>

<comp id="1384" class="1004" name="zext_ln100_2_fu_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="9" slack="0"/>
<pin id="1386" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100_2/3 "/>
</bind>
</comp>

<comp id="1389" class="1004" name="add_ln98_3_fu_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="32" slack="0"/>
<pin id="1391" dir="0" index="1" bw="19" slack="0"/>
<pin id="1392" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98_3/3 "/>
</bind>
</comp>

<comp id="1395" class="1004" name="select_ln197_3_fu_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="1" slack="2"/>
<pin id="1397" dir="0" index="1" bw="19" slack="0"/>
<pin id="1398" dir="0" index="2" bw="32" slack="0"/>
<pin id="1399" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln197_3/3 "/>
</bind>
</comp>

<comp id="1404" class="1004" name="add_ln100_3_fu_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="9" slack="2"/>
<pin id="1406" dir="0" index="1" bw="9" slack="1"/>
<pin id="1407" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100_3/3 "/>
</bind>
</comp>

<comp id="1408" class="1004" name="zext_ln100_3_fu_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="9" slack="0"/>
<pin id="1410" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100_3/3 "/>
</bind>
</comp>

<comp id="1413" class="1007" name="grp_fu_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="8" slack="0"/>
<pin id="1415" dir="0" index="1" bw="8" slack="1"/>
<pin id="1416" dir="0" index="2" bw="18" slack="0"/>
<pin id="1417" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln86/2 sext_ln86_16/3 output_reg_3_3_1/3 "/>
</bind>
</comp>

<comp id="1422" class="1007" name="grp_fu_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="8" slack="0"/>
<pin id="1424" dir="0" index="1" bw="8" slack="1"/>
<pin id="1425" dir="0" index="2" bw="17" slack="0"/>
<pin id="1426" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln86_1/2 sext_ln86_18/3 output_reg_3_2_1/3 "/>
</bind>
</comp>

<comp id="1430" class="1007" name="grp_fu_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="8" slack="0"/>
<pin id="1432" dir="0" index="1" bw="8" slack="1"/>
<pin id="1433" dir="0" index="2" bw="16" slack="0"/>
<pin id="1434" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln86_2/2 sext_ln86_20/3 output_reg_3_1_1/3 "/>
</bind>
</comp>

<comp id="1438" class="1007" name="grp_fu_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="8" slack="0"/>
<pin id="1440" dir="0" index="1" bw="8" slack="1"/>
<pin id="1441" dir="0" index="2" bw="18" slack="0"/>
<pin id="1442" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln86_4/2 sext_ln86_23/3 output_reg_2_3_1/3 "/>
</bind>
</comp>

<comp id="1447" class="1007" name="grp_fu_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="8" slack="0"/>
<pin id="1449" dir="0" index="1" bw="8" slack="1"/>
<pin id="1450" dir="0" index="2" bw="17" slack="0"/>
<pin id="1451" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln86_5/2 sext_ln86_25/3 output_reg_2_2_1/3 "/>
</bind>
</comp>

<comp id="1455" class="1007" name="grp_fu_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="8" slack="0"/>
<pin id="1457" dir="0" index="1" bw="8" slack="1"/>
<pin id="1458" dir="0" index="2" bw="16" slack="0"/>
<pin id="1459" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln86_6/2 sext_ln86_27/3 output_reg_2_1_1/3 "/>
</bind>
</comp>

<comp id="1463" class="1007" name="grp_fu_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="8" slack="0"/>
<pin id="1465" dir="0" index="1" bw="8" slack="1"/>
<pin id="1466" dir="0" index="2" bw="18" slack="0"/>
<pin id="1467" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln86_8/2 sext_ln86_30/3 output_reg_1_3_1/3 "/>
</bind>
</comp>

<comp id="1472" class="1007" name="grp_fu_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="8" slack="0"/>
<pin id="1474" dir="0" index="1" bw="8" slack="1"/>
<pin id="1475" dir="0" index="2" bw="17" slack="0"/>
<pin id="1476" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln86_9/2 sext_ln86_32/3 output_reg_1_2_1/3 "/>
</bind>
</comp>

<comp id="1480" class="1007" name="grp_fu_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="8" slack="0"/>
<pin id="1482" dir="0" index="1" bw="8" slack="1"/>
<pin id="1483" dir="0" index="2" bw="16" slack="0"/>
<pin id="1484" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln86_10/2 sext_ln86_34/3 output_reg_1_1_1/3 "/>
</bind>
</comp>

<comp id="1488" class="1007" name="grp_fu_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="8" slack="0"/>
<pin id="1490" dir="0" index="1" bw="8" slack="2"/>
<pin id="1491" dir="0" index="2" bw="18" slack="0"/>
<pin id="1492" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln86_12/3 sext_ln86_37/3 output_reg_0_3_1/3 "/>
</bind>
</comp>

<comp id="1497" class="1007" name="grp_fu_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="8" slack="0"/>
<pin id="1499" dir="0" index="1" bw="8" slack="2"/>
<pin id="1500" dir="0" index="2" bw="17" slack="0"/>
<pin id="1501" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln86_13/3 sext_ln86_39/3 output_reg_0_2_1/3 "/>
</bind>
</comp>

<comp id="1505" class="1007" name="grp_fu_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="8" slack="0"/>
<pin id="1507" dir="0" index="1" bw="8" slack="2"/>
<pin id="1508" dir="0" index="2" bw="16" slack="0"/>
<pin id="1509" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln86_14/3 sext_ln86_41/3 output_reg_0_1_1/3 "/>
</bind>
</comp>

<comp id="1513" class="1005" name="data_reg_0_0_reg_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="8" slack="2"/>
<pin id="1515" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="data_reg_0_0 "/>
</bind>
</comp>

<comp id="1519" class="1005" name="data_reg_0_1_reg_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="8" slack="1"/>
<pin id="1521" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_reg_0_1 "/>
</bind>
</comp>

<comp id="1525" class="1005" name="data_reg_0_2_reg_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="8" slack="1"/>
<pin id="1527" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_reg_0_2 "/>
</bind>
</comp>

<comp id="1531" class="1005" name="data_reg_0_3_reg_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="8" slack="1"/>
<pin id="1533" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_reg_0_3 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="data_reg_1_0_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="8" slack="2"/>
<pin id="1539" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="data_reg_1_0 "/>
</bind>
</comp>

<comp id="1543" class="1005" name="data_reg_1_1_reg_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="8" slack="1"/>
<pin id="1545" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_reg_1_1 "/>
</bind>
</comp>

<comp id="1549" class="1005" name="data_reg_1_2_reg_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="8" slack="1"/>
<pin id="1551" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_reg_1_2 "/>
</bind>
</comp>

<comp id="1555" class="1005" name="data_reg_1_3_reg_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="8" slack="1"/>
<pin id="1557" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_reg_1_3 "/>
</bind>
</comp>

<comp id="1561" class="1005" name="data_reg_2_0_reg_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="8" slack="2"/>
<pin id="1563" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="data_reg_2_0 "/>
</bind>
</comp>

<comp id="1567" class="1005" name="data_reg_2_1_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="8" slack="1"/>
<pin id="1569" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_reg_2_1 "/>
</bind>
</comp>

<comp id="1573" class="1005" name="data_reg_2_2_reg_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="8" slack="1"/>
<pin id="1575" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_reg_2_2 "/>
</bind>
</comp>

<comp id="1579" class="1005" name="data_reg_2_3_reg_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="8" slack="1"/>
<pin id="1581" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_reg_2_3 "/>
</bind>
</comp>

<comp id="1585" class="1005" name="data_reg_3_0_reg_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="8" slack="2"/>
<pin id="1587" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="data_reg_3_0 "/>
</bind>
</comp>

<comp id="1590" class="1005" name="data_reg_3_1_reg_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="8" slack="1"/>
<pin id="1592" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_reg_3_1 "/>
</bind>
</comp>

<comp id="1595" class="1005" name="data_reg_3_2_reg_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="8" slack="1"/>
<pin id="1597" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_reg_3_2 "/>
</bind>
</comp>

<comp id="1600" class="1005" name="data_reg_3_3_reg_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="8" slack="1"/>
<pin id="1602" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_reg_3_3 "/>
</bind>
</comp>

<comp id="1605" class="1005" name="output_reg_0_0_reg_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="16" slack="2"/>
<pin id="1607" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="output_reg_0_0 "/>
</bind>
</comp>

<comp id="1611" class="1005" name="output_reg_0_1_reg_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="17" slack="2"/>
<pin id="1613" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="output_reg_0_1 "/>
</bind>
</comp>

<comp id="1617" class="1005" name="output_reg_0_2_reg_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="18" slack="2"/>
<pin id="1619" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="output_reg_0_2 "/>
</bind>
</comp>

<comp id="1623" class="1005" name="output_reg_0_3_reg_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="19" slack="2"/>
<pin id="1625" dir="1" index="1" bw="19" slack="2"/>
</pin_list>
<bind>
<opset="output_reg_0_3 "/>
</bind>
</comp>

<comp id="1628" class="1005" name="output_reg_1_0_reg_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="16" slack="2"/>
<pin id="1630" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="output_reg_1_0 "/>
</bind>
</comp>

<comp id="1634" class="1005" name="output_reg_1_1_reg_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="17" slack="2"/>
<pin id="1636" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="output_reg_1_1 "/>
</bind>
</comp>

<comp id="1640" class="1005" name="output_reg_1_2_reg_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="18" slack="2"/>
<pin id="1642" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="output_reg_1_2 "/>
</bind>
</comp>

<comp id="1646" class="1005" name="output_reg_1_3_reg_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="19" slack="2"/>
<pin id="1648" dir="1" index="1" bw="19" slack="2"/>
</pin_list>
<bind>
<opset="output_reg_1_3 "/>
</bind>
</comp>

<comp id="1651" class="1005" name="output_reg_2_0_reg_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="16" slack="2"/>
<pin id="1653" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="output_reg_2_0 "/>
</bind>
</comp>

<comp id="1657" class="1005" name="output_reg_2_1_reg_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="17" slack="2"/>
<pin id="1659" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="output_reg_2_1 "/>
</bind>
</comp>

<comp id="1663" class="1005" name="output_reg_2_2_reg_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="18" slack="2"/>
<pin id="1665" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="output_reg_2_2 "/>
</bind>
</comp>

<comp id="1669" class="1005" name="output_reg_2_3_reg_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="19" slack="2"/>
<pin id="1671" dir="1" index="1" bw="19" slack="2"/>
</pin_list>
<bind>
<opset="output_reg_2_3 "/>
</bind>
</comp>

<comp id="1674" class="1005" name="output_reg_3_0_reg_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="16" slack="2"/>
<pin id="1676" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="output_reg_3_0 "/>
</bind>
</comp>

<comp id="1680" class="1005" name="output_reg_3_1_reg_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="17" slack="2"/>
<pin id="1682" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="output_reg_3_1 "/>
</bind>
</comp>

<comp id="1686" class="1005" name="output_reg_3_2_reg_1686">
<pin_list>
<pin id="1687" dir="0" index="0" bw="18" slack="2"/>
<pin id="1688" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="output_reg_3_2 "/>
</bind>
</comp>

<comp id="1692" class="1005" name="output_reg_3_3_reg_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="19" slack="2"/>
<pin id="1694" dir="1" index="1" bw="19" slack="2"/>
</pin_list>
<bind>
<opset="output_reg_3_3 "/>
</bind>
</comp>

<comp id="1697" class="1005" name="mul_ln147_reg_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="32" slack="1"/>
<pin id="1699" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln147 "/>
</bind>
</comp>

<comp id="1705" class="1005" name="add_ln147_reg_1705">
<pin_list>
<pin id="1706" dir="0" index="0" bw="32" slack="1"/>
<pin id="1707" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln147 "/>
</bind>
</comp>

<comp id="1710" class="1005" name="icmp_ln197_reg_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="1" slack="1"/>
<pin id="1712" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln197 "/>
</bind>
</comp>

<comp id="1718" class="1005" name="sext_ln86_reg_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="16" slack="1"/>
<pin id="1720" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln86 "/>
</bind>
</comp>

<comp id="1723" class="1005" name="sext_ln86_1_reg_1723">
<pin_list>
<pin id="1724" dir="0" index="0" bw="16" slack="1"/>
<pin id="1725" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln86_1 "/>
</bind>
</comp>

<comp id="1728" class="1005" name="sext_ln86_2_reg_1728">
<pin_list>
<pin id="1729" dir="0" index="0" bw="16" slack="1"/>
<pin id="1730" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln86_2 "/>
</bind>
</comp>

<comp id="1733" class="1005" name="sext_ln86_3_reg_1733">
<pin_list>
<pin id="1734" dir="0" index="0" bw="16" slack="2"/>
<pin id="1735" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln86_3 "/>
</bind>
</comp>

<comp id="1738" class="1005" name="sext_ln86_4_reg_1738">
<pin_list>
<pin id="1739" dir="0" index="0" bw="16" slack="1"/>
<pin id="1740" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln86_4 "/>
</bind>
</comp>

<comp id="1743" class="1005" name="sext_ln86_5_reg_1743">
<pin_list>
<pin id="1744" dir="0" index="0" bw="16" slack="1"/>
<pin id="1745" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln86_5 "/>
</bind>
</comp>

<comp id="1748" class="1005" name="sext_ln86_6_reg_1748">
<pin_list>
<pin id="1749" dir="0" index="0" bw="16" slack="1"/>
<pin id="1750" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln86_6 "/>
</bind>
</comp>

<comp id="1753" class="1005" name="sext_ln86_7_reg_1753">
<pin_list>
<pin id="1754" dir="0" index="0" bw="16" slack="2"/>
<pin id="1755" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln86_7 "/>
</bind>
</comp>

<comp id="1758" class="1005" name="sext_ln86_8_reg_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="16" slack="1"/>
<pin id="1760" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln86_8 "/>
</bind>
</comp>

<comp id="1763" class="1005" name="sext_ln86_9_reg_1763">
<pin_list>
<pin id="1764" dir="0" index="0" bw="16" slack="1"/>
<pin id="1765" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln86_9 "/>
</bind>
</comp>

<comp id="1768" class="1005" name="sext_ln86_10_reg_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="16" slack="1"/>
<pin id="1770" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln86_10 "/>
</bind>
</comp>

<comp id="1773" class="1005" name="sext_ln86_11_reg_1773">
<pin_list>
<pin id="1774" dir="0" index="0" bw="16" slack="2"/>
<pin id="1775" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln86_11 "/>
</bind>
</comp>

<comp id="1778" class="1005" name="sext_ln86_12_reg_1778">
<pin_list>
<pin id="1779" dir="0" index="0" bw="16" slack="2"/>
<pin id="1780" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln86_12 "/>
</bind>
</comp>

<comp id="1783" class="1005" name="sext_ln86_13_reg_1783">
<pin_list>
<pin id="1784" dir="0" index="0" bw="16" slack="2"/>
<pin id="1785" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln86_13 "/>
</bind>
</comp>

<comp id="1788" class="1005" name="sext_ln86_14_reg_1788">
<pin_list>
<pin id="1789" dir="0" index="0" bw="16" slack="2"/>
<pin id="1790" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln86_14 "/>
</bind>
</comp>

<comp id="1793" class="1005" name="sext_ln55_reg_1793">
<pin_list>
<pin id="1794" dir="0" index="0" bw="16" slack="2"/>
<pin id="1795" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln55 "/>
</bind>
</comp>

<comp id="1798" class="1005" name="add_ln100_4_reg_1798">
<pin_list>
<pin id="1799" dir="0" index="0" bw="9" slack="2"/>
<pin id="1800" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="add_ln100_4 "/>
</bind>
</comp>

<comp id="1803" class="1005" name="add_ln100_5_reg_1803">
<pin_list>
<pin id="1804" dir="0" index="0" bw="9" slack="2"/>
<pin id="1805" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="add_ln100_5 "/>
</bind>
</comp>

<comp id="1808" class="1005" name="add_ln100_6_reg_1808">
<pin_list>
<pin id="1809" dir="0" index="0" bw="9" slack="2"/>
<pin id="1810" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="add_ln100_6 "/>
</bind>
</comp>

<comp id="1813" class="1005" name="add_ln100_7_reg_1813">
<pin_list>
<pin id="1814" dir="0" index="0" bw="9" slack="2"/>
<pin id="1815" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="add_ln100_7 "/>
</bind>
</comp>

<comp id="1818" class="1005" name="icmp_ln55_reg_1818">
<pin_list>
<pin id="1819" dir="0" index="0" bw="1" slack="1"/>
<pin id="1820" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln55 "/>
</bind>
</comp>

<comp id="1822" class="1005" name="add_ln55_reg_1822">
<pin_list>
<pin id="1823" dir="0" index="0" bw="32" slack="0"/>
<pin id="1824" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln55 "/>
</bind>
</comp>

<comp id="1827" class="1005" name="trunc_ln55_reg_1827">
<pin_list>
<pin id="1828" dir="0" index="0" bw="9" slack="1"/>
<pin id="1829" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln55 "/>
</bind>
</comp>

<comp id="1835" class="1005" name="data_l1buf_0_addr_reg_1835">
<pin_list>
<pin id="1836" dir="0" index="0" bw="9" slack="1"/>
<pin id="1837" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="data_l1buf_0_addr "/>
</bind>
</comp>

<comp id="1840" class="1005" name="icmp_ln68_reg_1840">
<pin_list>
<pin id="1841" dir="0" index="0" bw="1" slack="1"/>
<pin id="1842" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln68 "/>
</bind>
</comp>

<comp id="1845" class="1005" name="data_l1buf_1_addr_reg_1845">
<pin_list>
<pin id="1846" dir="0" index="0" bw="9" slack="1"/>
<pin id="1847" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="data_l1buf_1_addr "/>
</bind>
</comp>

<comp id="1850" class="1005" name="tmp_reg_1850">
<pin_list>
<pin id="1851" dir="0" index="0" bw="1" slack="1"/>
<pin id="1852" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1855" class="1005" name="data_l1buf_2_addr_reg_1855">
<pin_list>
<pin id="1856" dir="0" index="0" bw="9" slack="1"/>
<pin id="1857" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="data_l1buf_2_addr "/>
</bind>
</comp>

<comp id="1860" class="1005" name="tmp_3_reg_1860">
<pin_list>
<pin id="1861" dir="0" index="0" bw="1" slack="1"/>
<pin id="1862" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1865" class="1005" name="data_l1buf_3_addr_reg_1865">
<pin_list>
<pin id="1866" dir="0" index="0" bw="9" slack="1"/>
<pin id="1867" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="data_l1buf_3_addr "/>
</bind>
</comp>

<comp id="1870" class="1005" name="sext_ln86_15_reg_1870">
<pin_list>
<pin id="1871" dir="0" index="0" bw="16" slack="1"/>
<pin id="1872" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln86_15 "/>
</bind>
</comp>

<comp id="1875" class="1005" name="sext_ln86_17_reg_1875">
<pin_list>
<pin id="1876" dir="0" index="0" bw="16" slack="1"/>
<pin id="1877" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln86_17 "/>
</bind>
</comp>

<comp id="1880" class="1005" name="sext_ln86_19_reg_1880">
<pin_list>
<pin id="1881" dir="0" index="0" bw="16" slack="1"/>
<pin id="1882" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln86_19 "/>
</bind>
</comp>

<comp id="1885" class="1005" name="sext_ln86_22_reg_1885">
<pin_list>
<pin id="1886" dir="0" index="0" bw="16" slack="1"/>
<pin id="1887" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln86_22 "/>
</bind>
</comp>

<comp id="1890" class="1005" name="sext_ln86_24_reg_1890">
<pin_list>
<pin id="1891" dir="0" index="0" bw="16" slack="1"/>
<pin id="1892" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln86_24 "/>
</bind>
</comp>

<comp id="1895" class="1005" name="sext_ln86_26_reg_1895">
<pin_list>
<pin id="1896" dir="0" index="0" bw="16" slack="1"/>
<pin id="1897" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln86_26 "/>
</bind>
</comp>

<comp id="1900" class="1005" name="sext_ln86_29_reg_1900">
<pin_list>
<pin id="1901" dir="0" index="0" bw="16" slack="1"/>
<pin id="1902" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln86_29 "/>
</bind>
</comp>

<comp id="1905" class="1005" name="sext_ln86_31_reg_1905">
<pin_list>
<pin id="1906" dir="0" index="0" bw="16" slack="1"/>
<pin id="1907" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln86_31 "/>
</bind>
</comp>

<comp id="1910" class="1005" name="sext_ln86_33_reg_1910">
<pin_list>
<pin id="1911" dir="0" index="0" bw="16" slack="1"/>
<pin id="1912" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln86_33 "/>
</bind>
</comp>

<comp id="1915" class="1005" name="and_ln93_reg_1915">
<pin_list>
<pin id="1916" dir="0" index="0" bw="1" slack="1"/>
<pin id="1917" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln93 "/>
</bind>
</comp>

<comp id="1919" class="1005" name="output_l1_local_3_addr_reg_1919">
<pin_list>
<pin id="1920" dir="0" index="0" bw="10" slack="1"/>
<pin id="1921" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_local_3_addr "/>
</bind>
</comp>

<comp id="1925" class="1005" name="and_ln93_1_reg_1925">
<pin_list>
<pin id="1926" dir="0" index="0" bw="1" slack="1"/>
<pin id="1927" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln93_1 "/>
</bind>
</comp>

<comp id="1929" class="1005" name="output_l1_local_2_addr_reg_1929">
<pin_list>
<pin id="1930" dir="0" index="0" bw="10" slack="1"/>
<pin id="1931" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_local_2_addr "/>
</bind>
</comp>

<comp id="1935" class="1005" name="and_ln93_2_reg_1935">
<pin_list>
<pin id="1936" dir="0" index="0" bw="1" slack="1"/>
<pin id="1937" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln93_2 "/>
</bind>
</comp>

<comp id="1939" class="1005" name="output_l1_local_1_addr_reg_1939">
<pin_list>
<pin id="1940" dir="0" index="0" bw="10" slack="1"/>
<pin id="1941" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_local_1_addr "/>
</bind>
</comp>

<comp id="1945" class="1005" name="and_ln93_3_reg_1945">
<pin_list>
<pin id="1946" dir="0" index="0" bw="1" slack="1"/>
<pin id="1947" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln93_3 "/>
</bind>
</comp>

<comp id="1949" class="1005" name="output_l1_local_0_addr_reg_1949">
<pin_list>
<pin id="1950" dir="0" index="0" bw="10" slack="1"/>
<pin id="1951" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_local_0_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="153"><net_src comp="66" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="66" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="66" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="66" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="66" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="66" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="66" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="66" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="66" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="66" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="66" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="66" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="66" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="66" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="66" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="66" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="66" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="66" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="66" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="66" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="66" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="66" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="66" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="66" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="66" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="66" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="66" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="66" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="66" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="66" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="66" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="66" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="64" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="30" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="64" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="28" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="64" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="26" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="64" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="24" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="64" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="22" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="64" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="20" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="64" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="18" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="64" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="16" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="64" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="14" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="64" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="12" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="64" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="10" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="64" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="8" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="64" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="6" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="64" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="4" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="64" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="2" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="64" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="0" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="82" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="50" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="84" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="52" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="84" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="54" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="84" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="48" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="403"><net_src comp="32" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="102" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="410"><net_src comp="398" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="416"><net_src comp="34" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="102" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="423"><net_src comp="411" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="429"><net_src comp="36" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="102" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="436"><net_src comp="424" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="442"><net_src comp="38" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="102" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="449"><net_src comp="437" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="455"><net_src comp="56" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="102" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="466"><net_src comp="450" pin="3"/><net_sink comp="457" pin=2"/></net>

<net id="472"><net_src comp="58" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="102" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="483"><net_src comp="467" pin="3"/><net_sink comp="474" pin=2"/></net>

<net id="489"><net_src comp="60" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="102" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="500"><net_src comp="484" pin="3"/><net_sink comp="491" pin=2"/></net>

<net id="506"><net_src comp="62" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="102" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="517"><net_src comp="501" pin="3"/><net_sink comp="508" pin=2"/></net>

<net id="523"><net_src comp="46" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="102" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="530"><net_src comp="518" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="536"><net_src comp="44" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="102" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="543"><net_src comp="531" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="549"><net_src comp="42" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="102" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="556"><net_src comp="544" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="562"><net_src comp="40" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="102" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="569"><net_src comp="557" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="573"><net_src comp="72" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="580"><net_src comp="570" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="585"><net_src comp="392" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="392" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="86" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="581" pin="2"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="380" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="386" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="593" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="72" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="608"><net_src comp="581" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="613"><net_src comp="374" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="605" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="618"><net_src comp="278" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="284" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="626"><net_src comp="290" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="630"><net_src comp="296" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="634"><net_src comp="302" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="638"><net_src comp="308" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="642"><net_src comp="314" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="646"><net_src comp="320" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="650"><net_src comp="326" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="654"><net_src comp="332" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="658"><net_src comp="338" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="662"><net_src comp="344" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="666"><net_src comp="350" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="670"><net_src comp="356" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="674"><net_src comp="362" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="678"><net_src comp="368" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="683"><net_src comp="88" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="609" pin="2"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="90" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="609" pin="2"/><net_sink comp="685" pin=1"/></net>

<net id="695"><net_src comp="92" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="609" pin="2"/><net_sink comp="691" pin=1"/></net>

<net id="701"><net_src comp="94" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="609" pin="2"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="574" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="712"><net_src comp="574" pin="4"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="96" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="717"><net_src comp="574" pin="4"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="722"><net_src comp="574" pin="4"/><net_sink comp="719" pin=0"/></net>

<net id="726"><net_src comp="574" pin="4"/><net_sink comp="723" pin=0"/></net>

<net id="731"><net_src comp="574" pin="4"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="72" pin="0"/><net_sink comp="727" pin=1"/></net>

<net id="737"><net_src comp="104" pin="0"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="719" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="742"><net_src comp="733" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="748"><net_src comp="106" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="723" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="753"><net_src comp="744" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="760"><net_src comp="108" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="761"><net_src comp="744" pin="2"/><net_sink comp="755" pin=1"/></net>

<net id="762"><net_src comp="110" pin="0"/><net_sink comp="755" pin=2"/></net>

<net id="767"><net_src comp="112" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="723" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="772"><net_src comp="763" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="437" pin=2"/></net>

<net id="774"><net_src comp="769" pin="1"/><net_sink comp="501" pin=2"/></net>

<net id="780"><net_src comp="108" pin="0"/><net_sink comp="775" pin=0"/></net>

<net id="781"><net_src comp="763" pin="2"/><net_sink comp="775" pin=1"/></net>

<net id="782"><net_src comp="110" pin="0"/><net_sink comp="775" pin=2"/></net>

<net id="787"><net_src comp="775" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="114" pin="0"/><net_sink comp="783" pin=1"/></net>

<net id="796"><net_src comp="789" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="800"><net_src comp="789" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="808"><net_src comp="801" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="812"><net_src comp="801" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="820"><net_src comp="813" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="824"><net_src comp="813" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="832"><net_src comp="825" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="836"><net_src comp="825" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="844"><net_src comp="837" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="848"><net_src comp="837" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="856"><net_src comp="849" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="860"><net_src comp="849" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="868"><net_src comp="861" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="872"><net_src comp="861" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="880"><net_src comp="873" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="884"><net_src comp="873" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="892"><net_src comp="885" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="896"><net_src comp="885" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="901"><net_src comp="116" pin="0"/><net_sink comp="897" pin=0"/></net>

<net id="902"><net_src comp="723" pin="1"/><net_sink comp="897" pin=1"/></net>

<net id="906"><net_src comp="897" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="912"><net_src comp="118" pin="0"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="723" pin="1"/><net_sink comp="908" pin=1"/></net>

<net id="917"><net_src comp="908" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="450" pin=2"/></net>

<net id="924"><net_src comp="108" pin="0"/><net_sink comp="919" pin=0"/></net>

<net id="925"><net_src comp="908" pin="2"/><net_sink comp="919" pin=1"/></net>

<net id="926"><net_src comp="110" pin="0"/><net_sink comp="919" pin=2"/></net>

<net id="931"><net_src comp="919" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="114" pin="0"/><net_sink comp="927" pin=1"/></net>

<net id="937"><net_src comp="120" pin="0"/><net_sink comp="933" pin=0"/></net>

<net id="938"><net_src comp="574" pin="4"/><net_sink comp="933" pin=1"/></net>

<net id="943"><net_src comp="933" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="948"><net_src comp="939" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="949"><net_src comp="927" pin="2"/><net_sink comp="944" pin=1"/></net>

<net id="954"><net_src comp="723" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="955"><net_src comp="122" pin="0"/><net_sink comp="950" pin=1"/></net>

<net id="959"><net_src comp="950" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="966"><net_src comp="108" pin="0"/><net_sink comp="961" pin=0"/></net>

<net id="967"><net_src comp="950" pin="2"/><net_sink comp="961" pin=1"/></net>

<net id="968"><net_src comp="110" pin="0"/><net_sink comp="961" pin=2"/></net>

<net id="973"><net_src comp="961" pin="3"/><net_sink comp="969" pin=0"/></net>

<net id="974"><net_src comp="114" pin="0"/><net_sink comp="969" pin=1"/></net>

<net id="979"><net_src comp="574" pin="4"/><net_sink comp="975" pin=0"/></net>

<net id="980"><net_src comp="124" pin="0"/><net_sink comp="975" pin=1"/></net>

<net id="985"><net_src comp="975" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="990"><net_src comp="981" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="991"><net_src comp="969" pin="2"/><net_sink comp="986" pin=1"/></net>

<net id="997"><net_src comp="108" pin="0"/><net_sink comp="992" pin=0"/></net>

<net id="998"><net_src comp="897" pin="2"/><net_sink comp="992" pin=1"/></net>

<net id="999"><net_src comp="110" pin="0"/><net_sink comp="992" pin=2"/></net>

<net id="1004"><net_src comp="992" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1005"><net_src comp="114" pin="0"/><net_sink comp="1000" pin=1"/></net>

<net id="1010"><net_src comp="574" pin="4"/><net_sink comp="1006" pin=0"/></net>

<net id="1011"><net_src comp="126" pin="0"/><net_sink comp="1006" pin=1"/></net>

<net id="1016"><net_src comp="1006" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1021"><net_src comp="1012" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1022"><net_src comp="1000" pin="2"/><net_sink comp="1017" pin=1"/></net>

<net id="1027"><net_src comp="574" pin="4"/><net_sink comp="1023" pin=0"/></net>

<net id="1028"><net_src comp="128" pin="0"/><net_sink comp="1023" pin=1"/></net>

<net id="1033"><net_src comp="1023" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1038"><net_src comp="1029" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1039"><net_src comp="783" pin="2"/><net_sink comp="1034" pin=1"/></net>

<net id="1045"><net_src comp="144" pin="0"/><net_sink comp="1040" pin=1"/></net>

<net id="1046"><net_src comp="418" pin="3"/><net_sink comp="1040" pin=2"/></net>

<net id="1052"><net_src comp="144" pin="0"/><net_sink comp="1047" pin=1"/></net>

<net id="1053"><net_src comp="431" pin="3"/><net_sink comp="1047" pin=2"/></net>

<net id="1059"><net_src comp="144" pin="0"/><net_sink comp="1054" pin=1"/></net>

<net id="1060"><net_src comp="444" pin="3"/><net_sink comp="1054" pin=2"/></net>

<net id="1067"><net_src comp="1061" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1081"><net_src comp="1075" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1092"><net_src comp="1086" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1104"><net_src comp="1097" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1108"><net_src comp="1097" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1113"><net_src comp="1105" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1118"><net_src comp="1109" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1125"><net_src comp="1119" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1139"><net_src comp="1133" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1150"><net_src comp="1144" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1162"><net_src comp="1155" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1166"><net_src comp="1155" pin="1"/><net_sink comp="1163" pin=0"/></net>

<net id="1171"><net_src comp="1163" pin="1"/><net_sink comp="1167" pin=0"/></net>

<net id="1176"><net_src comp="1167" pin="2"/><net_sink comp="1172" pin=0"/></net>

<net id="1183"><net_src comp="1177" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1197"><net_src comp="1191" pin="1"/><net_sink comp="1194" pin=0"/></net>

<net id="1208"><net_src comp="1202" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1220"><net_src comp="1213" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1224"><net_src comp="1213" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1229"><net_src comp="1221" pin="1"/><net_sink comp="1225" pin=0"/></net>

<net id="1234"><net_src comp="1225" pin="2"/><net_sink comp="1230" pin=0"/></net>

<net id="1239"><net_src comp="1054" pin="3"/><net_sink comp="1235" pin=0"/></net>

<net id="1246"><net_src comp="1240" pin="1"/><net_sink comp="1243" pin=0"/></net>

<net id="1250"><net_src comp="1054" pin="3"/><net_sink comp="1247" pin=0"/></net>

<net id="1262"><net_src comp="1047" pin="3"/><net_sink comp="1258" pin=0"/></net>

<net id="1269"><net_src comp="1263" pin="1"/><net_sink comp="1266" pin=0"/></net>

<net id="1273"><net_src comp="1047" pin="3"/><net_sink comp="1270" pin=0"/></net>

<net id="1282"><net_src comp="1040" pin="3"/><net_sink comp="1278" pin=0"/></net>

<net id="1289"><net_src comp="1283" pin="1"/><net_sink comp="1286" pin=0"/></net>

<net id="1293"><net_src comp="1040" pin="3"/><net_sink comp="1290" pin=0"/></net>

<net id="1302"><net_src comp="405" pin="3"/><net_sink comp="1298" pin=0"/></net>

<net id="1306"><net_src comp="405" pin="3"/><net_sink comp="1303" pin=0"/></net>

<net id="1311"><net_src comp="1303" pin="1"/><net_sink comp="1307" pin=0"/></net>

<net id="1316"><net_src comp="1307" pin="2"/><net_sink comp="1312" pin=0"/></net>

<net id="1321"><net_src comp="457" pin="7"/><net_sink comp="1317" pin=0"/></net>

<net id="1322"><net_src comp="1068" pin="1"/><net_sink comp="1317" pin=1"/></net>

<net id="1328"><net_src comp="1068" pin="1"/><net_sink comp="1323" pin=1"/></net>

<net id="1329"><net_src comp="1317" pin="2"/><net_sink comp="1323" pin=2"/></net>

<net id="1330"><net_src comp="1323" pin="3"/><net_sink comp="457" pin=1"/></net>

<net id="1331"><net_src comp="1323" pin="3"/><net_sink comp="525" pin=1"/></net>

<net id="1339"><net_src comp="1332" pin="2"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="518" pin=2"/></net>

<net id="1345"><net_src comp="474" pin="7"/><net_sink comp="1341" pin=0"/></net>

<net id="1346"><net_src comp="1126" pin="1"/><net_sink comp="1341" pin=1"/></net>

<net id="1352"><net_src comp="1126" pin="1"/><net_sink comp="1347" pin=1"/></net>

<net id="1353"><net_src comp="1341" pin="2"/><net_sink comp="1347" pin=2"/></net>

<net id="1354"><net_src comp="1347" pin="3"/><net_sink comp="474" pin=1"/></net>

<net id="1355"><net_src comp="1347" pin="3"/><net_sink comp="538" pin=1"/></net>

<net id="1363"><net_src comp="1356" pin="2"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="531" pin=2"/></net>

<net id="1369"><net_src comp="491" pin="7"/><net_sink comp="1365" pin=0"/></net>

<net id="1370"><net_src comp="1184" pin="1"/><net_sink comp="1365" pin=1"/></net>

<net id="1376"><net_src comp="1184" pin="1"/><net_sink comp="1371" pin=1"/></net>

<net id="1377"><net_src comp="1365" pin="2"/><net_sink comp="1371" pin=2"/></net>

<net id="1378"><net_src comp="1371" pin="3"/><net_sink comp="491" pin=1"/></net>

<net id="1379"><net_src comp="1371" pin="3"/><net_sink comp="551" pin=1"/></net>

<net id="1387"><net_src comp="1380" pin="2"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="544" pin=2"/></net>

<net id="1393"><net_src comp="508" pin="7"/><net_sink comp="1389" pin=0"/></net>

<net id="1394"><net_src comp="1251" pin="1"/><net_sink comp="1389" pin=1"/></net>

<net id="1400"><net_src comp="1251" pin="1"/><net_sink comp="1395" pin=1"/></net>

<net id="1401"><net_src comp="1389" pin="2"/><net_sink comp="1395" pin=2"/></net>

<net id="1402"><net_src comp="1395" pin="3"/><net_sink comp="508" pin=1"/></net>

<net id="1403"><net_src comp="1395" pin="3"/><net_sink comp="564" pin=1"/></net>

<net id="1411"><net_src comp="1404" pin="2"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="557" pin=2"/></net>

<net id="1418"><net_src comp="797" pin="1"/><net_sink comp="1413" pin=0"/></net>

<net id="1419"><net_src comp="1064" pin="1"/><net_sink comp="1413" pin=2"/></net>

<net id="1420"><net_src comp="1413" pin="3"/><net_sink comp="1068" pin=0"/></net>

<net id="1421"><net_src comp="1413" pin="3"/><net_sink comp="1071" pin=0"/></net>

<net id="1427"><net_src comp="809" pin="1"/><net_sink comp="1422" pin=0"/></net>

<net id="1428"><net_src comp="1078" pin="1"/><net_sink comp="1422" pin=2"/></net>

<net id="1429"><net_src comp="1422" pin="3"/><net_sink comp="1082" pin=0"/></net>

<net id="1435"><net_src comp="821" pin="1"/><net_sink comp="1430" pin=0"/></net>

<net id="1436"><net_src comp="1089" pin="1"/><net_sink comp="1430" pin=2"/></net>

<net id="1437"><net_src comp="1430" pin="3"/><net_sink comp="1093" pin=0"/></net>

<net id="1443"><net_src comp="833" pin="1"/><net_sink comp="1438" pin=0"/></net>

<net id="1444"><net_src comp="1122" pin="1"/><net_sink comp="1438" pin=2"/></net>

<net id="1445"><net_src comp="1438" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1446"><net_src comp="1438" pin="3"/><net_sink comp="1129" pin=0"/></net>

<net id="1452"><net_src comp="845" pin="1"/><net_sink comp="1447" pin=0"/></net>

<net id="1453"><net_src comp="1136" pin="1"/><net_sink comp="1447" pin=2"/></net>

<net id="1454"><net_src comp="1447" pin="3"/><net_sink comp="1140" pin=0"/></net>

<net id="1460"><net_src comp="857" pin="1"/><net_sink comp="1455" pin=0"/></net>

<net id="1461"><net_src comp="1147" pin="1"/><net_sink comp="1455" pin=2"/></net>

<net id="1462"><net_src comp="1455" pin="3"/><net_sink comp="1151" pin=0"/></net>

<net id="1468"><net_src comp="869" pin="1"/><net_sink comp="1463" pin=0"/></net>

<net id="1469"><net_src comp="1180" pin="1"/><net_sink comp="1463" pin=2"/></net>

<net id="1470"><net_src comp="1463" pin="3"/><net_sink comp="1184" pin=0"/></net>

<net id="1471"><net_src comp="1463" pin="3"/><net_sink comp="1187" pin=0"/></net>

<net id="1477"><net_src comp="881" pin="1"/><net_sink comp="1472" pin=0"/></net>

<net id="1478"><net_src comp="1194" pin="1"/><net_sink comp="1472" pin=2"/></net>

<net id="1479"><net_src comp="1472" pin="3"/><net_sink comp="1198" pin=0"/></net>

<net id="1485"><net_src comp="893" pin="1"/><net_sink comp="1480" pin=0"/></net>

<net id="1486"><net_src comp="1205" pin="1"/><net_sink comp="1480" pin=2"/></net>

<net id="1487"><net_src comp="1480" pin="3"/><net_sink comp="1209" pin=0"/></net>

<net id="1493"><net_src comp="1247" pin="1"/><net_sink comp="1488" pin=0"/></net>

<net id="1494"><net_src comp="1243" pin="1"/><net_sink comp="1488" pin=2"/></net>

<net id="1495"><net_src comp="1488" pin="3"/><net_sink comp="1251" pin=0"/></net>

<net id="1496"><net_src comp="1488" pin="3"/><net_sink comp="1254" pin=0"/></net>

<net id="1502"><net_src comp="1270" pin="1"/><net_sink comp="1497" pin=0"/></net>

<net id="1503"><net_src comp="1266" pin="1"/><net_sink comp="1497" pin=2"/></net>

<net id="1504"><net_src comp="1497" pin="3"/><net_sink comp="1274" pin=0"/></net>

<net id="1510"><net_src comp="1290" pin="1"/><net_sink comp="1505" pin=0"/></net>

<net id="1511"><net_src comp="1286" pin="1"/><net_sink comp="1505" pin=2"/></net>

<net id="1512"><net_src comp="1505" pin="3"/><net_sink comp="1294" pin=0"/></net>

<net id="1516"><net_src comp="150" pin="1"/><net_sink comp="1513" pin=0"/></net>

<net id="1517"><net_src comp="1513" pin="1"/><net_sink comp="1213" pin=0"/></net>

<net id="1518"><net_src comp="1513" pin="1"/><net_sink comp="1298" pin=1"/></net>

<net id="1522"><net_src comp="154" pin="1"/><net_sink comp="1519" pin=0"/></net>

<net id="1523"><net_src comp="1519" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="1524"><net_src comp="1519" pin="1"/><net_sink comp="1278" pin=1"/></net>

<net id="1528"><net_src comp="158" pin="1"/><net_sink comp="1525" pin=0"/></net>

<net id="1529"><net_src comp="1525" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="1530"><net_src comp="1525" pin="1"/><net_sink comp="1258" pin=1"/></net>

<net id="1534"><net_src comp="162" pin="1"/><net_sink comp="1531" pin=0"/></net>

<net id="1535"><net_src comp="1531" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1536"><net_src comp="1531" pin="1"/><net_sink comp="1235" pin=1"/></net>

<net id="1540"><net_src comp="166" pin="1"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="1155" pin=0"/></net>

<net id="1542"><net_src comp="1537" pin="1"/><net_sink comp="1216" pin=1"/></net>

<net id="1546"><net_src comp="170" pin="1"/><net_sink comp="1543" pin=0"/></net>

<net id="1547"><net_src comp="1543" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="1548"><net_src comp="1543" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="1552"><net_src comp="174" pin="1"/><net_sink comp="1549" pin=0"/></net>

<net id="1553"><net_src comp="1549" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="1554"><net_src comp="1549" pin="1"/><net_sink comp="876" pin=1"/></net>

<net id="1558"><net_src comp="178" pin="1"/><net_sink comp="1555" pin=0"/></net>

<net id="1559"><net_src comp="1555" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="1560"><net_src comp="1555" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="1564"><net_src comp="182" pin="1"/><net_sink comp="1561" pin=0"/></net>

<net id="1565"><net_src comp="1561" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1566"><net_src comp="1561" pin="1"/><net_sink comp="1158" pin=1"/></net>

<net id="1570"><net_src comp="186" pin="1"/><net_sink comp="1567" pin=0"/></net>

<net id="1571"><net_src comp="1567" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="1572"><net_src comp="1567" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="1576"><net_src comp="190" pin="1"/><net_sink comp="1573" pin=0"/></net>

<net id="1577"><net_src comp="1573" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="1578"><net_src comp="1573" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="1582"><net_src comp="194" pin="1"/><net_sink comp="1579" pin=0"/></net>

<net id="1583"><net_src comp="1579" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="1584"><net_src comp="1579" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="1588"><net_src comp="198" pin="1"/><net_sink comp="1585" pin=0"/></net>

<net id="1589"><net_src comp="1585" pin="1"/><net_sink comp="1100" pin=1"/></net>

<net id="1593"><net_src comp="202" pin="1"/><net_sink comp="1590" pin=0"/></net>

<net id="1594"><net_src comp="1590" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="1598"><net_src comp="206" pin="1"/><net_sink comp="1595" pin=0"/></net>

<net id="1599"><net_src comp="1595" pin="1"/><net_sink comp="804" pin=1"/></net>

<net id="1603"><net_src comp="210" pin="1"/><net_sink comp="1600" pin=0"/></net>

<net id="1604"><net_src comp="1600" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="1608"><net_src comp="214" pin="1"/><net_sink comp="1605" pin=0"/></net>

<net id="1609"><net_src comp="1605" pin="1"/><net_sink comp="1283" pin=0"/></net>

<net id="1610"><net_src comp="1605" pin="1"/><net_sink comp="1312" pin=1"/></net>

<net id="1614"><net_src comp="218" pin="1"/><net_sink comp="1611" pin=0"/></net>

<net id="1615"><net_src comp="1611" pin="1"/><net_sink comp="1263" pin=0"/></net>

<net id="1616"><net_src comp="1611" pin="1"/><net_sink comp="1294" pin=1"/></net>

<net id="1620"><net_src comp="222" pin="1"/><net_sink comp="1617" pin=0"/></net>

<net id="1621"><net_src comp="1617" pin="1"/><net_sink comp="1240" pin=0"/></net>

<net id="1622"><net_src comp="1617" pin="1"/><net_sink comp="1274" pin=1"/></net>

<net id="1626"><net_src comp="226" pin="1"/><net_sink comp="1623" pin=0"/></net>

<net id="1627"><net_src comp="1623" pin="1"/><net_sink comp="1254" pin=1"/></net>

<net id="1631"><net_src comp="230" pin="1"/><net_sink comp="1628" pin=0"/></net>

<net id="1632"><net_src comp="1628" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1633"><net_src comp="1628" pin="1"/><net_sink comp="1230" pin=1"/></net>

<net id="1637"><net_src comp="234" pin="1"/><net_sink comp="1634" pin=0"/></net>

<net id="1638"><net_src comp="1634" pin="1"/><net_sink comp="1191" pin=0"/></net>

<net id="1639"><net_src comp="1634" pin="1"/><net_sink comp="1209" pin=1"/></net>

<net id="1643"><net_src comp="238" pin="1"/><net_sink comp="1640" pin=0"/></net>

<net id="1644"><net_src comp="1640" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1645"><net_src comp="1640" pin="1"/><net_sink comp="1198" pin=1"/></net>

<net id="1649"><net_src comp="242" pin="1"/><net_sink comp="1646" pin=0"/></net>

<net id="1650"><net_src comp="1646" pin="1"/><net_sink comp="1187" pin=1"/></net>

<net id="1654"><net_src comp="246" pin="1"/><net_sink comp="1651" pin=0"/></net>

<net id="1655"><net_src comp="1651" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1656"><net_src comp="1651" pin="1"/><net_sink comp="1172" pin=1"/></net>

<net id="1660"><net_src comp="250" pin="1"/><net_sink comp="1657" pin=0"/></net>

<net id="1661"><net_src comp="1657" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="1662"><net_src comp="1657" pin="1"/><net_sink comp="1151" pin=1"/></net>

<net id="1666"><net_src comp="254" pin="1"/><net_sink comp="1663" pin=0"/></net>

<net id="1667"><net_src comp="1663" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="1668"><net_src comp="1663" pin="1"/><net_sink comp="1140" pin=1"/></net>

<net id="1672"><net_src comp="258" pin="1"/><net_sink comp="1669" pin=0"/></net>

<net id="1673"><net_src comp="1669" pin="1"/><net_sink comp="1129" pin=1"/></net>

<net id="1677"><net_src comp="262" pin="1"/><net_sink comp="1674" pin=0"/></net>

<net id="1678"><net_src comp="1674" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1679"><net_src comp="1674" pin="1"/><net_sink comp="1114" pin=1"/></net>

<net id="1683"><net_src comp="266" pin="1"/><net_sink comp="1680" pin=0"/></net>

<net id="1684"><net_src comp="1680" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1685"><net_src comp="1680" pin="1"/><net_sink comp="1093" pin=1"/></net>

<net id="1689"><net_src comp="270" pin="1"/><net_sink comp="1686" pin=0"/></net>

<net id="1690"><net_src comp="1686" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1691"><net_src comp="1686" pin="1"/><net_sink comp="1082" pin=1"/></net>

<net id="1695"><net_src comp="274" pin="1"/><net_sink comp="1692" pin=0"/></net>

<net id="1696"><net_src comp="1692" pin="1"/><net_sink comp="1071" pin=1"/></net>

<net id="1700"><net_src comp="581" pin="2"/><net_sink comp="1697" pin=0"/></net>

<net id="1701"><net_src comp="1697" pin="1"/><net_sink comp="939" pin=1"/></net>

<net id="1702"><net_src comp="1697" pin="1"/><net_sink comp="981" pin=1"/></net>

<net id="1703"><net_src comp="1697" pin="1"/><net_sink comp="1012" pin=1"/></net>

<net id="1704"><net_src comp="1697" pin="1"/><net_sink comp="1029" pin=1"/></net>

<net id="1708"><net_src comp="587" pin="2"/><net_sink comp="1705" pin=0"/></net>

<net id="1709"><net_src comp="1705" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="1713"><net_src comp="599" pin="2"/><net_sink comp="1710" pin=0"/></net>

<net id="1714"><net_src comp="1710" pin="1"/><net_sink comp="1323" pin=0"/></net>

<net id="1715"><net_src comp="1710" pin="1"/><net_sink comp="1347" pin=0"/></net>

<net id="1716"><net_src comp="1710" pin="1"/><net_sink comp="1371" pin=0"/></net>

<net id="1717"><net_src comp="1710" pin="1"/><net_sink comp="1395" pin=0"/></net>

<net id="1721"><net_src comp="615" pin="1"/><net_sink comp="1718" pin=0"/></net>

<net id="1722"><net_src comp="1718" pin="1"/><net_sink comp="1413" pin=1"/></net>

<net id="1726"><net_src comp="619" pin="1"/><net_sink comp="1723" pin=0"/></net>

<net id="1727"><net_src comp="1723" pin="1"/><net_sink comp="1422" pin=1"/></net>

<net id="1731"><net_src comp="623" pin="1"/><net_sink comp="1728" pin=0"/></net>

<net id="1732"><net_src comp="1728" pin="1"/><net_sink comp="1430" pin=1"/></net>

<net id="1736"><net_src comp="627" pin="1"/><net_sink comp="1733" pin=0"/></net>

<net id="1737"><net_src comp="1733" pin="1"/><net_sink comp="1109" pin=1"/></net>

<net id="1741"><net_src comp="631" pin="1"/><net_sink comp="1738" pin=0"/></net>

<net id="1742"><net_src comp="1738" pin="1"/><net_sink comp="1438" pin=1"/></net>

<net id="1746"><net_src comp="635" pin="1"/><net_sink comp="1743" pin=0"/></net>

<net id="1747"><net_src comp="1743" pin="1"/><net_sink comp="1447" pin=1"/></net>

<net id="1751"><net_src comp="639" pin="1"/><net_sink comp="1748" pin=0"/></net>

<net id="1752"><net_src comp="1748" pin="1"/><net_sink comp="1455" pin=1"/></net>

<net id="1756"><net_src comp="643" pin="1"/><net_sink comp="1753" pin=0"/></net>

<net id="1757"><net_src comp="1753" pin="1"/><net_sink comp="1167" pin=1"/></net>

<net id="1761"><net_src comp="647" pin="1"/><net_sink comp="1758" pin=0"/></net>

<net id="1762"><net_src comp="1758" pin="1"/><net_sink comp="1463" pin=1"/></net>

<net id="1766"><net_src comp="651" pin="1"/><net_sink comp="1763" pin=0"/></net>

<net id="1767"><net_src comp="1763" pin="1"/><net_sink comp="1472" pin=1"/></net>

<net id="1771"><net_src comp="655" pin="1"/><net_sink comp="1768" pin=0"/></net>

<net id="1772"><net_src comp="1768" pin="1"/><net_sink comp="1480" pin=1"/></net>

<net id="1776"><net_src comp="659" pin="1"/><net_sink comp="1773" pin=0"/></net>

<net id="1777"><net_src comp="1773" pin="1"/><net_sink comp="1225" pin=1"/></net>

<net id="1781"><net_src comp="663" pin="1"/><net_sink comp="1778" pin=0"/></net>

<net id="1782"><net_src comp="1778" pin="1"/><net_sink comp="1488" pin=1"/></net>

<net id="1786"><net_src comp="667" pin="1"/><net_sink comp="1783" pin=0"/></net>

<net id="1787"><net_src comp="1783" pin="1"/><net_sink comp="1497" pin=1"/></net>

<net id="1791"><net_src comp="671" pin="1"/><net_sink comp="1788" pin=0"/></net>

<net id="1792"><net_src comp="1788" pin="1"/><net_sink comp="1505" pin=1"/></net>

<net id="1796"><net_src comp="675" pin="1"/><net_sink comp="1793" pin=0"/></net>

<net id="1797"><net_src comp="1793" pin="1"/><net_sink comp="1307" pin=1"/></net>

<net id="1801"><net_src comp="679" pin="2"/><net_sink comp="1798" pin=0"/></net>

<net id="1802"><net_src comp="1798" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1806"><net_src comp="685" pin="2"/><net_sink comp="1803" pin=0"/></net>

<net id="1807"><net_src comp="1803" pin="1"/><net_sink comp="1356" pin=0"/></net>

<net id="1811"><net_src comp="691" pin="2"/><net_sink comp="1808" pin=0"/></net>

<net id="1812"><net_src comp="1808" pin="1"/><net_sink comp="1380" pin=0"/></net>

<net id="1816"><net_src comp="697" pin="2"/><net_sink comp="1813" pin=0"/></net>

<net id="1817"><net_src comp="1813" pin="1"/><net_sink comp="1404" pin=0"/></net>

<net id="1821"><net_src comp="703" pin="2"/><net_sink comp="1818" pin=0"/></net>

<net id="1825"><net_src comp="708" pin="2"/><net_sink comp="1822" pin=0"/></net>

<net id="1826"><net_src comp="1822" pin="1"/><net_sink comp="574" pin=2"/></net>

<net id="1830"><net_src comp="719" pin="1"/><net_sink comp="1827" pin=0"/></net>

<net id="1831"><net_src comp="1827" pin="1"/><net_sink comp="1332" pin=1"/></net>

<net id="1832"><net_src comp="1827" pin="1"/><net_sink comp="1356" pin=1"/></net>

<net id="1833"><net_src comp="1827" pin="1"/><net_sink comp="1380" pin=1"/></net>

<net id="1834"><net_src comp="1827" pin="1"/><net_sink comp="1404" pin=1"/></net>

<net id="1838"><net_src comp="398" pin="3"/><net_sink comp="1835" pin=0"/></net>

<net id="1839"><net_src comp="1835" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="1843"><net_src comp="727" pin="2"/><net_sink comp="1840" pin=0"/></net>

<net id="1844"><net_src comp="1840" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1848"><net_src comp="411" pin="3"/><net_sink comp="1845" pin=0"/></net>

<net id="1849"><net_src comp="1845" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1853"><net_src comp="755" pin="3"/><net_sink comp="1850" pin=0"/></net>

<net id="1854"><net_src comp="1850" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1858"><net_src comp="424" pin="3"/><net_sink comp="1855" pin=0"/></net>

<net id="1859"><net_src comp="1855" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="1863"><net_src comp="775" pin="3"/><net_sink comp="1860" pin=0"/></net>

<net id="1864"><net_src comp="1860" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1868"><net_src comp="437" pin="3"/><net_sink comp="1865" pin=0"/></net>

<net id="1869"><net_src comp="1865" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="1873"><net_src comp="797" pin="1"/><net_sink comp="1870" pin=0"/></net>

<net id="1874"><net_src comp="1870" pin="1"/><net_sink comp="1413" pin=0"/></net>

<net id="1878"><net_src comp="809" pin="1"/><net_sink comp="1875" pin=0"/></net>

<net id="1879"><net_src comp="1875" pin="1"/><net_sink comp="1422" pin=0"/></net>

<net id="1883"><net_src comp="821" pin="1"/><net_sink comp="1880" pin=0"/></net>

<net id="1884"><net_src comp="1880" pin="1"/><net_sink comp="1430" pin=0"/></net>

<net id="1888"><net_src comp="833" pin="1"/><net_sink comp="1885" pin=0"/></net>

<net id="1889"><net_src comp="1885" pin="1"/><net_sink comp="1438" pin=0"/></net>

<net id="1893"><net_src comp="845" pin="1"/><net_sink comp="1890" pin=0"/></net>

<net id="1894"><net_src comp="1890" pin="1"/><net_sink comp="1447" pin=0"/></net>

<net id="1898"><net_src comp="857" pin="1"/><net_sink comp="1895" pin=0"/></net>

<net id="1899"><net_src comp="1895" pin="1"/><net_sink comp="1455" pin=0"/></net>

<net id="1903"><net_src comp="869" pin="1"/><net_sink comp="1900" pin=0"/></net>

<net id="1904"><net_src comp="1900" pin="1"/><net_sink comp="1463" pin=0"/></net>

<net id="1908"><net_src comp="881" pin="1"/><net_sink comp="1905" pin=0"/></net>

<net id="1909"><net_src comp="1905" pin="1"/><net_sink comp="1472" pin=0"/></net>

<net id="1913"><net_src comp="893" pin="1"/><net_sink comp="1910" pin=0"/></net>

<net id="1914"><net_src comp="1910" pin="1"/><net_sink comp="1480" pin=0"/></net>

<net id="1918"><net_src comp="944" pin="2"/><net_sink comp="1915" pin=0"/></net>

<net id="1922"><net_src comp="450" pin="3"/><net_sink comp="1919" pin=0"/></net>

<net id="1923"><net_src comp="1919" pin="1"/><net_sink comp="457" pin=2"/></net>

<net id="1924"><net_src comp="1919" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="1928"><net_src comp="986" pin="2"/><net_sink comp="1925" pin=0"/></net>

<net id="1932"><net_src comp="467" pin="3"/><net_sink comp="1929" pin=0"/></net>

<net id="1933"><net_src comp="1929" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="1934"><net_src comp="1929" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="1938"><net_src comp="1017" pin="2"/><net_sink comp="1935" pin=0"/></net>

<net id="1942"><net_src comp="484" pin="3"/><net_sink comp="1939" pin=0"/></net>

<net id="1943"><net_src comp="1939" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="1944"><net_src comp="1939" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="1948"><net_src comp="1034" pin="2"/><net_sink comp="1945" pin=0"/></net>

<net id="1952"><net_src comp="501" pin="3"/><net_sink comp="1949" pin=0"/></net>

<net id="1953"><net_src comp="1949" pin="1"/><net_sink comp="508" pin=2"/></net>

<net id="1954"><net_src comp="1949" pin="1"/><net_sink comp="508" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_l1_pass_0 | {3 }
	Port: output_l1_pass_1 | {3 }
	Port: output_l1_pass_2 | {3 }
	Port: output_l1_pass_3 | {3 }
	Port: output_l1_local_3 | {3 }
	Port: output_l1_local_2 | {3 }
	Port: output_l1_local_1 | {3 }
	Port: output_l1_local_0 | {3 }
 - Input state : 
	Port: runSysArr : weight_regfile_0_0_read | {1 }
	Port: runSysArr : weight_regfile_0_1_read | {1 }
	Port: runSysArr : weight_regfile_0_2_read | {1 }
	Port: runSysArr : weight_regfile_0_3_read | {1 }
	Port: runSysArr : weight_regfile_1_0_read | {1 }
	Port: runSysArr : weight_regfile_1_1_read | {1 }
	Port: runSysArr : weight_regfile_1_2_read | {1 }
	Port: runSysArr : weight_regfile_1_3_read | {1 }
	Port: runSysArr : weight_regfile_2_0_read | {1 }
	Port: runSysArr : weight_regfile_2_1_read | {1 }
	Port: runSysArr : weight_regfile_2_2_read | {1 }
	Port: runSysArr : weight_regfile_2_3_read | {1 }
	Port: runSysArr : weight_regfile_3_0_read | {1 }
	Port: runSysArr : weight_regfile_3_1_read | {1 }
	Port: runSysArr : weight_regfile_3_2_read | {1 }
	Port: runSysArr : weight_regfile_3_3_read | {1 }
	Port: runSysArr : data_l1buf_0 | {2 3 }
	Port: runSysArr : data_l1buf_1 | {2 3 }
	Port: runSysArr : data_l1buf_2 | {2 3 }
	Port: runSysArr : data_l1buf_3 | {2 3 }
	Port: runSysArr : empty | {1 }
	Port: runSysArr : ko_2 | {1 }
	Port: runSysArr : s | {1 }
	Port: runSysArr : r | {1 }
	Port: runSysArr : output_l1_local_3 | {2 3 }
	Port: runSysArr : output_l1_local_2 | {2 3 }
	Port: runSysArr : output_l1_local_1 | {2 3 }
	Port: runSysArr : output_l1_local_0 | {2 3 }
  - Chain level:
	State 1
		add_ln147 : 1
		empty_29 : 1
		mul86_i_i : 2
		add_ln100_4 : 3
		add_ln100_5 : 3
		add_ln100_6 : 3
		add_ln100_7 : 3
	State 2
		icmp_ln55 : 1
		add_ln55 : 1
		br_ln55 : 2
		zext_ln55 : 1
		trunc_ln55 : 1
		zext_ln55_1 : 1
		data_l1buf_0_addr : 2
		data_reg_0_0_1 : 3
		icmp_ln68 : 1
		add_ln70 : 2
		zext_ln70 : 3
		data_l1buf_1_addr : 4
		data_l1buf_1_load : 5
		add_ln68 : 2
		zext_ln68 : 3
		tmp : 3
		data_l1buf_2_addr : 4
		data_l1buf_2_load : 5
		add_ln68_1 : 2
		zext_ln68_1 : 3
		tmp_3 : 3
		xor_ln68 : 4
		data_l1buf_3_addr : 4
		data_l1buf_3_load : 5
		store_ln80 : 1
		sext_ln86_15 : 1
		mul_ln86 : 2
		store_ln80 : 1
		sext_ln86_17 : 1
		mul_ln86_1 : 2
		store_ln80 : 1
		sext_ln86_19 : 1
		mul_ln86_2 : 2
		store_ln80 : 1
		sext_ln86_22 : 1
		mul_ln86_4 : 2
		store_ln80 : 1
		sext_ln86_24 : 1
		mul_ln86_5 : 2
		store_ln80 : 1
		sext_ln86_26 : 1
		mul_ln86_6 : 2
		store_ln80 : 1
		sext_ln86_29 : 1
		mul_ln86_8 : 2
		store_ln80 : 1
		sext_ln86_31 : 1
		mul_ln86_9 : 2
		store_ln80 : 1
		sext_ln86_33 : 1
		mul_ln86_10 : 2
		empty_30 : 2
		zext_ln93 : 3
		add_ln93 : 2
		zext_ln93_1 : 3
		tmp_4 : 3
		xor_ln93 : 4
		add_ln93_1 : 1
		icmp_ln93 : 2
		and_ln93 : 4
		br_ln93 : 4
		output_l1_local_3_addr : 4
		output_l1_local_3_load : 5
		add_ln93_2 : 2
		zext_ln93_2 : 3
		tmp_5 : 3
		xor_ln93_1 : 4
		add_ln93_3 : 1
		icmp_ln93_1 : 2
		and_ln93_1 : 4
		br_ln93 : 4
		output_l1_local_2_addr : 4
		output_l1_local_2_load : 5
		tmp_6 : 3
		xor_ln93_2 : 4
		add_ln93_4 : 1
		icmp_ln93_2 : 2
		and_ln93_2 : 4
		br_ln93 : 4
		output_l1_local_1_addr : 4
		output_l1_local_1_load : 5
		add_ln93_5 : 1
		icmp_ln93_3 : 2
		and_ln93_3 : 4
		br_ln93 : 4
		output_l1_local_0_addr : 4
		output_l1_local_0_load : 5
	State 3
		data_reg_0_1_1 : 1
		data_reg_0_2_1 : 1
		data_reg_0_3_1 : 1
		sext_ln82 : 1
		sext_ln86_16 : 1
		output_reg_3_3_1 : 2
		sext_ln85 : 3
		store_ln85 : 3
		sext_ln82_1 : 1
		sext_ln86_18 : 1
		output_reg_3_2_1 : 2
		store_ln85 : 3
		sext_ln82_2 : 1
		sext_ln86_20 : 1
		output_reg_3_1_1 : 2
		store_ln85 : 3
		store_ln80 : 1
		sext_ln86_21 : 1
		output_reg_3_0_1 : 2
		store_ln85 : 3
		sext_ln82_3 : 1
		sext_ln86_23 : 1
		output_reg_2_3_1 : 2
		sext_ln85_1 : 3
		store_ln85 : 3
		sext_ln82_4 : 1
		sext_ln86_25 : 1
		output_reg_2_2_1 : 2
		store_ln85 : 3
		sext_ln82_5 : 1
		sext_ln86_27 : 1
		output_reg_2_1_1 : 2
		store_ln85 : 3
		store_ln80 : 1
		sext_ln86_28 : 1
		output_reg_2_0_1 : 2
		store_ln85 : 3
		sext_ln82_6 : 1
		sext_ln86_30 : 1
		output_reg_1_3_1 : 2
		sext_ln85_2 : 3
		store_ln85 : 3
		sext_ln82_7 : 1
		sext_ln86_32 : 1
		output_reg_1_2_1 : 2
		store_ln85 : 3
		sext_ln82_8 : 1
		sext_ln86_34 : 1
		output_reg_1_1_1 : 2
		store_ln85 : 3
		store_ln80 : 1
		sext_ln86_35 : 1
		output_reg_1_0_1 : 2
		store_ln85 : 3
		store_ln80 : 2
		sext_ln82_9 : 1
		sext_ln86_36 : 2
		mul_ln86_12 : 3
		sext_ln86_37 : 4
		output_reg_0_3_1 : 5
		sext_ln85_3 : 6
		store_ln85 : 6
		store_ln80 : 2
		sext_ln82_10 : 1
		sext_ln86_38 : 2
		mul_ln86_13 : 3
		sext_ln86_39 : 4
		output_reg_0_2_1 : 5
		store_ln85 : 6
		store_ln80 : 2
		sext_ln82_11 : 1
		sext_ln86_40 : 2
		mul_ln86_14 : 3
		sext_ln86_41 : 4
		output_reg_0_1_1 : 5
		store_ln85 : 6
		store_ln80 : 1
		sext_ln86_42 : 1
		output_reg_0_0_1 : 2
		store_ln85 : 3
		add_ln98 : 4
		select_ln197 : 5
		store_ln95 : 6
		zext_ln100 : 1
		output_l1_pass_3_addr : 2
		store_ln100 : 6
		add_ln98_1 : 4
		select_ln197_1 : 5
		store_ln95 : 6
		zext_ln100_1 : 1
		output_l1_pass_2_addr : 2
		store_ln100 : 6
		add_ln98_2 : 4
		select_ln197_2 : 5
		store_ln95 : 6
		zext_ln100_2 : 1
		output_l1_pass_1_addr : 2
		store_ln100 : 6
		add_ln98_3 : 7
		select_ln197_3 : 8
		store_ln95 : 9
		zext_ln100_3 : 1
		output_l1_pass_0_addr : 2
		store_ln100 : 9
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|
| Operation|            Functional Unit            |   DSP   |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|
|          |            add_ln147_fu_587           |    0    |    0    |    39   |
|          |           add_ln100_4_fu_679          |    0    |    0    |    16   |
|          |           add_ln100_5_fu_685          |    0    |    0    |    16   |
|          |           add_ln100_6_fu_691          |    0    |    0    |    16   |
|          |           add_ln100_7_fu_697          |    0    |    0    |    16   |
|          |            add_ln55_fu_708            |    0    |    0    |    39   |
|          |            add_ln70_fu_733            |    0    |    0    |    16   |
|          |            add_ln68_fu_744            |    0    |    0    |    39   |
|          |           add_ln68_1_fu_763           |    0    |    0    |    39   |
|          |            empty_30_fu_897            |    0    |    0    |    39   |
|          |            add_ln93_fu_908            |    0    |    0    |    39   |
|    add   |           add_ln93_1_fu_933           |    0    |    0    |    39   |
|          |           add_ln93_2_fu_950           |    0    |    0    |    39   |
|          |           add_ln93_3_fu_975           |    0    |    0    |    39   |
|          |           add_ln93_4_fu_1006          |    0    |    0    |    39   |
|          |           add_ln93_5_fu_1023          |    0    |    0    |    39   |
|          |            add_ln98_fu_1317           |    0    |    0    |    39   |
|          |           add_ln100_fu_1332           |    0    |    0    |    16   |
|          |           add_ln98_1_fu_1341          |    0    |    0    |    39   |
|          |          add_ln100_1_fu_1356          |    0    |    0    |    16   |
|          |           add_ln98_2_fu_1365          |    0    |    0    |    39   |
|          |          add_ln100_2_fu_1380          |    0    |    0    |    16   |
|          |           add_ln98_3_fu_1389          |    0    |    0    |    39   |
|          |          add_ln100_3_fu_1404          |    0    |    0    |    16   |
|----------|---------------------------------------|---------|---------|---------|
|          |            mul_ln147_fu_581           |    3    |    0    |    20   |
|          |            mul86_i_i_fu_609           |    0    |    0    |    49   |
|    mul   |        output_reg_3_0_1_fu_1109       |    0    |    0    |    40   |
|          |        output_reg_2_0_1_fu_1167       |    0    |    0    |    40   |
|          |        output_reg_1_0_1_fu_1225       |    0    |    0    |    40   |
|          |        output_reg_0_0_1_fu_1307       |    0    |    0    |    40   |
|----------|---------------------------------------|---------|---------|---------|
|          |         data_reg_0_1_1_fu_1040        |    0    |    0    |    8    |
|          |         data_reg_0_2_1_fu_1047        |    0    |    0    |    8    |
|          |         data_reg_0_3_1_fu_1054        |    0    |    0    |    8    |
|  select  |          select_ln197_fu_1323         |    0    |    0    |    32   |
|          |         select_ln197_1_fu_1347        |    0    |    0    |    32   |
|          |         select_ln197_2_fu_1371        |    0    |    0    |    32   |
|          |         select_ln197_3_fu_1395        |    0    |    0    |    32   |
|----------|---------------------------------------|---------|---------|---------|
|          |           icmp_ln197_fu_599           |    0    |    0    |    20   |
|          |            icmp_ln55_fu_703           |    0    |    0    |    20   |
|          |            icmp_ln68_fu_727           |    0    |    0    |    20   |
|   icmp   |            icmp_ln93_fu_939           |    0    |    0    |    20   |
|          |           icmp_ln93_1_fu_981          |    0    |    0    |    20   |
|          |          icmp_ln93_2_fu_1012          |    0    |    0    |    20   |
|          |          icmp_ln93_3_fu_1029          |    0    |    0    |    20   |
|----------|---------------------------------------|---------|---------|---------|
|    or    |            or_ln197_fu_593            |    0    |    0    |    32   |
|----------|---------------------------------------|---------|---------|---------|
|          |              grp_fu_1413              |    1    |    0    |    0    |
|          |              grp_fu_1422              |    1    |    0    |    0    |
|          |              grp_fu_1430              |    1    |    0    |    0    |
|          |              grp_fu_1438              |    1    |    0    |    0    |
|          |              grp_fu_1447              |    1    |    0    |    0    |
|  muladd  |              grp_fu_1455              |    1    |    0    |    0    |
|          |              grp_fu_1463              |    1    |    0    |    0    |
|          |              grp_fu_1472              |    1    |    0    |    0    |
|          |              grp_fu_1480              |    1    |    0    |    0    |
|          |              grp_fu_1488              |    1    |    0    |    0    |
|          |              grp_fu_1497              |    1    |    0    |    0    |
|          |              grp_fu_1505              |    1    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |            xor_ln68_fu_783            |    0    |    0    |    2    |
|    xor   |            xor_ln93_fu_927            |    0    |    0    |    2    |
|          |           xor_ln93_1_fu_969           |    0    |    0    |    2    |
|          |           xor_ln93_2_fu_1000          |    0    |    0    |    2    |
|----------|---------------------------------------|---------|---------|---------|
|          |            and_ln93_fu_944            |    0    |    0    |    2    |
|    and   |           and_ln93_1_fu_986           |    0    |    0    |    2    |
|          |           and_ln93_2_fu_1017          |    0    |    0    |    2    |
|          |           and_ln93_3_fu_1034          |    0    |    0    |    2    |
|----------|---------------------------------------|---------|---------|---------|
|          | weight_regfile_3_3_read_1_read_fu_278 |    0    |    0    |    0    |
|          | weight_regfile_3_2_read_1_read_fu_284 |    0    |    0    |    0    |
|          | weight_regfile_3_1_read_1_read_fu_290 |    0    |    0    |    0    |
|          | weight_regfile_3_0_read_1_read_fu_296 |    0    |    0    |    0    |
|          | weight_regfile_2_3_read_1_read_fu_302 |    0    |    0    |    0    |
|          | weight_regfile_2_2_read_1_read_fu_308 |    0    |    0    |    0    |
|          | weight_regfile_2_1_read_1_read_fu_314 |    0    |    0    |    0    |
|          | weight_regfile_2_0_read_1_read_fu_320 |    0    |    0    |    0    |
|          | weight_regfile_1_3_read_1_read_fu_326 |    0    |    0    |    0    |
|   read   | weight_regfile_1_2_read_1_read_fu_332 |    0    |    0    |    0    |
|          | weight_regfile_1_1_read_1_read_fu_338 |    0    |    0    |    0    |
|          | weight_regfile_1_0_read_1_read_fu_344 |    0    |    0    |    0    |
|          | weight_regfile_0_3_read_1_read_fu_350 |    0    |    0    |    0    |
|          | weight_regfile_0_2_read_1_read_fu_356 |    0    |    0    |    0    |
|          | weight_regfile_0_1_read_1_read_fu_362 |    0    |    0    |    0    |
|          | weight_regfile_0_0_read_1_read_fu_368 |    0    |    0    |    0    |
|          |         ko_2_read_read_fu_374         |    0    |    0    |    0    |
|          |           s_read_read_fu_380          |    0    |    0    |    0    |
|          |           r_read_read_fu_386          |    0    |    0    |    0    |
|          |       TILED_H_assign_read_fu_392      |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   trunc  |            empty_29_fu_605            |    0    |    0    |    0    |
|          |           trunc_ln55_fu_719           |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |            sext_ln86_fu_615           |    0    |    0    |    0    |
|          |           sext_ln86_1_fu_619          |    0    |    0    |    0    |
|          |           sext_ln86_2_fu_623          |    0    |    0    |    0    |
|          |           sext_ln86_3_fu_627          |    0    |    0    |    0    |
|          |           sext_ln86_4_fu_631          |    0    |    0    |    0    |
|          |           sext_ln86_5_fu_635          |    0    |    0    |    0    |
|          |           sext_ln86_6_fu_639          |    0    |    0    |    0    |
|          |           sext_ln86_7_fu_643          |    0    |    0    |    0    |
|          |           sext_ln86_8_fu_647          |    0    |    0    |    0    |
|          |           sext_ln86_9_fu_651          |    0    |    0    |    0    |
|          |          sext_ln86_10_fu_655          |    0    |    0    |    0    |
|          |          sext_ln86_11_fu_659          |    0    |    0    |    0    |
|          |          sext_ln86_12_fu_663          |    0    |    0    |    0    |
|          |          sext_ln86_13_fu_667          |    0    |    0    |    0    |
|          |          sext_ln86_14_fu_671          |    0    |    0    |    0    |
|          |            sext_ln55_fu_675           |    0    |    0    |    0    |
|          |          sext_ln86_15_fu_797          |    0    |    0    |    0    |
|          |          sext_ln86_17_fu_809          |    0    |    0    |    0    |
|          |          sext_ln86_19_fu_821          |    0    |    0    |    0    |
|          |          sext_ln86_22_fu_833          |    0    |    0    |    0    |
|          |          sext_ln86_24_fu_845          |    0    |    0    |    0    |
|          |          sext_ln86_26_fu_857          |    0    |    0    |    0    |
|          |          sext_ln86_29_fu_869          |    0    |    0    |    0    |
|   sext   |          sext_ln86_31_fu_881          |    0    |    0    |    0    |
|          |          sext_ln86_33_fu_893          |    0    |    0    |    0    |
|          |           sext_ln82_fu_1064           |    0    |    0    |    0    |
|          |           sext_ln85_fu_1068           |    0    |    0    |    0    |
|          |          sext_ln82_1_fu_1078          |    0    |    0    |    0    |
|          |          sext_ln82_2_fu_1089          |    0    |    0    |    0    |
|          |          sext_ln86_21_fu_1105         |    0    |    0    |    0    |
|          |          sext_ln82_3_fu_1122          |    0    |    0    |    0    |
|          |          sext_ln85_1_fu_1126          |    0    |    0    |    0    |
|          |          sext_ln82_4_fu_1136          |    0    |    0    |    0    |
|          |          sext_ln82_5_fu_1147          |    0    |    0    |    0    |
|          |          sext_ln86_28_fu_1163         |    0    |    0    |    0    |
|          |          sext_ln82_6_fu_1180          |    0    |    0    |    0    |
|          |          sext_ln85_2_fu_1184          |    0    |    0    |    0    |
|          |          sext_ln82_7_fu_1194          |    0    |    0    |    0    |
|          |          sext_ln82_8_fu_1205          |    0    |    0    |    0    |
|          |          sext_ln86_35_fu_1221         |    0    |    0    |    0    |
|          |          sext_ln82_9_fu_1243          |    0    |    0    |    0    |
|          |          sext_ln86_36_fu_1247         |    0    |    0    |    0    |
|          |          sext_ln85_3_fu_1251          |    0    |    0    |    0    |
|          |          sext_ln82_10_fu_1266         |    0    |    0    |    0    |
|          |          sext_ln86_38_fu_1270         |    0    |    0    |    0    |
|          |          sext_ln82_11_fu_1286         |    0    |    0    |    0    |
|          |          sext_ln86_40_fu_1290         |    0    |    0    |    0    |
|          |          sext_ln86_42_fu_1303         |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |            zext_ln55_fu_714           |    0    |    0    |    0    |
|          |           zext_ln55_1_fu_723          |    0    |    0    |    0    |
|          |            zext_ln70_fu_739           |    0    |    0    |    0    |
|          |            zext_ln68_fu_750           |    0    |    0    |    0    |
|          |           zext_ln68_1_fu_769          |    0    |    0    |    0    |
|   zext   |            zext_ln93_fu_903           |    0    |    0    |    0    |
|          |           zext_ln93_1_fu_914          |    0    |    0    |    0    |
|          |           zext_ln93_2_fu_956          |    0    |    0    |    0    |
|          |           zext_ln100_fu_1336          |    0    |    0    |    0    |
|          |          zext_ln100_1_fu_1360         |    0    |    0    |    0    |
|          |          zext_ln100_2_fu_1384         |    0    |    0    |    0    |
|          |          zext_ln100_3_fu_1408         |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |               tmp_fu_755              |    0    |    0    |    0    |
|          |              tmp_3_fu_775             |    0    |    0    |    0    |
| bitselect|              tmp_4_fu_919             |    0    |    0    |    0    |
|          |              tmp_5_fu_961             |    0    |    0    |    0    |
|          |              tmp_6_fu_992             |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   Total  |                                       |    15   |    0    |   1298  |
|----------|---------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|      add_ln100_4_reg_1798     |    9   |
|      add_ln100_5_reg_1803     |    9   |
|      add_ln100_6_reg_1808     |    9   |
|      add_ln100_7_reg_1813     |    9   |
|       add_ln147_reg_1705      |   32   |
|       add_ln55_reg_1822       |   32   |
|      and_ln93_1_reg_1925      |    1   |
|      and_ln93_2_reg_1935      |    1   |
|      and_ln93_3_reg_1945      |    1   |
|       and_ln93_reg_1915       |    1   |
|   data_l1buf_0_addr_reg_1835  |    9   |
|   data_l1buf_1_addr_reg_1845  |    9   |
|   data_l1buf_2_addr_reg_1855  |    9   |
|   data_l1buf_3_addr_reg_1865  |    9   |
|     data_reg_0_0_reg_1513     |    8   |
|     data_reg_0_1_reg_1519     |    8   |
|     data_reg_0_2_reg_1525     |    8   |
|     data_reg_0_3_reg_1531     |    8   |
|     data_reg_1_0_reg_1537     |    8   |
|     data_reg_1_1_reg_1543     |    8   |
|     data_reg_1_2_reg_1549     |    8   |
|     data_reg_1_3_reg_1555     |    8   |
|     data_reg_2_0_reg_1561     |    8   |
|     data_reg_2_1_reg_1567     |    8   |
|     data_reg_2_2_reg_1573     |    8   |
|     data_reg_2_3_reg_1579     |    8   |
|     data_reg_3_0_reg_1585     |    8   |
|     data_reg_3_1_reg_1590     |    8   |
|     data_reg_3_2_reg_1595     |    8   |
|     data_reg_3_3_reg_1600     |    8   |
|           i_reg_570           |   32   |
|      icmp_ln197_reg_1710      |    1   |
|       icmp_ln55_reg_1818      |    1   |
|       icmp_ln68_reg_1840      |    1   |
|       mul_ln147_reg_1697      |   32   |
|output_l1_local_0_addr_reg_1949|   10   |
|output_l1_local_1_addr_reg_1939|   10   |
|output_l1_local_2_addr_reg_1929|   10   |
|output_l1_local_3_addr_reg_1919|   10   |
|    output_reg_0_0_reg_1605    |   16   |
|    output_reg_0_1_reg_1611    |   17   |
|    output_reg_0_2_reg_1617    |   18   |
|    output_reg_0_3_reg_1623    |   19   |
|    output_reg_1_0_reg_1628    |   16   |
|    output_reg_1_1_reg_1634    |   17   |
|    output_reg_1_2_reg_1640    |   18   |
|    output_reg_1_3_reg_1646    |   19   |
|    output_reg_2_0_reg_1651    |   16   |
|    output_reg_2_1_reg_1657    |   17   |
|    output_reg_2_2_reg_1663    |   18   |
|    output_reg_2_3_reg_1669    |   19   |
|    output_reg_3_0_reg_1674    |   16   |
|    output_reg_3_1_reg_1680    |   17   |
|    output_reg_3_2_reg_1686    |   18   |
|    output_reg_3_3_reg_1692    |   19   |
|       sext_ln55_reg_1793      |   16   |
|     sext_ln86_10_reg_1768     |   16   |
|     sext_ln86_11_reg_1773     |   16   |
|     sext_ln86_12_reg_1778     |   16   |
|     sext_ln86_13_reg_1783     |   16   |
|     sext_ln86_14_reg_1788     |   16   |
|     sext_ln86_15_reg_1870     |   16   |
|     sext_ln86_17_reg_1875     |   16   |
|     sext_ln86_19_reg_1880     |   16   |
|      sext_ln86_1_reg_1723     |   16   |
|     sext_ln86_22_reg_1885     |   16   |
|     sext_ln86_24_reg_1890     |   16   |
|     sext_ln86_26_reg_1895     |   16   |
|     sext_ln86_29_reg_1900     |   16   |
|      sext_ln86_2_reg_1728     |   16   |
|     sext_ln86_31_reg_1905     |   16   |
|     sext_ln86_33_reg_1910     |   16   |
|      sext_ln86_3_reg_1733     |   16   |
|      sext_ln86_4_reg_1738     |   16   |
|      sext_ln86_5_reg_1743     |   16   |
|      sext_ln86_6_reg_1748     |   16   |
|      sext_ln86_7_reg_1753     |   16   |
|      sext_ln86_8_reg_1758     |   16   |
|      sext_ln86_9_reg_1763     |   16   |
|       sext_ln86_reg_1718      |   16   |
|         tmp_3_reg_1860        |    1   |
|          tmp_reg_1850         |    1   |
|      trunc_ln55_reg_1827      |    9   |
+-------------------------------+--------+
|             Total             |  1066  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_405 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_418 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_431 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_444 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_457 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_474 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_491 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_508 |  p2  |   2  |   0  |    0   ||    9    |
|    grp_fu_1413    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1422    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1430    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1438    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1447    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1455    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1463    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1472    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1480    |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   216  ||  10.251 ||   153   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   15   |    -   |    0   |  1298  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   153  |
|  Register |    -   |    -   |  1066  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   15   |   10   |  1066  |  1451  |
+-----------+--------+--------+--------+--------+
