#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Nov 25 23:22:32 2022
# Process ID: 11576
# Current directory: F:/Verilog_Learn/sim_114_graycounter_8bit/vivado_prj_114/kt7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent876 F:\Verilog_Learn\sim_114_graycounter_8bit\vivado_prj_114\kt7\kt7.xpr
# Log file: F:/Verilog_Learn/sim_114_graycounter_8bit/vivado_prj_114/kt7/vivado.log
# Journal file: F:/Verilog_Learn/sim_114_graycounter_8bit/vivado_prj_114/kt7\vivado.jou
# Running On: ZHOUXXXX, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 12, Host memory: 34137 MB
#-----------------------------------------------------------
start_gui
open_project F:/Verilog_Learn/sim_114_graycounter_8bit/vivado_prj_114/kt7/kt7.xpr
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {256} CONFIG.Read_Width_A {8} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {F:/Verilog_Learn/sim_114_graycounter_8bit/vivado_prj_114/gray_lut.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files f:/Verilog_Learn/sim_114_graycounter_8bit/vivado_prj_114/kt7/kt7.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  f:/Verilog_Learn/sim_114_graycounter_8bit/vivado_prj_114/kt7/kt7.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files f:/Verilog_Learn/sim_114_graycounter_8bit/vivado_prj_114/kt7/kt7.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/Verilog_Learn/sim_114_graycounter_8bit/vivado_prj_114/kt7/kt7.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs blk_mem_gen_0_synth_1 -jobs 18
wait_on_run blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files f:/Verilog_Learn/sim_114_graycounter_8bit/vivado_prj_114/kt7/kt7.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory F:/Verilog_Learn/sim_114_graycounter_8bit/vivado_prj_114/kt7/kt7.ip_user_files/sim_scripts -ip_user_files_dir F:/Verilog_Learn/sim_114_graycounter_8bit/vivado_prj_114/kt7/kt7.ip_user_files -ipstatic_source_dir F:/Verilog_Learn/sim_114_graycounter_8bit/vivado_prj_114/kt7/kt7.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2021_lib_modelsim20_lib} {questa=F:/Verilog_Learn/sim_114_graycounter_8bit/vivado_prj_114/kt7/kt7.cache/compile_simlib/questa} {riviera=F:/Verilog_Learn/sim_114_graycounter_8bit/vivado_prj_114/kt7/kt7.cache/compile_simlib/riviera} {activehdl=F:/Verilog_Learn/sim_114_graycounter_8bit/vivado_prj_114/kt7/kt7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
