**************************************************************************
*             __________               __   ___.
*   Open      \______   \ ____   ____ |  | _\_ |__   _______  ___
*   Source     |       _//  _ \_/ ___\|  |/ /| __ \ /  _ \  \/  /
*   Jukebox    |    |   (  <_> )  \___|    < | \_\ (  <_> > <  <
*   Firmware   |____|_  /\____/ \___  >__|_ \|___  /\____/__/\_ \
*                     \/            \/     \/    \/            \/
* $Id$
*
* Copyright (C) 2007 by Greg White
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* as published by the Free Software Foundation; either version 2
* of the License, or (at your option) any later version.
*
* This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
* KIND, either express or implied.
*
*************************************************************************** The SC606 can clock at 400KHz:  Clock period high is 600nS and low is 1300nS  The high and low times are different enough to need different timings  cycles delayed = 30 + 7 * loops  100MHz = 10nS per cycle: LO:1300nS=130:14  HI:600nS=60:9  300MHz = 3.36nS per cycle: LO:1300nS=387:51  HI:600nS=179:21  Don't need a delay since follows a data bit with a delay on the end  And set to input  ack failed if SDA is not low  clock out each bit, MSB first  And set to input  clock in each bit, MSB first  returns number of acks that were bad  Set GPB2 (EN) to 1  Turn enable line on  OFF GPBDAT &= ~(1 << 2);  About 400us - needs 350us  Set GPH9 (SDA) and GPH10 (SCL) to 1 **************************************************************************
*             __________               __   ___.
*   Open      \______   \ ____   ____ |  | _\_ |__   _______  ___
*   Source     |       _//  _ \_/ ___\|  |/ /| __ \ /  _ \  \/  /
*   Jukebox    |    |   (  <_> )  \___|    < | \_\ (  <_> > <  <
*   Firmware   |____|_  /\____/ \___  >__|_ \|___  /\____/__/\_ \
*                     \/            \/     \/    \/            \/
* $Id$
*
* Copyright (C) 2007 by Greg White
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* as published by the Free Software Foundation; either version 2
* of the License, or (at your option) any later version.
*
* This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
* KIND, either express or implied.
*
*************************************************************************** The SC606 can clock at 400KHz:  Clock period high is 600nS and low is 1300nS  The high and low times are different enough to need different timings  cycles delayed = 30 + 7 * loops  100MHz = 10nS per cycle: LO:1300nS=130:14  HI:600nS=60:9  300MHz = 3.36nS per cycle: LO:1300nS=387:51  HI:600nS=179:21  Don't need a delay since follows a data bit with a delay on the end  And set to input  ack failed if SDA is not low  clock out each bit, MSB first  And set to input  clock in each bit, MSB first  returns number of acks that were bad  Set GPB2 (EN) to 1  Turn enable line on  OFF GPBDAT &= ~(1 << 2);  About 400us - needs 350us  Set GPH9 (SDA) and GPH10 (SCL) to 1 **************************************************************************
*             __________               __   ___.
*   Open      \______   \ ____   ____ |  | _\_ |__   _______  ___
*   Source     |       _//  _ \_/ ___\|  |/ /| __ \ /  _ \  \/  /
*   Jukebox    |    |   (  <_> )  \___|    < | \_\ (  <_> > <  <
*   Firmware   |____|_  /\____/ \___  >__|_ \|___  /\____/__/\_ \
*                     \/            \/     \/    \/            \/
* $Id$
*
* Copyright (C) 2007 by Greg White
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* as published by the Free Software Foundation; either version 2
* of the License, or (at your option) any later version.
*
* This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
* KIND, either express or implied.
*
*************************************************************************** The SC606 can clock at 400KHz:  Clock period high is 600nS and low is 1300nS  The high and low times are different enough to need different timings  cycles delayed = 30 + 7 * loops  100MHz = 10nS per cycle: LO:1300nS=130:14  HI:600nS=60:9  300MHz = 3.36nS per cycle: LO:1300nS=387:51  HI:600nS=179:21  Don't need a delay since follows a data bit with a delay on the end  And set to input  ack failed if SDA is not low  clock out each bit, MSB first  And set to input  clock in each bit, MSB first  returns number of acks that were bad  Set GPB2 (EN) to 1  Turn enable line on  OFF GPBDAT &= ~(1 << 2);  About 400us - needs 350us  Set GPH9 (SDA) and GPH10 (SCL) to 1 