

================================================================
== Vitis HLS Report for 'FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc'
================================================================
* Date:           Thu Oct  2 22:22:19 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.516 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  21241426|  21241426|  84.966 ms|  84.966 ms|  21241426|  21241426|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+---------+---------+------------------------------------------------+
        |                                  |                       |  Latency (cycles) |   Latency (absolute)  |      Interval     |                    Pipeline                    |
        |             Instance             |         Module        |   min   |   max   |    min    |    max    |   min   |   max   |                      Type                      |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+---------+---------+------------------------------------------------+
        |grp_push_tensor1d_fu_136          |push_tensor1d          |      770|      770|   3.080 us|   3.080 us|      769|      769|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_push_tensor2d_bycol_fu_157    |push_tensor2d_bycol    |  2359310|  2359310|   9.437 ms|   9.437 ms|  2359297|  2359297|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_Multiply_VecMat_fu_166        |Multiply_VecMat        |  4719368|  4719368|  18.877 ms|  18.877 ms|  4719368|  4719368|                                              no|
        |grp_push_tensor1d_2_fu_173        |push_tensor1d_2        |      770|      770|   3.080 us|   3.080 us|      769|      769|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_push_tensor2d_bycol_3_fu_194  |push_tensor2d_bycol_3  |  2359310|  2359310|   9.437 ms|   9.437 ms|  2359297|  2359297|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_Multiply_VecMat_4_fu_203      |Multiply_VecMat_4      |  4719368|  4719368|  18.877 ms|  18.877 ms|  4719368|  4719368|                                              no|
        |grp_Swish_fu_210                  |Swish                  |     3119|     3119|  12.476 us|  12.476 us|     3073|     3073|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_push_tensor2d_bycol_5_fu_216  |push_tensor2d_bycol_5  |  2359310|  2359310|   9.437 ms|   9.437 ms|  2359297|  2359297|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_Multiply_Vec_fu_225           |Multiply_Vec           |     3075|     3075|  12.300 us|  12.300 us|     3073|     3073|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_Multiply_VecMat_6_fu_232      |Multiply_VecMat_6      |  4721672|  4721672|  18.887 ms|  18.887 ms|  4721672|  4721672|                                              no|
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+---------+---------+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%W1_vec_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %W1_vec"   --->   Operation 15 'read' 'W1_vec_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%z2_Silu_strm = alloca i64 1"   --->   Operation 16 'alloca' 'z2_Silu_strm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%z3_strm = alloca i64 1"   --->   Operation 17 'alloca' 'z3_strm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%z2_strm = alloca i64 1"   --->   Operation 18 'alloca' 'z2_strm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%z1_strm = alloca i64 1"   --->   Operation 19 'alloca' 'z1_strm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%W_strm = alloca i64 1"   --->   Operation 20 'alloca' 'W_strm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x_strm = alloca i64 1"   --->   Operation 21 'alloca' 'x_strm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_1 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln98 = call void @push_tensor1d, i32 %x_strm, i32 %ffn_input, i32 %ffn_input_44, i32 %ffn_input_45, i32 %ffn_input_46, i32 %ffn_input_47, i32 %ffn_input_48, i32 %ffn_input_49, i32 %ffn_input_50" [kernel_FFN.cpp:98->kernel_FFN.cpp:98]   --->   Operation 22 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln99 = call void @push_tensor2d_bycol, i32 %gmem2, i64 %W1_vec_read, i32 %W_strm" [kernel_FFN.cpp:99->kernel_FFN.cpp:98]   --->   Operation 23 'call' 'call_ln99' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 1.28>
ST_2 : Operation 24 [1/2] (1.28ns)   --->   "%call_ln98 = call void @push_tensor1d, i32 %x_strm, i32 %ffn_input, i32 %ffn_input_44, i32 %ffn_input_45, i32 %ffn_input_46, i32 %ffn_input_47, i32 %ffn_input_48, i32 %ffn_input_49, i32 %ffn_input_50" [kernel_FFN.cpp:98->kernel_FFN.cpp:98]   --->   Operation 24 'call' 'call_ln98' <Predicate = true> <Delay = 1.28> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln99 = call void @push_tensor2d_bycol, i32 %gmem2, i64 %W1_vec_read, i32 %W_strm" [kernel_FFN.cpp:99->kernel_FFN.cpp:98]   --->   Operation 25 'call' 'call_ln99' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln100 = call void @Multiply_VecMat, i32 %z1_strm, i32 %x_strm, i32 %W_strm" [kernel_FFN.cpp:100->kernel_FFN.cpp:98]   --->   Operation 26 'call' 'call_ln100' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln100 = call void @Multiply_VecMat, i32 %z1_strm, i32 %x_strm, i32 %W_strm" [kernel_FFN.cpp:100->kernel_FFN.cpp:98]   --->   Operation 27 'call' 'call_ln100' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%W2_vec_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %W2_vec"   --->   Operation 28 'read' 'W2_vec_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln102 = call void @push_tensor1d.2, i32 %x_strm, i32 %ffn_input, i32 %ffn_input_44, i32 %ffn_input_45, i32 %ffn_input_46, i32 %ffn_input_47, i32 %ffn_input_48, i32 %ffn_input_49, i32 %ffn_input_50" [kernel_FFN.cpp:102->kernel_FFN.cpp:98]   --->   Operation 29 'call' 'call_ln102' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln103 = call void @push_tensor2d_bycol.3, i32 %gmem2, i64 %W2_vec_read, i32 %W_strm" [kernel_FFN.cpp:103->kernel_FFN.cpp:98]   --->   Operation 30 'call' 'call_ln103' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 1.28>
ST_6 : Operation 31 [1/2] (1.28ns)   --->   "%call_ln102 = call void @push_tensor1d.2, i32 %x_strm, i32 %ffn_input, i32 %ffn_input_44, i32 %ffn_input_45, i32 %ffn_input_46, i32 %ffn_input_47, i32 %ffn_input_48, i32 %ffn_input_49, i32 %ffn_input_50" [kernel_FFN.cpp:102->kernel_FFN.cpp:98]   --->   Operation 31 'call' 'call_ln102' <Predicate = true> <Delay = 1.28> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln103 = call void @push_tensor2d_bycol.3, i32 %gmem2, i64 %W2_vec_read, i32 %W_strm" [kernel_FFN.cpp:103->kernel_FFN.cpp:98]   --->   Operation 32 'call' 'call_ln103' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 33 [2/2] (0.00ns)   --->   "%call_ln104 = call void @Multiply_VecMat.4, i32 %z2_strm, i32 %x_strm, i32 %W_strm" [kernel_FFN.cpp:104->kernel_FFN.cpp:98]   --->   Operation 33 'call' 'call_ln104' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln104 = call void @Multiply_VecMat.4, i32 %z2_strm, i32 %x_strm, i32 %W_strm" [kernel_FFN.cpp:104->kernel_FFN.cpp:98]   --->   Operation 34 'call' 'call_ln104' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 35 [1/1] (0.00ns)   --->   "%W3_vec_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %W3_vec"   --->   Operation 35 'read' 'W3_vec_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 36 [2/2] (0.00ns)   --->   "%call_ln106 = call void @Swish, i32 %z2_Silu_strm, i32 %z2_strm" [kernel_FFN.cpp:106->kernel_FFN.cpp:98]   --->   Operation 36 'call' 'call_ln106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 37 [2/2] (0.00ns)   --->   "%call_ln109 = call void @push_tensor2d_bycol.5, i32 %gmem2, i64 %W3_vec_read, i32 %W_strm" [kernel_FFN.cpp:109->kernel_FFN.cpp:98]   --->   Operation 37 'call' 'call_ln109' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln106 = call void @Swish, i32 %z2_Silu_strm, i32 %z2_strm" [kernel_FFN.cpp:106->kernel_FFN.cpp:98]   --->   Operation 38 'call' 'call_ln106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln109 = call void @push_tensor2d_bycol.5, i32 %gmem2, i64 %W3_vec_read, i32 %W_strm" [kernel_FFN.cpp:109->kernel_FFN.cpp:98]   --->   Operation 39 'call' 'call_ln109' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln107 = call void @Multiply_Vec, i32 %z3_strm, i32 %z1_strm, i32 %z2_Silu_strm" [kernel_FFN.cpp:107->kernel_FFN.cpp:98]   --->   Operation 40 'call' 'call_ln107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln107 = call void @Multiply_Vec, i32 %z3_strm, i32 %z1_strm, i32 %z2_Silu_strm" [kernel_FFN.cpp:107->kernel_FFN.cpp:98]   --->   Operation 41 'call' 'call_ln107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln110 = call void @Multiply_VecMat.6, i32 %res_strm, i32 %z3_strm, i32 %W_strm" [kernel_FFN.cpp:110->kernel_FFN.cpp:98]   --->   Operation 42 'call' 'call_ln110' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 43 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %W3_vec, i1 1, void @p_str"   --->   Operation 43 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 44 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %W2_vec, i1 1, void @p_str"   --->   Operation 44 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 45 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %W1_vec, i1 1, void @p_str"   --->   Operation 45 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 46 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %gmem2, i1 1, void @p_str"   --->   Operation 46 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res_strm, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_51, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_55, void @empty_53, void @empty_107, i32 16, i32 16, i32 256, i32 16, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 49 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @z2_Silu_strm_str, i32 1, void @p_str, void @p_str, i32 64, i32 64, i32 %z2_Silu_strm, i32 %z2_Silu_strm"   --->   Operation 49 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 50 [1/1] (0.00ns)   --->   "%empty_677 = specchannel i32 @_ssdm_op_SpecChannel, void @z3_strm_str, i32 1, void @p_str, void @p_str, i32 64, i32 64, i32 %z3_strm, i32 %z3_strm"   --->   Operation 50 'specchannel' 'empty_677' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 51 [1/1] (0.00ns)   --->   "%empty_678 = specchannel i32 @_ssdm_op_SpecChannel, void @z2_strm_str, i32 1, void @p_str, void @p_str, i32 64, i32 64, i32 %z2_strm, i32 %z2_strm"   --->   Operation 51 'specchannel' 'empty_678' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 52 [1/1] (0.00ns)   --->   "%empty_679 = specchannel i32 @_ssdm_op_SpecChannel, void @z1_strm_str, i32 1, void @p_str, void @p_str, i32 64, i32 64, i32 %z1_strm, i32 %z1_strm"   --->   Operation 52 'specchannel' 'empty_679' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 53 [1/1] (0.00ns)   --->   "%empty_680 = specchannel i32 @_ssdm_op_SpecChannel, void @W_strm_str, i32 1, void @p_str, void @p_str, i32 64, i32 64, i32 %W_strm, i32 %W_strm"   --->   Operation 53 'specchannel' 'empty_680' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 54 [1/1] (0.00ns)   --->   "%empty_681 = specchannel i32 @_ssdm_op_SpecChannel, void @x_strm_str, i32 1, void @p_str, void @p_str, i32 64, i32 64, i32 %x_strm, i32 %x_strm"   --->   Operation 54 'specchannel' 'empty_681' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_strm, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W_strm, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z1_strm, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z2_strm, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z3_strm, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z2_Silu_strm, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln110 = call void @Multiply_VecMat.6, i32 %res_strm, i32 %z3_strm, i32 %W_strm" [kernel_FFN.cpp:110->kernel_FFN.cpp:98]   --->   Operation 61 'call' 'call_ln110' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 62 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ W1_vec]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ W2_vec]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ W3_vec]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ res_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ffn_input]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ffn_input_44]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ffn_input_45]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ffn_input_46]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ffn_input_47]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ffn_input_48]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ffn_input_49]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ffn_input_50]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
W1_vec_read           (read             ) [ 001000000000000]
z2_Silu_strm          (alloca           ) [ 001111111111111]
z3_strm               (alloca           ) [ 001111111111111]
z2_strm               (alloca           ) [ 001111111111111]
z1_strm               (alloca           ) [ 001111111111111]
W_strm                (alloca           ) [ 011111111111111]
x_strm                (alloca           ) [ 011111111111111]
call_ln98             (call             ) [ 000000000000000]
call_ln99             (call             ) [ 000000000000000]
call_ln100            (call             ) [ 000000000000000]
W2_vec_read           (read             ) [ 000000100000000]
call_ln102            (call             ) [ 000000000000000]
call_ln103            (call             ) [ 000000000000000]
call_ln104            (call             ) [ 000000000000000]
W3_vec_read           (read             ) [ 000000000010000]
call_ln106            (call             ) [ 000000000000000]
call_ln109            (call             ) [ 000000000000000]
call_ln107            (call             ) [ 000000000000000]
specstablecontent_ln0 (specstablecontent) [ 000000000000000]
specstablecontent_ln0 (specstablecontent) [ 000000000000000]
specstablecontent_ln0 (specstablecontent) [ 000000000000000]
specstablecontent_ln0 (specstablecontent) [ 000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000]
empty                 (specchannel      ) [ 000000000000000]
empty_677             (specchannel      ) [ 000000000000000]
empty_678             (specchannel      ) [ 000000000000000]
empty_679             (specchannel      ) [ 000000000000000]
empty_680             (specchannel      ) [ 000000000000000]
empty_681             (specchannel      ) [ 000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000]
call_ln110            (call             ) [ 000000000000000]
ret_ln0               (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="W1_vec">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W1_vec"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="W2_vec">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W2_vec"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="W3_vec">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W3_vec"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res_strm">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_strm"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ffn_input">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ffn_input"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ffn_input_44">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ffn_input_44"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ffn_input_45">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ffn_input_45"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ffn_input_46">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ffn_input_46"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ffn_input_47">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ffn_input_47"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ffn_input_48">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ffn_input_48"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="ffn_input_49">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ffn_input_49"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ffn_input_50">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ffn_input_50"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="push_tensor1d"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="push_tensor2d_bycol"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Multiply_VecMat"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="push_tensor1d.2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="push_tensor2d_bycol.3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Multiply_VecMat.4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Swish"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="push_tensor2d_bycol.5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Multiply_Vec"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Multiply_VecMat.6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_69"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_107"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_51"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_55"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_53"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="z2_Silu_strm_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="z3_strm_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="z2_strm_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="z1_strm_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_strm_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_strm_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="z2_Silu_strm_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z2_Silu_strm/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="z3_strm_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z3_strm/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="z2_strm_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z2_strm/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="z1_strm_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z1_strm/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="W_strm_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="W_strm/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="x_strm_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_strm/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="W1_vec_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W1_vec_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="W2_vec_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W2_vec_read/5 "/>
</bind>
</comp>

<comp id="130" class="1004" name="W3_vec_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W3_vec_read/9 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_push_tensor1d_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="32" slack="0"/>
<pin id="140" dir="0" index="3" bw="32" slack="0"/>
<pin id="141" dir="0" index="4" bw="32" slack="0"/>
<pin id="142" dir="0" index="5" bw="32" slack="0"/>
<pin id="143" dir="0" index="6" bw="32" slack="0"/>
<pin id="144" dir="0" index="7" bw="32" slack="0"/>
<pin id="145" dir="0" index="8" bw="32" slack="0"/>
<pin id="146" dir="0" index="9" bw="32" slack="0"/>
<pin id="147" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln98/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_push_tensor2d_bycol_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="0" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="0" index="2" bw="64" slack="0"/>
<pin id="161" dir="0" index="3" bw="32" slack="0"/>
<pin id="162" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln99/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_Multiply_VecMat_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="2"/>
<pin id="169" dir="0" index="2" bw="32" slack="2"/>
<pin id="170" dir="0" index="3" bw="32" slack="2"/>
<pin id="171" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln100/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_push_tensor1d_2_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="0" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="4"/>
<pin id="176" dir="0" index="2" bw="32" slack="0"/>
<pin id="177" dir="0" index="3" bw="32" slack="0"/>
<pin id="178" dir="0" index="4" bw="32" slack="0"/>
<pin id="179" dir="0" index="5" bw="32" slack="0"/>
<pin id="180" dir="0" index="6" bw="32" slack="0"/>
<pin id="181" dir="0" index="7" bw="32" slack="0"/>
<pin id="182" dir="0" index="8" bw="32" slack="0"/>
<pin id="183" dir="0" index="9" bw="32" slack="0"/>
<pin id="184" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln102/5 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_push_tensor2d_bycol_3_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="0" index="2" bw="64" slack="0"/>
<pin id="198" dir="0" index="3" bw="32" slack="4"/>
<pin id="199" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln103/5 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_Multiply_VecMat_4_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="0" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="6"/>
<pin id="206" dir="0" index="2" bw="32" slack="6"/>
<pin id="207" dir="0" index="3" bw="32" slack="6"/>
<pin id="208" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln104/7 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_Swish_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="0" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="8"/>
<pin id="213" dir="0" index="2" bw="32" slack="8"/>
<pin id="214" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln106/9 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_push_tensor2d_bycol_5_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="64" slack="0"/>
<pin id="220" dir="0" index="3" bw="32" slack="8"/>
<pin id="221" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln109/9 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_Multiply_Vec_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="0" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="10"/>
<pin id="228" dir="0" index="2" bw="32" slack="10"/>
<pin id="229" dir="0" index="3" bw="32" slack="10"/>
<pin id="230" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln107/11 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_Multiply_VecMat_6_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="0" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="0" index="2" bw="32" slack="12"/>
<pin id="236" dir="0" index="3" bw="32" slack="12"/>
<pin id="237" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln110/13 "/>
</bind>
</comp>

<comp id="240" class="1005" name="W1_vec_read_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="1"/>
<pin id="242" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="W1_vec_read "/>
</bind>
</comp>

<comp id="245" class="1005" name="z2_Silu_strm_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="8"/>
<pin id="247" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="z2_Silu_strm "/>
</bind>
</comp>

<comp id="251" class="1005" name="z3_strm_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="10"/>
<pin id="253" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="z3_strm "/>
</bind>
</comp>

<comp id="257" class="1005" name="z2_strm_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="6"/>
<pin id="259" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="z2_strm "/>
</bind>
</comp>

<comp id="263" class="1005" name="z1_strm_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="2"/>
<pin id="265" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="z1_strm "/>
</bind>
</comp>

<comp id="269" class="1005" name="W_strm_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="W_strm "/>
</bind>
</comp>

<comp id="279" class="1005" name="x_strm_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x_strm "/>
</bind>
</comp>

<comp id="287" class="1005" name="W2_vec_read_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="64" slack="1"/>
<pin id="289" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="W2_vec_read "/>
</bind>
</comp>

<comp id="292" class="1005" name="W3_vec_read_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="64" slack="1"/>
<pin id="294" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="W3_vec_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="28" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="28" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="28" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="28" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="28" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="26" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="26" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="148"><net_src comp="30" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="136" pin=4"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="136" pin=5"/></net>

<net id="153"><net_src comp="18" pin="0"/><net_sink comp="136" pin=6"/></net>

<net id="154"><net_src comp="20" pin="0"/><net_sink comp="136" pin=7"/></net>

<net id="155"><net_src comp="22" pin="0"/><net_sink comp="136" pin=8"/></net>

<net id="156"><net_src comp="24" pin="0"/><net_sink comp="136" pin=9"/></net>

<net id="163"><net_src comp="32" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="0" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="165"><net_src comp="118" pin="2"/><net_sink comp="157" pin=2"/></net>

<net id="172"><net_src comp="34" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="185"><net_src comp="36" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="186"><net_src comp="10" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="187"><net_src comp="12" pin="0"/><net_sink comp="173" pin=3"/></net>

<net id="188"><net_src comp="14" pin="0"/><net_sink comp="173" pin=4"/></net>

<net id="189"><net_src comp="16" pin="0"/><net_sink comp="173" pin=5"/></net>

<net id="190"><net_src comp="18" pin="0"/><net_sink comp="173" pin=6"/></net>

<net id="191"><net_src comp="20" pin="0"/><net_sink comp="173" pin=7"/></net>

<net id="192"><net_src comp="22" pin="0"/><net_sink comp="173" pin=8"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="173" pin=9"/></net>

<net id="200"><net_src comp="38" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="202"><net_src comp="124" pin="2"/><net_sink comp="194" pin=2"/></net>

<net id="209"><net_src comp="40" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="215"><net_src comp="42" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="222"><net_src comp="44" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="0" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="224"><net_src comp="130" pin="2"/><net_sink comp="216" pin=2"/></net>

<net id="231"><net_src comp="46" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="238"><net_src comp="48" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="8" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="118" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="248"><net_src comp="94" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="225" pin=3"/></net>

<net id="254"><net_src comp="98" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="256"><net_src comp="251" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="260"><net_src comp="102" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="262"><net_src comp="257" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="266"><net_src comp="106" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="268"><net_src comp="263" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="272"><net_src comp="110" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="157" pin=3"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="166" pin=3"/></net>

<net id="275"><net_src comp="269" pin="1"/><net_sink comp="194" pin=3"/></net>

<net id="276"><net_src comp="269" pin="1"/><net_sink comp="203" pin=3"/></net>

<net id="277"><net_src comp="269" pin="1"/><net_sink comp="216" pin=3"/></net>

<net id="278"><net_src comp="269" pin="1"/><net_sink comp="232" pin=3"/></net>

<net id="282"><net_src comp="114" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="285"><net_src comp="279" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="286"><net_src comp="279" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="290"><net_src comp="124" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="295"><net_src comp="130" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="216" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_strm | {13 14 }
 - Input state : 
	Port: FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc : gmem2 | {1 2 5 6 9 10 }
	Port: FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc : W1_vec | {1 }
	Port: FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc : W2_vec | {5 }
	Port: FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc : W3_vec | {9 }
	Port: FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc : ffn_input | {1 2 5 6 }
	Port: FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc : ffn_input_44 | {1 2 5 6 }
	Port: FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc : ffn_input_45 | {1 2 5 6 }
	Port: FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc : ffn_input_46 | {1 2 5 6 }
	Port: FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc : ffn_input_47 | {1 2 5 6 }
	Port: FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc : ffn_input_48 | {1 2 5 6 }
	Port: FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc : ffn_input_49 | {1 2 5 6 }
	Port: FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc : ffn_input_50 | {1 2 5 6 }
  - Chain level:
	State 1
		call_ln98 : 1
		call_ln99 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|          |     grp_push_tensor1d_fu_136     |    0    |    0    |   2.88  |    69   |   174   |    0    |
|          |  grp_push_tensor2d_bycol_fu_157  |    0    |    0    |    0    |   163   |   233   |    0    |
|          |    grp_Multiply_VecMat_fu_166    |    0    |    1    |  0.393  |   196   |   119   |    1    |
|          |    grp_push_tensor1d_2_fu_173    |    0    |    0    |   2.88  |    69   |   174   |    0    |
|   call   | grp_push_tensor2d_bycol_3_fu_194 |    0    |    0    |    0    |   163   |   233   |    0    |
|          |   grp_Multiply_VecMat_4_fu_203   |    0    |    1    |  0.393  |   196   |   119   |    1    |
|          |         grp_Swish_fu_210         |    0    |    7    |  1.341  |   1107  |   2103  |    0    |
|          | grp_push_tensor2d_bycol_5_fu_216 |    0    |    0    |    0    |   163   |   234   |    0    |
|          |      grp_Multiply_Vec_fu_225     |    0    |    1    |    0    |    45   |    17   |    0    |
|          |   grp_Multiply_VecMat_6_fu_232   |    0    |    1    |  0.393  |   202   |   128   |    1    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|          |      W1_vec_read_read_fu_118     |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |      W2_vec_read_read_fu_124     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      W3_vec_read_read_fu_130     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                  |    0    |    11   |   8.28  |   2373  |   3534  |    3    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| W1_vec_read_reg_240|   64   |
| W2_vec_read_reg_287|   64   |
| W3_vec_read_reg_292|   64   |
|   W_strm_reg_269   |   32   |
|   x_strm_reg_279   |   32   |
|   z1_strm_reg_263  |   32   |
|z2_Silu_strm_reg_245|   32   |
|   z2_strm_reg_257  |   32   |
|   z3_strm_reg_251  |   32   |
+--------------------+--------+
|        Total       |   384  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------||---------|
|  grp_push_tensor2d_bycol_fu_157  |  p2  |   2  |  64  |   128  ||    0    ||    63   |
| grp_push_tensor2d_bycol_3_fu_194 |  p2  |   2  |  64  |   128  ||    0    ||    63   |
| grp_push_tensor2d_bycol_5_fu_216 |  p2  |   2  |  64  |   128  ||    0    ||    63   |
|----------------------------------|------|------|------|--------||---------||---------||---------|
|               Total              |      |      |      |   384  ||   1.38  ||    0    ||   189   |
|----------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   11   |    8   |  2373  |  3534  |    3   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    1   |    0   |   189  |    -   |
|  Register |    -   |    -   |    -   |   384  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   11   |    9   |  2757  |  3723  |    3   |
+-----------+--------+--------+--------+--------+--------+--------+
