# TIMBERWOLF-SIMULATED-ANNEALING
Determining a perfect placement solution is an NP-complete problem. For any design of considerable size, finding a complete solution requires overwhelming computational effort. Placement is a minimization problem meaning that one placement which has lower cost than another is more desirable and a placement which has the least cost is considered as the optimum
Given: A set of n rectangular blocks ğ‘–=1,2â€¦ğ‘›
Circuit area ğ´ğ‘–
Set of netlists (netlist) ğ‘={ğ‘1,ğ‘2â€¦ ğ‘ğ‘›} Interconnect length ğ¿ğ‘– for net ğ‘ğ‘– Timing of each building block ğ‘‡ğ‘– Position of I/O pins on the pad frame
Goal: Minimized total IC area ğ´ğ‘–(ğ‘›ğ‘’ğ‘¤) Maximized routability of the interconnect ğ¶ğ‘–ğ‘—(ğ‘›ğ‘’ğ‘¤) Minimized interconnect length ğ¿ğ‘–(ğ‘›ğ‘’ğ‘¤) and Minimized time delay ğ‘‡ğ‘–(ğ‘›ğ‘’ğ‘¤) of the critical net
