[
  {
    "ID": "c:@F@main",
    "What": "Function",
    "defdec": "Def",
    "display": "int main(void)",
    "location": {
      "column": "5",
      "line": "1",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Appl\\main.c"
    },
    "name": "main",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@Interrupts_Configs_Level_1",
    "What": "Variable",
    "defdec": "Def",
    "display": "Interrupts_Configs_Level_1",
    "location": {
      "column": "27",
      "line": "31",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Lcfg.c"
    },
    "name": "Interrupts_Configs_Level_1",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@Interrupts_Configs_Level_2",
    "What": "Variable",
    "defdec": "Def",
    "display": "Interrupts_Configs_Level_2",
    "location": {
      "column": "27",
      "line": "113",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Lcfg.c"
    },
    "name": "Interrupts_Configs_Level_2",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@Interrupts_Configs_Level_3",
    "What": "Variable",
    "defdec": "Def",
    "display": "Interrupts_Configs_Level_3",
    "location": {
      "column": "27",
      "line": "195",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Lcfg.c"
    },
    "name": "Interrupts_Configs_Level_3",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@Interrupts_Configs_Level_4",
    "What": "Variable",
    "defdec": "Def",
    "display": "Interrupts_Configs_Level_4",
    "location": {
      "column": "27",
      "line": "277",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Lcfg.c"
    },
    "name": "Interrupts_Configs_Level_4",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:Std_Types.h@534@macro@STD_TYPES_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "STD_TYPES_H",
    "location": {
      "column": "9",
      "line": "15",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Std_Types.h"
    },
    "name": "STD_TYPES_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:Std_Types.h@1130@macro@STD_HIGH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "STD_HIGH",
    "location": {
      "column": "10",
      "line": "28",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Std_Types.h"
    },
    "name": "STD_HIGH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:Std_Types.h@1187@macro@STD_LOW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "STD_LOW",
    "location": {
      "column": "10",
      "line": "29",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Std_Types.h"
    },
    "name": "STD_LOW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:Std_Types.h@1237@macro@STD_ACTIVE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "STD_ACTIVE",
    "location": {
      "column": "10",
      "line": "31",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Std_Types.h"
    },
    "name": "STD_ACTIVE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:Std_Types.h@1289@macro@STD_IDLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "STD_IDLE",
    "location": {
      "column": "10",
      "line": "32",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Std_Types.h"
    },
    "name": "STD_IDLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:Std_Types.h@1340@macro@STD_ON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "STD_ON",
    "location": {
      "column": "10",
      "line": "34",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Std_Types.h"
    },
    "name": "STD_ON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:Std_Types.h@1365@macro@STD_OFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "STD_OFF",
    "location": {
      "column": "10",
      "line": "35",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Std_Types.h"
    },
    "name": "STD_OFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:Std_Types.h@T@Std_ReturnType",
    "What": "Typedef",
    "defdec": "Def",
    "display": "uint8",
    "location": {
      "column": "15",
      "line": "41",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Std_Types.h"
    },
    "name": "Std_ReturnType",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:Std_Types.h@1698@macro@E_OK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "E_OK",
    "location": {
      "column": "9",
      "line": "42",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Std_Types.h"
    },
    "name": "E_OK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:Std_Types.h@1723@macro@E_NOT_OK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "E_NOT_OK",
    "location": {
      "column": "9",
      "line": "43",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Std_Types.h"
    },
    "name": "E_NOT_OK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:IntCtrl_Types.h@540@macro@INTCTRL_TYPES_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INTCTRL_TYPES_H",
    "location": {
      "column": "9",
      "line": "12",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
    },
    "name": "INTCTRL_TYPES_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@IntCtrl_InterruptType",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@IntCtrl_InterruptType@GPIO_PORTA",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GPIO_PORTA",
        "location": {
          "column": "2",
          "line": "34",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "GPIO_PORTA",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@GPIO_PORTB",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GPIO_PORTB",
        "location": {
          "column": "2",
          "line": "35",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "GPIO_PORTB",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@GPIO_PORTC",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GPIO_PORTC",
        "location": {
          "column": "2",
          "line": "36",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "GPIO_PORTC",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@GPIO_PORTD",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GPIO_PORTD",
        "location": {
          "column": "2",
          "line": "37",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "GPIO_PORTD",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@GPIO_PORTE",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GPIO_PORTE",
        "location": {
          "column": "2",
          "line": "38",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "GPIO_PORTE",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@UART0",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "UART0",
        "location": {
          "column": "2",
          "line": "39",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "UART0",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@UART1",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "UART1",
        "location": {
          "column": "2",
          "line": "40",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "UART1",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@SSI0",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SSI0",
        "location": {
          "column": "2",
          "line": "41",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "SSI0",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@I2C0",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "I2C0",
        "location": {
          "column": "2",
          "line": "42",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "I2C0",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@PWM0_FAULT",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "PWM0_FAULT",
        "location": {
          "column": "2",
          "line": "43",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "PWM0_FAULT",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@PWM0_GENERATOR_0",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "PWM0_GENERATOR_0",
        "location": {
          "column": "2",
          "line": "44",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "PWM0_GENERATOR_0",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@PWM0_GENERATOR_1",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "PWM0_GENERATOR_1",
        "location": {
          "column": "2",
          "line": "45",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "PWM0_GENERATOR_1",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@PWM0_GENERATOR_2",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "PWM0_GENERATOR_2",
        "location": {
          "column": "2",
          "line": "46",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "PWM0_GENERATOR_2",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@QEI0",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "QEI0",
        "location": {
          "column": "2",
          "line": "47",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "QEI0",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@ADC0_SEQUENCE_0",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "ADC0_SEQUENCE_0",
        "location": {
          "column": "2",
          "line": "48",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "ADC0_SEQUENCE_0",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@ADC0_SEQUENCE_1",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "ADC0_SEQUENCE_1",
        "location": {
          "column": "2",
          "line": "49",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "ADC0_SEQUENCE_1",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@ADC0_SEQUENCE_2",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "ADC0_SEQUENCE_2",
        "location": {
          "column": "2",
          "line": "50",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "ADC0_SEQUENCE_2",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@ADC0_SEQUENCE_3",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "ADC0_SEQUENCE_3",
        "location": {
          "column": "2",
          "line": "51",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "ADC0_SEQUENCE_3",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@WATCHDOG_TIMER_0_TIMER_1",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "WATCHDOG_TIMER_0_TIMER_1",
        "location": {
          "column": "2",
          "line": "52",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "WATCHDOG_TIMER_0_TIMER_1",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@TIMER0A_16_32",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIMER0A_16_32",
        "location": {
          "column": "2",
          "line": "53",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "TIMER0A_16_32",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@TIMER0B_16_32",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIMER0B_16_32",
        "location": {
          "column": "2",
          "line": "54",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "TIMER0B_16_32",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@TIMER1A_16_32",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIMER1A_16_32",
        "location": {
          "column": "2",
          "line": "55",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "TIMER1A_16_32",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@TIMER1B_16_32",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIMER1B_16_32",
        "location": {
          "column": "2",
          "line": "56",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "TIMER1B_16_32",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@TIMER2A_16_32",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIMER2A_16_32",
        "location": {
          "column": "2",
          "line": "57",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "TIMER2A_16_32",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@TIMER2B_16_32",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIMER2B_16_32",
        "location": {
          "column": "2",
          "line": "58",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "TIMER2B_16_32",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@ANALOG_COMPARATOR_0",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "ANALOG_COMPARATOR_0",
        "location": {
          "column": "2",
          "line": "59",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "ANALOG_COMPARATOR_0",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@ANALOG_COMPARATOR_1",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "ANALOG_COMPARATOR_1",
        "location": {
          "column": "2",
          "line": "60",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "ANALOG_COMPARATOR_1",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@SYSTEM_CONTROL",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SYSTEM_CONTROL",
        "location": {
          "column": "2",
          "line": "61",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "SYSTEM_CONTROL",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@FALSH_EEPROM_CONTROL",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "FALSH_EEPROM_CONTROL",
        "location": {
          "column": "2",
          "line": "62",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "FALSH_EEPROM_CONTROL",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@GPIO_PORTF",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GPIO_PORTF",
        "location": {
          "column": "2",
          "line": "63",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "GPIO_PORTF",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@UART2",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "UART2",
        "location": {
          "column": "2",
          "line": "64",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "UART2",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@SSI1",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SSI1",
        "location": {
          "column": "2",
          "line": "65",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "SSI1",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@TIMER3A_16_32",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIMER3A_16_32",
        "location": {
          "column": "2",
          "line": "66",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "TIMER3A_16_32",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@TIMER3B_16_32",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIMER3B_16_32",
        "location": {
          "column": "2",
          "line": "67",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "TIMER3B_16_32",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@I2C1",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "I2C1",
        "location": {
          "column": "2",
          "line": "68",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "I2C1",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@QEI1",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "QEI1",
        "location": {
          "column": "2",
          "line": "69",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "QEI1",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@CAN0",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "CAN0",
        "location": {
          "column": "2",
          "line": "70",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "CAN0",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@CAN1",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "CAN1",
        "location": {
          "column": "2",
          "line": "71",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "CAN1",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@HIBERNATION",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "HIBERNATION",
        "location": {
          "column": "2",
          "line": "72",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "HIBERNATION",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@USB",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "USB",
        "location": {
          "column": "2",
          "line": "73",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "USB",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@PWM0_GENERATOR_3",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "PWM0_GENERATOR_3",
        "location": {
          "column": "2",
          "line": "74",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "PWM0_GENERATOR_3",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@DMA_SW",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA_SW",
        "location": {
          "column": "2",
          "line": "75",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "DMA_SW",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@DMA_ERROR",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA_ERROR",
        "location": {
          "column": "2",
          "line": "76",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "DMA_ERROR",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@ADC1_SEQUENCE_0",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "ADC1_SEQUENCE_0",
        "location": {
          "column": "2",
          "line": "77",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "ADC1_SEQUENCE_0",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@ADC1_SEQUENCE_1",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "ADC1_SEQUENCE_1",
        "location": {
          "column": "2",
          "line": "78",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "ADC1_SEQUENCE_1",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@ADC1_SEQUENCE_2",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "ADC1_SEQUENCE_2",
        "location": {
          "column": "2",
          "line": "79",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "ADC1_SEQUENCE_2",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@ADC1_SEQUENCE_3",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "ADC1_SEQUENCE_3",
        "location": {
          "column": "2",
          "line": "80",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "ADC1_SEQUENCE_3",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@SSI2",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SSI2",
        "location": {
          "column": "2",
          "line": "81",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "SSI2",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@SSI3",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SSI3",
        "location": {
          "column": "2",
          "line": "82",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "SSI3",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@UART3",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "UART3",
        "location": {
          "column": "2",
          "line": "83",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "UART3",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@UART4",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "UART4",
        "location": {
          "column": "2",
          "line": "84",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "UART4",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@UART5",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "UART5",
        "location": {
          "column": "2",
          "line": "85",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "UART5",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@UART6",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "UART6",
        "location": {
          "column": "2",
          "line": "86",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "UART6",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@UART7",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "UART7",
        "location": {
          "column": "2",
          "line": "87",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "UART7",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@I2C2",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "I2C2",
        "location": {
          "column": "2",
          "line": "88",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "I2C2",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@I2C3",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "I2C3",
        "location": {
          "column": "2",
          "line": "89",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "I2C3",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@TIMER4A_16_32",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIMER4A_16_32",
        "location": {
          "column": "2",
          "line": "90",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "TIMER4A_16_32",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@TIMER4B_16_32",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIMER4B_16_32",
        "location": {
          "column": "2",
          "line": "91",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "TIMER4B_16_32",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@TIMER5A_16_32",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIMER5A_16_32",
        "location": {
          "column": "2",
          "line": "92",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "TIMER5A_16_32",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@TIMER5B_16_32",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIMER5B_16_32",
        "location": {
          "column": "2",
          "line": "93",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "TIMER5B_16_32",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@TIMER0A_32_64",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIMER0A_32_64",
        "location": {
          "column": "2",
          "line": "94",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "TIMER0A_32_64",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@TIMER0B_32_64",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIMER0B_32_64",
        "location": {
          "column": "2",
          "line": "95",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "TIMER0B_32_64",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@TIMER1A_32_64",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIMER1A_32_64",
        "location": {
          "column": "2",
          "line": "96",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "TIMER1A_32_64",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@TIMER1B_32_64",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIMER1B_32_64",
        "location": {
          "column": "2",
          "line": "97",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "TIMER1B_32_64",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@TIMER2A_32_64",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIMER2A_32_64",
        "location": {
          "column": "2",
          "line": "98",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "TIMER2A_32_64",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@TIMER2B_32_64",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIMER2B_32_64",
        "location": {
          "column": "2",
          "line": "99",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "TIMER2B_32_64",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@TIMER3A_32_64",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIMER3A_32_64",
        "location": {
          "column": "2",
          "line": "100",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "TIMER3A_32_64",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@TIMER3B_32_64",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIMER3B_32_64",
        "location": {
          "column": "2",
          "line": "101",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "TIMER3B_32_64",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@TIMER4A_32_64",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIMER4A_32_64",
        "location": {
          "column": "2",
          "line": "102",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "TIMER4A_32_64",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@TIMER4B_32_64",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIMER4B_32_64",
        "location": {
          "column": "2",
          "line": "103",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "TIMER4B_32_64",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@TIMER5A_32_64",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIMER5A_32_64",
        "location": {
          "column": "2",
          "line": "104",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "TIMER5A_32_64",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@TIMER5B_32_64",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIMER5B_32_64",
        "location": {
          "column": "2",
          "line": "105",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "TIMER5B_32_64",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@SYSTEM_EXCEPTION",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SYSTEM_EXCEPTION",
        "location": {
          "column": "2",
          "line": "106",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "SYSTEM_EXCEPTION",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@PWM1_GENERATOR_0",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "PWM1_GENERATOR_0",
        "location": {
          "column": "2",
          "line": "107",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "PWM1_GENERATOR_0",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@PWM1_GENERATOR_1",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "PWM1_GENERATOR_1",
        "location": {
          "column": "2",
          "line": "108",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "PWM1_GENERATOR_1",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@PWM1_GENERATOR_2",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "PWM1_GENERATOR_2",
        "location": {
          "column": "2",
          "line": "109",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "PWM1_GENERATOR_2",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@PWM1_GENERATOR_3",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "PWM1_GENERATOR_3",
        "location": {
          "column": "2",
          "line": "110",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "PWM1_GENERATOR_3",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptType@PWM1_FAULT",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "PWM1_FAULT",
        "location": {
          "column": "2",
          "line": "111",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
        },
        "name": "PWM1_FAULT",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "32",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl_Types.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:Platform_Types.h@554@macro@PLATFORM_TYPES_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PLATFORM_TYPES_H",
    "location": {
      "column": "9",
      "line": "12",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Platform_Types.h"
    },
    "name": "PLATFORM_TYPES_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:Platform_Types.h@1101@macro@WORD_LENGTH_BITS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WORD_LENGTH_BITS",
    "location": {
      "column": "9",
      "line": "22",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Platform_Types.h"
    },
    "name": "WORD_LENGTH_BITS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:Platform_Types.h@1135@macro@WORD_LENGTH_BYTES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WORD_LENGTH_BYTES",
    "location": {
      "column": "9",
      "line": "23",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Platform_Types.h"
    },
    "name": "WORD_LENGTH_BYTES",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:Platform_Types.h@1168@macro@MSB_FIRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MSB_FIRST",
    "location": {
      "column": "9",
      "line": "24",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Platform_Types.h"
    },
    "name": "MSB_FIRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:Platform_Types.h@1234@macro@LSB_FIRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LSB_FIRST",
    "location": {
      "column": "9",
      "line": "25",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Platform_Types.h"
    },
    "name": "LSB_FIRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:Platform_Types.h@1304@macro@HIGH_BYTE_FIRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HIGH_BYTE_FIRST",
    "location": {
      "column": "9",
      "line": "27",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Platform_Types.h"
    },
    "name": "HIGH_BYTE_FIRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:Platform_Types.h@1371@macro@LOW_BYTE_FIRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LOW_BYTE_FIRST",
    "location": {
      "column": "9",
      "line": "28",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Platform_Types.h"
    },
    "name": "LOW_BYTE_FIRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:Platform_Types.h@1458@macro@TRUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TRUE",
    "location": {
      "column": "12",
      "line": "31",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Platform_Types.h"
    },
    "name": "TRUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:Platform_Types.h@1501@macro@FALSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FALSE",
    "location": {
      "column": "12",
      "line": "35",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Platform_Types.h"
    },
    "name": "FALSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:Platform_Types.h@1527@macro@ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ENABLE",
    "location": {
      "column": "9",
      "line": "38",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Platform_Types.h"
    },
    "name": "ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:Platform_Types.h@1548@macro@DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DISABLE",
    "location": {
      "column": "9",
      "line": "39",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Platform_Types.h"
    },
    "name": "DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:Platform_Types.h@1570@macro@CPU_BIT_ORDER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CPU_BIT_ORDER",
    "location": {
      "column": "9",
      "line": "41",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Platform_Types.h"
    },
    "name": "CPU_BIT_ORDER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:Platform_Types.h@1643@macro@CPU_BYTE_ORDER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CPU_BYTE_ORDER",
    "location": {
      "column": "9",
      "line": "42",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Platform_Types.h"
    },
    "name": "CPU_BYTE_ORDER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:Platform_Types.h@T@boolean",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned char",
    "location": {
      "column": "31",
      "line": "52",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Platform_Types.h"
    },
    "name": "boolean",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:Platform_Types.h@T@sint8",
    "What": "Typedef",
    "defdec": "Def",
    "display": "signed char",
    "location": {
      "column": "31",
      "line": "54",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Platform_Types.h"
    },
    "name": "sint8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:Platform_Types.h@T@uint8",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned char",
    "location": {
      "column": "31",
      "line": "55",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Platform_Types.h"
    },
    "name": "uint8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:Platform_Types.h@T@sint16",
    "What": "Typedef",
    "defdec": "Def",
    "display": "short",
    "location": {
      "column": "31",
      "line": "56",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Platform_Types.h"
    },
    "name": "sint16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:Platform_Types.h@T@uint16",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned short",
    "location": {
      "column": "31",
      "line": "57",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Platform_Types.h"
    },
    "name": "uint16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:Platform_Types.h@T@sint32",
    "What": "Typedef",
    "defdec": "Def",
    "display": "long",
    "location": {
      "column": "31",
      "line": "58",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Platform_Types.h"
    },
    "name": "sint32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:Platform_Types.h@T@uint32",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned long",
    "location": {
      "column": "31",
      "line": "59",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Platform_Types.h"
    },
    "name": "uint32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:Platform_Types.h@T@float32",
    "What": "Typedef",
    "defdec": "Def",
    "display": "float",
    "location": {
      "column": "31",
      "line": "61",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Platform_Types.h"
    },
    "name": "float32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:Platform_Types.h@T@float64",
    "What": "Typedef",
    "defdec": "Def",
    "display": "double",
    "location": {
      "column": "31",
      "line": "62",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Platform_Types.h"
    },
    "name": "float64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:IntCtrl_Cfg.h@537@macro@INTCTRL_CFG_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INTCTRL_CFG_H",
    "location": {
      "column": "9",
      "line": "12",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
    },
    "name": "INTCTRL_CFG_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:IntCtrl_Cfg.h@1125@macro@NVIC_ELEMENTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ELEMENTS",
    "location": {
      "column": "9",
      "line": "22",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
    },
    "name": "NVIC_ELEMENTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@IntCtrl_InterruptGroup",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@IntCtrl_InterruptGroup@GROUP_0",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GROUP_0",
        "location": {
          "column": "3",
          "line": "35",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
        },
        "name": "GROUP_0",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptGroup@GROUP_1",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GROUP_1",
        "location": {
          "column": "3",
          "line": "36",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
        },
        "name": "GROUP_1",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptGroup@GROUP_2",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GROUP_2",
        "location": {
          "column": "3",
          "line": "37",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
        },
        "name": "GROUP_2",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptGroup@GROUP_3",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GROUP_3",
        "location": {
          "column": "3",
          "line": "38",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
        },
        "name": "GROUP_3",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptGroup@GROUP_4",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GROUP_4",
        "location": {
          "column": "3",
          "line": "39",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
        },
        "name": "GROUP_4",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptGroup@GROUP_5",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GROUP_5",
        "location": {
          "column": "3",
          "line": "40",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
        },
        "name": "GROUP_5",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptGroup@GROUP_6",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GROUP_6",
        "location": {
          "column": "3",
          "line": "41",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
        },
        "name": "GROUP_6",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptGroup@GROUP_7",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GROUP_7",
        "location": {
          "column": "3",
          "line": "42",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
        },
        "name": "GROUP_7",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "33",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@IntCtrl_InterruptSubGroup",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@IntCtrl_InterruptSubGroup@SUB_GROUP_0",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SUB_GROUP_0",
        "location": {
          "column": "3",
          "line": "47",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
        },
        "name": "SUB_GROUP_0",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptSubGroup@SUB_GROUP_1",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SUB_GROUP_1",
        "location": {
          "column": "3",
          "line": "48",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
        },
        "name": "SUB_GROUP_1",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptSubGroup@SUB_GROUP_2",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SUB_GROUP_2",
        "location": {
          "column": "3",
          "line": "49",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
        },
        "name": "SUB_GROUP_2",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptSubGroup@SUB_GROUP_3",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SUB_GROUP_3",
        "location": {
          "column": "3",
          "line": "50",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
        },
        "name": "SUB_GROUP_3",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptSubGroup@SUB_GROUP_4",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SUB_GROUP_4",
        "location": {
          "column": "3",
          "line": "51",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
        },
        "name": "SUB_GROUP_4",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptSubGroup@SUB_GROUP_5",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SUB_GROUP_5",
        "location": {
          "column": "3",
          "line": "52",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
        },
        "name": "SUB_GROUP_5",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptSubGroup@SUB_GROUP_6",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SUB_GROUP_6",
        "location": {
          "column": "3",
          "line": "53",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
        },
        "name": "SUB_GROUP_6",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IntCtrl_InterruptSubGroup@SUB_GROUP_7",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SUB_GROUP_7",
        "location": {
          "column": "3",
          "line": "54",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
        },
        "name": "SUB_GROUP_7",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "45",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@IntCtrl_PriorityGrouping_1",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "57",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
    },
    "members": [
      {
        "ID": "c:@SA@IntCtrl_PriorityGrouping_1@FI@Group",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Group",
        "location": {
          "column": "9",
          "line": "59",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
        },
        "name": "Group",
        "origin": "user_include",
        "scope": "_anonymous_IntCtrl_Cfg_h_57_9"
      },
      {
        "ID": "c:@T@IntCtrl_PriorityGrouping_1",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct IntCtrl_PriorityGrouping_1",
        "location": {
          "column": "2",
          "line": "61",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
        },
        "name": "IntCtrl_PriorityGrouping_1",
        "origin": "user_include",
        "scope": "_anonymous_IntCtrl_Cfg_h_57_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@IntCtrl_PriorityGrouping_2",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "63",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
    },
    "members": [
      {
        "ID": "c:@SA@IntCtrl_PriorityGrouping_2@FI@SubGroup",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SubGroup",
        "location": {
          "column": "9",
          "line": "65",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
        },
        "name": "SubGroup",
        "origin": "user_include",
        "scope": "_anonymous_IntCtrl_Cfg_h_63_9"
      },
      {
        "ID": "c:@SA@IntCtrl_PriorityGrouping_2@FI@Group",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Group",
        "location": {
          "column": "9",
          "line": "66",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
        },
        "name": "Group",
        "origin": "user_include",
        "scope": "_anonymous_IntCtrl_Cfg_h_63_9"
      },
      {
        "ID": "c:@T@IntCtrl_PriorityGrouping_2",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct IntCtrl_PriorityGrouping_2",
        "location": {
          "column": "2",
          "line": "68",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
        },
        "name": "IntCtrl_PriorityGrouping_2",
        "origin": "user_include",
        "scope": "_anonymous_IntCtrl_Cfg_h_63_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@IntCtrl_PriorityGrouping_3",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "70",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
    },
    "members": [
      {
        "ID": "c:@SA@IntCtrl_PriorityGrouping_3@FI@SubGroup",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SubGroup",
        "location": {
          "column": "9",
          "line": "72",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
        },
        "name": "SubGroup",
        "origin": "user_include",
        "scope": "_anonymous_IntCtrl_Cfg_h_70_9"
      },
      {
        "ID": "c:@SA@IntCtrl_PriorityGrouping_3@FI@Group",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Group",
        "location": {
          "column": "9",
          "line": "73",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
        },
        "name": "Group",
        "origin": "user_include",
        "scope": "_anonymous_IntCtrl_Cfg_h_70_9"
      },
      {
        "ID": "c:@T@IntCtrl_PriorityGrouping_3",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct IntCtrl_PriorityGrouping_3",
        "location": {
          "column": "2",
          "line": "75",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
        },
        "name": "IntCtrl_PriorityGrouping_3",
        "origin": "user_include",
        "scope": "_anonymous_IntCtrl_Cfg_h_70_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@IntCtrl_PriorityGrouping_4",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "77",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
    },
    "members": [
      {
        "ID": "c:@SA@IntCtrl_PriorityGrouping_4@FI@SubGroup",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SubGroup",
        "location": {
          "column": "9",
          "line": "79",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
        },
        "name": "SubGroup",
        "origin": "user_include",
        "scope": "_anonymous_IntCtrl_Cfg_h_77_9"
      },
      {
        "ID": "c:@T@IntCtrl_PriorityGrouping_4",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct IntCtrl_PriorityGrouping_4",
        "location": {
          "column": "2",
          "line": "81",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
        },
        "name": "IntCtrl_PriorityGrouping_4",
        "origin": "user_include",
        "scope": "_anonymous_IntCtrl_Cfg_h_77_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:IntCtrl_Cfg.h@S@IntCtrl_Cfg.h@2478",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "15",
      "line": "83",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
    },
    "members": [
      {
        "ID": "c:IntCtrl_Cfg.h@S@IntCtrl_Cfg.h@2478@FI@InterruptID",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "InterruptID",
        "location": {
          "column": "30",
          "line": "85",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
        },
        "name": "InterruptID",
        "origin": "user_include",
        "scope": "_anonymous_IntCtrl_Cfg_h_83_15"
      },
      {
        "ID": "c:IntCtrl_Cfg.h@S@IntCtrl_Cfg.h@2478@FI@InterruptMode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "InterruptMode",
        "location": {
          "column": "30",
          "line": "86",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
        },
        "name": "InterruptMode",
        "origin": "user_include",
        "scope": "_anonymous_IntCtrl_Cfg_h_83_15"
      },
      {
        "ID": "c:IntCtrl_Cfg.h@S@IntCtrl_Cfg.h@2478@FI@InterruptPriority",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "InterruptPriority",
        "location": {
          "column": "30",
          "line": "87",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
        },
        "name": "InterruptPriority",
        "origin": "user_include",
        "scope": "_anonymous_IntCtrl_Cfg_h_83_15"
      },
      {
        "ID": "c:IntCtrl_Cfg.h@T@IntCtrl_Interrupt_Level_1",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "const struct (anonymous struct at D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config/IntCtrl_Cfg.h:83:15)",
        "location": {
          "column": "2",
          "line": "88",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
        },
        "name": "IntCtrl_Interrupt_Level_1",
        "origin": "user_include",
        "scope": "_anonymous_IntCtrl_Cfg_h_83_15"
      },
      {
        "ID": "c:IntCtrl_Cfg.h@T@IntCtrl_Interrupt_Level_1",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "const struct (anonymous struct at D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal/../Config/IntCtrl_Cfg.h:83:15)",
        "location": {
          "column": "2",
          "line": "88",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
        },
        "name": "IntCtrl_Interrupt_Level_1",
        "origin": "user_include",
        "scope": "_anonymous_IntCtrl_Cfg_h_83_15"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:IntCtrl_Cfg.h@S@IntCtrl_Cfg.h@2671",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "15",
      "line": "90",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
    },
    "members": [
      {
        "ID": "c:IntCtrl_Cfg.h@S@IntCtrl_Cfg.h@2671@FI@InterruptID",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "InterruptID",
        "location": {
          "column": "30",
          "line": "92",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
        },
        "name": "InterruptID",
        "origin": "user_include",
        "scope": "_anonymous_IntCtrl_Cfg_h_90_15"
      },
      {
        "ID": "c:IntCtrl_Cfg.h@S@IntCtrl_Cfg.h@2671@FI@InterruptMode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "InterruptMode",
        "location": {
          "column": "30",
          "line": "93",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
        },
        "name": "InterruptMode",
        "origin": "user_include",
        "scope": "_anonymous_IntCtrl_Cfg_h_90_15"
      },
      {
        "ID": "c:IntCtrl_Cfg.h@S@IntCtrl_Cfg.h@2671@FI@InterruptPriority",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "InterruptPriority",
        "location": {
          "column": "30",
          "line": "94",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
        },
        "name": "InterruptPriority",
        "origin": "user_include",
        "scope": "_anonymous_IntCtrl_Cfg_h_90_15"
      },
      {
        "ID": "c:IntCtrl_Cfg.h@T@IntCtrl_Interrupt_Level_2",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "const struct (anonymous struct at D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config/IntCtrl_Cfg.h:90:15)",
        "location": {
          "column": "2",
          "line": "95",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
        },
        "name": "IntCtrl_Interrupt_Level_2",
        "origin": "user_include",
        "scope": "_anonymous_IntCtrl_Cfg_h_90_15"
      },
      {
        "ID": "c:IntCtrl_Cfg.h@T@IntCtrl_Interrupt_Level_2",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "const struct (anonymous struct at D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal/../Config/IntCtrl_Cfg.h:90:15)",
        "location": {
          "column": "2",
          "line": "95",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
        },
        "name": "IntCtrl_Interrupt_Level_2",
        "origin": "user_include",
        "scope": "_anonymous_IntCtrl_Cfg_h_90_15"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:IntCtrl_Cfg.h@S@IntCtrl_Cfg.h@2864",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "15",
      "line": "97",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
    },
    "members": [
      {
        "ID": "c:IntCtrl_Cfg.h@S@IntCtrl_Cfg.h@2864@FI@InterruptID",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "InterruptID",
        "location": {
          "column": "30",
          "line": "99",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
        },
        "name": "InterruptID",
        "origin": "user_include",
        "scope": "_anonymous_IntCtrl_Cfg_h_97_15"
      },
      {
        "ID": "c:IntCtrl_Cfg.h@S@IntCtrl_Cfg.h@2864@FI@InterruptMode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "InterruptMode",
        "location": {
          "column": "30",
          "line": "100",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
        },
        "name": "InterruptMode",
        "origin": "user_include",
        "scope": "_anonymous_IntCtrl_Cfg_h_97_15"
      },
      {
        "ID": "c:IntCtrl_Cfg.h@S@IntCtrl_Cfg.h@2864@FI@InterruptPriority",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "InterruptPriority",
        "location": {
          "column": "30",
          "line": "101",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
        },
        "name": "InterruptPriority",
        "origin": "user_include",
        "scope": "_anonymous_IntCtrl_Cfg_h_97_15"
      },
      {
        "ID": "c:IntCtrl_Cfg.h@T@IntCtrl_Interrupt_Level_3",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "const struct (anonymous struct at D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config/IntCtrl_Cfg.h:97:15)",
        "location": {
          "column": "2",
          "line": "102",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
        },
        "name": "IntCtrl_Interrupt_Level_3",
        "origin": "user_include",
        "scope": "_anonymous_IntCtrl_Cfg_h_97_15"
      },
      {
        "ID": "c:IntCtrl_Cfg.h@T@IntCtrl_Interrupt_Level_3",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "const struct (anonymous struct at D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal/../Config/IntCtrl_Cfg.h:97:15)",
        "location": {
          "column": "2",
          "line": "102",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
        },
        "name": "IntCtrl_Interrupt_Level_3",
        "origin": "user_include",
        "scope": "_anonymous_IntCtrl_Cfg_h_97_15"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:IntCtrl_Cfg.h@S@IntCtrl_Cfg.h@3057",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "15",
      "line": "104",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
    },
    "members": [
      {
        "ID": "c:IntCtrl_Cfg.h@S@IntCtrl_Cfg.h@3057@FI@InterruptID",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "InterruptID",
        "location": {
          "column": "30",
          "line": "106",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
        },
        "name": "InterruptID",
        "origin": "user_include",
        "scope": "_anonymous_IntCtrl_Cfg_h_104_15"
      },
      {
        "ID": "c:IntCtrl_Cfg.h@S@IntCtrl_Cfg.h@3057@FI@InterruptMode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "InterruptMode",
        "location": {
          "column": "30",
          "line": "107",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
        },
        "name": "InterruptMode",
        "origin": "user_include",
        "scope": "_anonymous_IntCtrl_Cfg_h_104_15"
      },
      {
        "ID": "c:IntCtrl_Cfg.h@S@IntCtrl_Cfg.h@3057@FI@InterruptPriority",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "InterruptPriority",
        "location": {
          "column": "30",
          "line": "108",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
        },
        "name": "InterruptPriority",
        "origin": "user_include",
        "scope": "_anonymous_IntCtrl_Cfg_h_104_15"
      },
      {
        "ID": "c:IntCtrl_Cfg.h@T@IntCtrl_Interrupt_Level_4",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "const struct (anonymous struct at D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config/IntCtrl_Cfg.h:104:15)",
        "location": {
          "column": "2",
          "line": "109",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
        },
        "name": "IntCtrl_Interrupt_Level_4",
        "origin": "user_include",
        "scope": "_anonymous_IntCtrl_Cfg_h_104_15"
      },
      {
        "ID": "c:IntCtrl_Cfg.h@T@IntCtrl_Interrupt_Level_4",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "const struct (anonymous struct at D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal/../Config/IntCtrl_Cfg.h:104:15)",
        "location": {
          "column": "2",
          "line": "109",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
        },
        "name": "IntCtrl_Interrupt_Level_4",
        "origin": "user_include",
        "scope": "_anonymous_IntCtrl_Cfg_h_104_15"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@Interrupts_Configs_Level_1",
    "What": "Variable",
    "defdec": "Dec",
    "display": "Interrupts_Configs_Level_1",
    "location": {
      "column": "34",
      "line": "111",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
    },
    "name": "Interrupts_Configs_Level_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@Interrupts_Configs_Level_1",
    "What": "Variable",
    "defdec": "Dec",
    "display": "Interrupts_Configs_Level_1",
    "location": {
      "column": "34",
      "line": "111",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
    },
    "name": "Interrupts_Configs_Level_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@Interrupts_Configs_Level_2",
    "What": "Variable",
    "defdec": "Dec",
    "display": "Interrupts_Configs_Level_2",
    "location": {
      "column": "34",
      "line": "112",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
    },
    "name": "Interrupts_Configs_Level_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@Interrupts_Configs_Level_2",
    "What": "Variable",
    "defdec": "Dec",
    "display": "Interrupts_Configs_Level_2",
    "location": {
      "column": "34",
      "line": "112",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
    },
    "name": "Interrupts_Configs_Level_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@Interrupts_Configs_Level_3",
    "What": "Variable",
    "defdec": "Dec",
    "display": "Interrupts_Configs_Level_3",
    "location": {
      "column": "34",
      "line": "113",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
    },
    "name": "Interrupts_Configs_Level_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@Interrupts_Configs_Level_3",
    "What": "Variable",
    "defdec": "Dec",
    "display": "Interrupts_Configs_Level_3",
    "location": {
      "column": "34",
      "line": "113",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
    },
    "name": "Interrupts_Configs_Level_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@Interrupts_Configs_Level_4",
    "What": "Variable",
    "defdec": "Dec",
    "display": "Interrupts_Configs_Level_4",
    "location": {
      "column": "34",
      "line": "114",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
    },
    "name": "Interrupts_Configs_Level_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@Interrupts_Configs_Level_4",
    "What": "Variable",
    "defdec": "Dec",
    "display": "Interrupts_Configs_Level_4",
    "location": {
      "column": "34",
      "line": "114",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Config\\IntCtrl_Cfg.h"
    },
    "name": "Interrupts_Configs_Level_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:Compiler.h@534@macro@COMPILER_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMPILER_H",
    "location": {
      "column": "9",
      "line": "12",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Compiler.h"
    },
    "name": "COMPILER_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:Compiler.h@1135@macro@NULL_PTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NULL_PTR",
    "location": {
      "column": "9",
      "line": "23",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Compiler.h"
    },
    "name": "NULL_PTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:Compiler.h@1229@macro@INLINE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INLINE",
    "location": {
      "column": "9",
      "line": "26",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Compiler.h"
    },
    "name": "INLINE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:Compiler.h@1485@macro@LOCAL_INLINE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LOCAL_INLINE",
    "location": {
      "column": "9",
      "line": "31",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Compiler.h"
    },
    "name": "LOCAL_INLINE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@IntCrtl_Init",
    "What": "Function",
    "defdec": "Def",
    "display": "void IntCrtl_Init(void)",
    "location": {
      "column": "6",
      "line": "55",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl.c"
    },
    "name": "IntCrtl_Init",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:IntCtrl.c@3436@F@IntCrtl_Init@APINT_cfg",
    "What": "Variable",
    "defdec": "Def",
    "display": "APINT_cfg",
    "location": {
      "column": "27",
      "line": "57",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl.c"
    },
    "name": "APINT_cfg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:IntCtrl.c@3656@F@IntCrtl_Init@InterruptIndex",
    "What": "Variable",
    "defdec": "Def",
    "display": "InterruptIndex",
    "location": {
      "column": "15",
      "line": "62",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl.c"
    },
    "name": "InterruptIndex",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:IntCtrl.c@3687@F@IntCrtl_Init@InterruptID",
    "What": "Variable",
    "defdec": "Def",
    "display": "InterruptID",
    "location": {
      "column": "15",
      "line": "63",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl.c"
    },
    "name": "InterruptID",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:IntCtrl.c@3715@F@IntCrtl_Init@InterruptMode",
    "What": "Variable",
    "defdec": "Def",
    "display": "InterruptMode",
    "location": {
      "column": "15",
      "line": "64",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl.c"
    },
    "name": "InterruptMode",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:IntCtrl.c@3745@F@IntCrtl_Init@InterruptPriority",
    "What": "Variable",
    "defdec": "Def",
    "display": "InterruptPriority",
    "location": {
      "column": "15",
      "line": "65",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl.c"
    },
    "name": "InterruptPriority",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:IntCtrl.c@3779@F@IntCrtl_Init@EN_Address",
    "What": "Variable",
    "defdec": "Def",
    "display": "EN_Address",
    "location": {
      "column": "15",
      "line": "66",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl.c"
    },
    "name": "EN_Address",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:IntCtrl.c@3806@F@IntCrtl_Init@PRI_Address",
    "What": "Variable",
    "defdec": "Def",
    "display": "PRI_Address",
    "location": {
      "column": "15",
      "line": "67",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl.c"
    },
    "name": "PRI_Address",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:IntCtrl.h@534@macro@IntCrtl_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IntCrtl_H",
    "location": {
      "column": "9",
      "line": "12",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl.h"
    },
    "name": "IntCrtl_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:IntCtrl.h@1152@macro@EN0_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EN0_OFFSET",
    "location": {
      "column": "9",
      "line": "23",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl.h"
    },
    "name": "EN0_OFFSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:IntCtrl.h@1215@macro@PRI0_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PRI0_OFFSET",
    "location": {
      "column": "9",
      "line": "24",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl.h"
    },
    "name": "PRI0_OFFSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:IntCtrl.h@1280@macro@EN_OFFSET_FACTOR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EN_OFFSET_FACTOR",
    "location": {
      "column": "9",
      "line": "25",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl.h"
    },
    "name": "EN_OFFSET_FACTOR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:IntCtrl.h@1366@macro@PRI_OFFSET_FACTOR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PRI_OFFSET_FACTOR",
    "location": {
      "column": "9",
      "line": "26",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl.h"
    },
    "name": "PRI_OFFSET_FACTOR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:IntCtrl.h@1452@macro@INTERRUPTS_PER_REG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INTERRUPTS_PER_REG",
    "location": {
      "column": "9",
      "line": "27",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl.h"
    },
    "name": "INTERRUPTS_PER_REG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:IntCtrl.h@1545@macro@PRI_SHIFTING_FACTOR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PRI_SHIFTING_FACTOR",
    "location": {
      "column": "9",
      "line": "28",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl.h"
    },
    "name": "PRI_SHIFTING_FACTOR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:IntCtrl.h@1629@macro@EIGHT_GROUPS_ONE_SUBGROUP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EIGHT_GROUPS_ONE_SUBGROUP",
    "location": {
      "column": "9",
      "line": "29",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl.h"
    },
    "name": "EIGHT_GROUPS_ONE_SUBGROUP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:IntCtrl.h@1673@macro@FOUR_GROUPS_TWO_SUBGROUPS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FOUR_GROUPS_TWO_SUBGROUPS",
    "location": {
      "column": "9",
      "line": "30",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl.h"
    },
    "name": "FOUR_GROUPS_TWO_SUBGROUPS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:IntCtrl.h@1714@macro@TWO_GROUPS_FOUR_SUBGROUPS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TWO_GROUPS_FOUR_SUBGROUPS",
    "location": {
      "column": "9",
      "line": "31",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl.h"
    },
    "name": "TWO_GROUPS_FOUR_SUBGROUPS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:IntCtrl.h@1755@macro@ONE_GROUP_EIGHT_SUBGROUPS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ONE_GROUP_EIGHT_SUBGROUPS",
    "location": {
      "column": "9",
      "line": "32",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl.h"
    },
    "name": "ONE_GROUP_EIGHT_SUBGROUPS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:IntCtrl.h@2068@macro@EN_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EN_OFFSET",
    "location": {
      "column": "9",
      "line": "37",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl.h"
    },
    "name": "EN_OFFSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:IntCtrl.h@2174@macro@EN_SHIFT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EN_SHIFT",
    "location": {
      "column": "9",
      "line": "38",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl.h"
    },
    "name": "EN_SHIFT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:IntCtrl.h@2290@macro@PRI_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PRI_OFFSET",
    "location": {
      "column": "9",
      "line": "39",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl.h"
    },
    "name": "PRI_OFFSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:IntCtrl.h@2402@macro@PRI_SHIFT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PRI_SHIFT",
    "location": {
      "column": "9",
      "line": "40",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl.h"
    },
    "name": "PRI_SHIFT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:IntCtrl.h@2491@macro@EN_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EN_ADDRESS",
    "location": {
      "column": "9",
      "line": "41",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl.h"
    },
    "name": "EN_ADDRESS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:IntCtrl.h@2579@macro@PRI_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PRI_ADDRESS",
    "location": {
      "column": "9",
      "line": "42",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl.h"
    },
    "name": "PRI_ADDRESS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:IntCtrl.h@2673@macro@NVIC_CONTROL_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_CONTROL_MODE",
    "location": {
      "column": "9",
      "line": "44",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl.h"
    },
    "name": "NVIC_CONTROL_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:IntCtrl.h@2781@macro@NVIC_SET_PRI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_SET_PRI",
    "location": {
      "column": "9",
      "line": "45",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl.h"
    },
    "name": "NVIC_SET_PRI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@IntCrtl_Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "void IntCrtl_Init(void)",
    "location": {
      "column": "6",
      "line": "72",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Mcal\\IntCtrl.h"
    },
    "name": "IntCrtl_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:Mcu_Hw.h@537@macro@MCU_HW_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MCU_HW_H",
    "location": {
      "column": "9",
      "line": "12",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Mcu_Hw.h"
    },
    "name": "MCU_HW_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@INTCTRL_BF",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "22",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Mcu_Hw.h"
    },
    "members": [
      {
        "ID": "c:@SA@INTCTRL_BF@FI@VECACT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "VECACT",
        "location": {
          "column": "12",
          "line": "24",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Mcu_Hw.h"
        },
        "name": "VECACT",
        "origin": "user_include",
        "scope": "_anonymous_Mcu_Hw_h_22_9"
      },
      {
        "ID": "c:@SA@INTCTRL_BF@FI@RETBASE",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RETBASE",
        "location": {
          "column": "12",
          "line": "26",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Mcu_Hw.h"
        },
        "name": "RETBASE",
        "origin": "user_include",
        "scope": "_anonymous_Mcu_Hw_h_22_9"
      },
      {
        "ID": "c:@SA@INTCTRL_BF@FI@VECPEND",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "VECPEND",
        "location": {
          "column": "12",
          "line": "27",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Mcu_Hw.h"
        },
        "name": "VECPEND",
        "origin": "user_include",
        "scope": "_anonymous_Mcu_Hw_h_22_9"
      },
      {
        "ID": "c:@SA@INTCTRL_BF@FI@ISRPEND",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ISRPEND",
        "location": {
          "column": "12",
          "line": "29",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Mcu_Hw.h"
        },
        "name": "ISRPEND",
        "origin": "user_include",
        "scope": "_anonymous_Mcu_Hw_h_22_9"
      },
      {
        "ID": "c:@SA@INTCTRL_BF@FI@ISRPRE",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ISRPRE",
        "location": {
          "column": "12",
          "line": "30",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Mcu_Hw.h"
        },
        "name": "ISRPRE",
        "origin": "user_include",
        "scope": "_anonymous_Mcu_Hw_h_22_9"
      },
      {
        "ID": "c:@SA@INTCTRL_BF@FI@PENDSTCLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PENDSTCLR",
        "location": {
          "column": "12",
          "line": "32",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Mcu_Hw.h"
        },
        "name": "PENDSTCLR",
        "origin": "user_include",
        "scope": "_anonymous_Mcu_Hw_h_22_9"
      },
      {
        "ID": "c:@SA@INTCTRL_BF@FI@PENDSTSET",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PENDSTSET",
        "location": {
          "column": "12",
          "line": "33",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Mcu_Hw.h"
        },
        "name": "PENDSTSET",
        "origin": "user_include",
        "scope": "_anonymous_Mcu_Hw_h_22_9"
      },
      {
        "ID": "c:@SA@INTCTRL_BF@FI@UNPENDSV",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "UNPENDSV",
        "location": {
          "column": "12",
          "line": "34",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Mcu_Hw.h"
        },
        "name": "UNPENDSV",
        "origin": "user_include",
        "scope": "_anonymous_Mcu_Hw_h_22_9"
      },
      {
        "ID": "c:@SA@INTCTRL_BF@FI@PENDSV",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PENDSV",
        "location": {
          "column": "12",
          "line": "35",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Mcu_Hw.h"
        },
        "name": "PENDSV",
        "origin": "user_include",
        "scope": "_anonymous_Mcu_Hw_h_22_9"
      },
      {
        "ID": "c:@SA@INTCTRL_BF@FI@NMISET",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "NMISET",
        "location": {
          "column": "12",
          "line": "37",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Mcu_Hw.h"
        },
        "name": "NMISET",
        "origin": "user_include",
        "scope": "_anonymous_Mcu_Hw_h_22_9"
      },
      {
        "ID": "c:@T@INTCTRL_BF",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct INTCTRL_BF",
        "location": {
          "column": "2",
          "line": "38",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Mcu_Hw.h"
        },
        "name": "INTCTRL_BF",
        "origin": "user_include",
        "scope": "_anonymous_Mcu_Hw_h_22_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@APINT_BF",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "40",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Mcu_Hw.h"
    },
    "members": [
      {
        "ID": "c:@SA@APINT_BF@FI@VECTRESET",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "VECTRESET",
        "location": {
          "column": "9",
          "line": "42",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Mcu_Hw.h"
        },
        "name": "VECTRESET",
        "origin": "user_include",
        "scope": "_anonymous_Mcu_Hw_h_40_9"
      },
      {
        "ID": "c:@SA@APINT_BF@FI@VECTCLRACT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "VECTCLRACT",
        "location": {
          "column": "9",
          "line": "43",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Mcu_Hw.h"
        },
        "name": "VECTCLRACT",
        "origin": "user_include",
        "scope": "_anonymous_Mcu_Hw_h_40_9"
      },
      {
        "ID": "c:@SA@APINT_BF@FI@SYSRESREQ",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SYSRESREQ",
        "location": {
          "column": "9",
          "line": "44",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Mcu_Hw.h"
        },
        "name": "SYSRESREQ",
        "origin": "user_include",
        "scope": "_anonymous_Mcu_Hw_h_40_9"
      },
      {
        "ID": "c:@SA@APINT_BF@FI@PRIGROUP",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PRIGROUP",
        "location": {
          "column": "9",
          "line": "46",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Mcu_Hw.h"
        },
        "name": "PRIGROUP",
        "origin": "user_include",
        "scope": "_anonymous_Mcu_Hw_h_40_9"
      },
      {
        "ID": "c:@SA@APINT_BF@FI@ENDIANESS",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ENDIANESS",
        "location": {
          "column": "9",
          "line": "48",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Mcu_Hw.h"
        },
        "name": "ENDIANESS",
        "origin": "user_include",
        "scope": "_anonymous_Mcu_Hw_h_40_9"
      },
      {
        "ID": "c:@SA@APINT_BF@FI@VECTKEY",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "VECTKEY",
        "location": {
          "column": "9",
          "line": "49",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Mcu_Hw.h"
        },
        "name": "VECTKEY",
        "origin": "user_include",
        "scope": "_anonymous_Mcu_Hw_h_40_9"
      },
      {
        "ID": "c:@T@APINT_BF",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct APINT_BF",
        "location": {
          "column": "2",
          "line": "50",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Mcu_Hw.h"
        },
        "name": "APINT_BF",
        "origin": "user_include",
        "scope": "_anonymous_Mcu_Hw_h_40_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@UA@APINT_Tag",
    "What": "Union",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "52",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Mcu_Hw.h"
    },
    "members": [
      {
        "ID": "c:@UA@APINT_Tag@FI@Register",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Register",
        "location": {
          "column": "9",
          "line": "54",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Mcu_Hw.h"
        },
        "name": "Register",
        "origin": "user_include",
        "scope": "_anonymous_Mcu_Hw_h_52_9"
      },
      {
        "ID": "c:@UA@APINT_Tag@FI@Field",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Field",
        "location": {
          "column": "11",
          "line": "55",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Mcu_Hw.h"
        },
        "name": "Field",
        "origin": "user_include",
        "scope": "_anonymous_Mcu_Hw_h_52_9"
      },
      {
        "ID": "c:@T@APINT_Tag",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "union APINT_Tag",
        "location": {
          "column": "2",
          "line": "56",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Mcu_Hw.h"
        },
        "name": "APINT_Tag",
        "origin": "user_include",
        "scope": "_anonymous_Mcu_Hw_h_52_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@UA@INTCTRL_Tag",
    "What": "Union",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "58",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Mcu_Hw.h"
    },
    "members": [
      {
        "ID": "c:@UA@INTCTRL_Tag@FI@Register",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Register",
        "location": {
          "column": "12",
          "line": "60",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Mcu_Hw.h"
        },
        "name": "Register",
        "origin": "user_include",
        "scope": "_anonymous_Mcu_Hw_h_58_9"
      },
      {
        "ID": "c:@UA@INTCTRL_Tag@FI@Field",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Field",
        "location": {
          "column": "16",
          "line": "61",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Mcu_Hw.h"
        },
        "name": "Field",
        "origin": "user_include",
        "scope": "_anonymous_Mcu_Hw_h_58_9"
      },
      {
        "ID": "c:@T@INTCTRL_Tag",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "union INTCTRL_Tag",
        "location": {
          "column": "2",
          "line": "62",
          "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Mcu_Hw.h"
        },
        "name": "INTCTRL_Tag",
        "origin": "user_include",
        "scope": "_anonymous_Mcu_Hw_h_58_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:Mcu_Hw.h@2163@macro@CORTEXM4_PERI_BASE_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CORTEXM4_PERI_BASE_ADDRESS",
    "location": {
      "column": "9",
      "line": "69",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Mcu_Hw.h"
    },
    "name": "CORTEXM4_PERI_BASE_ADDRESS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:Mcu_Hw.h@2222@macro@APINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APINT",
    "location": {
      "column": "9",
      "line": "70",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Mcu_Hw.h"
    },
    "name": "APINT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:Mcu_Hw.h@2326@macro@INTCTRL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INTCTRL",
    "location": {
      "column": "9",
      "line": "71",
      "path": "D:\\Sprints\\ARM master class\\Task3 - IntrCtrl\\Common\\Mcu_Hw.h"
    },
    "name": "INTCTRL",
    "origin": "user_include",
    "scope": null
  }
]