# compile vhdl design source files
vhdl xbip_utils_v3_0_8  \
"../../../../hdmi_vga_zybo.ip_user_files/ipstatic/mult_gen_1/hdl/xbip_utils_v3_0_vh_rfs.vhd" \

vhdl xbip_pipe_v3_0_4  \
"../../../../hdmi_vga_zybo.ip_user_files/ipstatic/mult_gen_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \

vhdl xbip_bram18k_v3_0_4  \
"../../../../hdmi_vga_zybo.ip_user_files/ipstatic/mult_gen_1/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \

vhdl mult_gen_v12_0_13  \
"../../../../hdmi_vga_zybo.ip_user_files/ipstatic/mult_gen_1/hdl/mult_gen_v12_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../hdmi_vga_zybo.ip_user_files/ip/rgb2ycbcr_0/src/mult_gen_1/sim/mult_gen_1.vhd" \

vhdl c_reg_fd_v12_0_4  \
"../../../../hdmi_vga_zybo.ip_user_files/ipstatic/c_addsub_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd" \

vhdl xbip_dsp48_wrapper_v3_0_4  \
"../../../../hdmi_vga_zybo.ip_user_files/ipstatic/c_addsub_1/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \

vhdl xbip_dsp48_addsub_v3_0_4  \
"../../../../hdmi_vga_zybo.ip_user_files/ipstatic/c_addsub_1/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \

vhdl xbip_addsub_v3_0_4  \
"../../../../hdmi_vga_zybo.ip_user_files/ipstatic/c_addsub_1/hdl/xbip_addsub_v3_0_vh_rfs.vhd" \

vhdl c_addsub_v12_0_11  \
"../../../../hdmi_vga_zybo.ip_user_files/ipstatic/c_addsub_1/hdl/c_addsub_v12_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../hdmi_vga_zybo.ip_user_files/ip/rgb2ycbcr_0/src/c_addsub_1/sim/c_addsub_1.vhd" \

# Do not sort compile order
nosort
