#ifndef HX8347_REGS_H
#define HX8347_REGS_H
enum Register { 
	DISP_MODE_CTL	 		=	0x01,
	COL_START_HIGH			= 	0x02,
	COL_START_LOW			= 	0x03,
	COL_END_HIGH			= 	0x04,
	COL_END_LOW			= 	0x05,
	ROW_START_HIGH			=	0x06,
	ROW_START_LOW			=	0x07,
	ROW_END_HIGH			= 	0x08,
	ROW_END_LOW			= 	0x09,
	PARTIAL_AREA_START_HIGH		= 	0x0A,
	PARTIAL_AREA_START_LOW		=	0x0B,
	PARTIAL_AREA_END_HIGH		=	0x0C,
	PARTIAL_AREA_END_LOW		= 	0x0D,
	VERT_SCROLL_TOP_FIXED_HIGH	=	0x0E,
	VERT_SCROLL_TOP_FIXED_LOW	=	0x0F,
	VERT_SCROLL_HEIGHT_HIGH		=	0x10,
	VERT_SCROLL_HEIGHT_LOW		=	0x11,
	VERT_SCROLL_BUTTON_HIGH		=	0x12,
	VERT_SCROLL_BUTTON_LOW		= 	0x13,
	VERT_SCROLL_START_HIGH		=	0x14,
	VERT_SCROLL_START_LOW		= 	0x15,
	MEM_ACCESS_CTL			=	0X16,
	GATE_SCAN_CTL			=	0x18,
	OSC_CTL1			=	0x19,
	OSC_CTL2			=	0x1A,
	PWR_CTL1			=	0x1B,
	PWR_CTL2			=	0x1C,
	PWR_CTL3			=	0x1D,	
	PWR_CTL4			=	0x1E,
	PWR_CTL5			=	0x1F,
	PWR_CTL6			=	0x20,
	PWR_CTL7 			=	0x21,
	SRAM_WRITE_CTL			=	0x22,
	CYCLE_CTL1_1			=	0x23,
	CYCLE_CTL2_1			=	0x24,
	CYCLE_CTL3_1			=	0x25,
	DISP_CTL1			=	0x26,
	DISP_CTL2			=	0x27,
	DISP_CTL3			= 	0x28,
	DISP_CTL4			=	0x29,
	DISP_CTL5			=	0x2A,
	PWR_CTL11			=	0x2B,
	DISP_CTL6			=	0x2C,
	DISP_CTL7			=	0x2D,
	DISP_CTL9			=	0x35,
	DISP_CTL10			=	0x36,
	DISP_CTL12			=	0x37,
	RGB_CTL1			=	0x38,
	RGB_CTL2			=	0x39,
	CYCLE_CTL1			=	0x3A,
	CYCLE_CTL2			=	0x3B,
	CYCLE_CTL3			=	0x3C,
	CYCLE_CTL4			=	0x3D,
	CYCLE_CTL5			=	0x3E,
	CYCLE_CTL6			=	0x40,
	CYCLE_CTL7			=	0x41,
	BGP_CTL				=	0x42,
	VCOM_CTL1			=	0x43,
	VCOM_CTL2			=	0x44,
	VCOM_CTL3			=	0x45,
	GAMMA_CTL1			=	0x46,
	GAMMA_CTL2			=	0x47,
	GAMMA_CTL3			=	0x48,
	GAMMA_CTL4			=	0x49,
	GAMMA_CTL5			=	0x4A,
	GAMMA_CTL6			=	0x4B,
	GAMMA_CTL7			=	0x4C,
	GAMMA_CTL8			=	0x4D,
	GAMMA_CTL9			=	0x4E,
	GAMMA_CTL10			=	0x4F,
	GAMMA_CTL11			=	0x50,
	GAMMA_CTL12			=	0x51,
	OTP_CTL1			=	0x52,
	OTP_CTL2			= 	0x53,
	OTP_CTL3			=	0x54,
	INTERNAL_16 /* "internal"... */	=	0x64,
	INTERNAL_17			=	0x65,
	INTERNAL_18			=	0x66,
	HIMAX_ID			=	0x67,
	INTERNAL_28			=	0x70,
	DATA_CTL			=	0x72,
	DISP_CTL8			=	0x90,
	DISP_CTL11			=	0x91,
	OSC_CTL3			=	0x93,
	SAP_IDLE			=	0x93,
	DCCLK_SYNC			=	0x93
}; /* end enum Register */


#define DISP_CTL1_D_1		0x08
#define DISP_CTL1_D_0		0x04
#define DISP_CTL1_D		(DISP_CTL1_D_1 | DISP_CTL1_D_0)
#define DISP_CTL1_DTE		0x10
#define DISP_CTL1_GON		0x20
#define DISP_CTL8_SAP		0x0A
#define PWR_CTL1_DK		0x08
#define PWR_CTL1_PON		0x10
#define PWR_CTL2_AP		0x04
#define PWR_CTL3_VC1		0x04
#define PWR_CTL4_VC3		0x00
#define PWR_CTL5_VRH		0x06
#define PWR_CTL6_BT		0x40
#define VCOM_CTL1_VCOMG		0x80
#define VCOM_CTL2_VCM		0x2A
#define VCOM_CTL3_VDV		0x11
#define DISP_MODE_CTL_INVON 	0x04
#define CYCLE_CTL5_SON 		0x38
#define OSC_CTL1_OSC_EN		0x01
#endif
