   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "uart_conf.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.__NVIC_GetPriorityGrouping,"ax",%progbits
  20              	 .align 2
  21              	 .thumb
  22              	 .thumb_func
  24              	__NVIC_GetPriorityGrouping:
  25              	.LFB103:
  26              	 .file 1 "F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include/core_cm4.h"
   1:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**************************************************************************//**
   2:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  * @file     core_cm4.h
   3:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  * @version  V5.0.3
   5:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  * @date     09. August 2017
   6:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
   7:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /*
   8:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  *
  10:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  *
  12:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  * not use this file except in compliance with the License.
  14:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  * You may obtain a copy of the License at
  15:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  *
  16:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  *
  18:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  * See the License for the specific language governing permissions and
  22:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  * limitations under the License.
  23:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
  24:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
  25:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #if   defined ( __ICCARM__ )
  26:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #elif defined (__clang__)
  28:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #endif
  30:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
  31:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
  34:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #include <stdint.h>
  35:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
  36:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
  37:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
  38:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #endif
  39:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
  40:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
  41:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
  44:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
  47:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  49:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
  50:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
  53:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
  54:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
  55:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
  56:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  *                 CMSIS definitions
  57:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  58:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
  59:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup Cortex_M4
  60:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   @{
  61:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
  62:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
  63:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #include "cmsis_version.h"
  64:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  
  65:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* CMSIS CM4 definitions */
  66:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
  71:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
  73:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** */
  76:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #if defined ( __CC_ARM )
  77:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
  80:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #else
  81:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
  83:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #endif
  84:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #else
  85:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
  86:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #endif
  87:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
  88:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
  92:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #else
  93:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
  95:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #endif
  96:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #else
  97:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
  98:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #endif
  99:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 100:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
 101:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 104:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #else
 105:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 107:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 108:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #else
 109:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 110:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 111:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 112:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 113:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARMVFP__
 114:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 116:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #else
 117:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 119:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 120:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #else
 121:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 122:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 123:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 124:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 128:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #else
 129:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 131:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 132:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #else
 133:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 134:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 135:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 136:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 137:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __FPU_VFP__
 138:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 140:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #else
 141:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 143:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 144:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #else
 145:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 146:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 147:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 148:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __CSMC__ )
 149:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 152:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #else
 153:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 155:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 156:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #else
 157:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 158:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 159:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 160:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #endif
 161:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 162:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 164:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 165:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 166:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** }
 167:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #endif
 168:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 169:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 171:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 173:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 176:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 177:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
 178:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #endif
 179:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 180:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* check device defines and use defaults */
 181:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __CM4_REV
 183:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #define __CM4_REV               0x0000U
 184:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 186:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 187:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 188:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_PRESENT             0U
 189:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 191:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 192:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 193:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #define __MPU_PRESENT             0U
 194:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 196:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 197:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 201:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 202:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 206:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #endif
 207:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 208:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
 210:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 212:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     \li to specify the access to peripheral variables.
 214:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** */
 216:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 217:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #else
 219:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #endif
 221:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 224:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* following defines should be used for structure members */
 225:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 229:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group Cortex_M4 */
 230:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 231:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 232:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 233:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
 234:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  *                 Register Abstraction
 235:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   Core Register contain:
 236:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register
 237:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Register
 238:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   - Core SCB Register
 239:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Register
 240:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Register
 241:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   - Core MPU Register
 242:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   - Core FPU Register
 243:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
 244:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
 245:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** */
 248:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 249:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
 250:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 251:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Core Register type definitions.
 253:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   @{
 254:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
 255:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 256:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
 257:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
 259:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 260:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
 261:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   struct
 262:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   {
 263:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** } APSR_Type;
 274:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 275:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* APSR Register Definitions */
 276:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 279:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 282:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 285:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 288:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 291:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 294:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 295:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
 296:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
 298:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 299:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
 300:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   struct
 301:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   {
 302:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** } IPSR_Type;
 307:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 308:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* IPSR Register Definitions */
 309:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 312:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 313:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
 314:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
 316:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 317:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
 318:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   struct
 319:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   {
 320:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** } xPSR_Type;
 335:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 336:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* xPSR Register Definitions */
 337:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 340:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 343:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 346:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 349:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 352:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 355:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 358:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 361:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 364:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 367:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 368:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
 369:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
 371:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 372:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
 373:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   struct
 374:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   {
 375:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** } CONTROL_Type;
 382:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 383:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* CONTROL Register Definitions */
 384:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 387:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 390:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 393:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 395:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 396:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
 397:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 398:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   @{
 401:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
 402:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 403:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
 404:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
 406:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 407:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
 408:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[24U];
 410:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RSERVED1[24U];
 412:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[24U];
 414:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[24U];
 416:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[56U];
 418:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[644U];
 420:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** }  NVIC_Type;
 422:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 423:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 427:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 429:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 430:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
 431:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 432:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   @{
 435:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
 436:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 437:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
 438:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
 440:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 441:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
 442:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[5U];
 462:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** } SCB_Type;
 464:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 465:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 466:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 469:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 472:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 475:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 478:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 481:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 485:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 488:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 491:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 494:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 497:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 500:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 503:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 506:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 509:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 512:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 516:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 520:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 523:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 526:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 529:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 532:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 535:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 538:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Control Register Definitions */
 539:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 542:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 545:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 548:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 552:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 555:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 558:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 561:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 564:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 567:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 571:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 574:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 577:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 580:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 583:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 586:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 589:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 592:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 595:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 598:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 601:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 604:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 607:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 610:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 614:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 617:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 620:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 624:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 627:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 630:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 633:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 636:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 639:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 643:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 646:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 649:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 652:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 655:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 658:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 661:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 665:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 668:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 671:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 674:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 677:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 680:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 684:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 687:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 690:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 694:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 697:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 700:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 703:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 706:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 708:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 709:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
 710:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 711:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   @{
 714:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
 715:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 716:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
 717:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
 719:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 720:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
 721:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 722:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** } SCnSCB_Type;
 725:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 726:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 730:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 734:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 737:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 740:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 743:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 746:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 748:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 749:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
 750:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 751:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   @{
 754:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
 755:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 756:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
 757:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
 759:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 760:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
 761:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** } SysTick_Type;
 766:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 767:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 771:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 774:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 777:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 780:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 781:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 784:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Current Register Definitions */
 785:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 788:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 792:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 795:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 798:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 800:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 801:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
 802:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 803:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   @{
 806:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
 807:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 808:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
 809:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
 811:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 812:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
 813:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __OM  union
 814:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   {
 815:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[864U];
 820:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[15U];
 822:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[15U];
 824:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[29U];
 826:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[43U];
 830:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[6U];
 833:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** } ITM_Type;
 846:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 847:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 850:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 851:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 855:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 858:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 861:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 864:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 867:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 870:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 873:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 876:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 879:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 883:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 887:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 891:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 895:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 898:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 901:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 903:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 904:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
 905:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 906:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   @{
 909:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
 910:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 911:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
 912:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
 914:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 915:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
 916:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 928:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[1U];
 932:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[1U];
 936:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** } DWT_Type;
 940:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 941:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Control Register Definitions */
 942:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 945:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 948:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 951:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 954:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 957:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 960:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 963:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 966:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 969:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 972:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 975:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 978:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 981:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 984:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 987:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 990:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 993:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 996:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1000:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1004:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1008:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1012:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1016:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1020:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1024:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1027:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1030:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1033:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1036:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1039:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1042:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1045:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1048:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1050:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1051:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1052:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1053:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   @{
1056:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
1057:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1058:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1059:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
1061:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1062:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
1063:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[2U];
1066:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[55U];
1068:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[131U];
1070:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[759U];
1074:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1075:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[1U];
1078:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[39U];
1082:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED7[8U];
1085:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** } TPI_Type;
1088:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1089:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1091:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1092:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1093:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1094:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1095:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1096:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1097:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1098:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1099:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1100:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1101:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1102:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1103:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1104:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1105:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1106:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1107:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1108:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1109:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1110:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1111:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1112:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1113:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1114:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1115:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1116:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1117:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* TPI TRIGGER Register Definitions */
1118:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1119:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1120:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1121:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1122:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1123:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1124:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1125:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1126:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1127:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1128:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1129:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1130:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1131:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1132:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1133:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1134:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1135:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1136:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1137:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1138:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1139:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1140:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1141:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1142:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1143:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1144:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1145:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1146:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1147:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1148:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1149:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1150:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1151:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1152:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1153:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1154:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1155:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1156:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1157:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1158:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1159:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1160:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1161:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1162:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1163:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1164:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1165:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1166:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1167:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1168:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1169:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1170:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1171:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1172:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1173:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1174:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1175:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1176:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1177:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVID Register Definitions */
1178:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1179:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1180:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1181:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1182:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1183:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1184:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1185:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1186:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1187:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1188:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1189:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1190:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1191:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1192:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1193:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1194:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1195:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1196:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1197:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1198:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1199:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1200:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1201:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1202:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1203:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1204:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1205:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1206:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1207:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1208:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1209:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1210:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1211:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   @{
1212:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
1213:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1214:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1215:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1216:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
1217:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1218:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
1219:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1220:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1221:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1222:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1223:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1224:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1225:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1226:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1227:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1228:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1229:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1230:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** } MPU_Type;
1231:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1232:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1233:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1234:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Type Register Definitions */
1235:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1236:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1237:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1238:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1239:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1240:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1241:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1242:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1243:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1244:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Control Register Definitions */
1245:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1246:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1247:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1248:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1249:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1250:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1251:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1252:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1253:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1254:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Number Register Definitions */
1255:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1256:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1257:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1258:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Base Address Register Definitions */
1259:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1260:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1261:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1262:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1263:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1264:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1265:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1266:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1267:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1268:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1269:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1270:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1271:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1272:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1273:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1274:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1275:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1276:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1277:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1278:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1279:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1280:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1281:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1282:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1283:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1284:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1285:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1286:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1287:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1288:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1289:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1290:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1291:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1292:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1293:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1294:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1295:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1296:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1297:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1298:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1299:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
1300:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1301:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1302:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1303:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1304:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1305:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1306:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1307:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   @{
1308:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
1309:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1310:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1311:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1312:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
1313:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1314:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
1315:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
1316:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1317:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1318:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1319:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1320:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1321:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** } FPU_Type;
1322:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1323:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1324:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1325:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1326:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1327:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1328:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1329:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1330:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1331:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1332:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1333:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1334:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1335:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1336:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1337:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1338:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1339:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1340:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1341:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1342:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1343:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1344:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1345:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1346:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1347:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1348:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1349:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1350:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1351:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1352:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1353:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1354:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1355:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1356:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1357:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1358:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1359:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1360:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1361:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1362:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1363:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1364:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1365:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1366:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1367:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1368:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1369:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1370:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1371:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1372:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1373:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1374:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1375:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1376:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1377:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1378:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1379:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1380:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1381:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1382:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1383:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1384:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1385:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1386:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1387:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1388:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1389:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1390:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1391:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1392:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1393:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1394:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1395:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1396:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1397:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1398:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1399:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1400:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1401:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1402:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1403:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1404:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1405:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1406:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
1407:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1408:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1409:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1410:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1411:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1412:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1413:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   @{
1414:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
1415:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1416:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1417:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1418:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
1419:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1420:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
1421:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1422:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1423:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1424:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1425:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** } CoreDebug_Type;
1426:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1427:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1428:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1429:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1430:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1431:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1432:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1433:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1434:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1435:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1436:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1437:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1438:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1439:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1440:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1441:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1442:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1443:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1444:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1445:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1446:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1447:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1448:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1449:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1450:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1451:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1452:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1453:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1454:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1455:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1456:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1457:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1458:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1459:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1460:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1461:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1462:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1463:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1464:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1465:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1466:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1467:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1468:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1469:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1470:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1471:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1472:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1473:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1474:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1475:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1476:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1477:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1478:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1479:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1480:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1481:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1482:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1483:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1484:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1485:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1486:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1487:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1488:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1489:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1490:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1491:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1492:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1493:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1494:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1495:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1496:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1497:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1498:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1499:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1500:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1501:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1502:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1503:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1504:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1505:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1506:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1507:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1508:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1509:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1510:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1511:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1512:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1513:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1514:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1515:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1516:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1517:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1518:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   @{
1519:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
1520:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1521:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1522:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1523:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1524:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1525:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted value.
1526:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** */
1527:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1528:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1529:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1530:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1531:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1532:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1533:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted bit field value.
1534:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** */
1535:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1536:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1537:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1538:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1539:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1540:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1541:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1542:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1543:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1544:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   @{
1545:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
1546:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1547:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* Memory mapping of Core Hardware */
1548:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1549:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1550:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1551:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1552:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1553:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1554:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1555:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1556:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1557:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1558:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1559:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1560:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1561:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1562:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1563:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1564:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1565:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1566:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1567:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1568:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1569:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #endif
1570:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1571:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1572:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1573:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1574:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /*@} */
1575:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1576:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1577:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1578:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
1579:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  *                Hardware Abstraction Layer
1580:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   Core Function Interface contains:
1581:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Functions
1582:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Functions
1583:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Functions
1584:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register Access Functions
1585:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
1586:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1587:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1588:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** */
1589:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1590:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1591:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1592:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1593:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1594:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1595:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1596:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1597:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   @{
1598:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
1599:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1600:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1601:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1602:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1603:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #endif
1604:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1605:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #else
1606:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1607:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1608:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1609:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1610:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1611:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1612:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1613:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1614:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1615:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1616:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1617:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1618:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1619:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1620:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1621:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1622:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1623:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #endif
1624:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1625:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #else
1626:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1627:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1628:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1629:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1630:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1631:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1632:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1633:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1634:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1635:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Priority Grouping
1636:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1637:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1638:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****            Only values from 0..7 are used.
1639:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1640:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1641:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1642:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
1643:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1644:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
1645:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t reg_value;
1646:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1647:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1648:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1649:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1650:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                   |
1651:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1652:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1653:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
1654:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** }
1655:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1656:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1657:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1658:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Priority Grouping
1659:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1660:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1661:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
1662:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1663:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
  27              	 .loc 1 1663 0
  28              	 .cfi_startproc
  29              	 
  30              	 
  31              	 
  32 0000 80B4     	 push {r7}
  33              	.LCFI0:
  34              	 .cfi_def_cfa_offset 4
  35              	 .cfi_offset 7,-4
  36 0002 00AF     	 add r7,sp,#0
  37              	.LCFI1:
  38              	 .cfi_def_cfa_register 7
1664:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
  39              	 .loc 1 1664 0
  40 0004 044B     	 ldr r3,.L3
  41 0006 DB68     	 ldr r3,[r3,#12]
  42 0008 03F4E063 	 and r3,r3,#1792
  43 000c 1B0A     	 lsrs r3,r3,#8
1665:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** }
  44              	 .loc 1 1665 0
  45 000e 1846     	 mov r0,r3
  46 0010 BD46     	 mov sp,r7
  47              	.LCFI2:
  48              	 .cfi_def_cfa_register 13
  49              	 
  50 0012 5DF8047B 	 ldr r7,[sp],#4
  51              	.LCFI3:
  52              	 .cfi_restore 7
  53              	 .cfi_def_cfa_offset 0
  54 0016 7047     	 bx lr
  55              	.L4:
  56              	 .align 2
  57              	.L3:
  58 0018 00ED00E0 	 .word -536810240
  59              	 .cfi_endproc
  60              	.LFE103:
  62              	 .section .text.__NVIC_EnableIRQ,"ax",%progbits
  63              	 .align 2
  64              	 .thumb
  65              	 .thumb_func
  67              	__NVIC_EnableIRQ:
  68              	.LFB104:
1666:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1667:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1668:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1669:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Enable Interrupt
1670:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1671:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1672:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1673:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
1674:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1675:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
  69              	 .loc 1 1675 0
  70              	 .cfi_startproc
  71              	 
  72              	 
  73              	 
  74 0000 80B4     	 push {r7}
  75              	.LCFI4:
  76              	 .cfi_def_cfa_offset 4
  77              	 .cfi_offset 7,-4
  78 0002 83B0     	 sub sp,sp,#12
  79              	.LCFI5:
  80              	 .cfi_def_cfa_offset 16
  81 0004 00AF     	 add r7,sp,#0
  82              	.LCFI6:
  83              	 .cfi_def_cfa_register 7
  84 0006 0346     	 mov r3,r0
  85 0008 FB71     	 strb r3,[r7,#7]
1676:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
  86              	 .loc 1 1676 0
  87 000a 97F90730 	 ldrsb r3,[r7,#7]
  88 000e 002B     	 cmp r3,#0
  89 0010 0BDB     	 blt .L5
1677:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   {
1678:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
  90              	 .loc 1 1678 0
  91 0012 0849     	 ldr r1,.L7
  92 0014 97F90730 	 ldrsb r3,[r7,#7]
  93 0018 5B09     	 lsrs r3,r3,#5
  94 001a FA79     	 ldrb r2,[r7,#7]
  95 001c 02F01F02 	 and r2,r2,#31
  96 0020 0120     	 movs r0,#1
  97 0022 00FA02F2 	 lsl r2,r0,r2
  98 0026 41F82320 	 str r2,[r1,r3,lsl#2]
  99              	.L5:
1679:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   }
1680:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** }
 100              	 .loc 1 1680 0
 101 002a 0C37     	 adds r7,r7,#12
 102              	.LCFI7:
 103              	 .cfi_def_cfa_offset 4
 104 002c BD46     	 mov sp,r7
 105              	.LCFI8:
 106              	 .cfi_def_cfa_register 13
 107              	 
 108 002e 5DF8047B 	 ldr r7,[sp],#4
 109              	.LCFI9:
 110              	 .cfi_restore 7
 111              	 .cfi_def_cfa_offset 0
 112 0032 7047     	 bx lr
 113              	.L8:
 114              	 .align 2
 115              	.L7:
 116 0034 00E100E0 	 .word -536813312
 117              	 .cfi_endproc
 118              	.LFE104:
 120              	 .section .text.__NVIC_SetPriority,"ax",%progbits
 121              	 .align 2
 122              	 .thumb
 123              	 .thumb_func
 125              	__NVIC_SetPriority:
 126              	.LFB111:
1681:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1682:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1683:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1684:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Interrupt Enable status
1685:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1686:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1687:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt is not enabled.
1688:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt is enabled.
1689:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1690:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
1691:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1692:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
1693:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1694:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   {
1695:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1696:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   }
1697:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   else
1698:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   {
1699:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1700:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   }
1701:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** }
1702:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1703:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1704:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1705:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Disable Interrupt
1706:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1707:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1708:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1709:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
1710:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1711:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
1712:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1713:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   {
1714:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1715:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     __DSB();
1716:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     __ISB();
1717:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   }
1718:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** }
1719:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1720:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1721:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1722:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Pending Interrupt
1723:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1724:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1725:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt status is not pending.
1726:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt status is pending.
1727:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1728:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
1729:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1730:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
1731:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1732:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   {
1733:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1734:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   }
1735:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   else
1736:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   {
1737:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1738:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   }
1739:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** }
1740:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1741:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1742:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1743:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Pending Interrupt
1744:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1745:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1746:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1747:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
1748:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1749:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
1750:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1751:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   {
1752:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1753:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   }
1754:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** }
1755:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1756:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1757:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1758:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Clear Pending Interrupt
1759:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1760:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1761:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1762:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
1763:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1764:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
1765:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1766:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   {
1767:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1768:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   }
1769:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** }
1770:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1771:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1772:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1773:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Active Interrupt
1774:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1775:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1776:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt status is not active.
1777:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt status is active.
1778:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1779:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
1780:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1781:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
1782:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1783:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   {
1784:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1785:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   }
1786:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   else
1787:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   {
1788:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1789:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   }
1790:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** }
1791:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1792:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1793:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1794:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Interrupt Priority
1795:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1796:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1797:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****            or negative to specify a processor exception.
1798:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1799:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]  priority  Priority to set.
1800:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1801:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
1802:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1803:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
 127              	 .loc 1 1803 0
 128              	 .cfi_startproc
 129              	 
 130              	 
 131              	 
 132 0000 80B4     	 push {r7}
 133              	.LCFI10:
 134              	 .cfi_def_cfa_offset 4
 135              	 .cfi_offset 7,-4
 136 0002 83B0     	 sub sp,sp,#12
 137              	.LCFI11:
 138              	 .cfi_def_cfa_offset 16
 139 0004 00AF     	 add r7,sp,#0
 140              	.LCFI12:
 141              	 .cfi_def_cfa_register 7
 142 0006 0346     	 mov r3,r0
 143 0008 3960     	 str r1,[r7]
 144 000a FB71     	 strb r3,[r7,#7]
1804:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 145              	 .loc 1 1804 0
 146 000c 97F90730 	 ldrsb r3,[r7,#7]
 147 0010 002B     	 cmp r3,#0
 148 0012 0ADB     	 blt .L10
1805:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   {
1806:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
 149              	 .loc 1 1806 0
 150 0014 0D49     	 ldr r1,.L12
 151 0016 97F90730 	 ldrsb r3,[r7,#7]
 152 001a 3A68     	 ldr r2,[r7]
 153 001c D2B2     	 uxtb r2,r2
 154 001e 9200     	 lsls r2,r2,#2
 155 0020 D2B2     	 uxtb r2,r2
 156 0022 0B44     	 add r3,r3,r1
 157 0024 83F80023 	 strb r2,[r3,#768]
 158 0028 0AE0     	 b .L9
 159              	.L10:
1807:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   }
1808:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   else
1809:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   {
1810:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
 160              	 .loc 1 1810 0
 161 002a 0949     	 ldr r1,.L12+4
 162 002c FB79     	 ldrb r3,[r7,#7]
 163 002e 03F00F03 	 and r3,r3,#15
 164 0032 043B     	 subs r3,r3,#4
 165 0034 3A68     	 ldr r2,[r7]
 166 0036 D2B2     	 uxtb r2,r2
 167 0038 9200     	 lsls r2,r2,#2
 168 003a D2B2     	 uxtb r2,r2
 169 003c 0B44     	 add r3,r3,r1
 170 003e 1A76     	 strb r2,[r3,#24]
 171              	.L9:
1811:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   }
1812:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** }
 172              	 .loc 1 1812 0
 173 0040 0C37     	 adds r7,r7,#12
 174              	.LCFI13:
 175              	 .cfi_def_cfa_offset 4
 176 0042 BD46     	 mov sp,r7
 177              	.LCFI14:
 178              	 .cfi_def_cfa_register 13
 179              	 
 180 0044 5DF8047B 	 ldr r7,[sp],#4
 181              	.LCFI15:
 182              	 .cfi_restore 7
 183              	 .cfi_def_cfa_offset 0
 184 0048 7047     	 bx lr
 185              	.L13:
 186 004a 00BF     	 .align 2
 187              	.L12:
 188 004c 00E100E0 	 .word -536813312
 189 0050 00ED00E0 	 .word -536810240
 190              	 .cfi_endproc
 191              	.LFE111:
 193              	 .section .text.NVIC_EncodePriority,"ax",%progbits
 194              	 .align 2
 195              	 .thumb
 196              	 .thumb_func
 198              	NVIC_EncodePriority:
 199              	.LFB113:
1813:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1814:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1815:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1816:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Interrupt Priority
1817:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1818:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1819:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****            or negative to specify a processor exception.
1820:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1821:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \return             Interrupt Priority.
1822:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1823:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
1824:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1825:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
1826:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1827:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1828:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   {
1829:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS))
1830:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   }
1831:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   else
1832:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   {
1833:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))
1834:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   }
1835:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** }
1836:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1837:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1838:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1839:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Encode Priority
1840:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1841:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****            preemptive priority value, and subpriority value.
1842:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1843:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1844:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1845:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1846:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1847:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1848:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
1849:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1850:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
 200              	 .loc 1 1850 0
 201              	 .cfi_startproc
 202              	 
 203              	 
 204              	 
 205 0000 80B4     	 push {r7}
 206              	.LCFI16:
 207              	 .cfi_def_cfa_offset 4
 208              	 .cfi_offset 7,-4
 209 0002 89B0     	 sub sp,sp,#36
 210              	.LCFI17:
 211              	 .cfi_def_cfa_offset 40
 212 0004 00AF     	 add r7,sp,#0
 213              	.LCFI18:
 214              	 .cfi_def_cfa_register 7
 215 0006 F860     	 str r0,[r7,#12]
 216 0008 B960     	 str r1,[r7,#8]
 217 000a 7A60     	 str r2,[r7,#4]
1851:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 218              	 .loc 1 1851 0
 219 000c FB68     	 ldr r3,[r7,#12]
 220 000e 03F00703 	 and r3,r3,#7
 221 0012 FB61     	 str r3,[r7,#28]
1852:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PreemptPriorityBits;
1853:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t SubPriorityBits;
1854:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1855:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 222              	 .loc 1 1855 0
 223 0014 FB69     	 ldr r3,[r7,#28]
 224 0016 C3F10703 	 rsb r3,r3,#7
 225 001a 062B     	 cmp r3,#6
 226 001c 28BF     	 it cs
 227 001e 0623     	 movcs r3,#6
 228 0020 BB61     	 str r3,[r7,#24]
1856:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 229              	 .loc 1 1856 0
 230 0022 FB69     	 ldr r3,[r7,#28]
 231 0024 0633     	 adds r3,r3,#6
 232 0026 062B     	 cmp r3,#6
 233 0028 02D9     	 bls .L15
 234              	 .loc 1 1856 0 is_stmt 0 discriminator 1
 235 002a FB69     	 ldr r3,[r7,#28]
 236 002c 013B     	 subs r3,r3,#1
 237 002e 00E0     	 b .L16
 238              	.L15:
 239              	 .loc 1 1856 0 discriminator 2
 240 0030 0023     	 movs r3,#0
 241              	.L16:
 242              	 .loc 1 1856 0 discriminator 4
 243 0032 7B61     	 str r3,[r7,#20]
1857:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1858:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   return (
1859:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 244              	 .loc 1 1859 0 is_stmt 1 discriminator 4
 245 0034 BB69     	 ldr r3,[r7,#24]
 246 0036 0122     	 movs r2,#1
 247 0038 02FA03F3 	 lsl r3,r2,r3
 248 003c 5A1E     	 subs r2,r3,#1
 249 003e BB68     	 ldr r3,[r7,#8]
 250 0040 1A40     	 ands r2,r2,r3
 251 0042 7B69     	 ldr r3,[r7,#20]
 252 0044 9A40     	 lsls r2,r2,r3
1860:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 253              	 .loc 1 1860 0 discriminator 4
 254 0046 7B69     	 ldr r3,[r7,#20]
 255 0048 0121     	 movs r1,#1
 256 004a 01FA03F3 	 lsl r3,r1,r3
 257 004e 591E     	 subs r1,r3,#1
 258 0050 7B68     	 ldr r3,[r7,#4]
 259 0052 0B40     	 ands r3,r3,r1
1858:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 260              	 .loc 1 1858 0 discriminator 4
 261 0054 1343     	 orrs r3,r3,r2
1861:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****          );
1862:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** }
 262              	 .loc 1 1862 0 discriminator 4
 263 0056 1846     	 mov r0,r3
 264 0058 2437     	 adds r7,r7,#36
 265              	.LCFI19:
 266              	 .cfi_def_cfa_offset 4
 267 005a BD46     	 mov sp,r7
 268              	.LCFI20:
 269              	 .cfi_def_cfa_register 13
 270              	 
 271 005c 5DF8047B 	 ldr r7,[sp],#4
 272              	.LCFI21:
 273              	 .cfi_restore 7
 274              	 .cfi_def_cfa_offset 0
 275 0060 7047     	 bx lr
 276              	 .cfi_endproc
 277              	.LFE113:
 279 0062 00BF     	 .section .text.XMC_USIC_CH_SetInputSource,"ax",%progbits
 280              	 .align 2
 281              	 .thumb
 282              	 .thumb_func
 284              	XMC_USIC_CH_SetInputSource:
 285              	.LFB180:
 286              	 .file 2 "F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc/xmc_usic.h"
   1:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /**
   2:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * @file xmc_usic.h
   3:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * @date 2017-09-08
   4:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *
   5:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * @cond
   6:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  **************************************************************************************************
   7:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * XMClib v2.1.18 - XMC Peripheral Driver Library 
   8:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *
   9:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * Copyright (c) 2015-2018, Infineon Technologies AG
  10:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * All rights reserved.                        
  11:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *                                             
  12:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * following conditions are met:   
  14:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *                                                                              
  15:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * disclaimer.                        
  17:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * 
  18:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * 
  21:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * products derived from this software without specific prior written permission.                  
  23:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *                                                                              
  24:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *                                                                              
  32:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  **************************************************************************************************
  35:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *
  36:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * Change History
  37:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * --------------
  38:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *
  39:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-02-20:
  40:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Initial draft<br>
  41:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Documentation improved <br>
  42:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *
  43:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-05-08:
  44:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_SetInputTriggerCombinationMode() and XMC_USIC_CH_SetTransmitBufferStatus
  45:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *      
  46:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-06-20:
  47:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Removed version macros and declaration of GetDriverVersion API
  48:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * 
  49:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-17:
  50:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Bug fixed in XMC_USIC_CH_SetTransmitBufferStatus API. OR operator removed.
  51:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *
  52:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-24:
  53:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for enabling/disabling delay compensation XMC_USIC_CH_DisableDelayCompensation(
  54:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *       XMC_USIC_CH_DisableDelayCompensation()
  55:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *
  56:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-25:
  57:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for defining if the data shift unit input is derived
  58:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *       from the input data path DXn or from the selected protocol pre-processors: XMC_USIC_CH_Con
  59:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *       and XMC_USIC_CH_ConnectInputDataShiftToDataInput()
  60:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *
  61:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-27:
  62:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Fixed bug in XMC_USIC_CH_BRG_CLOCK_SOURCE_DX1T value.
  63:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for direct TBUF access: XMC_USIC_CH_WriteToTBUF() and XMC_USIC_CH_WriteToTBUFTC
  64:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for external input for BRG configuration:XMC_USIC_CH_ConfigExternalInputSignalT
  65:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *
  66:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-28:
  67:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added API for enabling the transfer trigger unit to set bit TCSR.TE if the trigger signal 
  68:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *       Clear to Send (CTS) signal: XMC_USIC_CH_EnableTBUFDataValidTrigger() and XMC_USIC_CH_Disab
  69:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *
  70:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * 2016-03-09:
  71:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Optimization of write only registers
  72:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *
  73:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * 2016-04-10:
  74:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added an API to put the data into FIFO when hardware port control is enabled: XMC_USIC_CH_
  75:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *
  76:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * 2017-02-10:
  77:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_SetShiftDirection() to allow selection of shift direction of the data wo
  78:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_GetCaptureTimerValue() and XMC_USIC_CH_SetFractionalDivider()
  79:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *
  80:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * 2017-09-08:
  81:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Fixed value of macro XMC_USIC_CH_SHIFT_DIRECTION_MSB_FIRST used in XMC_USIC_CH_SetShiftDir
  82:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *
  83:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * @endcond
  84:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *
  85:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  */
  86:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
  87:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #ifndef XMC_USIC_H
  88:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC_H
  89:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
  90:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * HEADER FILES
  91:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
  92:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
  93:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #include "xmc_common.h"
  94:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
  95:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /**
  96:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * @addtogroup XMClib XMC Peripheral Library
  97:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * @{
  98:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  */
  99:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 100:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /**
 101:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * @addtogroup USIC
 102:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * @brief Universal Serial Interface Channel(USIC) driver for serial communication.
 103:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *
 104:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * The Universal Serial Interface Channel(USIC) module is a flexible interface module
 105:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * covering several serial communication protocols. A USIC module contains two
 106:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * independent communication channels named USICx_CH0 and USICx_CH1, with x
 107:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * being the number of the USIC module. The user can program, during run-time, which protocol will 
 108:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * by each communication channel and which pins are used.
 109:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * The driver provides APIs, configuration structures and enumerations to configure common features
 110:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * communication protocols.
 111:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * 
 112:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC driver features:
 113:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows configuration of FIFO for transmit and receive functions.
 114:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Provides a structure type XMC_USIC_CH_t to represent the USIC channel registers in a programm
 115:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  friendly format.
 116:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows configuration of automatic update for frame length, word length, slave select or slave
 117:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows transmission of data to FIFO using XMC_USIC_CH_TXFIFO_PutData() and XMC_USIC_CH_TXFIFO
 118:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows reading of received data in FIFO using XMC_USIC_CH_RXFIFO_GetData()
 119:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows configuration of baudrate using XMC_USIC_CH_SetBaudrate()
 120:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Provides API to trigger interrupts using XMC_USIC_CH_TriggerServiceRequest()
 121:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * @{
 122:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  */
 123:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 124:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 125:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * MACROS
 126:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
 127:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 128:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC0 ((XMC_USIC_t *)USIC0_BASE)			/**< USIC0 module base address */
 129:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC0_CH0 ((XMC_USIC_CH_t *)USIC0_CH0_BASE)	/**< USIC0 channel 0 base address */
 130:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC0_CH1 ((XMC_USIC_CH_t *)USIC0_CH1_BASE)	/**< USIC0 channel 1 base address */
 131:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 132:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(USIC1)
 133:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC1 ((XMC_USIC_t *)USIC1_BASE)			/**< USIC1 module base address */
 134:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC1_CH0 ((XMC_USIC_CH_t *)USIC1_CH0_BASE)	/**< USIC1 channel 0 base address */
 135:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC1_CH1 ((XMC_USIC_CH_t *)USIC1_CH1_BASE)	/**< USIC1 channel 1 base address */
 136:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 137:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 138:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(USIC2)
 139:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC2 ((XMC_USIC_t *)USIC2_BASE)			/**< USIC2 module base address */
 140:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC2_CH0 ((XMC_USIC_CH_t *)USIC2_CH0_BASE)	/**< USIC2 channel 0 base address */
 141:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC2_CH1 ((XMC_USIC_CH_t *)USIC2_CH1_BASE)	/**< USIC2 channel 1 base address */
 142:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 143:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 144:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DSEL_Msk  USIC_CH_DX0CR_DSEL_Msk   /**< Common mask for DSEL bitfield mask in 
 145:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DSEL_Pos  USIC_CH_DX0CR_DSEL_Pos   /**< Common mask for DSEL bitfield position
 146:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_SFSEL_Pos USIC_CH_DX0CR_SFSEL_Pos  /**< Common mask for SFSEL bitfield positio
 147:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_SFSEL_Msk USIC_CH_DX0CR_SFSEL_Msk  /**< Common mask for SFSEL bitfield mask in
 148:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DPOL_Msk  USIC_CH_DX0CR_DPOL_Msk   /**< Common mask for DPOL bitfield mask in 
 149:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DFEN_Msk  USIC_CH_DX0CR_DFEN_Msk   /**< Common mask for DFEN bitfield mask in 
 150:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DSEN_Msk  USIC_CH_DX0CR_DSEN_Msk   /**< Common mask for DSEN bitfield mask in 
 151:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_CM_Pos    USIC_CH_DX0CR_CM_Pos     /**< Common mask for CM bitfield position i
 152:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_CM_Msk    USIC_CH_DX0CR_CM_Msk     /**< Common mask for CM bitfield mask in DX
 153:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_INSW_Msk  USIC_CH_DX0CR_INSW_Msk   /**< Common mask for INSW bitfield mask in 
 154:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_INSW_pos  USIC_CH_DX0CR_INSW_Pos   /**< Common mask for INSW bitfield position
 155:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 156:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #if UC_FAMILY == XMC1
 157:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  #include "xmc1_usic_map.h"
 158:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 159:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 160:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #if UC_FAMILY == XMC4
 161:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  #include "xmc4_usic_map.h"
 162:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 163:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 164:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 165:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * ENUMS
 166:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
 167:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 168:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /**
 169:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel driver status
 170:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  */
 171:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_STATUS
 172:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** {
 173:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_STATUS_OK,    /**< USIC driver status : OK */
 174:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_STATUS_ERROR, /**< USIC driver status : ERROR */
 175:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_STATUS_BUSY   /**< USIC driver status : BUSY */
 176:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_STATUS_t;
 177:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 178:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /**
 179:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel kernel mode
 180:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** */
 181:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_KERNEL_MODE
 182:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** {
 183:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_RUN_0  = 0x0UL,  /**< Run mode 0 (transmission and reception possible)*/
 184:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_RUN_1  = 0x1UL << USIC_CH_KSCFG_NOMCFG_Pos,  /**< Run mode 1 (transmissio
 185:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_STOP_0 = 0x2UL << USIC_CH_KSCFG_NOMCFG_Pos,  /**< Stop mode 0 (no transmi
 186:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_STOP_1 = 0x3UL << USIC_CH_KSCFG_NOMCFG_Pos   /**< Stop mode 1 (both trans
 187:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_KERNEL_MODE_t;
 188:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 189:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /**
 190:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel operating mode
 191:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  */
 192:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_OPERATING_MODE
 193:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** {
 194:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_IDLE = 0x0UL, /**< USIC channel idle */
 195:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_SPI  = 0x1UL << USIC_CH_CCR_MODE_Pos, /**< SPI mode */
 196:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_UART = 0x2UL << USIC_CH_CCR_MODE_Pos, /**< UART mode */
 197:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_I2S  = 0x3UL << USIC_CH_CCR_MODE_Pos, /**< I2S mode */
 198:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_I2C  = 0x4UL << USIC_CH_CCR_MODE_Pos  /**< I2C mode */
 199:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_OPERATING_MODE_t;
 200:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 201:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /**
 202:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel inputs
 203:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  */
 204:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INPUT
 205:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** {
 206:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX0, /**< DX0 input */
 207:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX1, /**< DX1 input */
 208:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX2, /**< DX2 input */
 209:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX3, /**< DX3 input */
 210:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX4, /**< DX4 input */
 211:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX5  /**< DX5 input */
 212:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INPUT_t;
 213:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 214:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /**
 215:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel input source sampling frequency
 216:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  */
 217:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INPUT_SAMPLING_FREQ
 218:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** {
 219:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_SAMPLING_FREQ_FPERIPH            = 0x0UL, /**< Use fperiph frequency for input 
 220:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_SAMPLING_FREQ_FRACTIONAL_DIVIDER = 0x1UL << USIC_CH_DXCR_SFSEL_Pos  /**< Use fF
 221:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INPUT_SAMPLING_FREQ_t;
 222:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 223:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /**
 224:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel input combination mode
 225:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  */
 226:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INPUT_COMBINATION_MODE
 227:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** {
 228:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_TRIGGER_DISABLED = 0x0UL, /**< The trigger activation is disab
 229:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_RISING_EDGE      = 0x1UL, /**< A rising edge activates DXnT*/
 230:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_FALLING_EDGE     = 0x2UL, /**< A falling edge activates DXnT*/
 231:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_BOTH_EDGES       = 0x3UL, /**< Both edges activate DXnT*/
 232:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INPUT_COMBINATION_MODE_t;
 233:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 234:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /**
 235:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel data transmission start modes.
 236:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * Data shifted out of the transmit pin depends on the value configured for the
 237:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * TDEN bitfield of the TCSR register. Following enum values are used for configuring
 238:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * the TCSR->TDEN bitfield.
 239:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  */
 240:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_START_TRANSMISION_MODE
 241:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** {
 242:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_DISABLED      = 0x0U, /**< Passive data level is sent out on transm
 243:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_ON_TDV        = 0x1UL << USIC_CH_TCSR_TDEN_Pos, /**< Transmission o
 244:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2S_0 = 0x2UL << USIC_CH_TCSR_TDEN_Pos, /**< Transmission o
 245:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2S_1 = 0x3UL << USIC_CH_TCSR_TDEN_Pos  /**< Transmission o
 246:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_START_TRANSMISION_MODE_t;
 247:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 248:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /**
 249:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel interrupt node pointers
 250:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  */
 251:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INTERRUPT_NODE_POINTER
 252:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** {
 253:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT      = USIC_CH_INPR_TSINP_Pos, /**< Node pointe
 254:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER     = USIC_CH_INPR_TBINP_Pos, /**< Node pointe
 255:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_RECEIVE             = USIC_CH_INPR_RINP_Pos,  /**< Node pointe
 256:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_ALTERNATE_RECEIVE   = USIC_CH_INPR_AINP_Pos,  /**< Node pointe
 257:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL            = USIC_CH_INPR_PINP_Pos   /**< Node pointe
 258:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INTERRUPT_NODE_POINTER_t;
 259:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 260:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /**
 261:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel events
 262:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  */
 263:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_EVENT
 264:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** {
 265:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_RECEIVE_START       = USIC_CH_CCR_RSIEN_Msk, /**< Receive start event */
 266:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_DATA_LOST           = USIC_CH_CCR_DLIEN_Msk, /**< Data lost event */
 267:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_TRANSMIT_SHIFT      = USIC_CH_CCR_TSIEN_Msk, /**< Transmit shift event */
 268:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_TRANSMIT_BUFFER     = USIC_CH_CCR_TBIEN_Msk, /**< Transmit buffer event */
 269:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_STANDARD_RECEIVE    = USIC_CH_CCR_RIEN_Msk,  /**< Receive event */
 270:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_ALTERNATIVE_RECEIVE = USIC_CH_CCR_AIEN_Msk,  /**< Alternate receive event */
 271:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_BAUD_RATE_GENERATOR = USIC_CH_CCR_BRGIEN_Msk /**< Baudrate generator event */
 272:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_EVENT_t;
 273:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 274:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /**
 275:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel parity mode
 276:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** */
 277:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_PARITY_MODE
 278:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** {
 279:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PARITY_MODE_NONE     = 0x0UL,  /**< Disable parity mode */
 280:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PARITY_MODE_EVEN     = 0x2UL << USIC_CH_CCR_PM_Pos,  /**< Enable even parity mode */
 281:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PARITY_MODE_ODD      = 0x3UL << USIC_CH_CCR_PM_Pos   /**< Enable odd parity mode */
 282:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_PARITY_MODE_t;
 283:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 284:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /**
 285:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel data output mode
 286:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** */
 287:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_DATA_OUTPUT_MODE
 288:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** {
 289:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_DATA_OUTPUT_MODE_NORMAL   = 0x0UL,  /**< Data output normal mode */
 290:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_DATA_OUTPUT_MODE_INVERTED = 0x1UL << USIC_CH_SCTR_DOCFG_Pos   /**< Data output invert
 291:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_DATA_OUTPUT_MODE_t;
 292:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 293:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /**
 294:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel data transmit buffer status
 295:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** */
 296:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TBUF_STATUS
 297:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** {
 298:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_IDLE = 0x0UL,                 /**< Transfer buffer is currently idle*/
 299:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_BUSY = USIC_CH_TCSR_TDV_Msk   /**< Transfer buffer is currently busy*/
 300:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TBUF_STATUS_t;
 301:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 302:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 303:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 304:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /**
 305:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel data transmit buffer status modification
 306:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** */
 307:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TBUF_STATUS_SET
 308:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** {
 309:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_SET_BUSY   = 0x1UL, /**< Set Transfer buffer status to busy*/
 310:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_SET_IDLE   = 0x2UL  /**< Set Transfer buffer status to idle*/
 311:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TBUF_STATUS_SET_t;
 312:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 313:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /**
 314:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive buffer status
 315:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** */
 316:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RBUF_STATUS
 317:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** {
 318:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RBUF_STATUS_DATA_VALID0 = USIC_CH_RBUFSR_RDV0_Msk, /**< RBUF0 data has not yet been r
 319:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RBUF_STATUS_DATA_VALID1 = USIC_CH_RBUFSR_RDV1_Msk  /**< RBUF1 data has not yet been r
 320:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RBUF_STATUS_t;
 321:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 322:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /**
 323:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel output signal passive data level
 324:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** */
 325:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USCI_CH_PASSIVE_DATA_LEVEL
 326:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** {
 327:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PASSIVE_DATA_LEVEL0 = 0x0UL, /**< Passive level(idle mode signal level) 0 */
 328:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PASSIVE_DATA_LEVEL1 = 0x1UL << USIC_CH_SCTR_PDL_Pos  /**< Passive level(idle mode sig
 329:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_PASSIVE_DATA_LEVEL_t;
 330:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 331:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /**
 332:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO size
 333:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** */
 334:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_FIFO_SIZE
 335:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** {
 336:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_DISABLED     = 0x0U,  /**< FIFO Disabled */
 337:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_2WORDS  = 0x1U,  /**< FIFO size: 2 words */
 338:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_4WORDS  = 0x2U,  /**< FIFO size: 4 words */
 339:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_8WORDS  = 0x3U,  /**< FIFO size: 8 words */
 340:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_16WORDS = 0x4U,  /**< FIFO size: 16 words */
 341:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_32WORDS = 0x5U,  /**< FIFO size: 32 words */
 342:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_64WORDS = 0x6U   /**< FIFO size: 64 words */
 343:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_FIFO_SIZE_t;
 344:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 345:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /**
 346:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel transmit FIFO interrupt node pointers
 347:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** */
 348:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER
 349:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** {
 350:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_STANDARD  = USIC_CH_TBCTR_STBINP_Pos,  /**< Node pointe
 351:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE = USIC_CH_TBCTR_ATBINP_Pos   /**< Node pointe
 352:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_t;
 353:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 354:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /**
 355:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel transmit FIFO event configuration
 356:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** */
 357:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TXFIFO_EVENT_CONF
 358:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** {
 359:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD  = USIC_CH_TBCTR_STBIEN_Msk,   /**< Enable FIFO standard t
 360:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_CONF_ERROR     = (int32_t)USIC_CH_TBCTR_TBERIEN_Msk  /**< Enable transmi
 361:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TXFIFO_EVENT_CONF_t;
 362:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 363:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /**
 364:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel transmit FIFO status
 365:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** */
 366:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TXFIFO_EVENT
 367:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** {
 368:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_STANDARD = USIC_CH_TRBSR_STBI_Msk,    /**< Transmit FIFO status: Standar
 369:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_ERROR    = USIC_CH_TRBSR_TBERI_Msk    /**< Transmit FIFO status: Error e
 370:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TXFIFO_EVENT_t;
 371:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 372:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /**
 373:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO interrupt node pointers
 374:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** */
 375:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER
 376:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** {
 377:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_STANDARD  = USIC_CH_RBCTR_SRBINP_Pos, /**< Node pointer
 378:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE = USIC_CH_RBCTR_ARBINP_Pos  /**< Node pointer
 379:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_t;
 380:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 381:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /**
 382:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO event configuration
 383:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** */
 384:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RXFIFO_EVENT_CONF
 385:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** {
 386:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD  = USIC_CH_RBCTR_SRBIEN_Msk,   /**< Enable FIFO standard r
 387:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_CONF_ERROR     = (int32_t)USIC_CH_RBCTR_RBERIEN_Msk,  /**< Enable receiv
 388:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE = USIC_CH_RBCTR_ARBIEN_Msk   /**< Enable FIFO alternative
 389:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RXFIFO_EVENT_CONF_t;
 390:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 391:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /**
 392:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO status
 393:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** */
 394:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RXFIFO_EVENT
 395:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** {
 396:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_STANDARD  = USIC_CH_TRBSR_SRBI_Msk,   /**< Receive FIFO status: Standard
 397:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_ERROR     = USIC_CH_TRBSR_RBERI_Msk,  /**< Receive FIFO status: Error ev
 398:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_ALTERNATE = USIC_CH_TRBSR_ARBI_Msk    /**< Receive FIFO status: Alternat
 399:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RXFIFO_EVENT_t;
 400:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 401:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /**
 402:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator clock source
 403:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** */
 404:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_CLOCK_SOURCE
 405:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** {
 406:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_SOURCE_DIVIDER = 0x0UL, /**< Baudrate generator clock source : Source divid
 407:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_SOURCE_DX1T    = 0x2UL << USIC_CH_BRG_CLKSEL_Pos  /**< Baudrate generator c
 408:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_CLOCK_SOURCE_t;
 409:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 410:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /**
 411:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator divider mode
 412:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** */
 413:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE
 414:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** {
 415:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_DISABLED   = 0x0UL, /**< Baudrate generator clock divider: Dis
 416:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_NORMAL     = 0x1UL << USIC_CH_FDR_DM_Pos, /**< Baudrate genera
 417:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL = 0x2UL << USIC_CH_FDR_DM_Pos  /**< Baudrate genera
 418:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_t;
 419:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 420:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /**
 421:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator master clock passive level
 422:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** */
 423:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL
 424:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** {
 425:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_0 = 0x0UL, /**< Baudrate generator master clock passiv
 426:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_1 = 0x1UL << USIC_CH_BRG_MCLKCFG_Pos  /**< Baudrate ge
 427:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_t;
 428:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 429:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /**
 430:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator shift clock passive level
 431:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** */
 432:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL
 433:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** {
 434:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_DISABLED = 0x0UL, /**< Shift clock passive leve
 435:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_DISABLED = 0x1UL << USIC_CH_BRG_SCLKCFG_Pos, /*
 436:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_ENABLED  = (int32_t)(0x2UL << USIC_CH_BRG_SCLKC
 437:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_ENABLED  = (int32_t)(0x3UL << USIC_CH_BRG_SCLKC
 438:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t;
 439:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 440:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /**
 441:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator shift clock output
 442:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** */
 443:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT
 444:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** {
 445:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK = 0x0UL, /**< Baudrate generator shift clock output: SCL.
 446:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_DX1 = 0x1UL << USIC_CH_BRG_SCLKOSEL_Pos   /**< Baudrate genera
 447:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_t;
 448:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 449:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /**
 450:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel shift direction.
 451:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** * Defines the shift direction of the data words for transmission and reception
 452:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** */
 453:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_SHIFT_DIRECTION
 454:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** {
 455:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_SHIFT_DIRECTION_LSB_FIRST = 0x0UL, /**< Shift LSB first. The first data bit of a data
 456:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_SHIFT_DIRECTION_MSB_FIRST = 0x1UL << USIC_CH_SCTR_SDIR_Pos /**< Shift MSB first. The 
 457:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_SHIFT_DIRECTION_t;
 458:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 459:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 460:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 461:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * DATA STRUCTURES
 462:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
 463:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 464:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /*Anonymous structure/union guard start*/
 465:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(__CC_ARM)
 466:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma push
 467:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma anon_unions
 468:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #elif defined(__TASKING__)
 469:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma warning 586
 470:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 471:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 472:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /**
 473:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC module structure
 474:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  */
 475:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** typedef USIC_GLOBAL_TypeDef XMC_USIC_t;
 476:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 477:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /**
 478:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel structure.<br> The members of the structure are same as in the device header file, 
 479:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * except for some registers.
 480:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * DX0CR, DX1CR, DX2CR, DX3CR, DX4CR and DX5CR are replaced with the array DXCR[6].
 481:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * TBUF0 to TBUF31 are replaced with TBUF[32].
 482:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * IN0 to IN31 are replaced with IN[32].
 483:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  */
 484:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** typedef struct XMC_USIC_CH
 485:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** {
 486:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED0;
 487:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  CCFG;			/**< Channel configuration register*/
 488:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED1;
 489:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  KSCFG;			/**< Kernel state configuration register*/
 490:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  FDR;			/**< Fractional divider configuration register*/
 491:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  BRG;			/**< Baud rate generator register*/
 492:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  INPR;			/**< Interrupt node pointer register*/
 493:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  DXCR[6];		/**< Input control registers DX0 to DX5.*/
 494:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  SCTR;			/**< Shift control register*/
 495:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TCSR;
 496:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 497:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   union {
 498:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_IICMode;	/**< I2C protocol configuration register*/
 499:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_IISMode; /**< I2S protocol configuration register*/
 500:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_SSCMode;	/**< SPI protocol configuration register*/
 501:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR;			/**< Protocol configuration register*/
 502:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_ASCMode;	/**< UART protocol configuration register*/
 503:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   };
 504:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  CCR;			/**< Channel control register*/
 505:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  CMTR;			/**< Capture mode timer register*/
 506:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 507:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   union {
 508:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_IICMode;	/**< I2C protocol status register*/
 509:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_IISMode;	/**< I2S protocol status register*/
 510:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_SSCMode;	/**< SPI protocol status register*/
 511:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR;			/**< Protocol status register*/
 512:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_ASCMode;	/**< UART protocol status register*/
 513:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   };
 514:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  PSCR;			/**< Protocol status clear register*/
 515:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUFSR;		/**< Receive buffer status register*/
 516:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF;			/**< Receive buffer register*/
 517:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUFD;			/**< Debug mode receive buffer register*/
 518:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF0;			/**< Receive buffer 0*/
 519:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF1;			/**< Receive buffer 1*/
 520:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF01SR;		/**< Receive buffer status register*/
 521:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  FMR;			/**< Flag modification register*/
 522:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED2[5];
 523:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TBUF[32];		/**< Tranmsit buffer registers*/
 524:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  BYP;			/**< FIFO bypass register*/
 525:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  BYPCR;			/**< FIFO bypass control register*/
 526:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TBCTR;			/**< Transmit FIFO control register*/
 527:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  RBCTR;			/**< Receive FIFO control register*/
 528:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  TRBPTR;		/**< Transmit/recive buffer pointer register*/
 529:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TRBSR;			/**< Transmit/receive buffer status register*/
 530:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  TRBSCR;		/**< Transmit/receive buffer status clear register*/
 531:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  OUTR;			/**< Receive FIFO output register*/
 532:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  OUTDR;			/**< Receive FIFO debug output register*/
 533:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED3[23];
 534:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  IN[32];		/**< Transmit FIFO input register*/
 535:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_t;
 536:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 537:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 538:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /*Anonymous structure/union guard end*/
 539:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(__CC_ARM)
 540:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma pop
 541:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #elif defined(__TASKING__)
 542:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma warning restore
 543:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 544:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 545:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 546:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * API PROTOTYPES
 547:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  ******************************************************************************/
 548:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 549:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #ifdef __cplusplus
 550:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** extern "C" {
 551:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 552:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 553:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_IsModuleValid(const XMC_USIC_t *const module)
 554:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** {
 555:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   bool tmp;
 556:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 557:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = (module == XMC_USIC0);
 558:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC1)  
 559:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || (module == XMC_USIC1);
 560:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 561:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC2)  
 562:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || (module == XMC_USIC2);
 563:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 564:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 565:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   return tmp;
 566:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** }
 567:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 568:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_IsChannelValid(const XMC_USIC_CH_t *const channel)
 569:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** {
 570:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   bool tmp;
 571:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 572:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = ((channel == XMC_USIC0_CH0) || (channel == XMC_USIC0_CH1));
 573:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC1)  
 574:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || ((channel == XMC_USIC1_CH0) || (channel == XMC_USIC1_CH1));
 575:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 576:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC2)  
 577:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || ((channel == XMC_USIC2_CH0) || (channel == XMC_USIC2_CH1));
 578:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 579:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 580:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   return tmp;
 581:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** }
 582:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 583:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /* Common APIs */
 584:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 585:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /**
 586:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  usic Pointer to USIC module handler of type @ref XMC_USIC_t.\n
 587:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC0 to @ref XMC_USIC2 based on device support.
 588:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 589:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * 
 590:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 591:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the USIC module.\n\n
 592:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the clock for the USIC module by following the
 593:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * clock enabling sequence for the selected device.
 594:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *
 595:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 596:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Enable(), XMC_USIC_Disable() \n\n\n
 597:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  */
 598:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_Enable(XMC_USIC_t *const usic);
 599:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /**
 600:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  usic Pointer to USIC module handler of type @ref XMC_USIC_t.\n
 601:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC0 to @ref XMC_USIC2 based on device support.
 602:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 603:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *
 604:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 605:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the USIC module.\n\n
 606:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the clock for the USIC module by following the clock
 607:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * disabling sequence for the selected device.
 608:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *
 609:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 610:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Disable(), XMC_USIC_Enable() \n\n\n
 611:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  */
 612:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_Disable(XMC_USIC_t *const usic);
 613:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /**
 614:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 615:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 616:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 617:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *
 618:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 619:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the USIC channel. \n\n
 620:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel is enabled by setting the module enable bit in KSCFG register bitfield MODEN.
 621:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * On enabling, the channel is set to idle mode.
 622:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *
 623:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 624:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Disable(), XMC_USIC_Enable() \n\n\n
 625:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  */
 626:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_Enable(XMC_USIC_CH_t *const channel);
 627:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /**
 628:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 629:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 630:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 631:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *
 632:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 633:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the USIC channel.\n\n
 634:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel is disabled by setting the module enable bit(MDEN) to 0 in the register KSCFG.
 635:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *
 636:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 637:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Enable(), XMC_USIC_Disable() \n\n\n
 638:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  */
 639:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_Disable(XMC_USIC_CH_t *const channel);
 640:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 641:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /**
 642:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 643:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 644:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  rate Desired baudrate. \b Range: minimum value = 100, maximum value depends on the perip
 645:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * 				and \a oversampling. Maximum baudrate can be derived using the formula: (fperiph * 1023)/(10
 646:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  oversampling Required oversampling. The value indicates the number of time quanta for on
 647:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * 						This can be related to the number of samples for each logic state of the data signal. \n
 648:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * 						\b Range: 1 to 32. Value should be chosen based on the protocol used.
 649:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status indicating the baudrate configuration.\n
 650:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_STATUS_OK if baudrate is successfully configured,
 651:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * 					  @ref XMC_USIC_CH_STATUS_ERROR if desired baudrate or oversampling is invalid.
 652:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *
 653:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 654:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures the baudrate of the USIC channel. \n\n
 655:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * Baudrate is configured by considering the peripheral frequency and the desired baudrate.
 656:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * Optimum values of FDR->STEP and BRG->PDIV are calulated and used for generating the desired
 657:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * baudrate.
 658:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *
 659:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 660:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetStartTransmisionMode(), XMC_USIC_CH_SetInputSource() \n\n\n
 661:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  */
 662:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** XMC_USIC_CH_STATUS_t XMC_USIC_CH_SetBaudrate(XMC_USIC_CH_t *const channel, uint32_t rate, uint32_t 
 663:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 664:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /**
 665:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 666:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 667:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  pdiv Desired divider for the external frequency input. \b Range: minimum value = 1, maxi
 668:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  oversampling Required oversampling. The value indicates the number of time quanta for on
 669:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * 						This can be related to the number of samples for each logic state of the data signal. \n
 670:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * 						\b Range: 1 to 32. Value should be chosen based on the protocol used.
 671:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  combination_mode Selects which edge of the synchronized(and optionally filtered) signal 
 672:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *                          output DXnT of the input stage.
 673:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *
 674:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 675:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *
 676:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 677:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the external frequency input for the Baudrate Generator and configures the divider, over
 678:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * the combination mode of the USIC channel. \n\n
 679:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *
 680:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 681:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetBRGInputClockSource(), XMC_USIC_CH_SetInputTriggerCombinationMode() \n\n\n
 682:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  */
 683:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_ConfigExternalInputSignalToBRG(XMC_USIC_CH_t *const channel,
 684:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 		                                         const uint16_t pdiv,
 685:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 												 const uint32_t oversampling,
 686:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 												 const XMC_USIC_CH_INPUT_COMBINATION_MODE_t combination_mode);
 687:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** 
 688:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** /**
 689:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 690:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 691:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 692:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 693:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  source Input source select for the input stage. The table below maps the enum value with
 694:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * <table><tr><td>0</td><td>DXnA</td></tr><tr><td>1</td><td>DXnB</td></tr><tr><td>2</td><td>DXnC</t
 695:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * <tr><td>4</td><td>DXnE</td></tr><tr><td>5</td><td>DXnF</td></tr><tr><td>6</td><td>DXnG</td></tr>
 696:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * </tr></table>
 697:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 698:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *
 699:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 700:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * Selects the data source for USIC input stage.\n\n
 701:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * Selects the input data signal source among DXnA, DXnB.. DXnG for the input stage. The API can be
 702:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * like DX0CR, DX1CR etc. 
 703:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  *  
 704:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 705:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableIn
 706:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 707:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****  */
 708:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INP
 709:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** {
 287              	 .loc 2 709 0
 288              	 .cfi_startproc
 289              	 
 290              	 
 291              	 
 292 0000 80B4     	 push {r7}
 293              	.LCFI22:
 294              	 .cfi_def_cfa_offset 4
 295              	 .cfi_offset 7,-4
 296 0002 83B0     	 sub sp,sp,#12
 297              	.LCFI23:
 298              	 .cfi_def_cfa_offset 16
 299 0004 00AF     	 add r7,sp,#0
 300              	.LCFI24:
 301              	 .cfi_def_cfa_register 7
 302 0006 7860     	 str r0,[r7,#4]
 303 0008 0B46     	 mov r3,r1
 304 000a FB70     	 strb r3,[r7,#3]
 305 000c 1346     	 mov r3,r2
 306 000e BB70     	 strb r3,[r7,#2]
 710:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
 307              	 .loc 2 710 0
 308 0010 F878     	 ldrb r0,[r7,#3]
 309 0012 FB78     	 ldrb r3,[r7,#3]
 310 0014 7A68     	 ldr r2,[r7,#4]
 311 0016 0633     	 adds r3,r3,#6
 312 0018 9B00     	 lsls r3,r3,#2
 313 001a 1344     	 add r3,r3,r2
 314 001c 5B68     	 ldr r3,[r3,#4]
 315 001e 23F00702 	 bic r2,r3,#7
 711:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****                          ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
 316              	 .loc 2 711 0
 317 0022 BB78     	 ldrb r3,[r7,#2]
 710:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
 318              	 .loc 2 710 0
 319 0024 1A43     	 orrs r2,r2,r3
 320 0026 7968     	 ldr r1,[r7,#4]
 321 0028 831D     	 adds r3,r0,#6
 322 002a 9B00     	 lsls r3,r3,#2
 323 002c 0B44     	 add r3,r3,r1
 324 002e 5A60     	 str r2,[r3,#4]
 712:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_usic.h **** }
 325              	 .loc 2 712 0
 326 0030 0C37     	 adds r7,r7,#12
 327              	.LCFI25:
 328              	 .cfi_def_cfa_offset 4
 329 0032 BD46     	 mov sp,r7
 330              	.LCFI26:
 331              	 .cfi_def_cfa_register 13
 332              	 
 333 0034 5DF8047B 	 ldr r7,[sp],#4
 334              	.LCFI27:
 335              	 .cfi_restore 7
 336              	 .cfi_def_cfa_offset 0
 337 0038 7047     	 bx lr
 338              	 .cfi_endproc
 339              	.LFE180:
 341 003a 00BF     	 .section .text.XMC_UART_CH_Start,"ax",%progbits
 342              	 .align 2
 343              	 .thumb
 344              	 .thumb_func
 346              	XMC_UART_CH_Start:
 347              	.LFB239:
 348              	 .file 3 "F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc/xmc_uart.h"
   1:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  /**
   2:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * @file xmc_uart.h
   3:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * @date 2017-10-25
   4:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  *
   5:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * @cond
   6:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  **************************************************************************************************
   7:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * XMClib v2.1.18 - XMC Peripheral Driver Library 
   8:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  *
   9:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * Copyright (c) 2015-2018, Infineon Technologies AG
  10:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * All rights reserved.                        
  11:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  *                                             
  12:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * following conditions are met:   
  14:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  *                                                                              
  15:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * disclaimer.                        
  17:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * 
  18:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * 
  21:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * products derived from this software without specific prior written permission.                  
  23:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  *                                                                              
  24:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  *                                                                              
  32:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  **************************************************************************************************
  35:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  *
  36:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * Change History
  37:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * --------------
  38:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  *
  39:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * 2015-02-20:
  40:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  *     - Initial
  41:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  *      
  42:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * 2015-05-20:
  43:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  *     - Description updated <br>
  44:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  *     - Added XMC_UART_CH_TriggerServiceRequest() and XMC_UART_CH_SelectInterruptNodePointer <br>
  45:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  *
  46:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * 2015-06-20:
  47:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  *     - Removed version macros and declaration of GetDriverVersion API <br>
  48:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  *
  49:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * 2015-09-01:
  50:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  *     - Modified XMC_UART_CH_SetInputSource() for avoiding complete DXCR register overwriting. <br
  51:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  *     - Modified XMC_UART_CH_EVENT_t enum for supporting XMC_UART_CH_EnableEvent() and XMC_UART_CH
  52:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  *       for supporting multiple events configuration <br>
  53:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * 
  54:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * 2016-05-20:
  55:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  *     - Added XMC_UART_CH_EnableDataTransmission() and XMC_UART_CH_DisableDataTransmission()
  56:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  *
  57:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * 2017-10-25:
  58:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  *     - Added XMC_UART_CH_EnableMasterClock() and XMC_UART_CH_DisableMasterClock()
  59:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  *
  60:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * @endcond 
  61:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  *
  62:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  */
  63:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** 
  64:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** #ifndef XMC_UART_H
  65:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** #define XMC_UART_H
  66:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** 
  67:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** /**************************************************************************************************
  68:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * HEADER FILES
  69:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  **************************************************************************************************
  70:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** 
  71:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** #include "xmc_usic.h"
  72:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** 
  73:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** /**
  74:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * @addtogroup XMClib XMC Peripheral Library
  75:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * @{
  76:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  */
  77:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** 
  78:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** /**
  79:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * @addtogroup UART
  80:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * @brief Universal Asynchronous Receiver/Transmitter (UART) driver for XMC microcontroller family.
  81:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  *
  82:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * The UART driver uses Universal Serial Interface Channel(USIC) module to implement UART protocol.
  83:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * It provides APIs to configure USIC channel for UART communication. The driver enables the user
  84:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * in getting the status of UART protocol events, configuring interrupt service requests, protocol
  85:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * related parameter configuration etc.
  86:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * 
  87:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * UART driver features:
  88:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * -# Configuration structure XMC_UART_CH_CONFIG_t and initialization function XMC_UART_CH_Init()
  89:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * -# Enumeration of events with their bit masks @ref XMC_UART_CH_EVENT_t, @ref XMC_UART_CH_STATUS_
  90:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * -# Allows the selection of input source for the DX0 input stage using the API XMC_UART_CH_SetInp
  91:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * -# Allows configuration of baudrate using XMC_UART_CH_SetBaudrate() and configuration of data le
  92:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  XMC_UART_CH_SetWordLength() and XMC_UART_CH_SetFrameLength()
  93:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * -# Provides the status of UART protocol events, XMC_UART_CH_GetStatusFlag()
  94:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * -# Allows transmission of data using XMC_UART_CH_Transmit() and gets received data using XMC_UAR
  95:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * 
  96:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * @{
  97:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  */
  98:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** 
  99:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** /**************************************************************************************************
 100:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * MACROS
 101:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  **************************************************************************************************
 102:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** 
 103:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** #if defined(USIC0)
 104:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** #define XMC_UART0_CH0 XMC_USIC0_CH0 /**< USIC0 channel 0 base address */
 105:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** #define XMC_UART0_CH1 XMC_USIC0_CH1 /**< USIC0 channel 1 base address */
 106:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** #endif
 107:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** 
 108:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** #if defined(USIC1)
 109:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** #define XMC_UART1_CH0 XMC_USIC1_CH0 /**< USIC1 channel 0 base address */
 110:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** #define XMC_UART1_CH1 XMC_USIC1_CH1 /**< USIC1 channel 1 base address */
 111:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** #endif
 112:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** 
 113:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** #if defined(USIC2)
 114:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** #define XMC_UART2_CH0 XMC_USIC2_CH0 /**< USIC2 channel 0 base address */
 115:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** #define XMC_UART2_CH1 XMC_USIC2_CH1 /**< USIC2 channel 1 base address */
 116:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** #endif
 117:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** 
 118:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** /**************************************************************************************************
 119:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * ENUMS
 120:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  **************************************************************************************************
 121:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** 
 122:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** /**
 123:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * UART driver status
 124:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  */
 125:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** typedef enum XMC_UART_CH_STATUS
 126:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** {
 127:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_OK,     /**< UART driver status : OK*/
 128:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_ERROR,  /**< UART driver status : ERROR */
 129:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_BUSY    /**< UART driver status : BUSY */
 130:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** } XMC_UART_CH_STATUS_t;
 131:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** 
 132:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** /**
 133:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** * UART portocol status. The enum values can be used for getting the status of UART channel.
 134:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** *
 135:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** */
 136:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** typedef enum XMC_UART_CH_STATUS_FLAG
 137:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** {
 138:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_TRANSMISSION_IDLE = USIC_CH_PSR_ASCMode_TXIDLE_Msk,                 /**< 
 139:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_RECEPTION_IDLE = USIC_CH_PSR_ASCMode_RXIDLE_Msk,                    /**< 
 140:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_SYNCHRONIZATION_BREAK_DETECTED = USIC_CH_PSR_ASCMode_SBD_Msk,       /**< 
 141:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_COLLISION_DETECTED = USIC_CH_PSR_ASCMode_COL_Msk,                   /**< 
 142:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_RECEIVER_NOISE_DETECTED = USIC_CH_PSR_ASCMode_RNS_Msk,              /**< 
 143:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_FORMAT_ERROR_IN_STOP_BIT_0 = USIC_CH_PSR_ASCMode_FER0_Msk,          /**< 
 144:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_FORMAT_ERROR_IN_STOP_BIT_1 = USIC_CH_PSR_ASCMode_FER1_Msk,          /**< 
 145:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_RECEIVE_FRAME_FINISHED = USIC_CH_PSR_ASCMode_RFF_Msk,               /**< 
 146:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_TRANSMITTER_FRAME_FINISHED = USIC_CH_PSR_ASCMode_TFF_Msk,           /**< 
 147:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_TRANSFER_STATUS_BUSY = USIC_CH_PSR_ASCMode_BUSY_Msk,                /**< 
 148:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_RECEIVER_START_INDICATION = USIC_CH_PSR_ASCMode_RSIF_Msk,           /**< 
 149:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_DATA_LOST_INDICATION = USIC_CH_PSR_ASCMode_DLIF_Msk,                /**< 
 150:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_TRANSMIT_SHIFT_INDICATION = USIC_CH_PSR_ASCMode_TSIF_Msk,           /**< 
 151:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION = USIC_CH_PSR_ASCMode_TBIF_Msk,          /**< 
 152:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_RECEIVE_INDICATION = USIC_CH_PSR_ASCMode_RIF_Msk,                   /**< 
 153:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_ALTERNATIVE_RECEIVE_INDICATION = USIC_CH_PSR_ASCMode_AIF_Msk,       /**< 
 154:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_BAUD_RATE_GENERATOR_INDICATION = USIC_CH_PSR_ASCMode_BRGIF_Msk      /**< 
 155:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** } XMC_UART_CH_STATUS_FLAG_t;
 156:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** 
 157:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** /**
 158:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** * UART configuration events. The enums can be used for configuring events using the CCR register.
 159:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** */
 160:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** typedef enum XMC_CH_UART_EVENT
 161:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** {
 162:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_EVENT_RECEIVE_START       = USIC_CH_CCR_RSIEN_Msk,  /**< Receive start event */
 163:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_EVENT_DATA_LOST           = USIC_CH_CCR_DLIEN_Msk,  /**< Data lost event */
 164:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_EVENT_TRANSMIT_SHIFT      = USIC_CH_CCR_TSIEN_Msk,  /**< Transmit shift event */
 165:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_EVENT_TRANSMIT_BUFFER     = USIC_CH_CCR_TBIEN_Msk,  /**< Transmit buffer event */
 166:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_EVENT_STANDARD_RECEIVE    = USIC_CH_CCR_RIEN_Msk,   /**< Receive event */
 167:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_EVENT_ALTERNATIVE_RECEIVE = USIC_CH_CCR_AIEN_Msk,   /**< Alternate receive event */
 168:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_EVENT_BAUD_RATE_GENERATOR = USIC_CH_CCR_BRGIEN_Msk, /**< Baudrate generator event */
 169:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   
 170:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_EVENT_SYNCHRONIZATION_BREAK = USIC_CH_PCR_ASCMode_SBIEN_Msk, /**< Event synchronizati
 171:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_EVENT_COLLISION = USIC_CH_PCR_ASCMode_CDEN_Msk,              /**< Event collision */
 172:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_EVENT_RECEIVER_NOISE = USIC_CH_PCR_ASCMode_RNIEN_Msk,        /**< Event receiver nois
 173:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_EVENT_FORMAT_ERROR = USIC_CH_PCR_ASCMode_FEIEN_Msk,          /**< Event format error 
 174:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_EVENT_FRAME_FINISHED = USIC_CH_PCR_ASCMode_FFIEN_Msk         /**< Event frame finishe
 175:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** } XMC_UART_CH_EVENT_t;
 176:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** 
 177:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** /**
 178:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * UART Input sampling frequency options
 179:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  */
 180:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** typedef enum XMC_UART_CH_INPUT_SAMPLING_FREQ
 181:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** {
 182:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_INPUT_SAMPLING_FREQ_FPERIPH            = XMC_USIC_CH_INPUT_SAMPLING_FREQ_FPERIPH,    
 183:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_INPUT_SAMPLING_FREQ_FRACTIONAL_DIVIDER = XMC_USIC_CH_INPUT_SAMPLING_FREQ_FRACTIONAL_D
 184:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** } XMC_UART_CH_INPUT_SAMPLING_FREQ_t;
 185:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** 
 186:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** /**
 187:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * UART input stages
 188:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  */
 189:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** typedef enum XMC_UART_CH_INPUT
 190:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** {
 191:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_INPUT_RXD = 0UL   /**< UART input stage DX0*/
 192:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** #if UC_FAMILY == XMC1
 193:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   ,
 194:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_INPUT_RXD1 = 3UL, /**< UART input stage DX3*/
 195:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_INPUT_RXD2 = 5UL  /**< UART input stage DX5*/
 196:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** #endif
 197:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** } XMC_UART_CH_INPUT_t;
 198:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** 
 199:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** 
 200:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** /**
 201:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * UART channel interrupt node pointers
 202:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  */
 203:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** typedef enum XMC_UART_CH_INTERRUPT_NODE_POINTER
 204:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** {
 205:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT      = XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANS
 206:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER     = XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANS
 207:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_INTERRUPT_NODE_POINTER_RECEIVE             = XMC_USIC_CH_INTERRUPT_NODE_POINTER_RECEI
 208:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_INTERRUPT_NODE_POINTER_ALTERNATE_RECEIVE   = XMC_USIC_CH_INTERRUPT_NODE_POINTER_ALTER
 209:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_INTERRUPT_NODE_POINTER_PROTOCOL            = XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTO
 210:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** } XMC_UART_CH_INTERRUPT_NODE_POINTER_t;
 211:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** 
 212:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** /**************************************************************************************************
 213:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * DATA STRUCTURES
 214:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  **************************************************************************************************
 215:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** 
 216:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** /**
 217:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * UART initialization structure
 218:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** */
 219:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** typedef struct XMC_UART_CH_CONFIG
 220:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** {
 221:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   uint32_t baudrate;                         /**< Desired baudrate. \b Range: minimum= 100, maximum
 222:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   uint8_t data_bits;                         /**< Number of bits for the data field. Value configur
 223:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****                                                   \b Range: minimum= 1, maximum= 16*/
 224:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   uint8_t frame_length;                      /**< Indicates nmber of bits in a frame. Configured as
 225:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****                                                   \b Range: minimum= 1, maximum= 63*/
 226:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   uint8_t stop_bits;                         /**< Number of stop bits. \b Range: minimum= 1, maximu
 227:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   uint8_t oversampling;						           /**< Number of samples for a symbol(DCTQ).\b Range: minimum
 228:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_USIC_CH_PARITY_MODE_t parity_mode;     /**< Parity mode. \b Range: @ref XMC_USIC_CH_PARITY_MO
 229:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****                                                   @ref XMC_USIC_CH_PARITY_MODE_ODD*/
 230:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** } XMC_UART_CH_CONFIG_t;
 231:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** 
 232:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** /**************************************************************************************************
 233:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * API PROTOTYPES
 234:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  **************************************************************************************************
 235:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** 
 236:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** #ifdef __cplusplus
 237:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** extern "C" {
 238:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** #endif
 239:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** 
 240:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** /**
 241:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * @param channel Constant pointer to USIC channel handle of type @ref XMC_USIC_CH_t \n
 242:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  \b Range: @ref XMC_UART0_CH0, XMC_UART0_CH1,XMC_UART1_CH0, XMC_UART1_CH1,XMC_UART2_CH0, XM
 243:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * @param config Constant pointer to UART configuration structure of type @ref XMC_UART_CH_CONFIG_t
 244:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * @return XMC_UART_CH_STATUS_t Status of initializing the USIC channel for UART protocol.\n
 245:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  *          \b Range: @ref XMC_UART_CH_STATUS_OK if initialization is successful.\n
 246:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  *                    @ref XMC_UART_CH_STATUS_ERROR if configuration of baudrate failed.
 247:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  *
 248:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Description</b><br>
 249:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * Initializes the USIC channel for UART protocol.\n\n
 250:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * During the initialization, USIC channel is enabled, baudrate is configured with the defined over
 251:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * in the intialization structure. If the oversampling value is set to 0 in the structure, the defa
 252:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * is considered. Sampling point for each symbol is configured at the half of sampling period. Symb
 253:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * majority decision among 3 samples. 
 254:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * Word length is configured with the number of data bits. If the value of \a frame_length is 0, th
 255:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * is set to the same value as word length. If \a frame_length is greater than 0, it is set as the 
 256:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * Parity mode is set to the value configured for \a parity_mode.
 257:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * The USIC channel should be set to UART mode by calling the XMC_UART_CH_Start() API after the ini
 258:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  *
 259:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Related APIs:</b><BR>
 260:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * XMC_UART_CH_Start(), XMC_UART_CH_Stop(), XMC_UART_CH_Transmit()\n\n\n
 261:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  */
 262:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** void XMC_UART_CH_Init(XMC_USIC_CH_t *const channel, const XMC_UART_CH_CONFIG_t *const config);
 263:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** 
 264:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** /**
 265:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * @param channel Constant pointer to USIC channel handle of type @ref XMC_USIC_CH_t \n
 266:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  \b Range: @ref XMC_UART0_CH0, @ref XMC_UART0_CH1,@ref XMC_UART1_CH0,@ref XMC_UART1_CH1,@re
 267:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * @return None
 268:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  *
 269:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Description</b><br>
 270:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * Sets the USIC channel operation mode to UART mode.\n\n
 271:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * CCR register bitfield \a Mode is set to 2(UART mode). This API should be called after configurin
 272:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * the USIC channel. Transmission and reception can happen only when the UART mode is set. 
 273:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * This is an inline function.
 274:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  *
 275:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Related APIs:</b><BR>
 276:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  * XMC_UART_CH_Stop(), XMC_UART_CH_Transmit()\n\n\n
 277:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****  */
 278:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** __STATIC_INLINE void XMC_UART_CH_Start(XMC_USIC_CH_t *const channel)
 279:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** {
 349              	 .loc 3 279 0
 350              	 .cfi_startproc
 351              	 
 352              	 
 353              	 
 354 0000 80B4     	 push {r7}
 355              	.LCFI28:
 356              	 .cfi_def_cfa_offset 4
 357              	 .cfi_offset 7,-4
 358 0002 83B0     	 sub sp,sp,#12
 359              	.LCFI29:
 360              	 .cfi_def_cfa_offset 16
 361 0004 00AF     	 add r7,sp,#0
 362              	.LCFI30:
 363              	 .cfi_def_cfa_register 7
 364 0006 7860     	 str r0,[r7,#4]
 280:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h ****   channel->CCR = (uint32_t)(((channel->CCR) & (~USIC_CH_CCR_MODE_Msk)) | (uint32_t)XMC_USIC_CH_OPER
 365              	 .loc 3 280 0
 366 0008 7B68     	 ldr r3,[r7,#4]
 367 000a 1B6C     	 ldr r3,[r3,#64]
 368 000c 23F00F03 	 bic r3,r3,#15
 369 0010 43F00202 	 orr r2,r3,#2
 370 0014 7B68     	 ldr r3,[r7,#4]
 371 0016 1A64     	 str r2,[r3,#64]
 281:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_uart.h **** }
 372              	 .loc 3 281 0
 373 0018 0C37     	 adds r7,r7,#12
 374              	.LCFI31:
 375              	 .cfi_def_cfa_offset 4
 376 001a BD46     	 mov sp,r7
 377              	.LCFI32:
 378              	 .cfi_def_cfa_register 13
 379              	 
 380 001c 5DF8047B 	 ldr r7,[sp],#4
 381              	.LCFI33:
 382              	 .cfi_restore 7
 383              	 .cfi_def_cfa_offset 0
 384 0020 7047     	 bx lr
 385              	 .cfi_endproc
 386              	.LFE239:
 388              	 .global UART_0_channel_config
 389 0022 00BF     	 .section .rodata.UART_0_channel_config,"a",%progbits
 390              	 .align 2
 393              	UART_0_channel_config:
 394 0000 80250000 	 .word 9600
 395 0004 08       	 .byte 8
 396 0005 08       	 .byte 8
 397 0006 01       	 .byte 1
 398 0007 10       	 .byte 16
 399 0008 0000     	 .short 0
 400 000a 0000     	 .space 2
 401              	 .global UART_0_tx_pin_config
 402              	 .section .rodata.UART_0_tx_pin_config,"a",%progbits
 403              	 .align 2
 406              	UART_0_tx_pin_config:
 407 0000 90       	 .byte -112
 408 0001 000000   	 .space 3
 409 0004 01000000 	 .word 1
 410 0008 02       	 .byte 2
 411 0009 000000   	 .space 3
 412              	 .global UART_0_tx_pin
 413              	 .section .rodata.UART_0_tx_pin,"a",%progbits
 414              	 .align 2
 417              	UART_0_tx_pin:
 418 0000 00800248 	 .word 1208123392
 419 0004 01       	 .byte 1
 420 0005 000000   	 .space 3
 421 0008 00000000 	 .word UART_0_tx_pin_config
 422              	 .global UART_0_config
 423              	 .section .rodata.UART_0_config,"a",%progbits
 424              	 .align 2
 427              	UART_0_config:
 428 0000 00000000 	 .word UART_0_channel_config
 429 0004 00000000 	 .word UART_0_init
 430 0008 00000000 	 .word EndofTransmit
 431 000c 00000000 	 .word EndofReceive
 432 0010 00000000 	 .word 0
 433 0014 00000000 	 .word 0
 434 0018 00000000 	 .word 0
 435 001c 00000000 	 .word 0
 436 0020 00000000 	 .word 0
 437 0024 00000000 	 .word UART_0_tx_pin
 438 0028 00       	 .byte 0
 439 0029 00       	 .byte 0
 440 002a 00       	 .byte 0
 441 002b 05       	 .byte 5
 442 002c 05       	 .byte 5
 443 002d 01       	 .byte 1
 444 002e 0000     	 .space 2
 445              	 .global UART_0_runtime
 446              	 .section .bss.UART_0_runtime,"aw",%nobits
 447              	 .align 2
 450              	UART_0_runtime:
 451 0000 00000000 	 .space 28
 451      00000000 
 451      00000000 
 451      00000000 
 451      00000000 
 452              	 .global UART_0
 453              	 .section .data.UART_0,"aw",%progbits
 454              	 .align 2
 457              	UART_0:
 458 0000 00020248 	 .word 1208091136
 459 0004 00000000 	 .word UART_0_config
 460 0008 00000000 	 .word UART_0_runtime
 461              	 .global UART_0_rx_pin_config
 462              	 .section .rodata.UART_0_rx_pin_config,"a",%progbits
 463              	 .align 2
 466              	UART_0_rx_pin_config:
 467 0000 00       	 .byte 0
 468 0001 000000   	 .space 3
 469 0004 01000000 	 .word 1
 470 0008 02       	 .byte 2
 471 0009 000000   	 .space 3
 472              	 .section .text.UART_0_init,"ax",%progbits
 473              	 .align 2
 474              	 .global UART_0_init
 475              	 .thumb
 476              	 .thumb_func
 478              	UART_0_init:
 479              	.LFB277:
 480              	 .file 4 "../Dave/Generated/UART/uart_conf.c"
   1:../Dave/Generated/UART/uart_conf.c **** /**************************************************************************************************
   2:../Dave/Generated/UART/uart_conf.c **** * DAVE APP Name : UART       APP Version: 4.1.12
   3:../Dave/Generated/UART/uart_conf.c **** *
   4:../Dave/Generated/UART/uart_conf.c **** * NOTE:
   5:../Dave/Generated/UART/uart_conf.c **** * This file is generated by DAVE. Any manual modification done to this file will be lost when the c
   6:../Dave/Generated/UART/uart_conf.c **** ***************************************************************************************************
   7:../Dave/Generated/UART/uart_conf.c **** 
   8:../Dave/Generated/UART/uart_conf.c **** /**
   9:../Dave/Generated/UART/uart_conf.c ****  * @cond
  10:../Dave/Generated/UART/uart_conf.c ****  **************************************************************************************************
  11:../Dave/Generated/UART/uart_conf.c ****  *
  12:../Dave/Generated/UART/uart_conf.c ****  * Copyright (c) 2015-2016, Infineon Technologies AG
  13:../Dave/Generated/UART/uart_conf.c ****  * All rights reserved.
  14:../Dave/Generated/UART/uart_conf.c ****  *
  15:../Dave/Generated/UART/uart_conf.c ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  16:../Dave/Generated/UART/uart_conf.c ****  * following conditions are met:
  17:../Dave/Generated/UART/uart_conf.c ****  *
  18:../Dave/Generated/UART/uart_conf.c ****  *   Redistributions of source code must retain the above copyright notice, this list of conditions
  19:../Dave/Generated/UART/uart_conf.c ****  *   disclaimer.
  20:../Dave/Generated/UART/uart_conf.c ****  *
  21:../Dave/Generated/UART/uart_conf.c ****  *   Redistributions in binary form must reproduce the above copyright notice, this list of conditi
  22:../Dave/Generated/UART/uart_conf.c ****  *   following disclaimer in the documentation and/or other materials provided with the distributio
  23:../Dave/Generated/UART/uart_conf.c ****  *
  24:../Dave/Generated/UART/uart_conf.c ****  *   Neither the name of the copyright holders nor the names of its contributors may be used to end
  25:../Dave/Generated/UART/uart_conf.c ****  *   products derived from this software without specific prior written permission.
  26:../Dave/Generated/UART/uart_conf.c ****  *
  27:../Dave/Generated/UART/uart_conf.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  28:../Dave/Generated/UART/uart_conf.c ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  29:../Dave/Generated/UART/uart_conf.c ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  30:../Dave/Generated/UART/uart_conf.c ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  31:../Dave/Generated/UART/uart_conf.c ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  32:../Dave/Generated/UART/uart_conf.c ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  33:../Dave/Generated/UART/uart_conf.c ****  * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  34:../Dave/Generated/UART/uart_conf.c ****  *
  35:../Dave/Generated/UART/uart_conf.c ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  36:../Dave/Generated/UART/uart_conf.c ****  * with Infineon Technologies AG (dave@infineon.com).
  37:../Dave/Generated/UART/uart_conf.c ****  **************************************************************************************************
  38:../Dave/Generated/UART/uart_conf.c ****  *
  39:../Dave/Generated/UART/uart_conf.c ****  * Change History
  40:../Dave/Generated/UART/uart_conf.c ****  * --------------
  41:../Dave/Generated/UART/uart_conf.c ****  *
  42:../Dave/Generated/UART/uart_conf.c ****  * 2015-02-16:
  43:../Dave/Generated/UART/uart_conf.c ****  *     - Initial version for DAVEv4.
  44:../Dave/Generated/UART/uart_conf.c ****  *
  45:../Dave/Generated/UART/uart_conf.c ****  * 2015-06-20:
  46:../Dave/Generated/UART/uart_conf.c ****  *     - Service request value moved from runtime structure to config structure.
  47:../Dave/Generated/UART/uart_conf.c ****  *
  48:../Dave/Generated/UART/uart_conf.c ****  * 2015-07-06:
  49:../Dave/Generated/UART/uart_conf.c ****  *     - Structure name changed from UART_DYNAMIC_t to UART_RUNTIME_t
  50:../Dave/Generated/UART/uart_conf.c ****  *
  51:../Dave/Generated/UART/uart_conf.c ****  * 2015-07-30:
  52:../Dave/Generated/UART/uart_conf.c ****  *     - Added DMA and Direct mode configuration
  53:../Dave/Generated/UART/uart_conf.c ****  * @endcond
  54:../Dave/Generated/UART/uart_conf.c ****  *
  55:../Dave/Generated/UART/uart_conf.c ****  */
  56:../Dave/Generated/UART/uart_conf.c **** /**************************************************************************************************
  57:../Dave/Generated/UART/uart_conf.c ****  * HEADER FILES
  58:../Dave/Generated/UART/uart_conf.c ****  **************************************************************************************************
  59:../Dave/Generated/UART/uart_conf.c **** #include "uart.h"
  60:../Dave/Generated/UART/uart_conf.c **** 
  61:../Dave/Generated/UART/uart_conf.c **** /**************************************************************************************************
  62:../Dave/Generated/UART/uart_conf.c ****  * EXTERN DECLARATIONS
  63:../Dave/Generated/UART/uart_conf.c ****  **************************************************************************************************
  64:../Dave/Generated/UART/uart_conf.c **** 
  65:../Dave/Generated/UART/uart_conf.c **** /*
  66:../Dave/Generated/UART/uart_conf.c ****  * Function implements the data transmission. It is called from the transmit interrupt service hand
  67:../Dave/Generated/UART/uart_conf.c ****  * Function pushes data to the output block and releases control. It is called again when the previ
  68:../Dave/Generated/UART/uart_conf.c ****  * transmitted. When transmit FIFO is used, the function sets the trigger limit based on the size o
  69:../Dave/Generated/UART/uart_conf.c ****  * transmitted.
  70:../Dave/Generated/UART/uart_conf.c ****  */
  71:../Dave/Generated/UART/uart_conf.c **** extern void UART_lTransmitHandler(const UART_t * const handle);
  72:../Dave/Generated/UART/uart_conf.c **** /*
  73:../Dave/Generated/UART/uart_conf.c ****  * Function implements the data reception. It is called from the receive interrupt service handler.
  74:../Dave/Generated/UART/uart_conf.c ****  * Function reads data from the receive block and updates the user's buffer. It is called again whe
  75:../Dave/Generated/UART/uart_conf.c ****  * received again. When receive FIFO is used, the function sets the trigger limit based on the size
  76:../Dave/Generated/UART/uart_conf.c ****  * received.
  77:../Dave/Generated/UART/uart_conf.c ****  */
  78:../Dave/Generated/UART/uart_conf.c **** extern void UART_lReceiveHandler(const UART_t * const handle);
  79:../Dave/Generated/UART/uart_conf.c **** /*
  80:../Dave/Generated/UART/uart_conf.c ****  * Function monitors the configured protocol interrupt flags. It is called from the protocol interr
  81:../Dave/Generated/UART/uart_conf.c ****  * service handler.
  82:../Dave/Generated/UART/uart_conf.c ****  * Function reads the status of the USIC channel and checks for configured flags in the APP UI.
  83:../Dave/Generated/UART/uart_conf.c ****  * If any callback function is provided in the APP UI, it will be called when the selected flag is 
  84:../Dave/Generated/UART/uart_conf.c ****  */
  85:../Dave/Generated/UART/uart_conf.c **** extern void UART_lProtocolHandler(const UART_t * const handle);
  86:../Dave/Generated/UART/uart_conf.c **** 
  87:../Dave/Generated/UART/uart_conf.c **** 
  88:../Dave/Generated/UART/uart_conf.c **** /**************************************************************************************************
  89:../Dave/Generated/UART/uart_conf.c ****  * DATA STRUCTURES
  90:../Dave/Generated/UART/uart_conf.c ****  **************************************************************************************************
  91:../Dave/Generated/UART/uart_conf.c **** UART_STATUS_t UART_0_init(void);
  92:../Dave/Generated/UART/uart_conf.c **** 
  93:../Dave/Generated/UART/uart_conf.c **** /*USIC channel configuration*/
  94:../Dave/Generated/UART/uart_conf.c **** const XMC_UART_CH_CONFIG_t UART_0_channel_config =
  95:../Dave/Generated/UART/uart_conf.c **** {
  96:../Dave/Generated/UART/uart_conf.c ****   .baudrate      = 9600U,
  97:../Dave/Generated/UART/uart_conf.c ****   .data_bits     = 8U,
  98:../Dave/Generated/UART/uart_conf.c ****   .frame_length  = 8U,
  99:../Dave/Generated/UART/uart_conf.c ****   .stop_bits     = 1U,
 100:../Dave/Generated/UART/uart_conf.c ****   .oversampling  = 16U,
 101:../Dave/Generated/UART/uart_conf.c ****   .parity_mode   = XMC_USIC_CH_PARITY_MODE_NONE
 102:../Dave/Generated/UART/uart_conf.c **** };
 103:../Dave/Generated/UART/uart_conf.c **** /*Transmit pin configuration*/
 104:../Dave/Generated/UART/uart_conf.c **** const XMC_GPIO_CONFIG_t UART_0_tx_pin_config   = 
 105:../Dave/Generated/UART/uart_conf.c **** { 
 106:../Dave/Generated/UART/uart_conf.c ****   .mode             = XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT2, 
 107:../Dave/Generated/UART/uart_conf.c ****   .output_level     = XMC_GPIO_OUTPUT_LEVEL_HIGH,
 108:../Dave/Generated/UART/uart_conf.c ****   .output_strength  = XMC_GPIO_OUTPUT_STRENGTH_STRONG_SOFT_EDGE
 109:../Dave/Generated/UART/uart_conf.c **** };
 110:../Dave/Generated/UART/uart_conf.c **** 
 111:../Dave/Generated/UART/uart_conf.c **** /*Transmit pin configuration used for initializing*/
 112:../Dave/Generated/UART/uart_conf.c **** const UART_TX_CONFIG_t UART_0_tx_pin = 
 113:../Dave/Generated/UART/uart_conf.c **** {
 114:../Dave/Generated/UART/uart_conf.c ****   .port = (XMC_GPIO_PORT_t *)PORT0_BASE,
 115:../Dave/Generated/UART/uart_conf.c ****   .config = &UART_0_tx_pin_config,
 116:../Dave/Generated/UART/uart_conf.c ****   .pin = 1U
 117:../Dave/Generated/UART/uart_conf.c **** };
 118:../Dave/Generated/UART/uart_conf.c **** 
 119:../Dave/Generated/UART/uart_conf.c **** /*UART APP configuration structure*/
 120:../Dave/Generated/UART/uart_conf.c **** const UART_CONFIG_t UART_0_config = 
 121:../Dave/Generated/UART/uart_conf.c **** {
 122:../Dave/Generated/UART/uart_conf.c ****   .channel_config   = &UART_0_channel_config,
 123:../Dave/Generated/UART/uart_conf.c **** 
 124:../Dave/Generated/UART/uart_conf.c **** 
 125:../Dave/Generated/UART/uart_conf.c ****   .fptr_uart_config = UART_0_init,
 126:../Dave/Generated/UART/uart_conf.c ****   .tx_cbhandler = EndofTransmit,
 127:../Dave/Generated/UART/uart_conf.c ****   .rx_cbhandler = EndofReceive,  
 128:../Dave/Generated/UART/uart_conf.c ****   .sync_error_cbhandler = NULL,  
 129:../Dave/Generated/UART/uart_conf.c ****   .rx_noise_error_cbhandler = NULL,  
 130:../Dave/Generated/UART/uart_conf.c ****   .format_error_bit0_cbhandler = NULL,  
 131:../Dave/Generated/UART/uart_conf.c ****   .format_error_bit1_cbhandler = NULL,  
 132:../Dave/Generated/UART/uart_conf.c ****   .collision_error_cbhandler = NULL,
 133:../Dave/Generated/UART/uart_conf.c ****   .tx_pin_config    = &UART_0_tx_pin,
 134:../Dave/Generated/UART/uart_conf.c ****   .mode             = UART_MODE_FULLDUPLEX,
 135:../Dave/Generated/UART/uart_conf.c ****   .transmit_mode = UART_TRANSFER_MODE_INTERRUPT,
 136:../Dave/Generated/UART/uart_conf.c ****   .receive_mode = UART_TRANSFER_MODE_INTERRUPT,
 137:../Dave/Generated/UART/uart_conf.c ****   .tx_fifo_size     = XMC_USIC_CH_FIFO_SIZE_32WORDS,
 138:../Dave/Generated/UART/uart_conf.c ****   .rx_fifo_size     = XMC_USIC_CH_FIFO_SIZE_32WORDS,
 139:../Dave/Generated/UART/uart_conf.c ****   .tx_sr   = 0x1U,
 140:../Dave/Generated/UART/uart_conf.c **** };
 141:../Dave/Generated/UART/uart_conf.c **** 
 142:../Dave/Generated/UART/uart_conf.c **** /*Runtime handler*/
 143:../Dave/Generated/UART/uart_conf.c **** UART_RUNTIME_t UART_0_runtime = 
 144:../Dave/Generated/UART/uart_conf.c **** {
 145:../Dave/Generated/UART/uart_conf.c ****   .tx_busy = false,  
 146:../Dave/Generated/UART/uart_conf.c ****   .rx_busy = false,
 147:../Dave/Generated/UART/uart_conf.c **** };
 148:../Dave/Generated/UART/uart_conf.c **** 
 149:../Dave/Generated/UART/uart_conf.c **** /*APP handle structure*/
 150:../Dave/Generated/UART/uart_conf.c **** UART_t UART_0 = 
 151:../Dave/Generated/UART/uart_conf.c **** {
 152:../Dave/Generated/UART/uart_conf.c ****   .channel = XMC_UART1_CH1,
 153:../Dave/Generated/UART/uart_conf.c ****   .config  = &UART_0_config,
 154:../Dave/Generated/UART/uart_conf.c ****   .runtime = &UART_0_runtime
 155:../Dave/Generated/UART/uart_conf.c **** };
 156:../Dave/Generated/UART/uart_conf.c **** 
 157:../Dave/Generated/UART/uart_conf.c **** /*Receive pin configuration*/
 158:../Dave/Generated/UART/uart_conf.c **** const XMC_GPIO_CONFIG_t UART_0_rx_pin_config   = {
 159:../Dave/Generated/UART/uart_conf.c ****   .mode             = XMC_GPIO_MODE_INPUT_TRISTATE,
 160:../Dave/Generated/UART/uart_conf.c ****   .output_level     = XMC_GPIO_OUTPUT_LEVEL_HIGH,
 161:../Dave/Generated/UART/uart_conf.c ****   .output_strength  = XMC_GPIO_OUTPUT_STRENGTH_STRONG_SOFT_EDGE
 162:../Dave/Generated/UART/uart_conf.c **** };
 163:../Dave/Generated/UART/uart_conf.c **** /**************************************************************************************************
 164:../Dave/Generated/UART/uart_conf.c ****  * API IMPLEMENTATION
 165:../Dave/Generated/UART/uart_conf.c ****  **************************************************************************************************
 166:../Dave/Generated/UART/uart_conf.c **** /*Channel initialization function*/
 167:../Dave/Generated/UART/uart_conf.c **** UART_STATUS_t UART_0_init()
 168:../Dave/Generated/UART/uart_conf.c **** {
 481              	 .loc 4 168 0
 482              	 .cfi_startproc
 483              	 
 484              	 
 485 0000 80B5     	 push {r7,lr}
 486              	.LCFI34:
 487              	 .cfi_def_cfa_offset 8
 488              	 .cfi_offset 7,-8
 489              	 .cfi_offset 14,-4
 490 0002 82B0     	 sub sp,sp,#8
 491              	.LCFI35:
 492              	 .cfi_def_cfa_offset 16
 493 0004 00AF     	 add r7,sp,#0
 494              	.LCFI36:
 495              	 .cfi_def_cfa_register 7
 169:../Dave/Generated/UART/uart_conf.c ****   UART_STATUS_t status = UART_STATUS_SUCCESS;
 496              	 .loc 4 169 0
 497 0006 0023     	 movs r3,#0
 498 0008 FB71     	 strb r3,[r7,#7]
 170:../Dave/Generated/UART/uart_conf.c ****   /*Configure Receive pin*/
 171:../Dave/Generated/UART/uart_conf.c ****   XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT0_BASE, 0U, &UART_0_rx_pin_config);
 499              	 .loc 4 171 0
 500 000a 2D48     	 ldr r0,.L22
 501 000c 0021     	 movs r1,#0
 502 000e 2D4A     	 ldr r2,.L22+4
 503 0010 FFF7FEFF 	 bl XMC_GPIO_Init
 172:../Dave/Generated/UART/uart_conf.c ****   /* Initialize USIC channel in UART mode*/
 173:../Dave/Generated/UART/uart_conf.c ****   XMC_UART_CH_Init(XMC_UART1_CH1, &UART_0_channel_config);
 504              	 .loc 4 173 0
 505 0014 2C48     	 ldr r0,.L22+8
 506 0016 2D49     	 ldr r1,.L22+12
 507 0018 FFF7FEFF 	 bl XMC_UART_CH_Init
 174:../Dave/Generated/UART/uart_conf.c ****   /*Set input source path*/
 175:../Dave/Generated/UART/uart_conf.c ****   XMC_USIC_CH_SetInputSource(XMC_UART1_CH1, XMC_USIC_CH_INPUT_DX0, 3U);
 508              	 .loc 4 175 0
 509 001c 2A48     	 ldr r0,.L22+8
 510 001e 0021     	 movs r1,#0
 511 0020 0322     	 movs r2,#3
 512 0022 FFF7FEFF 	 bl XMC_USIC_CH_SetInputSource
 176:../Dave/Generated/UART/uart_conf.c ****   /*Configure transmit FIFO*/
 177:../Dave/Generated/UART/uart_conf.c ****   XMC_USIC_CH_TXFIFO_Configure(XMC_UART1_CH1,
 513              	 .loc 4 177 0
 514 0026 2848     	 ldr r0,.L22+8
 515 0028 2021     	 movs r1,#32
 516 002a 0522     	 movs r2,#5
 517 002c 0123     	 movs r3,#1
 518 002e FFF7FEFF 	 bl XMC_USIC_CH_TXFIFO_Configure
 178:../Dave/Generated/UART/uart_conf.c ****         32U,
 179:../Dave/Generated/UART/uart_conf.c ****         XMC_USIC_CH_FIFO_SIZE_32WORDS,
 180:../Dave/Generated/UART/uart_conf.c ****         1U);
 181:../Dave/Generated/UART/uart_conf.c ****   /*Configure receive FIFO*/
 182:../Dave/Generated/UART/uart_conf.c ****   XMC_USIC_CH_RXFIFO_Configure(XMC_UART1_CH1,
 519              	 .loc 4 182 0
 520 0032 2548     	 ldr r0,.L22+8
 521 0034 0021     	 movs r1,#0
 522 0036 0522     	 movs r2,#5
 523 0038 0023     	 movs r3,#0
 524 003a FFF7FEFF 	 bl XMC_USIC_CH_RXFIFO_Configure
 183:../Dave/Generated/UART/uart_conf.c ****         0U,
 184:../Dave/Generated/UART/uart_conf.c ****         XMC_USIC_CH_FIFO_SIZE_32WORDS,
 185:../Dave/Generated/UART/uart_conf.c ****         0U);
 186:../Dave/Generated/UART/uart_conf.c ****   /* Start UART */
 187:../Dave/Generated/UART/uart_conf.c ****   XMC_UART_CH_Start(XMC_UART1_CH1);
 525              	 .loc 4 187 0
 526 003e 2248     	 ldr r0,.L22+8
 527 0040 FFF7FEFF 	 bl XMC_UART_CH_Start
 188:../Dave/Generated/UART/uart_conf.c **** 
 189:../Dave/Generated/UART/uart_conf.c ****   /* Initialize UART TX pin */
 190:../Dave/Generated/UART/uart_conf.c ****   XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT0_BASE, 1U, &UART_0_tx_pin_config);
 528              	 .loc 4 190 0
 529 0044 1E48     	 ldr r0,.L22
 530 0046 0121     	 movs r1,#1
 531 0048 214A     	 ldr r2,.L22+16
 532 004a FFF7FEFF 	 bl XMC_GPIO_Init
 191:../Dave/Generated/UART/uart_conf.c **** 
 192:../Dave/Generated/UART/uart_conf.c ****   /*Set service request for UART protocol events*/
 193:../Dave/Generated/UART/uart_conf.c ****   XMC_USIC_CH_SetInterruptNodePointer(XMC_UART1_CH1, XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL,
 533              	 .loc 4 193 0
 534 004e 1E48     	 ldr r0,.L22+8
 535 0050 1021     	 movs r1,#16
 536 0052 0222     	 movs r2,#2
 537 0054 FFF7FEFF 	 bl XMC_USIC_CH_SetInterruptNodePointer
 194:../Dave/Generated/UART/uart_conf.c ****      2U);
 195:../Dave/Generated/UART/uart_conf.c ****   /*Set service request for tx FIFO transmit interrupt*/
 196:../Dave/Generated/UART/uart_conf.c ****   XMC_USIC_CH_TXFIFO_SetInterruptNodePointer(XMC_UART1_CH1, XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINT
 538              	 .loc 4 196 0
 539 0058 1B48     	 ldr r0,.L22+8
 540 005a 1021     	 movs r1,#16
 541 005c 0122     	 movs r2,#1
 542 005e FFF7FEFF 	 bl XMC_USIC_CH_TXFIFO_SetInterruptNodePointer
 197:../Dave/Generated/UART/uart_conf.c ****       1U);
 198:../Dave/Generated/UART/uart_conf.c ****   /*Set service request for rx FIFO receive interrupt*/
 199:../Dave/Generated/UART/uart_conf.c ****   XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_UART1_CH1, XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINT
 543              	 .loc 4 199 0
 544 0062 1948     	 ldr r0,.L22+8
 545 0064 1021     	 movs r1,#16
 546 0066 0022     	 movs r2,#0
 547 0068 FFF7FEFF 	 bl XMC_USIC_CH_RXFIFO_SetInterruptNodePointer
 200:../Dave/Generated/UART/uart_conf.c ****        0x0U);
 201:../Dave/Generated/UART/uart_conf.c ****   XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_UART1_CH1, XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINT
 548              	 .loc 4 201 0
 549 006c 1648     	 ldr r0,.L22+8
 550 006e 1321     	 movs r1,#19
 551 0070 0022     	 movs r2,#0
 552 0072 FFF7FEFF 	 bl XMC_USIC_CH_RXFIFO_SetInterruptNodePointer
 202:../Dave/Generated/UART/uart_conf.c ****        0x0U);
 203:../Dave/Generated/UART/uart_conf.c ****   /*Set priority and enable NVIC node for transmit interrupt*/
 204:../Dave/Generated/UART/uart_conf.c ****   NVIC_SetPriority((IRQn_Type)91, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
 553              	 .loc 4 204 0
 554 0076 FFF7FEFF 	 bl __NVIC_GetPriorityGrouping
 555 007a 0346     	 mov r3,r0
 556 007c 1846     	 mov r0,r3
 557 007e 3F21     	 movs r1,#63
 558 0080 0022     	 movs r2,#0
 559 0082 FFF7FEFF 	 bl NVIC_EncodePriority
 560 0086 0346     	 mov r3,r0
 561 0088 5B20     	 movs r0,#91
 562 008a 1946     	 mov r1,r3
 563 008c FFF7FEFF 	 bl __NVIC_SetPriority
 205:../Dave/Generated/UART/uart_conf.c ****                         63U, 0U));
 206:../Dave/Generated/UART/uart_conf.c ****   NVIC_EnableIRQ((IRQn_Type)91);
 564              	 .loc 4 206 0
 565 0090 5B20     	 movs r0,#91
 566 0092 FFF7FEFF 	 bl __NVIC_EnableIRQ
 207:../Dave/Generated/UART/uart_conf.c ****   /*Set priority and enable NVIC node for receive interrupt*/
 208:../Dave/Generated/UART/uart_conf.c ****   NVIC_SetPriority((IRQn_Type)90, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
 567              	 .loc 4 208 0
 568 0096 FFF7FEFF 	 bl __NVIC_GetPriorityGrouping
 569 009a 0346     	 mov r3,r0
 570 009c 1846     	 mov r0,r3
 571 009e 3F21     	 movs r1,#63
 572 00a0 0022     	 movs r2,#0
 573 00a2 FFF7FEFF 	 bl NVIC_EncodePriority
 574 00a6 0346     	 mov r3,r0
 575 00a8 5A20     	 movs r0,#90
 576 00aa 1946     	 mov r1,r3
 577 00ac FFF7FEFF 	 bl __NVIC_SetPriority
 209:../Dave/Generated/UART/uart_conf.c ****                       63U, 0U));
 210:../Dave/Generated/UART/uart_conf.c ****   NVIC_EnableIRQ((IRQn_Type)90);
 578              	 .loc 4 210 0
 579 00b0 5A20     	 movs r0,#90
 580 00b2 FFF7FEFF 	 bl __NVIC_EnableIRQ
 211:../Dave/Generated/UART/uart_conf.c ****   return status;
 581              	 .loc 4 211 0
 582 00b6 FB79     	 ldrb r3,[r7,#7]
 212:../Dave/Generated/UART/uart_conf.c **** }
 583              	 .loc 4 212 0
 584 00b8 1846     	 mov r0,r3
 585 00ba 0837     	 adds r7,r7,#8
 586              	.LCFI37:
 587              	 .cfi_def_cfa_offset 8
 588 00bc BD46     	 mov sp,r7
 589              	.LCFI38:
 590              	 .cfi_def_cfa_register 13
 591              	 
 592 00be 80BD     	 pop {r7,pc}
 593              	.L23:
 594              	 .align 2
 595              	.L22:
 596 00c0 00800248 	 .word 1208123392
 597 00c4 00000000 	 .word UART_0_rx_pin_config
 598 00c8 00020248 	 .word 1208091136
 599 00cc 00000000 	 .word UART_0_channel_config
 600 00d0 00000000 	 .word UART_0_tx_pin_config
 601              	 .cfi_endproc
 602              	.LFE277:
 604              	 .section .text.USIC1_1_IRQHandler,"ax",%progbits
 605              	 .align 2
 606              	 .global USIC1_1_IRQHandler
 607              	 .thumb
 608              	 .thumb_func
 610              	USIC1_1_IRQHandler:
 611              	.LFB278:
 213:../Dave/Generated/UART/uart_conf.c **** /*Interrupt handlers*/
 214:../Dave/Generated/UART/uart_conf.c **** /*Transmit ISR*/
 215:../Dave/Generated/UART/uart_conf.c **** void UART_0_TX_HANDLER()
 216:../Dave/Generated/UART/uart_conf.c **** {
 612              	 .loc 4 216 0
 613              	 .cfi_startproc
 614              	 
 615              	 
 616 0000 80B5     	 push {r7,lr}
 617              	.LCFI39:
 618              	 .cfi_def_cfa_offset 8
 619              	 .cfi_offset 7,-8
 620              	 .cfi_offset 14,-4
 621 0002 00AF     	 add r7,sp,#0
 622              	.LCFI40:
 623              	 .cfi_def_cfa_register 7
 217:../Dave/Generated/UART/uart_conf.c ****   UART_lTransmitHandler(&UART_0);
 624              	 .loc 4 217 0
 625 0004 0148     	 ldr r0,.L25
 626 0006 FFF7FEFF 	 bl UART_lTransmitHandler
 218:../Dave/Generated/UART/uart_conf.c **** }
 627              	 .loc 4 218 0
 628 000a 80BD     	 pop {r7,pc}
 629              	.L26:
 630              	 .align 2
 631              	.L25:
 632 000c 00000000 	 .word UART_0
 633              	 .cfi_endproc
 634              	.LFE278:
 636              	 .section .text.USIC1_0_IRQHandler,"ax",%progbits
 637              	 .align 2
 638              	 .global USIC1_0_IRQHandler
 639              	 .thumb
 640              	 .thumb_func
 642              	USIC1_0_IRQHandler:
 643              	.LFB279:
 219:../Dave/Generated/UART/uart_conf.c **** 
 220:../Dave/Generated/UART/uart_conf.c **** /*Receive ISR*/
 221:../Dave/Generated/UART/uart_conf.c **** void UART_0_RX_HANDLER()
 222:../Dave/Generated/UART/uart_conf.c **** {
 644              	 .loc 4 222 0
 645              	 .cfi_startproc
 646              	 
 647              	 
 648 0000 80B5     	 push {r7,lr}
 649              	.LCFI41:
 650              	 .cfi_def_cfa_offset 8
 651              	 .cfi_offset 7,-8
 652              	 .cfi_offset 14,-4
 653 0002 00AF     	 add r7,sp,#0
 654              	.LCFI42:
 655              	 .cfi_def_cfa_register 7
 223:../Dave/Generated/UART/uart_conf.c ****   UART_lReceiveHandler(&UART_0);
 656              	 .loc 4 223 0
 657 0004 0148     	 ldr r0,.L28
 658 0006 FFF7FEFF 	 bl UART_lReceiveHandler
 224:../Dave/Generated/UART/uart_conf.c **** }
 659              	 .loc 4 224 0
 660 000a 80BD     	 pop {r7,pc}
 661              	.L29:
 662              	 .align 2
 663              	.L28:
 664 000c 00000000 	 .word UART_0
 665              	 .cfi_endproc
 666              	.LFE279:
 668              	 .text
 669              	.Letext0:
 670              	 .file 5 "c:\\users\\pescatore\\switchdrive\\private\\konzept\\mcu for gate driver\\dave_4-4-2_64bit_2018-02-23\\dave-ide-4.4.2-64bit\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 671              	 .file 6 "c:\\users\\pescatore\\switchdrive\\private\\konzept\\mcu for gate driver\\dave_4-4-2_64bit_2018-02-23\\dave-ide-4.4.2-64bit\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 672              	 .file 7 "F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Infineon/XMC4400_series/Include/XMC4400.h"
 673              	 .file 8 "F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc/xmc_gpio.h"
 674              	 .file 9 "F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc/xmc4_gpio.h"
 675              	 .file 10 "../Dave/Generated/UART/uart.h"
 676              	 .file 11 "F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Infineon/XMC4400_series/Include/system_XMC4400.h"
DEFINED SYMBOLS
                            *ABS*:00000000 uart_conf.c
    {standard input}:20     .text.__NVIC_GetPriorityGrouping:00000000 $t
    {standard input}:24     .text.__NVIC_GetPriorityGrouping:00000000 __NVIC_GetPriorityGrouping
    {standard input}:58     .text.__NVIC_GetPriorityGrouping:00000018 $d
    {standard input}:63     .text.__NVIC_EnableIRQ:00000000 $t
    {standard input}:67     .text.__NVIC_EnableIRQ:00000000 __NVIC_EnableIRQ
    {standard input}:116    .text.__NVIC_EnableIRQ:00000034 $d
    {standard input}:121    .text.__NVIC_SetPriority:00000000 $t
    {standard input}:125    .text.__NVIC_SetPriority:00000000 __NVIC_SetPriority
    {standard input}:188    .text.__NVIC_SetPriority:0000004c $d
    {standard input}:194    .text.NVIC_EncodePriority:00000000 $t
    {standard input}:198    .text.NVIC_EncodePriority:00000000 NVIC_EncodePriority
    {standard input}:280    .text.XMC_USIC_CH_SetInputSource:00000000 $t
    {standard input}:284    .text.XMC_USIC_CH_SetInputSource:00000000 XMC_USIC_CH_SetInputSource
    {standard input}:342    .text.XMC_UART_CH_Start:00000000 $t
    {standard input}:346    .text.XMC_UART_CH_Start:00000000 XMC_UART_CH_Start
    {standard input}:393    .rodata.UART_0_channel_config:00000000 UART_0_channel_config
    {standard input}:390    .rodata.UART_0_channel_config:00000000 $d
    {standard input}:406    .rodata.UART_0_tx_pin_config:00000000 UART_0_tx_pin_config
    {standard input}:403    .rodata.UART_0_tx_pin_config:00000000 $d
    {standard input}:417    .rodata.UART_0_tx_pin:00000000 UART_0_tx_pin
    {standard input}:414    .rodata.UART_0_tx_pin:00000000 $d
    {standard input}:427    .rodata.UART_0_config:00000000 UART_0_config
    {standard input}:424    .rodata.UART_0_config:00000000 $d
    {standard input}:478    .text.UART_0_init:00000000 UART_0_init
    {standard input}:450    .bss.UART_0_runtime:00000000 UART_0_runtime
    {standard input}:447    .bss.UART_0_runtime:00000000 $d
    {standard input}:457    .data.UART_0:00000000 UART_0
    {standard input}:454    .data.UART_0:00000000 $d
    {standard input}:466    .rodata.UART_0_rx_pin_config:00000000 UART_0_rx_pin_config
    {standard input}:463    .rodata.UART_0_rx_pin_config:00000000 $d
    {standard input}:473    .text.UART_0_init:00000000 $t
    {standard input}:596    .text.UART_0_init:000000c0 $d
    {standard input}:605    .text.USIC1_1_IRQHandler:00000000 $t
    {standard input}:610    .text.USIC1_1_IRQHandler:00000000 USIC1_1_IRQHandler
    {standard input}:632    .text.USIC1_1_IRQHandler:0000000c $d
    {standard input}:637    .text.USIC1_0_IRQHandler:00000000 $t
    {standard input}:642    .text.USIC1_0_IRQHandler:00000000 USIC1_0_IRQHandler
    {standard input}:664    .text.USIC1_0_IRQHandler:0000000c $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
EndofTransmit
EndofReceive
XMC_GPIO_Init
XMC_UART_CH_Init
XMC_USIC_CH_TXFIFO_Configure
XMC_USIC_CH_RXFIFO_Configure
XMC_USIC_CH_SetInterruptNodePointer
XMC_USIC_CH_TXFIFO_SetInterruptNodePointer
XMC_USIC_CH_RXFIFO_SetInterruptNodePointer
UART_lTransmitHandler
UART_lReceiveHandler
