{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 05 14:47:56 2016 " "Info: Processing started: Thu May 05 14:47:56 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off OXPAHA -c OXPAHA --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off OXPAHA -c OXPAHA --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 80 -384 -216 96 "clk" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "qwer:inst7\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[15\] " "Info: Detected ripple clock \"qwer:inst7\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[15\]\" as buffer" {  } { { "db/cntr_amh.tdf" "" { Text "G:/Новая папка (3)/db/cntr_amh.tdf" 161 8 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "qwer:inst7\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk memory memory rom:inst3\|altsyncram:altsyncram_component\|altsyncram_h171:auto_generated\|ram_block1a0~porta_address_reg0 rom:inst3\|altsyncram:altsyncram_component\|altsyncram_h171:auto_generated\|q_a\[0\] 180.05 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 180.05 MHz between source memory \"rom:inst3\|altsyncram:altsyncram_component\|altsyncram_h171:auto_generated\|ram_block1a0~porta_address_reg0\" and destination memory \"rom:inst3\|altsyncram:altsyncram_component\|altsyncram_h171:auto_generated\|q_a\[0\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.777 ns 2.777 ns 5.554 ns " "Info: fmax restricted to Clock High delay (2.777 ns) plus Clock Low delay (2.777 ns) : restricted to 5.554 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.641 ns + Longest memory memory " "Info: + Longest memory to memory delay is 3.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rom:inst3\|altsyncram:altsyncram_component\|altsyncram_h171:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X27_Y14 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X27_Y14; Fanout = 4; MEM Node = 'rom:inst3\|altsyncram:altsyncram_component\|altsyncram_h171:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_h171.tdf" "" { Text "G:/Новая папка (3)/db/altsyncram_h171.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.641 ns) 3.641 ns rom:inst3\|altsyncram:altsyncram_component\|altsyncram_h171:auto_generated\|q_a\[0\] 2 MEM M4K_X27_Y14 1 " "Info: 2: + IC(0.000 ns) + CELL(3.641 ns) = 3.641 ns; Loc. = M4K_X27_Y14; Fanout = 1; MEM Node = 'rom:inst3\|altsyncram:altsyncram_component\|altsyncram_h171:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.641 ns" { rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|ram_block1a0~porta_address_reg0 rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_h171.tdf" "" { Text "G:/Новая папка (3)/db/altsyncram_h171.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.641 ns ( 100.00 % ) " "Info: Total cell delay = 3.641 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.641 ns" { rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|ram_block1a0~porta_address_reg0 rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.641 ns" { rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|ram_block1a0~porta_address_reg0 {} rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 3.641ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.020 ns - Smallest " "Info: - Smallest clock skew is -0.020 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.721 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 5.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk 1 CLK PIN_H2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 80 -384 -216 96 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.970 ns) 2.911 ns qwer:inst7\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[15\] 2 REG LCFF_X3_Y9_N31 2 " "Info: 2: + IC(0.861 ns) + CELL(0.970 ns) = 2.911 ns; Loc. = LCFF_X3_Y9_N31; Fanout = 2; REG Node = 'qwer:inst7\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[15\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.831 ns" { clk qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15] } "NODE_NAME" } } { "db/cntr_amh.tdf" "" { Text "G:/Новая папка (3)/db/cntr_amh.tdf" 161 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.000 ns) 4.064 ns qwer:inst7\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[15\]~clkctrl 3 COMB CLKCTRL_G3 19 " "Info: 3: + IC(1.153 ns) + CELL(0.000 ns) = 4.064 ns; Loc. = CLKCTRL_G3; Fanout = 19; COMB Node = 'qwer:inst7\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[15\]~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15] qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl } "NODE_NAME" } } { "db/cntr_amh.tdf" "" { Text "G:/Новая папка (3)/db/cntr_amh.tdf" 161 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.815 ns) 5.721 ns rom:inst3\|altsyncram:altsyncram_component\|altsyncram_h171:auto_generated\|q_a\[0\] 4 MEM M4K_X27_Y14 1 " "Info: 4: + IC(0.842 ns) + CELL(0.815 ns) = 5.721 ns; Loc. = M4K_X27_Y14; Fanout = 1; MEM Node = 'rom:inst3\|altsyncram:altsyncram_component\|altsyncram_h171:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_h171.tdf" "" { Text "G:/Новая папка (3)/db/altsyncram_h171.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.865 ns ( 50.08 % ) " "Info: Total cell delay = 2.865 ns ( 50.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.856 ns ( 49.92 % ) " "Info: Total interconnect delay = 2.856 ns ( 49.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.721 ns" { clk qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15] qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.721 ns" { clk {} clk~combout {} qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15] {} qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl {} rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.861ns 1.153ns 0.842ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.741 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 5.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk 1 CLK PIN_H2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 80 -384 -216 96 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.970 ns) 2.911 ns qwer:inst7\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[15\] 2 REG LCFF_X3_Y9_N31 2 " "Info: 2: + IC(0.861 ns) + CELL(0.970 ns) = 2.911 ns; Loc. = LCFF_X3_Y9_N31; Fanout = 2; REG Node = 'qwer:inst7\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[15\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.831 ns" { clk qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15] } "NODE_NAME" } } { "db/cntr_amh.tdf" "" { Text "G:/Новая папка (3)/db/cntr_amh.tdf" 161 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.000 ns) 4.064 ns qwer:inst7\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[15\]~clkctrl 3 COMB CLKCTRL_G3 19 " "Info: 3: + IC(1.153 ns) + CELL(0.000 ns) = 4.064 ns; Loc. = CLKCTRL_G3; Fanout = 19; COMB Node = 'qwer:inst7\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[15\]~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15] qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl } "NODE_NAME" } } { "db/cntr_amh.tdf" "" { Text "G:/Новая папка (3)/db/cntr_amh.tdf" 161 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.835 ns) 5.741 ns rom:inst3\|altsyncram:altsyncram_component\|altsyncram_h171:auto_generated\|ram_block1a0~porta_address_reg0 4 MEM M4K_X27_Y14 4 " "Info: 4: + IC(0.842 ns) + CELL(0.835 ns) = 5.741 ns; Loc. = M4K_X27_Y14; Fanout = 4; MEM Node = 'rom:inst3\|altsyncram:altsyncram_component\|altsyncram_h171:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_h171.tdf" "" { Text "G:/Новая папка (3)/db/altsyncram_h171.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.885 ns ( 50.25 % ) " "Info: Total cell delay = 2.885 ns ( 50.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.856 ns ( 49.75 % ) " "Info: Total interconnect delay = 2.856 ns ( 49.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.741 ns" { clk qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15] qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.741 ns" { clk {} clk~combout {} qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15] {} qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl {} rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.861ns 1.153ns 0.842ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.721 ns" { clk qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15] qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.721 ns" { clk {} clk~combout {} qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15] {} qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl {} rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.861ns 1.153ns 0.842ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.815ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.741 ns" { clk qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15] qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.741 ns" { clk {} clk~combout {} qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15] {} qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl {} rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.861ns 1.153ns 0.842ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.835ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_h171.tdf" "" { Text "G:/Новая папка (3)/db/altsyncram_h171.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_h171.tdf" "" { Text "G:/Новая папка (3)/db/altsyncram_h171.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.641 ns" { rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|ram_block1a0~porta_address_reg0 rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.641 ns" { rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|ram_block1a0~porta_address_reg0 {} rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 3.641ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.721 ns" { clk qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15] qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.721 ns" { clk {} clk~combout {} qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15] {} qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl {} rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.861ns 1.153ns 0.842ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.815ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.741 ns" { clk qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15] qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.741 ns" { clk {} clk~combout {} qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15] {} qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl {} rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.861ns 1.153ns 0.842ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.835ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[0] {} } { 0.000ns } { 0.109ns } "" } } { "db/altsyncram_h171.tdf" "" { Text "G:/Новая папка (3)/db/altsyncram_h171.tdf" 31 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "reg:inst\|lpm_ff:lpm_ff_component\|dffs\[1\] sw3 clk 2.682 ns register " "Info: tsu for register \"reg:inst\|lpm_ff:lpm_ff_component\|dffs\[1\]\" (data pin = \"sw3\", clock pin = \"clk\") is 2.682 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.309 ns + Longest pin register " "Info: + Longest pin to register delay is 8.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns sw3 1 PIN PIN_K7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_K7; Fanout = 1; PIN Node = 'sw3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw3 } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 288 -368 -200 304 "sw3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.071 ns) + CELL(0.206 ns) 8.201 ns reg:inst\|lpm_ff:lpm_ff_component\|dffs\[1\]~feeder 2 COMB LCCOMB_X18_Y9_N0 1 " "Info: 2: + IC(7.071 ns) + CELL(0.206 ns) = 8.201 ns; Loc. = LCCOMB_X18_Y9_N0; Fanout = 1; COMB Node = 'reg:inst\|lpm_ff:lpm_ff_component\|dffs\[1\]~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.277 ns" { sw3 reg:inst|lpm_ff:lpm_ff_component|dffs[1]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.309 ns reg:inst\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X18_Y9_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.309 ns; Loc. = LCFF_X18_Y9_N1; Fanout = 1; REG Node = 'reg:inst\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { reg:inst|lpm_ff:lpm_ff_component|dffs[1]~feeder reg:inst|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.238 ns ( 14.90 % ) " "Info: Total cell delay = 1.238 ns ( 14.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.071 ns ( 85.10 % ) " "Info: Total interconnect delay = 7.071 ns ( 85.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.309 ns" { sw3 reg:inst|lpm_ff:lpm_ff_component|dffs[1]~feeder reg:inst|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.309 ns" { sw3 {} sw3~combout {} reg:inst|lpm_ff:lpm_ff_component|dffs[1]~feeder {} reg:inst|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 7.071ns 0.000ns } { 0.000ns 0.924ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.587 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 5.587 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk 1 CLK PIN_H2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 80 -384 -216 96 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.970 ns) 2.911 ns qwer:inst7\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[15\] 2 REG LCFF_X3_Y9_N31 2 " "Info: 2: + IC(0.861 ns) + CELL(0.970 ns) = 2.911 ns; Loc. = LCFF_X3_Y9_N31; Fanout = 2; REG Node = 'qwer:inst7\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[15\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.831 ns" { clk qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15] } "NODE_NAME" } } { "db/cntr_amh.tdf" "" { Text "G:/Новая папка (3)/db/cntr_amh.tdf" 161 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.000 ns) 4.064 ns qwer:inst7\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[15\]~clkctrl 3 COMB CLKCTRL_G3 19 " "Info: 3: + IC(1.153 ns) + CELL(0.000 ns) = 4.064 ns; Loc. = CLKCTRL_G3; Fanout = 19; COMB Node = 'qwer:inst7\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[15\]~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15] qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl } "NODE_NAME" } } { "db/cntr_amh.tdf" "" { Text "G:/Новая папка (3)/db/cntr_amh.tdf" 161 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.666 ns) 5.587 ns reg:inst\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LCFF_X18_Y9_N1 1 " "Info: 4: + IC(0.857 ns) + CELL(0.666 ns) = 5.587 ns; Loc. = LCFF_X18_Y9_N1; Fanout = 1; REG Node = 'reg:inst\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl reg:inst|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.716 ns ( 48.61 % ) " "Info: Total cell delay = 2.716 ns ( 48.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.871 ns ( 51.39 % ) " "Info: Total interconnect delay = 2.871 ns ( 51.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.587 ns" { clk qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15] qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl reg:inst|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.587 ns" { clk {} clk~combout {} qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15] {} qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl {} reg:inst|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.861ns 1.153ns 0.857ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.309 ns" { sw3 reg:inst|lpm_ff:lpm_ff_component|dffs[1]~feeder reg:inst|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.309 ns" { sw3 {} sw3~combout {} reg:inst|lpm_ff:lpm_ff_component|dffs[1]~feeder {} reg:inst|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 7.071ns 0.000ns } { 0.000ns 0.924ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.587 ns" { clk qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15] qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl reg:inst|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.587 ns" { clk {} clk~combout {} qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15] {} qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl {} reg:inst|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.861ns 1.153ns 0.857ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk ok rom:inst3\|altsyncram:altsyncram_component\|altsyncram_h171:auto_generated\|q_a\[3\] 16.073 ns memory " "Info: tco from clock \"clk\" to destination pin \"ok\" through memory \"rom:inst3\|altsyncram:altsyncram_component\|altsyncram_h171:auto_generated\|q_a\[3\]\" is 16.073 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.721 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 5.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk 1 CLK PIN_H2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 80 -384 -216 96 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.970 ns) 2.911 ns qwer:inst7\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[15\] 2 REG LCFF_X3_Y9_N31 2 " "Info: 2: + IC(0.861 ns) + CELL(0.970 ns) = 2.911 ns; Loc. = LCFF_X3_Y9_N31; Fanout = 2; REG Node = 'qwer:inst7\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[15\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.831 ns" { clk qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15] } "NODE_NAME" } } { "db/cntr_amh.tdf" "" { Text "G:/Новая папка (3)/db/cntr_amh.tdf" 161 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.000 ns) 4.064 ns qwer:inst7\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[15\]~clkctrl 3 COMB CLKCTRL_G3 19 " "Info: 3: + IC(1.153 ns) + CELL(0.000 ns) = 4.064 ns; Loc. = CLKCTRL_G3; Fanout = 19; COMB Node = 'qwer:inst7\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[15\]~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15] qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl } "NODE_NAME" } } { "db/cntr_amh.tdf" "" { Text "G:/Новая папка (3)/db/cntr_amh.tdf" 161 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.815 ns) 5.721 ns rom:inst3\|altsyncram:altsyncram_component\|altsyncram_h171:auto_generated\|q_a\[3\] 4 MEM M4K_X27_Y14 1 " "Info: 4: + IC(0.842 ns) + CELL(0.815 ns) = 5.721 ns; Loc. = M4K_X27_Y14; Fanout = 1; MEM Node = 'rom:inst3\|altsyncram:altsyncram_component\|altsyncram_h171:auto_generated\|q_a\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_h171.tdf" "" { Text "G:/Новая папка (3)/db/altsyncram_h171.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.865 ns ( 50.08 % ) " "Info: Total cell delay = 2.865 ns ( 50.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.856 ns ( 49.92 % ) " "Info: Total interconnect delay = 2.856 ns ( 49.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.721 ns" { clk qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15] qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.721 ns" { clk {} clk~combout {} qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15] {} qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl {} rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[3] {} } { 0.000ns 0.000ns 0.861ns 1.153ns 0.842ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_h171.tdf" "" { Text "G:/Новая папка (3)/db/altsyncram_h171.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.092 ns + Longest memory pin " "Info: + Longest memory to pin delay is 10.092 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.109 ns) 0.109 ns rom:inst3\|altsyncram:altsyncram_component\|altsyncram_h171:auto_generated\|q_a\[3\] 1 MEM M4K_X27_Y14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X27_Y14; Fanout = 1; MEM Node = 'rom:inst3\|altsyncram:altsyncram_component\|altsyncram_h171:auto_generated\|q_a\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_h171.tdf" "" { Text "G:/Новая папка (3)/db/altsyncram_h171.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.353 ns) + CELL(0.650 ns) 3.112 ns cmp:inst1\|lpm_compare:lpm_compare_component\|cmpr_9hg:auto_generated\|result_wire\[0\]~37 2 COMB LCCOMB_X18_Y9_N2 1 " "Info: 2: + IC(2.353 ns) + CELL(0.650 ns) = 3.112 ns; Loc. = LCCOMB_X18_Y9_N2; Fanout = 1; COMB Node = 'cmp:inst1\|lpm_compare:lpm_compare_component\|cmpr_9hg:auto_generated\|result_wire\[0\]~37'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.003 ns" { rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[3] cmp:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|result_wire[0]~37 } "NODE_NAME" } } { "db/cmpr_9hg.tdf" "" { Text "G:/Новая папка (3)/db/cmpr_9hg.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.206 ns) 3.673 ns cmp:inst1\|lpm_compare:lpm_compare_component\|cmpr_9hg:auto_generated\|result_wire\[0\] 3 COMB LCCOMB_X18_Y9_N14 1 " "Info: 3: + IC(0.355 ns) + CELL(0.206 ns) = 3.673 ns; Loc. = LCCOMB_X18_Y9_N14; Fanout = 1; COMB Node = 'cmp:inst1\|lpm_compare:lpm_compare_component\|cmpr_9hg:auto_generated\|result_wire\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { cmp:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|result_wire[0]~37 cmp:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|result_wire[0] } "NODE_NAME" } } { "db/cmpr_9hg.tdf" "" { Text "G:/Новая папка (3)/db/cmpr_9hg.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.233 ns) + CELL(3.186 ns) 10.092 ns ok 4 PIN PIN_F6 0 " "Info: 4: + IC(3.233 ns) + CELL(3.186 ns) = 10.092 ns; Loc. = PIN_F6; Fanout = 0; PIN Node = 'ok'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.419 ns" { cmp:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|result_wire[0] ok } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 152 1248 1424 168 "ok" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.151 ns ( 41.13 % ) " "Info: Total cell delay = 4.151 ns ( 41.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.941 ns ( 58.87 % ) " "Info: Total interconnect delay = 5.941 ns ( 58.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.092 ns" { rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[3] cmp:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|result_wire[0]~37 cmp:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|result_wire[0] ok } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.092 ns" { rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[3] {} cmp:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|result_wire[0]~37 {} cmp:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|result_wire[0] {} ok {} } { 0.000ns 2.353ns 0.355ns 3.233ns } { 0.109ns 0.650ns 0.206ns 3.186ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.721 ns" { clk qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15] qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.721 ns" { clk {} clk~combout {} qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15] {} qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl {} rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[3] {} } { 0.000ns 0.000ns 0.861ns 1.153ns 0.842ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.815ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.092 ns" { rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[3] cmp:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|result_wire[0]~37 cmp:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|result_wire[0] ok } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.092 ns" { rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[3] {} cmp:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|result_wire[0]~37 {} cmp:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|result_wire[0] {} ok {} } { 0.000ns 2.353ns 0.355ns 3.233ns } { 0.109ns 0.650ns 0.206ns 3.186ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst26 clr1_down clk 3.579 ns register " "Info: th for register \"inst26\" (data pin = \"clr1_down\", clock pin = \"clk\") is 3.579 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.609 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk 1 CLK PIN_H2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 80 -384 -216 96 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.970 ns) 2.911 ns qwer:inst7\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[15\] 2 REG LCFF_X3_Y9_N31 2 " "Info: 2: + IC(0.861 ns) + CELL(0.970 ns) = 2.911 ns; Loc. = LCFF_X3_Y9_N31; Fanout = 2; REG Node = 'qwer:inst7\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[15\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.831 ns" { clk qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15] } "NODE_NAME" } } { "db/cntr_amh.tdf" "" { Text "G:/Новая папка (3)/db/cntr_amh.tdf" 161 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.000 ns) 4.064 ns qwer:inst7\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[15\]~clkctrl 3 COMB CLKCTRL_G3 19 " "Info: 3: + IC(1.153 ns) + CELL(0.000 ns) = 4.064 ns; Loc. = CLKCTRL_G3; Fanout = 19; COMB Node = 'qwer:inst7\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[15\]~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15] qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl } "NODE_NAME" } } { "db/cntr_amh.tdf" "" { Text "G:/Новая папка (3)/db/cntr_amh.tdf" 161 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.666 ns) 5.609 ns inst26 4 REG LCFF_X31_Y10_N25 2 " "Info: 4: + IC(0.879 ns) + CELL(0.666 ns) = 5.609 ns; Loc. = LCFF_X31_Y10_N25; Fanout = 2; REG Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl inst26 } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 368 120 184 448 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.716 ns ( 48.42 % ) " "Info: Total cell delay = 2.716 ns ( 48.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.893 ns ( 51.58 % ) " "Info: Total interconnect delay = 2.893 ns ( 51.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.609 ns" { clk qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15] qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl inst26 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.609 ns" { clk {} clk~combout {} qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15] {} qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl {} inst26 {} } { 0.000ns 0.000ns 0.861ns 1.153ns 0.879ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 368 120 184 448 "inst26" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.336 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.336 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clr1_down 1 PIN PIN_J16 1 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_J16; Fanout = 1; PIN Node = 'clr1_down'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clr1_down } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 384 -264 -96 400 "clr1_down" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(0.206 ns) 2.228 ns inst26~6 2 COMB LCCOMB_X31_Y10_N24 1 " "Info: 2: + IC(0.942 ns) + CELL(0.206 ns) = 2.228 ns; Loc. = LCCOMB_X31_Y10_N24; Fanout = 1; COMB Node = 'inst26~6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.148 ns" { clr1_down inst26~6 } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 368 120 184 448 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.336 ns inst26 3 REG LCFF_X31_Y10_N25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.336 ns; Loc. = LCFF_X31_Y10_N25; Fanout = 2; REG Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst26~6 inst26 } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 368 120 184 448 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.394 ns ( 59.67 % ) " "Info: Total cell delay = 1.394 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.942 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.942 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.336 ns" { clr1_down inst26~6 inst26 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.336 ns" { clr1_down {} clr1_down~combout {} inst26~6 {} inst26 {} } { 0.000ns 0.000ns 0.942ns 0.000ns } { 0.000ns 1.080ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.609 ns" { clk qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15] qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl inst26 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.609 ns" { clk {} clk~combout {} qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15] {} qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl {} inst26 {} } { 0.000ns 0.000ns 0.861ns 1.153ns 0.879ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.336 ns" { clr1_down inst26~6 inst26 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.336 ns" { clr1_down {} clr1_down~combout {} inst26~6 {} inst26 {} } { 0.000ns 0.000ns 0.942ns 0.000ns } { 0.000ns 1.080ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "153 " "Info: Peak virtual memory: 153 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 05 14:47:59 2016 " "Info: Processing ended: Thu May 05 14:47:59 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
