--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\EDA\Xilinx\v13_4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml wr_spec_tdc.twx wr_spec_tdc.ncd -o wr_spec_tdc.twr
wr_spec_tdc.pcf

Design file:              wr_spec_tdc.ncd
Physical constraint file: wr_spec_tdc.pcf
Device,package,speed:     xc6slx45t,fgg484,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_20m_vcxo_i = PERIOD TIMEGRP "clk_20m_vcxo_i" 50 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_20m_vcxo_i = PERIOD TIMEGRP "clk_20m_vcxo_i" 50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.630ns (max period limit - period)
  Period: 50.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: cmp_dmtd_clk_pll/PLL_ADV/CLKIN1
  Logical resource: cmp_dmtd_clk_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN2
  Clock network: cmp_dmtd_clk_pll/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 2.630ns (max period limit - period)
  Period: 50.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: cmp_dmtd_clk_pll/PLL_ADV/CLKFBOUT
  Logical resource: cmp_dmtd_clk_pll/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y3.CLKFBOUT
  Clock network: pllout_clk_fb_dmtd
--------------------------------------------------------------------------------
Slack: 2.630ns (max period limit - period)
  Period: 50.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: cmp_sys_clk_pll/PLL_ADV/CLKIN1
  Logical resource: cmp_sys_clk_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: clk_20m_vcxo
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_125m_pllref_p_i = PERIOD TIMEGRP 
"clk_125m_pllref_p_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.250ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_125m_pllref_p_i = PERIOD TIMEGRP "clk_125m_pllref_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.750ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Location pin: GTPA1_DUAL_X1Y0.TXUSRCLK20
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------
Slack: 1.750ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK21
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK21
  Location pin: GTPA1_DUAL_X1Y0.TXUSRCLK21
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------
Slack: 4.875ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y0.TXUSRCLK0
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_125m_pllref_n_i = PERIOD TIMEGRP 
"clk_125m_pllref_n_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9018 paths analyzed, 1707 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.711ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_f_1 (SLICE_X32Y74.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_f_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.170ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.237 - 0.258)
  Source Clock:         clk_125m_pllref_BUFG rising at 0.000ns
  Destination Clock:    clk_125m_pllref_BUFG falling at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_f_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y78.AQ      Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_power_down/sync2
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2
    SLICE_X39Y71.D6      net (fanout=7)        0.975   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2
    SLICE_X39Y71.D       Tilo                  0.259   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_inv
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_inv1_INV_0
    SLICE_X32Y74.SR      net (fanout=30)       1.034   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_inv
    SLICE_X32Y74.CLK     Tsrck                 0.455   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_f<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_f_1
    -------------------------------------------------  ---------------------------
    Total                                      3.170ns (1.161ns logic, 2.009ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_f_0 (SLICE_X32Y74.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_f_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.159ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.237 - 0.258)
  Source Clock:         clk_125m_pllref_BUFG rising at 0.000ns
  Destination Clock:    clk_125m_pllref_BUFG falling at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_f_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y78.AQ      Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_power_down/sync2
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2
    SLICE_X39Y71.D6      net (fanout=7)        0.975   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2
    SLICE_X39Y71.D       Tilo                  0.259   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_inv
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_inv1_INV_0
    SLICE_X32Y74.SR      net (fanout=30)       1.034   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_inv
    SLICE_X32Y74.CLK     Tsrck                 0.444   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_f<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_f_0
    -------------------------------------------------  ---------------------------
    Total                                      3.159ns (1.150ns logic, 2.009ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_f_2 (SLICE_X32Y74.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_f_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.136ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.237 - 0.258)
  Source Clock:         clk_125m_pllref_BUFG rising at 0.000ns
  Destination Clock:    clk_125m_pllref_BUFG falling at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_f_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y78.AQ      Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_power_down/sync2
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2
    SLICE_X39Y71.D6      net (fanout=7)        0.975   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2
    SLICE_X39Y71.D       Tilo                  0.259   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_inv
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_inv1_INV_0
    SLICE_X32Y74.SR      net (fanout=30)       1.034   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_inv
    SLICE_X32Y74.CLK     Tsrck                 0.421   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_f<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_f_2
    -------------------------------------------------  ---------------------------
    Total                                      3.136ns (1.127ns logic, 2.009ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_125m_pllref_n_i = PERIOD TIMEGRP "clk_125m_pllref_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_GTP/ch1_disp_pipe_1 (SLICE_X37Y107.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_GTP/ch1_disp_pipe_0 (FF)
  Destination:          U_GTP/ch1_disp_pipe_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_pllref_BUFG rising at 8.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_GTP/ch1_disp_pipe_0 to U_GTP/ch1_disp_pipe_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y107.AQ     Tcko                  0.198   U_GTP/ch1_disp_pipe<1>
                                                       U_GTP/ch1_disp_pipe_0
    SLICE_X37Y107.BX     net (fanout=1)        0.136   U_GTP/ch1_disp_pipe<0>
    SLICE_X37Y107.CLK    Tckdi       (-Th)    -0.059   U_GTP/ch1_disp_pipe<1>
                                                       U_GTP/ch1_disp_pipe_1
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_x_2 (SLICE_X29Y101.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_xm_2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_x_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         clk_125m_pllref_BUFG rising at 8.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_xm_2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_x_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y101.CQ     Tcko                  0.200   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_xm<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_xm_2
    SLICE_X29Y101.CX     net (fanout=1)        0.138   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_xm<2>
    SLICE_X29Y101.CLK    Tckdi       (-Th)    -0.059   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_x<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_x_2
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.259ns logic, 0.138ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/tx_sync_delay_3 (SLICE_X16Y68.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/tx_sync_delay_4 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/tx_sync_delay_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_pllref_BUFG rising at 8.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/tx_sync_delay_4 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/tx_sync_delay_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y68.CQ      Tcko                  0.200   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/tx_sync_delay<4>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/tx_sync_delay_4
    SLICE_X16Y68.A4      net (fanout=1)        0.098   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/tx_sync_delay<4>
    SLICE_X16Y68.CLK     Tah         (-Th)    -0.121   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/tx_sync_delay<4>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/Mmux_GND_233_o_PWR_136_o_mux_11_OUT41
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/tx_sync_delay_3
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.321ns logic, 0.098ns route)
                                                       (76.6% logic, 23.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_125m_pllref_n_i = PERIOD TIMEGRP "clk_125m_pllref_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.750ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Location pin: GTPA1_DUAL_X1Y0.TXUSRCLK20
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------
Slack: 1.750ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK21
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK21
  Location pin: GTPA1_DUAL_X1Y0.TXUSRCLK21
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------
Slack: 4.875ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y0.TXUSRCLK0
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_125m_gtp_n_i = PERIOD TIMEGRP "clk_125m_gtp_n_i" 8 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_125m_gtp_n_i = PERIOD TIMEGRP "clk_125m_gtp_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.875ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_CLKIN)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/CLK01
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/CLK01
  Location pin: GTPA1_DUAL_X1Y0.CLKINEAST1
  Clock network: clk_125m_gtp
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_125m_gtp_p_i = PERIOD TIMEGRP "clk_125m_gtp_p_i" 8 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_125m_gtp_p_i = PERIOD TIMEGRP "clk_125m_gtp_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.875ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_CLKIN)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/CLK01
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/CLK01
  Location pin: GTPA1_DUAL_X1Y0.CLKINEAST1
  Clock network: clk_125m_gtp
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TStdc_clk_125m_p_i = PERIOD TIMEGRP "tdc_clk_125m_p_i" 8 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TStdc_clk_125m_p_i = PERIOD TIMEGRP "tdc_clk_125m_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram1/CLKBRDCLK
  Logical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram1/CLKBRDCLK
  Location pin: RAMB8_X3Y20.CLKBRDCLK
  Clock network: clk_125m_mezz
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram2/CLKBRDCLK
  Logical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram2/CLKBRDCLK
  Location pin: RAMB8_X3Y23.CLKBRDCLK
  Clock network: clk_125m_mezz
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y48.CLKA
  Clock network: clk_125m_mezz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc_clk_125m_n_i = PERIOD TIMEGRP "tdc_clk_125m_n_i" 8 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 460627 paths analyzed, 10037 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.949ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_tdc_core/data_engine_block/acam_start01_o_2 (ILOGIC_X4Y3.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment/internal_rst_synch_1 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/data_engine_block/acam_start01_o_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.334ns (Levels of Logic = 0)
  Clock Path Skew:      0.420ns (0.931 - 0.511)
  Source Clock:         clk_125m_mezz rising at 0.000ns
  Destination Clock:    clk_125m_mezz rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment/internal_rst_synch_1 to cmp_tdc_mezz/cmp_tdc_core/data_engine_block/acam_start01_o_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y48.AQ      Tcko                  0.447   cmp_tdc_clks_rsts_mgment/internal_rst_synch<1>
                                                       cmp_tdc_clks_rsts_mgment/internal_rst_synch_1
    ILOGIC_X4Y3.SR       net (fanout=699)      7.153   cmp_tdc_clks_rsts_mgment/internal_rst_synch<1>
    ILOGIC_X4Y3.CLK0     Tisrck                0.734   N1121
                                                       cmp_tdc_mezz/cmp_tdc_core/data_engine_block/acam_start01_o_2
    -------------------------------------------------  ---------------------------
    Total                                      8.334ns (1.181ns logic, 7.153ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_tdc_core/data_engine_block/acam_start01_o_4 (ILOGIC_X4Y1.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment/internal_rst_synch_1 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/data_engine_block/acam_start01_o_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.322ns (Levels of Logic = 0)
  Clock Path Skew:      0.420ns (0.931 - 0.511)
  Source Clock:         clk_125m_mezz rising at 0.000ns
  Destination Clock:    clk_125m_mezz rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment/internal_rst_synch_1 to cmp_tdc_mezz/cmp_tdc_core/data_engine_block/acam_start01_o_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y48.AQ      Tcko                  0.447   cmp_tdc_clks_rsts_mgment/internal_rst_synch<1>
                                                       cmp_tdc_clks_rsts_mgment/internal_rst_synch_1
    ILOGIC_X4Y1.SR       net (fanout=699)      7.141   cmp_tdc_clks_rsts_mgment/internal_rst_synch<1>
    ILOGIC_X4Y1.CLK0     Tisrck                0.734   N1119
                                                       cmp_tdc_mezz/cmp_tdc_core/data_engine_block/acam_start01_o_4
    -------------------------------------------------  ---------------------------
    Total                                      8.322ns (1.181ns logic, 7.141ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_tdc_core/data_engine_block/acam_start01_o_6 (ILOGIC_X4Y0.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment/internal_rst_synch_1 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/data_engine_block/acam_start01_o_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.322ns (Levels of Logic = 0)
  Clock Path Skew:      0.420ns (0.931 - 0.511)
  Source Clock:         clk_125m_mezz rising at 0.000ns
  Destination Clock:    clk_125m_mezz rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment/internal_rst_synch_1 to cmp_tdc_mezz/cmp_tdc_core/data_engine_block/acam_start01_o_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y48.AQ      Tcko                  0.447   cmp_tdc_clks_rsts_mgment/internal_rst_synch<1>
                                                       cmp_tdc_clks_rsts_mgment/internal_rst_synch_1
    ILOGIC_X4Y0.SR       net (fanout=699)      7.141   cmp_tdc_clks_rsts_mgment/internal_rst_synch<1>
    ILOGIC_X4Y0.CLK0     Tisrck                0.734   N1117
                                                       cmp_tdc_mezz/cmp_tdc_core/data_engine_block/acam_start01_o_6
    -------------------------------------------------  ---------------------------
    Total                                      8.322ns (1.181ns logic, 7.141ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_tdc_clk_125m_n_i = PERIOD TIMEGRP "tdc_clk_125m_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/tstamp_wr_cyc (SLICE_X40Y57.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/tstamp_wr_cyc (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/tstamp_wr_cyc (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_mezz rising at 8.000ns
  Destination Clock:    clk_125m_mezz rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/tstamp_wr_cyc to cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/tstamp_wr_cyc
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y57.DQ      Tcko                  0.200   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/tstamp_wr_cyc
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/tstamp_wr_cyc
    SLICE_X40Y57.D6      net (fanout=24)       0.031   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/tstamp_wr_cyc
    SLICE_X40Y57.CLK     Tah         (-Th)    -0.190   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/tstamp_wr_cyc
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/tstamp_wr_cyc_rstpot
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/tstamp_wr_cyc
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/prer_0 (SLICE_X54Y56.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_mezz/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/prer_0 (FF)
  Destination:          cmp_tdc_mezz/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/prer_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_mezz rising at 8.000ns
  Destination Clock:    clk_125m_mezz rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_mezz/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/prer_0 to cmp_tdc_mezz/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/prer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y56.AQ      Tcko                  0.200   cmp_tdc_mezz/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/prer<3>
                                                       cmp_tdc_mezz/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/prer_0
    SLICE_X54Y56.A6      net (fanout=3)        0.031   cmp_tdc_mezz/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/prer<0>
    SLICE_X54Y56.CLK     Tah         (-Th)    -0.190   cmp_tdc_mezz/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/prer<3>
                                                       cmp_tdc_mezz/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/Mmux_prer[15]_PWR_513_o_mux_6_OUT17
                                                       cmp_tdc_mezz/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/prer_0
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/prer_8 (SLICE_X54Y58.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_mezz/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/prer_8 (FF)
  Destination:          cmp_tdc_mezz/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/prer_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_mezz rising at 8.000ns
  Destination Clock:    clk_125m_mezz rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_mezz/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/prer_8 to cmp_tdc_mezz/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/prer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y58.AQ      Tcko                  0.200   cmp_tdc_mezz/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/prer<12>
                                                       cmp_tdc_mezz/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/prer_8
    SLICE_X54Y58.A6      net (fanout=4)        0.031   cmp_tdc_mezz/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/prer<8>
    SLICE_X54Y58.CLK     Tah         (-Th)    -0.190   cmp_tdc_mezz/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/prer<12>
                                                       cmp_tdc_mezz/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/Mmux_prer[15]_PWR_513_o_mux_6_OUT151
                                                       cmp_tdc_mezz/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/prer_8
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc_clk_125m_n_i = PERIOD TIMEGRP "tdc_clk_125m_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram1/CLKBRDCLK
  Logical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram1/CLKBRDCLK
  Location pin: RAMB8_X3Y20.CLKBRDCLK
  Clock network: clk_125m_mezz
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram2/CLKBRDCLK
  Logical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram2/CLKBRDCLK
  Location pin: RAMB8_X3Y23.CLKBRDCLK
  Clock network: clk_125m_mezz
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y48.CLKA
  Clock network: clk_125m_mezz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_p2l_clk_p_i = PERIOD TIMEGRP "p2l_clk_p_i" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_p2l_clk_p_i = PERIOD TIMEGRP "p2l_clk_p_i" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Logical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Location pin: BUFIO2_X4Y21.I
  Clock network: cmp_gn4124_core/cmp_clk_in/P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_p2l_clk_n_i = PERIOD TIMEGRP "p2l_clk_n_i" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_p2l_clk_n_i = PERIOD TIMEGRP "p2l_clk_n_i" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Logical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Location pin: BUFIO2_X4Y21.I
  Clock network: cmp_gn4124_core/cmp_clk_in/P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_P_clk = PERIOD TIMEGRP         
"cmp_gn4124_core/cmp_clk_in/P_clk" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_P_clk = PERIOD TIMEGRP
        "cmp_gn4124_core/cmp_clk_in/P_clk" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Logical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Location pin: BUFIO2_X4Y21.I
  Clock network: cmp_gn4124_core/cmp_clk_in/P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_crossclock = MAXDELAY FROM TIMEGRP "clk_62m5_sys" 
TO TIMEGRP         "tdc_clk_125m_p_i" 10 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 13 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.726ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in (SLICE_X7Y108.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PERIPH/rst_net_n_o (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.726ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_mezz rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PERIPH/rst_net_n_o to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y89.AQ      Tcko                  0.447   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
                                                       U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X31Y89.A6      net (fanout=66)       0.878   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X31Y89.A       Tilo                  0.259   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/rst_n_i_inv
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_n_i_inv1_INV_0
    SLICE_X7Y108.SR      net (fanout=469)      3.875   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/rst_n_i_inv
    SLICE_X7Y108.CLK     Trck                  0.267   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in
    -------------------------------------------------  ---------------------------
    Total                                      5.726ns (0.973ns logic, 4.753ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_wrabbit_synch/clk_aux_locked_0 (SLICE_X37Y56.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int_1 (FF)
  Destination:          cmp_tdc_mezz/cmp_wrabbit_synch/clk_aux_locked_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.298ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_mezz rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int_1 to cmp_tdc_mezz/cmp_wrabbit_synch/clk_aux_locked_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y90.BQ      Tcko                  0.391   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int_1
    SLICE_X37Y56.AX      net (fanout=5)        3.844   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int<1>
    SLICE_X37Y56.CLK     Tdick                 0.063   cmp_tdc_mezz/cmp_wrabbit_synch/clk_aux_locked<1>
                                                       cmp_tdc_mezz/cmp_wrabbit_synch/clk_aux_locked_0
    -------------------------------------------------  ---------------------------
    Total                                      4.298ns (0.454ns logic, 3.844ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/wrabbit_utc_p (SLICE_X28Y62.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int_1 (FF)
  Destination:          cmp_tdc_mezz/wrabbit_utc_p (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.713ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_mezz rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int_1 to cmp_tdc_mezz/wrabbit_utc_p
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y90.BQ      Tcko                  0.391   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int_1
    SLICE_X28Y62.A2      net (fanout=5)        2.981   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int<1>
    SLICE_X28Y62.CLK     Tas                   0.341   cmp_tdc_mezz/wrabbit_utc_p
                                                       cmp_tdc_mezz/wrabbit_utc_p_rstpot
                                                       cmp_tdc_mezz/wrabbit_utc_p
    -------------------------------------------------  ---------------------------
    Total                                      3.713ns (0.732ns logic, 2.981ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ignore_crossclock = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO TIMEGRP         "tdc_clk_125m_p_i" 10 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clk_crossing/mfifo/Mshreg_w_idx_shift_r_3_0 (SLICE_X48Y40.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clk_crossing/mfifo/w_idx_gray_0 (FF)
  Destination:          cmp_tdc_clk_crossing/mfifo/Mshreg_w_idx_shift_r_3_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.456ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_mezz rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clk_crossing/mfifo/w_idx_gray_0 to cmp_tdc_clk_crossing/mfifo/Mshreg_w_idx_shift_r_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y41.AQ      Tcko                  0.198   cmp_tdc_clk_crossing/mfifo/w_idx_gray<2>
                                                       cmp_tdc_clk_crossing/mfifo/w_idx_gray_0
    SLICE_X48Y40.AX      net (fanout=2)        0.328   cmp_tdc_clk_crossing/mfifo/w_idx_gray<0>
    SLICE_X48Y40.CLK     Tdh         (-Th)     0.070   cmp_tdc_clk_crossing/mfifo/w_idx_shift_r_3<1>
                                                       cmp_tdc_clk_crossing/mfifo/Mshreg_w_idx_shift_r_3_0
    -------------------------------------------------  ---------------------------
    Total                                      0.456ns (0.128ns logic, 0.328ns route)
                                                       (28.1% logic, 71.9% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clk_crossing/mfifo/Mshreg_w_idx_shift_r_3_1 (SLICE_X48Y40.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clk_crossing/mfifo/w_idx_gray_1 (FF)
  Destination:          cmp_tdc_clk_crossing/mfifo/Mshreg_w_idx_shift_r_3_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.456ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_mezz rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clk_crossing/mfifo/w_idx_gray_1 to cmp_tdc_clk_crossing/mfifo/Mshreg_w_idx_shift_r_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y41.CQ      Tcko                  0.198   cmp_tdc_clk_crossing/mfifo/w_idx_gray<2>
                                                       cmp_tdc_clk_crossing/mfifo/w_idx_gray_1
    SLICE_X48Y40.DI      net (fanout=2)        0.225   cmp_tdc_clk_crossing/mfifo/w_idx_gray<1>
    SLICE_X48Y40.CLK     Tdh         (-Th)    -0.033   cmp_tdc_clk_crossing/mfifo/w_idx_shift_r_3<1>
                                                       cmp_tdc_clk_crossing/mfifo/Mshreg_w_idx_shift_r_3_1
    -------------------------------------------------  ---------------------------
    Total                                      0.456ns (0.231ns logic, 0.225ns route)
                                                       (50.7% logic, 49.3% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clk_crossing/mfifo/Mshreg_w_idx_shift_r_3_2 (SLICE_X48Y40.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.470ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clk_crossing/mfifo/w_idx_gray_2 (FF)
  Destination:          cmp_tdc_clk_crossing/mfifo/Mshreg_w_idx_shift_r_3_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.470ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_mezz rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clk_crossing/mfifo/w_idx_gray_2 to cmp_tdc_clk_crossing/mfifo/Mshreg_w_idx_shift_r_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y41.DQ      Tcko                  0.198   cmp_tdc_clk_crossing/mfifo/w_idx_gray<2>
                                                       cmp_tdc_clk_crossing/mfifo/w_idx_gray_2
    SLICE_X48Y40.CI      net (fanout=2)        0.222   cmp_tdc_clk_crossing/mfifo/w_idx_gray<2>
    SLICE_X48Y40.CLK     Tdh         (-Th)    -0.050   cmp_tdc_clk_crossing/mfifo/w_idx_shift_r_3<1>
                                                       cmp_tdc_clk_crossing/mfifo/Mshreg_w_idx_shift_r_3_2
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.248ns logic, 0.222ns route)
                                                       (52.8% logic, 47.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_crossclock2 = MAXDELAY FROM TIMEGRP 
"tdc_clk_125m_p_i" TO TIMEGRP         "clk_62m5_sys" 10 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 40 paths analyzed, 38 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.217ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_wrabbit_synch/wrabbit_en_sync_0 (SLICE_X35Y49.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_tdc_core/reg_control_block/wrabbit_ctrl_reg_0 (FF)
  Destination:          cmp_tdc_mezz/cmp_wrabbit_synch/wrabbit_en_sync_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.217ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_mezz rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_tdc_core/reg_control_block/wrabbit_ctrl_reg_0 to cmp_tdc_mezz/cmp_wrabbit_synch/wrabbit_en_sync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y31.AQ      Tcko                  0.408   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/wrabbit_ctrl_reg<3>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/wrabbit_ctrl_reg_0
    SLICE_X35Y49.AX      net (fanout=3)        2.746   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/wrabbit_ctrl_reg<0>
    SLICE_X35Y49.CLK     Tdick                 0.063   cmp_tdc_mezz/cmp_wrabbit_synch/wrabbit_en_sync<1>
                                                       cmp_tdc_mezz/cmp_wrabbit_synch/wrabbit_en_sync_0
    -------------------------------------------------  ---------------------------
    Total                                      3.217ns (0.471ns logic, 2.746ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_1 (SLICE_X23Y87.C6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_wrabbit_synch/clk_aux_lock_en_1 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.049ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_mezz rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_wrabbit_synch/clk_aux_lock_en_1 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y59.DQ      Tcko                  0.447   cmp_tdc_mezz/cmp_wrabbit_synch/clk_aux_lock_en<1>
                                                       cmp_tdc_mezz/cmp_wrabbit_synch/clk_aux_lock_en_1
    SLICE_X23Y87.D6      net (fanout=2)        1.903   cmp_tdc_mezz/cmp_wrabbit_synch/clk_aux_lock_en<1>
    SLICE_X23Y87.D       Tilo                  0.259   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg<1>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/Mmux_rwaddr_reg[4]_rddata_reg[31]_wide_mux_8_OUT143
    SLICE_X23Y87.C6      net (fanout=1)        0.118   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rwaddr_reg[4]_rddata_reg[31]_wide_mux_8_OUT<1>
    SLICE_X23Y87.CLK     Tas                   0.322   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg<1>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_1_dpot
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      3.049ns (1.028ns logic, 2.021ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clks_rsts_mgment/dac_word_18 (SLICE_X44Y28.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_tdc_core/reg_control_block/dac_word_18 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/dac_word_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_mezz rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_tdc_core/reg_control_block/dac_word_18 to cmp_tdc_clks_rsts_mgment/dac_word_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y32.DQ      Tcko                  0.408   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/dac_word<18>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/dac_word_18
    SLICE_X44Y28.B1      net (fanout=2)        1.417   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/dac_word<18>
    SLICE_X44Y28.CLK     Tas                   0.289   cmp_tdc_clks_rsts_mgment/dac_word<23>
                                                       cmp_tdc_clks_rsts_mgment/Mmux_dac_word[23]_dac_word_i[23]_mux_15_OUT101
                                                       cmp_tdc_clks_rsts_mgment/dac_word_18
    -------------------------------------------------  ---------------------------
    Total                                      2.114ns (0.697ns logic, 1.417ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ignore_crossclock2 = MAXDELAY FROM TIMEGRP "tdc_clk_125m_p_i" TO TIMEGRP         "clk_62m5_sys" 10 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clk_crossing/sfifo/Mshreg_w_idx_shift_r_3_4 (SLICE_X56Y40.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.367ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clk_crossing/sfifo/w_idx_bnry_4 (FF)
  Destination:          cmp_tdc_clk_crossing/sfifo/Mshreg_w_idx_shift_r_3_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.367ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125m_mezz rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clk_crossing/sfifo/w_idx_bnry_4 to cmp_tdc_clk_crossing/sfifo/Mshreg_w_idx_shift_r_3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y41.BQ      Tcko                  0.198   cmp_tdc_clk_crossing/sfifo/w_idx_bnry<2>
                                                       cmp_tdc_clk_crossing/sfifo/w_idx_bnry_4
    SLICE_X56Y40.CI      net (fanout=2)        0.119   cmp_tdc_clk_crossing/sfifo/w_idx_bnry<4>
    SLICE_X56Y40.CLK     Tdh         (-Th)    -0.050   cmp_tdc_clk_crossing/sfifo/r_idx_shift_a_3<1>
                                                       cmp_tdc_clk_crossing/sfifo/Mshreg_w_idx_shift_r_3_4
    -------------------------------------------------  ---------------------------
    Total                                      0.367ns (0.248ns logic, 0.119ns route)
                                                       (67.6% logic, 32.4% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clk_crossing/sfifo/Mshreg_w_idx_shift_r_3_0 (SLICE_X56Y40.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clk_crossing/sfifo/w_idx_gray_0 (FF)
  Destination:          cmp_tdc_clk_crossing/sfifo/Mshreg_w_idx_shift_r_3_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125m_mezz rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clk_crossing/sfifo/w_idx_gray_0 to cmp_tdc_clk_crossing/sfifo/Mshreg_w_idx_shift_r_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y41.CMUX    Tshcko                0.244   cmp_tdc_clk_crossing/sfifo/w_idx_bnry<2>
                                                       cmp_tdc_clk_crossing/sfifo/w_idx_gray_0
    SLICE_X56Y40.DX      net (fanout=1)        0.276   cmp_tdc_clk_crossing/sfifo/w_idx_gray<0>
    SLICE_X56Y40.CLK     Tdh         (-Th)     0.100   cmp_tdc_clk_crossing/sfifo/r_idx_shift_a_3<1>
                                                       cmp_tdc_clk_crossing/sfifo/Mshreg_w_idx_shift_r_3_0
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.144ns logic, 0.276ns route)
                                                       (34.3% logic, 65.7% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clk_crossing/sfifo/Mshreg_w_idx_shift_r_3_1 (SLICE_X56Y40.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clk_crossing/sfifo/w_idx_gray_1 (FF)
  Destination:          cmp_tdc_clk_crossing/sfifo/Mshreg_w_idx_shift_r_3_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125m_mezz rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clk_crossing/sfifo/w_idx_gray_1 to cmp_tdc_clk_crossing/sfifo/Mshreg_w_idx_shift_r_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y41.AQ      Tcko                  0.200   cmp_tdc_clk_crossing/sfifo/w_idx_gray<2>
                                                       cmp_tdc_clk_crossing/sfifo/w_idx_gray_1
    SLICE_X56Y40.BX      net (fanout=1)        0.324   cmp_tdc_clk_crossing/sfifo/w_idx_gray<1>
    SLICE_X56Y40.CLK     Tdh         (-Th)     0.080   cmp_tdc_clk_crossing/sfifo/r_idx_shift_a_3<1>
                                                       cmp_tdc_clk_crossing/sfifo/Mshreg_w_idx_shift_r_3_1
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.120ns logic, 0.324ns route)
                                                       (27.0% logic, 73.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_xclock1 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO 
TIMEGRP         "clk_125m_pllref_n_i" 10 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1097 paths analyzed, 291 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.668ns.
--------------------------------------------------------------------------------

Paths for end point U_GTP/Mshreg_ch1_rst_synced (SLICE_X56Y105.AI), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PERIPH/rst_net_n_o (FF)
  Destination:          U_GTP/Mshreg_ch1_rst_synced (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.668ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_pllref_BUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PERIPH/rst_net_n_o to U_GTP/Mshreg_ch1_rst_synced
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y89.AQ      Tcko                  0.447   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
                                                       U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X39Y80.A5      net (fanout=66)       2.746   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X39Y80.AMUX    Tilo                  0.313   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/rst_n_i_link_timer_restart_OR_241_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/serdes_rst_o1
    SLICE_X56Y105.AI     net (fanout=3)        3.124   phy_rst
    SLICE_X56Y105.CLK    Tds                   0.038   U_GTP/ch1_rst_synced
                                                       U_GTP/Mshreg_ch1_rst_synced
    -------------------------------------------------  ---------------------------
    Total                                      6.668ns (0.798ns logic, 5.870ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_pdown_int (FF)
  Destination:          U_GTP/Mshreg_ch1_rst_synced (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.032ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_pllref_BUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_pdown_int to U_GTP/Mshreg_ch1_rst_synced
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y67.AQ      Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_pdown_int
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_pdown_int
    SLICE_X39Y80.A3      net (fanout=4)        2.110   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_pdown_int
    SLICE_X39Y80.AMUX    Tilo                  0.313   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/rst_n_i_link_timer_restart_OR_241_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/serdes_rst_o1
    SLICE_X56Y105.AI     net (fanout=3)        3.124   phy_rst
    SLICE_X56Y105.CLK    Tds                   0.038   U_GTP/ch1_rst_synced
                                                       U_GTP/Mshreg_ch1_rst_synced
    -------------------------------------------------  ---------------------------
    Total                                      6.032ns (0.798ns logic, 5.234ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o (FF)
  Destination:          U_GTP/Mshreg_ch1_rst_synced (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.736ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_pllref_BUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o to U_GTP/Mshreg_ch1_rst_synced
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y82.AQ      Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o
    SLICE_X39Y80.A2      net (fanout=5)        0.814   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o
    SLICE_X39Y80.AMUX    Tilo                  0.313   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/rst_n_i_link_timer_restart_OR_241_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/serdes_rst_o1
    SLICE_X56Y105.AI     net (fanout=3)        3.124   phy_rst
    SLICE_X56Y105.CLK    Tds                   0.038   U_GTP/ch1_rst_synced
                                                       U_GTP/Mshreg_ch1_rst_synced
    -------------------------------------------------  ---------------------------
    Total                                      4.736ns (0.798ns logic, 3.938ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_tm_valid_sync1 (SLICE_X22Y48.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PERIPH/rst_net_n_o (FF)
  Destination:          U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_tm_valid_sync1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.475ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_pllref_BUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PERIPH/rst_net_n_o to U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_tm_valid_sync1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y89.AQ      Tcko                  0.447   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
                                                       U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X31Y89.A6      net (fanout=66)       0.878   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X31Y89.A       Tilo                  0.259   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/rst_n_i_inv
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_n_i_inv1_INV_0
    SLICE_X22Y48.SR      net (fanout=469)      4.666   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/rst_n_i_inv
    SLICE_X22Y48.CLK     Trck                  0.225   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_tm_valid_sync1
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_tm_valid_sync1
    -------------------------------------------------  ---------------------------
    Total                                      6.475ns (0.931ns logic, 5.544ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_tm_valid_sync0 (SLICE_X22Y48.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PERIPH/rst_net_n_o (FF)
  Destination:          U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_tm_valid_sync0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.467ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_pllref_BUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PERIPH/rst_net_n_o to U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_tm_valid_sync0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y89.AQ      Tcko                  0.447   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
                                                       U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X31Y89.A6      net (fanout=66)       0.878   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X31Y89.A       Tilo                  0.259   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/rst_n_i_inv
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_n_i_inv1_INV_0
    SLICE_X22Y48.SR      net (fanout=469)      4.666   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/rst_n_i_inv
    SLICE_X22Y48.CLK     Trck                  0.217   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_tm_valid_sync1
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_tm_valid_sync0
    -------------------------------------------------  ---------------------------
    Total                                      6.467ns (0.923ns logic, 5.544ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ignore_xclock1 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO TIMEGRP         "clk_125m_pllref_n_i" 10 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_xm_4 (SLICE_X26Y102.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.491ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_4 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_xm_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.491ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_pllref_BUFG rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_4 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_xm_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y101.CQ     Tcko                  0.234   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray<6>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_4
    SLICE_X26Y102.AX     net (fanout=1)        0.216   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray<4>
    SLICE_X26Y102.CLK    Tckdi       (-Th)    -0.041   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_xm<6>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_xm_4
    -------------------------------------------------  ---------------------------
    Total                                      0.491ns (0.275ns logic, 0.216ns route)
                                                       (56.0% logic, 44.0% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_xm_5 (SLICE_X26Y102.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_5 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_xm_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_pllref_BUFG rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_5 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_xm_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y101.DMUX   Tshcko                0.266   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray<6>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_5
    SLICE_X26Y102.BX     net (fanout=1)        0.222   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray<5>
    SLICE_X26Y102.CLK    Tckdi       (-Th)    -0.041   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_xm<6>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_xm_5
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.307ns logic, 0.222ns route)
                                                       (58.0% logic, 42.0% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_14 (SLICE_X33Y56.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.548ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_14 (FF)
  Destination:          U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.548ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_pllref_BUFG rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_14 to U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y56.CQ      Tcko                  0.198   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc<15>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_14
    SLICE_X33Y56.D6      net (fanout=3)        0.135   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc<14>
    SLICE_X33Y56.CLK     Tah         (-Th)    -0.215   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc<14>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Mmux_cntr_utc[39]_adj_utc[39]_mux_34_OUT61
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_14
    -------------------------------------------------  ---------------------------
    Total                                      0.548ns (0.413ns logic, 0.135ns route)
                                                       (75.4% logic, 24.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_xclock2 = MAXDELAY FROM TIMEGRP 
"clk_125m_pllref_p_i" TO TIMEGRP         "clk_62m5_sys" 10 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 247 paths analyzed, 212 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.987ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_bin_4 (SLICE_X22Y96.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_power_down/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_bin_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.987ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_pllref_BUFG rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_power_down/sync2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_bin_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y78.DQ      Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_power_down/sync2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_power_down/sync2
    SLICE_X31Y92.B4      net (fanout=3)        1.439   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_power_down/sync2
    SLICE_X31Y92.BMUX    Tilo                  0.313   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_1<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rst_n_i_inv1
    SLICE_X22Y96.SR      net (fanout=9)        1.560   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rst_n_i_inv
    SLICE_X22Y96.CLK     Trck                  0.228   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_bin<5>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_bin_4
    -------------------------------------------------  ---------------------------
    Total                                      3.987ns (0.988ns logic, 2.999ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_bin_5 (SLICE_X22Y96.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_power_down/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_bin_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.976ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_pllref_BUFG rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_power_down/sync2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_bin_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y78.DQ      Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_power_down/sync2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_power_down/sync2
    SLICE_X31Y92.B4      net (fanout=3)        1.439   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_power_down/sync2
    SLICE_X31Y92.BMUX    Tilo                  0.313   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_1<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rst_n_i_inv1
    SLICE_X22Y96.SR      net (fanout=9)        1.560   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rst_n_i_inv
    SLICE_X22Y96.CLK     Trck                  0.217   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_bin<5>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_bin_5
    -------------------------------------------------  ---------------------------
    Total                                      3.976ns (0.977ns logic, 2.999ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_5 (SLICE_X15Y58.D4), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cntr_utchi_int_5 (FF)
  Destination:          U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.901ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_pllref_BUFG rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cntr_utchi_int_5 to U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y60.BQ      Tcko                  0.391   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cntr_utchi_int<7>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cntr_utchi_int_5
    SLICE_X25Y57.C4      net (fanout=1)        0.881   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cntr_utchi_int<5>
    SLICE_X25Y57.CMUX    Tilo                  0.313   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec<8>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/Mmux_rddata_reg[31]_rddata_reg[31]_mux_48_OUT342_SW0
    SLICE_X25Y57.A5      net (fanout=1)        0.744   N2174
    SLICE_X25Y57.A       Tilo                  0.259   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec<8>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/Mmux_rddata_reg[31]_rddata_reg[31]_mux_48_OUT342
    SLICE_X15Y58.D4      net (fanout=1)        0.991   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/Mmux_rddata_reg[31]_rddata_reg[31]_mux_48_OUT341
    SLICE_X15Y58.CLK     Tas                   0.322   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg<5>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/Mmux_rddata_reg[31]_rddata_reg[31]_mux_48_OUT343
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      3.901ns (1.285ns logic, 2.616ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cntr_nsec_int_5 (FF)
  Destination:          U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.910ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_pllref_BUFG rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cntr_nsec_int_5 to U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.BQ      Tcko                  0.408   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cntr_nsec_int<7>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cntr_nsec_int_5
    SLICE_X25Y57.A4      net (fanout=1)        0.930   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cntr_nsec_int<5>
    SLICE_X25Y57.A       Tilo                  0.259   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec<8>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/Mmux_rddata_reg[31]_rddata_reg[31]_mux_48_OUT342
    SLICE_X15Y58.D4      net (fanout=1)        0.991   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/Mmux_rddata_reg[31]_rddata_reg[31]_mux_48_OUT341
    SLICE_X15Y58.CLK     Tas                   0.322   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg<5>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/Mmux_rddata_reg[31]_rddata_reg[31]_mux_48_OUT343
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      2.910ns (0.989ns logic, 1.921ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cntr_utclo_int_5 (FF)
  Destination:          U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.626ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_pllref_BUFG rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cntr_utclo_int_5 to U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y55.BQ      Tcko                  0.408   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cntr_utclo_int<7>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cntr_utclo_int_5
    SLICE_X25Y57.A1      net (fanout=1)        0.646   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cntr_utclo_int<5>
    SLICE_X25Y57.A       Tilo                  0.259   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec<8>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/Mmux_rddata_reg[31]_rddata_reg[31]_mux_48_OUT342
    SLICE_X15Y58.D4      net (fanout=1)        0.991   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/Mmux_rddata_reg[31]_rddata_reg[31]_mux_48_OUT341
    SLICE_X15Y58.CLK     Tas                   0.322   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg<5>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/Mmux_rddata_reg[31]_rddata_reg[31]_mux_48_OUT343
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      2.626ns (0.989ns logic, 1.637ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ignore_xclock2 = MAXDELAY FROM TIMEGRP "clk_125m_pllref_p_i" TO TIMEGRP         "clk_62m5_sys" 10 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_11 (SLICE_X16Y76.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.448ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r_11 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.448ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125m_pllref_BUFG rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r_11 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y74.DQ      Tcko                  0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r<11>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r_11
    SLICE_X16Y76.DX      net (fanout=1)        0.202   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r<11>
    SLICE_X16Y76.CLK     Tckdi       (-Th)    -0.048   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o<11>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_11
    -------------------------------------------------  ---------------------------
    Total                                      0.448ns (0.246ns logic, 0.202ns route)
                                                       (54.9% logic, 45.1% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_9 (SLICE_X16Y76.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r_9 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.457ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125m_pllref_BUFG rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r_9 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y74.BQ      Tcko                  0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r<11>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r_9
    SLICE_X16Y76.BX      net (fanout=1)        0.211   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r<9>
    SLICE_X16Y76.CLK     Tckdi       (-Th)    -0.048   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o<11>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_9
    -------------------------------------------------  ---------------------------
    Total                                      0.457ns (0.246ns logic, 0.211ns route)
                                                       (53.8% logic, 46.2% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_27 (SLICE_X16Y75.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.506ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r_27 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.506ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125m_pllref_BUFG rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r_27 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y75.DQ      Tcko                  0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r<27>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r_27
    SLICE_X16Y75.DX      net (fanout=1)        0.260   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r<27>
    SLICE_X16Y75.CLK     Tckdi       (-Th)    -0.048   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o<27>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_27
    -------------------------------------------------  ---------------------------
    Total                                      0.506ns (0.246ns logic, 0.260ns route)
                                                       (48.6% logic, 51.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_x3 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO TIMEGRP 
"U_GTP_ch1_rx_divclk"         10 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 192 paths analyzed, 119 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.819ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_Sync_Done/d_p_d0 (SLICE_X51Y10.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PERIPH/rst_net_n_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_Sync_Done/d_p_d0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.819ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    phy_rx_rbclk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PERIPH/rst_net_n_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_Sync_Done/d_p_d0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y89.AQ      Tcko                  0.447   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
                                                       U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X31Y89.A6      net (fanout=66)       0.878   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X31Y89.A       Tilo                  0.259   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/rst_n_i_inv
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_n_i_inv1_INV_0
    SLICE_X51Y10.SR      net (fanout=469)      7.968   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/rst_n_i_inv
    SLICE_X51Y10.CLK     Trck                  0.267   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_Sync_Done/d_p_d0
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_Sync_Done/d_p_d0
    -------------------------------------------------  ---------------------------
    Total                                      9.819ns (0.973ns logic, 8.846ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_Sync_Done/in_ext (SLICE_X50Y10.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PERIPH/rst_net_n_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_Sync_Done/in_ext (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.784ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    phy_rx_rbclk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PERIPH/rst_net_n_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_Sync_Done/in_ext
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y89.AQ      Tcko                  0.447   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
                                                       U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X31Y89.A6      net (fanout=66)       0.878   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X31Y89.A       Tilo                  0.259   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/rst_n_i_inv
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_n_i_inv1_INV_0
    SLICE_X50Y10.SR      net (fanout=469)      7.968   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/rst_n_i_inv
    SLICE_X50Y10.CLK     Trck                  0.232   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_Sync_Done/in_ext
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_Sync_Done/in_ext
    -------------------------------------------------  ---------------------------
    Total                                      9.784ns (0.938ns logic, 8.846ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_Sync_Done/ready (SLICE_X50Y10.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PERIPH/rst_net_n_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_Sync_Done/ready (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.736ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    phy_rx_rbclk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PERIPH/rst_net_n_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_Sync_Done/ready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y89.AQ      Tcko                  0.447   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
                                                       U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X31Y89.A6      net (fanout=66)       0.878   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X31Y89.A       Tilo                  0.259   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/rst_n_i_inv
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_n_i_inv1_INV_0
    SLICE_X50Y10.SR      net (fanout=469)      7.968   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/rst_n_i_inv
    SLICE_X50Y10.CLK     Trck                  0.184   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_Sync_Done/in_ext
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_Sync_Done/ready
    -------------------------------------------------  ---------------------------
    Total                                      9.736ns (0.890ns logic, 8.846ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Hold Paths: ts_x3 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO TIMEGRP "U_GTP_ch1_rx_divclk"         10 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_bslide_lwb_s0 (SLICE_X5Y87.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.448ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_bslide_lwb (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_bslide_lwb_s0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.448ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    phy_rx_rbclk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_bslide_lwb to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_bslide_lwb_s0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y86.AQ       Tcko                  0.200   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_bslide_lwb
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_bslide_lwb
    SLICE_X5Y87.AX       net (fanout=1)        0.189   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_bslide_lwb
    SLICE_X5Y87.CLK      Tckdi       (-Th)    -0.059   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_bslide_lwb_s2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_bslide_lwb_s0
    -------------------------------------------------  ---------------------------
    Total                                      0.448ns (0.259ns logic, 0.189ns route)
                                                       (57.8% logic, 42.2% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_xm_0 (SLICE_X59Y27.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.471ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_0 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_xm_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.471ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    phy_rx_rbclk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_0 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_xm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y25.AQ      Tcko                  0.200   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray<2>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_0
    SLICE_X59Y27.AX      net (fanout=2)        0.212   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray<0>
    SLICE_X59Y27.CLK     Tckdi       (-Th)    -0.059   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_xm<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_xm_0
    -------------------------------------------------  ---------------------------
    Total                                      0.471ns (0.259ns logic, 0.212ns route)
                                                       (55.0% logic, 45.0% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_xm_3 (SLICE_X59Y27.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_3 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_xm_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.490ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    phy_rx_rbclk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_3 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_xm_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y27.AQ      Tcko                  0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray<4>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_3
    SLICE_X59Y27.DX      net (fanout=2)        0.233   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray<3>
    SLICE_X59Y27.CLK     Tckdi       (-Th)    -0.059   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_xm<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_xm_3
    -------------------------------------------------  ---------------------------
    Total                                      0.490ns (0.257ns logic, 0.233ns route)
                                                       (52.4% logic, 47.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_x4 = MAXDELAY FROM TIMEGRP "U_GTP_ch1_rx_divclk" TO 
TIMEGRP "clk_62m5_sys"         10 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 141 paths analyzed, 47 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.139ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/regs_towb_ep_dsr_lact_i (SLICE_X25Y95.A5), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/fifo_error (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/regs_towb_ep_dsr_lact_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.139ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/fifo_error to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/regs_towb_ep_dsr_lact_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y47.CMUX    Tshcko                0.461   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_ready
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/fifo_error
    SLICE_X57Y37.D2      net (fanout=10)       2.099   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/fifo_error
    SLICE_X57Y37.DMUX    Tilo                  0.313   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_pending<2>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/pcs_fab_o_dvalid1
    SLICE_X25Y95.A5      net (fanout=12)       5.944   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/rxpcs_fab_dvalid
    SLICE_X25Y95.CLK     Tas                   0.322   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/regs_towb_ep_dsr_lact_i
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/regs_towb_ep_dsr_lact_i_glue_set
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/regs_towb_ep_dsr_lact_i
    -------------------------------------------------  ---------------------------
    Total                                      9.139ns (1.096ns logic, 8.043ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/fifo_wr_toggle (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/regs_towb_ep_dsr_lact_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.889ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/fifo_wr_toggle to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/regs_towb_ep_dsr_lact_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y47.CQ      Tcko                  0.408   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/fifo_wr_toggle
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/fifo_wr_toggle
    SLICE_X57Y37.D5      net (fanout=39)       1.902   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/fifo_wr_toggle
    SLICE_X57Y37.DMUX    Tilo                  0.313   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_pending<2>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/pcs_fab_o_dvalid1
    SLICE_X25Y95.A5      net (fanout=12)       5.944   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/rxpcs_fab_dvalid
    SLICE_X25Y95.CLK     Tas                   0.322   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/regs_towb_ep_dsr_lact_i
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/regs_towb_ep_dsr_lact_i_glue_set
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/regs_towb_ep_dsr_lact_i
    -------------------------------------------------  ---------------------------
    Total                                      8.889ns (1.043ns logic, 7.846ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/fifo_sof (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/regs_towb_ep_dsr_lact_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.542ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/fifo_sof to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/regs_towb_ep_dsr_lact_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y53.CMUX    Tshcko                0.461   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/an_idle_cntr<1>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/fifo_sof
    SLICE_X57Y37.D4      net (fanout=15)       1.502   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/fifo_sof
    SLICE_X57Y37.DMUX    Tilo                  0.313   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_pending<2>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/pcs_fab_o_dvalid1
    SLICE_X25Y95.A5      net (fanout=12)       5.944   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/rxpcs_fab_dvalid
    SLICE_X25Y95.CLK     Tas                   0.322   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/regs_towb_ep_dsr_lact_i
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/regs_towb_ep_dsr_lact_i_glue_set
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/regs_towb_ep_dsr_lact_i
    -------------------------------------------------  ---------------------------
    Total                                      8.542ns (1.096ns logic, 7.446ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3 (SLICE_X36Y70.C1), 16 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_1 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.333ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_1 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y53.CQ      Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<0>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_1
    SLICE_X49Y53.B4      net (fanout=1)        0.971   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<1>
    SLICE_X49Y53.B       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>1
    SLICE_X49Y53.A5      net (fanout=1)        0.187   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>
    SLICE_X49Y53.A       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>2
    SLICE_X48Y69.A6      net (fanout=1)        1.319   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>1
    SLICE_X48Y69.A       Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>3
    SLICE_X36Y70.C1      net (fanout=6)        1.276   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o
    SLICE_X36Y70.CLK     Tas                   0.412   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3-In23_G
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3-In23
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.333ns (1.580ns logic, 3.753ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_0 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.266ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_0 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y53.DQ      Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<0>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_0
    SLICE_X49Y53.B1      net (fanout=1)        0.904   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<0>
    SLICE_X49Y53.B       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>1
    SLICE_X49Y53.A5      net (fanout=1)        0.187   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>
    SLICE_X49Y53.A       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>2
    SLICE_X48Y69.A6      net (fanout=1)        1.319   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>1
    SLICE_X48Y69.A       Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>3
    SLICE_X36Y70.C1      net (fanout=6)        1.276   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o
    SLICE_X36Y70.CLK     Tas                   0.412   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3-In23_G
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3-In23
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.266ns (1.580ns logic, 3.686ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_4 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.137ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_4 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y53.AQ      Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_4
    SLICE_X49Y53.B3      net (fanout=1)        0.831   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<4>
    SLICE_X49Y53.B       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>1
    SLICE_X49Y53.A5      net (fanout=1)        0.187   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>
    SLICE_X49Y53.A       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>2
    SLICE_X48Y69.A6      net (fanout=1)        1.319   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>1
    SLICE_X48Y69.A       Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>3
    SLICE_X36Y70.C1      net (fanout=6)        1.276   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o
    SLICE_X36Y70.CLK     Tas                   0.412   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3-In23_G
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3-In23
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.137ns (1.524ns logic, 3.613ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3 (SLICE_X36Y70.D5), 16 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_1 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.258ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_1 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y53.CQ      Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<0>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_1
    SLICE_X49Y53.B4      net (fanout=1)        0.971   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<1>
    SLICE_X49Y53.B       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>1
    SLICE_X49Y53.A5      net (fanout=1)        0.187   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>
    SLICE_X49Y53.A       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>2
    SLICE_X48Y69.A6      net (fanout=1)        1.319   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>1
    SLICE_X48Y69.A       Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>3
    SLICE_X36Y70.D5      net (fanout=6)        1.206   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o
    SLICE_X36Y70.CLK     Tas                   0.407   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3-In23_F
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3-In23
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.258ns (1.575ns logic, 3.683ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_0 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.191ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_0 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y53.DQ      Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<0>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_0
    SLICE_X49Y53.B1      net (fanout=1)        0.904   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<0>
    SLICE_X49Y53.B       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>1
    SLICE_X49Y53.A5      net (fanout=1)        0.187   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>
    SLICE_X49Y53.A       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>2
    SLICE_X48Y69.A6      net (fanout=1)        1.319   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>1
    SLICE_X48Y69.A       Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>3
    SLICE_X36Y70.D5      net (fanout=6)        1.206   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o
    SLICE_X36Y70.CLK     Tas                   0.407   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3-In23_F
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3-In23
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.191ns (1.575ns logic, 3.616ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_4 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.062ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_4 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y53.AQ      Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_4
    SLICE_X49Y53.B3      net (fanout=1)        0.831   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<4>
    SLICE_X49Y53.B       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>1
    SLICE_X49Y53.A5      net (fanout=1)        0.187   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>
    SLICE_X49Y53.A       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>2
    SLICE_X48Y69.A6      net (fanout=1)        1.319   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>1
    SLICE_X48Y69.A       Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>3
    SLICE_X36Y70.D5      net (fanout=6)        1.206   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o
    SLICE_X36Y70.CLK     Tas                   0.407   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3-In23_F
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3-In23
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.062ns (1.519ns logic, 3.543ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_x4 = MAXDELAY FROM TIMEGRP "U_GTP_ch1_rx_divclk" TO TIMEGRP "clk_62m5_sys"         10 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_match_buffer/Mshreg_q_o_8_0 (SLICE_X48Y17.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.344ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o_5 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_match_buffer/Mshreg_q_o_8_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.344ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o_5 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_match_buffer/Mshreg_q_o_8_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y17.BQ      Tcko                  0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o_5
    SLICE_X48Y17.DI      net (fanout=1)        0.113   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o<5>
    SLICE_X48Y17.CLK     Tdh         (-Th)    -0.033   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Gen_Status/sreg_match_class<5>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_match_buffer/Mshreg_q_o_8_0
    -------------------------------------------------  ---------------------------
    Total                                      0.344ns (0.231ns logic, 0.113ns route)
                                                       (67.2% logic, 32.8% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/wcb_gray_xm_0 (SLICE_X59Y29.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/wcb_gray_0 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/wcb_gray_xm_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.394ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/wcb_gray_0 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/wcb_gray_xm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y29.AQ      Tcko                  0.200   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/wcb_gray<5>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/wcb_gray_0
    SLICE_X59Y29.AX      net (fanout=1)        0.135   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/wcb_gray<0>
    SLICE_X59Y29.CLK     Tckdi       (-Th)    -0.059   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/wcb_gray_xm<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/wcb_gray_xm_0
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.259ns logic, 0.135ns route)
                                                       (65.7% logic, 34.3% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_match_buffer/Mshreg_q_o_5_0 (SLICE_X48Y18.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o_2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_match_buffer/Mshreg_q_o_5_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.454ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o_2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_match_buffer/Mshreg_q_o_5_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y18.CQ      Tcko                  0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o_2
    SLICE_X48Y18.CI      net (fanout=1)        0.206   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o<2>
    SLICE_X48Y18.CLK     Tdh         (-Th)    -0.050   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Gen_Status/sreg_is_hp
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_match_buffer/Mshreg_q_o_5_0
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.248ns logic, 0.206ns route)
                                                       (54.6% logic, 45.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_GTP_ch1_gtp_clkout_int_1_ = PERIOD TIMEGRP 
"U_GTP/ch1_gtp_clkout_int<1>"         125 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_GTP_ch1_gtp_clkout_int_1_ = PERIOD TIMEGRP "U_GTP/ch1_gtp_clkout_int<1>"
        125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.075ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: U_GTP/gen_with_channel1.U_Rbclk_buf_ch1/I
  Logical resource: U_GTP/gen_with_channel1.U_Rbclk_buf_ch1/I
  Location pin: BUFIO2_X4Y27.I
  Clock network: U_GTP/ch1_gtp_clkout_int<1>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ = MAXDELAY FROM TIMEGRP "skew_limit" TO TIMEGRP "FFS" 2 
ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.443ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_i_d0 (SLICE_X4Y110.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_i_d0 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.443ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_dmtd rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_i_d0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y110.AQ      Tcko                  0.391   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in
    SLICE_X4Y110.AX      net (fanout=2)        0.916   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in
    SLICE_X4Y110.CLK     Tdick                 0.136   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_i_d1
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_i_d0
    -------------------------------------------------  ---------------------------
    Total                                      1.443ns (0.527ns logic, 0.916ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_i_d0 (SLICE_X2Y107.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_i_d0 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.114ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_pllref_BUFG rising
  Destination Clock:    clk_dmtd rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_i_d0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y109.DQ      Tcko                  0.447   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in
    SLICE_X2Y107.AX      net (fanout=2)        0.581   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in
    SLICE_X2Y107.CLK     Tdick                 0.086   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_i_d1
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_i_d0
    -------------------------------------------------  ---------------------------
    Total                                      1.114ns (0.533ns logic, 0.581ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in (SLICE_X2Y109.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.088ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_pllref_BUFG rising at 0.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y109.DQ      Tcko                  0.447   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in
    SLICE_X2Y109.D5      net (fanout=2)        0.368   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in
    SLICE_X2Y109.CLK     Tas                   0.273   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in_INV_203_o1_INV_0
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in
    -------------------------------------------------  ---------------------------
    Total                                      1.088ns (0.720ns logic, 0.368ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_ = MAXDELAY FROM TIMEGRP "skew_limit" TO TIMEGRP "FFS" 2 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in (SLICE_X1Y110.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         phy_rx_rbclk rising at 8.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y110.AQ      Tcko                  0.198   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in
    SLICE_X1Y110.A6      net (fanout=2)        0.021   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in
    SLICE_X1Y110.CLK     Tah         (-Th)    -0.215   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in_INV_203_o1_INV_0
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.413ns logic, 0.021ns route)
                                                       (95.2% logic, 4.8% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in (SLICE_X7Y108.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125m_mezz rising at 8.000ns
  Destination Clock:    clk_125m_mezz rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y108.AQ      Tcko                  0.198   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in
    SLICE_X7Y108.A6      net (fanout=2)        0.023   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in
    SLICE_X7Y108.CLK     Tah         (-Th)    -0.215   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in_INV_203_o1_INV_0
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_i_d0 (SLICE_X4Y108.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.460ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_i_d0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.460ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125m_mezz rising
  Destination Clock:    clk_dmtd rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_i_d0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y108.AQ      Tcko                  0.198   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in
    SLICE_X4Y108.AX      net (fanout=2)        0.214   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in
    SLICE_X4Y108.CLK     Tckdi       (-Th)    -0.048   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_i_d1
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_i_d0
    -------------------------------------------------  ---------------------------
    Total                                      0.460ns (0.246ns logic, 0.214ns route)
                                                       (53.5% logic, 46.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RXTS = MAXDELAY FROM TIMEGRP "rx_ts_trig" TO TIMEGRP 
"FFS" 2 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.831ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync0 (SLICE_X46Y68.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync0 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.831ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_125m_pllref_BUFG falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y70.CQ      Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X47Y71.D3      net (fanout=2)        0.483   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X47Y71.D       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_trigger_a
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_trigger_a1
    SLICE_X46Y68.DX      net (fanout=2)        0.562   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_trigger_a
    SLICE_X46Y68.CLK     Tdick                 0.136   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync0
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync0
    -------------------------------------------------  ---------------------------
    Total                                      1.831ns (0.786ns logic, 1.045ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/sync0 (SLICE_X47Y69.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/sync0 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.735ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_125m_pllref_BUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/sync0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y70.CQ      Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X47Y71.D3      net (fanout=2)        0.483   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X47Y71.D       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_trigger_a
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_trigger_a1
    SLICE_X47Y69.AX      net (fanout=2)        0.539   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_trigger_a
    SLICE_X47Y69.CLK     Tdick                 0.063   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/sync1
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/sync0
    -------------------------------------------------  ---------------------------
    Total                                      1.735ns (0.713ns logic, 1.022ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o (SLICE_X47Y70.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.391ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising at 0.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y70.CQ      Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X47Y70.C1      net (fanout=2)        0.678   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X47Y70.CLK     Tas                   0.322   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o_rstpot
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    -------------------------------------------------  ---------------------------
    Total                                      1.391ns (0.713ns logic, 0.678ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_RXTS = MAXDELAY FROM TIMEGRP "rx_ts_trig" TO TIMEGRP "FFS" 2 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o (SLICE_X47Y70.C1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.704ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.704ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         phy_rx_rbclk rising at 8.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y70.CQ      Tcko                  0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X47Y70.C1      net (fanout=2)        0.291   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X47Y70.CLK     Tah         (-Th)    -0.215   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o_rstpot
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    -------------------------------------------------  ---------------------------
    Total                                      0.704ns (0.413ns logic, 0.291ns route)
                                                       (58.7% logic, 41.3% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/sync0 (SLICE_X47Y69.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.971ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/sync0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.971ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_125m_pllref_BUFG rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/sync0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y70.CQ      Tcko                  0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X47Y71.D3      net (fanout=2)        0.274   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X47Y71.D       Tilo                  0.156   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_trigger_a
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_trigger_a1
    SLICE_X47Y69.AX      net (fanout=2)        0.284   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_trigger_a
    SLICE_X47Y69.CLK     Tckdi       (-Th)    -0.059   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/sync1
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/sync0
    -------------------------------------------------  ---------------------------
    Total                                      0.971ns (0.413ns logic, 0.558ns route)
                                                       (42.5% logic, 57.5% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync0 (SLICE_X46Y68.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.973ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.973ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_125m_pllref_BUFG falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y70.CQ      Tcko                  0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X47Y71.D3      net (fanout=2)        0.274   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X47Y71.D       Tilo                  0.156   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_trigger_a
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_trigger_a1
    SLICE_X46Y68.DX      net (fanout=2)        0.297   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_trigger_a
    SLICE_X46Y68.CLK     Tckdi       (-Th)    -0.048   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync0
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync0
    -------------------------------------------------  ---------------------------
    Total                                      0.973ns (0.402ns logic, 0.571ns route)
                                                       (41.3% logic, 58.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pllout_clk_dmtd = PERIOD TIMEGRP "pllout_clk_dmtd" 
TS_clk_20m_vcxo_i /         3.125 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9425 paths analyzed, 1520 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.081ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/tag_o_2 (SLICE_X31Y100.CE), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_12 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/tag_o_2 (FF)
  Requirement:          16.000ns
  Data Path Delay:      7.886ns (Levels of Logic = 2)
  Clock Path Skew:      -1.436ns (3.534 - 4.970)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_12 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/tag_o_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y96.AQ       Tcko                  0.408   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<15>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_12
    SLICE_X0Y104.A1      net (fanout=4)        2.157   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<12>
    SLICE_X0Y104.BMUX    Topab                 0.469   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut<4>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<5>
    SLICE_X23Y104.A3     net (fanout=19)       2.864   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
    SLICE_X23Y104.A      Tilo                  0.259   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/_n0153_inv
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/_n0153_inv1
    SLICE_X31Y100.CE     net (fanout=6)        1.389   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/_n0153_inv
    SLICE_X31Y100.CLK    Tceck                 0.340   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/tag_o<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/tag_o_2
    -------------------------------------------------  ---------------------------
    Total                                      7.886ns (1.476ns logic, 6.410ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_8 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/tag_o_2 (FF)
  Requirement:          16.000ns
  Data Path Delay:      7.755ns (Levels of Logic = 3)
  Clock Path Skew:      -1.451ns (3.534 - 4.985)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_8 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/tag_o_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y95.AQ      Tcko                  0.447   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<11>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_8
    SLICE_X0Y103.C3      net (fanout=4)        1.857   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<8>
    SLICE_X0Y103.COUT    Topcyc                0.295   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut<2>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X0Y104.CIN     net (fanout=1)        0.082   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X0Y104.BMUX    Tcinb                 0.222   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<5>
    SLICE_X23Y104.A3     net (fanout=19)       2.864   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
    SLICE_X23Y104.A      Tilo                  0.259   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/_n0153_inv
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/_n0153_inv1
    SLICE_X31Y100.CE     net (fanout=6)        1.389   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/_n0153_inv
    SLICE_X31Y100.CLK    Tceck                 0.340   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/tag_o<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/tag_o_2
    -------------------------------------------------  ---------------------------
    Total                                      7.755ns (1.563ns logic, 6.192ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_11 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/tag_o_2 (FF)
  Requirement:          16.000ns
  Data Path Delay:      7.683ns (Levels of Logic = 3)
  Clock Path Skew:      -1.451ns (3.534 - 4.985)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_11 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/tag_o_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y95.DQ      Tcko                  0.447   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<11>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_11
    SLICE_X0Y103.D3      net (fanout=4)        1.820   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<11>
    SLICE_X0Y103.COUT    Topcyd                0.260   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X0Y104.CIN     net (fanout=1)        0.082   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X0Y104.BMUX    Tcinb                 0.222   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<5>
    SLICE_X23Y104.A3     net (fanout=19)       2.864   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
    SLICE_X23Y104.A      Tilo                  0.259   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/_n0153_inv
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/_n0153_inv1
    SLICE_X31Y100.CE     net (fanout=6)        1.389   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/_n0153_inv
    SLICE_X31Y100.CLK    Tceck                 0.340   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/tag_o<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/tag_o_2
    -------------------------------------------------  ---------------------------
    Total                                      7.683ns (1.528ns logic, 6.155ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/tag_o_1 (SLICE_X31Y100.CE), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_12 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/tag_o_1 (FF)
  Requirement:          16.000ns
  Data Path Delay:      7.870ns (Levels of Logic = 2)
  Clock Path Skew:      -1.436ns (3.534 - 4.970)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_12 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/tag_o_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y96.AQ       Tcko                  0.408   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<15>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_12
    SLICE_X0Y104.A1      net (fanout=4)        2.157   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<12>
    SLICE_X0Y104.BMUX    Topab                 0.469   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut<4>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<5>
    SLICE_X23Y104.A3     net (fanout=19)       2.864   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
    SLICE_X23Y104.A      Tilo                  0.259   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/_n0153_inv
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/_n0153_inv1
    SLICE_X31Y100.CE     net (fanout=6)        1.389   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/_n0153_inv
    SLICE_X31Y100.CLK    Tceck                 0.324   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/tag_o<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/tag_o_1
    -------------------------------------------------  ---------------------------
    Total                                      7.870ns (1.460ns logic, 6.410ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_8 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/tag_o_1 (FF)
  Requirement:          16.000ns
  Data Path Delay:      7.739ns (Levels of Logic = 3)
  Clock Path Skew:      -1.451ns (3.534 - 4.985)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_8 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/tag_o_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y95.AQ      Tcko                  0.447   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<11>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_8
    SLICE_X0Y103.C3      net (fanout=4)        1.857   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<8>
    SLICE_X0Y103.COUT    Topcyc                0.295   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut<2>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X0Y104.CIN     net (fanout=1)        0.082   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X0Y104.BMUX    Tcinb                 0.222   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<5>
    SLICE_X23Y104.A3     net (fanout=19)       2.864   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
    SLICE_X23Y104.A      Tilo                  0.259   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/_n0153_inv
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/_n0153_inv1
    SLICE_X31Y100.CE     net (fanout=6)        1.389   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/_n0153_inv
    SLICE_X31Y100.CLK    Tceck                 0.324   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/tag_o<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/tag_o_1
    -------------------------------------------------  ---------------------------
    Total                                      7.739ns (1.547ns logic, 6.192ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_11 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/tag_o_1 (FF)
  Requirement:          16.000ns
  Data Path Delay:      7.667ns (Levels of Logic = 3)
  Clock Path Skew:      -1.451ns (3.534 - 4.985)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_11 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/tag_o_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y95.DQ      Tcko                  0.447   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<11>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_11
    SLICE_X0Y103.D3      net (fanout=4)        1.820   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<11>
    SLICE_X0Y103.COUT    Topcyd                0.260   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X0Y104.CIN     net (fanout=1)        0.082   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X0Y104.BMUX    Tcinb                 0.222   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<5>
    SLICE_X23Y104.A3     net (fanout=19)       2.864   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
    SLICE_X23Y104.A      Tilo                  0.259   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/_n0153_inv
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/_n0153_inv1
    SLICE_X31Y100.CE     net (fanout=6)        1.389   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/_n0153_inv
    SLICE_X31Y100.CLK    Tceck                 0.324   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/tag_o<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/tag_o_1
    -------------------------------------------------  ---------------------------
    Total                                      7.667ns (1.512ns logic, 6.155ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/tag_o_3 (SLICE_X31Y100.CE), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_12 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/tag_o_3 (FF)
  Requirement:          16.000ns
  Data Path Delay:      7.862ns (Levels of Logic = 2)
  Clock Path Skew:      -1.436ns (3.534 - 4.970)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_12 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/tag_o_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y96.AQ       Tcko                  0.408   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<15>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_12
    SLICE_X0Y104.A1      net (fanout=4)        2.157   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<12>
    SLICE_X0Y104.BMUX    Topab                 0.469   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut<4>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<5>
    SLICE_X23Y104.A3     net (fanout=19)       2.864   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
    SLICE_X23Y104.A      Tilo                  0.259   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/_n0153_inv
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/_n0153_inv1
    SLICE_X31Y100.CE     net (fanout=6)        1.389   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/_n0153_inv
    SLICE_X31Y100.CLK    Tceck                 0.316   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/tag_o<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/tag_o_3
    -------------------------------------------------  ---------------------------
    Total                                      7.862ns (1.452ns logic, 6.410ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_8 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/tag_o_3 (FF)
  Requirement:          16.000ns
  Data Path Delay:      7.731ns (Levels of Logic = 3)
  Clock Path Skew:      -1.451ns (3.534 - 4.985)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_8 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/tag_o_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y95.AQ      Tcko                  0.447   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<11>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_8
    SLICE_X0Y103.C3      net (fanout=4)        1.857   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<8>
    SLICE_X0Y103.COUT    Topcyc                0.295   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut<2>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X0Y104.CIN     net (fanout=1)        0.082   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X0Y104.BMUX    Tcinb                 0.222   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<5>
    SLICE_X23Y104.A3     net (fanout=19)       2.864   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
    SLICE_X23Y104.A      Tilo                  0.259   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/_n0153_inv
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/_n0153_inv1
    SLICE_X31Y100.CE     net (fanout=6)        1.389   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/_n0153_inv
    SLICE_X31Y100.CLK    Tceck                 0.316   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/tag_o<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/tag_o_3
    -------------------------------------------------  ---------------------------
    Total                                      7.731ns (1.539ns logic, 6.192ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_11 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/tag_o_3 (FF)
  Requirement:          16.000ns
  Data Path Delay:      7.659ns (Levels of Logic = 3)
  Clock Path Skew:      -1.451ns (3.534 - 4.985)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_11 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/tag_o_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y95.DQ      Tcko                  0.447   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<11>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_11
    SLICE_X0Y103.D3      net (fanout=4)        1.820   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<11>
    SLICE_X0Y103.COUT    Topcyd                0.260   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X0Y104.CIN     net (fanout=1)        0.082   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X0Y104.BMUX    Tcinb                 0.222   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<5>
    SLICE_X23Y104.A3     net (fanout=19)       2.864   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
    SLICE_X23Y104.A      Tilo                  0.259   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/_n0153_inv
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/_n0153_inv1
    SLICE_X31Y100.CE     net (fanout=6)        1.389   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/_n0153_inv
    SLICE_X31Y100.CLK    Tceck                 0.316   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/tag_o<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/tag_o_3
    -------------------------------------------------  ---------------------------
    Total                                      7.659ns (1.504ns logic, 6.155ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pllout_clk_dmtd = PERIOD TIMEGRP "pllout_clk_dmtd" TS_clk_20m_vcxo_i /
        3.125 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Start_Pulse/d_in2out_0 (SLICE_X9Y102.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Start_Pulse/in_ext (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Start_Pulse/d_in2out_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.655ns (Levels of Logic = 0)
  Clock Path Skew:      -0.118ns (2.184 - 2.302)
  Source Clock:         clk_62m5_sys rising at 16.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Start_Pulse/in_ext to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Start_Pulse/d_in2out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y103.DQ      Tcko                  0.200   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Start_Pulse/in_ext
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Start_Pulse/in_ext
    SLICE_X9Y102.AX      net (fanout=3)        0.396   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Start_Pulse/in_ext
    SLICE_X9Y102.CLK     Tckdi       (-Th)    -0.059   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Start_Pulse/q_p_o
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Start_Pulse/d_in2out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.655ns (0.259ns logic, 0.396ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_in2out_0 (SLICE_X7Y105.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.209ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/in_ext (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_in2out_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.842ns (Levels of Logic = 0)
  Clock Path Skew:      -0.126ns (2.184 - 2.310)
  Source Clock:         clk_62m5_sys rising at 16.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/in_ext to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_in2out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y100.BQ      Tcko                  0.198   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_p_d0
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/in_ext
    SLICE_X7Y105.AX      net (fanout=3)        0.585   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/in_ext
    SLICE_X7Y105.CLK     Tckdi       (-Th)    -0.059   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_in2out<2>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_in2out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.842ns (0.257ns logic, 0.585ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_8 (SLICE_X37Y96.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_int_8 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.394ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clk_dmtd rising at 16.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_int_8 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y96.AQ      Tcko                  0.200   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_int<11>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_int_8
    SLICE_X37Y96.AX      net (fanout=2)        0.135   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_int<8>
    SLICE_X37Y96.CLK     Tckdi       (-Th)    -0.059   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o<11>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_8
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.259ns logic, 0.135ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pllout_clk_dmtd = PERIOD TIMEGRP "pllout_clk_dmtd" TS_clk_20m_vcxo_i /
        3.125 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.270ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: cmp_clk_dmtd_buf/I0
  Logical resource: cmp_clk_dmtd_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: pllout_clk_dmtd
--------------------------------------------------------------------------------
Slack: 15.000ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/sync2/CLK
  Logical resource: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/Mshreg_sync2/CLK
  Location pin: SLICE_X10Y106.CLK
  Clock network: clk_dmtd
--------------------------------------------------------------------------------
Slack: 15.570ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/free_cntr<3>/CLK
  Logical resource: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/free_cntr_0/CK
  Location pin: SLICE_X20Y87.CLK
  Clock network: clk_dmtd
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pllout_clk_sys = PERIOD TIMEGRP "pllout_clk_sys" 
TS_clk_20m_vcxo_i / 3.125         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1673168 paths analyzed, 25653 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.800ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o_0 (SLICE_X12Y75.CE), 29 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_ecr_tx_en_int (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      14.650ns (Levels of Logic = 4)
  Clock Path Skew:      -0.036ns (0.594 - 0.630)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_ecr_tx_en_int to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y50.AQ      Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_ecr_tx_en_int
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_ecr_tx_en_int
    SLICE_X31Y91.D6      net (fanout=5)        4.262   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_ecr_tx_en_int
    SLICE_X31Y91.D       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/snk_out_ack
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/state_FSM_FFd2-In131
    SLICE_X33Y95.C5      net (fanout=9)        0.855   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/snk_valid
    SLICE_X33Y95.C       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/_n1001_inv
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/regs_i_ecr_tx_en_o_error_p1_OR_275_o1
    SLICE_X41Y72.D5      net (fanout=13)       2.514   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/regs_i_ecr_tx_en_o_error_p1_OR_275_o
    SLICE_X41Y72.D       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/abort_now
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/abort_now1
    SLICE_X32Y87.A1      net (fanout=6)        2.467   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/abort_now
    SLICE_X32Y87.A       Tilo                  0.205   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/_n0565_inv
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/_n0565_inv
    SLICE_X12Y75.CE      net (fanout=15)       2.844   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/_n0565_inv
    SLICE_X12Y75.CLK     Tceck                 0.335   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o_0
    -------------------------------------------------  ---------------------------
    Total                                     14.650ns (1.708ns logic, 12.942ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_ecr_tx_en_int (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      14.061ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (0.594 - 0.630)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_ecr_tx_en_int to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y50.AQ      Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_ecr_tx_en_int
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_ecr_tx_en_int
    SLICE_X33Y95.C3      net (fanout=5)        4.787   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_ecr_tx_en_int
    SLICE_X33Y95.C       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/_n1001_inv
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/regs_i_ecr_tx_en_o_error_p1_OR_275_o1
    SLICE_X41Y72.D5      net (fanout=13)       2.514   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/regs_i_ecr_tx_en_o_error_p1_OR_275_o
    SLICE_X41Y72.D       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/abort_now
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/abort_now1
    SLICE_X32Y87.A1      net (fanout=6)        2.467   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/abort_now
    SLICE_X32Y87.A       Tilo                  0.205   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/_n0565_inv
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/_n0565_inv
    SLICE_X12Y75.CE      net (fanout=15)       2.844   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/_n0565_inv
    SLICE_X12Y75.CLK     Tceck                 0.335   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o_0
    -------------------------------------------------  ---------------------------
    Total                                     14.061ns (1.449ns logic, 12.612ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_WBP_Mux/mux (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      12.945ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.502 - 0.508)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_WBP_Mux/mux to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y81.CMUX    Tshcko                0.455   rst_sys_n
                                                       U_WR_CORE/WRPC/U_WBP_Mux/mux
    SLICE_X31Y93.A5      net (fanout=17)       1.713   U_WR_CORE/WRPC/U_WBP_Mux/mux
    SLICE_X31Y93.A       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/snk_cyc_d0
                                                       U_WR_CORE/WRPC/U_WBP_Mux/Mmux_ep_src_o_cyc11
    SLICE_X31Y91.D3      net (fanout=5)        0.521   U_WR_CORE/WRPC/ep_snk_in_cyc
    SLICE_X31Y91.D       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/snk_out_ack
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/state_FSM_FFd2-In131
    SLICE_X33Y95.C5      net (fanout=9)        0.855   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/snk_valid
    SLICE_X33Y95.C       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/_n1001_inv
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/regs_i_ecr_tx_en_o_error_p1_OR_275_o1
    SLICE_X41Y72.D5      net (fanout=13)       2.514   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/regs_i_ecr_tx_en_o_error_p1_OR_275_o
    SLICE_X41Y72.D       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/abort_now
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/abort_now1
    SLICE_X32Y87.A1      net (fanout=6)        2.467   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/abort_now
    SLICE_X32Y87.A       Tilo                  0.205   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/_n0565_inv
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/_n0565_inv
    SLICE_X12Y75.CE      net (fanout=15)       2.844   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/_n0565_inv
    SLICE_X12Y75.CLK     Tceck                 0.335   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o_0
    -------------------------------------------------  ---------------------------
    Total                                     12.945ns (2.031ns logic, 10.914ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o_3 (SLICE_X12Y75.CE), 29 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_ecr_tx_en_int (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o_3 (FF)
  Requirement:          16.000ns
  Data Path Delay:      14.630ns (Levels of Logic = 4)
  Clock Path Skew:      -0.036ns (0.594 - 0.630)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_ecr_tx_en_int to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y50.AQ      Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_ecr_tx_en_int
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_ecr_tx_en_int
    SLICE_X31Y91.D6      net (fanout=5)        4.262   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_ecr_tx_en_int
    SLICE_X31Y91.D       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/snk_out_ack
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/state_FSM_FFd2-In131
    SLICE_X33Y95.C5      net (fanout=9)        0.855   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/snk_valid
    SLICE_X33Y95.C       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/_n1001_inv
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/regs_i_ecr_tx_en_o_error_p1_OR_275_o1
    SLICE_X41Y72.D5      net (fanout=13)       2.514   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/regs_i_ecr_tx_en_o_error_p1_OR_275_o
    SLICE_X41Y72.D       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/abort_now
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/abort_now1
    SLICE_X32Y87.A1      net (fanout=6)        2.467   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/abort_now
    SLICE_X32Y87.A       Tilo                  0.205   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/_n0565_inv
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/_n0565_inv
    SLICE_X12Y75.CE      net (fanout=15)       2.844   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/_n0565_inv
    SLICE_X12Y75.CLK     Tceck                 0.315   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o_3
    -------------------------------------------------  ---------------------------
    Total                                     14.630ns (1.688ns logic, 12.942ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_ecr_tx_en_int (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o_3 (FF)
  Requirement:          16.000ns
  Data Path Delay:      14.041ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (0.594 - 0.630)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_ecr_tx_en_int to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y50.AQ      Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_ecr_tx_en_int
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_ecr_tx_en_int
    SLICE_X33Y95.C3      net (fanout=5)        4.787   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_ecr_tx_en_int
    SLICE_X33Y95.C       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/_n1001_inv
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/regs_i_ecr_tx_en_o_error_p1_OR_275_o1
    SLICE_X41Y72.D5      net (fanout=13)       2.514   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/regs_i_ecr_tx_en_o_error_p1_OR_275_o
    SLICE_X41Y72.D       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/abort_now
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/abort_now1
    SLICE_X32Y87.A1      net (fanout=6)        2.467   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/abort_now
    SLICE_X32Y87.A       Tilo                  0.205   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/_n0565_inv
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/_n0565_inv
    SLICE_X12Y75.CE      net (fanout=15)       2.844   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/_n0565_inv
    SLICE_X12Y75.CLK     Tceck                 0.315   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o_3
    -------------------------------------------------  ---------------------------
    Total                                     14.041ns (1.429ns logic, 12.612ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_WBP_Mux/mux (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o_3 (FF)
  Requirement:          16.000ns
  Data Path Delay:      12.925ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.502 - 0.508)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_WBP_Mux/mux to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y81.CMUX    Tshcko                0.455   rst_sys_n
                                                       U_WR_CORE/WRPC/U_WBP_Mux/mux
    SLICE_X31Y93.A5      net (fanout=17)       1.713   U_WR_CORE/WRPC/U_WBP_Mux/mux
    SLICE_X31Y93.A       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/snk_cyc_d0
                                                       U_WR_CORE/WRPC/U_WBP_Mux/Mmux_ep_src_o_cyc11
    SLICE_X31Y91.D3      net (fanout=5)        0.521   U_WR_CORE/WRPC/ep_snk_in_cyc
    SLICE_X31Y91.D       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/snk_out_ack
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/state_FSM_FFd2-In131
    SLICE_X33Y95.C5      net (fanout=9)        0.855   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/snk_valid
    SLICE_X33Y95.C       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/_n1001_inv
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/regs_i_ecr_tx_en_o_error_p1_OR_275_o1
    SLICE_X41Y72.D5      net (fanout=13)       2.514   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/regs_i_ecr_tx_en_o_error_p1_OR_275_o
    SLICE_X41Y72.D       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/abort_now
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/abort_now1
    SLICE_X32Y87.A1      net (fanout=6)        2.467   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/abort_now
    SLICE_X32Y87.A       Tilo                  0.205   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/_n0565_inv
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/_n0565_inv
    SLICE_X12Y75.CE      net (fanout=15)       2.844   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/_n0565_inv
    SLICE_X12Y75.CLK     Tceck                 0.315   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o_3
    -------------------------------------------------  ---------------------------
    Total                                     12.925ns (2.011ns logic, 10.914ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o_2 (SLICE_X12Y75.CE), 29 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_ecr_tx_en_int (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o_2 (FF)
  Requirement:          16.000ns
  Data Path Delay:      14.629ns (Levels of Logic = 4)
  Clock Path Skew:      -0.036ns (0.594 - 0.630)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_ecr_tx_en_int to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y50.AQ      Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_ecr_tx_en_int
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_ecr_tx_en_int
    SLICE_X31Y91.D6      net (fanout=5)        4.262   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_ecr_tx_en_int
    SLICE_X31Y91.D       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/snk_out_ack
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/state_FSM_FFd2-In131
    SLICE_X33Y95.C5      net (fanout=9)        0.855   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/snk_valid
    SLICE_X33Y95.C       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/_n1001_inv
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/regs_i_ecr_tx_en_o_error_p1_OR_275_o1
    SLICE_X41Y72.D5      net (fanout=13)       2.514   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/regs_i_ecr_tx_en_o_error_p1_OR_275_o
    SLICE_X41Y72.D       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/abort_now
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/abort_now1
    SLICE_X32Y87.A1      net (fanout=6)        2.467   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/abort_now
    SLICE_X32Y87.A       Tilo                  0.205   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/_n0565_inv
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/_n0565_inv
    SLICE_X12Y75.CE      net (fanout=15)       2.844   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/_n0565_inv
    SLICE_X12Y75.CLK     Tceck                 0.314   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o_2
    -------------------------------------------------  ---------------------------
    Total                                     14.629ns (1.687ns logic, 12.942ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_ecr_tx_en_int (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o_2 (FF)
  Requirement:          16.000ns
  Data Path Delay:      14.040ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (0.594 - 0.630)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_ecr_tx_en_int to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y50.AQ      Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_ecr_tx_en_int
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_ecr_tx_en_int
    SLICE_X33Y95.C3      net (fanout=5)        4.787   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_ecr_tx_en_int
    SLICE_X33Y95.C       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/_n1001_inv
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/regs_i_ecr_tx_en_o_error_p1_OR_275_o1
    SLICE_X41Y72.D5      net (fanout=13)       2.514   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/regs_i_ecr_tx_en_o_error_p1_OR_275_o
    SLICE_X41Y72.D       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/abort_now
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/abort_now1
    SLICE_X32Y87.A1      net (fanout=6)        2.467   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/abort_now
    SLICE_X32Y87.A       Tilo                  0.205   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/_n0565_inv
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/_n0565_inv
    SLICE_X12Y75.CE      net (fanout=15)       2.844   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/_n0565_inv
    SLICE_X12Y75.CLK     Tceck                 0.314   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o_2
    -------------------------------------------------  ---------------------------
    Total                                     14.040ns (1.428ns logic, 12.612ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_WBP_Mux/mux (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o_2 (FF)
  Requirement:          16.000ns
  Data Path Delay:      12.924ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.502 - 0.508)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_WBP_Mux/mux to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y81.CMUX    Tshcko                0.455   rst_sys_n
                                                       U_WR_CORE/WRPC/U_WBP_Mux/mux
    SLICE_X31Y93.A5      net (fanout=17)       1.713   U_WR_CORE/WRPC/U_WBP_Mux/mux
    SLICE_X31Y93.A       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/snk_cyc_d0
                                                       U_WR_CORE/WRPC/U_WBP_Mux/Mmux_ep_src_o_cyc11
    SLICE_X31Y91.D3      net (fanout=5)        0.521   U_WR_CORE/WRPC/ep_snk_in_cyc
    SLICE_X31Y91.D       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/snk_out_ack
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/state_FSM_FFd2-In131
    SLICE_X33Y95.C5      net (fanout=9)        0.855   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/snk_valid
    SLICE_X33Y95.C       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/_n1001_inv
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/regs_i_ecr_tx_en_o_error_p1_OR_275_o1
    SLICE_X41Y72.D5      net (fanout=13)       2.514   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/regs_i_ecr_tx_en_o_error_p1_OR_275_o
    SLICE_X41Y72.D       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/abort_now
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/abort_now1
    SLICE_X32Y87.A1      net (fanout=6)        2.467   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/abort_now
    SLICE_X32Y87.A       Tilo                  0.205   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/_n0565_inv
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/_n0565_inv
    SLICE_X12Y75.CE      net (fanout=15)       2.844   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/_n0565_inv
    SLICE_X12Y75.CLK     Tceck                 0.314   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o_2
    -------------------------------------------------  ---------------------------
    Total                                     12.924ns (2.010ns logic, 10.914ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pllout_clk_sys = PERIOD TIMEGRP "pllout_clk_sys" TS_clk_20m_vcxo_i / 3.125
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_out2in_2 (SLICE_X4Y102.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_out2in_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.223ns (Levels of Logic = 1)
  Clock Path Skew:      1.425ns (4.961 - 3.536)
  Source Clock:         clk_dmtd rising at 16.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Minimum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/sync2 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_out2in_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y106.AQ     Tcko                  0.421   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/sync2
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/sync2
    SLICE_X10Y105.D5     net (fanout=10)       0.359   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/sync2
    SLICE_X10Y105.D      Tilo                  0.191   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Resync_Pulse/rst_n_i_inv
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Resync_Pulse/rst_n_i_inv1_INV_0
    SLICE_X4Y102.SR      net (fanout=15)       1.082   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Resync_Pulse/rst_n_i_inv
    SLICE_X4Y102.CLK     Tremck      (-Th)    -0.170   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_out2in<2>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_out2in_2
    -------------------------------------------------  ---------------------------
    Total                                      2.223ns (0.782ns logic, 1.441ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_out2in_1 (SLICE_X4Y102.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.052ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_out2in_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.236ns (Levels of Logic = 1)
  Clock Path Skew:      1.425ns (4.961 - 3.536)
  Source Clock:         clk_dmtd rising at 16.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Minimum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/sync2 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_out2in_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y106.AQ     Tcko                  0.421   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/sync2
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/sync2
    SLICE_X10Y105.D5     net (fanout=10)       0.359   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/sync2
    SLICE_X10Y105.D      Tilo                  0.191   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Resync_Pulse/rst_n_i_inv
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Resync_Pulse/rst_n_i_inv1_INV_0
    SLICE_X4Y102.SR      net (fanout=15)       1.082   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Resync_Pulse/rst_n_i_inv
    SLICE_X4Y102.CLK     Tremck      (-Th)    -0.183   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_out2in<2>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_out2in_1
    -------------------------------------------------  ---------------------------
    Total                                      2.236ns (0.795ns logic, 1.441ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_out2in_2 (SLICE_X4Y103.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.052ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_out2in_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.234ns (Levels of Logic = 1)
  Clock Path Skew:      1.423ns (4.959 - 3.536)
  Source Clock:         clk_dmtd rising at 16.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Minimum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/sync2 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_out2in_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y106.AQ     Tcko                  0.421   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/sync2
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/sync2
    SLICE_X10Y105.D5     net (fanout=10)       0.359   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/sync2
    SLICE_X10Y105.D      Tilo                  0.191   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Resync_Pulse/rst_n_i_inv
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Resync_Pulse/rst_n_i_inv1_INV_0
    SLICE_X4Y103.SR      net (fanout=15)       1.093   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Resync_Pulse/rst_n_i_inv
    SLICE_X4Y103.CLK     Tremck      (-Th)    -0.170   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_out2in<2>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_out2in_2
    -------------------------------------------------  ---------------------------
    Total                                      2.234ns (0.782ns logic, 1.452ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pllout_clk_sys = PERIOD TIMEGRP "pllout_clk_sys" TS_clk_20m_vcxo_i / 3.125
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.876ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram1/CLKAWRCLK
  Logical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram1/CLKAWRCLK
  Location pin: RAMB8_X3Y20.CLKAWRCLK
  Clock network: clk_62m5_sys
--------------------------------------------------------------------------------
Slack: 12.876ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram2/CLKAWRCLK
  Logical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram2/CLKAWRCLK
  Location pin: RAMB8_X3Y23.CLKAWRCLK
  Clock network: clk_62m5_sys
--------------------------------------------------------------------------------
Slack: 12.876ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram/CLKA
  Logical resource: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram/CLKA
  Location pin: RAMB16_X3Y16.CLKA
  Clock network: clk_62m5_sys
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk = PERIOD TIMEGRP     
    "cmp_gn4124_core_cmp_clk_in_buf_P_clk" TS_p2l_clk_p_i HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_buf_P_clk" TS_p2l_clk_p_i HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.575ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: cmp_gn4124_core/cmp_clk_in/rx_pllout_xs_int
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 = PERIOD TIMEGRP   
      "cmp_gn4124_core_cmp_clk_in_buf_P_clk_0" TS_p2l_clk_n_i HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_buf_P_clk_0" TS_p2l_clk_n_i HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.575ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: cmp_gn4124_core/cmp_clk_in/rx_pllout_xs_int
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_1 = PERIOD TIMEGRP   
      "cmp_gn4124_core_cmp_clk_in_buf_P_clk_1"         
TS_cmp_gn4124_core_cmp_clk_in_P_clk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_1 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_buf_P_clk_1"
        TS_cmp_gn4124_core_cmp_clk_in_P_clk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.575ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: cmp_gn4124_core/cmp_clk_in/rx_pllout_xs_int
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_GTP_ch1_rx_divclk = PERIOD TIMEGRP 
"U_GTP_ch1_rx_divclk"         TS_U_GTP_ch1_gtp_clkout_int_1_ HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 20096 paths analyzed, 1911 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.831ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_SYNC_DET/state_FSM_FFd4 (SLICE_X56Y80.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_rx_reset/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_SYNC_DET/state_FSM_FFd4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.742ns (Levels of Logic = 1)
  Clock Path Skew:      -0.054ns (0.552 - 0.606)
  Source Clock:         phy_rx_rbclk rising at 0.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_rx_reset/sync2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_SYNC_DET/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y62.CQ      Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_rx_reset/sync2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_rx_reset/sync2
    SLICE_X57Y53.A3      net (fanout=7)        2.234   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_rx_reset/sync2
    SLICE_X57Y53.A       Tilo                  0.259   N103
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/reset_synced_rxclk_mdio_mcr_pdown_synced_OR_224_o1
    SLICE_X56Y80.SR      net (fanout=23)       4.360   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_SYNC_DET/en_i_0
    SLICE_X56Y80.CLK     Tsrck                 0.442   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_SYNC_DET/state_FSM_FFd3
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_SYNC_DET/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.742ns (1.148ns logic, 6.594ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_power_down/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_SYNC_DET/state_FSM_FFd4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.287ns (Levels of Logic = 1)
  Clock Path Skew:      -0.054ns (0.552 - 0.606)
  Source Clock:         phy_rx_rbclk rising at 0.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_power_down/sync2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_SYNC_DET/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y62.BQ      Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_rx_reset/sync2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_power_down/sync2
    SLICE_X57Y53.A4      net (fanout=9)        1.779   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_power_down/sync2
    SLICE_X57Y53.A       Tilo                  0.259   N103
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/reset_synced_rxclk_mdio_mcr_pdown_synced_OR_224_o1
    SLICE_X56Y80.SR      net (fanout=23)       4.360   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_SYNC_DET/en_i_0
    SLICE_X56Y80.CLK     Tsrck                 0.442   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_SYNC_DET/state_FSM_FFd3
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_SYNC_DET/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.287ns (1.148ns logic, 6.139ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_SYNC_DET/state_FSM_FFd3 (SLICE_X56Y80.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_rx_reset/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_SYNC_DET/state_FSM_FFd3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.731ns (Levels of Logic = 1)
  Clock Path Skew:      -0.054ns (0.552 - 0.606)
  Source Clock:         phy_rx_rbclk rising at 0.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_rx_reset/sync2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_SYNC_DET/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y62.CQ      Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_rx_reset/sync2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_rx_reset/sync2
    SLICE_X57Y53.A3      net (fanout=7)        2.234   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_rx_reset/sync2
    SLICE_X57Y53.A       Tilo                  0.259   N103
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/reset_synced_rxclk_mdio_mcr_pdown_synced_OR_224_o1
    SLICE_X56Y80.SR      net (fanout=23)       4.360   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_SYNC_DET/en_i_0
    SLICE_X56Y80.CLK     Tsrck                 0.431   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_SYNC_DET/state_FSM_FFd3
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_SYNC_DET/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      7.731ns (1.137ns logic, 6.594ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_power_down/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_SYNC_DET/state_FSM_FFd3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.276ns (Levels of Logic = 1)
  Clock Path Skew:      -0.054ns (0.552 - 0.606)
  Source Clock:         phy_rx_rbclk rising at 0.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_power_down/sync2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_SYNC_DET/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y62.BQ      Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_rx_reset/sync2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_power_down/sync2
    SLICE_X57Y53.A4      net (fanout=9)        1.779   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_power_down/sync2
    SLICE_X57Y53.A       Tilo                  0.259   N103
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/reset_synced_rxclk_mdio_mcr_pdown_synced_OR_224_o1
    SLICE_X56Y80.SR      net (fanout=23)       4.360   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_SYNC_DET/en_i_0
    SLICE_X56Y80.CLK     Tsrck                 0.431   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_SYNC_DET/state_FSM_FFd3
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_SYNC_DET/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      7.276ns (1.137ns logic, 6.139ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/d_is_extend (SLICE_X57Y55.C4), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_GTP/ch1_rx_data_o_4 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/d_is_extend (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.657ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.565 - 0.571)
  Source Clock:         phy_rx_rbclk rising at 0.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_GTP/ch1_rx_data_o_4 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/d_is_extend
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y104.CQ     Tcko                  0.447   U_GTP/ch1_rx_data_o<6>
                                                       U_GTP/ch1_rx_data_o_4
    SLICE_X57Y63.A3      net (fanout=10)       5.287   U_GTP/ch1_rx_data_o<4>
    SLICE_X57Y63.A       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/d_is_epd
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/PWR_78_o_phy_rx_k_i_AND_203_o11
    SLICE_X57Y55.C4      net (fanout=2)        1.342   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/PWR_78_o_phy_rx_k_i_AND_203_o1
    SLICE_X57Y55.CLK     Tas                   0.322   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/d_is_preamble_char
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/Mmux_GND_109_o_PWR_78_o_MUX_875_o11
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/d_is_extend
    -------------------------------------------------  ---------------------------
    Total                                      7.657ns (1.028ns logic, 6.629ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_GTP/ch1_rx_data_o_5 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/d_is_extend (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.669ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.565 - 0.571)
  Source Clock:         phy_rx_rbclk rising at 0.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_GTP/ch1_rx_data_o_5 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/d_is_extend
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y104.CMUX   Tshcko                0.488   U_GTP/ch1_rx_data_o<6>
                                                       U_GTP/ch1_rx_data_o_5
    SLICE_X57Y63.A2      net (fanout=8)        4.258   U_GTP/ch1_rx_data_o<5>
    SLICE_X57Y63.A       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/d_is_epd
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/PWR_78_o_phy_rx_k_i_AND_203_o11
    SLICE_X57Y55.C4      net (fanout=2)        1.342   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/PWR_78_o_phy_rx_k_i_AND_203_o1
    SLICE_X57Y55.CLK     Tas                   0.322   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/d_is_preamble_char
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/Mmux_GND_109_o_PWR_78_o_MUX_875_o11
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/d_is_extend
    -------------------------------------------------  ---------------------------
    Total                                      6.669ns (1.069ns logic, 5.600ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_GTP/ch1_rx_data_o_6 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/d_is_extend (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.624ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.565 - 0.571)
  Source Clock:         phy_rx_rbclk rising at 0.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_GTP/ch1_rx_data_o_6 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/d_is_extend
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y104.DQ     Tcko                  0.447   U_GTP/ch1_rx_data_o<6>
                                                       U_GTP/ch1_rx_data_o_6
    SLICE_X57Y63.A5      net (fanout=7)        4.254   U_GTP/ch1_rx_data_o<6>
    SLICE_X57Y63.A       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/d_is_epd
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/PWR_78_o_phy_rx_k_i_AND_203_o11
    SLICE_X57Y55.C4      net (fanout=2)        1.342   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/PWR_78_o_phy_rx_k_i_AND_203_o1
    SLICE_X57Y55.CLK     Tas                   0.322   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/d_is_preamble_char
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/Mmux_GND_109_o_PWR_78_o_MUX_875_o11
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/d_is_extend
    -------------------------------------------------  ---------------------------
    Total                                      6.624ns (1.028ns logic, 5.596ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U_GTP_ch1_rx_divclk = PERIOD TIMEGRP "U_GTP_ch1_rx_divclk"
        TS_U_GTP_ch1_gtp_clkout_int_1_ HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_GTP/gen_with_channel1.U_sync_oen_ch1/Mshreg_sync2 (SLICE_X38Y102.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.322ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_GTP/gen_with_channel1.U_sync_oen_ch1/sync0 (FF)
  Destination:          U_GTP/gen_with_channel1.U_sync_oen_ch1/Mshreg_sync2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.322ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising at 8.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_GTP/gen_with_channel1.U_sync_oen_ch1/sync0 to U_GTP/gen_with_channel1.U_sync_oen_ch1/Mshreg_sync2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y102.AQ     Tcko                  0.234   U_GTP/gen_with_channel1.U_sync_oen_ch1/sync2
                                                       U_GTP/gen_with_channel1.U_sync_oen_ch1/sync0
    SLICE_X38Y102.BI     net (fanout=1)        0.059   U_GTP/gen_with_channel1.U_sync_oen_ch1/sync0
    SLICE_X38Y102.CLK    Tdh         (-Th)    -0.029   U_GTP/gen_with_channel1.U_sync_oen_ch1/sync2
                                                       U_GTP/gen_with_channel1.U_sync_oen_ch1/Mshreg_sync2
    -------------------------------------------------  ---------------------------
    Total                                      0.322ns (0.263ns logic, 0.059ns route)
                                                       (81.7% logic, 18.3% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_23 (SLICE_X48Y12.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.362ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/stage2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.361ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.041 - 0.042)
  Source Clock:         phy_rx_rbclk rising at 8.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/stage2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y15.AQ      Tcko                  0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/stage2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/stage2
    SLICE_X48Y12.CE      net (fanout=19)       0.271   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/stage2
    SLICE_X48Y12.CLK     Tckce       (-Th)     0.108   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<23>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_23
    -------------------------------------------------  ---------------------------
    Total                                      0.361ns (0.090ns logic, 0.271ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_7 (SLICE_X48Y12.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.366ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/stage2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.365ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.041 - 0.042)
  Source Clock:         phy_rx_rbclk rising at 8.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/stage2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y15.AQ      Tcko                  0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/stage2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/stage2
    SLICE_X48Y12.CE      net (fanout=19)       0.271   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/stage2
    SLICE_X48Y12.CLK     Tckce       (-Th)     0.104   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<23>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_7
    -------------------------------------------------  ---------------------------
    Total                                      0.365ns (0.094ns logic, 0.271ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_GTP_ch1_rx_divclk = PERIOD TIMEGRP "U_GTP_ch1_rx_divclk"
        TS_U_GTP_ch1_gtp_clkout_int_1_ HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.750ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK21
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK21
  Location pin: GTPA1_DUAL_X1Y0.RXUSRCLK21
  Clock network: phy_rx_rbclk
--------------------------------------------------------------------------------
Slack: 4.875ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK1
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK1
  Location pin: GTPA1_DUAL_X1Y0.RXUSRCLK1
  Clock network: phy_rx_rbclk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_backlog_ram/gen_single_clk.U_RAM_SC/Mram_ram/CLKAWRCLK
  Logical resource: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_backlog_ram/gen_single_clk.U_RAM_SC/Mram_ram/CLKAWRCLK
  Location pin: RAMB8_X2Y13.CLKAWRCLK
  Clock network: phy_rx_rbclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int = PERIOD 
TIMEGRP         "cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1 = PERIOD TIMEGRP  
       "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk PHASE 1.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1"
        TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem1/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem1/CLKA
  Location pin: RAMB16_X2Y16.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem2/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem2/CLKA
  Location pin: RAMB16_X3Y18.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/Mram_mem/CLKB
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/Mram_mem/CLKB
  Location pin: RAMB16_X2Y46.CLKB
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int_0 = PERIOD 
TIMEGRP         "cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int_0"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0 = PERIOD 
TIMEGRP         "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 PHASE 1.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0"
        TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem1/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem1/CLKA
  Location pin: RAMB16_X2Y16.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem2/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem2/CLKA
  Location pin: RAMB16_X3Y18.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/Mram_mem/CLKB
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/Mram_mem/CLKB
  Location pin: RAMB16_X2Y46.CLKB
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int_1 = PERIOD 
TIMEGRP         "cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int_1"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_1 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_1 = PERIOD 
TIMEGRP         "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_1"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_1 PHASE 1.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5838 paths analyzed, 2324 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.950ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_valid_o (SLICE_X54Y55.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd1 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_valid_o (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.861ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.564 - 0.578)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd1 to cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_valid_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y92.AQ      Tcko                  0.391   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd1
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd1
    SLICE_X54Y55.D5      net (fanout=76)       4.063   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd1
    SLICE_X54Y55.CLK     Tas                   0.407   cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_valid_o
                                                       cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_valid_o_rstpot_F
                                                       cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_valid_o_rstpot
                                                       cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_valid_o
    -------------------------------------------------  ---------------------------
    Total                                      4.861ns (0.798ns logic, 4.063ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_valid_o (SLICE_X54Y55.D6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd3 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_valid_o (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.804ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.564 - 0.581)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd3 to cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_valid_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y94.AQ      Tcko                  0.391   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd3
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd3
    SLICE_X54Y55.D6      net (fanout=62)       4.006   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd3
    SLICE_X54Y55.CLK     Tas                   0.407   cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_valid_o
                                                       cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_valid_o_rstpot_F
                                                       cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_valid_o_rstpot
                                                       cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_valid_o
    -------------------------------------------------  ---------------------------
    Total                                      4.804ns (0.798ns logic, 4.006ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_t_0 (SLICE_X55Y63.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_0 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_t_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.811ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.576 - 0.583)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_0 to cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_t_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y96.AMUX    Tshcko                0.461   cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o<6>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_0
    SLICE_X55Y63.A3      net (fanout=1)        4.028   cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o<0>
    SLICE_X55Y63.CLK     Tas                   0.322   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_t<3>
                                                       cmp_gn4124_core/cmp_l2p_arbiter/Mmux_GND_600_o_wbm_arb_data_i[31]_mux_2_OUT110
                                                       cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_t_0
    -------------------------------------------------  ---------------------------
    Total                                      4.811ns (0.783ns logic, 4.028ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_1 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_1"
        TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_1 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[8].loop3.oserdes_m (OLOGIC_X27Y50.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.115ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_24 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[8].loop3.oserdes_m (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.117ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.246 - 0.244)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 6.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_24 to cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[8].loop3.oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y63.AMUX    Tshcko                0.434   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_t<27>
                                                       cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_24
    OLOGIC_X27Y50.D2     net (fanout=1)        1.005   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o<24>
    OLOGIC_X27Y50.CLKDIV Tosckd_D    (-Th)     1.322   cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[8].loop3.oserdes_m
                                                       cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[8].loop3.oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.117ns (-0.888ns logic, 1.005ns route)
                                                       (-759.0% logic, 859.0% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[8].loop3.oserdes_m (OLOGIC_X27Y50.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.163ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_8 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[8].loop3.oserdes_m (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.185ns (Levels of Logic = 0)
  Clock Path Skew:      0.022ns (0.596 - 0.574)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 6.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_8 to cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[8].loop3.oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y67.AQ      Tcko                  0.368   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o<10>
                                                       cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_8
    OLOGIC_X27Y50.D1     net (fanout=1)        1.130   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o<8>
    OLOGIC_X27Y50.CLKDIV Tosckd_D    (-Th)     1.313   cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[8].loop3.oserdes_m
                                                       cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[8].loop3.oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.185ns (-0.945ns logic, 1.130ns route)
                                                       (-510.8% logic, 610.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[9].loop3.oserdes_m (OLOGIC_X27Y48.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.173ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_25 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[9].loop3.oserdes_m (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.182ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.253 - 0.244)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 6.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_25 to cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[9].loop3.oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y63.BMUX    Tshcko                0.434   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_t<27>
                                                       cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_25
    OLOGIC_X27Y48.D2     net (fanout=1)        1.070   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o<25>
    OLOGIC_X27Y48.CLKDIV Tosckd_D    (-Th)     1.322   cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[9].loop3.oserdes_m
                                                       cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[9].loop3.oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.182ns (-0.888ns logic, 1.070ns route)
                                                       (-487.9% logic, 587.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_1 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_1"
        TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_1 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem1/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem1/CLKA
  Location pin: RAMB16_X2Y16.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem2/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem2/CLKA
  Location pin: RAMB16_X3Y18.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/Mram_mem/CLKB
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/Mram_mem/CLKB
  Location pin: RAMB16_X2Y46.CLKB
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_20m_vcxo_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_20m_vcxo_i              |     50.000ns|     20.000ns|     46.250ns|            0|            0|            0|      1682593|
| TS_pllout_clk_dmtd            |     16.000ns|     10.081ns|          N/A|            0|            0|         9425|            0|
| TS_pllout_clk_sys             |     16.000ns|     14.800ns|          N/A|            0|            0|      1673168|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_p2l_clk_p_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_p2l_clk_p_i                 |      5.000ns|      0.925ns|      3.124ns|            0|            0|            0|            0|
| TS_cmp_gn4124_core_cmp_clk_in_|      5.000ns|      2.800ns|      3.124ns|            0|            0|            0|            0|
| buf_P_clk                     |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
|  _rx_pllout_xs_int            |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      5.000ns|      3.124ns|          N/A|            0|            0|            0|            0|
|  _rx_pllout_x1                |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_p2l_clk_n_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_p2l_clk_n_i                 |      5.000ns|      0.925ns|      3.124ns|            0|            0|            0|            0|
| TS_cmp_gn4124_core_cmp_clk_in_|      5.000ns|      2.800ns|      3.124ns|            0|            0|            0|            0|
| buf_P_clk_0                   |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
|  _rx_pllout_xs_int_0          |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      5.000ns|      3.124ns|          N/A|            0|            0|            0|            0|
|  _rx_pllout_x1_0              |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_cmp_gn4124_core_cmp_clk_in_P_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_cmp_gn4124_core_cmp_clk_in_P|      5.000ns|      0.925ns|      4.950ns|            0|            0|            0|         5838|
|_clk                           |             |             |             |             |             |             |             |
| TS_cmp_gn4124_core_cmp_clk_in_|      5.000ns|      2.800ns|      4.950ns|            0|            0|            0|         5838|
| buf_P_clk_1                   |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
|  _rx_pllout_xs_int_1          |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      5.000ns|      4.950ns|          N/A|            0|            0|         5838|            0|
|  _rx_pllout_x1_1              |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_U_GTP_ch1_gtp_clkout_int_1_
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_U_GTP_ch1_gtp_clkout_int_1_ |      8.000ns|      0.925ns|      7.831ns|            0|            0|            0|        20096|
| TS_U_GTP_ch1_rx_divclk        |      8.000ns|      7.831ns|          N/A|            0|            0|        20096|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_20m_vcxo_i
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clk_20m_vcxo_i     |   14.800|         |         |         |
clk_125m_pllref_n_i|    3.987|    1.587|         |         |
clk_125m_pllref_p_i|    3.987|    1.587|         |         |
tdc_clk_125m_n_i   |    3.217|         |         |         |
tdc_clk_125m_p_i   |    3.217|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_125m_pllref_n_i
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clk_20m_vcxo_i     |    6.668|         |         |         |
clk_125m_pllref_n_i|    6.711|         |    3.226|    1.495|
clk_125m_pllref_p_i|    6.711|         |    3.226|    1.495|
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_125m_pllref_p_i
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clk_20m_vcxo_i     |    6.668|         |         |         |
clk_125m_pllref_n_i|    6.711|         |    3.226|    1.495|
clk_125m_pllref_p_i|    6.711|         |    3.226|    1.495|
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock p2l_clk_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p2l_clk_n_i    |    4.950|         |         |         |
p2l_clk_p_i    |    4.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock p2l_clk_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p2l_clk_n_i    |    4.950|         |         |         |
p2l_clk_p_i    |    4.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc_clk_125m_n_i
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
clk_20m_vcxo_i  |    5.726|         |         |         |
tdc_clk_125m_n_i|    7.949|         |         |         |
tdc_clk_125m_p_i|    7.949|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc_clk_125m_p_i
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
clk_20m_vcxo_i  |    5.726|         |         |         |
tdc_clk_125m_n_i|    7.949|         |         |         |
tdc_clk_125m_p_i|    7.949|         |         |         |
----------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2179911 paths, 0 nets, and 62686 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)
   Maximum path delay from/to any node:   9.819ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jul 08 11:09:03 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 322 MB



