timestamp 1754964651
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use delay_1 delay_1_0 1 0 -33625 0 1 30371
use VCR VCR_0 1 0 20794 0 1 4246
use Timming Timming_0 1 0 7900 0 1 5005
use latch_sch latch_sch_0 1 0 9856 0 1 10939
use COMP_2 COMP_2_0 1 0 -5506 0 1 12999
use BIAS_1 BIAS_1_0 -1 0 61672 0 -1 37488
port "ua[1]" 4 23370 0 23550 200 m4
port "ua[5]" 8 7914 0 8094 200 m4
port "ua[2]" 5 19506 0 19686 200 m4
port "ua[3]" 6 15642 0 15822 200 m4
port "ua[4]" 7 11778 0 11958 200 m4
port "ua[0]" 3 27234 0 27414 200 m4
port "VAPWR" 53 28400 1000 28800 44152 m4
port "VGND" 52 800 1000 1200 44152 m4
node "ua[1]" 2 3140.94 23370 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 979366 12790 151878 2048 0 0 0 0
node "m3_13127_8634#" 1 1059.5 13127 8634 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 43612 1164 222480 4874 0 0 0 0
node "ua[5]" 5 5904.29 7914 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1544844 25474 141814 1936 0 0 0 0
node "ua[2]" 5 2083.09 19506 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 402718 7736 43949 1158 163557 2172 0 0 0 0
node "ua[3]" 11 1462.14 15642 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 237896 9116 15000 550 82224 1276 0 0 0 0
node "ua[4]" 19 2861.72 11778 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 411588 15762 16400 564 122378 1722 0 0 0 0
node "ua[0]" 2 2277.77 27234 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 86525 1420 33000 730 996794 11436 0 0 0 0
node "m2_10766_8094#" 0 1089.82 10766 8094 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 754728 4142 0 0 0 0 0 0 0 0
node "m2_3925_9658#" 13 9388.35 3925 9658 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 200068 4344 40998 1148 3828760 57842 0 0 0 0
node "m2_4365_9808#" 8 5409.56 4365 9808 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 135879 2880 30493 1054 1982120 31158 0 0 0 0
node "m2_11366_10162#" 14 12542 11366 10162 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 29196 1128 2837700 56962 0 0 0 0 0 0
node "m2_12919_10295#" 10 4670.11 12919 10295 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1433907 21662 0 0 0 0 0 0 0 0
node "m2_5273_11043#" 7 2806.47 5273 11043 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77380 2738 20280 818 841406 17030 0 0 0 0
node "m2_4796_12022#" 27 13548.5 4796 12022 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4233238 60446 36312 764 146700 2172 0 0 0 0
node "VAPWR" 17 43010.1 28400 1000 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5944623 39700 813924 8342 30260265 141482 0 0 0 0
node "VGND" 14 37772.7 800 1000 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 604265 4606 1523134 13146 2973465 21724 27576449 142470 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m2_3925_9658#" "m2_4365_9808#" 624.575
cap "ua[2]" "ua[4]" 1.26069
cap "m2_4796_12022#" "m2_4365_9808#" 584.723
cap "m2_3925_9658#" "ua[1]" 254.201
cap "VAPWR" "ua[0]" 388.697
cap "m2_3925_9658#" "ua[5]" 1040.93
cap "m2_11366_10162#" "m2_4365_9808#" 166.499
cap "m2_3925_9658#" "ua[3]" 58.5999
cap "m2_5273_11043#" "m2_4365_9808#" 908.102
cap "m2_11366_10162#" "m2_4796_12022#" 192.381
cap "m2_11366_10162#" "m2_12919_10295#" 0.126603
cap "m2_3925_9658#" "m2_5273_11043#" 0.540695
cap "m2_4796_12022#" "VAPWR" 297.413
cap "VGND" "m2_4365_9808#" 9.1511
cap "m2_12919_10295#" "VAPWR" 31.2245
cap "m2_11366_10162#" "VAPWR" 564.09
cap "m2_5273_11043#" "m2_4796_12022#" 398.148
cap "m3_13127_8634#" "ua[5]" 142.052
cap "m2_11366_10162#" "m2_5273_11043#" 127.062
cap "m2_3925_9658#" "VGND" 3603.07
cap "ua[1]" "VGND" 508.112
cap "VGND" "ua[5]" 307.022
cap "m3_13127_8634#" "m2_12919_10295#" 0.773875
cap "m3_13127_8634#" "m2_11366_10162#" 1.07607
cap "VGND" "m2_4796_12022#" 240.04
cap "VGND" "ua[3]" 17.024
cap "VGND" "m2_11366_10162#" 322.167
cap "m2_3925_9658#" "ua[2]" 163.783
cap "ua[1]" "ua[2]" 152.089
cap "ua[2]" "ua[3]" 100.917
cap "ua[5]" "m2_10766_8094#" 64.105
cap "m2_11366_10162#" "m2_10766_8094#" 18.372
cap "m2_3925_9658#" "ua[4]" 113.416
cap "ua[5]" "ua[4]" 32.6365
cap "VGND" "ua[2]" 251.338
cap "ua[3]" "ua[4]" 770.789
cap "m3_13127_8634#" "m2_10766_8094#" 188.208
cap "VGND" "ua[4]" 112.564
cap "Timming_0/vss" "ua[4]" 2.18112
cap "m2_3925_9658#" "ua[4]" 8.88178e-16
cap "Timming_0/vss" "ua[4]" 2.45653
cap "Timming_0/vss" "Timming_0/vb2" 16.7059
cap "m2_3925_9658#" "Timming_0/vb2" -8.88178e-16
cap "Timming_0/vb2" "Timming_0/vss" 6.42574
cap "Timming_0/XM9/a_n1192_n322#" "VCR_0/Vled" 0.865634
cap "Timming_0/XR19/a_n165_n1946#" "ua[1]" 5.81603
cap "VCR_0/XM1/a_n1319_n500#" "ua[1]" 0.92041
cap "VCR_0/Vled" "ua[1]" 8.35265
cap "VCR_0/XM1/a_n1061_n500#" "ua[1]" 0.847428
cap "VCR_0/Vled" "ua[1]" 27.6294
cap "VCR_0/XM1/a_n1453_n722#" "ua[1]" 9.76941
cap "VCR_0/XM1/a_n1319_n500#" "ua[1]" 2.24876
cap "VCR_0/VT" "ua[1]" 3.38871
cap "VCR_0/XM1/a_n1261_n588#" "ua[1]" 3.79765
cap "VCR_0/XM1/a_n803_n500#" "ua[1]" 0.106624
cap "VCR_0/XM1/a_n1453_n722#" "ua[1]" 1.22815
cap "ua[1]" "VCR_0/VT" 0.927333
cap "Timming_0/vss" "ua[5]" 0.40435
cap "Timming_0/XR13/a_n35_n1966#" "Timming_0/vss" 17.4667
cap "Timming_0/vss" "ua[4]" 2.73426
cap "Timming_0/vss" "Timming_0/XR11/a_n35_n1966#" 58.0526
cap "Timming_0/vss" "m2_3925_9658#" 8.89242
cap "Timming_0/vss" "ua[5]" 0.189203
cap "m2_3925_9658#" "Timming_0/vss" 11.3989
cap "Timming_0/XR15/a_n35_n1966#" "Timming_0/vss" 58.0526
cap "Timming_0/vss" "Timming_0/XR17/a_n35_n1966#" 37.7968
cap "Timming_0/vss" "Timming_0/XR13/a_n35_n1966#" 40.5859
cap "Timming_0/vss" "ua[4]" 3.09575
cap "Timming_0/XM16/a_1000_n100#" "Timming_0/vss" 21.0953
cap "Timming_0/vb2" "m2_3925_9658#" 0.397937
cap "m2_3925_9658#" "Timming_0/vss" 16.4962
cap "Timming_0/XR17/a_n35_n1966#" "Timming_0/vss" 2.33767
cap "Timming_0/XM16/a_1000_n100#" "m2_3925_9658#" 0.642347
cap "Timming_0/vb2" "Timming_0/vss" 116.625
cap "Timming_0/vss" "Timming_0/vb2" 99.2204
cap "Timming_0/vb2" "m2_3925_9658#" 0.140182
cap "Timming_0/Vled" "Timming_0/vb2" 1.6224
cap "Timming_0/vb2" "Timming_0/vb3" -0.748503
cap "Timming_0/vss" "m2_3925_9658#" 13.1521
cap "Timming_0/Vled" "Timming_0/vss" 314.422
cap "Timming_0/vss" "Timming_0/vb3" 42.8274
cap "Timming_0/Vled" "m2_3925_9658#" 1.55545
cap "Timming_0/Vled" "Timming_0/vb3" 1.9766
cap "VCR_0/vss" "Timming_0/XR20/a_n35_n1816#" 25.7161
cap "VCR_0/vsen" "Timming_0/XR20/a_n35_n1816#" 7.1573
cap "VCR_0/vss" "Timming_0/XR1/a_n35_n1816#" 23.0304
cap "Timming_0/XR20/a_n35_n1816#" "VCR_0/Vled" 1.88687
cap "VCR_0/vss" "VCR_0/vsen" 0.139459
cap "Timming_0/XR20/a_n35_n1816#" "m2_3925_9658#" 0.158113
cap "VCR_0/vss" "VCR_0/Vled" 196.806
cap "VCR_0/vss" "m2_3925_9658#" 9.16335
cap "VCR_0/vsen" "VCR_0/Vled" 1.11022e-16
cap "VCR_0/vsen" "VCR_0/XM1/a_n1061_n500#" 3.54927
cap "VCR_0/XM1/a_n1061_n500#" "m2_3925_9658#" 5.88661
cap "VCR_0/vss" "VCR_0/Vled" 163.134
cap "VCR_0/vsen" "Timming_0/XR20/a_n35_n1816#" 6.53125
cap "VCR_0/XM1/a_n1061_n500#" "VCR_0/vss" 26.7946
cap "VCR_0/vsen" "VCR_0/vss" 136.401
cap "VCR_0/vss" "m2_3925_9658#" 56.8935
cap "VCR_0/vsen" "VCR_0/Vled" 36.061
cap "m2_3925_9658#" "VCR_0/Vled" 29.8915
cap "VCR_0/vss" "VCR_0/VT" 125.925
cap "VCR_0/VT" "VCR_0/Vled" 97.0355
cap "VCR_0/vss" "VCR_0/vsen" 16.0053
cap "VCR_0/vsen" "VCR_0/Vled" 2.05561
cap "VCR_0/XM1/a_n1261_n588#" "ua[1]" 0.846653
cap "VCR_0/VT" "VCR_0/XM1/a_n1261_n588#" 55.4745
cap "ua[1]" "VCR_0/XM1/a_n1453_n722#" 9.70718
cap "VCR_0/VT" "VCR_0/XM1/a_n1453_n722#" 154.735
cap "ua[0]" "VCR_0/VT" 3.65166
cap "VCR_0/sky130_fd_pr__nfet_05v0_nvt_6VRW6H_0/a_n1092_n1222#" "VAPWR" 2.86501
cap "VCR_0/sky130_fd_pr__nfet_05v0_nvt_6VRW6H_0/a_n900_n1088#" "ua[0]" 61.9724
cap "VCR_0/sky130_fd_pr__nfet_05v0_nvt_6VRW6H_0/a_n1092_n1222#" "ua[0]" 60.9485
cap "Timming_0/vss" "ua[5]" 0.762396
cap "Timming_0/vss" "ua[5]" 0.246134
cap "VCR_0/vsen" "Timming_0/XM10/a_1000_n100#" 12.8589
cap "VCR_0/vss" "Timming_0/XM10/a_1000_n100#" 3.55263
cap "VCR_0/vsen" "VCR_0/XM1/a_n1061_n500#" 0.435669
cap "VCR_0/vsen" "VCR_0/vss" 254.586
cap "VCR_0/Vled" "VCR_0/vss" -3.38702
cap "VCR_0/vsen" "VCR_0/Vled" 8.23668
cap "VCR_0/vsen" "VCR_0/XM2/a_900_n1000#" 1.64034
cap "Timming_0/XR20/a_n35_n1816#" "VCR_0/vsen" 9.04327
cap "VCR_0/sky130_fd_pr__nfet_05v0_nvt_6VRW6H_0/a_n1092_n1222#" "VCR_0/LED" 69.9507
cap "VCR_0/sky130_fd_pr__nfet_05v0_nvt_6VRW6H_0/a_n900_n1088#" "VCR_0/LED" 75.8999
cap "VCR_0/sky130_fd_pr__nfet_05v0_nvt_6VRW6H_0/a_n958_n1000#" "VCR_0/LED" 3.65166
cap "VAPWR" "VCR_0/sky130_fd_pr__nfet_05v0_nvt_6VRW6H_0/a_n1092_n1222#" 3.46058
cap "Timming_0/XR11/a_n165_n2096#" "ua[5]" 0.762396
cap "Timming_0/XR11/a_n165_n2096#" "ua[5]" 0.246134
cap "VCR_0/vss" "Timming_0/XM10/a_1000_n100#" 2.33898
cap "VCR_0/vss" "VCR_0/vsen" 7.43892
cap "VCR_0/sky130_fd_pr__nfet_05v0_nvt_6VRW6H_0/a_n1092_n1222#" "VCR_0/LED" 19.2239
cap "VCR_0/sky130_fd_pr__nfet_05v0_nvt_6VRW6H_0/a_n1092_n1222#" "VAPWR" 0.361344
cap "VCR_0/LED" "VCR_0/XM5/w_n1261_n1147#" 118.804
cap "VCR_0/XM5/w_n1261_n1147#" "VAPWR" 1.29241
cap "VCR_0/sky130_fd_pr__nfet_05v0_nvt_6VRW6H_0/a_n900_n1088#" "VCR_0/LED" 24.0716
cap "VAPWR" "VCR_0/XM5/w_n1261_n1147#" 0.136903
cap "COMP_2_0/XM17/a_n658_n100#" "m2_3925_9658#" 1.75251
cap "m2_3925_9658#" "COMP_2_0/vss" 8.35934
cap "m2_3925_9658#" "COMP_2_0/XM17/a_n600_n188#" 1.92451
cap "m2_3925_9658#" "COMP_2_0/XM15/a_n600_n188#" 1.09369
cap "m2_3925_9658#" "COMP_2_0/XM15/a_n658_n100#" 4.75303
cap "m2_3925_9658#" "COMP_2_0/XM15/a_n600_n188#" 0.0983425
cap "m2_3925_9658#" "COMP_2_0/XM17/a_n658_n100#" 1.39231
cap "COMP_2_0/XM17/a_n600_n188#" "m2_3925_9658#" 0.143044
cap "m2_3925_9658#" "COMP_2_0/vss" 5.05489
cap "m2_3925_9658#" "COMP_2_0/XM15/a_n658_n100#" 4.48395
cap "ua[5]" "COMP_2_0/vss" 0.762396
cap "ua[5]" "Timming_0/XR11/a_n165_n2096#" 0.246134
cap "VCR_0/vsen" "Timming_0/XR19/a_n165_n1946#" 1.6497
cap "COMP_2_0/vss" "COMP_2_0/XM17/a_n658_n100#" 8.69724
cap "COMP_2_0/XM4/a_n658_n100#" "COMP_2_0/vss" 9.74224
cap "COMP_2_0/vin_p" "COMP_2_0/XM15/a_n658_n100#" 22.379
cap "COMP_2_0/vin_p" "COMP_2_0/XM17/a_n658_n100#" 2.80818
cap "COMP_2_0/vin_p" "COMP_2_0/vss" 3.55093
cap "COMP_2_0/vin_p" "COMP_2_0/XM4/a_n658_n100#" 3.11393
cap "COMP_2_0/XM15/a_n658_n100#" "COMP_2_0/vss" 7.18831
cap "COMP_2_0/XM17/a_n658_n100#" "COMP_2_0/vin_p" 2.19525
cap "COMP_2_0/XM4/a_n658_n100#" "COMP_2_0/XM17/a_n658_n100#" -0.209886
cap "COMP_2_0/vin_n" "COMP_2_0/XM17/a_n658_n100#" 0.123753
cap "COMP_2_0/XM4/a_n658_n100#" "COMP_2_0/vin_p" 3.0796
cap "COMP_2_0/XM4/a_n658_n100#" "COMP_2_0/vin_n" 0.833994
cap "COMP_2_0/XM15/a_n600_n188#" "COMP_2_0/vin_p" 0.0447012
cap "COMP_2_0/XM17/a_n658_n100#" "COMP_2_0/vss" 111.53
cap "COMP_2_0/XM15/a_n658_n100#" "COMP_2_0/vin_p" 22.379
cap "COMP_2_0/vin_p" "COMP_2_0/vss" 4.20407
cap "COMP_2_0/XM4/a_n658_n100#" "COMP_2_0/vss" 21.5472
cap "COMP_2_0/XM11/a_n220_n188#" "latch_sch_0/VSS" 0.0826438
cap "COMP_2_0/XM10/a_n220_n188#" "latch_sch_0/VSS" 3.92581
cap "COMP_2_0/XM10/a_n220_n188#" "latch_sch_0/S" 0.0478
cap "COMP_2_0/out" "latch_sch_0/VSS" 21.2289
cap "COMP_2_0/out" "latch_sch_0/S" 2.95642
cap "latch_sch_0/VSS" "COMP_2_0/XM8/w_n498_n547#" -0.0267766
cap "latch_sch_0/VSS" "latch_sch_0/S" 1.21078
cap "latch_sch_0/VSS" "latch_sch_0/R" -0.178979
cap "latch_sch_0/S" "COMP_2_0/XM10/a_n220_n188#" 0.6452
cap "latch_sch_0/S" "latch_sch_0/R" 2.95813
cap "latch_sch_0/S" "latch_sch_0/VSS" 3.12121
cap "latch_sch_0/S" "latch_sch_0/XM7/a_n242_n322#" 0.246134
cap "Timming_0/XM12/a_n1192_n322#" "Timming_0/XM8/a_n919_n1088#" 0.176908
cap "VCR_0/XM2/a_n900_n1088#" "Timming_0/XM8/a_n919_n1088#" 0.446701
cap "VCR_0/XM2/a_n900_n1088#" "Timming_0/XM8/a_445_n1000#" 0.0987008
cap "VCR_0/XM2/a_n900_n1088#" "Timming_0/XR19/a_n165_n1946#" 1.36395
cap "VCR_0/XM6/a_n100_n497#" "VCR_0/vcc" 0.658248
cap "VCR_0/XM5/a_545_n947#" "VCR_0/vcc" 20.1197
cap "VCR_0/LED" "VCR_0/vcc" 4.91004
cap "VCR_0/XM6/a_n100_n497#" "VCR_0/vcc" 23.3012
cap "COMP_2_0/XM4/a_n658_n100#" "COMP_2_0/vss" 6.12591
cap "COMP_2_0/vin_p" "COMP_2_0/XM4/a_n658_n100#" 0.545024
cap "COMP_2_0/vin_p" "COMP_2_0/vss" 1.57607
cap "COMP_2_0/vin_n" "COMP_2_0/XM4/a_n658_n100#" 0.110417
cap "COMP_2_0/XM4/a_n658_n100#" "COMP_2_0/vss" 7.2308
cap "COMP_2_0/vin_n" "COMP_2_0/vss" 0.757316
cap "COMP_2_0/vin_p" "COMP_2_0/XM12/w_n498_n547#" 11.6439
cap "COMP_2_0/XM4/a_n658_n100#" "COMP_2_0/vin_p" 0.13477
cap "COMP_2_0/vin_n" "COMP_2_0/vin_p" -2.04545
cap "COMP_2_0/vss" "COMP_2_0/vin_p" 16.0418
cap "COMP_2_0/out" "latch_sch_0/S" 6.61047
cap "latch_sch_0/VSS" "COMP_2_0/out" 36.6613
cap "latch_sch_0/Qn" "COMP_2_0/XM11/a_220_n100#" 0.0872492
cap "latch_sch_0/S" "COMP_2_0/XM14/a_n600_n188#" 0.0478
cap "latch_sch_0/VSS" "COMP_2_0/XM14/a_n600_n188#" 1.84202
cap "latch_sch_0/S" "COMP_2_0/XM11/a_220_n100#" 0.0526886
cap "latch_sch_0/VSS" "COMP_2_0/XM11/a_220_n100#" 0.922004
cap "latch_sch_0/Qn" "latch_sch_0/VSS" -7.00729
cap "latch_sch_0/S" "latch_sch_0/VSS" 0.842511
cap "COMP_2_0/XM8/w_n498_n547#" "latch_sch_0/Q" 3.04118
cap "latch_sch_0/R" "latch_sch_0/VSS" 94.1708
cap "latch_sch_0/Qn" "latch_sch_0/Q" 0.395254
cap "latch_sch_0/R" "latch_sch_0/Q" 7.55094
cap "COMP_2_0/XM8/a_n298_n250#" "latch_sch_0/Q" 0.0410623
cap "COMP_2_0/XM8/w_n498_n547#" "latch_sch_0/S" 0.994698
cap "COMP_2_0/XM11/a_220_n100#" "latch_sch_0/Q" 0.171555
cap "latch_sch_0/Q" "latch_sch_0/VSS" 2.7132
cap "COMP_2_0/XM8/w_n498_n547#" "latch_sch_0/R" 0.782054
cap "latch_sch_0/R" "latch_sch_0/Qn" 7.87321
cap "COMP_2_0/XM8/w_n498_n547#" "latch_sch_0/VSS" 211.409
cap "latch_sch_0/S" "latch_sch_0/R" 2.07133
cap "latch_sch_0/R" "latch_sch_0/Q" 6.37903
cap "latch_sch_0/S" "COMP_2_0/XM9/w_n498_n547#" 4.23402
cap "latch_sch_0/R" "latch_sch_0/VSS" 111.928
cap "latch_sch_0/Q" "latch_sch_0/VSS" 2.54872
cap "latch_sch_0/Q" "latch_sch_0/VDD" -1.34943
cap "latch_sch_0/R" "latch_sch_0/S" 10.5454
cap "latch_sch_0/Qn" "latch_sch_0/R" 7.54314
cap "latch_sch_0/S" "COMP_2_0/XM9/a_n240_n347#" 1.31409
cap "latch_sch_0/S" "latch_sch_0/VSS" 24.3036
cap "latch_sch_0/Qn" "latch_sch_0/VDD" 0.0280332
cap "COMP_2_0/XM10/a_n220_n188#" "latch_sch_0/S" 0.0911676
cap "latch_sch_0/XM7/a_n242_n322#" "latch_sch_0/S" 0.130275
cap "latch_sch_0/XM7/a_n242_n322#" "latch_sch_0/R" 8.7969
cap "Timming_0/XM8/a_n1767_n1000#" "m2_12919_10295#" 0.390104
cap "Timming_0/XM8/a_n1767_n1000#" "m2_12919_10295#" 0.585156
cap "Timming_0/XM8/a_n919_n1088#" "Timming_0/Vd" 0.760063
cap "Timming_0/XM8/a_n1901_n1222#" "Timming_0/Vd" 29.9137
cap "Timming_0/XM8/a_445_n1000#" "Timming_0/Vd" 1.42413
cap "COMP_2_0/XM12/w_n498_n547#" "COMP_2_0/vin_n" 11.0171
cap "COMP_2_0/vd_n" "COMP_2_0/vb" 2.27273
cap "COMP_2_0/vin_n" "COMP_2_0/vin_p" -2.04545
cap "COMP_2_0/vin_p" "COMP_2_0/vb" -1.11022e-16
cap "COMP_2_0/XM12/a_n298_n250#" "COMP_2_0/vd_n" 0.48781
cap "COMP_2_0/vin_n" "COMP_2_0/vb" 1.71548
cap "COMP_2_0/vin_n" "COMP_2_0/XM1/a_n2058_n200#" 0.0186193
cap "COMP_2_0/XM1/a_n2058_n200#" "COMP_2_0/vb" 3.02685
cap "COMP_2_0/vin_n" "COMP_2_0/XM12/w_n498_n547#" 15.9968
cap "COMP_2_0/vb" "COMP_2_0/XM12/w_n498_n547#" 13.3596
cap "COMP_2_0/XM12/a_n298_n250#" "COMP_2_0/vd_n" 2.81705
cap "COMP_2_0/XM1/a_n2058_n200#" "COMP_2_0/vb" 2.31629
cap "COMP_2_0/XM1/a_n2058_n200#" "COMP_2_0/XM12/w_n498_n547#" 4.54747e-13
cap "latch_sch_0/S" "COMP_2_0/XM11/a_220_n100#" 0.00410835
cap "latch_sch_0/VDD" "COMP_2_0/XM11/a_220_n100#" 0.256429
cap "COMP_2_0/XM11/a_220_n100#" "COMP_2_0/vcc" -4.54747e-13
cap "COMP_2_0/XM1/a_n2000_n297#" "latch_sch_0/Qn" 0.0853386
cap "latch_sch_0/XM8/a_n50_n188#" "COMP_2_0/XM11/a_220_n100#" 0.533387
cap "COMP_2_0/XM11/a_220_n100#" "latch_sch_0/Qn" 9.14591
cap "latch_sch_0/Qn" "latch_sch_0/XM4/a_50_n100#" 0.975237
cap "latch_sch_0/Qn" "latch_sch_0/S" 4.96759
cap "latch_sch_0/Qn" "COMP_2_0/XM8/a_n298_n250#" 0.957391
cap "latch_sch_0/Q" "latch_sch_0/R" 4.00626
cap "COMP_2_0/vcc" "latch_sch_0/Q" 16.7297
cap "latch_sch_0/Qn" "latch_sch_0/VDD" 48.4233
cap "latch_sch_0/Qn" "COMP_2_0/XM1/a_n2000_n297#" 0.937973
cap "latch_sch_0/R" "latch_sch_0/S" 1.01504
cap "latch_sch_0/Qn" "latch_sch_0/XM1/a_50_n100#" 0.54159
cap "latch_sch_0/Qn" "latch_sch_0/VSS" 13.2534
cap "COMP_2_0/vcc" "latch_sch_0/S" 0.145893
cap "latch_sch_0/R" "latch_sch_0/Qn" 3.93846
cap "COMP_2_0/vcc" "latch_sch_0/VDD" 81.5952
cap "COMP_2_0/vcc" "latch_sch_0/Qn" 54.4057
cap "latch_sch_0/R" "latch_sch_0/VSS" 9.09952
cap "COMP_2_0/vcc" "latch_sch_0/VSS" 26.5223
cap "latch_sch_0/Qn" "COMP_2_0/XM11/a_220_n100#" 20.8309
cap "latch_sch_0/Q" "latch_sch_0/VDD" 0.00252061
cap "latch_sch_0/Q" "latch_sch_0/Qn" 50.7874
cap "latch_sch_0/Q" "COMP_2_0/XM19/a_n240_n347#" 0.395793
cap "latch_sch_0/Q" "latch_sch_0/Qn" 2.66335
cap "latch_sch_0/Q" "latch_sch_0/VSS" 24.3263
cap "latch_sch_0/Q" "latch_sch_0/VDD" 93.4632
cap "COMP_2_0/vcc" "latch_sch_0/Qn" 7.31185
cap "latch_sch_0/Q" "COMP_2_0/vcc" 5.02376
cap "latch_sch_0/VDD" "latch_sch_0/Qn" 3.25117
cap "latch_sch_0/VSS" "latch_sch_0/VDD" 28.4026
cap "COMP_2_0/vcc" "latch_sch_0/VDD" 1.12666
cap "latch_sch_0/Q" "latch_sch_0/R" 11.663
cap "latch_sch_0/Qn" "latch_sch_0/R" 0.309917
cap "latch_sch_0/VSS" "latch_sch_0/R" 13.9491
cap "latch_sch_0/R" "Timming_0/XR10/a_n35_1534#" 0.0662621
cap "latch_sch_0/VDD" "latch_sch_0/R" 3.24327
cap "latch_sch_0/XM7/a_n242_n322#" "latch_sch_0/R" 13.5344
cap "latch_sch_0/Qn" "latch_sch_0/XM7/a_n242_n322#" 0.36613
cap "latch_sch_0/S" "latch_sch_0/XM7/a_n242_n322#" 0.127043
cap "latch_sch_0/XM7/a_n242_n322#" "latch_sch_0/VDD" 28.3516
cap "latch_sch_0/Q" "latch_sch_0/XM7/a_n242_n322#" 305.3
cap "m2_12919_10295#" "latch_sch_0/sky130_fd_pr__nfet_g5v0d10v5_7DHE2Q_1/a_n242_n322#" 178.134
cap "m2_12919_10295#" "Timming_0/XR8/a_n165_n2096#" 178.134
cap "m2_12919_10295#" "Timming_0/XR4/a_n165_n2096#" 178.134
cap "Timming_0/Vd" "Timming_0/XM8/a_n1901_n1222#" 178.42
cap "Timming_0/XM8/a_n1901_n1222#" "Timming_0/Vd" 281.076
cap "COMP_2_0/XM12/w_n498_n547#" "COMP_2_0/vb" 44.3759
cap "COMP_2_0/vb" "COMP_2_0/XM1/a_n2058_n200#" 3.98842
cap "COMP_2_0/XM12/w_n498_n547#" "COMP_2_0/vin_n" 2.61721
cap "COMP_2_0/XM12/w_n498_n547#" "m2_11366_10162#" 1.10061
cap "COMP_2_0/XM1/a_n2058_n200#" "COMP_2_0/vin_n" 0.130887
cap "COMP_2_0/vd_n" "COMP_2_0/XM12/w_n498_n547#" 328.75
cap "COMP_2_0/vd_n" "COMP_2_0/XM1/a_n2058_n200#" 1.41074
cap "COMP_2_0/vd_n" "COMP_2_0/vb" 3.17065
cap "COMP_2_0/vd_n" "m2_11366_10162#" 0.0333688
cap "COMP_2_0/XM12/w_n498_n547#" "COMP_2_0/vd_n" 782.581
cap "COMP_2_0/vd_n" "COMP_2_0/vb" 4.26272
cap "COMP_2_0/vd_n" "COMP_2_0/XM1/a_n2058_n200#" 1.72814
cap "COMP_2_0/XM12/w_n498_n547#" "m2_11366_10162#" 2.65341
cap "COMP_2_0/vd_n" "m2_11366_10162#" 1.24945
cap "BIAS_1_0/vcc" "COMP_2_0/vd_n" 0.122731
cap "latch_sch_0/Qn" "COMP_2_0/XM1/a_n2000_n297#" 0.0853386
cap "COMP_2_0/vcc" "COMP_2_0/vd_n" 8.29769
cap "latch_sch_0/Qn" "COMP_2_0/vd_n" 1.2466
cap "BIAS_1_0/vcc" "COMP_2_0/vd_n" 0.105474
cap "COMP_2_0/XM1/a_n2000_n297#" "latch_sch_0/Qn" 10.2275
cap "COMP_2_0/XM18/a_n1005_n197#" "latch_sch_0/Qn" 7.27876
cap "latch_sch_0/Qn" "latch_sch_0/VDD" 54.1277
cap "COMP_2_0/XM20/a_n298_n250#" "latch_sch_0/Qn" 1.45433
cap "latch_sch_0/VDD" "latch_sch_0/Q" 2.27491
cap "COMP_2_0/vcc" "latch_sch_0/VDD" 14.8384
cap "latch_sch_0/XM1/a_50_n100#" "latch_sch_0/VDD" 1.06958
cap "latch_sch_0/sky130_fd_pr__pfet_g5v0d10v5_6RZNJP_0/a_n50_n197#" "latch_sch_0/VDD" 4.99434
cap "latch_sch_0/VDD" "latch_sch_0/Qn" 4.98455
cap "latch_sch_0/Q" "latch_sch_0/XM7/a_n242_n322#" 112.536
cap "m2_12919_10295#" "latch_sch_0/sky130_fd_pr__nfet_g5v0d10v5_7DHE2Q_1/a_n242_n322#" 141.412
cap "m2_12919_10295#" "Timming_0/XR8/a_n165_n2096#" 141.412
cap "Timming_0/XR4/a_n165_n2096#" "m2_12919_10295#" 141.412
cap "Timming_0/XM8/a_n1901_n1222#" "Timming_0/Vd" 141.426
cap "Timming_0/XM8/a_n1901_n1222#" "Timming_0/Vd" 4.52261
cap "COMP_2_0/XM1/w_n2258_n497#" "m2_11366_10162#" 0.858153
cap "m2_11366_10162#" "COMP_2_0/XM1/w_n2258_n497#" 2.67652
cap "m2_11366_10162#" "COMP_2_0/vd_n" 0.0385021
cap "BIAS_1_0/vd_n" "m2_11366_10162#" 14.3556
cap "m2_11366_10162#" "COMP_2_0/vd_n" 17.8228
cap "COMP_2_0/XM1/w_n2258_n497#" "BIAS_1_0/vcc" 105.138
cap "COMP_2_0/XM1/w_n2258_n497#" "m2_11366_10162#" 45.452
cap "m2_11366_10162#" "BIAS_1_0/vcc" 69.7828
cap "COMP_2_0/vcc" "COMP_2_0/XM1/a_2000_n200#" 1.02558
cap "m2_11366_10162#" "BIAS_1_0/sky130_fd_pr__pfet_g5v0d10v5_YZM6NY_0/a_n1053_n100#" 0.73615
cap "COMP_2_0/vcc" "BIAS_1_0/vcc" 197.819
cap "COMP_2_0/vcc" "m2_11366_10162#" 31.073
cap "COMP_2_0/XM1/a_2000_n200#" "m2_11366_10162#" 0.354149
cap "COMP_2_0/vcc" "BIAS_1_0/vd_n" 0.00354493
cap "m2_11366_10162#" "BIAS_1_0/vcc" 80.1601
cap "COMP_2_0/vcc" "COMP_2_0/vd_n" 45.6752
cap "BIAS_1_0/vd_n" "m2_11366_10162#" 19.3729
cap "COMP_2_0/vcc" "COMP_2_0/XM1/a_n2000_n297#" 17.7414
cap "m2_11366_10162#" "COMP_2_0/vd_n" 4.90839
cap "m2_11366_10162#" "BIAS_1_0/sky130_fd_pr__pfet_g5v0d10v5_YZM6NY_0/w_n1253_n397#" 60.6123
cap "BIAS_1_0/sky130_fd_pr__pfet_g5v0d10v5_YZM6NY_0/w_n1253_n397#" "latch_sch_0/VDD" 27.2153
cap "BIAS_1_0/XM8/a_2000_n1000#" "m2_11366_10162#" 0.465151
cap "m2_11366_10162#" "latch_sch_0/VDD" 15.9758
cap "BIAS_1_0/sky130_fd_pr__pfet_g5v0d10v5_YZM6NY_0/a_n1053_n100#" "m2_11366_10162#" 1.45364
cap "COMP_2_0/vcc" "latch_sch_0/VDD" 0.334443
cap "latch_sch_0/VDD" "BIAS_1_0/sky130_fd_pr__pfet_g5v0d10v5_YZM6NY_0/w_n1253_n397#" 91.3757
cap "BIAS_1_0/XM7/w_n2258_n1297#" "latch_sch_0/VDD" 9.52618
cap "BIAS_1_0/XM7/w_n2258_n1297#" "VAPWR" 9.52618
cap "BIAS_1_0/XM7/w_n2258_n1297#" "VAPWR" 9.52618
cap "BIAS_1_0/XM7/w_n2258_n1297#" "VAPWR" 9.52618
cap "COMP_2_0/XM18/w_n1263_n397#" "BIAS_1_0/vcc" 12.1523
cap "BIAS_1_0/vd_n" "BIAS_1_0/vcc" 16.7736
cap "m2_11366_10162#" "BIAS_1_0/vcc" 0.0183747
cap "BIAS_1_0/vd_n" "m2_11366_10162#" 0.799272
cap "BIAS_1_0/vd_n" "m2_11366_10162#" 1.49254
cap "BIAS_1_0/vcc" "COMP_2_0/vcc" 430.186
cap "BIAS_1_0/vd_n" "COMP_2_0/vcc" 55.6176
cap "BIAS_1_0/sky130_fd_pr__pfet_g5v0d10v5_YZM6NY_0/a_n1053_n100#" "COMP_2_0/vcc" 10.6449
cap "BIAS_1_0/m1_40675_18708#" "BIAS_1_0/sky130_fd_pr__pfet_g5v0d10v5_YZM6NY_0/w_n1253_n397#" -29.4352
cap "COMP_2_0/vcc" "BIAS_1_0/m1_40675_18708#" 104.692
cap "COMP_2_0/vcc" "BIAS_1_0/sky130_fd_pr__pfet_g5v0d10v5_YZM6NY_0/w_n1253_n397#" 444.301
cap "COMP_2_0/vcc" "BIAS_1_0/XM8/a_2000_n1000#" 33.2745
cap "COMP_2_0/vcc" "BIAS_1_0/sky130_fd_pr__pfet_g5v0d10v5_YZM6NY_0/a_n1053_n100#" 29.5238
cap "VAPWR" "BIAS_1_0/sky130_fd_pr__pfet_g5v0d10v5_YZM6NY_0/w_n1253_n397#" 348.271
cap "VAPWR" "BIAS_1_0/XM8/a_2000_n1000#" 93.7022
cap "VAPWR" "BIAS_1_0/sky130_fd_pr__pfet_g5v0d10v5_YZM6NY_0/a_n1053_n100#" 29.5238
cap "BIAS_1_0/m1_40675_18708#" "BIAS_1_0/sky130_fd_pr__pfet_g5v0d10v5_YZM6NY_0/w_n1253_n397#" -46.2506
cap "VAPWR" "BIAS_1_0/m1_40675_18708#" 164.5
cap "BIAS_1_0/XM8/a_n2058_n1000#" "VAPWR" 29.5238
cap "VAPWR" "BIAS_1_0/XM8/a_n2000_n1097#" 96.2144
cap "VAPWR" "BIAS_1_0/m1_40675_18708#" 164.5
cap "BIAS_1_0/XM7/w_n2258_n1297#" "BIAS_1_0/m1_40675_18708#" -46.2506
cap "BIAS_1_0/XM7/w_n2258_n1297#" "VAPWR" 348.271
cap "BIAS_1_0/XM8/a_n2058_n1000#" "VAPWR" 48.8975
cap "BIAS_1_0/XM7/w_n2258_n1297#" "BIAS_1_0/m1_40675_18708#" -46.2506
cap "VAPWR" "BIAS_1_0/m1_40675_18708#" 164.5
cap "VAPWR" "BIAS_1_0/XM7/w_n2258_n1297#" 350.375
cap "VAPWR" "BIAS_1_0/XM8/a_n2000_n1097#" 64.8682
cap "BIAS_1_0/XM8/a_n2058_n1000#" "VAPWR" 29.5238
cap "VAPWR" "BIAS_1_0/XM8/a_n2000_n1097#" 86.2473
cap "VAPWR" "BIAS_1_0/m1_40675_18708#" 164.5
cap "BIAS_1_0/XM7/w_n2258_n1297#" "BIAS_1_0/m1_40675_18708#" -46.2506
cap "BIAS_1_0/XM7/w_n2258_n1297#" "VAPWR" 348.271
cap "BIAS_1_0/XM7/a_n2058_n1000#" "BIAS_1_0/XM7/w_n2258_n1297#" -46.2506
cap "BIAS_1_0/XM7/a_n2058_n1000#" "VAPWR" 164.5
cap "VAPWR" "BIAS_1_0/m1_40171_22772#" 29.5238
cap "VAPWR" "BIAS_1_0/XM7/w_n2258_n1297#" 348.271
cap "VAPWR" "BIAS_1_0/XM7/a_n2000_n1097#" 98.1887
cap "BIAS_1_0/XM7/w_n2258_n1297#" "BIAS_1_0/XM7/a_n2058_n1000#" 83.1748
cap "BIAS_1_0/XM7/w_n2258_n1297#" "BIAS_1_0/XM7/a_n2000_n1097#" 46.7726
cap "BIAS_1_0/XM7/w_n2258_n1297#" "BIAS_1_0/XM6/a_2000_n50#" 29.5238
cap "BIAS_1_0/XM5/a_n2000_n147#" "BIAS_1_0/XM7/w_n2258_n1297#" 38.2946
cap "BIAS_1_0/XM6/a_2000_n50#" "BIAS_1_0/XM7/w_n2258_n1297#" 24.406
cap "BIAS_1_0/XM6/a_n2000_n147#" "BIAS_1_0/XM7/w_n2258_n1297#" 28.4148
cap "BIAS_1_0/sky130_fd_pr__cap_mim_m3_1_TKQNZ5_1/c1_n2896_n2750#" "BIAS_1_0/XM5/w_n2258_n347#" 33.5714
cap "BIAS_1_0/sky130_fd_pr__cap_mim_m3_1_TKQNZ5_1/m3_n2936_n2790#" "BIAS_1_0/XM5/w_n2258_n347#" 22.0439
cap "BIAS_1_0/XM5/w_n2258_n347#" "BIAS_1_0/sky130_fd_pr__cap_mim_m3_1_TKQNZ5_1/m3_n2936_n2790#" 12.4838
cap "BIAS_1_0/XM5/w_n2258_n347#" "BIAS_1_0/sky130_fd_pr__cap_mim_m3_1_TKQNZ5_1/c1_n2896_n2750#" 61.4379
cap "VAPWR" "BIAS_1_0/sky130_fd_pr__cap_mim_m3_1_TKQNZ5_1/m3_n2936_n2790#" 12.4838
cap "VAPWR" "BIAS_1_0/sky130_fd_pr__cap_mim_m3_1_TKQNZ5_1/c1_n2896_n2750#" 61.4379
cap "VAPWR" "BIAS_1_0/sky130_fd_pr__cap_mim_m3_1_TKQNZ5_1/m3_n2936_n2790#" 12.4838
cap "VAPWR" "BIAS_1_0/sky130_fd_pr__cap_mim_m3_1_TKQNZ5_1/c1_n2896_n2750#" 61.4379
cap "VAPWR" "BIAS_1_0/sky130_fd_pr__cap_mim_m3_1_TKQNZ5_1/m3_n2936_n2790#" 8.85778
cap "VAPWR" "BIAS_1_0/sky130_fd_pr__cap_mim_m3_1_TKQNZ5_1/c1_n2896_n2750#" 20.0551
cap "BIAS_1_0/XM9/w_n2258_n715#" "m2_4796_12022#" 0.239853
cap "BIAS_1_0/XM9/w_n2258_n715#" "BIAS_1_0/vd_n" 0.084606
cap "m2_5273_11043#" "BIAS_1_0/XM9/w_n2258_n715#" 3.15637
cap "BIAS_1_0/XM8/a_2000_n1000#" "VAPWR" 0.0238428
cap "BIAS_1_0/XM5/a_n2000_n147#" "BIAS_1_0/XM7/w_n2258_n1297#" 0.00234941
cap "BIAS_1_0/XM6/a_n2000_n147#" "BIAS_1_0/XM7/w_n2258_n1297#" -4.54747e-13
cap "BIAS_1_0/XM5/w_n2258_n347#" "BIAS_1_0/sky130_fd_pr__cap_mim_m3_1_TKQNZ5_1/c1_n2896_n2750#" 33.5714
cap "BIAS_1_0/sky130_fd_pr__cap_mim_m3_1_TKQNZ5_1/c1_n2896_n2750#" "BIAS_1_0/XM5/w_n2258_n347#" 61.4379
cap "VAPWR" "BIAS_1_0/sky130_fd_pr__cap_mim_m3_1_TKQNZ5_1/c1_n2896_n2750#" 61.4379
cap "VAPWR" "BIAS_1_0/sky130_fd_pr__cap_mim_m3_1_TKQNZ5_1/c1_n2896_n2750#" 61.4379
cap "BIAS_1_0/sky130_fd_pr__cap_mim_m3_1_TKQNZ5_1/m3_n2936_n2790#" "VAPWR" 33.4617
cap "VAPWR" "BIAS_1_0/sky130_fd_pr__cap_mim_m3_1_TKQNZ5_1/c1_n2896_n2750#" 217.355
cap "BIAS_1_0/XM9/w_n2258_n715#" "m2_4796_12022#" 7.66131
cap "m2_4796_12022#" "BIAS_1_0/XM10/a_2000_n300#" 6.10698
cap "BIAS_1_0/XM10/a_n2000_n397#" "m2_4796_12022#" 1.65575
cap "m2_4796_12022#" "BIAS_1_0/vb" -1.77636e-15
cap "BIAS_1_0/XM9/a_n2000_21#" "m2_4796_12022#" 0.165767
cap "BIAS_1_0/XM10/a_2000_n300#" "m2_4796_12022#" 4.20015
cap "BIAS_1_0/XM10/a_n2000_n397#" "BIAS_1_0/vb" 11.879
cap "BIAS_1_0/vb" "BIAS_1_0/XM9/w_n2258_n715#" 20.511
cap "BIAS_1_0/vb" "BIAS_1_0/XM10/a_2000_n300#" 93.4918
cap "BIAS_1_0/XM9/w_n2258_n715#" "m2_4796_12022#" 1.59884
cap "BIAS_1_0/XM9/a_n2000_21#" "BIAS_1_0/vb" 0.076456
cap "BIAS_1_0/XM10/a_n2000_n397#" "BIAS_1_0/vb" 0.180884
cap "BIAS_1_0/XM9/a_n2000_21#" "m2_4796_12022#" 0.0717688
cap "BIAS_1_0/XM10/a_n2000_n397#" "m2_4796_12022#" 0.169794
cap "BIAS_1_0/sky130_fd_pr__cap_mim_m3_1_TKQNZ5_1/c1_n2896_n2750#" "VAPWR" 200.304
cap "BIAS_1_0/sky130_fd_pr__cap_mim_m3_1_TKQNZ5_1/m3_n2936_n2790#" "VAPWR" 32.7947
cap "BIAS_1_0/sky130_fd_pr__nfet_g5v0d10v5_3ZTYNP_0/a_n2000_n138#" "m2_4365_9808#" 3.9649
cap "BIAS_1_0/XM9/a_n2000_21#" "m2_4796_12022#" 0.0549067
cap "m2_4796_12022#" "BIAS_1_0/XM9/w_n2258_n715#" 4.29245
cap "BIAS_1_0/vb" "m2_4796_12022#" 19.9501
cap "m2_4796_12022#" "BIAS_1_0/sky130_fd_pr__nfet_g5v0d10v5_3ZTYNP_0/a_n2000_n138#" 3.58988
cap "BIAS_1_0/vb" "m2_4796_12022#" 19.8969
cap "BIAS_1_0/vb" "BIAS_1_0/XM9/w_n2258_n715#" 3.72541
cap "BIAS_1_0/vb" "BIAS_1_0/sky130_fd_pr__nfet_g5v0d10v5_3ZTYNP_0/a_n2000_n138#" 164.886
cap "m2_4796_12022#" "BIAS_1_0/XM9/w_n2258_n715#" 1.34393
cap "m2_4796_12022#" "BIAS_1_0/sky130_fd_pr__nfet_g5v0d10v5_3ZTYNP_0/a_n2000_n138#" 1.5289
cap "BIAS_1_0/vb" "BIAS_1_0/sky130_fd_pr__nfet_g5v0d10v5_3ZTYNP_0/a_n2192_n272#" 15.4231
cap "m2_4365_9808#" "BIAS_1_0/sky130_fd_pr__nfet_g5v0d10v5_3ZTYNP_0/a_n2000_n138#" 3.9649
cap "BIAS_1_0/XM9/a_n2000_21#" "m2_4796_12022#" 0.26782
cap "BIAS_1_0/XM9/a_n2000_21#" "BIAS_1_0/vb" 0.285312
cap "BIAS_1_0/sky130_fd_pr__cap_mim_m3_1_TKQNZ5_1/c1_n2896_n2750#" "VAPWR" 200.304
cap "VAPWR" "BIAS_1_0/m3_33840_15877#" 32.7947
cap "m2_4796_12022#" "BIAS_1_0/sky130_fd_pr__nfet_g5v0d10v5_3ZTYNP_0/a_n2000_n138#" 3.5765
cap "m2_4796_12022#" "m2_4365_9808#" -7.10543e-15
cap "m2_4365_9808#" "BIAS_1_0/sky130_fd_pr__nfet_g5v0d10v5_3ZTYNP_0/a_n2192_n272#" 12.4739
cap "m2_4365_9808#" "BIAS_1_0/sky130_fd_pr__nfet_g5v0d10v5_3ZTYNP_0/a_n2000_n138#" 3.57035
cap "m2_4796_12022#" "BIAS_1_0/sky130_fd_pr__nfet_g5v0d10v5_3ZTYNP_0/a_n2192_n272#" 36.9929
cap "BIAS_1_0/sky130_fd_pr__nfet_g5v0d10v5_3ZTYNP_0/a_n2000_n138#" "m2_4365_9808#" 2.70283
cap "m2_4365_9808#" "BIAS_1_0/sky130_fd_pr__nfet_g5v0d10v5_3ZTYNP_0/a_n2192_n272#" 2.76867
cap "m2_4796_12022#" "BIAS_1_0/sky130_fd_pr__nfet_g5v0d10v5_3ZTYNP_0/a_n2000_n138#" 5.52591
cap "BIAS_1_0/sky130_fd_pr__nfet_g5v0d10v5_3ZTYNP_0/a_n2192_n272#" "BIAS_1_0/vb" 14.7501
cap "m2_4796_12022#" "BIAS_1_0/sky130_fd_pr__nfet_g5v0d10v5_3ZTYNP_0/a_n2192_n272#" 39.4985
cap "VAPWR" "BIAS_1_0/sky130_fd_pr__cap_mim_m3_1_TKQNZ5_1/c1_n2896_n2750#" 177.842
cap "BIAS_1_0/m3_33840_15877#" "VAPWR" 36.3847
cap "BIAS_1_0/sky130_fd_pr__nfet_g5v0d10v5_3ZTYNP_0/a_n2000_n138#" "m2_4365_9808#" 1.51112
cap "m2_4365_9808#" "BIAS_1_0/sky130_fd_pr__nfet_g5v0d10v5_3ZTYNP_0/a_n2192_n272#" 12.7439
cap "m2_4796_12022#" "BIAS_1_0/sky130_fd_pr__nfet_g5v0d10v5_3ZTYNP_0/a_n2192_n272#" 41.6344
cap "BIAS_1_0/sky130_fd_pr__nfet_g5v0d10v5_3ZTYNP_0/a_n2000_n138#" "m2_4796_12022#" 2.03817
cap "BIAS_1_0/sky130_fd_pr__nfet_g5v0d10v5_3ZTYNP_0/a_n2192_n272#" "m2_4365_9808#" 3.03874
cap "BIAS_1_0/sky130_fd_pr__nfet_g5v0d10v5_3ZTYNP_0/a_n2192_n272#" "m2_4796_12022#" 44.7276
cap "BIAS_1_0/sky130_fd_pr__nfet_g5v0d10v5_3ZTYNP_0/a_n2000_n138#" "m2_4365_9808#" 0.274318
cap "BIAS_1_0/m3_33840_15877#" "VAPWR" 42.6197
cap "VAPWR" "BIAS_1_0/sky130_fd_pr__cap_mim_m3_1_TKQNZ5_0/c1_n2896_n2750#" 113.458
cap "BIAS_1_0/sky130_fd_pr__nfet_g5v0d10v5_3ZTYNP_0/a_n2000_n138#" "BIAS_1_0/vth" 1.51112
cap "BIAS_1_0/sky130_fd_pr__nfet_g5v0d10v5_3ZTYNP_0/a_n2192_n272#" "m2_4796_12022#" 41.6344
cap "BIAS_1_0/vth" "BIAS_1_0/sky130_fd_pr__nfet_g5v0d10v5_3ZTYNP_0/a_n2192_n272#" 12.7439
cap "BIAS_1_0/sky130_fd_pr__nfet_g5v0d10v5_3ZTYNP_0/a_n2000_n138#" "BIAS_1_0/vth" 0.274318
cap "BIAS_1_0/sky130_fd_pr__nfet_g5v0d10v5_3ZTYNP_0/a_n2000_n138#" "m2_4796_12022#" 2.03817
cap "BIAS_1_0/vth" "BIAS_1_0/sky130_fd_pr__nfet_g5v0d10v5_3ZTYNP_0/a_n2192_n272#" 3.03874
cap "m2_4796_12022#" "BIAS_1_0/sky130_fd_pr__nfet_g5v0d10v5_3ZTYNP_0/a_n2192_n272#" 44.7276
cap "BIAS_1_0/sky130_fd_pr__cap_mim_m3_1_TKQNZ5_0/c1_n2896_n2750#" "VAPWR" 200.304
cap "BIAS_1_0/m3_33840_15877#" "VAPWR" 32.7947
cap "BIAS_1_0/vth" "BIAS_1_0/sky130_fd_pr__nfet_g5v0d10v5_3ZTYNP_0/a_n2000_n138#" 0.263366
cap "BIAS_1_0/sky130_fd_pr__nfet_g5v0d10v5_3ZTYNP_0/a_n2192_n272#" "m2_4796_12022#" 26.0989
cap "BIAS_1_0/vth" "BIAS_1_0/sky130_fd_pr__nfet_g5v0d10v5_3ZTYNP_0/a_n2192_n272#" 2.22109
cap "BIAS_1_0/vth" "m2_4796_12022#" 0.115259
cap "BIAS_1_0/XM19/a_n2058_n50#" "BIAS_1_0/vth" 0.204015
cap "BIAS_1_0/sky130_fd_pr__nfet_g5v0d10v5_3ZTYNP_0/a_n2192_n272#" "m2_4796_12022#" 26.7995
cap "BIAS_1_0/sky130_fd_pr__nfet_g5v0d10v5_3ZTYNP_0/a_n2192_n272#" "BIAS_1_0/vth" 6.19018
cap "m2_4796_12022#" "BIAS_1_0/sky130_fd_pr__nfet_g5v0d10v5_3ZTYNP_0/a_n2000_n138#" 0.372694
cap "BIAS_1_0/vth" "BIAS_1_0/sky130_fd_pr__nfet_g5v0d10v5_3ZTYNP_0/a_n2000_n138#" 0.547591
cap "BIAS_1_0/sky130_fd_pr__cap_mim_m3_1_TKQNZ5_0/m3_n2936_n2790#" "VAPWR" 32.7947
cap "VAPWR" "BIAS_1_0/sky130_fd_pr__cap_mim_m3_1_TKQNZ5_0/c1_n2896_n2750#" 200.304
cap "VAPWR" "BIAS_1_0/sky130_fd_pr__cap_mim_m3_1_TKQNZ5_0/c1_n2896_n2750#" 200.304
cap "VAPWR" "BIAS_1_0/sky130_fd_pr__cap_mim_m3_1_TKQNZ5_0/m3_n2936_n2790#" 32.7947
cap "BIAS_1_0/XR25/a_n35_n1366#" "BIAS_1_0/vss" 9.49236
cap "m2_4796_12022#" "BIAS_1_0/vss" -0.0897907
cap "BIAS_1_0/sky130_fd_pr__cap_mim_m3_1_TKQNZ5_0/m3_n2936_n2790#" "VAPWR" 14.4091
cap "BIAS_1_0/sky130_fd_pr__cap_mim_m3_1_TKQNZ5_0/c1_n2896_n2750#" "VAPWR" 61.379
cap "m2_4796_12022#" "delay_1_0/vss" 6.53882
cap "BIAS_1_0/vss" "m2_4796_12022#" 27.6211
cap "delay_1_0/XR12/a_n35_n2916#" "m2_4796_12022#" 3.65112
cap "m2_4796_12022#" "delay_1_0/XM1/w_n1258_n397#" 8.45919
cap "BIAS_1_0/vss" "m2_4796_12022#" 7.17873
cap "delay_1_0/XM1/w_n1258_n397#" "m2_4796_12022#" 31.9008
cap "m2_4796_12022#" "BIAS_1_0/XR25/a_n35_n1366#" 0.29908
cap "m2_4796_12022#" "BIAS_1_0/XR25/a_n35_n1366#" 0.187442
cap "delay_1_0/vcc" "m2_4796_12022#" 31.9008
cap "m2_4796_12022#" "BIAS_1_0/vss" 20.8726
cap "delay_1_0/vcc" "delay_1_0/vd_n" 29.3715
cap "delay_1_0/vcc" "BIAS_1_0/XR20/a_n165_n1496#" 0.128273
cap "delay_1_0/vd_n" "BIAS_1_0/XR12/a_n35_934#" 0.513907
cap "delay_1_0/vd_n" "BIAS_1_0/XR20/a_n165_n1496#" 21.4026
cap "delay_1_0/vd_n" "BIAS_1_0/sky130_fd_pr__res_xhigh_po_0p35_FS85BE_1/a_n35_934#" 0.833221
cap "delay_1_0/vd_n" "BIAS_1_0/XR20/a_n165_n1496#" 11.8942
cap "delay_1_0/vcc" "BIAS_1_0/XR20/a_n165_n1496#" 1.61786
cap "delay_1_0/vd_n" "BIAS_1_0/XR12/a_n35_934#" 0.321133
cap "delay_1_0/vcc" "BIAS_1_0/XQ10/Base" 1.61786
cap "BIAS_1_0/XQ10/Base" "VAPWR" 1.61786
cap "BIAS_1_0/vss" "VAPWR" 1.61786
cap "BIAS_1_0/vss" "VAPWR" 1.61794
cap "BIAS_1_0/vss" "delay_1_0/XC1/c1_n3146_n3000#" 29.5709
cap "BIAS_1_0/XQ9/Emitter" "delay_1_0/XC1/c1_n3146_n3000#" 4.7105
cap "delay_1_0/XC1/c1_n3146_n3000#" "BIAS_1_0/vss" 5.10401
cap "BIAS_1_0/vss" "VAPWR" 0.109625
cap "delay_1_0/vd" "delay_1_0/vss" 0.110745
cap "delay_1_0/vss" "delay_1_0/XR9/a_n35_n2916#" 1.13926
cap "delay_1_0/XR5/a_n35_n2916#" "delay_1_0/vss" 2.4613
cap "delay_1_0/vss" "delay_1_0/vd" 99.3067
cap "m2_4796_12022#" "delay_1_0/vss" 9.78216
cap "BIAS_1_0/vss" "m2_4796_12022#" 33.7019
cap "delay_1_0/XR12/a_n35_n2916#" "m2_4796_12022#" 3.65112
cap "m2_4796_12022#" "delay_1_0/XM1/w_n1258_n397#" 9.70771
cap "m2_4796_12022#" "delay_1_0/XM1/w_n1258_n397#" 36.6915
cap "m2_4796_12022#" "BIAS_1_0/vss" 1.82794
cap "delay_1_0/vcc" "m2_4796_12022#" 36.6915
cap "delay_1_0/XM1/a_n1000_n197#" "m2_4796_12022#" 1.15189
cap "delay_1_0/XM1/a_n1000_n197#" "delay_1_0/vcc" 8.01361
cap "delay_1_0/vd_n" "delay_1_0/vcc" 34.1847
cap "delay_1_0/XM1/a_n1000_n197#" "delay_1_0/vd_n" 2.29879
cap "delay_1_0/vd_n" "delay_1_0/XM2/a_n1000_n197#" 16.7007
cap "delay_1_0/vcc" "delay_1_0/vd_n" 25.243
cap "delay_1_0/vcc" "BIAS_1_0/XR12/a_n165_n1496#" 0.562466
cap "delay_1_0/vd_n" "BIAS_1_0/XR12/a_n165_n1496#" 2.46375
cap "delay_1_0/vcc" "delay_1_0/XM2/a_n1000_n197#" 185.712
cap "BIAS_1_0/XQ10/Base" "delay_1_0/vcc" 1.01738
cap "delay_1_0/vcc" "delay_1_0/vd_n" 94.0321
cap "delay_1_0/XM2/a_n1000_n197#" "delay_1_0/vcc" 402.7
cap "BIAS_1_0/XQ10/Base" "VAPWR" 1.01738
cap "delay_1_0/XC1/m3_n3186_n3040#" "VAPWR" 402.7
cap "VAPWR" "delay_1_0/XC1/c1_n3146_n3000#" 94.0321
cap "BIAS_1_0/vss" "VAPWR" 1.01738
cap "VAPWR" "delay_1_0/XC1/c1_n3146_n3000#" 94.0321
cap "delay_1_0/XC1/m3_n3186_n3040#" "VAPWR" 402.7
cap "BIAS_1_0/vss" "VAPWR" 1.01723
cap "delay_1_0/XC1/m3_n3186_n3040#" "VAPWR" 402.7
cap "delay_1_0/XC1/c1_n3146_n3000#" "VAPWR" 303.07
cap "delay_1_0/XC3/m3_n3186_n3040#" "VAPWR" 192.868
cap "VAPWR" "BIAS_1_0/vss" 0.121795
cap "delay_1_0/XC1/c1_n3146_n3000#" "VAPWR" 365.046
cap "VAPWR" "delay_1_0/XC1/m3_n3186_n3040#" 68.2787
cap "VAPWR" "delay_1_0/XC1/c1_n3146_n3000#" 94.3545
cap "VAPWR" "delay_1_0/XC3/m3_n3186_n3040#" 408.496
cap "delay_1_0/XC3/c1_n3146_n3000#" "VAPWR" 94.3545
cap "VAPWR" "delay_1_0/XC3/m3_n3186_n3040#" 408.496
cap "VAPWR" "delay_1_0/XC3/c1_n3146_n3000#" 94.3545
cap "delay_1_0/XC3/m3_n3186_n3040#" "VAPWR" 408.496
cap "delay_1_0/XC3/c1_n3146_n3000#" "VAPWR" 76.8315
cap "delay_1_0/XC3/m3_n3186_n3040#" "VAPWR" 408.496
cap "delay_1_0/XC3/m3_n3186_n3040#" "VAPWR" 39.5865
cap "delay_1_0/vd_n" "delay_1_0/vcc" 21.7772
cap "delay_1_0/vd_n" "delay_1_0/XM2/a_n1000_n197#" 4.54747e-13
cap "delay_1_0/XR2/a_n165_n3046#" "VGND" 15.7318
cap "delay_1_0/XR2/a_n165_n3046#" "VGND" 13.3355
cap "VGND" "delay_1_0/XR2/a_n165_n3046#" 15.7318
cap "VGND" "delay_1_0/XR2/a_n165_n3046#" 13.3355
cap "delay_1_0/XR2/a_n165_n3046#" "VGND" 15.8252
cap "VGND" "delay_1_0/m1_36421_5780#" 0.0778506
cap "delay_1_0/XR2/a_n35_2484#" "VGND" 0.143942
cap "delay_1_0/XR2/a_n165_n3046#" "VGND" 13.3355
cap "VGND" "delay_1_0/XR2/a_n165_n3046#" 15.7318
cap "VGND" "delay_1_0/m1_36421_5780#" 0.052101
cap "delay_1_0/XR3/a_n35_n2916#" "VGND" 0.143942
cap "VGND" "delay_1_0/XR2/a_n165_n3046#" 13.3355
cap "VGND" "delay_1_0/XR2/a_n165_n3046#" 15.7318
cap "delay_1_0/XR2/a_n165_n3046#" "VGND" 13.3355
cap "VGND" "delay_1_0/XR3/a_n165_n3046#" 15.7318
cap "VGND" "delay_1_0/XR3/a_n165_n3046#" 13.3355
cap "delay_1_0/XR3/a_n35_2484#" "VGND" 0.0877451
cap "VGND" "delay_1_0/XR3/a_n165_n3046#" 15.7318
cap "delay_1_0/XR3/a_n165_n3046#" "VGND" 13.3355
cap "delay_1_0/XR3/a_n35_2484#" "VGND" 0.107644
cap "VGND" "delay_1_0/XR3/a_n165_n3046#" 7.75575
cap "delay_1_0/XR3/a_n165_n3046#" "VGND" 5.80253
merge "delay_1_0/vcc" "BIAS_1_0/vcc" -35480.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4325208 -31878 -394550 -3486 -22746021 -105267 0 0 0 0
merge "BIAS_1_0/vcc" "COMP_2_0/vcc"
merge "COMP_2_0/vcc" "latch_sch_0/VDD"
merge "latch_sch_0/VDD" "VCR_0/vcc"
merge "VCR_0/vcc" "VAPWR"
merge "delay_1_0/VSUBS" "BIAS_1_0/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "BIAS_1_0/VSUBS" "latch_sch_0/VSUBS"
merge "latch_sch_0/VSUBS" "COMP_2_0/VSUBS"
merge "COMP_2_0/VSUBS" "VCR_0/VSUBS"
merge "VCR_0/VSUBS" "Timming_0/VSUBS"
merge "Timming_0/VSUBS" "VSUBS"
merge "delay_1_0/vd" "latch_sch_0/Qn" -5479.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -756 -136 -1164440 -23544 0 0 0 0 0 0
merge "latch_sch_0/Qn" "m2_11366_10162#"
merge "delay_1_0/vss" "BIAS_1_0/vss" -22930.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -79292 -1960 -418237 -8954 -41600 -608 -14941962 -74822 0 0 0 0
merge "BIAS_1_0/vss" "latch_sch_0/VSS"
merge "latch_sch_0/VSS" "COMP_2_0/vss"
merge "COMP_2_0/vss" "m2_10766_8094#"
merge "m2_10766_8094#" "VCR_0/vss"
merge "VCR_0/vss" "Timming_0/vss"
merge "Timming_0/vss" "VGND"
merge "BIAS_1_0/vth" "COMP_2_0/vin_n" -3046.01 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1700 -234 -1470 -182 -1303400 -19600 0 0 0 0
merge "COMP_2_0/vin_n" "m2_4365_9808#"
merge "delay_1_0/vd_n" "BIAS_1_0/vd_n" -9624.3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3104960 -39786 0 0 -85636 -1400 0 0 0 0
merge "BIAS_1_0/vd_n" "COMP_2_0/vd_n"
merge "COMP_2_0/vd_n" "m2_4796_12022#"
merge "COMP_2_0/vin_p" "VCR_0/VT" -4475.32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5256 -548 0 0 -1898176 -28810 0 0 0 0
merge "VCR_0/VT" "m2_3925_9658#"
merge "latch_sch_0/R" "COMP_2_0/out" -375.634 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3432 -254 -1425 -220 0 0 0 0
merge "COMP_2_0/out" "m3_13127_8634#"
merge "latch_sch_0/Q" "Timming_0/Vd" -2877.78 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -580662 -8930 0 0 0 0 0 0 0 0
merge "Timming_0/Vd" "m2_12919_10295#"
merge "VCR_0/Vled" "Timming_0/Vled" -322.676 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -576 -160 -1170 -206 0 0 0 0 0 0
merge "Timming_0/Vled" "ua[2]"
merge "VCR_0/LED" "ua[0]" -286.736 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2325 -340 0 0 0 0 0 0 0 0
merge "latch_sch_0/S" "ua[5]" -104.53 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5720 -306 0 0 0 0 0 0
merge "BIAS_1_0/vb" "COMP_2_0/vb" -1261.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3808 -376 0 0 -280000 -5600 0 0 0 0
merge "COMP_2_0/vb" "m2_5273_11043#"
merge "Timming_0/vb2" "ua[4]" -90.1605 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1040 -144 0 0 0 0 0 0 0 0
merge "Timming_0/vb3" "ua[3]" -24.5648 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -728 -132 0 0 0 0 0 0 0 0
merge "VCR_0/vsen" "ua[1]" -419.651 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1884 -338 0 0 0 0 0 0
