{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system.qsys soc_system.BAK.qsys " "Backing up file \"soc_system.qsys\" to \"soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1571769118658 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/synthesis/soc_system.v soc_system.BAK.v " "Backing up file \"soc_system/synthesis/soc_system.v\" to \"soc_system.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1571769118659 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1571769118659 ""}
{ "Info" "" "" "2019.10.22.18:32:18 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2019.10.22.18:32:18 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1571769138821 ""}
{ "Info" "" "" "2019.10.22.18:32:18 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2019.10.22.18:32:18 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1571769138831 ""}
{ "Info" "soc_system_generation.rpt" "" "2019.10.22.18:32:39 Info: Saving generation log to /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system" {  } {  } 0 0 "2019.10.22.18:32:39 Info: Saving generation log to /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system" 0 0 "Shell" 0 -1 1571769159430 ""}
{ "Info" "" "" "2019.10.22.18:32:39 Info: Starting: Create simulation model" {  } {  } 0 0 "2019.10.22.18:32:39 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1571769159431 ""}
{ "Info" "simulation --family="Cyclone V" --part=5CSEMA5F31C6" "" "2019.10.22.18:32:39 Info: qsys-generate /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system" {  } {  } 0 0 "2019.10.22.18:32:39 Info: qsys-generate /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system" 0 0 "Shell" 0 -1 1571769159437 ""}
{ "Info" "soc_system.qsys" "" "2019.10.22.18:32:39 Info: Loading fpga-rtl" {  } {  } 0 0 "2019.10.22.18:32:39 Info: Loading fpga-rtl" 0 0 "Shell" 0 -1 1571769159471 ""}
{ "Info" "" "" "2019.10.22.18:32:39 Info: Reading input file" {  } {  } 0 0 "2019.10.22.18:32:39 Info: Reading input file" 0 0 "Shell" 0 -1 1571769159489 ""}
{ "Info" "" "" "2019.10.22.18:32:39 Info: Adding Audio_Interface \[Audio_Slave 1.0\]" {  } {  } 0 0 "2019.10.22.18:32:39 Info: Adding Audio_Interface \[Audio_Slave 1.0\]" 0 0 "Shell" 0 -1 1571769159494 ""}
{ "Info" "" "" "2019.10.22.18:32:39 Info: Parameterizing module Audio_Interface" {  } {  } 0 0 "2019.10.22.18:32:39 Info: Parameterizing module Audio_Interface" 0 0 "Shell" 0 -1 1571769159494 ""}
{ "Info" "" "" "2019.10.22.18:32:39 Info: Adding buttons \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2019.10.22.18:32:39 Info: Adding buttons \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1571769159495 ""}
{ "Info" "" "" "2019.10.22.18:32:39 Info: Parameterizing module buttons" {  } {  } 0 0 "2019.10.22.18:32:39 Info: Parameterizing module buttons" 0 0 "Shell" 0 -1 1571769159496 ""}
{ "Info" "" "" "2019.10.22.18:32:39 Info: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 0 "2019.10.22.18:32:39 Info: Adding clk_0 \[clock_source 17.1\]" 0 0 "Shell" 0 -1 1571769159496 ""}
{ "Info" "" "" "2019.10.22.18:32:39 Info: Parameterizing module clk_0" {  } {  } 0 0 "2019.10.22.18:32:39 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1571769159497 ""}
{ "Info" "" "" "2019.10.22.18:32:39 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2019.10.22.18:32:39 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1571769159498 ""}
{ "Info" "" "" "2019.10.22.18:32:39 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2019.10.22.18:32:39 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1571769159498 ""}
{ "Info" "" "" "2019.10.22.18:32:39 Info: Adding hps_0 \[altera_hps 17.1\]" {  } {  } 0 0 "2019.10.22.18:32:39 Info: Adding hps_0 \[altera_hps 17.1\]" 0 0 "Shell" 0 -1 1571769159499 ""}
{ "Info" "" "" "2019.10.22.18:32:39 Info: Parameterizing module hps_0" {  } {  } 0 0 "2019.10.22.18:32:39 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1571769159502 ""}
{ "Info" "" "" "2019.10.22.18:32:39 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2019.10.22.18:32:39 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1571769159508 ""}
{ "Info" "" "" "2019.10.22.18:32:39 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2019.10.22.18:32:39 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1571769159508 ""}
{ "Info" "" "" "2019.10.22.18:32:39 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2019.10.22.18:32:39 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1571769159509 ""}
{ "Info" "" "" "2019.10.22.18:32:39 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2019.10.22.18:32:39 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1571769159509 ""}
{ "Info" "" "" "2019.10.22.18:32:39 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 0 "2019.10.22.18:32:39 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" 0 0 "Shell" 0 -1 1571769159510 ""}
{ "Info" "" "" "2019.10.22.18:32:39 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2019.10.22.18:32:39 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1571769159511 ""}
{ "Info" "" "" "2019.10.22.18:32:39 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 0 "2019.10.22.18:32:39 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.1\]" 0 0 "Shell" 0 -1 1571769159511 ""}
{ "Info" "" "" "2019.10.22.18:32:39 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2019.10.22.18:32:39 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1571769159512 ""}
{ "Info" "" "" "2019.10.22.18:32:39 Info: Adding pio_led \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2019.10.22.18:32:39 Info: Adding pio_led \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1571769159513 ""}
{ "Info" "" "" "2019.10.22.18:32:39 Info: Parameterizing module pio_led" {  } {  } 0 0 "2019.10.22.18:32:39 Info: Parameterizing module pio_led" 0 0 "Shell" 0 -1 1571769159513 ""}
{ "Info" "" "" "2019.10.22.18:32:39 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" {  } {  } 0 0 "2019.10.22.18:32:39 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" 0 0 "Shell" 0 -1 1571769159514 ""}
{ "Info" "" "" "2019.10.22.18:32:39 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2019.10.22.18:32:39 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1571769159515 ""}
{ "Info" "" "" "2019.10.22.18:32:39 Info: Building connections" {  } {  } 0 0 "2019.10.22.18:32:39 Info: Building connections" 0 0 "Shell" 0 -1 1571769159515 ""}
{ "Info" "" "" "2019.10.22.18:32:39 Info: Parameterizing connections" {  } {  } 0 0 "2019.10.22.18:32:39 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1571769159519 ""}
{ "Info" "" "" "2019.10.22.18:32:39 Info: Validating" {  } {  } 0 0 "2019.10.22.18:32:39 Info: Validating" 0 0 "Shell" 0 -1 1571769159520 ""}
{ "Info" "" "" "2019.10.22.18:32:46 Info: Done reading input file" {  } {  } 0 0 "2019.10.22.18:32:46 Info: Done reading input file" 0 0 "Shell" 0 -1 1571769166452 ""}
{ "Warning" "" "" "2019.10.22.18:32:48 Warning: soc_system.Audio_Slave: The SIM_VERILOG fileset must specify the top-level module name." {  } {  } 0 0 "2019.10.22.18:32:48 Warning: soc_system.Audio_Slave: The SIM_VERILOG fileset must specify the top-level module name." 0 0 "Shell" 0 -1 1571769168466 ""}
{ "Info" "" "" "2019.10.22.18:32:48 Info: soc_system.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.10.22.18:32:48 Info: soc_system.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1571769168466 ""}
{ "Info" "" "" "2019.10.22.18:32:48 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2019.10.22.18:32:48 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1571769168467 ""}
{ "Info" "" "" "2019.10.22.18:32:48 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.10.22.18:32:48 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1571769168467 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2019.10.22.18:32:48 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2019.10.22.18:32:48 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1571769168467 ""}
{ "Warning" "" "" "2019.10.22.18:32:48 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2019.10.22.18:32:48 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1571769168467 ""}
{ "Warning" "" "" "2019.10.22.18:32:48 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2019.10.22.18:32:48 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1571769168468 ""}
{ "Info" "" "" "2019.10.22.18:32:48 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.10.22.18:32:48 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1571769168473 ""}
{ "Info" "" "" "2019.10.22.18:32:48 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2019.10.22.18:32:48 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1571769168474 ""}
{ "Info" "" "" "2019.10.22.18:32:48 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2019.10.22.18:32:48 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1571769168474 ""}
{ "Info" "" "" "2019.10.22.18:32:49 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" {  } {  } 0 0 "2019.10.22.18:32:49 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1571769169935 ""}
{ "Info" "" "" "2019.10.22.18:32:55 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2019.10.22.18:32:55 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1571769175486 ""}
{ "Warning" "" "" "2019.10.22.18:32:55 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2019.10.22.18:32:55 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1571769175859 ""}
{ "Warning" "" "" "2019.10.22.18:32:55 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2019.10.22.18:32:55 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1571769175859 ""}
{ "Warning" "" "" "2019.10.22.18:32:55 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2019.10.22.18:32:55 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1571769175860 ""}
{ "Warning" "" "" "2019.10.22.18:32:55 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2019.10.22.18:32:55 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1571769175861 ""}
{ "Info" "" "" "2019.10.22.18:32:59 Info: Audio_Interface: \"soc_system\" instantiated Audio_Slave \"Audio_Interface\"" {  } {  } 0 0 "2019.10.22.18:32:59 Info: Audio_Interface: \"soc_system\" instantiated Audio_Slave \"Audio_Interface\"" 0 0 "Shell" 0 -1 1571769179452 ""}
{ "Info" "" "" "2019.10.22.18:32:59 Info: buttons: Starting RTL generation for module 'soc_system_buttons'" {  } {  } 0 0 "2019.10.22.18:32:59 Info: buttons: Starting RTL generation for module 'soc_system_buttons'" 0 0 "Shell" 0 -1 1571769179460 ""}
{ "Info" "  ]" "" "2019.10.22.18:32:59 Info: buttons:   Generation command is \[exec /home/ubuntu/intelFPGA/17.1/quartus/linux64/perl/bin/perl -I /home/ubuntu/intelFPGA/17.1/quartus/linux64/perl/lib -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin/europa -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin/perl_lib -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin -I /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_buttons --dir=/tmp/alt8191_684279416973100391.dir/0003_buttons_gen/ --quartus_dir=/home/ubuntu/intelFPGA/17.1/quartus --verilog --config=/tmp/alt8191_684279416973100391.dir/0003_buttons_gen//soc_system_buttons_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8191_684279416973100391.dir/0003_buttons_gen" {  } {  } 0 0 "2019.10.22.18:32:59 Info: buttons:   Generation command is \[exec /home/ubuntu/intelFPGA/17.1/quartus/linux64/perl/bin/perl -I /home/ubuntu/intelFPGA/17.1/quartus/linux64/perl/lib -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin/europa -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin/perl_lib -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin -I /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_buttons --dir=/tmp/alt8191_684279416973100391.dir/0003_buttons_gen/ --quartus_dir=/home/ubuntu/intelFPGA/17.1/quartus --verilog --config=/tmp/alt8191_684279416973100391.dir/0003_buttons_gen//soc_system_buttons_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8191_684279416973100391.dir/0003_buttons_gen" 0 0 "Shell" 0 -1 1571769179461 ""}
{ "Info" "" "" "2019.10.22.18:32:59 Info: buttons: Done RTL generation for module 'soc_system_buttons'" {  } {  } 0 0 "2019.10.22.18:32:59 Info: buttons: Done RTL generation for module 'soc_system_buttons'" 0 0 "Shell" 0 -1 1571769179594 ""}
{ "Info" "" "" "2019.10.22.18:32:59 Info: buttons: \"soc_system\" instantiated altera_avalon_pio \"buttons\"" {  } {  } 0 0 "2019.10.22.18:32:59 Info: buttons: \"soc_system\" instantiated altera_avalon_pio \"buttons\"" 0 0 "Shell" 0 -1 1571769179595 ""}
{ "Info" "" "" "2019.10.22.18:32:59 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" {  } {  } 0 0 "2019.10.22.18:32:59 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" 0 0 "Shell" 0 -1 1571769179698 ""}
{ "Info" "" "" "2019.10.22.18:32:59 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2019.10.22.18:32:59 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1571769179699 ""}
{ "Info" "" "" "2019.10.22.18:33:00 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2019.10.22.18:33:00 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1571769180430 ""}
{ "Info" "" "" "2019.10.22.18:33:00 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.10.22.18:33:00 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1571769180965 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2019.10.22.18:33:00 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2019.10.22.18:33:00 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1571769180968 ""}
{ "Warning" "" "" "2019.10.22.18:33:00 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2019.10.22.18:33:00 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1571769180969 ""}
{ "Warning" "" "" "2019.10.22.18:33:00 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2019.10.22.18:33:00 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1571769180970 ""}
{ "Info" "" "" "2019.10.22.18:33:01 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2019.10.22.18:33:01 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1571769181851 ""}
{ "Info" "" "" "2019.10.22.18:33:01 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" {  } {  } 0 0 "2019.10.22.18:33:01 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" 0 0 "Shell" 0 -1 1571769181852 ""}
{ "Info" "" "" "2019.10.22.18:33:01 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2019.10.22.18:33:01 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1571769181857 ""}
{ "Info" "  ]" "" "2019.10.22.18:33:01 Info: jtag_uart:   Generation command is \[exec /home/ubuntu/intelFPGA/17.1/quartus/linux64/perl/bin/perl -I /home/ubuntu/intelFPGA/17.1/quartus/linux64/perl/lib -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin/europa -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin/perl_lib -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin -I /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt8191_684279416973100391.dir/0005_jtag_uart_gen/ --quartus_dir=/home/ubuntu/intelFPGA/17.1/quartus --verilog --config=/tmp/alt8191_684279416973100391.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8191_684279416973100391.dir/0005_jtag_uart_gen" {  } {  } 0 0 "2019.10.22.18:33:01 Info: jtag_uart:   Generation command is \[exec /home/ubuntu/intelFPGA/17.1/quartus/linux64/perl/bin/perl -I /home/ubuntu/intelFPGA/17.1/quartus/linux64/perl/lib -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin/europa -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin/perl_lib -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin -I /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt8191_684279416973100391.dir/0005_jtag_uart_gen/ --quartus_dir=/home/ubuntu/intelFPGA/17.1/quartus --verilog --config=/tmp/alt8191_684279416973100391.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8191_684279416973100391.dir/0005_jtag_uart_gen" 0 0 "Shell" 0 -1 1571769181857 ""}
{ "Info" "" "" "2019.10.22.18:33:02 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2019.10.22.18:33:02 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1571769182063 ""}
{ "Info" "" "" "2019.10.22.18:33:02 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2019.10.22.18:33:02 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1571769182064 ""}
{ "Info" "" "" "2019.10.22.18:33:02 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2019.10.22.18:33:02 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1571769182068 ""}
{ "Info" "  ]" "" "2019.10.22.18:33:02 Info: onchip_memory2_0:   Generation command is \[exec /home/ubuntu/intelFPGA/17.1/quartus/linux64/perl/bin/perl -I /home/ubuntu/intelFPGA/17.1/quartus/linux64/perl/lib -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin/europa -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin/perl_lib -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin -I /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=/tmp/alt8191_684279416973100391.dir/0006_onchip_memory2_0_gen/ --quartus_dir=/home/ubuntu/intelFPGA/17.1/quartus --verilog --config=/tmp/alt8191_684279416973100391.dir/0006_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8191_684279416973100391.dir/0006_onchip_memory2_0_gen" {  } {  } 0 0 "2019.10.22.18:33:02 Info: onchip_memory2_0:   Generation command is \[exec /home/ubuntu/intelFPGA/17.1/quartus/linux64/perl/bin/perl -I /home/ubuntu/intelFPGA/17.1/quartus/linux64/perl/lib -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin/europa -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin/perl_lib -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin -I /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=/tmp/alt8191_684279416973100391.dir/0006_onchip_memory2_0_gen/ --quartus_dir=/home/ubuntu/intelFPGA/17.1/quartus --verilog --config=/tmp/alt8191_684279416973100391.dir/0006_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8191_684279416973100391.dir/0006_onchip_memory2_0_gen" 0 0 "Shell" 0 -1 1571769182069 ""}
{ "Info" "" "" "2019.10.22.18:33:02 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2019.10.22.18:33:02 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1571769182403 ""}
{ "Info" "" "" "2019.10.22.18:33:02 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2019.10.22.18:33:02 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1571769182405 ""}
{ "Info" "" "" "2019.10.22.18:33:02 Info: pio_led: Starting RTL generation for module 'soc_system_pio_led'" {  } {  } 0 0 "2019.10.22.18:33:02 Info: pio_led: Starting RTL generation for module 'soc_system_pio_led'" 0 0 "Shell" 0 -1 1571769182409 ""}
{ "Info" "  ]" "" "2019.10.22.18:33:02 Info: pio_led:   Generation command is \[exec /home/ubuntu/intelFPGA/17.1/quartus/linux64/perl/bin/perl -I /home/ubuntu/intelFPGA/17.1/quartus/linux64/perl/lib -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin/europa -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin/perl_lib -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin -I /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_led --dir=/tmp/alt8191_684279416973100391.dir/0007_pio_led_gen/ --quartus_dir=/home/ubuntu/intelFPGA/17.1/quartus --verilog --config=/tmp/alt8191_684279416973100391.dir/0007_pio_led_gen//soc_system_pio_led_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8191_684279416973100391.dir/0007_pio_led_gen" {  } {  } 0 0 "2019.10.22.18:33:02 Info: pio_led:   Generation command is \[exec /home/ubuntu/intelFPGA/17.1/quartus/linux64/perl/bin/perl -I /home/ubuntu/intelFPGA/17.1/quartus/linux64/perl/lib -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin/europa -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin/perl_lib -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin -I /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_led --dir=/tmp/alt8191_684279416973100391.dir/0007_pio_led_gen/ --quartus_dir=/home/ubuntu/intelFPGA/17.1/quartus --verilog --config=/tmp/alt8191_684279416973100391.dir/0007_pio_led_gen//soc_system_pio_led_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8191_684279416973100391.dir/0007_pio_led_gen" 0 0 "Shell" 0 -1 1571769182410 ""}
{ "Info" "" "" "2019.10.22.18:33:02 Info: pio_led: Done RTL generation for module 'soc_system_pio_led'" {  } {  } 0 0 "2019.10.22.18:33:02 Info: pio_led: Done RTL generation for module 'soc_system_pio_led'" 0 0 "Shell" 0 -1 1571769182532 ""}
{ "Info" "" "" "2019.10.22.18:33:02 Info: pio_led: \"soc_system\" instantiated altera_avalon_pio \"pio_led\"" {  } {  } 0 0 "2019.10.22.18:33:02 Info: pio_led: \"soc_system\" instantiated altera_avalon_pio \"pio_led\"" 0 0 "Shell" 0 -1 1571769182533 ""}
{ "Info" "" "" "2019.10.22.18:33:02 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2019.10.22.18:33:02 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1571769182536 ""}
{ "Info" "" "" "2019.10.22.18:33:03 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.22.18:33:03 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1571769183177 ""}
{ "Info" "" "" "2019.10.22.18:33:03 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.22.18:33:03 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1571769183223 ""}
{ "Info" "" "" "2019.10.22.18:33:03 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.22.18:33:03 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1571769183266 ""}
{ "Info" "" "" "2019.10.22.18:33:03 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.22.18:33:03 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1571769183311 ""}
{ "Info" "" "" "2019.10.22.18:33:03 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.22.18:33:03 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1571769183355 ""}
{ "Info" "" "" "2019.10.22.18:33:03 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.22.18:33:03 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1571769183398 ""}
{ "Info" "" "" "2019.10.22.18:33:03 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.22.18:33:03 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1571769183445 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1571769184044 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1571769184205 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1571769184210 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1571769184214 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1571769184216 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1571769184220 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1571769184226 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1571769184227 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1571769184228 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1571769184229 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1571769184229 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1571769184233 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1571769184236 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1571769184417 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1571769184498 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" 0 0 "Shell" 0 -1 1571769184499 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" 0 0 "Shell" 0 -1 1571769184500 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1571769184502 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" 0 0 "Shell" 0 -1 1571769184503 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" 0 0 "Shell" 0 -1 1571769184504 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1571769184513 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1571769184521 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1571769184531 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1571769184539 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1571769184547 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" 0 0 "Shell" 0 -1 1571769184555 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" 0 0 "Shell" 0 -1 1571769184562 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" 0 0 "Shell" 0 -1 1571769184564 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571769184566 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571769184567 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1571769184570 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571769184572 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571769184572 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571769184573 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1571769184576 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1571769184580 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" 0 0 "Shell" 0 -1 1571769184584 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1571769184598 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1571769184610 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571769184611 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1571769184622 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571769184623 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" 0 0 "Shell" 0 -1 1571769184635 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571769184635 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1571769184639 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1571769184642 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1571769184647 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" 0 0 "Shell" 0 -1 1571769184651 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1571769184663 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571769184663 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1571769184676 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571769184676 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" 0 0 "Shell" 0 -1 1571769184689 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571769184690 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1571769184691 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571769184692 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571769184692 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1571769184718 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1571769184743 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1571769184745 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571769184746 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571769184746 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571769184746 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1571769184754 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1571769184762 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1571769184765 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1571769184775 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571769184775 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1571769184778 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1571769184791 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571769184792 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1571769184925 ""}
{ "Info" "verbosity_pkg.sv" "" "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571769184925 ""}
{ "Info" "avalon_utilities_pkg.sv" "" "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571769184925 ""}
{ "Info" "avalon_mm_pkg.sv" "" "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571769184925 ""}
{ "Info" "altera_avalon_mm_slave_bfm.sv" "" "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571769184926 ""}
{ "Info" "altera_avalon_interrupt_sink.sv" "" "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571769184926 ""}
{ "Info" "altera_avalon_clock_source.sv" "" "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571769184926 ""}
{ "Info" "altera_avalon_reset_source.sv" "" "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.22.18:33:04 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571769184926 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1571769184930 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.10.22.18:33:04 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1571769184934 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: soc_system: Done \"soc_system\" with 66 modules, 107 files" {  } {  } 0 0 "2019.10.22.18:33:04 Info: soc_system: Done \"soc_system\" with 66 modules, 107 files" 0 0 "Shell" 0 -1 1571769184934 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.10.22.18:33:04 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1571769184972 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: Finished: Create simulation model" {  } {  } 0 0 "2019.10.22.18:33:04 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1571769184972 ""}
{ "Info" "" "" "2019.10.22.18:33:04 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2019.10.22.18:33:04 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1571769184972 ""}
{ "Info" " --use-relative-paths=true" "" "2019.10.22.18:33:04 Info: sim-script-gen --spd=/home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/soc_system.spd --output-directory=/home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation" {  } {  } 0 0 "2019.10.22.18:33:04 Info: sim-script-gen --spd=/home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/soc_system.spd --output-directory=/home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation" 0 0 "Shell" 0 -1 1571769184973 ""}
{ "Info" " --use-relative-paths=true" "" "2019.10.22.18:33:04 Info: Doing: ip-make-simscript --spd=/home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/soc_system.spd --output-directory=/home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation" {  } {  } 0 0 "2019.10.22.18:33:04 Info: Doing: ip-make-simscript --spd=/home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/soc_system.spd --output-directory=/home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation" 0 0 "Shell" 0 -1 1571769184977 ""}
{ "Info" " directory:" "" "2019.10.22.18:33:05 Info: Generating the following file(s) for MODELSIM simulator in /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation" {  } {  } 0 0 "2019.10.22.18:33:05 Info: Generating the following file(s) for MODELSIM simulator in /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation" 0 0 "Shell" 0 -1 1571769185820 ""}
{ "Info" "msim_setup.tcl" "" "2019.10.22.18:33:05 Info:     mentor" {  } {  } 0 0 "2019.10.22.18:33:05 Info:     mentor" 0 0 "Shell" 0 -1 1571769185820 ""}
{ "Info" " directory:" "" "2019.10.22.18:33:05 Info: Generating the following file(s) for VCS simulator in /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation" {  } {  } 0 0 "2019.10.22.18:33:05 Info: Generating the following file(s) for VCS simulator in /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation" 0 0 "Shell" 0 -1 1571769185829 ""}
{ "Info" "vcs_setup.sh" "" "2019.10.22.18:33:05 Info:     synopsys/vcs" {  } {  } 0 0 "2019.10.22.18:33:05 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1571769185829 ""}
{ "Info" " directory:" "" "2019.10.22.18:33:05 Info: Generating the following file(s) for VCSMX simulator in /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation" {  } {  } 0 0 "2019.10.22.18:33:05 Info: Generating the following file(s) for VCSMX simulator in /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation" 0 0 "Shell" 0 -1 1571769185839 ""}
{ "Info" "synopsys_sim.setup" "" "2019.10.22.18:33:05 Info:     synopsys/vcsmx" {  } {  } 0 0 "2019.10.22.18:33:05 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1571769185839 ""}
{ "Info" "vcsmx_setup.sh" "" "2019.10.22.18:33:05 Info:     synopsys/vcsmx" {  } {  } 0 0 "2019.10.22.18:33:05 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1571769185840 ""}
{ "Info" " directory:" "" "2019.10.22.18:33:05 Info: Generating the following file(s) for NCSIM simulator in /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation" {  } {  } 0 0 "2019.10.22.18:33:05 Info: Generating the following file(s) for NCSIM simulator in /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation" 0 0 "Shell" 0 -1 1571769185865 ""}
{ "Info" "cds.lib" "" "2019.10.22.18:33:05 Info:     cadence" {  } {  } 0 0 "2019.10.22.18:33:05 Info:     cadence" 0 0 "Shell" 0 -1 1571769185865 ""}
{ "Info" "hdl.var" "" "2019.10.22.18:33:05 Info:     cadence" {  } {  } 0 0 "2019.10.22.18:33:05 Info:     cadence" 0 0 "Shell" 0 -1 1571769185872 ""}
{ "Info" "ncsim_setup.sh" "" "2019.10.22.18:33:05 Info:     cadence" {  } {  } 0 0 "2019.10.22.18:33:05 Info:     cadence" 0 0 "Shell" 0 -1 1571769185872 ""}
{ "Info" " directory" "" "2019.10.22.18:33:05 Info:     60 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2019.10.22.18:33:05 Info:     60 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1571769185872 ""}
{ "Info" " directory:" "" "2019.10.22.18:33:05 Info: Generating the following file(s) for RIVIERA simulator in /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation" {  } {  } 0 0 "2019.10.22.18:33:05 Info: Generating the following file(s) for RIVIERA simulator in /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation" 0 0 "Shell" 0 -1 1571769185881 ""}
{ "Info" "rivierapro_setup.tcl" "" "2019.10.22.18:33:05 Info:     aldec" {  } {  } 0 0 "2019.10.22.18:33:05 Info:     aldec" 0 0 "Shell" 0 -1 1571769185881 ""}
{ "Info" "." "" "2019.10.22.18:33:05 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation" {  } {  } 0 0 "2019.10.22.18:33:05 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation" 0 0 "Shell" 0 -1 1571769185881 ""}
{ "Info" "" "" "2019.10.22.18:33:05 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2019.10.22.18:33:05 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1571769185881 ""}
{ "Info" "" "" "2019.10.22.18:33:05 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2019.10.22.18:33:05 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1571769185881 ""}
{ "Info" "" "" "2019.10.22.18:33:05 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2019.10.22.18:33:05 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1571769185882 ""}
{ "Info" "soc_system --family="Cyclone V" --part=5CSEMA5F31C6" "" "2019.10.22.18:33:05 Info: qsys-generate /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system.qsys --block-symbol-file --output-directory=/home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl" {  } {  } 0 0 "2019.10.22.18:33:05 Info: qsys-generate /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system.qsys --block-symbol-file --output-directory=/home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl" 0 0 "Shell" 0 -1 1571769185882 ""}
{ "Info" "soc_system.qsys" "" "2019.10.22.18:33:05 Info: Loading fpga-rtl" {  } {  } 0 0 "2019.10.22.18:33:05 Info: Loading fpga-rtl" 0 0 "Shell" 0 -1 1571769185885 ""}
{ "Info" "" "" "2019.10.22.18:33:05 Info: Reading input file" {  } {  } 0 0 "2019.10.22.18:33:05 Info: Reading input file" 0 0 "Shell" 0 -1 1571769185898 ""}
{ "Info" "" "" "2019.10.22.18:33:05 Info: Adding Audio_Interface \[Audio_Slave 1.0\]" {  } {  } 0 0 "2019.10.22.18:33:05 Info: Adding Audio_Interface \[Audio_Slave 1.0\]" 0 0 "Shell" 0 -1 1571769185901 ""}
{ "Info" "" "" "2019.10.22.18:33:05 Info: Parameterizing module Audio_Interface" {  } {  } 0 0 "2019.10.22.18:33:05 Info: Parameterizing module Audio_Interface" 0 0 "Shell" 0 -1 1571769185901 ""}
{ "Info" "" "" "2019.10.22.18:33:05 Info: Adding buttons \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2019.10.22.18:33:05 Info: Adding buttons \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1571769185901 ""}
{ "Info" "" "" "2019.10.22.18:33:05 Info: Parameterizing module buttons" {  } {  } 0 0 "2019.10.22.18:33:05 Info: Parameterizing module buttons" 0 0 "Shell" 0 -1 1571769185902 ""}
{ "Info" "" "" "2019.10.22.18:33:05 Info: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 0 "2019.10.22.18:33:05 Info: Adding clk_0 \[clock_source 17.1\]" 0 0 "Shell" 0 -1 1571769185902 ""}
{ "Info" "" "" "2019.10.22.18:33:05 Info: Parameterizing module clk_0" {  } {  } 0 0 "2019.10.22.18:33:05 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1571769185902 ""}
{ "Info" "" "" "2019.10.22.18:33:05 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2019.10.22.18:33:05 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1571769185903 ""}
{ "Info" "" "" "2019.10.22.18:33:05 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2019.10.22.18:33:05 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1571769185903 ""}
{ "Info" "" "" "2019.10.22.18:33:05 Info: Adding hps_0 \[altera_hps 17.1\]" {  } {  } 0 0 "2019.10.22.18:33:05 Info: Adding hps_0 \[altera_hps 17.1\]" 0 0 "Shell" 0 -1 1571769185904 ""}
{ "Info" "" "" "2019.10.22.18:33:05 Info: Parameterizing module hps_0" {  } {  } 0 0 "2019.10.22.18:33:05 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1571769185908 ""}
{ "Info" "" "" "2019.10.22.18:33:05 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2019.10.22.18:33:05 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1571769185913 ""}
{ "Info" "" "" "2019.10.22.18:33:05 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2019.10.22.18:33:05 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1571769185913 ""}
{ "Info" "" "" "2019.10.22.18:33:05 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2019.10.22.18:33:05 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1571769185913 ""}
{ "Info" "" "" "2019.10.22.18:33:05 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2019.10.22.18:33:05 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1571769185914 ""}
{ "Info" "" "" "2019.10.22.18:33:05 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 0 "2019.10.22.18:33:05 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" 0 0 "Shell" 0 -1 1571769185914 ""}
{ "Info" "" "" "2019.10.22.18:33:05 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2019.10.22.18:33:05 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1571769185914 ""}
{ "Info" "" "" "2019.10.22.18:33:05 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 0 "2019.10.22.18:33:05 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.1\]" 0 0 "Shell" 0 -1 1571769185914 ""}
{ "Info" "" "" "2019.10.22.18:33:05 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2019.10.22.18:33:05 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1571769185915 ""}
{ "Info" "" "" "2019.10.22.18:33:05 Info: Adding pio_led \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2019.10.22.18:33:05 Info: Adding pio_led \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1571769185915 ""}
{ "Info" "" "" "2019.10.22.18:33:05 Info: Parameterizing module pio_led" {  } {  } 0 0 "2019.10.22.18:33:05 Info: Parameterizing module pio_led" 0 0 "Shell" 0 -1 1571769185915 ""}
{ "Info" "" "" "2019.10.22.18:33:05 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" {  } {  } 0 0 "2019.10.22.18:33:05 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" 0 0 "Shell" 0 -1 1571769185915 ""}
{ "Info" "" "" "2019.10.22.18:33:05 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2019.10.22.18:33:05 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1571769185916 ""}
{ "Info" "" "" "2019.10.22.18:33:05 Info: Building connections" {  } {  } 0 0 "2019.10.22.18:33:05 Info: Building connections" 0 0 "Shell" 0 -1 1571769185916 ""}
{ "Info" "" "" "2019.10.22.18:33:05 Info: Parameterizing connections" {  } {  } 0 0 "2019.10.22.18:33:05 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1571769185918 ""}
{ "Info" "" "" "2019.10.22.18:33:05 Info: Validating" {  } {  } 0 0 "2019.10.22.18:33:05 Info: Validating" 0 0 "Shell" 0 -1 1571769185919 ""}
{ "Info" "" "" "2019.10.22.18:33:12 Info: Done reading input file" {  } {  } 0 0 "2019.10.22.18:33:12 Info: Done reading input file" 0 0 "Shell" 0 -1 1571769192841 ""}
{ "Warning" "" "" "2019.10.22.18:33:14 Warning: soc_system.Audio_Slave: The SIM_VERILOG fileset must specify the top-level module name.\n2019.10.22.18:33:14 Info: soc_system.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2019.10.22.18:33:14 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2019.10.22.18:33:14 Warning: soc_system.Audio_Slave: The SIM_VERILOG fileset must specify the top-level module name.\n2019.10.22.18:33:14 Info: soc_system.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2019.10.22.18:33:14 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1571769194882 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2019.10.22.18:33:14 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39\n2019.10.22.18:33:14 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2019.10.22.18:33:14 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39\n2019.10.22.18:33:14 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1571769194882 ""}
{ "Warning" "" "" "2019.10.22.18:33:14 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2019.10.22.18:33:14 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1571769194882 ""}
{ "Warning" "" "" "2019.10.22.18:33:14 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2019.10.22.18:33:14 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1571769194882 ""}
{ "Info" "" "" "2019.10.22.18:33:14 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.10.22.18:33:14 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1571769194885 ""}
{ "Info" "" "" "2019.10.22.18:33:14 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2019.10.22.18:33:14 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1571769194885 ""}
{ "Info" "" "" "2019.10.22.18:33:14 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2019.10.22.18:33:14 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1571769194885 ""}
{ "Info" "" "" "2019.10.22.18:33:15 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.10.22.18:33:15 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1571769195336 ""}
{ "Info" "" "" "2019.10.22.18:33:15 Info: Finished: Create block symbol file (.bsf)\n2019.10.22.18:33:15 Info:" {  } {  } 0 0 "2019.10.22.18:33:15 Info: Finished: Create block symbol file (.bsf)\n2019.10.22.18:33:15 Info:" 0 0 "Shell" 0 -1 1571769195336 ""}
{ "Info" "" "" "2019.10.22.18:33:15 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2019.10.22.18:33:15 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1571769195337 ""}
{ "Info" "synthesis --family="Cyclone V" --part=5CSEMA5F31C6" "" "2019.10.22.18:33:15 Info: qsys-generate /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system.qsys --synthesis=VERILOG --output-directory=/home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system" {  } {  } 0 0 "2019.10.22.18:33:15 Info: qsys-generate /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system.qsys --synthesis=VERILOG --output-directory=/home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system" 0 0 "Shell" 0 -1 1571769195337 ""}
{ "Info" "soc_system.qsys" "" "2019.10.22.18:33:15 Info: Loading fpga-rtl" {  } {  } 0 0 "2019.10.22.18:33:15 Info: Loading fpga-rtl" 0 0 "Shell" 0 -1 1571769195341 ""}
{ "Info" "" "" "2019.10.22.18:33:15 Info: Reading input file" {  } {  } 0 0 "2019.10.22.18:33:15 Info: Reading input file" 0 0 "Shell" 0 -1 1571769195353 ""}
{ "Info" "" "" "2019.10.22.18:33:15 Info: Adding Audio_Interface \[Audio_Slave 1.0\]" {  } {  } 0 0 "2019.10.22.18:33:15 Info: Adding Audio_Interface \[Audio_Slave 1.0\]" 0 0 "Shell" 0 -1 1571769195356 ""}
{ "Info" "" "" "2019.10.22.18:33:15 Info: Parameterizing module Audio_Interface" {  } {  } 0 0 "2019.10.22.18:33:15 Info: Parameterizing module Audio_Interface" 0 0 "Shell" 0 -1 1571769195356 ""}
{ "Info" "" "" "2019.10.22.18:33:15 Info: Adding buttons \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2019.10.22.18:33:15 Info: Adding buttons \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1571769195357 ""}
{ "Info" "" "" "2019.10.22.18:33:15 Info: Parameterizing module buttons" {  } {  } 0 0 "2019.10.22.18:33:15 Info: Parameterizing module buttons" 0 0 "Shell" 0 -1 1571769195357 ""}
{ "Info" "" "" "2019.10.22.18:33:15 Info: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 0 "2019.10.22.18:33:15 Info: Adding clk_0 \[clock_source 17.1\]" 0 0 "Shell" 0 -1 1571769195357 ""}
{ "Info" "" "" "2019.10.22.18:33:15 Info: Parameterizing module clk_0" {  } {  } 0 0 "2019.10.22.18:33:15 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1571769195357 ""}
{ "Info" "" "" "2019.10.22.18:33:15 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2019.10.22.18:33:15 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1571769195358 ""}
{ "Info" "" "" "2019.10.22.18:33:15 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2019.10.22.18:33:15 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1571769195358 ""}
{ "Info" "" "" "2019.10.22.18:33:15 Info: Adding hps_0 \[altera_hps 17.1\]" {  } {  } 0 0 "2019.10.22.18:33:15 Info: Adding hps_0 \[altera_hps 17.1\]" 0 0 "Shell" 0 -1 1571769195358 ""}
{ "Info" "" "" "2019.10.22.18:33:15 Info: Parameterizing module hps_0" {  } {  } 0 0 "2019.10.22.18:33:15 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1571769195361 ""}
{ "Info" "" "" "2019.10.22.18:33:15 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2019.10.22.18:33:15 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1571769195366 ""}
{ "Info" "" "" "2019.10.22.18:33:15 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2019.10.22.18:33:15 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1571769195366 ""}
{ "Info" "" "" "2019.10.22.18:33:15 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2019.10.22.18:33:15 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1571769195366 ""}
{ "Info" "" "" "2019.10.22.18:33:15 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2019.10.22.18:33:15 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1571769195366 ""}
{ "Info" "" "" "2019.10.22.18:33:15 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 0 "2019.10.22.18:33:15 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" 0 0 "Shell" 0 -1 1571769195367 ""}
{ "Info" "" "" "2019.10.22.18:33:15 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2019.10.22.18:33:15 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1571769195367 ""}
{ "Info" "" "" "2019.10.22.18:33:15 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 0 "2019.10.22.18:33:15 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.1\]" 0 0 "Shell" 0 -1 1571769195367 ""}
{ "Info" "" "" "2019.10.22.18:33:15 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2019.10.22.18:33:15 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1571769195367 ""}
{ "Info" "" "" "2019.10.22.18:33:15 Info: Adding pio_led \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2019.10.22.18:33:15 Info: Adding pio_led \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1571769195368 ""}
{ "Info" "" "" "2019.10.22.18:33:15 Info: Parameterizing module pio_led" {  } {  } 0 0 "2019.10.22.18:33:15 Info: Parameterizing module pio_led" 0 0 "Shell" 0 -1 1571769195368 ""}
{ "Info" "" "" "2019.10.22.18:33:15 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" {  } {  } 0 0 "2019.10.22.18:33:15 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" 0 0 "Shell" 0 -1 1571769195368 ""}
{ "Info" "" "" "2019.10.22.18:33:15 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2019.10.22.18:33:15 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1571769195369 ""}
{ "Info" "" "" "2019.10.22.18:33:15 Info: Building connections" {  } {  } 0 0 "2019.10.22.18:33:15 Info: Building connections" 0 0 "Shell" 0 -1 1571769195369 ""}
{ "Info" "" "" "2019.10.22.18:33:15 Info: Parameterizing connections" {  } {  } 0 0 "2019.10.22.18:33:15 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1571769195371 ""}
{ "Info" "" "" "2019.10.22.18:33:15 Info: Validating" {  } {  } 0 0 "2019.10.22.18:33:15 Info: Validating" 0 0 "Shell" 0 -1 1571769195372 ""}
{ "Info" "" "" "2019.10.22.18:33:22 Info: Done reading input file" {  } {  } 0 0 "2019.10.22.18:33:22 Info: Done reading input file" 0 0 "Shell" 0 -1 1571769202053 ""}
{ "Warning" "" "" "2019.10.22.18:33:23 Warning: soc_system.Audio_Slave: The SIM_VERILOG fileset must specify the top-level module name." {  } {  } 0 0 "2019.10.22.18:33:23 Warning: soc_system.Audio_Slave: The SIM_VERILOG fileset must specify the top-level module name." 0 0 "Shell" 0 -1 1571769203997 ""}
{ "Info" "" "" "2019.10.22.18:33:23 Info: soc_system.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.10.22.18:33:23 Info: soc_system.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1571769203997 ""}
{ "Info" "" "" "2019.10.22.18:33:23 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2019.10.22.18:33:23 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1571769203997 ""}
{ "Info" "" "" "2019.10.22.18:33:23 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.10.22.18:33:23 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1571769203997 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2019.10.22.18:33:23 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2019.10.22.18:33:23 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1571769203997 ""}
{ "Warning" "" "" "2019.10.22.18:33:23 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2019.10.22.18:33:23 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1571769203997 ""}
{ "Warning" "" "" "2019.10.22.18:33:23 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2019.10.22.18:33:23 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1571769203997 ""}
{ "Info" "" "" "2019.10.22.18:33:24 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.10.22.18:33:24 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1571769204000 ""}
{ "Info" "" "" "2019.10.22.18:33:24 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2019.10.22.18:33:24 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1571769204000 ""}
{ "Info" "" "" "2019.10.22.18:33:24 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2019.10.22.18:33:24 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1571769204000 ""}
{ "Info" "" "" "2019.10.22.18:33:49 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2019.10.22.18:33:49 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1571769229318 ""}
{ "Info" "" "" "2019.10.22.18:33:52 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2019.10.22.18:33:52 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1571769232767 ""}
{ "Warning" "" "" "2019.10.22.18:33:53 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2019.10.22.18:33:53 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1571769233008 ""}
{ "Warning" "" "" "2019.10.22.18:33:53 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2019.10.22.18:33:53 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1571769233008 ""}
{ "Warning" "" "" "2019.10.22.18:33:53 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2019.10.22.18:33:53 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1571769233009 ""}
{ "Warning" "" "" "2019.10.22.18:33:53 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2019.10.22.18:33:53 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1571769233009 ""}
{ "Info" "" "" "2019.10.22.18:33:56 Info: Audio_Interface: \"soc_system\" instantiated Audio_Slave \"Audio_Interface\"" {  } {  } 0 0 "2019.10.22.18:33:56 Info: Audio_Interface: \"soc_system\" instantiated Audio_Slave \"Audio_Interface\"" 0 0 "Shell" 0 -1 1571769236235 ""}
{ "Info" "" "" "2019.10.22.18:33:56 Info: buttons: Starting RTL generation for module 'soc_system_buttons'" {  } {  } 0 0 "2019.10.22.18:33:56 Info: buttons: Starting RTL generation for module 'soc_system_buttons'" 0 0 "Shell" 0 -1 1571769236239 ""}
{ "Info" "soc_system_buttons_component_configuration.pl  --do_build_sim=0  ]" "" "2019.10.22.18:33:56 Info: buttons:   Generation command is \[exec /home/ubuntu/intelFPGA/17.1/quartus/linux64/perl/bin/perl -I /home/ubuntu/intelFPGA/17.1/quartus/linux64/perl/lib -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin/europa -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin/perl_lib -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin -I /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_buttons --dir=/tmp/alt8191_684279416973100391.dir/0062_buttons_gen/ --quartus_dir=/home/ubuntu/intelFPGA/17.1/quartus --verilog --config=/tmp/alt8191_684279416973100391.dir/0062_buttons_gen/" {  } {  } 0 0 "2019.10.22.18:33:56 Info: buttons:   Generation command is \[exec /home/ubuntu/intelFPGA/17.1/quartus/linux64/perl/bin/perl -I /home/ubuntu/intelFPGA/17.1/quartus/linux64/perl/lib -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin/europa -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin/perl_lib -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin -I /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_buttons --dir=/tmp/alt8191_684279416973100391.dir/0062_buttons_gen/ --quartus_dir=/home/ubuntu/intelFPGA/17.1/quartus --verilog --config=/tmp/alt8191_684279416973100391.dir/0062_buttons_gen/" 0 0 "Shell" 0 -1 1571769236239 ""}
{ "Info" "" "" "2019.10.22.18:33:56 Info: buttons: Done RTL generation for module 'soc_system_buttons'" {  } {  } 0 0 "2019.10.22.18:33:56 Info: buttons: Done RTL generation for module 'soc_system_buttons'" 0 0 "Shell" 0 -1 1571769236356 ""}
{ "Info" "" "" "2019.10.22.18:33:56 Info: buttons: \"soc_system\" instantiated altera_avalon_pio \"buttons\"" {  } {  } 0 0 "2019.10.22.18:33:56 Info: buttons: \"soc_system\" instantiated altera_avalon_pio \"buttons\"" 0 0 "Shell" 0 -1 1571769236357 ""}
{ "Info" "" "" "2019.10.22.18:33:56 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" {  } {  } 0 0 "2019.10.22.18:33:56 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" 0 0 "Shell" 0 -1 1571769236437 ""}
{ "Info" "" "" "2019.10.22.18:33:56 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2019.10.22.18:33:56 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1571769236437 ""}
{ "Info" "" "" "2019.10.22.18:33:57 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2019.10.22.18:33:57 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1571769237150 ""}
{ "Info" "" "" "2019.10.22.18:33:57 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.10.22.18:33:57 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1571769237729 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2019.10.22.18:33:57 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2019.10.22.18:33:57 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1571769237732 ""}
{ "Warning" "" "" "2019.10.22.18:33:57 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2019.10.22.18:33:57 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1571769237733 ""}
{ "Warning" "" "" "2019.10.22.18:33:57 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2019.10.22.18:33:57 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1571769237734 ""}
{ "Info" "" "" "2019.10.22.18:33:58 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2019.10.22.18:33:58 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1571769238223 ""}
{ "Info" "" "" "2019.10.22.18:33:58 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" {  } {  } 0 0 "2019.10.22.18:33:58 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" 0 0 "Shell" 0 -1 1571769238224 ""}
{ "Info" "" "" "2019.10.22.18:33:58 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2019.10.22.18:33:58 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1571769238228 ""}
{ "Info" "soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2019.10.22.18:33:58 Info: jtag_uart:   Generation command is \[exec /home/ubuntu/intelFPGA/17.1/quartus/linux64/perl/bin/perl -I /home/ubuntu/intelFPGA/17.1/quartus/linux64/perl/lib -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin/europa -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin/perl_lib -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin -I /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt8191_684279416973100391.dir/0064_jtag_uart_gen/ --quartus_dir=/home/ubuntu/intelFPGA/17.1/quartus --verilog --config=/tmp/alt8191_684279416973100391.dir/0064_jtag_uart_gen/" {  } {  } 0 0 "2019.10.22.18:33:58 Info: jtag_uart:   Generation command is \[exec /home/ubuntu/intelFPGA/17.1/quartus/linux64/perl/bin/perl -I /home/ubuntu/intelFPGA/17.1/quartus/linux64/perl/lib -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin/europa -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin/perl_lib -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin -I /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt8191_684279416973100391.dir/0064_jtag_uart_gen/ --quartus_dir=/home/ubuntu/intelFPGA/17.1/quartus --verilog --config=/tmp/alt8191_684279416973100391.dir/0064_jtag_uart_gen/" 0 0 "Shell" 0 -1 1571769238228 ""}
{ "Info" "" "" "2019.10.22.18:33:58 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2019.10.22.18:33:58 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1571769238432 ""}
{ "Info" "" "" "2019.10.22.18:33:58 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2019.10.22.18:33:58 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1571769238434 ""}
{ "Info" "" "" "2019.10.22.18:33:58 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2019.10.22.18:33:58 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1571769238437 ""}
{ "Info" "soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]" "" "2019.10.22.18:33:58 Info: onchip_memory2_0:   Generation command is \[exec /home/ubuntu/intelFPGA/17.1/quartus/linux64/perl/bin/perl -I /home/ubuntu/intelFPGA/17.1/quartus/linux64/perl/lib -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin/europa -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin/perl_lib -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin -I /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=/tmp/alt8191_684279416973100391.dir/0065_onchip_memory2_0_gen/ --quartus_dir=/home/ubuntu/intelFPGA/17.1/quartus --verilog --config=/tmp/alt8191_684279416973100391.dir/0065_onchip_memory2_0_gen/" {  } {  } 0 0 "2019.10.22.18:33:58 Info: onchip_memory2_0:   Generation command is \[exec /home/ubuntu/intelFPGA/17.1/quartus/linux64/perl/bin/perl -I /home/ubuntu/intelFPGA/17.1/quartus/linux64/perl/lib -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin/europa -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin/perl_lib -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin -I /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=/tmp/alt8191_684279416973100391.dir/0065_onchip_memory2_0_gen/ --quartus_dir=/home/ubuntu/intelFPGA/17.1/quartus --verilog --config=/tmp/alt8191_684279416973100391.dir/0065_onchip_memory2_0_gen/" 0 0 "Shell" 0 -1 1571769238438 ""}
{ "Info" "" "" "2019.10.22.18:33:58 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2019.10.22.18:33:58 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1571769238747 ""}
{ "Info" "" "" "2019.10.22.18:33:58 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2019.10.22.18:33:58 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1571769238749 ""}
{ "Info" "" "" "2019.10.22.18:33:58 Info: pio_led: Starting RTL generation for module 'soc_system_pio_led'" {  } {  } 0 0 "2019.10.22.18:33:58 Info: pio_led: Starting RTL generation for module 'soc_system_pio_led'" 0 0 "Shell" 0 -1 1571769238754 ""}
{ "Info" "soc_system_pio_led_component_configuration.pl  --do_build_sim=0  ]" "" "2019.10.22.18:33:58 Info: pio_led:   Generation command is \[exec /home/ubuntu/intelFPGA/17.1/quartus/linux64/perl/bin/perl -I /home/ubuntu/intelFPGA/17.1/quartus/linux64/perl/lib -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin/europa -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin/perl_lib -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin -I /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_led --dir=/tmp/alt8191_684279416973100391.dir/0066_pio_led_gen/ --quartus_dir=/home/ubuntu/intelFPGA/17.1/quartus --verilog --config=/tmp/alt8191_684279416973100391.dir/0066_pio_led_gen/" {  } {  } 0 0 "2019.10.22.18:33:58 Info: pio_led:   Generation command is \[exec /home/ubuntu/intelFPGA/17.1/quartus/linux64/perl/bin/perl -I /home/ubuntu/intelFPGA/17.1/quartus/linux64/perl/lib -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin/europa -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin/perl_lib -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin -I /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_led --dir=/tmp/alt8191_684279416973100391.dir/0066_pio_led_gen/ --quartus_dir=/home/ubuntu/intelFPGA/17.1/quartus --verilog --config=/tmp/alt8191_684279416973100391.dir/0066_pio_led_gen/" 0 0 "Shell" 0 -1 1571769238754 ""}
{ "Info" "" "" "2019.10.22.18:33:58 Info: pio_led: Done RTL generation for module 'soc_system_pio_led'" {  } {  } 0 0 "2019.10.22.18:33:58 Info: pio_led: Done RTL generation for module 'soc_system_pio_led'" 0 0 "Shell" 0 -1 1571769238877 ""}
{ "Info" "" "" "2019.10.22.18:33:58 Info: pio_led: \"soc_system\" instantiated altera_avalon_pio \"pio_led\"" {  } {  } 0 0 "2019.10.22.18:33:58 Info: pio_led: \"soc_system\" instantiated altera_avalon_pio \"pio_led\"" 0 0 "Shell" 0 -1 1571769238878 ""}
{ "Info" "" "" "2019.10.22.18:33:58 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2019.10.22.18:33:58 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1571769238880 ""}
{ "Info" "" "" "2019.10.22.18:33:59 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.22.18:33:59 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1571769239433 ""}
{ "Info" "" "" "2019.10.22.18:33:59 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.22.18:33:59 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1571769239472 ""}
{ "Info" "" "" "2019.10.22.18:33:59 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.22.18:33:59 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1571769239515 ""}
{ "Info" "" "" "2019.10.22.18:33:59 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.22.18:33:59 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1571769239554 ""}
{ "Info" "" "" "2019.10.22.18:33:59 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.22.18:33:59 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1571769239599 ""}
{ "Info" "" "" "2019.10.22.18:33:59 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.22.18:33:59 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1571769239638 ""}
{ "Info" "" "" "2019.10.22.18:33:59 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.22.18:33:59 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1571769239678 ""}
{ "Info" "" "" "2019.10.22.18:34:00 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2019.10.22.18:34:00 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1571769240370 ""}
{ "Info" "" "" "2019.10.22.18:34:00 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2019.10.22.18:34:00 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1571769240551 ""}
{ "Info" "" "" "2019.10.22.18:34:00 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2019.10.22.18:34:00 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1571769240553 ""}
{ "Info" "" "" "2019.10.22.18:34:00 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2019.10.22.18:34:00 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1571769240555 ""}
{ "Info" "" "" "2019.10.22.18:34:00 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2019.10.22.18:34:00 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1571769240557 ""}
{ "Info" "" "" "2019.10.22.18:34:00 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2019.10.22.18:34:00 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1571769240560 ""}
{ "Info" "" "" "2019.10.22.18:34:00 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2019.10.22.18:34:00 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1571769240565 ""}
{ "Info" "" "" "2019.10.22.18:34:00 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2019.10.22.18:34:00 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1571769240566 ""}
{ "Info" "" "" "2019.10.22.18:34:00 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2019.10.22.18:34:00 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1571769240566 ""}
{ "Info" "" "" "2019.10.22.18:34:00 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2019.10.22.18:34:00 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1571769240567 ""}
{ "Info" "" "" "2019.10.22.18:34:00 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2019.10.22.18:34:00 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1571769240568 ""}
{ "Info" "" "" "2019.10.22.18:34:00 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2019.10.22.18:34:00 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1571769240571 ""}
{ "Info" "" "" "2019.10.22.18:34:00 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2019.10.22.18:34:00 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1571769240574 ""}
{ "Info" "" "" "2019.10.22.18:34:00 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2019.10.22.18:34:00 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1571769240668 ""}
{ "Info" "" "" "2019.10.22.18:34:00 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2019.10.22.18:34:00 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1571769240782 ""}
{ "Info" "" "" "2019.10.22.18:34:00 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" {  } {  } 0 0 "2019.10.22.18:34:00 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" 0 0 "Shell" 0 -1 1571769240783 ""}
{ "Info" "" "" "2019.10.22.18:34:00 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" {  } {  } 0 0 "2019.10.22.18:34:00 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" 0 0 "Shell" 0 -1 1571769240784 ""}
{ "Info" "" "" "2019.10.22.18:34:00 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 0 "2019.10.22.18:34:00 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1571769240785 ""}
{ "Info" "" "" "2019.10.22.18:34:00 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" {  } {  } 0 0 "2019.10.22.18:34:00 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" 0 0 "Shell" 0 -1 1571769240786 ""}
{ "Info" "" "" "2019.10.22.18:34:00 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" {  } {  } 0 0 "2019.10.22.18:34:00 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" 0 0 "Shell" 0 -1 1571769240787 ""}
{ "Info" "" "" "2019.10.22.18:34:00 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.10.22.18:34:00 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1571769240796 ""}
{ "Info" "" "" "2019.10.22.18:34:00 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2019.10.22.18:34:00 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1571769240805 ""}
{ "Info" "" "" "2019.10.22.18:34:00 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2019.10.22.18:34:00 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1571769240813 ""}
{ "Info" "" "" "2019.10.22.18:34:00 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2019.10.22.18:34:00 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1571769240822 ""}
{ "Info" "" "" "2019.10.22.18:34:00 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2019.10.22.18:34:00 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1571769240830 ""}
{ "Info" "" "" "2019.10.22.18:34:00 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 0 "2019.10.22.18:34:00 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" 0 0 "Shell" 0 -1 1571769240839 ""}
{ "Info" "" "" "2019.10.22.18:34:00 Info: router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 0 "2019.10.22.18:34:00 Info: router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" 0 0 "Shell" 0 -1 1571769240847 ""}
{ "Info" "" "" "2019.10.22.18:34:00 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" {  } {  } 0 0 "2019.10.22.18:34:00 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" 0 0 "Shell" 0 -1 1571769240848 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.10.22.18:34:00 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.22.18:34:00 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1571769240849 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.10.22.18:34:00 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.22.18:34:00 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1571769240849 ""}
{ "Info" "" "" "2019.10.22.18:34:00 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" {  } {  } 0 0 "2019.10.22.18:34:00 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1571769240852 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.10.22.18:34:00 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.22.18:34:00 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1571769240853 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2019.10.22.18:34:00 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.22.18:34:00 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1571769240853 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.10.22.18:34:00 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.22.18:34:00 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1571769240854 ""}
{ "Info" "" "" "2019.10.22.18:34:00 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.10.22.18:34:00 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1571769240857 ""}
{ "Info" "" "" "2019.10.22.18:34:00 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2019.10.22.18:34:00 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1571769240860 ""}
{ "Info" "" "" "2019.10.22.18:34:00 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 0 "2019.10.22.18:34:00 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" 0 0 "Shell" 0 -1 1571769240864 ""}
{ "Info" "" "" "2019.10.22.18:34:00 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.10.22.18:34:00 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1571769240876 ""}
{ "Info" "" "" "2019.10.22.18:34:00 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2019.10.22.18:34:00 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1571769240889 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.22.18:34:00 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.22.18:34:00 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1571769240889 ""}
{ "Info" "" "" "2019.10.22.18:34:00 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2019.10.22.18:34:00 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1571769240900 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.22.18:34:00 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.22.18:34:00 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1571769240901 ""}
{ "Info" "" "" "2019.10.22.18:34:00 Info: cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 0 "2019.10.22.18:34:00 Info: cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" 0 0 "Shell" 0 -1 1571769240913 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.22.18:34:00 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.22.18:34:00 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1571769240913 ""}
{ "Info" "" "" "2019.10.22.18:34:00 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.10.22.18:34:00 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1571769240916 ""}
{ "Info" "" "" "2019.10.22.18:34:00 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2019.10.22.18:34:00 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1571769240920 ""}
{ "Info" "" "" "2019.10.22.18:34:00 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2019.10.22.18:34:00 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1571769240923 ""}
{ "Info" "" "" "2019.10.22.18:34:00 Info: rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 0 "2019.10.22.18:34:00 Info: rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" 0 0 "Shell" 0 -1 1571769240927 ""}
{ "Info" "" "" "2019.10.22.18:34:00 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.10.22.18:34:00 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1571769240937 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.22.18:34:00 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.22.18:34:00 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1571769240937 ""}
{ "Info" "" "" "2019.10.22.18:34:00 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2019.10.22.18:34:00 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1571769240949 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.22.18:34:00 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.22.18:34:00 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1571769240949 ""}
{ "Info" "" "" "2019.10.22.18:34:00 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" {  } {  } 0 0 "2019.10.22.18:34:00 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" 0 0 "Shell" 0 -1 1571769240960 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.22.18:34:00 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.22.18:34:00 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1571769240961 ""}
{ "Info" "" "" "2019.10.22.18:34:00 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" {  } {  } 0 0 "2019.10.22.18:34:00 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1571769240962 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.10.22.18:34:00 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.22.18:34:00 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1571769240963 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.10.22.18:34:00 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.22.18:34:00 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1571769240963 ""}
{ "Info" "" "" "2019.10.22.18:34:00 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2019.10.22.18:34:00 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1571769240988 ""}
{ "Info" "" "" "2019.10.22.18:34:01 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2019.10.22.18:34:01 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1571769241013 ""}
{ "Info" "" "" "2019.10.22.18:34:01 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2019.10.22.18:34:01 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1571769241015 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.10.22.18:34:01 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.22.18:34:01 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1571769241015 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.10.22.18:34:01 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.22.18:34:01 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1571769241016 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.10.22.18:34:01 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.22.18:34:01 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1571769241016 ""}
{ "Info" "" "" "2019.10.22.18:34:01 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.10.22.18:34:01 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1571769241025 ""}
{ "Info" "" "" "2019.10.22.18:34:01 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2019.10.22.18:34:01 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1571769241032 ""}
{ "Info" "" "" "2019.10.22.18:34:01 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.10.22.18:34:01 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1571769241036 ""}
{ "Info" "" "" "2019.10.22.18:34:01 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.10.22.18:34:01 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1571769241046 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.22.18:34:01 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.22.18:34:01 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1571769241046 ""}
{ "Info" "" "" "2019.10.22.18:34:01 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.10.22.18:34:01 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1571769241049 ""}
{ "Info" "" "" "2019.10.22.18:34:01 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.10.22.18:34:01 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1571769241060 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.22.18:34:01 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.22.18:34:01 Info: Reusing file /home/ubuntu/Code/FPGA-Code/DE1-SoC/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1571769241061 ""}
{ "Info" "" "" "2019.10.22.18:34:23 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2019.10.22.18:34:23 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1571769263168 ""}
{ "Info" "" "" "2019.10.22.18:34:23 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.10.22.18:34:23 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1571769263179 ""}
{ "Info" "" "" "2019.10.22.18:34:23 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.10.22.18:34:23 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1571769263183 ""}
{ "Info" "" "" "2019.10.22.18:34:23 Info: soc_system: Done \"soc_system\" with 66 modules, 133 files" {  } {  } 0 0 "2019.10.22.18:34:23 Info: soc_system: Done \"soc_system\" with 66 modules, 133 files" 0 0 "Shell" 0 -1 1571769263183 ""}
{ "Info" "" "" "2019.10.22.18:34:23 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.10.22.18:34:23 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1571769263997 ""}
{ "Info" "" "" "2019.10.22.18:34:23 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2019.10.22.18:34:23 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1571769263998 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ip/altsource_probe/hps_reset.v ip/altsource_probe/hps_reset.BAK.v " "Backing up file \"ip/altsource_probe/hps_reset.v\" to \"ip/altsource_probe/hps_reset.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1571769283045 ""}
{ "Info" "IIPMAN_IPRGEN_START" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Started upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1571769283045 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys soc_system.qsys " "Completed upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1571769283847 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Completed upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1571769283848 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/home/ubuntu/intelFPGA/17.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script /home/ubuntu/intelFPGA/17.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1571769300528 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 26 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1080 " "Peak virtual memory: 1080 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571769300529 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 22 18:35:00 2019 " "Processing ended: Tue Oct 22 18:35:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571769300529 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:20 " "Elapsed time: 00:03:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571769300529 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:37 " "Total CPU time (on all processors): 00:06:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571769300529 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1571769300529 ""}
