-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

-- DATE "12/18/2019 10:55:30"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	MIPS_SingleCycle IS
    PORT (
	\global.bp.work.DisplayUnit_pkg.DU_DMaddr_5__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMaddr_5__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMaddr_4__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFaddr_4__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMaddr_4__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMaddr_3__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFaddr_3__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMaddr_3__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMaddr_2__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFaddr_2__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMaddr_2__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMaddr_1__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFaddr_1__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMaddr_1__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMaddr_0__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFaddr_0__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMaddr_0__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_31__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_31__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_31__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_31__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_30__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_30__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_30__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_30__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_29__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_29__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_29__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_29__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_28__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_28__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_28__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_28__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_27__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_27__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_27__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_27__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_26__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_26__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_26__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_26__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_25__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_25__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_25__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_25__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_24__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_24__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_24__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_24__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_23__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_23__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_23__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_23__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_22__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_22__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_22__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_22__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_21__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_21__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_21__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_21__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_20__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_20__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_20__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_20__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_19__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_19__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_19__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_19__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_18__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_18__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_18__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_18__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_17__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_17__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_17__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_17__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_16__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_16__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_16__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_16__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_15__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_15__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_15__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_15__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_14__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_14__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_14__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_14__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_13__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_13__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_13__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_13__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_12__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_12__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_12__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_12__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_11__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_11__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_11__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_11__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_10__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_10__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_10__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_10__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_9__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_9__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_9__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_9__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_8__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_8__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_8__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_8__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_7__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_7__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_7__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_7__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_6__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_6__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_6__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_6__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_5__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_5__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_5__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_5__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_4__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_4__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_4__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_4__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_3__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_3__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_3__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_3__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_2__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_2__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_2__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_2__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_1__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_1__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_1__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_1__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_0__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_0__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_0__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_0__gl_output\ : OUT std_logic;
	CLOCK_50 : IN std_logic;
	KEY : IN std_logic_vector(3 DOWNTO 0);
	SW : IN std_logic_vector(17 DOWNTO 0);
	LEDR : OUT std_logic_vector(17 DOWNTO 0);
	LEDG : OUT std_logic_vector(8 DOWNTO 0);
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0);
	HEX4 : OUT std_logic_vector(6 DOWNTO 0);
	HEX5 : OUT std_logic_vector(6 DOWNTO 0);
	HEX6 : OUT std_logic_vector(6 DOWNTO 0);
	HEX7 : OUT std_logic_vector(6 DOWNTO 0)
	);
END MIPS_SingleCycle;

-- Design Ports Information
-- SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[8]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF MIPS_SingleCycle IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_5__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_5__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_4__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFaddr_4__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_4__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_3__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFaddr_3__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_3__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_2__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFaddr_2__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_2__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_1__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFaddr_1__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_1__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_0__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFaddr_0__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_0__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_31__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_31__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_31__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_31__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_30__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_30__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_30__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_30__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_29__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_29__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_29__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_29__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_28__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_28__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_28__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_28__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_27__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_27__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_27__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_27__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_26__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_26__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_26__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_26__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_25__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_25__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_25__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_25__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_24__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_24__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_24__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_24__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_23__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_23__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_23__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_23__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_22__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_22__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_22__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_22__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_21__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_21__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_21__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_21__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_20__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_20__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_20__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_20__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_19__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_19__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_19__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_19__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_18__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_18__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_18__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_18__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_17__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_17__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_17__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_17__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_16__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_16__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_16__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_16__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_15__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_15__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_15__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_15__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_14__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_14__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_14__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_14__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_13__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_13__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_13__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_13__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_12__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_12__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_12__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_12__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_11__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_11__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_11__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_11__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_10__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_10__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_10__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_10__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_9__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_9__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_9__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_9__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_8__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_8__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_8__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_8__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_7__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_7__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_7__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_7__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_6__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_6__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_6__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_6__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_5__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_5__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_5__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_5__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_4__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_4__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_4__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_4__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_3__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_3__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_3__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_3__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_2__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_2__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_2__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_2__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_1__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_1__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_1__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_1__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_0__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_0__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_0__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_0__gl_output\ : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_LEDG : std_logic_vector(8 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX6 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX7 : std_logic_vector(6 DOWNTO 0);
SIGNAL \CLOCK_50~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \debncer|s_pulsedOut~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \regfile|du_mem|readData[29]~83_combout\ : std_logic;
SIGNAL \regfile|du_mem|readData[27]~84_combout\ : std_logic;
SIGNAL \regfile|du_mem|readData[23]~85_combout\ : std_logic;
SIGNAL \instmem|Mux26~9_combout\ : std_logic;
SIGNAL \regfile|du_mem|readData[21]~86_combout\ : std_logic;
SIGNAL \regfile|du_mem|readData[19]~87_combout\ : std_logic;
SIGNAL \regfile|du_mem|readData[17]~88_combout\ : std_logic;
SIGNAL \instmem|Mux32~7_combout\ : std_logic;
SIGNAL \regfile|du_mem|readData[15]~89_combout\ : std_logic;
SIGNAL \regfile|du_mem|readData[13]~90_combout\ : std_logic;
SIGNAL \regfile|du_mem|readData[11]~91_combout\ : std_logic;
SIGNAL \regfile|du_mem|readData[9]~92_combout\ : std_logic;
SIGNAL \regfile|du_mem|readData[7]~93_combout\ : std_logic;
SIGNAL \regfile|du_mem|readData[5]~94_combout\ : std_logic;
SIGNAL \instmem|Mux39~2_combout\ : std_logic;
SIGNAL \regfile|du_mem|readData[3]~95_combout\ : std_logic;
SIGNAL \regfile|du_mem|readData[0]~96_combout\ : std_logic;
SIGNAL \instmem|Mux43~3_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \instmem|Mux26~6_wirecell_combout\ : std_logic;
SIGNAL \instmem|Mux26~8_wirecell_combout\ : std_logic;
SIGNAL \instmem|Mux26~9_wirecell_combout\ : std_logic;
SIGNAL \instmem|Mux32~7_wirecell_combout\ : std_logic;
SIGNAL \instmem|Mux33~1_wirecell_combout\ : std_logic;
SIGNAL \instmem|Mux37~1_wirecell_combout\ : std_logic;
SIGNAL \instmem|Mux38~3_wirecell_combout\ : std_logic;
SIGNAL \instmem|Mux39~2_wirecell_combout\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \SW[10]~input_o\ : std_logic;
SIGNAL \SW[11]~input_o\ : std_logic;
SIGNAL \SW[12]~input_o\ : std_logic;
SIGNAL \SW[13]~input_o\ : std_logic;
SIGNAL \SW[14]~input_o\ : std_logic;
SIGNAL \SW[15]~input_o\ : std_logic;
SIGNAL \SW[16]~input_o\ : std_logic;
SIGNAL \LEDR[0]~output_o\ : std_logic;
SIGNAL \LEDR[1]~output_o\ : std_logic;
SIGNAL \LEDR[2]~output_o\ : std_logic;
SIGNAL \LEDR[3]~output_o\ : std_logic;
SIGNAL \LEDR[4]~output_o\ : std_logic;
SIGNAL \LEDR[5]~output_o\ : std_logic;
SIGNAL \LEDR[6]~output_o\ : std_logic;
SIGNAL \LEDR[7]~output_o\ : std_logic;
SIGNAL \LEDR[8]~output_o\ : std_logic;
SIGNAL \LEDR[9]~output_o\ : std_logic;
SIGNAL \LEDR[10]~output_o\ : std_logic;
SIGNAL \LEDR[11]~output_o\ : std_logic;
SIGNAL \LEDR[12]~output_o\ : std_logic;
SIGNAL \LEDR[13]~output_o\ : std_logic;
SIGNAL \LEDR[14]~output_o\ : std_logic;
SIGNAL \LEDR[15]~output_o\ : std_logic;
SIGNAL \LEDR[16]~output_o\ : std_logic;
SIGNAL \LEDR[17]~output_o\ : std_logic;
SIGNAL \LEDG[0]~output_o\ : std_logic;
SIGNAL \LEDG[1]~output_o\ : std_logic;
SIGNAL \LEDG[2]~output_o\ : std_logic;
SIGNAL \LEDG[3]~output_o\ : std_logic;
SIGNAL \LEDG[4]~output_o\ : std_logic;
SIGNAL \LEDG[5]~output_o\ : std_logic;
SIGNAL \LEDG[6]~output_o\ : std_logic;
SIGNAL \LEDG[7]~output_o\ : std_logic;
SIGNAL \LEDG[8]~output_o\ : std_logic;
SIGNAL \HEX0[0]~output_o\ : std_logic;
SIGNAL \HEX0[1]~output_o\ : std_logic;
SIGNAL \HEX0[2]~output_o\ : std_logic;
SIGNAL \HEX0[3]~output_o\ : std_logic;
SIGNAL \HEX0[4]~output_o\ : std_logic;
SIGNAL \HEX0[5]~output_o\ : std_logic;
SIGNAL \HEX0[6]~output_o\ : std_logic;
SIGNAL \HEX1[0]~output_o\ : std_logic;
SIGNAL \HEX1[1]~output_o\ : std_logic;
SIGNAL \HEX1[2]~output_o\ : std_logic;
SIGNAL \HEX1[3]~output_o\ : std_logic;
SIGNAL \HEX1[4]~output_o\ : std_logic;
SIGNAL \HEX1[5]~output_o\ : std_logic;
SIGNAL \HEX1[6]~output_o\ : std_logic;
SIGNAL \HEX2[0]~output_o\ : std_logic;
SIGNAL \HEX2[1]~output_o\ : std_logic;
SIGNAL \HEX2[2]~output_o\ : std_logic;
SIGNAL \HEX2[3]~output_o\ : std_logic;
SIGNAL \HEX2[4]~output_o\ : std_logic;
SIGNAL \HEX2[5]~output_o\ : std_logic;
SIGNAL \HEX2[6]~output_o\ : std_logic;
SIGNAL \HEX3[0]~output_o\ : std_logic;
SIGNAL \HEX3[1]~output_o\ : std_logic;
SIGNAL \HEX3[2]~output_o\ : std_logic;
SIGNAL \HEX3[3]~output_o\ : std_logic;
SIGNAL \HEX3[4]~output_o\ : std_logic;
SIGNAL \HEX3[5]~output_o\ : std_logic;
SIGNAL \HEX3[6]~output_o\ : std_logic;
SIGNAL \HEX4[0]~output_o\ : std_logic;
SIGNAL \HEX4[1]~output_o\ : std_logic;
SIGNAL \HEX4[2]~output_o\ : std_logic;
SIGNAL \HEX4[3]~output_o\ : std_logic;
SIGNAL \HEX4[4]~output_o\ : std_logic;
SIGNAL \HEX4[5]~output_o\ : std_logic;
SIGNAL \HEX4[6]~output_o\ : std_logic;
SIGNAL \HEX5[0]~output_o\ : std_logic;
SIGNAL \HEX5[1]~output_o\ : std_logic;
SIGNAL \HEX5[2]~output_o\ : std_logic;
SIGNAL \HEX5[3]~output_o\ : std_logic;
SIGNAL \HEX5[4]~output_o\ : std_logic;
SIGNAL \HEX5[5]~output_o\ : std_logic;
SIGNAL \HEX5[6]~output_o\ : std_logic;
SIGNAL \HEX6[0]~output_o\ : std_logic;
SIGNAL \HEX6[1]~output_o\ : std_logic;
SIGNAL \HEX6[2]~output_o\ : std_logic;
SIGNAL \HEX6[3]~output_o\ : std_logic;
SIGNAL \HEX6[4]~output_o\ : std_logic;
SIGNAL \HEX6[5]~output_o\ : std_logic;
SIGNAL \HEX6[6]~output_o\ : std_logic;
SIGNAL \HEX7[0]~output_o\ : std_logic;
SIGNAL \HEX7[1]~output_o\ : std_logic;
SIGNAL \HEX7[2]~output_o\ : std_logic;
SIGNAL \HEX7[3]~output_o\ : std_logic;
SIGNAL \HEX7[4]~output_o\ : std_logic;
SIGNAL \HEX7[5]~output_o\ : std_logic;
SIGNAL \HEX7[6]~output_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputclkctrl_outclk\ : std_logic;
SIGNAL \debncer|s_debounceCnt[0]~23_combout\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \debncer|s_dirtyIn~0_combout\ : std_logic;
SIGNAL \debncer|s_dirtyIn~q\ : std_logic;
SIGNAL \debncer|s_debounceCnt[15]~60\ : std_logic;
SIGNAL \debncer|s_debounceCnt[16]~61_combout\ : std_logic;
SIGNAL \debncer|s_debounceCnt[16]~62\ : std_logic;
SIGNAL \debncer|s_debounceCnt[17]~63_combout\ : std_logic;
SIGNAL \debncer|s_debounceCnt[17]~64\ : std_logic;
SIGNAL \debncer|s_debounceCnt[18]~65_combout\ : std_logic;
SIGNAL \debncer|s_debounceCnt[18]~66\ : std_logic;
SIGNAL \debncer|s_debounceCnt[19]~67_combout\ : std_logic;
SIGNAL \debncer|s_debounceCnt[19]~68\ : std_logic;
SIGNAL \debncer|s_debounceCnt[20]~69_combout\ : std_logic;
SIGNAL \debncer|s_debounceCnt[20]~70\ : std_logic;
SIGNAL \debncer|s_debounceCnt[21]~71_combout\ : std_logic;
SIGNAL \debncer|s_debounceCnt[21]~72\ : std_logic;
SIGNAL \debncer|s_debounceCnt[22]~73_combout\ : std_logic;
SIGNAL \debncer|Equal0~8_combout\ : std_logic;
SIGNAL \debncer|Equal0~0_combout\ : std_logic;
SIGNAL \debncer|Equal0~1_combout\ : std_logic;
SIGNAL \debncer|s_debounceCnt[18]~25_combout\ : std_logic;
SIGNAL \debncer|s_debounceCnt[18]~26_combout\ : std_logic;
SIGNAL \debncer|s_debounceCnt[18]~27_combout\ : std_logic;
SIGNAL \debncer|s_debounceCnt[18]~28_combout\ : std_logic;
SIGNAL \debncer|s_debounceCnt[18]~29_combout\ : std_logic;
SIGNAL \debncer|s_debounceCnt[18]~30_combout\ : std_logic;
SIGNAL \debncer|s_debounceCnt[0]~24\ : std_logic;
SIGNAL \debncer|s_debounceCnt[1]~31_combout\ : std_logic;
SIGNAL \debncer|s_debounceCnt[1]~32\ : std_logic;
SIGNAL \debncer|s_debounceCnt[2]~33_combout\ : std_logic;
SIGNAL \debncer|s_debounceCnt[2]~34\ : std_logic;
SIGNAL \debncer|s_debounceCnt[3]~35_combout\ : std_logic;
SIGNAL \debncer|s_debounceCnt[3]~36\ : std_logic;
SIGNAL \debncer|s_debounceCnt[4]~37_combout\ : std_logic;
SIGNAL \debncer|s_debounceCnt[4]~38\ : std_logic;
SIGNAL \debncer|s_debounceCnt[5]~39_combout\ : std_logic;
SIGNAL \debncer|s_debounceCnt[5]~40\ : std_logic;
SIGNAL \debncer|s_debounceCnt[6]~41_combout\ : std_logic;
SIGNAL \debncer|s_debounceCnt[6]~42\ : std_logic;
SIGNAL \debncer|s_debounceCnt[7]~43_combout\ : std_logic;
SIGNAL \debncer|s_debounceCnt[7]~44\ : std_logic;
SIGNAL \debncer|s_debounceCnt[8]~45_combout\ : std_logic;
SIGNAL \debncer|s_debounceCnt[8]~46\ : std_logic;
SIGNAL \debncer|s_debounceCnt[9]~47_combout\ : std_logic;
SIGNAL \debncer|s_debounceCnt[9]~48\ : std_logic;
SIGNAL \debncer|s_debounceCnt[10]~49_combout\ : std_logic;
SIGNAL \debncer|s_debounceCnt[10]~50\ : std_logic;
SIGNAL \debncer|s_debounceCnt[11]~51_combout\ : std_logic;
SIGNAL \debncer|s_debounceCnt[11]~52\ : std_logic;
SIGNAL \debncer|s_debounceCnt[12]~53_combout\ : std_logic;
SIGNAL \debncer|s_debounceCnt[12]~54\ : std_logic;
SIGNAL \debncer|s_debounceCnt[13]~55_combout\ : std_logic;
SIGNAL \debncer|s_debounceCnt[13]~56\ : std_logic;
SIGNAL \debncer|s_debounceCnt[14]~57_combout\ : std_logic;
SIGNAL \debncer|s_debounceCnt[14]~58\ : std_logic;
SIGNAL \debncer|s_debounceCnt[15]~59_combout\ : std_logic;
SIGNAL \debncer|Equal0~5_combout\ : std_logic;
SIGNAL \debncer|Equal0~6_combout\ : std_logic;
SIGNAL \debncer|Equal0~2_combout\ : std_logic;
SIGNAL \debncer|Equal0~3_combout\ : std_logic;
SIGNAL \debncer|Equal0~4_combout\ : std_logic;
SIGNAL \debncer|Equal0~7_combout\ : std_logic;
SIGNAL \debncer|s_pulsedOut~q\ : std_logic;
SIGNAL \debncer|s_pulsedOut~clkctrl_outclk\ : std_logic;
SIGNAL \pcupd|s_pc[2]~30_combout\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \pcupd|s_pc[2]~31\ : std_logic;
SIGNAL \pcupd|s_pc[3]~32_combout\ : std_logic;
SIGNAL \pcupd|s_pc[3]~33\ : std_logic;
SIGNAL \pcupd|s_pc[4]~34_combout\ : std_logic;
SIGNAL \pcupd|s_pc[4]~35\ : std_logic;
SIGNAL \pcupd|s_pc[5]~36_combout\ : std_logic;
SIGNAL \pcupd|s_pc[5]~37\ : std_logic;
SIGNAL \pcupd|s_pc[6]~38_combout\ : std_logic;
SIGNAL \pcupd|s_pc[6]~39\ : std_logic;
SIGNAL \pcupd|s_pc[7]~40_combout\ : std_logic;
SIGNAL \instmem|Mux7~0_combout\ : std_logic;
SIGNAL \controlUnit|Mux2~0_combout\ : std_logic;
SIGNAL \instmem|Mux1~0_combout\ : std_logic;
SIGNAL \instmem|Mux7~1_combout\ : std_logic;
SIGNAL \instmem|Mux0~4_combout\ : std_logic;
SIGNAL \controlUnit|Mux3~0_combout\ : std_logic;
SIGNAL \controlUnit|Mux1~0_combout\ : std_logic;
SIGNAL \controlUnit|Mux1~1_combout\ : std_logic;
SIGNAL \controlUnit|Mux0~0_combout\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \display|s_count[0]~31_combout\ : std_logic;
SIGNAL \display|s_count[13]~45_combout\ : std_logic;
SIGNAL \display|s_count[0]~32\ : std_logic;
SIGNAL \display|s_count[1]~33_combout\ : std_logic;
SIGNAL \display|s_count[1]~34\ : std_logic;
SIGNAL \display|s_count[2]~35_combout\ : std_logic;
SIGNAL \display|s_count[2]~36\ : std_logic;
SIGNAL \display|s_count[3]~37_combout\ : std_logic;
SIGNAL \display|s_count[3]~38\ : std_logic;
SIGNAL \display|s_count[4]~39_combout\ : std_logic;
SIGNAL \display|s_count[4]~40\ : std_logic;
SIGNAL \display|s_count[5]~41_combout\ : std_logic;
SIGNAL \display|s_count[5]~42\ : std_logic;
SIGNAL \display|s_count[6]~43_combout\ : std_logic;
SIGNAL \display|s_count[6]~44\ : std_logic;
SIGNAL \display|s_count[7]~46_combout\ : std_logic;
SIGNAL \display|s_count[7]~47\ : std_logic;
SIGNAL \display|s_count[8]~48_combout\ : std_logic;
SIGNAL \display|s_count[8]~49\ : std_logic;
SIGNAL \display|s_count[9]~50_combout\ : std_logic;
SIGNAL \display|s_count[9]~51\ : std_logic;
SIGNAL \display|s_count[10]~52_combout\ : std_logic;
SIGNAL \display|s_count[10]~53\ : std_logic;
SIGNAL \display|s_count[11]~54_combout\ : std_logic;
SIGNAL \display|s_count[11]~55\ : std_logic;
SIGNAL \display|s_count[12]~56_combout\ : std_logic;
SIGNAL \display|s_count[12]~57\ : std_logic;
SIGNAL \display|s_count[13]~58_combout\ : std_logic;
SIGNAL \display|s_count[13]~59\ : std_logic;
SIGNAL \display|s_count[14]~60_combout\ : std_logic;
SIGNAL \display|s_count[14]~61\ : std_logic;
SIGNAL \display|s_count[15]~62_combout\ : std_logic;
SIGNAL \display|s_count[15]~63\ : std_logic;
SIGNAL \display|s_count[16]~64_combout\ : std_logic;
SIGNAL \display|s_count[16]~65\ : std_logic;
SIGNAL \display|s_count[17]~66_combout\ : std_logic;
SIGNAL \display|s_count[17]~67\ : std_logic;
SIGNAL \display|s_count[18]~68_combout\ : std_logic;
SIGNAL \display|s_count[18]~69\ : std_logic;
SIGNAL \display|s_count[19]~70_combout\ : std_logic;
SIGNAL \display|s_count[19]~71\ : std_logic;
SIGNAL \display|s_count[20]~72_combout\ : std_logic;
SIGNAL \display|s_count[20]~73\ : std_logic;
SIGNAL \display|s_count[21]~74_combout\ : std_logic;
SIGNAL \display|s_repeatCount[0]~31_combout\ : std_logic;
SIGNAL \display|s_repeatCount[0]~32\ : std_logic;
SIGNAL \display|s_repeatCount[1]~33_combout\ : std_logic;
SIGNAL \display|s_repeatCount[1]~34\ : std_logic;
SIGNAL \display|s_repeatCount[2]~35_combout\ : std_logic;
SIGNAL \display|s_repeatCount[2]~36\ : std_logic;
SIGNAL \display|s_repeatCount[3]~37_combout\ : std_logic;
SIGNAL \display|s_repeatCount[3]~38\ : std_logic;
SIGNAL \display|s_repeatCount[4]~39_combout\ : std_logic;
SIGNAL \display|s_repeatCount[4]~40\ : std_logic;
SIGNAL \display|s_repeatCount[5]~41_combout\ : std_logic;
SIGNAL \display|s_repeatCount[5]~42\ : std_logic;
SIGNAL \display|s_repeatCount[6]~43_combout\ : std_logic;
SIGNAL \display|s_repeatCount[6]~44\ : std_logic;
SIGNAL \display|s_repeatCount[7]~45_combout\ : std_logic;
SIGNAL \display|s_repeatCount[7]~46\ : std_logic;
SIGNAL \display|s_repeatCount[8]~47_combout\ : std_logic;
SIGNAL \display|s_repeatCount[8]~48\ : std_logic;
SIGNAL \display|s_repeatCount[9]~49_combout\ : std_logic;
SIGNAL \display|s_repeatCount[9]~50\ : std_logic;
SIGNAL \display|s_repeatCount[10]~51_combout\ : std_logic;
SIGNAL \display|s_repeatCount[10]~52\ : std_logic;
SIGNAL \display|s_repeatCount[11]~53_combout\ : std_logic;
SIGNAL \display|s_repeatCount[11]~54\ : std_logic;
SIGNAL \display|s_repeatCount[12]~55_combout\ : std_logic;
SIGNAL \display|s_repeatCount[12]~56\ : std_logic;
SIGNAL \display|s_repeatCount[13]~57_combout\ : std_logic;
SIGNAL \display|s_repeatCount[13]~58\ : std_logic;
SIGNAL \display|s_repeatCount[14]~59_combout\ : std_logic;
SIGNAL \display|s_repeatCount[14]~60\ : std_logic;
SIGNAL \display|s_repeatCount[15]~61_combout\ : std_logic;
SIGNAL \display|s_repeatCount[15]~62\ : std_logic;
SIGNAL \display|s_repeatCount[16]~63_combout\ : std_logic;
SIGNAL \display|s_repeatCount[16]~64\ : std_logic;
SIGNAL \display|s_repeatCount[17]~65_combout\ : std_logic;
SIGNAL \display|s_repeatCount[17]~66\ : std_logic;
SIGNAL \display|s_repeatCount[18]~67_combout\ : std_logic;
SIGNAL \display|s_repeatCount[18]~68\ : std_logic;
SIGNAL \display|s_repeatCount[19]~69_combout\ : std_logic;
SIGNAL \display|s_repeatCount[19]~70\ : std_logic;
SIGNAL \display|s_repeatCount[20]~71_combout\ : std_logic;
SIGNAL \display|s_repeatCount[20]~72\ : std_logic;
SIGNAL \display|s_repeatCount[21]~73_combout\ : std_logic;
SIGNAL \display|s_repeatCount[21]~74\ : std_logic;
SIGNAL \display|s_repeatCount[22]~75_combout\ : std_logic;
SIGNAL \display|s_repeatCount[22]~76\ : std_logic;
SIGNAL \display|s_repeatCount[23]~77_combout\ : std_logic;
SIGNAL \display|s_thd[24]~6_combout\ : std_logic;
SIGNAL \display|s_thd[24]~5_combout\ : std_logic;
SIGNAL \display|s_thd[24]~1_combout\ : std_logic;
SIGNAL \display|s_thd[24]~2_combout\ : std_logic;
SIGNAL \display|s_thd[24]~0_combout\ : std_logic;
SIGNAL \display|s_thd[24]~3_combout\ : std_logic;
SIGNAL \display|s_thd[24]~4_combout\ : std_logic;
SIGNAL \display|s_repeatCount[23]~78\ : std_logic;
SIGNAL \display|s_repeatCount[24]~79_combout\ : std_logic;
SIGNAL \display|s_repeatCount[24]~80\ : std_logic;
SIGNAL \display|s_repeatCount[25]~81_combout\ : std_logic;
SIGNAL \display|s_repeatCount[25]~82\ : std_logic;
SIGNAL \display|s_repeatCount[26]~83_combout\ : std_logic;
SIGNAL \display|s_repeatCount[26]~84\ : std_logic;
SIGNAL \display|s_repeatCount[27]~85_combout\ : std_logic;
SIGNAL \display|s_repeatCount[27]~86\ : std_logic;
SIGNAL \display|s_repeatCount[28]~87_combout\ : std_logic;
SIGNAL \display|s_repeatCount[28]~88\ : std_logic;
SIGNAL \display|s_repeatCount[29]~89_combout\ : std_logic;
SIGNAL \display|s_repeatCount[29]~90\ : std_logic;
SIGNAL \display|s_repeatCount[30]~91_combout\ : std_logic;
SIGNAL \display|s_thd[24]~7_combout\ : std_logic;
SIGNAL \display|s_thd[24]~8_combout\ : std_logic;
SIGNAL \display|s_thd[24]~9_combout\ : std_logic;
SIGNAL \display|Equal1~4_combout\ : std_logic;
SIGNAL \display|s_count[21]~75\ : std_logic;
SIGNAL \display|s_count[22]~76_combout\ : std_logic;
SIGNAL \display|s_count[22]~77\ : std_logic;
SIGNAL \display|s_count[23]~78_combout\ : std_logic;
SIGNAL \display|s_count[23]~79\ : std_logic;
SIGNAL \display|s_count[24]~80_combout\ : std_logic;
SIGNAL \display|s_count[24]~81\ : std_logic;
SIGNAL \display|s_count[25]~82_combout\ : std_logic;
SIGNAL \display|s_count[25]~83\ : std_logic;
SIGNAL \display|s_count[26]~84_combout\ : std_logic;
SIGNAL \display|s_count[26]~85\ : std_logic;
SIGNAL \display|s_count[27]~86_combout\ : std_logic;
SIGNAL \display|s_count[27]~87\ : std_logic;
SIGNAL \display|s_count[28]~88_combout\ : std_logic;
SIGNAL \display|s_count[28]~89\ : std_logic;
SIGNAL \display|s_count[29]~90_combout\ : std_logic;
SIGNAL \display|s_count[29]~91\ : std_logic;
SIGNAL \display|s_count[30]~92_combout\ : std_logic;
SIGNAL \display|Equal1~5_combout\ : std_logic;
SIGNAL \display|Equal1~6_combout\ : std_logic;
SIGNAL \display|Equal1~8_combout\ : std_logic;
SIGNAL \display|Equal1~7_combout\ : std_logic;
SIGNAL \display|Equal1~9_combout\ : std_logic;
SIGNAL \display|Equal1~10_combout\ : std_logic;
SIGNAL \display|Equal1~11_combout\ : std_logic;
SIGNAL \display|Equal1~2_combout\ : std_logic;
SIGNAL \display|Equal1~3_combout\ : std_logic;
SIGNAL \display|Equal1~0_combout\ : std_logic;
SIGNAL \display|Equal1~1_combout\ : std_logic;
SIGNAL \display|Equal1~12_combout\ : std_logic;
SIGNAL \display|s_inc~0_combout\ : std_logic;
SIGNAL \display|s_inc~q\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \display|s_dec~0_combout\ : std_logic;
SIGNAL \display|s_dec~q\ : std_logic;
SIGNAL \display|Decoder0~1_combout\ : std_logic;
SIGNAL \display|Decoder0~4_combout\ : std_logic;
SIGNAL \display|s_addrCounters[0][4]~q\ : std_logic;
SIGNAL \display|Decoder0~2_combout\ : std_logic;
SIGNAL \display|s_addrCounters~10_combout\ : std_logic;
SIGNAL \display|s_addrCounters[2][4]~q\ : std_logic;
SIGNAL \display|Mux1~0_combout\ : std_logic;
SIGNAL \display|Decoder0~3_combout\ : std_logic;
SIGNAL \display|s_addrCounters~15_combout\ : std_logic;
SIGNAL \display|s_addrCounters[3][4]~q\ : std_logic;
SIGNAL \display|Mux39~0_combout\ : std_logic;
SIGNAL \display|Mux1~1_combout\ : std_logic;
SIGNAL \display|Add0~0_combout\ : std_logic;
SIGNAL \display|s_addrCounters~7_combout\ : std_logic;
SIGNAL \display|s_addrCounters[2][0]~q\ : std_logic;
SIGNAL \display|s_addrCounters[0][0]~q\ : std_logic;
SIGNAL \display|s_addrCounters~11_combout\ : std_logic;
SIGNAL \display|s_addrCounters[3][0]~q\ : std_logic;
SIGNAL \display|s_addrCounters~4_combout\ : std_logic;
SIGNAL \display|s_addrCounters[1][0]~q\ : std_logic;
SIGNAL \display|Mux5~0_combout\ : std_logic;
SIGNAL \display|Mux5~1_combout\ : std_logic;
SIGNAL \display|Add0~1\ : std_logic;
SIGNAL \display|Add0~2_combout\ : std_logic;
SIGNAL \display|s_addrCounters~6_combout\ : std_logic;
SIGNAL \display|s_addrCounters[2][1]~q\ : std_logic;
SIGNAL \display|s_addrCounters[0][1]~q\ : std_logic;
SIGNAL \display|s_addrCounters~12_combout\ : std_logic;
SIGNAL \display|s_addrCounters[3][1]~q\ : std_logic;
SIGNAL \display|s_addrCounters~2_combout\ : std_logic;
SIGNAL \display|s_addrCounters[1][1]~q\ : std_logic;
SIGNAL \display|Mux4~0_combout\ : std_logic;
SIGNAL \display|Mux4~1_combout\ : std_logic;
SIGNAL \display|Add0~3\ : std_logic;
SIGNAL \display|Add0~4_combout\ : std_logic;
SIGNAL \display|s_addrCounters[0][2]~q\ : std_logic;
SIGNAL \display|s_addrCounters~8_combout\ : std_logic;
SIGNAL \display|s_addrCounters[2][2]~q\ : std_logic;
SIGNAL \display|s_addrCounters~13_combout\ : std_logic;
SIGNAL \display|s_addrCounters[3][2]~q\ : std_logic;
SIGNAL \display|s_addrCounters~3_combout\ : std_logic;
SIGNAL \display|s_addrCounters[1][2]~q\ : std_logic;
SIGNAL \display|Mux3~0_combout\ : std_logic;
SIGNAL \display|Mux3~1_combout\ : std_logic;
SIGNAL \display|Add0~5\ : std_logic;
SIGNAL \display|Add0~6_combout\ : std_logic;
SIGNAL \display|s_addrCounters~14_combout\ : std_logic;
SIGNAL \display|s_addrCounters[3][3]~q\ : std_logic;
SIGNAL \display|s_addrCounters~5_combout\ : std_logic;
SIGNAL \display|s_addrCounters[1][3]~q\ : std_logic;
SIGNAL \display|Mux40~0_combout\ : std_logic;
SIGNAL \display|s_addrCounters~9_combout\ : std_logic;
SIGNAL \display|s_addrCounters[2][3]~q\ : std_logic;
SIGNAL \display|s_addrCounters[0][3]~q\ : std_logic;
SIGNAL \display|Mux2~0_combout\ : std_logic;
SIGNAL \display|Mux2~1_combout\ : std_logic;
SIGNAL \display|Add0~7\ : std_logic;
SIGNAL \display|Add0~8_combout\ : std_logic;
SIGNAL \display|s_addrCounters~0_combout\ : std_logic;
SIGNAL \display|s_addrCounters[1][4]~q\ : std_logic;
SIGNAL \instmem|Mux42~3_combout\ : std_logic;
SIGNAL \display|s_addrCounters~16_combout\ : std_logic;
SIGNAL \display|s_addrCounters[3][5]~q\ : std_logic;
SIGNAL \display|Mux38~0_combout\ : std_logic;
SIGNAL \display|s_addrCounters[0][5]~q\ : std_logic;
SIGNAL \display|s_addrCounters[2][5]~17_combout\ : std_logic;
SIGNAL \display|s_addrCounters[2][5]~q\ : std_logic;
SIGNAL \display|Mux0~0_combout\ : std_logic;
SIGNAL \display|Mux0~1_combout\ : std_logic;
SIGNAL \display|Add0~9\ : std_logic;
SIGNAL \display|Add0~10_combout\ : std_logic;
SIGNAL \display|s_addrCounters~1_combout\ : std_logic;
SIGNAL \display|s_addrCounters[1][5]~q\ : std_logic;
SIGNAL \instmem|Mux42~6_combout\ : std_logic;
SIGNAL \instmem|Mux3~0_combout\ : std_logic;
SIGNAL \instmem|Mux9~0_combout\ : std_logic;
SIGNAL \instmem|Mux9~1_combout\ : std_logic;
SIGNAL \instmem|Mux9~2_combout\ : std_logic;
SIGNAL \instmem|Mux8~2_combout\ : std_logic;
SIGNAL \instmem|Mux7~2_combout\ : std_logic;
SIGNAL \regfile|rt_mem|Equal0~0_combout\ : std_logic;
SIGNAL \mux2|muxout[1]~0_combout\ : std_logic;
SIGNAL \instmem|Mux24~0_combout\ : std_logic;
SIGNAL \instmem|Mux24~1_combout\ : std_logic;
SIGNAL \mux2|muxout[1]~41_combout\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1230_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1581_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~423_q\ : std_logic;
SIGNAL \instmem|Mux12~0_combout\ : std_logic;
SIGNAL \instmem|Mux12~1_combout\ : std_logic;
SIGNAL \mux1|muxout[2]~4_combout\ : std_logic;
SIGNAL \mux1|muxout[1]~3_combout\ : std_logic;
SIGNAL \instmem|Mux11~0_combout\ : std_logic;
SIGNAL \instmem|Mux0~5_combout\ : std_logic;
SIGNAL \instmem|Mux11~1_combout\ : std_logic;
SIGNAL \mux1|muxout[3]~5_combout\ : std_logic;
SIGNAL \mux1|muxout[0]~2_combout\ : std_logic;
SIGNAL \mux1|muxout[0]~6_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1566_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1567_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~455_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1564_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1565_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~487_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1568_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1569_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~519_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1379_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1380_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~359feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1140_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1575_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~359_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1170_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1577_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~391_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~327feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1125_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1574_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~327_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1155_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1576_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~295_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1372_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1373_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~103feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1185_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1578_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~103_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1215_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1580_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~135_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1200_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1579_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~39_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~71feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1562_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1563_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~71_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1376_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1377_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~167feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1095_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1572_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~167_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1080_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1571_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~199_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~263feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1110_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1573_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~263_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1065_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1570_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~231_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1374_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1375_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1378_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1381_combout\ : std_logic;
SIGNAL \mux2|muxout[1]~42_combout\ : std_logic;
SIGNAL \instmem|Mux21~0_combout\ : std_logic;
SIGNAL \mux2|muxout[5]~2_combout\ : std_logic;
SIGNAL \instmem|Mux25~3_combout\ : std_logic;
SIGNAL \instmem|Mux25~6_combout\ : std_logic;
SIGNAL \instmem|Mux23~0_combout\ : std_logic;
SIGNAL \instmem|Mux23~1_combout\ : std_logic;
SIGNAL \alucontrol|Mux2~0_combout\ : std_logic;
SIGNAL \alucontrol|Mux5~5_combout\ : std_logic;
SIGNAL \alucontrol|Mux4~0_combout\ : std_logic;
SIGNAL \alucontrol|Mux4~1_combout\ : std_logic;
SIGNAL \alucontrol|Mux5~4_combout\ : std_logic;
SIGNAL \alu|Equal0~3_combout\ : std_logic;
SIGNAL \alu|Equal0~12_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|_~5_combout\ : std_logic;
SIGNAL \instmem|Mux4~0_combout\ : std_logic;
SIGNAL \instmem|Mux3~1_combout\ : std_logic;
SIGNAL \regfile|rs_mem|Equal0~0_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~263feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~263_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~135_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1359_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~199feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~199_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~71_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1360_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~167feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~167_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~231_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~103feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~103_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~39_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1361_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1362_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1363_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~391feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~391_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~519_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~455feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~455_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~327_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1364_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1365_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~359feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~359_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~487_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~423feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~423_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~295_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1357_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1358_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1366_combout\ : std_logic;
SIGNAL \regfile|rs_mem|readData[1]~49_combout\ : std_logic;
SIGNAL \mux2|muxout[0]~1_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~358feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~358_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~390_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~326feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~326_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~294_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1062_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1063_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~102feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~102_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~134_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~70feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~70_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~38_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1066_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1067_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~166feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~166_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~198_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~262feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~262_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~230_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1064_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1065_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1068_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~422feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~422_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~454_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~518feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~518_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~486_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1069_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1070_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1071_combout\ : std_logic;
SIGNAL \mux2|muxout[0]~3_combout\ : std_logic;
SIGNAL \alucontrol|Mux5~2_combout\ : std_logic;
SIGNAL \alucontrol|Mux5~3_combout\ : std_logic;
SIGNAL \alu|Mux31~0_combout\ : std_logic;
SIGNAL \mux2|muxout[6]~4_combout\ : std_logic;
SIGNAL \mux2|muxout[6]~5_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~261feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~261_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~197_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1072_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~293_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~229feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~229_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1073_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~485feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~485_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~549feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~549_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~517feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~517_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~453_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1079_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1080_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~389feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~389_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~421_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~357feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~357_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~325_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1074_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1075_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~133feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~133_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~165_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~101feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~101_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~69_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1076_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1077_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1078_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1081_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|_~35_combout\ : std_logic;
SIGNAL \mux2|muxout[30]~7_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~420_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~164_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1084_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~548feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~548_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~292_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1085_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~516feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~516_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~260_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~388feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~388_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~132_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1077_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1078_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~324feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~324_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~452_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~196feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~196_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~68_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1081_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1082_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~228feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~228_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~100_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1079_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~484feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~484_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~356_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1080_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1083_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1086_combout\ : std_logic;
SIGNAL \regfile|rs_mem|readData[30]~8_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~355feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~355_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~99_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1087_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~227feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~227_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~483_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1088_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~419feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~419_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~291feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~291_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~163_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1094_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~547_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1095_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~387_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~515_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~259feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~259_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~131_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1089_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1090_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~195feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~195_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~451_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~323feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~323_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~67_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1091_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1092_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1093_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1096_combout\ : std_logic;
SIGNAL \regfile|rs_mem|readData[29]~9_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~546_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~482_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~514feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~514_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~450_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1109_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1110_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~226feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~226_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~290_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~258feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~258_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~194_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1102_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1103_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~130feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~130_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~162_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~98feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~98_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~66_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1106_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1107_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~386feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~386_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~418_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~354feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~354_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~322_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1104_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1105_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1108_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1111_combout\ : std_logic;
SIGNAL \mux2|muxout[28]~9_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|_~32_combout\ : std_logic;
SIGNAL \mux2|muxout[27]~10_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~417feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~417_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~545_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~289feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~289_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~161_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1114_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1115_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~193feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~193_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~449_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~321feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~321_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~65_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1111_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1112_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~385feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~385_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~513_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~257feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~257_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~129_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1109_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1110_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1113_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~353feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~353_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~97_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1107_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~225feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~225_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~481_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1108_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1116_combout\ : std_logic;
SIGNAL \regfile|rs_mem|readData[27]~11_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~160_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~416_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1124_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~544feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~544_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~288_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1125_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~512feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~512_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~256_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~384feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~384_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~128_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1117_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1118_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~320feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~320_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~448_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~192feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~192_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~64_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1121_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1122_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~480feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~480_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~224feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~224_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~96_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1119_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~352_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1120_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1123_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1126_combout\ : std_logic;
SIGNAL \regfile|rs_mem|readData[26]~12_combout\ : std_logic;
SIGNAL \mux2|muxout[26]~11_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~223feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~223_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~287_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~255feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~255_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~191_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1132_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1133_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~543feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~543_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~479_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~511feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~511_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~447_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1139_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1140_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~383feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~383_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~415_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~351feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~351_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~319_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1134_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1135_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~127feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~127_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~159_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~95feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~95_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~63_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1136_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1137_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1138_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1141_combout\ : std_logic;
SIGNAL \mux2|muxout[25]~12_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|_~29_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~222_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~286_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~254feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~254_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~190_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1142_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1143_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~510feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~510_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~446_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1149_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~478_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~542_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1150_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~382feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~382_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~414_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~350feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~350_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~318_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1144_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1145_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~126feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~126_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~158_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~62_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~94feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~94_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1146_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1147_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1148_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1151_combout\ : std_logic;
SIGNAL \mux2|muxout[24]~13_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|_~28_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~221feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~221_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~285_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~253feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~253_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~189_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1152_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1153_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~125feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~125_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~157_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~93feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~93_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~61_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1156_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1157_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~381feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~381_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~413_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~349_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~317_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1154_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1155_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1158_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~541feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~541_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~477_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~445_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~509feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~509_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1159_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1160_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1161_combout\ : std_logic;
SIGNAL \mux2|muxout[23]~14_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|_~27_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~252feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~252_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~188_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1162_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~220feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~220_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~284_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1163_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~124feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~124_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~156_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~92feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~92_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~60_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1166_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1167_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~348feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~348_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~316_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1164_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~412_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~380feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~380_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1165_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1168_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~540feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~540_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~476_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~508feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~508_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~444_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1169_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1170_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1171_combout\ : std_logic;
SIGNAL \mux2|muxout[22]~15_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|_~26_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~379feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~379_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~411_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~347feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~347_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~315_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1174_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1175_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~123feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~123_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~155_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~91feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~91_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~59_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1176_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1177_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1178_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~219feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~219_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~251_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~187_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1172_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~283_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1173_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~539_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~475_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~507feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~507_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~443_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1179_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1180_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1181_combout\ : std_logic;
SIGNAL \mux2|muxout[21]~16_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|_~25_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~538feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~538_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~506feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~506_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~442_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1189_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~474_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1190_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~122feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~122_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~154_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~90feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~90_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~58_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1186_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1187_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~378feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~378_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~410_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~346feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~346_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~314_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1184_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1185_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1188_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~218feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~218_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~250feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~250_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~186_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1182_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~282_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1183_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1191_combout\ : std_logic;
SIGNAL \mux2|muxout[20]~17_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|_~24_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~217feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~217_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~249feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~249_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~185_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1192_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~281_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1193_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~121feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~121_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~153_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~57_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~89_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1196_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1197_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~377feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~377_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~409feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~409_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~313_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~345feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~345_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1194_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1195_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1198_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~537feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~537_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~473_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~505feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~505_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~441_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1199_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1200_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1201_combout\ : std_logic;
SIGNAL \mux2|muxout[19]~18_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|_~23_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~216feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~216_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~280_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~248feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~248_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~184_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1202_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1203_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~504feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~504_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~440_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1209_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~536_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~472_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1210_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~120feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~120_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~152_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~88feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~88_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~56_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1206_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1207_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~376feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~376_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~408_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~344feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~344_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~312_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1204_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1205_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1208_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1211_combout\ : std_logic;
SIGNAL \mux2|muxout[18]~19_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|_~22_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~343_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~471_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~215feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~215_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~87_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1207_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1208_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~407feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~407_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~535_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~279feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~279_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~151_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1214_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1215_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~311feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~311_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~439_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~183feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~183_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~55_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1211_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1212_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~247feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~247_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~119_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1209_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~503_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~375feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~375_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1210_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1213_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1216_combout\ : std_logic;
SIGNAL \regfile|rs_mem|readData[17]~21_combout\ : std_logic;
SIGNAL \mux2|muxout[17]~20_combout\ : std_logic;
SIGNAL \mux2|muxout[16]~21_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~534feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~534_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~406_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~278feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~278_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~150_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1224_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1225_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~470feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~470_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~214feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~214_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~86_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1217_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~342_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1218_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~374feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~374_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~502_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~118feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~118_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~246feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~246_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1219_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1220_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~310feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~310_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~438_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~182feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~182_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~54_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1221_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1222_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1223_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1226_combout\ : std_logic;
SIGNAL \regfile|rs_mem|readData[16]~22_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~309_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~437_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~181feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~181_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~53feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~53_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1231_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1232_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~245feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~245_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~117_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1229_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~373feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~373_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~501_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1230_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1233_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~85_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~213feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~213_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1227_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~341feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~341_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~469_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1228_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~277feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~277_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~149_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1234_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~405feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~405_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~533_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1235_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1236_combout\ : std_logic;
SIGNAL \regfile|rs_mem|readData[15]~23_combout\ : std_logic;
SIGNAL \mux2|muxout[15]~22_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~532feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~532_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~404_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~276_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~148_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1244_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1245_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~468_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~340_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~212feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~212_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~84_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1237_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1238_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~372feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~372_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~500_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~244_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~116_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1239_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1240_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~308feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~308_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~436_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~180feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~180_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~52_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1241_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1242_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1243_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1246_combout\ : std_logic;
SIGNAL \regfile|rs_mem|readData[14]~24_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~115feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~115_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~147_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~83feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~83_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~51_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1256_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1257_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~371feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~371_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~403_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~339_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~307_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1254_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1255_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1258_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~211feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~211_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~275_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~243feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~243_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~179_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1252_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1253_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~531feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~531_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~467feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~467_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~499_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~435_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1259_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1260_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1261_combout\ : std_logic;
SIGNAL \mux2|muxout[13]~24_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|_~17_combout\ : std_logic;
SIGNAL \mux2|muxout[12]~25_combout\ : std_logic;
SIGNAL \mux2|muxout[12]~26_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~530feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~530_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~466_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~498feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~498_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~434_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1269_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1270_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~210feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~210_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~274_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~242feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~242_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~178_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1262_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1263_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~114feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~114_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~146_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~82feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~82_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~50_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1266_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1267_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~370feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~370_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~402_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~338feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~338_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~306_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1264_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1265_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1268_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1271_combout\ : std_logic;
SIGNAL \mux2|muxout[12]~27_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|_~16_combout\ : std_logic;
SIGNAL \mux2|muxout[11]~28_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~529_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~465_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~497_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~433_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1279_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1280_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~209feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~209_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~241feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~241_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~177_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1272_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~273_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1273_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~113feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~113_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~145_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~49_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~81feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~81_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1276_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1277_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~369feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~369_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~401_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~337_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~305_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1274_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1275_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1278_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1281_combout\ : std_logic;
SIGNAL \mux2|muxout[11]~29_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|_~15_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~528_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~496feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~496_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~432_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1289_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~464_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1290_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~112feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~112_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~144_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~80feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~80_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~48_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1286_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1287_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~368feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~368_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~400_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~336_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~304_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1284_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1285_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1288_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~208feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~208_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~272_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~240feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~240_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~176_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1282_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1283_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1291_combout\ : std_logic;
SIGNAL \mux2|muxout[10]~30_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|_~14_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~207feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~207_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~271_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~239feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~239_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~175_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1292_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1293_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~111feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~111_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~143_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~79feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~79_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~47_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1296_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1297_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~367feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~367_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~399_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~335feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~335_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~303_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1294_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1295_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1298_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~527_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~463_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~495feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~495_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~431_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1299_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1300_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1301_combout\ : std_logic;
SIGNAL \mux2|muxout[9]~31_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|_~13_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~526_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~462_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~494feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~494_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~430_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1309_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1310_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~366feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~366_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~398_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~334feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~334_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~302_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1304_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1305_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~110feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~110_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~78feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~78_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~46_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1306_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~142_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1307_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1308_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~206feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~206_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~270_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~238feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~238_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~174_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1302_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1303_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1311_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|_~12_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~237feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~237_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~173_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1312_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~205feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~205_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~269_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1313_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~525feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~525_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~461_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~493feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~493_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~429_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1319_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1320_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~109feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~109_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~141_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~77feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~77_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~45_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1316_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1317_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~365feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~365_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~397_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~333feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~333_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~301_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1314_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1315_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1318_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1321_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|_~11_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~204feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~204_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~268_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~236feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~236_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~172_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1322_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1323_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~524feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~524_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~460_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~492feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~492_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~428_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1329_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1330_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~364feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~364_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~396_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~332feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~332_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~300_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1324_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1325_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~108feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~108_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~140_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~76_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~44_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1326_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1327_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1328_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1331_combout\ : std_logic;
SIGNAL \mux2|muxout[6]~34_combout\ : std_logic;
SIGNAL \alu|Mux25~0_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|_~10_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|_~37_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~395feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~395_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~523_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~459feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~459_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~331_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1334_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1335_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~363feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~363_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~491_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~427feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~427_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~299_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1327_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1328_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~107feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~107_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~43_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1331_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~235feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~235_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~171feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~171_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1332_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~203feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~203_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~267_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~139feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~139_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~75_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1329_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1330_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1333_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1336_combout\ : std_logic;
SIGNAL \regfile|rs_mem|readData[5]~33_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|_~36_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~362feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~362_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~490_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~298_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~426feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~426_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1337_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1338_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~394feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~394_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~522_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~458feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~458_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~330_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1344_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1345_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~170feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~170_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~234_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~106feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~106_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~42_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1341_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1342_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~202feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~202_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~266_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~138feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~138_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~74_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1339_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1340_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1343_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1346_combout\ : std_logic;
SIGNAL \regfile|rs_mem|readData[4]~34_combout\ : std_logic;
SIGNAL \mux2|muxout[4]~36_combout\ : std_logic;
SIGNAL \alu|Mux27~0_combout\ : std_logic;
SIGNAL \mux2|muxout[3]~37_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~361feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~361_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~489_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~425feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~425_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~297_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1348_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1349_combout\ : std_logic;
SIGNAL \regfile|rs_mem|readData[3]~37_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~169feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~169_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~233_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~105feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~105_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~41_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1350_combout\ : std_logic;
SIGNAL \regfile|rs_mem|readData[3]~38_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~137feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~137_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~73_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1351_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~265_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~393feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~393_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~201_q\ : std_logic;
SIGNAL \regfile|rs_mem|readData[3]~35_combout\ : std_logic;
SIGNAL \regfile|rs_mem|readData[3]~39_combout\ : std_logic;
SIGNAL \regfile|rs_mem|readData[3]~40_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~329_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~457feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~457_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1347_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~521_q\ : std_logic;
SIGNAL \regfile|rs_mem|readData[3]~36_combout\ : std_logic;
SIGNAL \regfile|rs_mem|readData[3]~41_combout\ : std_logic;
SIGNAL \mux2|muxout[2]~39_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~360feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~360_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~392_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~328feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~328_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~296_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1362_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1363_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~104feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~104_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~136_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~72feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~72_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~40_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1366_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1367_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~168feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~168_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~200_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~264feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~264_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~232_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1364_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1365_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1368_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~424feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~424_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~456_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~488feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~488_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~520_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1369_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1370_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1371_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|_~6_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[2]~5\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[3]~6_combout\ : std_logic;
SIGNAL \mux2|muxout[2]~40_combout\ : std_logic;
SIGNAL \alu|Mux29~0_combout\ : std_logic;
SIGNAL \alu|Mux29~1_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~168feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~168_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~200_q\ : std_logic;
SIGNAL \regfile|rs_mem|readData[2]~44_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~232_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~104feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~104_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~40_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1356_combout\ : std_logic;
SIGNAL \regfile|rs_mem|readData[2]~46_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~264_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~136feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~136_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~72_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1355_combout\ : std_logic;
SIGNAL \regfile|rs_mem|readData[2]~45_combout\ : std_logic;
SIGNAL \regfile|rs_mem|readData[2]~47_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~360feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~360_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~488_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~424feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~424_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~296_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1352_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1353_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~392feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~392_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~520_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~456feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~456_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~328_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1354_combout\ : std_logic;
SIGNAL \regfile|rs_mem|readData[2]~42_combout\ : std_logic;
SIGNAL \regfile|rs_mem|readData[2]~43_combout\ : std_logic;
SIGNAL \regfile|rs_mem|readData[2]~48_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[3]~7\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[4]~8_combout\ : std_logic;
SIGNAL \mux2|muxout[3]~38_combout\ : std_logic;
SIGNAL \alu|Mux28~0_combout\ : std_logic;
SIGNAL \alu|Mux28~1_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~169feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~169_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~201_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~265_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~233_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1352_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1353_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~521_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~457_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~489feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~489_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~425_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1359_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1360_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~361feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~361_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~393_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~329_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~297_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1354_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1355_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~105feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~105_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~137_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~73feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~73_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~41_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1356_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1357_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1358_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1361_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|_~7_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[4]~9\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[5]~10_combout\ : std_logic;
SIGNAL \alu|Mux27~1_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~426_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~458_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~490feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~490_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~522_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1349_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1350_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~170feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~170_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~202_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~266feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~266_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~234_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1342_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1343_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~362feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~362_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~394_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~330feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~330_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~298_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1344_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1345_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~106feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~106_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~138_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~74_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~42_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1346_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1347_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1348_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1351_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|_~8_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[5]~11\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[6]~12_combout\ : std_logic;
SIGNAL \mux2|muxout[5]~35_combout\ : std_logic;
SIGNAL \alu|Mux26~0_combout\ : std_logic;
SIGNAL \alu|Mux26~1_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~203feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~203_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~267_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~235feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~235_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~171_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1332_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1333_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~107feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~107_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~139_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~75_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~43_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1336_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1337_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~363feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~363_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~395_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~331feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~331_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~299_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1334_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1335_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1338_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~523_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~459_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~491feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~491_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~427_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1339_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1340_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1341_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|_~9_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[6]~13\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[7]~14_combout\ : std_logic;
SIGNAL \alu|Mux25~1_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~396feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~396_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~524_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~460feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~460_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~332_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1324_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1325_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~364feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~364_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~492_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~428feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~428_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~300_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1317_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1318_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~172feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~172_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~236_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~108feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~108_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~44_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1321_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1322_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~204feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~204_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~268_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~140feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~140_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~76_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1319_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1320_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1323_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1326_combout\ : std_logic;
SIGNAL \regfile|rs_mem|readData[6]~32_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[7]~15\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[8]~16_combout\ : std_logic;
SIGNAL \mux2|muxout[7]~33_combout\ : std_logic;
SIGNAL \alu|Mux24~0_combout\ : std_logic;
SIGNAL \alu|Mux24~1_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~525_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~397feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~397_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~333feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~333_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~461feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~461_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1314_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1315_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~493feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~493_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~429feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~429_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~301_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1307_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~365feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~365_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1308_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~205feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~205_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~269_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~141feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~141_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~77_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1309_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1310_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~173feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~173_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~237_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~45_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~109feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~109_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1311_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1312_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1313_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1316_combout\ : std_logic;
SIGNAL \regfile|rs_mem|readData[7]~31_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[8]~17\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[9]~18_combout\ : std_logic;
SIGNAL \mux3|muxout[8]~1_combout\ : std_logic;
SIGNAL \mux2|muxout[8]~32_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~366feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~366_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~494_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~430feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~430_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~302_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1297_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1298_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~398_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~526_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~462feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~462_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~334_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1304_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1305_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~206feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~206_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~270_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~142feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~142_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~78feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~78_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1299_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1300_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~174feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~174_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~238_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~110feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~110_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~46_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1301_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1302_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1303_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1306_combout\ : std_logic;
SIGNAL \regfile|rs_mem|readData[8]~30_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[9]~19\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[10]~20_combout\ : std_logic;
SIGNAL \mux3|muxout[9]~2_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~527feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~527_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~399_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~463feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~463_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~335_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1294_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1295_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~367feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~367_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~495_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~431feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~431_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~303_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1287_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1288_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~175feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~175_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~239_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~111feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~111_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~47_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1291_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1292_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~207feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~207_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~271_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~143feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~143_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~79_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1289_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1290_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1293_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1296_combout\ : std_logic;
SIGNAL \regfile|rs_mem|readData[9]~29_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[10]~21\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[11]~22_combout\ : std_logic;
SIGNAL \mux3|muxout[10]~3_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~400_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~528_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~464feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~464_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~336_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1284_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1285_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~368feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~368_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~496_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~432feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~432_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~304_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1277_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1278_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~208feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~208_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~272_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~144feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~144_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~80feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~80_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1279_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1280_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~176feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~176_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~240_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~112feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~112_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~48_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1281_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1282_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1283_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1286_combout\ : std_logic;
SIGNAL \regfile|rs_mem|readData[10]~28_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[11]~23\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[12]~24_combout\ : std_logic;
SIGNAL \mux3|muxout[11]~4_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~401_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~529_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~465feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~465_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~337_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1274_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1275_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~369feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~369_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~497_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~433feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~433_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~305_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1267_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1268_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~209feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~209_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~273_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~145feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~145_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~81_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1269_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1270_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~177feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~177_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~241_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~113feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~113_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~49_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1271_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1272_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1273_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1276_combout\ : std_logic;
SIGNAL \regfile|rs_mem|readData[11]~27_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[12]~25\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[13]~26_combout\ : std_logic;
SIGNAL \mux3|muxout[12]~5_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~402feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~402_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~338_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~146feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~146_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~82_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1257_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1258_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~306feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~306_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~370_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~114feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~114_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~50_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1261_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1262_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~434feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~434_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~498_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~242feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~242_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~178_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1259_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1260_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1263_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~274feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~274_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~210_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1264_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~530_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~466_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1265_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1266_combout\ : std_logic;
SIGNAL \regfile|rs_mem|readData[12]~26_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[13]~27\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[14]~28_combout\ : std_logic;
SIGNAL \mux3|muxout[13]~6_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~339feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~339_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~467_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~83_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~211feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~211_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1247_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1248_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~403_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~531_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~275feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~275_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~147_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1254_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1255_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~307feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~307_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~435_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~179feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~179_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~51_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1251_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1252_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~371feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~371_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~499_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~243feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~243_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~115_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1249_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1250_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1253_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1256_combout\ : std_logic;
SIGNAL \regfile|rs_mem|readData[13]~25_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[14]~29\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[15]~30_combout\ : std_logic;
SIGNAL \mux3|muxout[14]~7_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~532feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~532_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~500feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~500_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~436feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~436_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1249_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~468_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1250_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~212feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~212_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~276_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~244feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~244_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~180_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1242_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1243_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~372feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~372_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~404_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~340feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~340_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~308_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1244_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1245_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~116feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~116_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~148_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~84feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~84_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~52_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1246_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1247_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1248_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1251_combout\ : std_logic;
SIGNAL \mux2|muxout[14]~23_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|_~18_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[15]~31\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[16]~32_combout\ : std_logic;
SIGNAL \mux3|muxout[15]~8_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~213feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~213_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~245feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~245_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~181_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1232_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~277_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1233_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~117feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~117_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~149_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~85feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~85_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~53_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1236_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1237_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~341_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~309_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1234_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~373feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~373_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~405_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1235_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1238_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~533_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~469_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~501_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~437_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1239_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1240_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1241_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|_~19_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[16]~33\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[17]~34_combout\ : std_logic;
SIGNAL \mux3|muxout[16]~9_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~214feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~214_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~278_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~246feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~246_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~182_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1222_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1223_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~150feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~150_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~118feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~118_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~86feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~86_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~54_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1226_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1227_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~374feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~374_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~406_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~342_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~310_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1224_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1225_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1228_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~534feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~534_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~470_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~502feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~502_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~438_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1229_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1230_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1231_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|_~20_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[17]~35\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[18]~36_combout\ : std_logic;
SIGNAL \mux3|muxout[17]~10_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~215_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~247feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~247_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~183_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1212_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~279_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1213_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~375feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~375_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~343feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~343_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~311_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1214_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~407_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1215_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~119feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~119_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~151_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~87feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~87_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~55_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1216_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1217_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1218_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~503feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~503_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~439_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1219_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~535feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~535_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~471_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1220_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1221_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|_~21_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[18]~37\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[19]~38_combout\ : std_logic;
SIGNAL \mux3|muxout[18]~11_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~472feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~472_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~344_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~88feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~88_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~216_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1197_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1198_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~312feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~312_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~440_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~184feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~184_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~56_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1201_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1202_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~376feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~376_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~504_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~120feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~120_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~248feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~248_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1199_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1200_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1203_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~280feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~280_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~152_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1204_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~408_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~536feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~536_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1205_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1206_combout\ : std_logic;
SIGNAL \regfile|rs_mem|readData[18]~20_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[19]~39\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[20]~40_combout\ : std_logic;
SIGNAL \mux3|muxout[19]~12_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~313feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~313_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~441_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~185feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~185_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~57feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~57_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1191_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1192_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~377feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~377_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~505_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~249feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~249_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~121_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1189_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1190_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1193_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~409_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~537_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~281feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~281_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~153_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1194_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1195_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~345feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~345_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~473_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~217feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~217_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~89_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1187_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1188_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1196_combout\ : std_logic;
SIGNAL \regfile|rs_mem|readData[19]~19_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[20]~41\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[21]~42_combout\ : std_logic;
SIGNAL \mux3|muxout[20]~13_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~474feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~474_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~218feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~218_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~90_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1177_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~346_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1178_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~314feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~314_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~442_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~186feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~186_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~58_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1181_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1182_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~378feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~378_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~122_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1179_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~506_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~250feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~250_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1180_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1183_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~538feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~538_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~282_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~154_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~410feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~410_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1184_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1185_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1186_combout\ : std_logic;
SIGNAL \regfile|rs_mem|readData[20]~18_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[21]~43\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[22]~44_combout\ : std_logic;
SIGNAL \mux3|muxout[21]~14_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~379feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~379_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~251_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~123_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1169_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~507_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1170_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~187feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~187_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~443_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~315feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~315_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~59_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1171_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1172_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1173_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~411feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~411_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~539_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~283feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~283_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~155_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1174_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1175_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~219feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~219_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~475_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~347feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~347_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~91_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1167_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1168_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1176_combout\ : std_logic;
SIGNAL \regfile|rs_mem|readData[21]~17_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[22]~45\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[23]~46_combout\ : std_logic;
SIGNAL \mux3|muxout[22]~15_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~540_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~284_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~412feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~412_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~156_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1164_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1165_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~188feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~188_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~60feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~60_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1161_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~444_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~316feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~316_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1162_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~476_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~348_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~220_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~92_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1159_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1160_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1163_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~508feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~508_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~252_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~380feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~380_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~124_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1157_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1158_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1166_combout\ : std_logic;
SIGNAL \regfile|rs_mem|readData[22]~16_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[23]~47\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[24]~48_combout\ : std_logic;
SIGNAL \mux3|muxout[23]~16_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~413feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~413_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~541_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~285feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~285_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~157_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1154_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1155_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~253feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~253_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~125_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1149_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~509_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~381feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~381_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1150_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~189feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~189_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~445_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~317feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~317_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~61_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1151_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1152_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1153_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~221feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~221_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~477_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~349feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~349_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~93_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1147_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1148_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1156_combout\ : std_logic;
SIGNAL \regfile|rs_mem|readData[23]~15_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[24]~49\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[25]~50_combout\ : std_logic;
SIGNAL \mux3|muxout[24]~17_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~510feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~510_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~254_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~382feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~382_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~126feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~126_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1137_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1138_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~542feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~542_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~286_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~414feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~414_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~158_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1144_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1145_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~318feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~318_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~446_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~190feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~190_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~62_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1141_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1142_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~478feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~478_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~222feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~222_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~94_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1139_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~350_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1140_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1143_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1146_combout\ : std_logic;
SIGNAL \regfile|rs_mem|readData[24]~14_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[25]~51\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[26]~52_combout\ : std_logic;
SIGNAL \mux3|muxout[25]~18_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~287feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~287_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~159_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1134_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~415_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~543_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1135_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~223feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~223_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~479_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~351feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~351_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~95_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1127_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1128_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~383feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~383_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~511_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~255feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~255_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~127_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1129_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1130_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~191feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~191_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~447_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~319feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~319_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~63_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1131_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1132_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1133_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1136_combout\ : std_logic;
SIGNAL \regfile|rs_mem|readData[25]~13_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[26]~53\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[27]~54_combout\ : std_logic;
SIGNAL \mux3|muxout[26]~19_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~544_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~480_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~512feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~512_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~448_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1129_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1130_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~256feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~256_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~192_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1122_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~288_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~224feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~224_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1123_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~128feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~128_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~160_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~96feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~96_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~64_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1126_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1127_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~384feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~384_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~416_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~352feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~352_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~320_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1124_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1125_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1128_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1131_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|_~30_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[27]~55\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[28]~56_combout\ : std_logic;
SIGNAL \mux3|muxout[27]~20_combout\ : std_logic;
SIGNAL \mux3|muxout[27]~21_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~545feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~545_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~481feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~481_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~513feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~513_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~449_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1119_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1120_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~225feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~225_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~289_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~257feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~257_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~193_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1112_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1113_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~129feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~129_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~161_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~97feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~97_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~65_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1116_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1117_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~385feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~385_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~417_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~321feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~321_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~353feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~353_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1114_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1115_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1118_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1121_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|_~31_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[28]~57\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[29]~58_combout\ : std_logic;
SIGNAL \mux3|muxout[28]~22_combout\ : std_logic;
SIGNAL \mux3|muxout[28]~23_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~514feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~514_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~258_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~386feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~386_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~130_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1097_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1098_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~546feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~546_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~290_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~418feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~418_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~162_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1104_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1105_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~194feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~194_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~66_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1101_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~322_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~450_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1102_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~482feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~482_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~354_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~226feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~226_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~98_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1099_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1100_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1103_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1106_combout\ : std_logic;
SIGNAL \regfile|rs_mem|readData[28]~10_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[29]~59\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[30]~60_combout\ : std_logic;
SIGNAL \mux3|muxout[29]~24_combout\ : std_logic;
SIGNAL \mux2|muxout[29]~8_combout\ : std_logic;
SIGNAL \mux3|muxout[29]~25_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~547_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~483_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~515feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~515_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~451_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1099_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1100_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~195feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~195_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~259feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~259_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1092_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~291_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~227feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~227_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1093_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~387feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~387_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~419_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~355feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~355_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~323feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~323_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1094_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1095_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~131feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~131_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~163_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~99feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~99_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~67_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1096_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1097_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1098_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1101_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|_~33_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[30]~61\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[31]~62_combout\ : std_logic;
SIGNAL \mux3|muxout[30]~26_combout\ : std_logic;
SIGNAL \mux3|muxout[30]~27_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~548_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~484_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~516feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~516_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~452_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1089_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1090_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~260feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~260_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~196_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1082_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~228feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~228_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~292_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1083_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~388feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~388_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~420_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~356feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~356_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~324_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1084_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1085_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~132feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~132_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~164_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~100feeder_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~100_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~68_q\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1086_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1087_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1088_combout\ : std_logic;
SIGNAL \regfile|rt_mem|s_memory~1091_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|_~34_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[31]~63\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[32]~64_combout\ : std_logic;
SIGNAL \mux3|muxout[31]~28_combout\ : std_logic;
SIGNAL \mux2|muxout[31]~6_combout\ : std_logic;
SIGNAL \mux3|muxout[31]~29_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~485feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~485_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~229_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~357feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~357_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~101_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1067_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1068_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~293feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~293_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~165_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1074_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~421_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~549_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1075_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~389_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~517_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~261feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~261_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~133_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1069_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1070_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~197feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~197_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~453_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~325feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~325_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~69_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1071_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1072_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1073_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1076_combout\ : std_logic;
SIGNAL \regfile|rs_mem|readData[31]~7_combout\ : std_logic;
SIGNAL \alu|LessThan0~1_cout\ : std_logic;
SIGNAL \alu|LessThan0~3_cout\ : std_logic;
SIGNAL \alu|LessThan0~5_cout\ : std_logic;
SIGNAL \alu|LessThan0~7_cout\ : std_logic;
SIGNAL \alu|LessThan0~9_cout\ : std_logic;
SIGNAL \alu|LessThan0~11_cout\ : std_logic;
SIGNAL \alu|LessThan0~13_cout\ : std_logic;
SIGNAL \alu|LessThan0~15_cout\ : std_logic;
SIGNAL \alu|LessThan0~17_cout\ : std_logic;
SIGNAL \alu|LessThan0~19_cout\ : std_logic;
SIGNAL \alu|LessThan0~21_cout\ : std_logic;
SIGNAL \alu|LessThan0~23_cout\ : std_logic;
SIGNAL \alu|LessThan0~25_cout\ : std_logic;
SIGNAL \alu|LessThan0~27_cout\ : std_logic;
SIGNAL \alu|LessThan0~29_cout\ : std_logic;
SIGNAL \alu|LessThan0~31_cout\ : std_logic;
SIGNAL \alu|LessThan0~33_cout\ : std_logic;
SIGNAL \alu|LessThan0~35_cout\ : std_logic;
SIGNAL \alu|LessThan0~37_cout\ : std_logic;
SIGNAL \alu|LessThan0~39_cout\ : std_logic;
SIGNAL \alu|LessThan0~41_cout\ : std_logic;
SIGNAL \alu|LessThan0~43_cout\ : std_logic;
SIGNAL \alu|LessThan0~45_cout\ : std_logic;
SIGNAL \alu|LessThan0~47_cout\ : std_logic;
SIGNAL \alu|LessThan0~49_cout\ : std_logic;
SIGNAL \alu|LessThan0~51_cout\ : std_logic;
SIGNAL \alu|LessThan0~53_cout\ : std_logic;
SIGNAL \alu|LessThan0~55_cout\ : std_logic;
SIGNAL \alu|LessThan0~57_cout\ : std_logic;
SIGNAL \alu|LessThan0~59_cout\ : std_logic;
SIGNAL \alu|LessThan0~61_cout\ : std_logic;
SIGNAL \alu|LessThan0~62_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|_~4_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[0]~1_cout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[1]~2_combout\ : std_logic;
SIGNAL \alu|Mux31~1_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~422feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~422_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~294_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1063_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~486_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~166feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~166_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~358_q\ : std_logic;
SIGNAL \regfile|rs_mem|readData[0]~1_combout\ : std_logic;
SIGNAL \regfile|rs_mem|readData[0]~2_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~390feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~390_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~518_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~454feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~454_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~326_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1062_combout\ : std_logic;
SIGNAL \regfile|rs_mem|readData[0]~0_combout\ : std_logic;
SIGNAL \regfile|rs_mem|readData[0]~3_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~262feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~262_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~198_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~134feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~134_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~70_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1064_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1065_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~230feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~230_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~102feeder_combout\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~102_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~38_q\ : std_logic;
SIGNAL \regfile|rs_mem|s_memory~1066_combout\ : std_logic;
SIGNAL \regfile|rs_mem|readData[0]~4_combout\ : std_logic;
SIGNAL \regfile|rs_mem|readData[0]~5_combout\ : std_logic;
SIGNAL \regfile|rs_mem|readData[0]~6_combout\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[1]~3\ : std_logic;
SIGNAL \alu|Add0|auto_generated|result_int[2]~4_combout\ : std_logic;
SIGNAL \mux3|muxout[1]~0_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~167_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~231feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~231_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1254_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~199feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~199_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~263_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1255_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~39_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~71feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~71_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1256_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~135_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~103feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~103_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1257_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1258_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~487feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~487_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~423_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1259_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~519_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~455feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~455_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1260_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~295_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~327feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~327_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1252_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~359_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~391_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1253_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1261_combout\ : std_logic;
SIGNAL \regfile|du_mem|Equal0~0_combout\ : std_logic;
SIGNAL \regfile|du_mem|readData[1]~65_combout\ : std_logic;
SIGNAL \display|Mux36~0_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~488feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~488_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~456feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~456_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~424_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1269_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~520_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1270_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~104feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~104_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~40_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1266_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~136_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~72feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~72_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1267_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~328feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~328_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~392_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~296_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~360feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~360_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1264_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1265_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1268_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~168_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~200feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~200_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1262_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~264_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~232feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~232_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1263_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1271_combout\ : std_logic;
SIGNAL \regfile|du_mem|readData[2]~66_combout\ : std_logic;
SIGNAL \display|Mux35~3_combout\ : std_logic;
SIGNAL \display|Mux35~8_combout\ : std_logic;
SIGNAL \display|Mux35~6_combout\ : std_logic;
SIGNAL \display|Mux35~7_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~489feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~489_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~425_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1279_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~521_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~457feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~457_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1280_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~169_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~233feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~233_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1274_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~201feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~201_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~265_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1275_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~41_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~73feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~73_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1276_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~137_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~105feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~105_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1277_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1278_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~297_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~329feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~329_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1272_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~393_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~361feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~361_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1273_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1281_combout\ : std_logic;
SIGNAL \regfile|du_mem|readData[1]~64_combout\ : std_logic;
SIGNAL \instmem|Mux29~0_combout\ : std_logic;
SIGNAL \display|Mux34~0_combout\ : std_logic;
SIGNAL \display|Mux34~1_combout\ : std_logic;
SIGNAL \instmem|Mux43~2_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~454feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~454_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~422_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1249_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~518_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~486feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~486_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1250_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~70feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~70_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~134_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~102feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~102_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~38_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1246_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1247_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~294_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~358_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1244_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~390_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~326feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~326_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1245_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1248_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~230feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~230_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~262_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~166_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~198feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~198_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1242_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1243_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1251_combout\ : std_logic;
SIGNAL \display|Mux37~1_combout\ : std_logic;
SIGNAL \display|Mux37~2_combout\ : std_logic;
SIGNAL \instmem|Mux26~4_combout\ : std_logic;
SIGNAL \display|Mux37~0_combout\ : std_logic;
SIGNAL \display|Mux52~0_combout\ : std_logic;
SIGNAL \display|Mux51~0_combout\ : std_logic;
SIGNAL \display|Mux50~0_combout\ : std_logic;
SIGNAL \display|Mux49~0_combout\ : std_logic;
SIGNAL \display|Mux48~0_combout\ : std_logic;
SIGNAL \display|Mux47~0_combout\ : std_logic;
SIGNAL \display|Mux46~0_combout\ : std_logic;
SIGNAL \instmem|Mux28~1_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~490feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~490_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~522_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~458feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~458_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~426_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1289_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1290_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~234feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~234_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~170_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~202feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~202_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1282_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~266_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1283_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~106feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~106_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~42_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1286_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~138_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~74feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~74_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1287_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~362feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~362_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~298_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1284_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~394_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~330feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~330_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1285_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1288_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1291_combout\ : std_logic;
SIGNAL \regfile|du_mem|readData[4]~67_combout\ : std_logic;
SIGNAL \display|Mux33~0_combout\ : std_logic;
SIGNAL \display|Mux33~1_combout\ : std_logic;
SIGNAL \instmem|Mux38~2_combout\ : std_logic;
SIGNAL \instmem|Mux32~4_combout\ : std_logic;
SIGNAL \instmem|Mux38~3_combout\ : std_logic;
SIGNAL \display|Mux32~0_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~491feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~491_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~427_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1299_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~523_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~459feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~459_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1300_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~331feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~331_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~299_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1292_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~395_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~363feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~363_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1293_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~107feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~107_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~139_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~43_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~75feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~75_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1296_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1297_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~171_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~235feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~235_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1294_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~203feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~203_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~267_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1295_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1298_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1301_combout\ : std_logic;
SIGNAL \display|Mux32~1_combout\ : std_logic;
SIGNAL \instmem|Mux28~0_combout\ : std_logic;
SIGNAL \instmem|Mux26~5_combout\ : std_logic;
SIGNAL \instmem|Mux33~1_combout\ : std_logic;
SIGNAL \display|Mux30~0_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~461feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~461_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~525_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~493feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~493_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~429_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1319_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1320_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~173_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~237feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~237_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1314_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~205feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~205_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~269_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1315_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~109feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~109_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~141_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~77feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~77_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~45_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1316_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1317_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1318_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~365feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~365_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~397_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~333feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~333_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~301_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1312_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1313_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1321_combout\ : std_logic;
SIGNAL \display|Mux30~1_combout\ : std_logic;
SIGNAL \instmem|Mux33~0_combout\ : std_logic;
SIGNAL \instmem|Mux37~0_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~172_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~204feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~204_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1302_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~236_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~268_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1303_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~492feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~492_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~524_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~428_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~460feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~460_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1309_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1310_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~108feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~108_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~44_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1306_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~140_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~76feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~76_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1307_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~300_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~364feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~364_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1304_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~332feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~332_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~396_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1305_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1308_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1311_combout\ : std_logic;
SIGNAL \regfile|du_mem|readData[6]~68_combout\ : std_logic;
SIGNAL \display|Mux31~0_combout\ : std_logic;
SIGNAL \display|Mux31~1_combout\ : std_logic;
SIGNAL \display|Mux59~0_combout\ : std_logic;
SIGNAL \display|Mux58~0_combout\ : std_logic;
SIGNAL \display|Mux57~0_combout\ : std_logic;
SIGNAL \display|Mux56~0_combout\ : std_logic;
SIGNAL \display|Mux55~0_combout\ : std_logic;
SIGNAL \display|Mux54~0_combout\ : std_logic;
SIGNAL \display|Mux53~0_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~432_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~464feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~464_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1349_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~496feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~496_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~528_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1350_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~240feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~240_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~272_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~176_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~208feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~208_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1342_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1343_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~48_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~112feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~112_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1346_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~144_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~80feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~80_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1347_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~336feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~336_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~304_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~368feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~368_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1344_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~400_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1345_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1348_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1351_combout\ : std_logic;
SIGNAL \regfile|du_mem|readData[10]~70_combout\ : std_logic;
SIGNAL \pcupd|s_pc[7]~41\ : std_logic;
SIGNAL \pcupd|s_pc[8]~42_combout\ : std_logic;
SIGNAL \pcupd|s_pc[8]~43\ : std_logic;
SIGNAL \pcupd|s_pc[9]~44_combout\ : std_logic;
SIGNAL \pcupd|s_pc[9]~45\ : std_logic;
SIGNAL \pcupd|s_pc[10]~46_combout\ : std_logic;
SIGNAL \display|Mux27~0_combout\ : std_logic;
SIGNAL \display|Mux27~1_combout\ : std_logic;
SIGNAL \instmem|Mux26~6_combout\ : std_logic;
SIGNAL \instmem|Mux37~1_combout\ : std_logic;
SIGNAL \pcupd|s_pc[10]~47\ : std_logic;
SIGNAL \pcupd|s_pc[11]~48_combout\ : std_logic;
SIGNAL \display|Mux26~0_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~401feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~401_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~369feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~369_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~305_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~337feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~337_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1352_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1353_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~81feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~81_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~49_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1356_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~145_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~113feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~113_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1357_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~209feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~209_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~273_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~177_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~241feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~241_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1354_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1355_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1358_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~433_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~497_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1359_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~465feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~465_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~529_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1360_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1361_combout\ : std_logic;
SIGNAL \display|Mux26~1_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~175_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~239feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~239_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1334_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~207feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~207_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~271_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1335_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~111feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~111_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~143_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~47_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~79feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~79_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1336_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1337_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1338_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~463feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~463_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~431_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~495feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~495_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1339_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~527_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1340_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~303_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~335feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~335_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1332_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~399_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~367feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~367_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1333_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1341_combout\ : std_logic;
SIGNAL \display|Mux28~0_combout\ : std_logic;
SIGNAL \display|Mux28~1_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~238feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~238_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~270_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~206feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~206_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~174_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1322_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1323_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~494_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~526_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~430_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~462feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~462_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1329_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1330_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~334feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~334_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~302_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~366feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~366_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1324_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~398_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1325_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~110feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~110_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~46_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1326_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~78feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~78_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~142_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1327_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1328_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1331_combout\ : std_logic;
SIGNAL \regfile|du_mem|readData[8]~69_combout\ : std_logic;
SIGNAL \display|Mux29~0_combout\ : std_logic;
SIGNAL \display|Mux29~1_combout\ : std_logic;
SIGNAL \display|Mux66~0_combout\ : std_logic;
SIGNAL \display|Mux65~0_combout\ : std_logic;
SIGNAL \display|Mux64~0_combout\ : std_logic;
SIGNAL \display|Mux63~0_combout\ : std_logic;
SIGNAL \display|Mux62~0_combout\ : std_logic;
SIGNAL \display|Mux61~0_combout\ : std_logic;
SIGNAL \display|Mux60~0_combout\ : std_logic;
SIGNAL \instmem|Mux34~3_combout\ : std_logic;
SIGNAL \instmem|Mux34~6_combout\ : std_logic;
SIGNAL \pcupd|s_pc[11]~49\ : std_logic;
SIGNAL \pcupd|s_pc[12]~50_combout\ : std_logic;
SIGNAL \pcupd|s_pc[12]~51\ : std_logic;
SIGNAL \pcupd|s_pc[13]~52_combout\ : std_logic;
SIGNAL \pcupd|s_pc[13]~53\ : std_logic;
SIGNAL \pcupd|s_pc[14]~54_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~468_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~436_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1389_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~500feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~500_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~532_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1390_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~180_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~212feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~212_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1382_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~276_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~244feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~244_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1383_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~372feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~372_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~308_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1384_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~404_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~340feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~340_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1385_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~116feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~116_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~52_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1386_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~148_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~84_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1387_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1388_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1391_combout\ : std_logic;
SIGNAL \regfile|du_mem|readData[14]~72_combout\ : std_logic;
SIGNAL \display|Mux23~0_combout\ : std_logic;
SIGNAL \display|Mux23~1_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~83feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~83_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~51_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1376_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~147_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~115feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~115_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1377_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~243feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~243_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~179_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1374_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~275_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~211feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~211_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1375_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1378_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~371feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~371_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~403_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~307_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~339feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~339_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1372_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1373_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~435_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~499feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~499_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1379_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~531_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~467feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~467_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1380_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1381_combout\ : std_logic;
SIGNAL \instmem|Mux35~3_combout\ : std_logic;
SIGNAL \instmem|Mux35~6_combout\ : std_logic;
SIGNAL \display|Mux24~0_combout\ : std_logic;
SIGNAL \display|Mux24~1_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~469_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~533_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~501feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~501_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~437_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1399_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1400_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~373feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~373_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~405_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~309_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~341feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~341_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1392_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1393_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~117feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~117_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~149_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~53_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~85feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~85_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1396_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1397_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~213feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~213_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~181_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~245feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~245_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1394_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~277_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1395_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1398_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1401_combout\ : std_logic;
SIGNAL \pcupd|s_pc[14]~55\ : std_logic;
SIGNAL \pcupd|s_pc[15]~56_combout\ : std_logic;
SIGNAL \display|Mux22~0_combout\ : std_logic;
SIGNAL \display|Mux22~1_combout\ : std_logic;
SIGNAL \instmem|Mux36~3_combout\ : std_logic;
SIGNAL \instmem|Mux36~6_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~210feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~210_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~178_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1362_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~274_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~242feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~242_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1363_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~434_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~466feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~466_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1369_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~530_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~498feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~498_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1370_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~114feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~114_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~50_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1366_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~146_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~82feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~82_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1367_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~338feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~338_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~402_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~370feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~370_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~306_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1364_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1365_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1368_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1371_combout\ : std_logic;
SIGNAL \regfile|du_mem|readData[12]~71_combout\ : std_logic;
SIGNAL \display|Mux25~0_combout\ : std_logic;
SIGNAL \display|Mux25~1_combout\ : std_logic;
SIGNAL \display|Mux73~0_combout\ : std_logic;
SIGNAL \display|Mux72~0_combout\ : std_logic;
SIGNAL \display|Mux71~0_combout\ : std_logic;
SIGNAL \display|Mux70~0_combout\ : std_logic;
SIGNAL \display|Mux69~0_combout\ : std_logic;
SIGNAL \display|Mux68~0_combout\ : std_logic;
SIGNAL \display|Mux67~0_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~182_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~214feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~214_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1402_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~278_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~246feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~246_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1403_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~470feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~470_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~438_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1409_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~534_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~502feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~502_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1410_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~86feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~86_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~150_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~54_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~118feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~118_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1406_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1407_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~342feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~342_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~406_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~310_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~374feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~374_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1404_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1405_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1408_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1411_combout\ : std_logic;
SIGNAL \regfile|du_mem|readData[16]~73_combout\ : std_logic;
SIGNAL \pcupd|s_pc[15]~57\ : std_logic;
SIGNAL \pcupd|s_pc[16]~58_combout\ : std_logic;
SIGNAL \display|Mux21~0_combout\ : std_logic;
SIGNAL \instmem|Mux32~6_combout\ : std_logic;
SIGNAL \instmem|Mux32~5_combout\ : std_logic;
SIGNAL \display|Mux21~1_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~505feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~505_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~441_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1439_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~537_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~473_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1440_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~57_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~89feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~89_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1436_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~153_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~121feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~121_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1437_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~249feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~249_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~185_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1434_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~281_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~217_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1435_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1438_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~345feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~345_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~313_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1432_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~409_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~377feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~377_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1433_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1441_combout\ : std_logic;
SIGNAL \pcupd|s_pc[16]~59\ : std_logic;
SIGNAL \pcupd|s_pc[17]~60_combout\ : std_logic;
SIGNAL \pcupd|s_pc[17]~61\ : std_logic;
SIGNAL \pcupd|s_pc[18]~62_combout\ : std_logic;
SIGNAL \pcupd|s_pc[18]~63\ : std_logic;
SIGNAL \pcupd|s_pc[19]~64_combout\ : std_logic;
SIGNAL \instmem|Mux27~0_combout\ : std_logic;
SIGNAL \display|Mux18~0_combout\ : std_logic;
SIGNAL \display|Mux18~1_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~440_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~472_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1429_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~504feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~504_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~536_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1430_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~312_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~376feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~376_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1424_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~344feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~344_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~408_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1425_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~88feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~88_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~56_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~120feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~120_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1426_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~152_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1427_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1428_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~248feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~248_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~280_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~184_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~216feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~216_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1422_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1423_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1431_combout\ : std_logic;
SIGNAL \regfile|du_mem|readData[18]~74_combout\ : std_logic;
SIGNAL \display|Mux19~0_combout\ : std_logic;
SIGNAL \instmem|Mux28~2_combout\ : std_logic;
SIGNAL \display|Mux19~1_combout\ : std_logic;
SIGNAL \display|Mux20~0_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~119feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~119_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~151_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~55_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~87feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~87_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1416_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1417_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~247feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~247_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~183_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1414_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~215feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~215_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~279_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1415_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1418_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~471feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~471_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~503feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~503_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~439_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1419_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~535_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1420_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~375feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~375_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~311_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~343feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~343_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1412_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~407_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1413_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1421_combout\ : std_logic;
SIGNAL \display|Mux20~1_combout\ : std_logic;
SIGNAL \display|Mux80~0_combout\ : std_logic;
SIGNAL \display|Mux42~0_combout\ : std_logic;
SIGNAL \display|Mux42~1_combout\ : std_logic;
SIGNAL \display|Mux43~0_combout\ : std_logic;
SIGNAL \display|Mux43~1_combout\ : std_logic;
SIGNAL \display|Mux45~0_combout\ : std_logic;
SIGNAL \display|Mux44~0_combout\ : std_logic;
SIGNAL \display|Mux122~0_combout\ : std_logic;
SIGNAL \SW[17]~input_o\ : std_logic;
SIGNAL \display|Decoder0~0_combout\ : std_logic;
SIGNAL \display|disp4[0]~0_combout\ : std_logic;
SIGNAL \display|Mux79~0_combout\ : std_logic;
SIGNAL \display|Mux121~0_combout\ : std_logic;
SIGNAL \display|disp4[1]~1_combout\ : std_logic;
SIGNAL \display|Mux78~0_combout\ : std_logic;
SIGNAL \display|Mux120~0_combout\ : std_logic;
SIGNAL \display|disp4[2]~2_combout\ : std_logic;
SIGNAL \display|Mux77~0_combout\ : std_logic;
SIGNAL \display|Mux119~0_combout\ : std_logic;
SIGNAL \display|disp4[3]~3_combout\ : std_logic;
SIGNAL \display|Mux118~0_combout\ : std_logic;
SIGNAL \display|Mux76~0_combout\ : std_logic;
SIGNAL \display|disp4[4]~4_combout\ : std_logic;
SIGNAL \display|Mux75~0_combout\ : std_logic;
SIGNAL \display|Mux117~0_combout\ : std_logic;
SIGNAL \display|disp4[5]~5_combout\ : std_logic;
SIGNAL \display|Mux74~0_combout\ : std_logic;
SIGNAL \display|Mux116~0_combout\ : std_logic;
SIGNAL \display|disp4[6]~6_combout\ : std_logic;
SIGNAL \display|Mux41~0_combout\ : std_logic;
SIGNAL \display|Mux41~1_combout\ : std_logic;
SIGNAL \display|Mux115~0_combout\ : std_logic;
SIGNAL \pcupd|s_pc[19]~65\ : std_logic;
SIGNAL \pcupd|s_pc[20]~66_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~218_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~186_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1442_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~282_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~250feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~250_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1443_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~90feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~90_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~154_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~122feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~122_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~58_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1446_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1447_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~346feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~346_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~410_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~378feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~378_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~314_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1444_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1445_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1448_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~506feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~506_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~538_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~442_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~474feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~474_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1449_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1450_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1451_combout\ : std_logic;
SIGNAL \regfile|du_mem|readData[20]~75_combout\ : std_logic;
SIGNAL \display|Mux17~0_combout\ : std_logic;
SIGNAL \pcupd|s_pc[20]~67\ : std_logic;
SIGNAL \pcupd|s_pc[21]~68_combout\ : std_logic;
SIGNAL \pcupd|s_pc[21]~69\ : std_logic;
SIGNAL \pcupd|s_pc[22]~70_combout\ : std_logic;
SIGNAL \pcupd|s_pc[22]~71\ : std_logic;
SIGNAL \pcupd|s_pc[23]~72_combout\ : std_logic;
SIGNAL \instmem|Mux29~1_combout\ : std_logic;
SIGNAL \display|Mux14~0_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~477_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~541_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~445_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~509feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~509_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1479_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1480_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~125feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~125_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~61_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~93feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~93_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1476_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~157_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1477_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~189_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~253feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~253_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1474_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~285_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~221feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~221_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1475_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1478_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~317_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~349feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~349_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1472_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~413_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~381feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~381_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1473_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1481_combout\ : std_logic;
SIGNAL \display|Mux14~1_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~475feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~475_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~539_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~507feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~507_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~443_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1459_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1460_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~315_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~347feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~347_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1452_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~411_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~379feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~379_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1453_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~123feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~123_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~155_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~91feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~91_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~59_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1456_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1457_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~219feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~219_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~283_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~251feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~251_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~187_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1454_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1455_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1458_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1461_combout\ : std_logic;
SIGNAL \display|Mux16~0_combout\ : std_logic;
SIGNAL \display|Mux16~1_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~508feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~508_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~540_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~444_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~476feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~476_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1469_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1470_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~124feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~124_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~60_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1466_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~156_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~92feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~92_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1467_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~348feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~348_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~412_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~380feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~380_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~316_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1464_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1465_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1468_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~188_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~220feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~220_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1462_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~284_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~252feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~252_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1463_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1471_combout\ : std_logic;
SIGNAL \regfile|du_mem|readData[22]~76_combout\ : std_logic;
SIGNAL \display|Mux15~0_combout\ : std_logic;
SIGNAL \instmem|Mux26~7_combout\ : std_logic;
SIGNAL \display|Mux15~1_combout\ : std_logic;
SIGNAL \display|Mux87~0_combout\ : std_logic;
SIGNAL \display|disp5[0]~0_combout\ : std_logic;
SIGNAL \display|Mux114~0_combout\ : std_logic;
SIGNAL \display|Mux86~0_combout\ : std_logic;
SIGNAL \display|disp5[1]~1_combout\ : std_logic;
SIGNAL \display|Mux113~0_combout\ : std_logic;
SIGNAL \display|Mux85~0_combout\ : std_logic;
SIGNAL \display|disp5[2]~2_combout\ : std_logic;
SIGNAL \display|Mux112~0_combout\ : std_logic;
SIGNAL \display|Mux84~0_combout\ : std_logic;
SIGNAL \display|disp5[3]~3_combout\ : std_logic;
SIGNAL \display|Mux83~0_combout\ : std_logic;
SIGNAL \display|Mux111~0_combout\ : std_logic;
SIGNAL \display|disp5[4]~4_combout\ : std_logic;
SIGNAL \display|Mux82~0_combout\ : std_logic;
SIGNAL \display|Mux110~0_combout\ : std_logic;
SIGNAL \display|disp5[5]~5_combout\ : std_logic;
SIGNAL \display|Mux109~0_combout\ : std_logic;
SIGNAL \display|Mux81~0_combout\ : std_logic;
SIGNAL \display|disp5[6]~6_combout\ : std_logic;
SIGNAL \pcupd|s_pc[23]~73\ : std_logic;
SIGNAL \pcupd|s_pc[24]~74_combout\ : std_logic;
SIGNAL \pcupd|s_pc[24]~75\ : std_logic;
SIGNAL \pcupd|s_pc[25]~76_combout\ : std_logic;
SIGNAL \pcupd|s_pc[25]~77\ : std_logic;
SIGNAL \pcupd|s_pc[26]~78_combout\ : std_logic;
SIGNAL \pcupd|s_pc[26]~79\ : std_logic;
SIGNAL \pcupd|s_pc[27]~80_combout\ : std_logic;
SIGNAL \display|Mux10~0_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~65_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~97feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~97_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1516_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~161_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~129feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~129_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1517_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~225_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~193_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~257feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~257_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1514_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~289_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1515_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1518_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~321_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~353_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1512_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~417_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~385feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~385_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1513_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~481feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~481_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~449_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~513feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~513_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1519_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~545_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1520_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1521_combout\ : std_logic;
SIGNAL \display|Mux10~1_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~319_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~351_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1492_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~415_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~383_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1493_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~447_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~511feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~511_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1499_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~543_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~479feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~479_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1500_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~127feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~127_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~159_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~95feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~95_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~63_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1496_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1497_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~255_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~191_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1494_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~287_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~223feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~223_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1495_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1498_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1501_combout\ : std_logic;
SIGNAL \regfile|du_mem|readData[25]~78_combout\ : std_logic;
SIGNAL \display|Mux12~0_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~254feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~254_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~286_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~190_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~222feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~222_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1482_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1483_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~62_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~126feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~126_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1486_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~94feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~94_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~158_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1487_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~382feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~382_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~318_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1484_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~350feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~350_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~414_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1485_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1488_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~510feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~510_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~542_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~446_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~478feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~478_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1489_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1490_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1491_combout\ : std_logic;
SIGNAL \regfile|du_mem|readData[24]~77_combout\ : std_logic;
SIGNAL \display|Mux13~0_combout\ : std_logic;
SIGNAL \display|Mux13~1_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~512feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~512_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~480_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~448_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1509_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~544_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1510_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~352feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~352_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~384feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~384_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~320_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1504_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~416_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1505_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~96feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~96_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~160_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~128feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~128_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~64_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1506_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1507_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1508_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~224feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~224_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~192_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1502_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~288_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~256feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~256_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1503_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1511_combout\ : std_logic;
SIGNAL \regfile|du_mem|readData[26]~79_combout\ : std_logic;
SIGNAL \display|Mux11~0_combout\ : std_logic;
SIGNAL \display|Mux94~0_combout\ : std_logic;
SIGNAL \display|disp6[0]~0_combout\ : std_logic;
SIGNAL \display|Mux93~0_combout\ : std_logic;
SIGNAL \display|disp6[1]~1_combout\ : std_logic;
SIGNAL \display|Mux92~0_combout\ : std_logic;
SIGNAL \display|disp6[2]~2_combout\ : std_logic;
SIGNAL \display|Mux91~0_combout\ : std_logic;
SIGNAL \display|disp6[3]~3_combout\ : std_logic;
SIGNAL \display|Mux90~0_combout\ : std_logic;
SIGNAL \display|disp6[4]~4_combout\ : std_logic;
SIGNAL \display|Mux89~0_combout\ : std_logic;
SIGNAL \display|disp6[5]~5_combout\ : std_logic;
SIGNAL \display|Mux88~0_combout\ : std_logic;
SIGNAL \display|disp6[6]~6_combout\ : std_logic;
SIGNAL \pcupd|s_pc[27]~81\ : std_logic;
SIGNAL \pcupd|s_pc[28]~82_combout\ : std_logic;
SIGNAL \pcupd|s_pc[28]~83\ : std_logic;
SIGNAL \pcupd|s_pc[29]~84_combout\ : std_logic;
SIGNAL \instmem|Mux26~8_combout\ : std_logic;
SIGNAL \display|Mux8~0_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~259feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~259_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~195_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1534_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~291_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~227feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~227_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1535_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~131feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~131_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~163_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~67_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~99feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~99_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1536_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1537_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1538_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~483feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~483_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~547_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~515feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~515_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~451_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1539_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1540_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~323_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~355feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~355_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1532_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~419_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~387feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~387_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1533_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1541_combout\ : std_logic;
SIGNAL \display|Mux8~1_combout\ : std_logic;
SIGNAL \pcupd|s_pc[29]~85\ : std_logic;
SIGNAL \pcupd|s_pc[30]~86_combout\ : std_logic;
SIGNAL \pcupd|s_pc[30]~87\ : std_logic;
SIGNAL \pcupd|s_pc[31]~88_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~389_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~421_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~357feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~357_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~325_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1552_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1553_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~69_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~101feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~101_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1556_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~165_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~133feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~133_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1557_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~261feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~261_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~197_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1554_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~293_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~229feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~229_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1555_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1558_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~517feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~517_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~453_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1559_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~549_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~485feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~485_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1560_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1561_combout\ : std_logic;
SIGNAL \regfile|du_mem|readData[31]~82_combout\ : std_logic;
SIGNAL \display|Mux6~0_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~196_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~228feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~228_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1542_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~260feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~260_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~292_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1543_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~452_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~484feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~484_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1549_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~548_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~516feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~516_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1550_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~356feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~356_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~420_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~388feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~388_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~324_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1544_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1545_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~100feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~100_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~164_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~68_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~132feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~132_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1546_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1547_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1548_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1551_combout\ : std_logic;
SIGNAL \regfile|du_mem|readData[30]~81_combout\ : std_logic;
SIGNAL \display|Mux7~0_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~450_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~482feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~482_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1529_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~546_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~514feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~514_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1530_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~386_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~322_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1524_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~418_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~354_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1525_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~130feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~130_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~66_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1526_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~98feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~98_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~162_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1527_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1528_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~194_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~226feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~226_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1522_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~258feeder_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~258_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~290_q\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1523_combout\ : std_logic;
SIGNAL \regfile|du_mem|s_memory~1531_combout\ : std_logic;
SIGNAL \regfile|du_mem|readData[28]~80_combout\ : std_logic;
SIGNAL \display|Mux9~0_combout\ : std_logic;
SIGNAL \display|Mux101~0_combout\ : std_logic;
SIGNAL \display|disp7[0]~0_combout\ : std_logic;
SIGNAL \display|Mux100~0_combout\ : std_logic;
SIGNAL \display|disp7[1]~1_combout\ : std_logic;
SIGNAL \display|Mux99~0_combout\ : std_logic;
SIGNAL \display|disp7[2]~2_combout\ : std_logic;
SIGNAL \display|Mux98~0_combout\ : std_logic;
SIGNAL \display|disp7[3]~3_combout\ : std_logic;
SIGNAL \display|Mux97~0_combout\ : std_logic;
SIGNAL \display|disp7[4]~4_combout\ : std_logic;
SIGNAL \display|Mux96~0_combout\ : std_logic;
SIGNAL \display|disp7[5]~5_combout\ : std_logic;
SIGNAL \display|Mux95~0_combout\ : std_logic;
SIGNAL \display|disp7[6]~6_combout\ : std_logic;
SIGNAL \pcupd|s_pc\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \display|s_count\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \debncer|s_debounceCnt\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \display|s_repeatCount\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \mux3|muxout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \display|ALT_INV_disp7[6]~6_combout\ : std_logic;
SIGNAL \display|ALT_INV_Mux67~0_combout\ : std_logic;
SIGNAL \display|ALT_INV_Mux60~0_combout\ : std_logic;
SIGNAL \display|ALT_INV_Mux53~0_combout\ : std_logic;
SIGNAL \display|ALT_INV_Mux46~0_combout\ : std_logic;
SIGNAL \controlUnit|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \controlUnit|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \controlUnit|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \ALT_INV_KEY[1]~input_o\ : std_logic;
SIGNAL \debncer|ALT_INV_s_dirtyIn~q\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

\global.bp.work.DisplayUnit_pkg.DU_DMaddr_5__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_5__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMaddr_5__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_5__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMaddr_4__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_4__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFaddr_4__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFaddr_4__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMaddr_4__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_4__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMaddr_3__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_3__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFaddr_3__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFaddr_3__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMaddr_3__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_3__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMaddr_2__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_2__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFaddr_2__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFaddr_2__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMaddr_2__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_2__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMaddr_1__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_1__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFaddr_1__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFaddr_1__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMaddr_1__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_1__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMaddr_0__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_0__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFaddr_0__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFaddr_0__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMaddr_0__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_0__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_31__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_31__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_31__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_31__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_31__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_31__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_31__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_31__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_30__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_30__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_30__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_30__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_30__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_30__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_30__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_30__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_29__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_29__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_29__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_29__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_29__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_29__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_29__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_29__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_28__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_28__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_28__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_28__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_28__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_28__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_28__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_28__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_27__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_27__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_27__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_27__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_27__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_27__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_27__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_27__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_26__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_26__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_26__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_26__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_26__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_26__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_26__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_26__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_25__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_25__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_25__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_25__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_25__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_25__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_25__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_25__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_24__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_24__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_24__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_24__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_24__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_24__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_24__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_24__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_23__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_23__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_23__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_23__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_23__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_23__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_23__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_23__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_22__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_22__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_22__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_22__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_22__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_22__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_22__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_22__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_21__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_21__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_21__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_21__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_21__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_21__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_21__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_21__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_20__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_20__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_20__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_20__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_20__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_20__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_20__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_20__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_19__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_19__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_19__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_19__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_19__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_19__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_19__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_19__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_18__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_18__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_18__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_18__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_18__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_18__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_18__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_18__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_17__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_17__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_17__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_17__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_17__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_17__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_17__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_17__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_16__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_16__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_16__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_16__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_16__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_16__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_16__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_16__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_15__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_15__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_15__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_15__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_15__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_15__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_15__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_15__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_14__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_14__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_14__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_14__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_14__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_14__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_14__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_14__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_13__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_13__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_13__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_13__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_13__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_13__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_13__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_13__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_12__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_12__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_12__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_12__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_12__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_12__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_12__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_12__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_11__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_11__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_11__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_11__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_11__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_11__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_11__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_11__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_10__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_10__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_10__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_10__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_10__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_10__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_10__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_10__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_9__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_9__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_9__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_9__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_9__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_9__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_9__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_9__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_8__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_8__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_8__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_8__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_8__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_8__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_8__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_8__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_7__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_7__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_7__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_7__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_7__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_7__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_7__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_7__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_6__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_6__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_6__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_6__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_6__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_6__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_6__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_6__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_5__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_5__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_5__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_5__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_5__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_5__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_5__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_5__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_4__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_4__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_4__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_4__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_4__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_4__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_4__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_4__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_3__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_3__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_3__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_3__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_3__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_3__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_3__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_3__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_2__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_2__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_2__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_2__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_2__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_2__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_2__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_2__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_1__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_1__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_1__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_1__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_1__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_1__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_1__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_1__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_0__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_0__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_0__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_0__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_0__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_0__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_0__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_0__gl_output\;
ww_CLOCK_50 <= CLOCK_50;
ww_KEY <= KEY;
ww_SW <= SW;
LEDR <= ww_LEDR;
LEDG <= ww_LEDG;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
HEX6 <= ww_HEX6;
HEX7 <= ww_HEX7;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\CLOCK_50~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLOCK_50~input_o\);

\debncer|s_pulsedOut~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \debncer|s_pulsedOut~q\);
\display|ALT_INV_disp7[6]~6_combout\ <= NOT \display|disp7[6]~6_combout\;
\display|ALT_INV_Mux67~0_combout\ <= NOT \display|Mux67~0_combout\;
\display|ALT_INV_Mux60~0_combout\ <= NOT \display|Mux60~0_combout\;
\display|ALT_INV_Mux53~0_combout\ <= NOT \display|Mux53~0_combout\;
\display|ALT_INV_Mux46~0_combout\ <= NOT \display|Mux46~0_combout\;
\controlUnit|ALT_INV_Mux0~0_combout\ <= NOT \controlUnit|Mux0~0_combout\;
\controlUnit|ALT_INV_Mux3~0_combout\ <= NOT \controlUnit|Mux3~0_combout\;
\controlUnit|ALT_INV_Mux2~0_combout\ <= NOT \controlUnit|Mux2~0_combout\;
\ALT_INV_KEY[1]~input_o\ <= NOT \KEY[1]~input_o\;
\debncer|ALT_INV_s_dirtyIn~q\ <= NOT \debncer|s_dirtyIn~q\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: LCCOMB_X81_Y26_N20
\instmem|Mux26~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux26~9_combout\ = ((\display|s_addrCounters[1][4]~q\) # (\display|s_addrCounters[1][5]~q\)) # (!\instmem|Mux26~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux26~7_combout\,
	datac => \display|s_addrCounters[1][4]~q\,
	datad => \display|s_addrCounters[1][5]~q\,
	combout => \instmem|Mux26~9_combout\);

-- Location: LCCOMB_X84_Y26_N16
\instmem|Mux32~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux32~7_combout\ = (\instmem|Mux32~4_combout\) # ((\instmem|Mux32~5_combout\) # ((\display|s_addrCounters[1][4]~q\) # (\display|s_addrCounters[1][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux32~4_combout\,
	datab => \instmem|Mux32~5_combout\,
	datac => \display|s_addrCounters[1][4]~q\,
	datad => \display|s_addrCounters[1][5]~q\,
	combout => \instmem|Mux32~7_combout\);

-- Location: LCCOMB_X84_Y24_N20
\instmem|Mux39~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux39~2_combout\ = ((!\display|s_addrCounters[1][0]~q\ & \display|s_addrCounters[1][3]~q\)) # (!\instmem|Mux29~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display|s_addrCounters[1][0]~q\,
	datac => \instmem|Mux29~0_combout\,
	datad => \display|s_addrCounters[1][3]~q\,
	combout => \instmem|Mux39~2_combout\);

-- Location: IOOBUF_X69_Y73_N16
\LEDR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \controlUnit|Mux2~0_combout\,
	devoe => ww_devoe,
	o => \LEDR[0]~output_o\);

-- Location: IOOBUF_X94_Y73_N2
\LEDR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[1]~output_o\);

-- Location: IOOBUF_X94_Y73_N9
\LEDR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[2]~output_o\);

-- Location: IOOBUF_X107_Y73_N16
\LEDR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[3]~output_o\);

-- Location: IOOBUF_X87_Y73_N16
\LEDR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[4]~output_o\);

-- Location: IOOBUF_X87_Y73_N9
\LEDR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[5]~output_o\);

-- Location: IOOBUF_X72_Y73_N9
\LEDR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \controlUnit|ALT_INV_Mux2~0_combout\,
	devoe => ww_devoe,
	o => \LEDR[6]~output_o\);

-- Location: IOOBUF_X72_Y73_N2
\LEDR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \controlUnit|ALT_INV_Mux3~0_combout\,
	devoe => ww_devoe,
	o => \LEDR[7]~output_o\);

-- Location: IOOBUF_X69_Y73_N2
\LEDR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \controlUnit|Mux1~1_combout\,
	devoe => ww_devoe,
	o => \LEDR[8]~output_o\);

-- Location: IOOBUF_X83_Y73_N23
\LEDR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \controlUnit|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => \LEDR[9]~output_o\);

-- Location: IOOBUF_X60_Y73_N23
\LEDR[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[10]~output_o\);

-- Location: IOOBUF_X65_Y73_N23
\LEDR[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[11]~output_o\);

-- Location: IOOBUF_X65_Y73_N16
\LEDR[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[12]~output_o\);

-- Location: IOOBUF_X67_Y73_N9
\LEDR[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[13]~output_o\);

-- Location: IOOBUF_X58_Y73_N2
\LEDR[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[14]~output_o\);

-- Location: IOOBUF_X65_Y73_N9
\LEDR[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[15]~output_o\);

-- Location: IOOBUF_X67_Y73_N2
\LEDR[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[16]~output_o\);

-- Location: IOOBUF_X60_Y73_N16
\LEDR[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[17]~output_o\);

-- Location: IOOBUF_X107_Y73_N9
\LEDG[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[0]~output_o\);

-- Location: IOOBUF_X111_Y73_N9
\LEDG[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[1]~output_o\);

-- Location: IOOBUF_X83_Y73_N2
\LEDG[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[2]~output_o\);

-- Location: IOOBUF_X85_Y73_N23
\LEDG[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[3]~output_o\);

-- Location: IOOBUF_X72_Y73_N16
\LEDG[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[4]~output_o\);

-- Location: IOOBUF_X74_Y73_N16
\LEDG[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[5]~output_o\);

-- Location: IOOBUF_X72_Y73_N23
\LEDG[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[6]~output_o\);

-- Location: IOOBUF_X74_Y73_N23
\LEDG[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[7]~output_o\);

-- Location: IOOBUF_X67_Y73_N16
\LEDG[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[8]~output_o\);

-- Location: IOOBUF_X69_Y73_N23
\HEX0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|Mux52~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[0]~output_o\);

-- Location: IOOBUF_X107_Y73_N23
\HEX0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|Mux51~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[1]~output_o\);

-- Location: IOOBUF_X67_Y73_N23
\HEX0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|Mux50~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[2]~output_o\);

-- Location: IOOBUF_X115_Y50_N2
\HEX0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|Mux49~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[3]~output_o\);

-- Location: IOOBUF_X115_Y54_N16
\HEX0[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|Mux48~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[4]~output_o\);

-- Location: IOOBUF_X115_Y67_N16
\HEX0[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|Mux47~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[5]~output_o\);

-- Location: IOOBUF_X115_Y69_N2
\HEX0[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|ALT_INV_Mux46~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[6]~output_o\);

-- Location: IOOBUF_X115_Y41_N2
\HEX1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|Mux59~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[0]~output_o\);

-- Location: IOOBUF_X115_Y30_N9
\HEX1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|Mux58~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[1]~output_o\);

-- Location: IOOBUF_X115_Y25_N23
\HEX1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|Mux57~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[2]~output_o\);

-- Location: IOOBUF_X115_Y30_N2
\HEX1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|Mux56~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[3]~output_o\);

-- Location: IOOBUF_X115_Y20_N9
\HEX1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|Mux55~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[4]~output_o\);

-- Location: IOOBUF_X115_Y22_N2
\HEX1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|Mux54~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[5]~output_o\);

-- Location: IOOBUF_X115_Y28_N9
\HEX1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|ALT_INV_Mux53~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[6]~output_o\);

-- Location: IOOBUF_X115_Y17_N9
\HEX2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|Mux66~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[0]~output_o\);

-- Location: IOOBUF_X115_Y16_N2
\HEX2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|Mux65~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[1]~output_o\);

-- Location: IOOBUF_X115_Y19_N9
\HEX2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|Mux64~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[2]~output_o\);

-- Location: IOOBUF_X115_Y19_N2
\HEX2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|Mux63~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[3]~output_o\);

-- Location: IOOBUF_X115_Y18_N2
\HEX2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|Mux62~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[4]~output_o\);

-- Location: IOOBUF_X115_Y20_N2
\HEX2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|Mux61~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[5]~output_o\);

-- Location: IOOBUF_X115_Y21_N16
\HEX2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|ALT_INV_Mux60~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[6]~output_o\);

-- Location: IOOBUF_X115_Y25_N16
\HEX3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|Mux73~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[0]~output_o\);

-- Location: IOOBUF_X115_Y29_N2
\HEX3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|Mux72~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[1]~output_o\);

-- Location: IOOBUF_X100_Y0_N2
\HEX3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|Mux71~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[2]~output_o\);

-- Location: IOOBUF_X111_Y0_N2
\HEX3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|Mux70~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[3]~output_o\);

-- Location: IOOBUF_X105_Y0_N23
\HEX3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|Mux69~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[4]~output_o\);

-- Location: IOOBUF_X105_Y0_N9
\HEX3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|Mux68~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[5]~output_o\);

-- Location: IOOBUF_X105_Y0_N2
\HEX3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|ALT_INV_Mux67~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[6]~output_o\);

-- Location: IOOBUF_X98_Y0_N23
\HEX4[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|disp4[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[0]~output_o\);

-- Location: IOOBUF_X107_Y0_N9
\HEX4[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|disp4[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX4[1]~output_o\);

-- Location: IOOBUF_X74_Y0_N9
\HEX4[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|disp4[2]~2_combout\,
	devoe => ww_devoe,
	o => \HEX4[2]~output_o\);

-- Location: IOOBUF_X74_Y0_N2
\HEX4[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|disp4[3]~3_combout\,
	devoe => ww_devoe,
	o => \HEX4[3]~output_o\);

-- Location: IOOBUF_X83_Y0_N23
\HEX4[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|disp4[4]~4_combout\,
	devoe => ww_devoe,
	o => \HEX4[4]~output_o\);

-- Location: IOOBUF_X83_Y0_N16
\HEX4[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|disp4[5]~5_combout\,
	devoe => ww_devoe,
	o => \HEX4[5]~output_o\);

-- Location: IOOBUF_X79_Y0_N23
\HEX4[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|disp4[6]~6_combout\,
	devoe => ww_devoe,
	o => \HEX4[6]~output_o\);

-- Location: IOOBUF_X85_Y0_N9
\HEX5[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|disp5[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX5[0]~output_o\);

-- Location: IOOBUF_X87_Y0_N16
\HEX5[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|disp5[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX5[1]~output_o\);

-- Location: IOOBUF_X98_Y0_N16
\HEX5[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|disp5[2]~2_combout\,
	devoe => ww_devoe,
	o => \HEX5[2]~output_o\);

-- Location: IOOBUF_X72_Y0_N2
\HEX5[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|disp5[3]~3_combout\,
	devoe => ww_devoe,
	o => \HEX5[3]~output_o\);

-- Location: IOOBUF_X72_Y0_N9
\HEX5[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|disp5[4]~4_combout\,
	devoe => ww_devoe,
	o => \HEX5[4]~output_o\);

-- Location: IOOBUF_X79_Y0_N16
\HEX5[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|disp5[5]~5_combout\,
	devoe => ww_devoe,
	o => \HEX5[5]~output_o\);

-- Location: IOOBUF_X69_Y0_N2
\HEX5[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|disp5[6]~6_combout\,
	devoe => ww_devoe,
	o => \HEX5[6]~output_o\);

-- Location: IOOBUF_X89_Y0_N23
\HEX6[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|disp6[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX6[0]~output_o\);

-- Location: IOOBUF_X65_Y0_N2
\HEX6[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|disp6[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX6[1]~output_o\);

-- Location: IOOBUF_X65_Y0_N9
\HEX6[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|disp6[2]~2_combout\,
	devoe => ww_devoe,
	o => \HEX6[2]~output_o\);

-- Location: IOOBUF_X89_Y0_N16
\HEX6[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|disp6[3]~3_combout\,
	devoe => ww_devoe,
	o => \HEX6[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N16
\HEX6[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|disp6[4]~4_combout\,
	devoe => ww_devoe,
	o => \HEX6[4]~output_o\);

-- Location: IOOBUF_X67_Y0_N23
\HEX6[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|disp6[5]~5_combout\,
	devoe => ww_devoe,
	o => \HEX6[5]~output_o\);

-- Location: IOOBUF_X74_Y0_N23
\HEX6[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|disp6[6]~6_combout\,
	devoe => ww_devoe,
	o => \HEX6[6]~output_o\);

-- Location: IOOBUF_X74_Y0_N16
\HEX7[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|disp7[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX7[0]~output_o\);

-- Location: IOOBUF_X67_Y0_N9
\HEX7[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|disp7[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX7[1]~output_o\);

-- Location: IOOBUF_X62_Y0_N23
\HEX7[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|disp7[2]~2_combout\,
	devoe => ww_devoe,
	o => \HEX7[2]~output_o\);

-- Location: IOOBUF_X62_Y0_N16
\HEX7[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|disp7[3]~3_combout\,
	devoe => ww_devoe,
	o => \HEX7[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N2
\HEX7[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|disp7[4]~4_combout\,
	devoe => ww_devoe,
	o => \HEX7[4]~output_o\);

-- Location: IOOBUF_X69_Y0_N9
\HEX7[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|disp7[5]~5_combout\,
	devoe => ww_devoe,
	o => \HEX7[5]~output_o\);

-- Location: IOOBUF_X54_Y0_N23
\HEX7[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display|ALT_INV_disp7[6]~6_combout\,
	devoe => ww_devoe,
	o => \HEX7[6]~output_o\);

-- Location: IOIBUF_X0_Y36_N15
\CLOCK_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G4
\CLOCK_50~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~inputclkctrl_outclk\);

-- Location: LCCOMB_X113_Y42_N10
\debncer|s_debounceCnt[0]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \debncer|s_debounceCnt[0]~23_combout\ = \debncer|s_debounceCnt\(0) $ (VCC)
-- \debncer|s_debounceCnt[0]~24\ = CARRY(\debncer|s_debounceCnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debncer|s_debounceCnt\(0),
	datad => VCC,
	combout => \debncer|s_debounceCnt[0]~23_combout\,
	cout => \debncer|s_debounceCnt[0]~24\);

-- Location: IOIBUF_X115_Y40_N8
\KEY[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: LCCOMB_X114_Y41_N2
\debncer|s_dirtyIn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debncer|s_dirtyIn~0_combout\ = !\KEY[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \KEY[0]~input_o\,
	combout => \debncer|s_dirtyIn~0_combout\);

-- Location: FF_X114_Y41_N3
\debncer|s_dirtyIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debncer|s_dirtyIn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debncer|s_dirtyIn~q\);

-- Location: LCCOMB_X113_Y41_N8
\debncer|s_debounceCnt[15]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \debncer|s_debounceCnt[15]~59_combout\ = (\debncer|s_debounceCnt\(15) & (!\debncer|s_debounceCnt[14]~58\)) # (!\debncer|s_debounceCnt\(15) & ((\debncer|s_debounceCnt[14]~58\) # (GND)))
-- \debncer|s_debounceCnt[15]~60\ = CARRY((!\debncer|s_debounceCnt[14]~58\) # (!\debncer|s_debounceCnt\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debncer|s_debounceCnt\(15),
	datad => VCC,
	cin => \debncer|s_debounceCnt[14]~58\,
	combout => \debncer|s_debounceCnt[15]~59_combout\,
	cout => \debncer|s_debounceCnt[15]~60\);

-- Location: LCCOMB_X113_Y41_N10
\debncer|s_debounceCnt[16]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \debncer|s_debounceCnt[16]~61_combout\ = (\debncer|s_debounceCnt\(16) & (\debncer|s_debounceCnt[15]~60\ $ (GND))) # (!\debncer|s_debounceCnt\(16) & (!\debncer|s_debounceCnt[15]~60\ & VCC))
-- \debncer|s_debounceCnt[16]~62\ = CARRY((\debncer|s_debounceCnt\(16) & !\debncer|s_debounceCnt[15]~60\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debncer|s_debounceCnt\(16),
	datad => VCC,
	cin => \debncer|s_debounceCnt[15]~60\,
	combout => \debncer|s_debounceCnt[16]~61_combout\,
	cout => \debncer|s_debounceCnt[16]~62\);

-- Location: FF_X113_Y41_N11
\debncer|s_debounceCnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debncer|s_debounceCnt[16]~61_combout\,
	sclr => \debncer|ALT_INV_s_dirtyIn~q\,
	ena => \debncer|s_debounceCnt[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debncer|s_debounceCnt\(16));

-- Location: LCCOMB_X113_Y41_N12
\debncer|s_debounceCnt[17]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \debncer|s_debounceCnt[17]~63_combout\ = (\debncer|s_debounceCnt\(17) & (!\debncer|s_debounceCnt[16]~62\)) # (!\debncer|s_debounceCnt\(17) & ((\debncer|s_debounceCnt[16]~62\) # (GND)))
-- \debncer|s_debounceCnt[17]~64\ = CARRY((!\debncer|s_debounceCnt[16]~62\) # (!\debncer|s_debounceCnt\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debncer|s_debounceCnt\(17),
	datad => VCC,
	cin => \debncer|s_debounceCnt[16]~62\,
	combout => \debncer|s_debounceCnt[17]~63_combout\,
	cout => \debncer|s_debounceCnt[17]~64\);

-- Location: FF_X113_Y41_N13
\debncer|s_debounceCnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debncer|s_debounceCnt[17]~63_combout\,
	sclr => \debncer|ALT_INV_s_dirtyIn~q\,
	ena => \debncer|s_debounceCnt[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debncer|s_debounceCnt\(17));

-- Location: LCCOMB_X113_Y41_N14
\debncer|s_debounceCnt[18]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \debncer|s_debounceCnt[18]~65_combout\ = (\debncer|s_debounceCnt\(18) & (\debncer|s_debounceCnt[17]~64\ $ (GND))) # (!\debncer|s_debounceCnt\(18) & (!\debncer|s_debounceCnt[17]~64\ & VCC))
-- \debncer|s_debounceCnt[18]~66\ = CARRY((\debncer|s_debounceCnt\(18) & !\debncer|s_debounceCnt[17]~64\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debncer|s_debounceCnt\(18),
	datad => VCC,
	cin => \debncer|s_debounceCnt[17]~64\,
	combout => \debncer|s_debounceCnt[18]~65_combout\,
	cout => \debncer|s_debounceCnt[18]~66\);

-- Location: FF_X113_Y41_N15
\debncer|s_debounceCnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debncer|s_debounceCnt[18]~65_combout\,
	sclr => \debncer|ALT_INV_s_dirtyIn~q\,
	ena => \debncer|s_debounceCnt[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debncer|s_debounceCnt\(18));

-- Location: LCCOMB_X113_Y41_N16
\debncer|s_debounceCnt[19]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \debncer|s_debounceCnt[19]~67_combout\ = (\debncer|s_debounceCnt\(19) & (!\debncer|s_debounceCnt[18]~66\)) # (!\debncer|s_debounceCnt\(19) & ((\debncer|s_debounceCnt[18]~66\) # (GND)))
-- \debncer|s_debounceCnt[19]~68\ = CARRY((!\debncer|s_debounceCnt[18]~66\) # (!\debncer|s_debounceCnt\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debncer|s_debounceCnt\(19),
	datad => VCC,
	cin => \debncer|s_debounceCnt[18]~66\,
	combout => \debncer|s_debounceCnt[19]~67_combout\,
	cout => \debncer|s_debounceCnt[19]~68\);

-- Location: FF_X113_Y41_N17
\debncer|s_debounceCnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debncer|s_debounceCnt[19]~67_combout\,
	sclr => \debncer|ALT_INV_s_dirtyIn~q\,
	ena => \debncer|s_debounceCnt[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debncer|s_debounceCnt\(19));

-- Location: LCCOMB_X113_Y41_N18
\debncer|s_debounceCnt[20]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \debncer|s_debounceCnt[20]~69_combout\ = (\debncer|s_debounceCnt\(20) & (\debncer|s_debounceCnt[19]~68\ $ (GND))) # (!\debncer|s_debounceCnt\(20) & (!\debncer|s_debounceCnt[19]~68\ & VCC))
-- \debncer|s_debounceCnt[20]~70\ = CARRY((\debncer|s_debounceCnt\(20) & !\debncer|s_debounceCnt[19]~68\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debncer|s_debounceCnt\(20),
	datad => VCC,
	cin => \debncer|s_debounceCnt[19]~68\,
	combout => \debncer|s_debounceCnt[20]~69_combout\,
	cout => \debncer|s_debounceCnt[20]~70\);

-- Location: FF_X113_Y41_N19
\debncer|s_debounceCnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debncer|s_debounceCnt[20]~69_combout\,
	sclr => \debncer|ALT_INV_s_dirtyIn~q\,
	ena => \debncer|s_debounceCnt[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debncer|s_debounceCnt\(20));

-- Location: LCCOMB_X113_Y41_N20
\debncer|s_debounceCnt[21]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \debncer|s_debounceCnt[21]~71_combout\ = (\debncer|s_debounceCnt\(21) & (!\debncer|s_debounceCnt[20]~70\)) # (!\debncer|s_debounceCnt\(21) & ((\debncer|s_debounceCnt[20]~70\) # (GND)))
-- \debncer|s_debounceCnt[21]~72\ = CARRY((!\debncer|s_debounceCnt[20]~70\) # (!\debncer|s_debounceCnt\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debncer|s_debounceCnt\(21),
	datad => VCC,
	cin => \debncer|s_debounceCnt[20]~70\,
	combout => \debncer|s_debounceCnt[21]~71_combout\,
	cout => \debncer|s_debounceCnt[21]~72\);

-- Location: FF_X113_Y41_N21
\debncer|s_debounceCnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debncer|s_debounceCnt[21]~71_combout\,
	sclr => \debncer|ALT_INV_s_dirtyIn~q\,
	ena => \debncer|s_debounceCnt[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debncer|s_debounceCnt\(21));

-- Location: LCCOMB_X113_Y41_N22
\debncer|s_debounceCnt[22]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \debncer|s_debounceCnt[22]~73_combout\ = \debncer|s_debounceCnt\(22) $ (!\debncer|s_debounceCnt[21]~72\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debncer|s_debounceCnt\(22),
	cin => \debncer|s_debounceCnt[21]~72\,
	combout => \debncer|s_debounceCnt[22]~73_combout\);

-- Location: FF_X113_Y41_N23
\debncer|s_debounceCnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debncer|s_debounceCnt[22]~73_combout\,
	sclr => \debncer|ALT_INV_s_dirtyIn~q\,
	ena => \debncer|s_debounceCnt[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debncer|s_debounceCnt\(22));

-- Location: LCCOMB_X114_Y41_N0
\debncer|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \debncer|Equal0~8_combout\ = (!\debncer|s_debounceCnt\(15) & (!\debncer|s_debounceCnt\(16) & !\debncer|s_debounceCnt\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debncer|s_debounceCnt\(15),
	datac => \debncer|s_debounceCnt\(16),
	datad => \debncer|s_debounceCnt\(17),
	combout => \debncer|Equal0~8_combout\);

-- Location: LCCOMB_X113_Y42_N8
\debncer|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debncer|Equal0~0_combout\ = (!\debncer|s_debounceCnt\(1) & (!\debncer|s_debounceCnt\(2) & (!\debncer|s_debounceCnt\(0) & !\debncer|s_debounceCnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debncer|s_debounceCnt\(1),
	datab => \debncer|s_debounceCnt\(2),
	datac => \debncer|s_debounceCnt\(0),
	datad => \debncer|s_debounceCnt\(3),
	combout => \debncer|Equal0~0_combout\);

-- Location: LCCOMB_X113_Y42_N6
\debncer|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \debncer|Equal0~1_combout\ = (!\debncer|s_debounceCnt\(4) & !\debncer|s_debounceCnt\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debncer|s_debounceCnt\(4),
	datad => \debncer|s_debounceCnt\(5),
	combout => \debncer|Equal0~1_combout\);

-- Location: LCCOMB_X113_Y42_N0
\debncer|s_debounceCnt[18]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \debncer|s_debounceCnt[18]~25_combout\ = (\debncer|s_debounceCnt\(7)) # ((\debncer|s_debounceCnt\(6) & ((!\debncer|Equal0~1_combout\) # (!\debncer|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debncer|s_debounceCnt\(7),
	datab => \debncer|s_debounceCnt\(6),
	datac => \debncer|Equal0~0_combout\,
	datad => \debncer|Equal0~1_combout\,
	combout => \debncer|s_debounceCnt[18]~25_combout\);

-- Location: LCCOMB_X113_Y42_N2
\debncer|s_debounceCnt[18]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \debncer|s_debounceCnt[18]~26_combout\ = (\debncer|s_debounceCnt\(8) & (\debncer|s_debounceCnt\(9) & \debncer|s_debounceCnt[18]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debncer|s_debounceCnt\(8),
	datac => \debncer|s_debounceCnt\(9),
	datad => \debncer|s_debounceCnt[18]~25_combout\,
	combout => \debncer|s_debounceCnt[18]~26_combout\);

-- Location: LCCOMB_X113_Y41_N24
\debncer|s_debounceCnt[18]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \debncer|s_debounceCnt[18]~27_combout\ = (\debncer|s_debounceCnt\(13)) # ((\debncer|s_debounceCnt\(11) & ((\debncer|s_debounceCnt\(10)) # (\debncer|s_debounceCnt[18]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debncer|s_debounceCnt\(13),
	datab => \debncer|s_debounceCnt\(10),
	datac => \debncer|s_debounceCnt\(11),
	datad => \debncer|s_debounceCnt[18]~26_combout\,
	combout => \debncer|s_debounceCnt[18]~27_combout\);

-- Location: LCCOMB_X113_Y41_N30
\debncer|s_debounceCnt[18]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \debncer|s_debounceCnt[18]~28_combout\ = ((\debncer|s_debounceCnt\(14) & ((\debncer|s_debounceCnt\(12)) # (\debncer|s_debounceCnt[18]~27_combout\)))) # (!\debncer|Equal0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debncer|s_debounceCnt\(14),
	datab => \debncer|s_debounceCnt\(12),
	datac => \debncer|Equal0~8_combout\,
	datad => \debncer|s_debounceCnt[18]~27_combout\,
	combout => \debncer|s_debounceCnt[18]~28_combout\);

-- Location: LCCOMB_X113_Y41_N28
\debncer|s_debounceCnt[18]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \debncer|s_debounceCnt[18]~29_combout\ = (\debncer|s_debounceCnt\(21)) # ((\debncer|s_debounceCnt\(19) & (\debncer|s_debounceCnt[18]~28_combout\ & \debncer|s_debounceCnt\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debncer|s_debounceCnt\(21),
	datab => \debncer|s_debounceCnt\(19),
	datac => \debncer|s_debounceCnt[18]~28_combout\,
	datad => \debncer|s_debounceCnt\(18),
	combout => \debncer|s_debounceCnt[18]~29_combout\);

-- Location: LCCOMB_X113_Y41_N26
\debncer|s_debounceCnt[18]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \debncer|s_debounceCnt[18]~30_combout\ = (((!\debncer|s_debounceCnt\(20) & !\debncer|s_debounceCnt[18]~29_combout\)) # (!\debncer|s_debounceCnt\(22))) # (!\debncer|s_dirtyIn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debncer|s_debounceCnt\(20),
	datab => \debncer|s_dirtyIn~q\,
	datac => \debncer|s_debounceCnt\(22),
	datad => \debncer|s_debounceCnt[18]~29_combout\,
	combout => \debncer|s_debounceCnt[18]~30_combout\);

-- Location: FF_X113_Y42_N11
\debncer|s_debounceCnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debncer|s_debounceCnt[0]~23_combout\,
	sclr => \debncer|ALT_INV_s_dirtyIn~q\,
	ena => \debncer|s_debounceCnt[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debncer|s_debounceCnt\(0));

-- Location: LCCOMB_X113_Y42_N12
\debncer|s_debounceCnt[1]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \debncer|s_debounceCnt[1]~31_combout\ = (\debncer|s_debounceCnt\(1) & (!\debncer|s_debounceCnt[0]~24\)) # (!\debncer|s_debounceCnt\(1) & ((\debncer|s_debounceCnt[0]~24\) # (GND)))
-- \debncer|s_debounceCnt[1]~32\ = CARRY((!\debncer|s_debounceCnt[0]~24\) # (!\debncer|s_debounceCnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debncer|s_debounceCnt\(1),
	datad => VCC,
	cin => \debncer|s_debounceCnt[0]~24\,
	combout => \debncer|s_debounceCnt[1]~31_combout\,
	cout => \debncer|s_debounceCnt[1]~32\);

-- Location: FF_X113_Y42_N13
\debncer|s_debounceCnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debncer|s_debounceCnt[1]~31_combout\,
	sclr => \debncer|ALT_INV_s_dirtyIn~q\,
	ena => \debncer|s_debounceCnt[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debncer|s_debounceCnt\(1));

-- Location: LCCOMB_X113_Y42_N14
\debncer|s_debounceCnt[2]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \debncer|s_debounceCnt[2]~33_combout\ = (\debncer|s_debounceCnt\(2) & (\debncer|s_debounceCnt[1]~32\ $ (GND))) # (!\debncer|s_debounceCnt\(2) & (!\debncer|s_debounceCnt[1]~32\ & VCC))
-- \debncer|s_debounceCnt[2]~34\ = CARRY((\debncer|s_debounceCnt\(2) & !\debncer|s_debounceCnt[1]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debncer|s_debounceCnt\(2),
	datad => VCC,
	cin => \debncer|s_debounceCnt[1]~32\,
	combout => \debncer|s_debounceCnt[2]~33_combout\,
	cout => \debncer|s_debounceCnt[2]~34\);

-- Location: FF_X113_Y42_N15
\debncer|s_debounceCnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debncer|s_debounceCnt[2]~33_combout\,
	sclr => \debncer|ALT_INV_s_dirtyIn~q\,
	ena => \debncer|s_debounceCnt[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debncer|s_debounceCnt\(2));

-- Location: LCCOMB_X113_Y42_N16
\debncer|s_debounceCnt[3]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \debncer|s_debounceCnt[3]~35_combout\ = (\debncer|s_debounceCnt\(3) & (!\debncer|s_debounceCnt[2]~34\)) # (!\debncer|s_debounceCnt\(3) & ((\debncer|s_debounceCnt[2]~34\) # (GND)))
-- \debncer|s_debounceCnt[3]~36\ = CARRY((!\debncer|s_debounceCnt[2]~34\) # (!\debncer|s_debounceCnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debncer|s_debounceCnt\(3),
	datad => VCC,
	cin => \debncer|s_debounceCnt[2]~34\,
	combout => \debncer|s_debounceCnt[3]~35_combout\,
	cout => \debncer|s_debounceCnt[3]~36\);

-- Location: FF_X113_Y42_N17
\debncer|s_debounceCnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debncer|s_debounceCnt[3]~35_combout\,
	sclr => \debncer|ALT_INV_s_dirtyIn~q\,
	ena => \debncer|s_debounceCnt[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debncer|s_debounceCnt\(3));

-- Location: LCCOMB_X113_Y42_N18
\debncer|s_debounceCnt[4]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \debncer|s_debounceCnt[4]~37_combout\ = (\debncer|s_debounceCnt\(4) & (\debncer|s_debounceCnt[3]~36\ $ (GND))) # (!\debncer|s_debounceCnt\(4) & (!\debncer|s_debounceCnt[3]~36\ & VCC))
-- \debncer|s_debounceCnt[4]~38\ = CARRY((\debncer|s_debounceCnt\(4) & !\debncer|s_debounceCnt[3]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debncer|s_debounceCnt\(4),
	datad => VCC,
	cin => \debncer|s_debounceCnt[3]~36\,
	combout => \debncer|s_debounceCnt[4]~37_combout\,
	cout => \debncer|s_debounceCnt[4]~38\);

-- Location: FF_X113_Y42_N19
\debncer|s_debounceCnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debncer|s_debounceCnt[4]~37_combout\,
	sclr => \debncer|ALT_INV_s_dirtyIn~q\,
	ena => \debncer|s_debounceCnt[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debncer|s_debounceCnt\(4));

-- Location: LCCOMB_X113_Y42_N20
\debncer|s_debounceCnt[5]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \debncer|s_debounceCnt[5]~39_combout\ = (\debncer|s_debounceCnt\(5) & (!\debncer|s_debounceCnt[4]~38\)) # (!\debncer|s_debounceCnt\(5) & ((\debncer|s_debounceCnt[4]~38\) # (GND)))
-- \debncer|s_debounceCnt[5]~40\ = CARRY((!\debncer|s_debounceCnt[4]~38\) # (!\debncer|s_debounceCnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debncer|s_debounceCnt\(5),
	datad => VCC,
	cin => \debncer|s_debounceCnt[4]~38\,
	combout => \debncer|s_debounceCnt[5]~39_combout\,
	cout => \debncer|s_debounceCnt[5]~40\);

-- Location: FF_X113_Y42_N21
\debncer|s_debounceCnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debncer|s_debounceCnt[5]~39_combout\,
	sclr => \debncer|ALT_INV_s_dirtyIn~q\,
	ena => \debncer|s_debounceCnt[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debncer|s_debounceCnt\(5));

-- Location: LCCOMB_X113_Y42_N22
\debncer|s_debounceCnt[6]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \debncer|s_debounceCnt[6]~41_combout\ = (\debncer|s_debounceCnt\(6) & (\debncer|s_debounceCnt[5]~40\ $ (GND))) # (!\debncer|s_debounceCnt\(6) & (!\debncer|s_debounceCnt[5]~40\ & VCC))
-- \debncer|s_debounceCnt[6]~42\ = CARRY((\debncer|s_debounceCnt\(6) & !\debncer|s_debounceCnt[5]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debncer|s_debounceCnt\(6),
	datad => VCC,
	cin => \debncer|s_debounceCnt[5]~40\,
	combout => \debncer|s_debounceCnt[6]~41_combout\,
	cout => \debncer|s_debounceCnt[6]~42\);

-- Location: FF_X113_Y42_N23
\debncer|s_debounceCnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debncer|s_debounceCnt[6]~41_combout\,
	sclr => \debncer|ALT_INV_s_dirtyIn~q\,
	ena => \debncer|s_debounceCnt[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debncer|s_debounceCnt\(6));

-- Location: LCCOMB_X113_Y42_N24
\debncer|s_debounceCnt[7]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \debncer|s_debounceCnt[7]~43_combout\ = (\debncer|s_debounceCnt\(7) & (!\debncer|s_debounceCnt[6]~42\)) # (!\debncer|s_debounceCnt\(7) & ((\debncer|s_debounceCnt[6]~42\) # (GND)))
-- \debncer|s_debounceCnt[7]~44\ = CARRY((!\debncer|s_debounceCnt[6]~42\) # (!\debncer|s_debounceCnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debncer|s_debounceCnt\(7),
	datad => VCC,
	cin => \debncer|s_debounceCnt[6]~42\,
	combout => \debncer|s_debounceCnt[7]~43_combout\,
	cout => \debncer|s_debounceCnt[7]~44\);

-- Location: FF_X113_Y42_N25
\debncer|s_debounceCnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debncer|s_debounceCnt[7]~43_combout\,
	sclr => \debncer|ALT_INV_s_dirtyIn~q\,
	ena => \debncer|s_debounceCnt[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debncer|s_debounceCnt\(7));

-- Location: LCCOMB_X113_Y42_N26
\debncer|s_debounceCnt[8]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \debncer|s_debounceCnt[8]~45_combout\ = (\debncer|s_debounceCnt\(8) & (\debncer|s_debounceCnt[7]~44\ $ (GND))) # (!\debncer|s_debounceCnt\(8) & (!\debncer|s_debounceCnt[7]~44\ & VCC))
-- \debncer|s_debounceCnt[8]~46\ = CARRY((\debncer|s_debounceCnt\(8) & !\debncer|s_debounceCnt[7]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debncer|s_debounceCnt\(8),
	datad => VCC,
	cin => \debncer|s_debounceCnt[7]~44\,
	combout => \debncer|s_debounceCnt[8]~45_combout\,
	cout => \debncer|s_debounceCnt[8]~46\);

-- Location: FF_X113_Y42_N27
\debncer|s_debounceCnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debncer|s_debounceCnt[8]~45_combout\,
	sclr => \debncer|ALT_INV_s_dirtyIn~q\,
	ena => \debncer|s_debounceCnt[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debncer|s_debounceCnt\(8));

-- Location: LCCOMB_X113_Y42_N28
\debncer|s_debounceCnt[9]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \debncer|s_debounceCnt[9]~47_combout\ = (\debncer|s_debounceCnt\(9) & (!\debncer|s_debounceCnt[8]~46\)) # (!\debncer|s_debounceCnt\(9) & ((\debncer|s_debounceCnt[8]~46\) # (GND)))
-- \debncer|s_debounceCnt[9]~48\ = CARRY((!\debncer|s_debounceCnt[8]~46\) # (!\debncer|s_debounceCnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debncer|s_debounceCnt\(9),
	datad => VCC,
	cin => \debncer|s_debounceCnt[8]~46\,
	combout => \debncer|s_debounceCnt[9]~47_combout\,
	cout => \debncer|s_debounceCnt[9]~48\);

-- Location: FF_X113_Y42_N29
\debncer|s_debounceCnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debncer|s_debounceCnt[9]~47_combout\,
	sclr => \debncer|ALT_INV_s_dirtyIn~q\,
	ena => \debncer|s_debounceCnt[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debncer|s_debounceCnt\(9));

-- Location: LCCOMB_X113_Y42_N30
\debncer|s_debounceCnt[10]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \debncer|s_debounceCnt[10]~49_combout\ = (\debncer|s_debounceCnt\(10) & (\debncer|s_debounceCnt[9]~48\ $ (GND))) # (!\debncer|s_debounceCnt\(10) & (!\debncer|s_debounceCnt[9]~48\ & VCC))
-- \debncer|s_debounceCnt[10]~50\ = CARRY((\debncer|s_debounceCnt\(10) & !\debncer|s_debounceCnt[9]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debncer|s_debounceCnt\(10),
	datad => VCC,
	cin => \debncer|s_debounceCnt[9]~48\,
	combout => \debncer|s_debounceCnt[10]~49_combout\,
	cout => \debncer|s_debounceCnt[10]~50\);

-- Location: FF_X113_Y42_N31
\debncer|s_debounceCnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debncer|s_debounceCnt[10]~49_combout\,
	sclr => \debncer|ALT_INV_s_dirtyIn~q\,
	ena => \debncer|s_debounceCnt[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debncer|s_debounceCnt\(10));

-- Location: LCCOMB_X113_Y41_N0
\debncer|s_debounceCnt[11]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \debncer|s_debounceCnt[11]~51_combout\ = (\debncer|s_debounceCnt\(11) & (!\debncer|s_debounceCnt[10]~50\)) # (!\debncer|s_debounceCnt\(11) & ((\debncer|s_debounceCnt[10]~50\) # (GND)))
-- \debncer|s_debounceCnt[11]~52\ = CARRY((!\debncer|s_debounceCnt[10]~50\) # (!\debncer|s_debounceCnt\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debncer|s_debounceCnt\(11),
	datad => VCC,
	cin => \debncer|s_debounceCnt[10]~50\,
	combout => \debncer|s_debounceCnt[11]~51_combout\,
	cout => \debncer|s_debounceCnt[11]~52\);

-- Location: FF_X113_Y41_N1
\debncer|s_debounceCnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debncer|s_debounceCnt[11]~51_combout\,
	sclr => \debncer|ALT_INV_s_dirtyIn~q\,
	ena => \debncer|s_debounceCnt[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debncer|s_debounceCnt\(11));

-- Location: LCCOMB_X113_Y41_N2
\debncer|s_debounceCnt[12]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \debncer|s_debounceCnt[12]~53_combout\ = (\debncer|s_debounceCnt\(12) & (\debncer|s_debounceCnt[11]~52\ $ (GND))) # (!\debncer|s_debounceCnt\(12) & (!\debncer|s_debounceCnt[11]~52\ & VCC))
-- \debncer|s_debounceCnt[12]~54\ = CARRY((\debncer|s_debounceCnt\(12) & !\debncer|s_debounceCnt[11]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debncer|s_debounceCnt\(12),
	datad => VCC,
	cin => \debncer|s_debounceCnt[11]~52\,
	combout => \debncer|s_debounceCnt[12]~53_combout\,
	cout => \debncer|s_debounceCnt[12]~54\);

-- Location: FF_X113_Y41_N3
\debncer|s_debounceCnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debncer|s_debounceCnt[12]~53_combout\,
	sclr => \debncer|ALT_INV_s_dirtyIn~q\,
	ena => \debncer|s_debounceCnt[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debncer|s_debounceCnt\(12));

-- Location: LCCOMB_X113_Y41_N4
\debncer|s_debounceCnt[13]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \debncer|s_debounceCnt[13]~55_combout\ = (\debncer|s_debounceCnt\(13) & (!\debncer|s_debounceCnt[12]~54\)) # (!\debncer|s_debounceCnt\(13) & ((\debncer|s_debounceCnt[12]~54\) # (GND)))
-- \debncer|s_debounceCnt[13]~56\ = CARRY((!\debncer|s_debounceCnt[12]~54\) # (!\debncer|s_debounceCnt\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debncer|s_debounceCnt\(13),
	datad => VCC,
	cin => \debncer|s_debounceCnt[12]~54\,
	combout => \debncer|s_debounceCnt[13]~55_combout\,
	cout => \debncer|s_debounceCnt[13]~56\);

-- Location: FF_X113_Y41_N5
\debncer|s_debounceCnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debncer|s_debounceCnt[13]~55_combout\,
	sclr => \debncer|ALT_INV_s_dirtyIn~q\,
	ena => \debncer|s_debounceCnt[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debncer|s_debounceCnt\(13));

-- Location: LCCOMB_X113_Y41_N6
\debncer|s_debounceCnt[14]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \debncer|s_debounceCnt[14]~57_combout\ = (\debncer|s_debounceCnt\(14) & (\debncer|s_debounceCnt[13]~56\ $ (GND))) # (!\debncer|s_debounceCnt\(14) & (!\debncer|s_debounceCnt[13]~56\ & VCC))
-- \debncer|s_debounceCnt[14]~58\ = CARRY((\debncer|s_debounceCnt\(14) & !\debncer|s_debounceCnt[13]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debncer|s_debounceCnt\(14),
	datad => VCC,
	cin => \debncer|s_debounceCnt[13]~56\,
	combout => \debncer|s_debounceCnt[14]~57_combout\,
	cout => \debncer|s_debounceCnt[14]~58\);

-- Location: FF_X113_Y41_N7
\debncer|s_debounceCnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debncer|s_debounceCnt[14]~57_combout\,
	sclr => \debncer|ALT_INV_s_dirtyIn~q\,
	ena => \debncer|s_debounceCnt[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debncer|s_debounceCnt\(14));

-- Location: FF_X113_Y41_N9
\debncer|s_debounceCnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debncer|s_debounceCnt[15]~59_combout\,
	sclr => \debncer|ALT_INV_s_dirtyIn~q\,
	ena => \debncer|s_debounceCnt[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debncer|s_debounceCnt\(15));

-- Location: LCCOMB_X114_Y41_N12
\debncer|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \debncer|Equal0~5_combout\ = (!\debncer|s_debounceCnt\(15) & (!\debncer|s_debounceCnt\(16) & (\debncer|s_debounceCnt\(6) & !\debncer|s_debounceCnt\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debncer|s_debounceCnt\(15),
	datab => \debncer|s_debounceCnt\(16),
	datac => \debncer|s_debounceCnt\(6),
	datad => \debncer|s_debounceCnt\(17),
	combout => \debncer|Equal0~5_combout\);

-- Location: LCCOMB_X114_Y41_N22
\debncer|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debncer|Equal0~6_combout\ = (\debncer|s_debounceCnt\(11) & (\debncer|s_debounceCnt\(14) & (!\debncer|s_debounceCnt\(7) & !\debncer|s_debounceCnt\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debncer|s_debounceCnt\(11),
	datab => \debncer|s_debounceCnt\(14),
	datac => \debncer|s_debounceCnt\(7),
	datad => \debncer|s_debounceCnt\(10),
	combout => \debncer|Equal0~6_combout\);

-- Location: LCCOMB_X114_Y41_N10
\debncer|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debncer|Equal0~2_combout\ = (\debncer|s_debounceCnt\(8) & (!\debncer|s_debounceCnt\(13) & (\debncer|s_debounceCnt\(9) & !\debncer|s_debounceCnt\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debncer|s_debounceCnt\(8),
	datab => \debncer|s_debounceCnt\(13),
	datac => \debncer|s_debounceCnt\(9),
	datad => \debncer|s_debounceCnt\(12),
	combout => \debncer|Equal0~2_combout\);

-- Location: LCCOMB_X114_Y41_N18
\debncer|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \debncer|Equal0~3_combout\ = (\debncer|s_debounceCnt\(18) & (!\debncer|s_debounceCnt\(21) & (\debncer|s_debounceCnt\(19) & !\debncer|s_debounceCnt\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debncer|s_debounceCnt\(18),
	datab => \debncer|s_debounceCnt\(21),
	datac => \debncer|s_debounceCnt\(19),
	datad => \debncer|s_debounceCnt\(20),
	combout => \debncer|Equal0~3_combout\);

-- Location: LCCOMB_X114_Y41_N24
\debncer|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debncer|Equal0~4_combout\ = (\debncer|Equal0~2_combout\ & (\debncer|Equal0~0_combout\ & (\debncer|Equal0~1_combout\ & \debncer|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debncer|Equal0~2_combout\,
	datab => \debncer|Equal0~0_combout\,
	datac => \debncer|Equal0~1_combout\,
	datad => \debncer|Equal0~3_combout\,
	combout => \debncer|Equal0~4_combout\);

-- Location: LCCOMB_X114_Y41_N14
\debncer|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \debncer|Equal0~7_combout\ = (\debncer|Equal0~5_combout\ & (\debncer|s_debounceCnt\(22) & (\debncer|Equal0~6_combout\ & \debncer|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debncer|Equal0~5_combout\,
	datab => \debncer|s_debounceCnt\(22),
	datac => \debncer|Equal0~6_combout\,
	datad => \debncer|Equal0~4_combout\,
	combout => \debncer|Equal0~7_combout\);

-- Location: FF_X114_Y41_N15
\debncer|s_pulsedOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debncer|Equal0~7_combout\,
	sclr => \debncer|ALT_INV_s_dirtyIn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debncer|s_pulsedOut~q\);

-- Location: CLKCTRL_G7
\debncer|s_pulsedOut~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \debncer|s_pulsedOut~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \debncer|s_pulsedOut~clkctrl_outclk\);

-- Location: LCCOMB_X74_Y32_N2
\pcupd|s_pc[2]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupd|s_pc[2]~30_combout\ = \pcupd|s_pc\(2) $ (VCC)
-- \pcupd|s_pc[2]~31\ = CARRY(\pcupd|s_pc\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pcupd|s_pc\(2),
	datad => VCC,
	combout => \pcupd|s_pc[2]~30_combout\,
	cout => \pcupd|s_pc[2]~31\);

-- Location: IOIBUF_X115_Y53_N15
\KEY[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: FF_X74_Y32_N3
\pcupd|s_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \pcupd|s_pc[2]~30_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupd|s_pc\(2));

-- Location: LCCOMB_X74_Y32_N4
\pcupd|s_pc[3]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupd|s_pc[3]~32_combout\ = (\pcupd|s_pc\(3) & (!\pcupd|s_pc[2]~31\)) # (!\pcupd|s_pc\(3) & ((\pcupd|s_pc[2]~31\) # (GND)))
-- \pcupd|s_pc[3]~33\ = CARRY((!\pcupd|s_pc[2]~31\) # (!\pcupd|s_pc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcupd|s_pc\(3),
	datad => VCC,
	cin => \pcupd|s_pc[2]~31\,
	combout => \pcupd|s_pc[3]~32_combout\,
	cout => \pcupd|s_pc[3]~33\);

-- Location: FF_X74_Y32_N5
\pcupd|s_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \pcupd|s_pc[3]~32_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupd|s_pc\(3));

-- Location: LCCOMB_X74_Y32_N6
\pcupd|s_pc[4]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupd|s_pc[4]~34_combout\ = (\pcupd|s_pc\(4) & (\pcupd|s_pc[3]~33\ $ (GND))) # (!\pcupd|s_pc\(4) & (!\pcupd|s_pc[3]~33\ & VCC))
-- \pcupd|s_pc[4]~35\ = CARRY((\pcupd|s_pc\(4) & !\pcupd|s_pc[3]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcupd|s_pc\(4),
	datad => VCC,
	cin => \pcupd|s_pc[3]~33\,
	combout => \pcupd|s_pc[4]~34_combout\,
	cout => \pcupd|s_pc[4]~35\);

-- Location: FF_X74_Y32_N7
\pcupd|s_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \pcupd|s_pc[4]~34_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupd|s_pc\(4));

-- Location: LCCOMB_X74_Y32_N8
\pcupd|s_pc[5]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupd|s_pc[5]~36_combout\ = (\pcupd|s_pc\(5) & (!\pcupd|s_pc[4]~35\)) # (!\pcupd|s_pc\(5) & ((\pcupd|s_pc[4]~35\) # (GND)))
-- \pcupd|s_pc[5]~37\ = CARRY((!\pcupd|s_pc[4]~35\) # (!\pcupd|s_pc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcupd|s_pc\(5),
	datad => VCC,
	cin => \pcupd|s_pc[4]~35\,
	combout => \pcupd|s_pc[5]~36_combout\,
	cout => \pcupd|s_pc[5]~37\);

-- Location: FF_X74_Y32_N9
\pcupd|s_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \pcupd|s_pc[5]~36_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupd|s_pc\(5));

-- Location: LCCOMB_X74_Y32_N10
\pcupd|s_pc[6]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupd|s_pc[6]~38_combout\ = (\pcupd|s_pc\(6) & (\pcupd|s_pc[5]~37\ $ (GND))) # (!\pcupd|s_pc\(6) & (!\pcupd|s_pc[5]~37\ & VCC))
-- \pcupd|s_pc[6]~39\ = CARRY((\pcupd|s_pc\(6) & !\pcupd|s_pc[5]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcupd|s_pc\(6),
	datad => VCC,
	cin => \pcupd|s_pc[5]~37\,
	combout => \pcupd|s_pc[6]~38_combout\,
	cout => \pcupd|s_pc[6]~39\);

-- Location: FF_X74_Y32_N11
\pcupd|s_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \pcupd|s_pc[6]~38_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupd|s_pc\(6));

-- Location: LCCOMB_X74_Y32_N12
\pcupd|s_pc[7]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupd|s_pc[7]~40_combout\ = (\pcupd|s_pc\(7) & (!\pcupd|s_pc[6]~39\)) # (!\pcupd|s_pc\(7) & ((\pcupd|s_pc[6]~39\) # (GND)))
-- \pcupd|s_pc[7]~41\ = CARRY((!\pcupd|s_pc[6]~39\) # (!\pcupd|s_pc\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcupd|s_pc\(7),
	datad => VCC,
	cin => \pcupd|s_pc[6]~39\,
	combout => \pcupd|s_pc[7]~40_combout\,
	cout => \pcupd|s_pc[7]~41\);

-- Location: FF_X74_Y32_N13
\pcupd|s_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \pcupd|s_pc[7]~40_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupd|s_pc\(7));

-- Location: LCCOMB_X73_Y32_N28
\instmem|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux7~0_combout\ = (!\pcupd|s_pc\(7) & (!\pcupd|s_pc\(6) & !\pcupd|s_pc\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pcupd|s_pc\(7),
	datac => \pcupd|s_pc\(6),
	datad => \pcupd|s_pc\(4),
	combout => \instmem|Mux7~0_combout\);

-- Location: LCCOMB_X75_Y32_N4
\controlUnit|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \controlUnit|Mux2~0_combout\ = (\pcupd|s_pc\(3) $ (((\pcupd|s_pc\(5) & !\pcupd|s_pc\(2))))) # (!\instmem|Mux7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(5),
	datab => \pcupd|s_pc\(3),
	datac => \instmem|Mux7~0_combout\,
	datad => \pcupd|s_pc\(2),
	combout => \controlUnit|Mux2~0_combout\);

-- Location: LCCOMB_X73_Y32_N16
\instmem|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux1~0_combout\ = (\instmem|Mux7~0_combout\ & (\pcupd|s_pc\(5) & (\pcupd|s_pc\(2) $ (\pcupd|s_pc\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(2),
	datab => \instmem|Mux7~0_combout\,
	datac => \pcupd|s_pc\(5),
	datad => \pcupd|s_pc\(3),
	combout => \instmem|Mux1~0_combout\);

-- Location: LCCOMB_X70_Y32_N0
\instmem|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux7~1_combout\ = (!\pcupd|s_pc\(7) & !\pcupd|s_pc\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pcupd|s_pc\(7),
	datad => \pcupd|s_pc\(6),
	combout => \instmem|Mux7~1_combout\);

-- Location: LCCOMB_X73_Y32_N30
\instmem|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux0~4_combout\ = \pcupd|s_pc\(3) $ (((\pcupd|s_pc\(5) & !\pcupd|s_pc\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(3),
	datac => \pcupd|s_pc\(5),
	datad => \pcupd|s_pc\(2),
	combout => \instmem|Mux0~4_combout\);

-- Location: LCCOMB_X62_Y33_N28
\controlUnit|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \controlUnit|Mux3~0_combout\ = (\instmem|Mux1~0_combout\ & (((\instmem|Mux0~4_combout\) # (\pcupd|s_pc\(4))) # (!\instmem|Mux7~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux1~0_combout\,
	datab => \instmem|Mux7~1_combout\,
	datac => \instmem|Mux0~4_combout\,
	datad => \pcupd|s_pc\(4),
	combout => \controlUnit|Mux3~0_combout\);

-- Location: LCCOMB_X75_Y34_N28
\controlUnit|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \controlUnit|Mux1~0_combout\ = (!\pcupd|s_pc\(4) & (\pcupd|s_pc\(2) $ (\pcupd|s_pc\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(4),
	datac => \pcupd|s_pc\(2),
	datad => \pcupd|s_pc\(3),
	combout => \controlUnit|Mux1~0_combout\);

-- Location: LCCOMB_X74_Y34_N20
\controlUnit|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \controlUnit|Mux1~1_combout\ = (\instmem|Mux7~0_combout\ & (\instmem|Mux7~1_combout\ & (\pcupd|s_pc\(5) & \controlUnit|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~0_combout\,
	datab => \instmem|Mux7~1_combout\,
	datac => \pcupd|s_pc\(5),
	datad => \controlUnit|Mux1~0_combout\,
	combout => \controlUnit|Mux1~1_combout\);

-- Location: LCCOMB_X62_Y33_N18
\controlUnit|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \controlUnit|Mux0~0_combout\ = \instmem|Mux1~0_combout\ $ (((\instmem|Mux7~1_combout\ & (!\instmem|Mux0~4_combout\ & !\pcupd|s_pc\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux1~0_combout\,
	datab => \instmem|Mux7~1_combout\,
	datac => \instmem|Mux0~4_combout\,
	datad => \pcupd|s_pc\(4),
	combout => \controlUnit|Mux0~0_combout\);

-- Location: IOIBUF_X115_Y17_N1
\SW[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: IOIBUF_X115_Y35_N22
\KEY[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: IOIBUF_X115_Y42_N15
\KEY[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: LCCOMB_X91_Y24_N2
\display|s_count[0]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_count[0]~31_combout\ = \display|s_count\(0) $ (VCC)
-- \display|s_count[0]~32\ = CARRY(\display|s_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display|s_count\(0),
	datad => VCC,
	combout => \display|s_count[0]~31_combout\,
	cout => \display|s_count[0]~32\);

-- Location: LCCOMB_X90_Y24_N0
\display|s_count[13]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_count[13]~45_combout\ = (\KEY[3]~input_o\) # (\display|Equal1~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[3]~input_o\,
	datad => \display|Equal1~12_combout\,
	combout => \display|s_count[13]~45_combout\);

-- Location: FF_X91_Y24_N3
\display|s_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_count[0]~31_combout\,
	sclr => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_count\(0));

-- Location: LCCOMB_X91_Y24_N4
\display|s_count[1]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_count[1]~33_combout\ = (\display|s_count\(1) & (!\display|s_count[0]~32\)) # (!\display|s_count\(1) & ((\display|s_count[0]~32\) # (GND)))
-- \display|s_count[1]~34\ = CARRY((!\display|s_count[0]~32\) # (!\display|s_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \display|s_count\(1),
	datad => VCC,
	cin => \display|s_count[0]~32\,
	combout => \display|s_count[1]~33_combout\,
	cout => \display|s_count[1]~34\);

-- Location: FF_X91_Y24_N5
\display|s_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_count[1]~33_combout\,
	sclr => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_count\(1));

-- Location: LCCOMB_X91_Y24_N6
\display|s_count[2]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_count[2]~35_combout\ = (\display|s_count\(2) & (\display|s_count[1]~34\ $ (GND))) # (!\display|s_count\(2) & (!\display|s_count[1]~34\ & VCC))
-- \display|s_count[2]~36\ = CARRY((\display|s_count\(2) & !\display|s_count[1]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_count\(2),
	datad => VCC,
	cin => \display|s_count[1]~34\,
	combout => \display|s_count[2]~35_combout\,
	cout => \display|s_count[2]~36\);

-- Location: FF_X91_Y24_N7
\display|s_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_count[2]~35_combout\,
	sclr => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_count\(2));

-- Location: LCCOMB_X91_Y24_N8
\display|s_count[3]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_count[3]~37_combout\ = (\display|s_count\(3) & (!\display|s_count[2]~36\)) # (!\display|s_count\(3) & ((\display|s_count[2]~36\) # (GND)))
-- \display|s_count[3]~38\ = CARRY((!\display|s_count[2]~36\) # (!\display|s_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \display|s_count\(3),
	datad => VCC,
	cin => \display|s_count[2]~36\,
	combout => \display|s_count[3]~37_combout\,
	cout => \display|s_count[3]~38\);

-- Location: FF_X91_Y24_N9
\display|s_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_count[3]~37_combout\,
	sclr => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_count\(3));

-- Location: LCCOMB_X91_Y24_N10
\display|s_count[4]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_count[4]~39_combout\ = (\display|s_count\(4) & (\display|s_count[3]~38\ $ (GND))) # (!\display|s_count\(4) & (!\display|s_count[3]~38\ & VCC))
-- \display|s_count[4]~40\ = CARRY((\display|s_count\(4) & !\display|s_count[3]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_count\(4),
	datad => VCC,
	cin => \display|s_count[3]~38\,
	combout => \display|s_count[4]~39_combout\,
	cout => \display|s_count[4]~40\);

-- Location: FF_X91_Y24_N11
\display|s_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_count[4]~39_combout\,
	sclr => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_count\(4));

-- Location: LCCOMB_X91_Y24_N12
\display|s_count[5]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_count[5]~41_combout\ = (\display|s_count\(5) & (!\display|s_count[4]~40\)) # (!\display|s_count\(5) & ((\display|s_count[4]~40\) # (GND)))
-- \display|s_count[5]~42\ = CARRY((!\display|s_count[4]~40\) # (!\display|s_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_count\(5),
	datad => VCC,
	cin => \display|s_count[4]~40\,
	combout => \display|s_count[5]~41_combout\,
	cout => \display|s_count[5]~42\);

-- Location: FF_X91_Y24_N13
\display|s_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_count[5]~41_combout\,
	sclr => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_count\(5));

-- Location: LCCOMB_X91_Y24_N14
\display|s_count[6]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_count[6]~43_combout\ = (\display|s_count\(6) & (\display|s_count[5]~42\ $ (GND))) # (!\display|s_count\(6) & (!\display|s_count[5]~42\ & VCC))
-- \display|s_count[6]~44\ = CARRY((\display|s_count\(6) & !\display|s_count[5]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \display|s_count\(6),
	datad => VCC,
	cin => \display|s_count[5]~42\,
	combout => \display|s_count[6]~43_combout\,
	cout => \display|s_count[6]~44\);

-- Location: FF_X91_Y24_N15
\display|s_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_count[6]~43_combout\,
	sclr => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_count\(6));

-- Location: LCCOMB_X91_Y24_N16
\display|s_count[7]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_count[7]~46_combout\ = (\display|s_count\(7) & (!\display|s_count[6]~44\)) # (!\display|s_count\(7) & ((\display|s_count[6]~44\) # (GND)))
-- \display|s_count[7]~47\ = CARRY((!\display|s_count[6]~44\) # (!\display|s_count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \display|s_count\(7),
	datad => VCC,
	cin => \display|s_count[6]~44\,
	combout => \display|s_count[7]~46_combout\,
	cout => \display|s_count[7]~47\);

-- Location: FF_X91_Y24_N17
\display|s_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_count[7]~46_combout\,
	sclr => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_count\(7));

-- Location: LCCOMB_X91_Y24_N18
\display|s_count[8]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_count[8]~48_combout\ = (\display|s_count\(8) & (\display|s_count[7]~47\ $ (GND))) # (!\display|s_count\(8) & (!\display|s_count[7]~47\ & VCC))
-- \display|s_count[8]~49\ = CARRY((\display|s_count\(8) & !\display|s_count[7]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \display|s_count\(8),
	datad => VCC,
	cin => \display|s_count[7]~47\,
	combout => \display|s_count[8]~48_combout\,
	cout => \display|s_count[8]~49\);

-- Location: FF_X91_Y24_N19
\display|s_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_count[8]~48_combout\,
	sclr => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_count\(8));

-- Location: LCCOMB_X91_Y24_N20
\display|s_count[9]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_count[9]~50_combout\ = (\display|s_count\(9) & (!\display|s_count[8]~49\)) # (!\display|s_count\(9) & ((\display|s_count[8]~49\) # (GND)))
-- \display|s_count[9]~51\ = CARRY((!\display|s_count[8]~49\) # (!\display|s_count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \display|s_count\(9),
	datad => VCC,
	cin => \display|s_count[8]~49\,
	combout => \display|s_count[9]~50_combout\,
	cout => \display|s_count[9]~51\);

-- Location: FF_X91_Y24_N21
\display|s_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_count[9]~50_combout\,
	sclr => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_count\(9));

-- Location: LCCOMB_X91_Y24_N22
\display|s_count[10]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_count[10]~52_combout\ = (\display|s_count\(10) & (\display|s_count[9]~51\ $ (GND))) # (!\display|s_count\(10) & (!\display|s_count[9]~51\ & VCC))
-- \display|s_count[10]~53\ = CARRY((\display|s_count\(10) & !\display|s_count[9]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_count\(10),
	datad => VCC,
	cin => \display|s_count[9]~51\,
	combout => \display|s_count[10]~52_combout\,
	cout => \display|s_count[10]~53\);

-- Location: FF_X91_Y24_N23
\display|s_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_count[10]~52_combout\,
	sclr => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_count\(10));

-- Location: LCCOMB_X91_Y24_N24
\display|s_count[11]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_count[11]~54_combout\ = (\display|s_count\(11) & (!\display|s_count[10]~53\)) # (!\display|s_count\(11) & ((\display|s_count[10]~53\) # (GND)))
-- \display|s_count[11]~55\ = CARRY((!\display|s_count[10]~53\) # (!\display|s_count\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \display|s_count\(11),
	datad => VCC,
	cin => \display|s_count[10]~53\,
	combout => \display|s_count[11]~54_combout\,
	cout => \display|s_count[11]~55\);

-- Location: FF_X91_Y24_N25
\display|s_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_count[11]~54_combout\,
	sclr => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_count\(11));

-- Location: LCCOMB_X91_Y24_N26
\display|s_count[12]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_count[12]~56_combout\ = (\display|s_count\(12) & (\display|s_count[11]~55\ $ (GND))) # (!\display|s_count\(12) & (!\display|s_count[11]~55\ & VCC))
-- \display|s_count[12]~57\ = CARRY((\display|s_count\(12) & !\display|s_count[11]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_count\(12),
	datad => VCC,
	cin => \display|s_count[11]~55\,
	combout => \display|s_count[12]~56_combout\,
	cout => \display|s_count[12]~57\);

-- Location: FF_X91_Y24_N27
\display|s_count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_count[12]~56_combout\,
	sclr => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_count\(12));

-- Location: LCCOMB_X91_Y24_N28
\display|s_count[13]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_count[13]~58_combout\ = (\display|s_count\(13) & (!\display|s_count[12]~57\)) # (!\display|s_count\(13) & ((\display|s_count[12]~57\) # (GND)))
-- \display|s_count[13]~59\ = CARRY((!\display|s_count[12]~57\) # (!\display|s_count\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \display|s_count\(13),
	datad => VCC,
	cin => \display|s_count[12]~57\,
	combout => \display|s_count[13]~58_combout\,
	cout => \display|s_count[13]~59\);

-- Location: FF_X91_Y24_N29
\display|s_count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_count[13]~58_combout\,
	sclr => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_count\(13));

-- Location: LCCOMB_X91_Y24_N30
\display|s_count[14]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_count[14]~60_combout\ = (\display|s_count\(14) & (\display|s_count[13]~59\ $ (GND))) # (!\display|s_count\(14) & (!\display|s_count[13]~59\ & VCC))
-- \display|s_count[14]~61\ = CARRY((\display|s_count\(14) & !\display|s_count[13]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_count\(14),
	datad => VCC,
	cin => \display|s_count[13]~59\,
	combout => \display|s_count[14]~60_combout\,
	cout => \display|s_count[14]~61\);

-- Location: FF_X91_Y24_N31
\display|s_count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_count[14]~60_combout\,
	sclr => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_count\(14));

-- Location: LCCOMB_X91_Y23_N0
\display|s_count[15]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_count[15]~62_combout\ = (\display|s_count\(15) & (!\display|s_count[14]~61\)) # (!\display|s_count\(15) & ((\display|s_count[14]~61\) # (GND)))
-- \display|s_count[15]~63\ = CARRY((!\display|s_count[14]~61\) # (!\display|s_count\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \display|s_count\(15),
	datad => VCC,
	cin => \display|s_count[14]~61\,
	combout => \display|s_count[15]~62_combout\,
	cout => \display|s_count[15]~63\);

-- Location: FF_X91_Y23_N1
\display|s_count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_count[15]~62_combout\,
	sclr => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_count\(15));

-- Location: LCCOMB_X91_Y23_N2
\display|s_count[16]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_count[16]~64_combout\ = (\display|s_count\(16) & (\display|s_count[15]~63\ $ (GND))) # (!\display|s_count\(16) & (!\display|s_count[15]~63\ & VCC))
-- \display|s_count[16]~65\ = CARRY((\display|s_count\(16) & !\display|s_count[15]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \display|s_count\(16),
	datad => VCC,
	cin => \display|s_count[15]~63\,
	combout => \display|s_count[16]~64_combout\,
	cout => \display|s_count[16]~65\);

-- Location: FF_X91_Y23_N3
\display|s_count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_count[16]~64_combout\,
	sclr => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_count\(16));

-- Location: LCCOMB_X91_Y23_N4
\display|s_count[17]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_count[17]~66_combout\ = (\display|s_count\(17) & (!\display|s_count[16]~65\)) # (!\display|s_count\(17) & ((\display|s_count[16]~65\) # (GND)))
-- \display|s_count[17]~67\ = CARRY((!\display|s_count[16]~65\) # (!\display|s_count\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \display|s_count\(17),
	datad => VCC,
	cin => \display|s_count[16]~65\,
	combout => \display|s_count[17]~66_combout\,
	cout => \display|s_count[17]~67\);

-- Location: FF_X91_Y23_N5
\display|s_count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_count[17]~66_combout\,
	sclr => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_count\(17));

-- Location: LCCOMB_X91_Y23_N6
\display|s_count[18]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_count[18]~68_combout\ = (\display|s_count\(18) & (\display|s_count[17]~67\ $ (GND))) # (!\display|s_count\(18) & (!\display|s_count[17]~67\ & VCC))
-- \display|s_count[18]~69\ = CARRY((\display|s_count\(18) & !\display|s_count[17]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_count\(18),
	datad => VCC,
	cin => \display|s_count[17]~67\,
	combout => \display|s_count[18]~68_combout\,
	cout => \display|s_count[18]~69\);

-- Location: FF_X91_Y23_N7
\display|s_count[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_count[18]~68_combout\,
	sclr => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_count\(18));

-- Location: LCCOMB_X91_Y23_N8
\display|s_count[19]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_count[19]~70_combout\ = (\display|s_count\(19) & (!\display|s_count[18]~69\)) # (!\display|s_count\(19) & ((\display|s_count[18]~69\) # (GND)))
-- \display|s_count[19]~71\ = CARRY((!\display|s_count[18]~69\) # (!\display|s_count\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \display|s_count\(19),
	datad => VCC,
	cin => \display|s_count[18]~69\,
	combout => \display|s_count[19]~70_combout\,
	cout => \display|s_count[19]~71\);

-- Location: FF_X91_Y23_N9
\display|s_count[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_count[19]~70_combout\,
	sclr => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_count\(19));

-- Location: LCCOMB_X91_Y23_N10
\display|s_count[20]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_count[20]~72_combout\ = (\display|s_count\(20) & (\display|s_count[19]~71\ $ (GND))) # (!\display|s_count\(20) & (!\display|s_count[19]~71\ & VCC))
-- \display|s_count[20]~73\ = CARRY((\display|s_count\(20) & !\display|s_count[19]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_count\(20),
	datad => VCC,
	cin => \display|s_count[19]~71\,
	combout => \display|s_count[20]~72_combout\,
	cout => \display|s_count[20]~73\);

-- Location: FF_X91_Y23_N11
\display|s_count[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_count[20]~72_combout\,
	sclr => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_count\(20));

-- Location: LCCOMB_X91_Y23_N12
\display|s_count[21]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_count[21]~74_combout\ = (\display|s_count\(21) & (!\display|s_count[20]~73\)) # (!\display|s_count\(21) & ((\display|s_count[20]~73\) # (GND)))
-- \display|s_count[21]~75\ = CARRY((!\display|s_count[20]~73\) # (!\display|s_count\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_count\(21),
	datad => VCC,
	cin => \display|s_count[20]~73\,
	combout => \display|s_count[21]~74_combout\,
	cout => \display|s_count[21]~75\);

-- Location: FF_X91_Y23_N13
\display|s_count[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_count[21]~74_combout\,
	sclr => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_count\(21));

-- Location: LCCOMB_X88_Y24_N2
\display|s_repeatCount[0]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_repeatCount[0]~31_combout\ = \display|s_repeatCount\(0) $ (VCC)
-- \display|s_repeatCount[0]~32\ = CARRY(\display|s_repeatCount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display|s_repeatCount\(0),
	datad => VCC,
	combout => \display|s_repeatCount[0]~31_combout\,
	cout => \display|s_repeatCount[0]~32\);

-- Location: FF_X88_Y24_N3
\display|s_repeatCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_repeatCount[0]~31_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_repeatCount\(0));

-- Location: LCCOMB_X88_Y24_N4
\display|s_repeatCount[1]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_repeatCount[1]~33_combout\ = (\display|s_repeatCount\(1) & (!\display|s_repeatCount[0]~32\)) # (!\display|s_repeatCount\(1) & ((\display|s_repeatCount[0]~32\) # (GND)))
-- \display|s_repeatCount[1]~34\ = CARRY((!\display|s_repeatCount[0]~32\) # (!\display|s_repeatCount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \display|s_repeatCount\(1),
	datad => VCC,
	cin => \display|s_repeatCount[0]~32\,
	combout => \display|s_repeatCount[1]~33_combout\,
	cout => \display|s_repeatCount[1]~34\);

-- Location: FF_X88_Y24_N5
\display|s_repeatCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_repeatCount[1]~33_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_repeatCount\(1));

-- Location: LCCOMB_X88_Y24_N6
\display|s_repeatCount[2]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_repeatCount[2]~35_combout\ = (\display|s_repeatCount\(2) & (\display|s_repeatCount[1]~34\ $ (GND))) # (!\display|s_repeatCount\(2) & (!\display|s_repeatCount[1]~34\ & VCC))
-- \display|s_repeatCount[2]~36\ = CARRY((\display|s_repeatCount\(2) & !\display|s_repeatCount[1]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_repeatCount\(2),
	datad => VCC,
	cin => \display|s_repeatCount[1]~34\,
	combout => \display|s_repeatCount[2]~35_combout\,
	cout => \display|s_repeatCount[2]~36\);

-- Location: FF_X88_Y24_N7
\display|s_repeatCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_repeatCount[2]~35_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_repeatCount\(2));

-- Location: LCCOMB_X88_Y24_N8
\display|s_repeatCount[3]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_repeatCount[3]~37_combout\ = (\display|s_repeatCount\(3) & (!\display|s_repeatCount[2]~36\)) # (!\display|s_repeatCount\(3) & ((\display|s_repeatCount[2]~36\) # (GND)))
-- \display|s_repeatCount[3]~38\ = CARRY((!\display|s_repeatCount[2]~36\) # (!\display|s_repeatCount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \display|s_repeatCount\(3),
	datad => VCC,
	cin => \display|s_repeatCount[2]~36\,
	combout => \display|s_repeatCount[3]~37_combout\,
	cout => \display|s_repeatCount[3]~38\);

-- Location: FF_X88_Y24_N9
\display|s_repeatCount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_repeatCount[3]~37_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_repeatCount\(3));

-- Location: LCCOMB_X88_Y24_N10
\display|s_repeatCount[4]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_repeatCount[4]~39_combout\ = (\display|s_repeatCount\(4) & (\display|s_repeatCount[3]~38\ $ (GND))) # (!\display|s_repeatCount\(4) & (!\display|s_repeatCount[3]~38\ & VCC))
-- \display|s_repeatCount[4]~40\ = CARRY((\display|s_repeatCount\(4) & !\display|s_repeatCount[3]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_repeatCount\(4),
	datad => VCC,
	cin => \display|s_repeatCount[3]~38\,
	combout => \display|s_repeatCount[4]~39_combout\,
	cout => \display|s_repeatCount[4]~40\);

-- Location: FF_X88_Y24_N11
\display|s_repeatCount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_repeatCount[4]~39_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_repeatCount\(4));

-- Location: LCCOMB_X88_Y24_N12
\display|s_repeatCount[5]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_repeatCount[5]~41_combout\ = (\display|s_repeatCount\(5) & (!\display|s_repeatCount[4]~40\)) # (!\display|s_repeatCount\(5) & ((\display|s_repeatCount[4]~40\) # (GND)))
-- \display|s_repeatCount[5]~42\ = CARRY((!\display|s_repeatCount[4]~40\) # (!\display|s_repeatCount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_repeatCount\(5),
	datad => VCC,
	cin => \display|s_repeatCount[4]~40\,
	combout => \display|s_repeatCount[5]~41_combout\,
	cout => \display|s_repeatCount[5]~42\);

-- Location: FF_X88_Y24_N13
\display|s_repeatCount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_repeatCount[5]~41_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_repeatCount\(5));

-- Location: LCCOMB_X88_Y24_N14
\display|s_repeatCount[6]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_repeatCount[6]~43_combout\ = (\display|s_repeatCount\(6) & (\display|s_repeatCount[5]~42\ $ (GND))) # (!\display|s_repeatCount\(6) & (!\display|s_repeatCount[5]~42\ & VCC))
-- \display|s_repeatCount[6]~44\ = CARRY((\display|s_repeatCount\(6) & !\display|s_repeatCount[5]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \display|s_repeatCount\(6),
	datad => VCC,
	cin => \display|s_repeatCount[5]~42\,
	combout => \display|s_repeatCount[6]~43_combout\,
	cout => \display|s_repeatCount[6]~44\);

-- Location: FF_X88_Y24_N15
\display|s_repeatCount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_repeatCount[6]~43_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_repeatCount\(6));

-- Location: LCCOMB_X88_Y24_N16
\display|s_repeatCount[7]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_repeatCount[7]~45_combout\ = (\display|s_repeatCount\(7) & (!\display|s_repeatCount[6]~44\)) # (!\display|s_repeatCount\(7) & ((\display|s_repeatCount[6]~44\) # (GND)))
-- \display|s_repeatCount[7]~46\ = CARRY((!\display|s_repeatCount[6]~44\) # (!\display|s_repeatCount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \display|s_repeatCount\(7),
	datad => VCC,
	cin => \display|s_repeatCount[6]~44\,
	combout => \display|s_repeatCount[7]~45_combout\,
	cout => \display|s_repeatCount[7]~46\);

-- Location: FF_X88_Y24_N17
\display|s_repeatCount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_repeatCount[7]~45_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_repeatCount\(7));

-- Location: LCCOMB_X88_Y24_N18
\display|s_repeatCount[8]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_repeatCount[8]~47_combout\ = (\display|s_repeatCount\(8) & (\display|s_repeatCount[7]~46\ $ (GND))) # (!\display|s_repeatCount\(8) & (!\display|s_repeatCount[7]~46\ & VCC))
-- \display|s_repeatCount[8]~48\ = CARRY((\display|s_repeatCount\(8) & !\display|s_repeatCount[7]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \display|s_repeatCount\(8),
	datad => VCC,
	cin => \display|s_repeatCount[7]~46\,
	combout => \display|s_repeatCount[8]~47_combout\,
	cout => \display|s_repeatCount[8]~48\);

-- Location: FF_X88_Y24_N19
\display|s_repeatCount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_repeatCount[8]~47_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_repeatCount\(8));

-- Location: LCCOMB_X88_Y24_N20
\display|s_repeatCount[9]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_repeatCount[9]~49_combout\ = (\display|s_repeatCount\(9) & (!\display|s_repeatCount[8]~48\)) # (!\display|s_repeatCount\(9) & ((\display|s_repeatCount[8]~48\) # (GND)))
-- \display|s_repeatCount[9]~50\ = CARRY((!\display|s_repeatCount[8]~48\) # (!\display|s_repeatCount\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \display|s_repeatCount\(9),
	datad => VCC,
	cin => \display|s_repeatCount[8]~48\,
	combout => \display|s_repeatCount[9]~49_combout\,
	cout => \display|s_repeatCount[9]~50\);

-- Location: FF_X88_Y24_N21
\display|s_repeatCount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_repeatCount[9]~49_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_repeatCount\(9));

-- Location: LCCOMB_X88_Y24_N22
\display|s_repeatCount[10]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_repeatCount[10]~51_combout\ = (\display|s_repeatCount\(10) & (\display|s_repeatCount[9]~50\ $ (GND))) # (!\display|s_repeatCount\(10) & (!\display|s_repeatCount[9]~50\ & VCC))
-- \display|s_repeatCount[10]~52\ = CARRY((\display|s_repeatCount\(10) & !\display|s_repeatCount[9]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_repeatCount\(10),
	datad => VCC,
	cin => \display|s_repeatCount[9]~50\,
	combout => \display|s_repeatCount[10]~51_combout\,
	cout => \display|s_repeatCount[10]~52\);

-- Location: FF_X88_Y24_N23
\display|s_repeatCount[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_repeatCount[10]~51_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_repeatCount\(10));

-- Location: LCCOMB_X88_Y24_N24
\display|s_repeatCount[11]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_repeatCount[11]~53_combout\ = (\display|s_repeatCount\(11) & (!\display|s_repeatCount[10]~52\)) # (!\display|s_repeatCount\(11) & ((\display|s_repeatCount[10]~52\) # (GND)))
-- \display|s_repeatCount[11]~54\ = CARRY((!\display|s_repeatCount[10]~52\) # (!\display|s_repeatCount\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \display|s_repeatCount\(11),
	datad => VCC,
	cin => \display|s_repeatCount[10]~52\,
	combout => \display|s_repeatCount[11]~53_combout\,
	cout => \display|s_repeatCount[11]~54\);

-- Location: FF_X88_Y24_N25
\display|s_repeatCount[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_repeatCount[11]~53_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_repeatCount\(11));

-- Location: LCCOMB_X88_Y24_N26
\display|s_repeatCount[12]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_repeatCount[12]~55_combout\ = (\display|s_repeatCount\(12) & (\display|s_repeatCount[11]~54\ $ (GND))) # (!\display|s_repeatCount\(12) & (!\display|s_repeatCount[11]~54\ & VCC))
-- \display|s_repeatCount[12]~56\ = CARRY((\display|s_repeatCount\(12) & !\display|s_repeatCount[11]~54\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_repeatCount\(12),
	datad => VCC,
	cin => \display|s_repeatCount[11]~54\,
	combout => \display|s_repeatCount[12]~55_combout\,
	cout => \display|s_repeatCount[12]~56\);

-- Location: FF_X88_Y24_N27
\display|s_repeatCount[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_repeatCount[12]~55_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_repeatCount\(12));

-- Location: LCCOMB_X88_Y24_N28
\display|s_repeatCount[13]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_repeatCount[13]~57_combout\ = (\display|s_repeatCount\(13) & (!\display|s_repeatCount[12]~56\)) # (!\display|s_repeatCount\(13) & ((\display|s_repeatCount[12]~56\) # (GND)))
-- \display|s_repeatCount[13]~58\ = CARRY((!\display|s_repeatCount[12]~56\) # (!\display|s_repeatCount\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \display|s_repeatCount\(13),
	datad => VCC,
	cin => \display|s_repeatCount[12]~56\,
	combout => \display|s_repeatCount[13]~57_combout\,
	cout => \display|s_repeatCount[13]~58\);

-- Location: FF_X88_Y24_N29
\display|s_repeatCount[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_repeatCount[13]~57_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_repeatCount\(13));

-- Location: LCCOMB_X88_Y24_N30
\display|s_repeatCount[14]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_repeatCount[14]~59_combout\ = (\display|s_repeatCount\(14) & (\display|s_repeatCount[13]~58\ $ (GND))) # (!\display|s_repeatCount\(14) & (!\display|s_repeatCount[13]~58\ & VCC))
-- \display|s_repeatCount[14]~60\ = CARRY((\display|s_repeatCount\(14) & !\display|s_repeatCount[13]~58\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_repeatCount\(14),
	datad => VCC,
	cin => \display|s_repeatCount[13]~58\,
	combout => \display|s_repeatCount[14]~59_combout\,
	cout => \display|s_repeatCount[14]~60\);

-- Location: FF_X88_Y24_N31
\display|s_repeatCount[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_repeatCount[14]~59_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_repeatCount\(14));

-- Location: LCCOMB_X88_Y23_N0
\display|s_repeatCount[15]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_repeatCount[15]~61_combout\ = (\display|s_repeatCount\(15) & (!\display|s_repeatCount[14]~60\)) # (!\display|s_repeatCount\(15) & ((\display|s_repeatCount[14]~60\) # (GND)))
-- \display|s_repeatCount[15]~62\ = CARRY((!\display|s_repeatCount[14]~60\) # (!\display|s_repeatCount\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \display|s_repeatCount\(15),
	datad => VCC,
	cin => \display|s_repeatCount[14]~60\,
	combout => \display|s_repeatCount[15]~61_combout\,
	cout => \display|s_repeatCount[15]~62\);

-- Location: FF_X89_Y24_N13
\display|s_repeatCount[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \display|s_repeatCount[15]~61_combout\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_repeatCount\(15));

-- Location: LCCOMB_X88_Y23_N2
\display|s_repeatCount[16]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_repeatCount[16]~63_combout\ = (\display|s_repeatCount\(16) & (\display|s_repeatCount[15]~62\ $ (GND))) # (!\display|s_repeatCount\(16) & (!\display|s_repeatCount[15]~62\ & VCC))
-- \display|s_repeatCount[16]~64\ = CARRY((\display|s_repeatCount\(16) & !\display|s_repeatCount[15]~62\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \display|s_repeatCount\(16),
	datad => VCC,
	cin => \display|s_repeatCount[15]~62\,
	combout => \display|s_repeatCount[16]~63_combout\,
	cout => \display|s_repeatCount[16]~64\);

-- Location: FF_X89_Y23_N25
\display|s_repeatCount[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \display|s_repeatCount[16]~63_combout\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_repeatCount\(16));

-- Location: LCCOMB_X88_Y23_N4
\display|s_repeatCount[17]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_repeatCount[17]~65_combout\ = (\display|s_repeatCount\(17) & (!\display|s_repeatCount[16]~64\)) # (!\display|s_repeatCount\(17) & ((\display|s_repeatCount[16]~64\) # (GND)))
-- \display|s_repeatCount[17]~66\ = CARRY((!\display|s_repeatCount[16]~64\) # (!\display|s_repeatCount\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_repeatCount\(17),
	datad => VCC,
	cin => \display|s_repeatCount[16]~64\,
	combout => \display|s_repeatCount[17]~65_combout\,
	cout => \display|s_repeatCount[17]~66\);

-- Location: FF_X89_Y24_N3
\display|s_repeatCount[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \display|s_repeatCount[17]~65_combout\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_repeatCount\(17));

-- Location: LCCOMB_X88_Y23_N6
\display|s_repeatCount[18]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_repeatCount[18]~67_combout\ = (\display|s_repeatCount\(18) & (\display|s_repeatCount[17]~66\ $ (GND))) # (!\display|s_repeatCount\(18) & (!\display|s_repeatCount[17]~66\ & VCC))
-- \display|s_repeatCount[18]~68\ = CARRY((\display|s_repeatCount\(18) & !\display|s_repeatCount[17]~66\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \display|s_repeatCount\(18),
	datad => VCC,
	cin => \display|s_repeatCount[17]~66\,
	combout => \display|s_repeatCount[18]~67_combout\,
	cout => \display|s_repeatCount[18]~68\);

-- Location: FF_X89_Y24_N21
\display|s_repeatCount[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \display|s_repeatCount[18]~67_combout\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_repeatCount\(18));

-- Location: LCCOMB_X88_Y23_N8
\display|s_repeatCount[19]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_repeatCount[19]~69_combout\ = (\display|s_repeatCount\(19) & (!\display|s_repeatCount[18]~68\)) # (!\display|s_repeatCount\(19) & ((\display|s_repeatCount[18]~68\) # (GND)))
-- \display|s_repeatCount[19]~70\ = CARRY((!\display|s_repeatCount[18]~68\) # (!\display|s_repeatCount\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_repeatCount\(19),
	datad => VCC,
	cin => \display|s_repeatCount[18]~68\,
	combout => \display|s_repeatCount[19]~69_combout\,
	cout => \display|s_repeatCount[19]~70\);

-- Location: FF_X89_Y24_N19
\display|s_repeatCount[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \display|s_repeatCount[19]~69_combout\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_repeatCount\(19));

-- Location: LCCOMB_X88_Y23_N10
\display|s_repeatCount[20]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_repeatCount[20]~71_combout\ = (\display|s_repeatCount\(20) & (\display|s_repeatCount[19]~70\ $ (GND))) # (!\display|s_repeatCount\(20) & (!\display|s_repeatCount[19]~70\ & VCC))
-- \display|s_repeatCount[20]~72\ = CARRY((\display|s_repeatCount\(20) & !\display|s_repeatCount[19]~70\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_repeatCount\(20),
	datad => VCC,
	cin => \display|s_repeatCount[19]~70\,
	combout => \display|s_repeatCount[20]~71_combout\,
	cout => \display|s_repeatCount[20]~72\);

-- Location: FF_X88_Y23_N11
\display|s_repeatCount[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_repeatCount[20]~71_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_repeatCount\(20));

-- Location: LCCOMB_X88_Y23_N12
\display|s_repeatCount[21]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_repeatCount[21]~73_combout\ = (\display|s_repeatCount\(21) & (!\display|s_repeatCount[20]~72\)) # (!\display|s_repeatCount\(21) & ((\display|s_repeatCount[20]~72\) # (GND)))
-- \display|s_repeatCount[21]~74\ = CARRY((!\display|s_repeatCount[20]~72\) # (!\display|s_repeatCount\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \display|s_repeatCount\(21),
	datad => VCC,
	cin => \display|s_repeatCount[20]~72\,
	combout => \display|s_repeatCount[21]~73_combout\,
	cout => \display|s_repeatCount[21]~74\);

-- Location: FF_X89_Y23_N27
\display|s_repeatCount[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \display|s_repeatCount[21]~73_combout\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_repeatCount\(21));

-- Location: LCCOMB_X88_Y23_N14
\display|s_repeatCount[22]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_repeatCount[22]~75_combout\ = (\display|s_repeatCount\(22) & (\display|s_repeatCount[21]~74\ $ (GND))) # (!\display|s_repeatCount\(22) & (!\display|s_repeatCount[21]~74\ & VCC))
-- \display|s_repeatCount[22]~76\ = CARRY((\display|s_repeatCount\(22) & !\display|s_repeatCount[21]~74\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_repeatCount\(22),
	datad => VCC,
	cin => \display|s_repeatCount[21]~74\,
	combout => \display|s_repeatCount[22]~75_combout\,
	cout => \display|s_repeatCount[22]~76\);

-- Location: FF_X89_Y24_N9
\display|s_repeatCount[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \display|s_repeatCount[22]~75_combout\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_repeatCount\(22));

-- Location: LCCOMB_X88_Y23_N16
\display|s_repeatCount[23]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_repeatCount[23]~77_combout\ = (\display|s_repeatCount\(23) & (!\display|s_repeatCount[22]~76\)) # (!\display|s_repeatCount\(23) & ((\display|s_repeatCount[22]~76\) # (GND)))
-- \display|s_repeatCount[23]~78\ = CARRY((!\display|s_repeatCount[22]~76\) # (!\display|s_repeatCount\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \display|s_repeatCount\(23),
	datad => VCC,
	cin => \display|s_repeatCount[22]~76\,
	combout => \display|s_repeatCount[23]~77_combout\,
	cout => \display|s_repeatCount[23]~78\);

-- Location: FF_X88_Y23_N17
\display|s_repeatCount[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_repeatCount[23]~77_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_repeatCount\(23));

-- Location: LCCOMB_X89_Y24_N8
\display|s_thd[24]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_thd[24]~6_combout\ = (\display|s_repeatCount\(23)) # ((\display|s_repeatCount\(21)) # ((\display|s_repeatCount\(22)) # (\display|s_repeatCount\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_repeatCount\(23),
	datab => \display|s_repeatCount\(21),
	datac => \display|s_repeatCount\(22),
	datad => \display|s_repeatCount\(20),
	combout => \display|s_thd[24]~6_combout\);

-- Location: LCCOMB_X89_Y24_N2
\display|s_thd[24]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_thd[24]~5_combout\ = (\display|s_repeatCount\(19)) # ((\display|s_repeatCount\(18)) # ((\display|s_repeatCount\(17)) # (\display|s_repeatCount\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_repeatCount\(19),
	datab => \display|s_repeatCount\(18),
	datac => \display|s_repeatCount\(17),
	datad => \display|s_repeatCount\(16),
	combout => \display|s_thd[24]~5_combout\);

-- Location: LCCOMB_X88_Y24_N0
\display|s_thd[24]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_thd[24]~1_combout\ = (\display|s_repeatCount\(5)) # ((\display|s_repeatCount\(6)) # ((\display|s_repeatCount\(4)) # (\display|s_repeatCount\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_repeatCount\(5),
	datab => \display|s_repeatCount\(6),
	datac => \display|s_repeatCount\(4),
	datad => \display|s_repeatCount\(7),
	combout => \display|s_thd[24]~1_combout\);

-- Location: LCCOMB_X89_Y24_N4
\display|s_thd[24]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_thd[24]~2_combout\ = (\display|s_repeatCount\(8)) # ((\display|s_repeatCount\(11)) # ((\display|s_repeatCount\(9)) # (\display|s_repeatCount\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_repeatCount\(8),
	datab => \display|s_repeatCount\(11),
	datac => \display|s_repeatCount\(9),
	datad => \display|s_repeatCount\(10),
	combout => \display|s_thd[24]~2_combout\);

-- Location: LCCOMB_X89_Y24_N22
\display|s_thd[24]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_thd[24]~0_combout\ = (\display|s_repeatCount\(3)) # (\display|s_repeatCount\(2) $ (((!\display|s_repeatCount\(0) & !\display|s_repeatCount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_repeatCount\(0),
	datab => \display|s_repeatCount\(2),
	datac => \display|s_repeatCount\(1),
	datad => \display|s_repeatCount\(3),
	combout => \display|s_thd[24]~0_combout\);

-- Location: LCCOMB_X89_Y24_N12
\display|s_thd[24]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_thd[24]~3_combout\ = (\display|s_repeatCount\(12)) # ((\display|s_repeatCount\(13)) # ((\display|s_repeatCount\(15)) # (\display|s_repeatCount\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_repeatCount\(12),
	datab => \display|s_repeatCount\(13),
	datac => \display|s_repeatCount\(15),
	datad => \display|s_repeatCount\(14),
	combout => \display|s_thd[24]~3_combout\);

-- Location: LCCOMB_X89_Y24_N30
\display|s_thd[24]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_thd[24]~4_combout\ = (\display|s_thd[24]~1_combout\) # ((\display|s_thd[24]~2_combout\) # ((\display|s_thd[24]~0_combout\) # (\display|s_thd[24]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_thd[24]~1_combout\,
	datab => \display|s_thd[24]~2_combout\,
	datac => \display|s_thd[24]~0_combout\,
	datad => \display|s_thd[24]~3_combout\,
	combout => \display|s_thd[24]~4_combout\);

-- Location: LCCOMB_X88_Y23_N18
\display|s_repeatCount[24]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_repeatCount[24]~79_combout\ = (\display|s_repeatCount\(24) & (\display|s_repeatCount[23]~78\ $ (GND))) # (!\display|s_repeatCount\(24) & (!\display|s_repeatCount[23]~78\ & VCC))
-- \display|s_repeatCount[24]~80\ = CARRY((\display|s_repeatCount\(24) & !\display|s_repeatCount[23]~78\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_repeatCount\(24),
	datad => VCC,
	cin => \display|s_repeatCount[23]~78\,
	combout => \display|s_repeatCount[24]~79_combout\,
	cout => \display|s_repeatCount[24]~80\);

-- Location: FF_X89_Y24_N7
\display|s_repeatCount[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \display|s_repeatCount[24]~79_combout\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_repeatCount\(24));

-- Location: LCCOMB_X88_Y23_N20
\display|s_repeatCount[25]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_repeatCount[25]~81_combout\ = (\display|s_repeatCount\(25) & (!\display|s_repeatCount[24]~80\)) # (!\display|s_repeatCount\(25) & ((\display|s_repeatCount[24]~80\) # (GND)))
-- \display|s_repeatCount[25]~82\ = CARRY((!\display|s_repeatCount[24]~80\) # (!\display|s_repeatCount\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_repeatCount\(25),
	datad => VCC,
	cin => \display|s_repeatCount[24]~80\,
	combout => \display|s_repeatCount[25]~81_combout\,
	cout => \display|s_repeatCount[25]~82\);

-- Location: FF_X89_Y24_N17
\display|s_repeatCount[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \display|s_repeatCount[25]~81_combout\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_repeatCount\(25));

-- Location: LCCOMB_X88_Y23_N22
\display|s_repeatCount[26]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_repeatCount[26]~83_combout\ = (\display|s_repeatCount\(26) & (\display|s_repeatCount[25]~82\ $ (GND))) # (!\display|s_repeatCount\(26) & (!\display|s_repeatCount[25]~82\ & VCC))
-- \display|s_repeatCount[26]~84\ = CARRY((\display|s_repeatCount\(26) & !\display|s_repeatCount[25]~82\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_repeatCount\(26),
	datad => VCC,
	cin => \display|s_repeatCount[25]~82\,
	combout => \display|s_repeatCount[26]~83_combout\,
	cout => \display|s_repeatCount[26]~84\);

-- Location: FF_X88_Y23_N23
\display|s_repeatCount[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_repeatCount[26]~83_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_repeatCount\(26));

-- Location: LCCOMB_X88_Y23_N24
\display|s_repeatCount[27]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_repeatCount[27]~85_combout\ = (\display|s_repeatCount\(27) & (!\display|s_repeatCount[26]~84\)) # (!\display|s_repeatCount\(27) & ((\display|s_repeatCount[26]~84\) # (GND)))
-- \display|s_repeatCount[27]~86\ = CARRY((!\display|s_repeatCount[26]~84\) # (!\display|s_repeatCount\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \display|s_repeatCount\(27),
	datad => VCC,
	cin => \display|s_repeatCount[26]~84\,
	combout => \display|s_repeatCount[27]~85_combout\,
	cout => \display|s_repeatCount[27]~86\);

-- Location: FF_X89_Y24_N27
\display|s_repeatCount[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \display|s_repeatCount[27]~85_combout\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_repeatCount\(27));

-- Location: LCCOMB_X88_Y23_N26
\display|s_repeatCount[28]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_repeatCount[28]~87_combout\ = (\display|s_repeatCount\(28) & (\display|s_repeatCount[27]~86\ $ (GND))) # (!\display|s_repeatCount\(28) & (!\display|s_repeatCount[27]~86\ & VCC))
-- \display|s_repeatCount[28]~88\ = CARRY((\display|s_repeatCount\(28) & !\display|s_repeatCount[27]~86\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_repeatCount\(28),
	datad => VCC,
	cin => \display|s_repeatCount[27]~86\,
	combout => \display|s_repeatCount[28]~87_combout\,
	cout => \display|s_repeatCount[28]~88\);

-- Location: FF_X89_Y24_N1
\display|s_repeatCount[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \display|s_repeatCount[28]~87_combout\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_repeatCount\(28));

-- Location: LCCOMB_X88_Y23_N28
\display|s_repeatCount[29]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_repeatCount[29]~89_combout\ = (\display|s_repeatCount\(29) & (!\display|s_repeatCount[28]~88\)) # (!\display|s_repeatCount\(29) & ((\display|s_repeatCount[28]~88\) # (GND)))
-- \display|s_repeatCount[29]~90\ = CARRY((!\display|s_repeatCount[28]~88\) # (!\display|s_repeatCount\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \display|s_repeatCount\(29),
	datad => VCC,
	cin => \display|s_repeatCount[28]~88\,
	combout => \display|s_repeatCount[29]~89_combout\,
	cout => \display|s_repeatCount[29]~90\);

-- Location: FF_X89_Y24_N11
\display|s_repeatCount[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \display|s_repeatCount[29]~89_combout\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_repeatCount\(29));

-- Location: LCCOMB_X88_Y23_N30
\display|s_repeatCount[30]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_repeatCount[30]~91_combout\ = \display|s_repeatCount[29]~90\ $ (!\display|s_repeatCount\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \display|s_repeatCount\(30),
	cin => \display|s_repeatCount[29]~90\,
	combout => \display|s_repeatCount[30]~91_combout\);

-- Location: FF_X89_Y24_N25
\display|s_repeatCount[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \display|s_repeatCount[30]~91_combout\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_repeatCount\(30));

-- Location: LCCOMB_X89_Y24_N28
\display|s_thd[24]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_thd[24]~7_combout\ = (\display|s_repeatCount\(24)) # ((\display|s_repeatCount\(25)) # ((\display|s_repeatCount\(27)) # (\display|s_repeatCount\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_repeatCount\(24),
	datab => \display|s_repeatCount\(25),
	datac => \display|s_repeatCount\(27),
	datad => \display|s_repeatCount\(26),
	combout => \display|s_thd[24]~7_combout\);

-- Location: LCCOMB_X89_Y24_N0
\display|s_thd[24]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_thd[24]~8_combout\ = (\display|s_repeatCount\(29)) # ((\display|s_repeatCount\(30)) # ((\display|s_repeatCount\(28)) # (\display|s_thd[24]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_repeatCount\(29),
	datab => \display|s_repeatCount\(30),
	datac => \display|s_repeatCount\(28),
	datad => \display|s_thd[24]~7_combout\,
	combout => \display|s_thd[24]~8_combout\);

-- Location: LCCOMB_X89_Y24_N14
\display|s_thd[24]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_thd[24]~9_combout\ = (\display|s_thd[24]~6_combout\) # ((\display|s_thd[24]~5_combout\) # ((\display|s_thd[24]~4_combout\) # (\display|s_thd[24]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_thd[24]~6_combout\,
	datab => \display|s_thd[24]~5_combout\,
	datac => \display|s_thd[24]~4_combout\,
	datad => \display|s_thd[24]~8_combout\,
	combout => \display|s_thd[24]~9_combout\);

-- Location: LCCOMB_X90_Y24_N12
\display|Equal1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Equal1~4_combout\ = (\display|s_count\(21) & (\display|s_count\(20) & !\display|s_thd[24]~9_combout\)) # (!\display|s_count\(21) & (!\display|s_count\(20) & \display|s_thd[24]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_count\(21),
	datac => \display|s_count\(20),
	datad => \display|s_thd[24]~9_combout\,
	combout => \display|Equal1~4_combout\);

-- Location: LCCOMB_X91_Y23_N14
\display|s_count[22]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_count[22]~76_combout\ = (\display|s_count\(22) & (\display|s_count[21]~75\ $ (GND))) # (!\display|s_count\(22) & (!\display|s_count[21]~75\ & VCC))
-- \display|s_count[22]~77\ = CARRY((\display|s_count\(22) & !\display|s_count[21]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \display|s_count\(22),
	datad => VCC,
	cin => \display|s_count[21]~75\,
	combout => \display|s_count[22]~76_combout\,
	cout => \display|s_count[22]~77\);

-- Location: FF_X91_Y23_N15
\display|s_count[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_count[22]~76_combout\,
	sclr => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_count\(22));

-- Location: LCCOMB_X91_Y23_N16
\display|s_count[23]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_count[23]~78_combout\ = (\display|s_count\(23) & (!\display|s_count[22]~77\)) # (!\display|s_count\(23) & ((\display|s_count[22]~77\) # (GND)))
-- \display|s_count[23]~79\ = CARRY((!\display|s_count[22]~77\) # (!\display|s_count\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \display|s_count\(23),
	datad => VCC,
	cin => \display|s_count[22]~77\,
	combout => \display|s_count[23]~78_combout\,
	cout => \display|s_count[23]~79\);

-- Location: FF_X91_Y23_N17
\display|s_count[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_count[23]~78_combout\,
	sclr => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_count\(23));

-- Location: LCCOMB_X91_Y23_N18
\display|s_count[24]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_count[24]~80_combout\ = (\display|s_count\(24) & (\display|s_count[23]~79\ $ (GND))) # (!\display|s_count\(24) & (!\display|s_count[23]~79\ & VCC))
-- \display|s_count[24]~81\ = CARRY((\display|s_count\(24) & !\display|s_count[23]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \display|s_count\(24),
	datad => VCC,
	cin => \display|s_count[23]~79\,
	combout => \display|s_count[24]~80_combout\,
	cout => \display|s_count[24]~81\);

-- Location: FF_X91_Y23_N19
\display|s_count[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_count[24]~80_combout\,
	sclr => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_count\(24));

-- Location: LCCOMB_X91_Y23_N20
\display|s_count[25]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_count[25]~82_combout\ = (\display|s_count\(25) & (!\display|s_count[24]~81\)) # (!\display|s_count\(25) & ((\display|s_count[24]~81\) # (GND)))
-- \display|s_count[25]~83\ = CARRY((!\display|s_count[24]~81\) # (!\display|s_count\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \display|s_count\(25),
	datad => VCC,
	cin => \display|s_count[24]~81\,
	combout => \display|s_count[25]~82_combout\,
	cout => \display|s_count[25]~83\);

-- Location: FF_X91_Y23_N21
\display|s_count[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_count[25]~82_combout\,
	sclr => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_count\(25));

-- Location: LCCOMB_X91_Y23_N22
\display|s_count[26]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_count[26]~84_combout\ = (\display|s_count\(26) & (\display|s_count[25]~83\ $ (GND))) # (!\display|s_count\(26) & (!\display|s_count[25]~83\ & VCC))
-- \display|s_count[26]~85\ = CARRY((\display|s_count\(26) & !\display|s_count[25]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_count\(26),
	datad => VCC,
	cin => \display|s_count[25]~83\,
	combout => \display|s_count[26]~84_combout\,
	cout => \display|s_count[26]~85\);

-- Location: FF_X91_Y23_N23
\display|s_count[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_count[26]~84_combout\,
	sclr => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_count\(26));

-- Location: LCCOMB_X91_Y23_N24
\display|s_count[27]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_count[27]~86_combout\ = (\display|s_count\(27) & (!\display|s_count[26]~85\)) # (!\display|s_count\(27) & ((\display|s_count[26]~85\) # (GND)))
-- \display|s_count[27]~87\ = CARRY((!\display|s_count[26]~85\) # (!\display|s_count\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \display|s_count\(27),
	datad => VCC,
	cin => \display|s_count[26]~85\,
	combout => \display|s_count[27]~86_combout\,
	cout => \display|s_count[27]~87\);

-- Location: FF_X91_Y23_N25
\display|s_count[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_count[27]~86_combout\,
	sclr => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_count\(27));

-- Location: LCCOMB_X91_Y23_N26
\display|s_count[28]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_count[28]~88_combout\ = (\display|s_count\(28) & (\display|s_count[27]~87\ $ (GND))) # (!\display|s_count\(28) & (!\display|s_count[27]~87\ & VCC))
-- \display|s_count[28]~89\ = CARRY((\display|s_count\(28) & !\display|s_count[27]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_count\(28),
	datad => VCC,
	cin => \display|s_count[27]~87\,
	combout => \display|s_count[28]~88_combout\,
	cout => \display|s_count[28]~89\);

-- Location: FF_X91_Y23_N27
\display|s_count[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_count[28]~88_combout\,
	sclr => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_count\(28));

-- Location: LCCOMB_X91_Y23_N28
\display|s_count[29]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_count[29]~90_combout\ = (\display|s_count\(29) & (!\display|s_count[28]~89\)) # (!\display|s_count\(29) & ((\display|s_count[28]~89\) # (GND)))
-- \display|s_count[29]~91\ = CARRY((!\display|s_count[28]~89\) # (!\display|s_count\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \display|s_count\(29),
	datad => VCC,
	cin => \display|s_count[28]~89\,
	combout => \display|s_count[29]~90_combout\,
	cout => \display|s_count[29]~91\);

-- Location: FF_X91_Y23_N29
\display|s_count[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_count[29]~90_combout\,
	sclr => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_count\(29));

-- Location: LCCOMB_X91_Y23_N30
\display|s_count[30]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_count[30]~92_combout\ = \display|s_count\(30) $ (!\display|s_count[29]~91\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_count\(30),
	cin => \display|s_count[29]~91\,
	combout => \display|s_count[30]~92_combout\);

-- Location: FF_X91_Y23_N31
\display|s_count[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_count[30]~92_combout\,
	sclr => \display|s_count[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_count\(30));

-- Location: LCCOMB_X90_Y24_N26
\display|Equal1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Equal1~5_combout\ = (!\display|s_count\(1) & (!\display|s_count\(3) & (!\display|s_count\(0) & !\display|s_count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_count\(1),
	datab => \display|s_count\(3),
	datac => \display|s_count\(0),
	datad => \display|s_count\(2),
	combout => \display|Equal1~5_combout\);

-- Location: LCCOMB_X91_Y24_N0
\display|Equal1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Equal1~6_combout\ = (!\display|s_count\(5) & (\display|s_count\(8) & (!\display|s_count\(4) & !\display|s_count\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_count\(5),
	datab => \display|s_count\(8),
	datac => \display|s_count\(4),
	datad => \display|s_count\(7),
	combout => \display|Equal1~6_combout\);

-- Location: LCCOMB_X90_Y24_N22
\display|Equal1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Equal1~8_combout\ = (!\display|s_count\(23) & (!\display|s_count\(25) & (!\display|s_count\(26) & !\display|s_count\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_count\(23),
	datab => \display|s_count\(25),
	datac => \display|s_count\(26),
	datad => \display|s_count\(27),
	combout => \display|Equal1~8_combout\);

-- Location: LCCOMB_X90_Y24_N8
\display|Equal1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Equal1~7_combout\ = (!\display|s_count\(17) & (!\display|s_count\(12) & (\display|s_count\(11) & !\display|s_count\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_count\(17),
	datab => \display|s_count\(12),
	datac => \display|s_count\(11),
	datad => \display|s_count\(15),
	combout => \display|Equal1~7_combout\);

-- Location: LCCOMB_X90_Y24_N16
\display|Equal1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Equal1~9_combout\ = (\display|Equal1~5_combout\ & (\display|Equal1~6_combout\ & (\display|Equal1~8_combout\ & \display|Equal1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Equal1~5_combout\,
	datab => \display|Equal1~6_combout\,
	datac => \display|Equal1~8_combout\,
	datad => \display|Equal1~7_combout\,
	combout => \display|Equal1~9_combout\);

-- Location: LCCOMB_X90_Y24_N14
\display|Equal1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Equal1~10_combout\ = (!\display|s_count\(30) & (!\display|s_count\(29) & (!\display|s_count\(28) & \display|Equal1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_count\(30),
	datab => \display|s_count\(29),
	datac => \display|s_count\(28),
	datad => \display|Equal1~9_combout\,
	combout => \display|Equal1~10_combout\);

-- Location: LCCOMB_X90_Y24_N4
\display|Equal1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Equal1~11_combout\ = (\display|Equal1~10_combout\ & ((\display|s_count\(22) & (!\display|s_count\(24) & \display|s_thd[24]~9_combout\)) # (!\display|s_count\(22) & (\display|s_count\(24) & !\display|s_thd[24]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_count\(22),
	datab => \display|s_count\(24),
	datac => \display|Equal1~10_combout\,
	datad => \display|s_thd[24]~9_combout\,
	combout => \display|Equal1~11_combout\);

-- Location: LCCOMB_X90_Y24_N20
\display|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Equal1~2_combout\ = (\display|s_count\(14) & (!\display|s_count\(16) & \display|s_thd[24]~9_combout\)) # (!\display|s_count\(14) & (\display|s_count\(16) & !\display|s_thd[24]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display|s_count\(14),
	datac => \display|s_count\(16),
	datad => \display|s_thd[24]~9_combout\,
	combout => \display|Equal1~2_combout\);

-- Location: LCCOMB_X90_Y24_N30
\display|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Equal1~3_combout\ = (\display|Equal1~2_combout\ & ((\display|s_thd[24]~9_combout\ & (\display|s_count\(19) & \display|s_count\(18))) # (!\display|s_thd[24]~9_combout\ & (!\display|s_count\(19) & !\display|s_count\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_thd[24]~9_combout\,
	datab => \display|s_count\(19),
	datac => \display|s_count\(18),
	datad => \display|Equal1~2_combout\,
	combout => \display|Equal1~3_combout\);

-- Location: LCCOMB_X90_Y24_N28
\display|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Equal1~0_combout\ = (\display|s_count\(9) & (\display|s_count\(6) & \display|s_thd[24]~9_combout\)) # (!\display|s_count\(9) & (!\display|s_count\(6) & !\display|s_thd[24]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_count\(9),
	datac => \display|s_count\(6),
	datad => \display|s_thd[24]~9_combout\,
	combout => \display|Equal1~0_combout\);

-- Location: LCCOMB_X90_Y24_N18
\display|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Equal1~1_combout\ = (\display|Equal1~0_combout\ & ((\display|s_thd[24]~9_combout\ & (!\display|s_count\(13) & !\display|s_count\(10))) # (!\display|s_thd[24]~9_combout\ & (\display|s_count\(13) & \display|s_count\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_thd[24]~9_combout\,
	datab => \display|s_count\(13),
	datac => \display|s_count\(10),
	datad => \display|Equal1~0_combout\,
	combout => \display|Equal1~1_combout\);

-- Location: LCCOMB_X90_Y24_N6
\display|Equal1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Equal1~12_combout\ = (\display|Equal1~4_combout\ & (\display|Equal1~11_combout\ & (\display|Equal1~3_combout\ & \display|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Equal1~4_combout\,
	datab => \display|Equal1~11_combout\,
	datac => \display|Equal1~3_combout\,
	datad => \display|Equal1~1_combout\,
	combout => \display|Equal1~12_combout\);

-- Location: LCCOMB_X90_Y24_N24
\display|s_inc~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_inc~0_combout\ = (!\KEY[3]~input_o\ & (\KEY[2]~input_o\ & \display|Equal1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[3]~input_o\,
	datac => \KEY[2]~input_o\,
	datad => \display|Equal1~12_combout\,
	combout => \display|s_inc~0_combout\);

-- Location: FF_X90_Y24_N25
\display|s_inc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_inc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_inc~q\);

-- Location: IOIBUF_X115_Y14_N1
\SW[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: LCCOMB_X90_Y24_N2
\display|s_dec~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_dec~0_combout\ = (!\KEY[3]~input_o\ & (!\KEY[2]~input_o\ & \display|Equal1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[3]~input_o\,
	datac => \KEY[2]~input_o\,
	datad => \display|Equal1~12_combout\,
	combout => \display|s_dec~0_combout\);

-- Location: FF_X90_Y24_N3
\display|s_dec\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_dec~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_dec~q\);

-- Location: LCCOMB_X86_Y23_N0
\display|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Decoder0~1_combout\ = (\SW[0]~input_o\ & (!\SW[1]~input_o\ & ((\display|s_inc~q\) # (\display|s_dec~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \display|s_inc~q\,
	datac => \SW[1]~input_o\,
	datad => \display|s_dec~q\,
	combout => \display|Decoder0~1_combout\);

-- Location: LCCOMB_X86_Y23_N24
\display|Decoder0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Decoder0~4_combout\ = (!\SW[0]~input_o\ & (!\SW[1]~input_o\ & ((\display|s_inc~q\) # (\display|s_dec~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \display|s_inc~q\,
	datac => \SW[1]~input_o\,
	datad => \display|s_dec~q\,
	combout => \display|Decoder0~4_combout\);

-- Location: FF_X85_Y23_N21
\display|s_addrCounters[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|Add0~8_combout\,
	ena => \display|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_addrCounters[0][4]~q\);

-- Location: LCCOMB_X86_Y23_N28
\display|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Decoder0~2_combout\ = (!\SW[0]~input_o\ & (\SW[1]~input_o\ & ((\display|s_inc~q\) # (\display|s_dec~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \display|s_inc~q\,
	datac => \SW[1]~input_o\,
	datad => \display|s_dec~q\,
	combout => \display|Decoder0~2_combout\);

-- Location: LCCOMB_X85_Y23_N2
\display|s_addrCounters~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_addrCounters~10_combout\ = (\display|Decoder0~2_combout\ & ((\display|Add0~8_combout\))) # (!\display|Decoder0~2_combout\ & (\display|s_addrCounters[2][4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display|Decoder0~2_combout\,
	datac => \display|s_addrCounters[2][4]~q\,
	datad => \display|Add0~8_combout\,
	combout => \display|s_addrCounters~10_combout\);

-- Location: FF_X85_Y23_N3
\display|s_addrCounters[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_addrCounters~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_addrCounters[2][4]~q\);

-- Location: LCCOMB_X84_Y23_N4
\display|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux1~0_combout\ = (!\SW[0]~input_o\ & ((\SW[1]~input_o\ & ((\display|s_addrCounters[2][4]~q\))) # (!\SW[1]~input_o\ & (\display|s_addrCounters[0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[0][4]~q\,
	datab => \SW[0]~input_o\,
	datac => \SW[1]~input_o\,
	datad => \display|s_addrCounters[2][4]~q\,
	combout => \display|Mux1~0_combout\);

-- Location: LCCOMB_X86_Y23_N22
\display|Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Decoder0~3_combout\ = (\SW[0]~input_o\ & (\SW[1]~input_o\ & ((\display|s_inc~q\) # (\display|s_dec~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \display|s_inc~q\,
	datac => \SW[1]~input_o\,
	datad => \display|s_dec~q\,
	combout => \display|Decoder0~3_combout\);

-- Location: LCCOMB_X85_Y23_N28
\display|s_addrCounters~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_addrCounters~15_combout\ = (\display|Decoder0~3_combout\ & ((\display|Add0~8_combout\))) # (!\display|Decoder0~3_combout\ & (\display|s_addrCounters[3][4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display|Decoder0~3_combout\,
	datac => \display|s_addrCounters[3][4]~q\,
	datad => \display|Add0~8_combout\,
	combout => \display|s_addrCounters~15_combout\);

-- Location: FF_X85_Y23_N29
\display|s_addrCounters[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_addrCounters~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_addrCounters[3][4]~q\);

-- Location: LCCOMB_X84_Y23_N2
\display|Mux39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux39~0_combout\ = (\SW[0]~input_o\ & ((\SW[1]~input_o\ & (\display|s_addrCounters[3][4]~q\)) # (!\SW[1]~input_o\ & ((\display|s_addrCounters[1][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[3][4]~q\,
	datab => \SW[1]~input_o\,
	datac => \SW[0]~input_o\,
	datad => \display|s_addrCounters[1][4]~q\,
	combout => \display|Mux39~0_combout\);

-- Location: LCCOMB_X84_Y23_N30
\display|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux1~1_combout\ = (\display|Mux1~0_combout\) # (\display|Mux39~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display|Mux1~0_combout\,
	datad => \display|Mux39~0_combout\,
	combout => \display|Mux1~1_combout\);

-- Location: LCCOMB_X85_Y23_N12
\display|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Add0~0_combout\ = \display|Mux5~1_combout\ $ (VCC)
-- \display|Add0~1\ = CARRY(\display|Mux5~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux5~1_combout\,
	datad => VCC,
	combout => \display|Add0~0_combout\,
	cout => \display|Add0~1\);

-- Location: LCCOMB_X85_Y23_N8
\display|s_addrCounters~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_addrCounters~7_combout\ = (\display|Decoder0~2_combout\ & (\display|Add0~0_combout\)) # (!\display|Decoder0~2_combout\ & ((\display|s_addrCounters[2][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Add0~0_combout\,
	datac => \display|s_addrCounters[2][0]~q\,
	datad => \display|Decoder0~2_combout\,
	combout => \display|s_addrCounters~7_combout\);

-- Location: FF_X85_Y23_N9
\display|s_addrCounters[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_addrCounters~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_addrCounters[2][0]~q\);

-- Location: FF_X85_Y23_N13
\display|s_addrCounters[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|Add0~0_combout\,
	ena => \display|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_addrCounters[0][0]~q\);

-- Location: LCCOMB_X84_Y24_N16
\display|s_addrCounters~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_addrCounters~11_combout\ = (\display|Decoder0~3_combout\ & (\display|Add0~0_combout\)) # (!\display|Decoder0~3_combout\ & ((\display|s_addrCounters[3][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display|Add0~0_combout\,
	datac => \display|s_addrCounters[3][0]~q\,
	datad => \display|Decoder0~3_combout\,
	combout => \display|s_addrCounters~11_combout\);

-- Location: FF_X84_Y24_N17
\display|s_addrCounters[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_addrCounters~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_addrCounters[3][0]~q\);

-- Location: LCCOMB_X84_Y24_N0
\display|s_addrCounters~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_addrCounters~4_combout\ = (\display|Decoder0~1_combout\ & (\display|Add0~0_combout\)) # (!\display|Decoder0~1_combout\ & ((\display|s_addrCounters[1][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display|Add0~0_combout\,
	datac => \display|s_addrCounters[1][0]~q\,
	datad => \display|Decoder0~1_combout\,
	combout => \display|s_addrCounters~4_combout\);

-- Location: FF_X84_Y24_N1
\display|s_addrCounters[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_addrCounters~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_addrCounters[1][0]~q\);

-- Location: LCCOMB_X84_Y24_N30
\display|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux5~0_combout\ = (\SW[1]~input_o\ & ((\display|s_addrCounters[3][0]~q\) # ((!\SW[0]~input_o\)))) # (!\SW[1]~input_o\ & (((\SW[0]~input_o\ & \display|s_addrCounters[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \display|s_addrCounters[3][0]~q\,
	datac => \SW[0]~input_o\,
	datad => \display|s_addrCounters[1][0]~q\,
	combout => \display|Mux5~0_combout\);

-- Location: LCCOMB_X85_Y23_N26
\display|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux5~1_combout\ = (\SW[0]~input_o\ & (((\display|Mux5~0_combout\)))) # (!\SW[0]~input_o\ & ((\display|Mux5~0_combout\ & (\display|s_addrCounters[2][0]~q\)) # (!\display|Mux5~0_combout\ & ((\display|s_addrCounters[0][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \SW[0]~input_o\,
	datac => \display|s_addrCounters[0][0]~q\,
	datad => \display|Mux5~0_combout\,
	combout => \display|Mux5~1_combout\);

-- Location: LCCOMB_X85_Y23_N14
\display|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Add0~2_combout\ = (\display|s_inc~q\ & ((\display|Mux4~1_combout\ & (!\display|Add0~1\)) # (!\display|Mux4~1_combout\ & ((\display|Add0~1\) # (GND))))) # (!\display|s_inc~q\ & ((\display|Mux4~1_combout\ & (\display|Add0~1\ & VCC)) # 
-- (!\display|Mux4~1_combout\ & (!\display|Add0~1\))))
-- \display|Add0~3\ = CARRY((\display|s_inc~q\ & ((!\display|Add0~1\) # (!\display|Mux4~1_combout\))) # (!\display|s_inc~q\ & (!\display|Mux4~1_combout\ & !\display|Add0~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_inc~q\,
	datab => \display|Mux4~1_combout\,
	datad => VCC,
	cin => \display|Add0~1\,
	combout => \display|Add0~2_combout\,
	cout => \display|Add0~3\);

-- Location: LCCOMB_X85_Y23_N6
\display|s_addrCounters~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_addrCounters~6_combout\ = (\display|Decoder0~2_combout\ & (\display|Add0~2_combout\)) # (!\display|Decoder0~2_combout\ & ((\display|s_addrCounters[2][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display|Add0~2_combout\,
	datac => \display|s_addrCounters[2][1]~q\,
	datad => \display|Decoder0~2_combout\,
	combout => \display|s_addrCounters~6_combout\);

-- Location: FF_X85_Y23_N7
\display|s_addrCounters[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_addrCounters~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_addrCounters[2][1]~q\);

-- Location: FF_X85_Y23_N15
\display|s_addrCounters[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|Add0~2_combout\,
	ena => \display|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_addrCounters[0][1]~q\);

-- Location: LCCOMB_X85_Y23_N4
\display|s_addrCounters~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_addrCounters~12_combout\ = (\display|Decoder0~3_combout\ & (\display|Add0~2_combout\)) # (!\display|Decoder0~3_combout\ & ((\display|s_addrCounters[3][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display|Add0~2_combout\,
	datac => \display|s_addrCounters[3][1]~q\,
	datad => \display|Decoder0~3_combout\,
	combout => \display|s_addrCounters~12_combout\);

-- Location: FF_X85_Y23_N5
\display|s_addrCounters[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_addrCounters~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_addrCounters[3][1]~q\);

-- Location: LCCOMB_X84_Y23_N24
\display|s_addrCounters~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_addrCounters~2_combout\ = (\display|Decoder0~1_combout\ & ((\display|Add0~2_combout\))) # (!\display|Decoder0~1_combout\ & (\display|s_addrCounters[1][1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display|Decoder0~1_combout\,
	datac => \display|s_addrCounters[1][1]~q\,
	datad => \display|Add0~2_combout\,
	combout => \display|s_addrCounters~2_combout\);

-- Location: FF_X84_Y23_N25
\display|s_addrCounters[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_addrCounters~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_addrCounters[1][1]~q\);

-- Location: LCCOMB_X84_Y23_N20
\display|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux4~0_combout\ = (\SW[0]~input_o\ & ((\SW[1]~input_o\ & (\display|s_addrCounters[3][1]~q\)) # (!\SW[1]~input_o\ & ((\display|s_addrCounters[1][1]~q\))))) # (!\SW[0]~input_o\ & (((\SW[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[3][1]~q\,
	datab => \SW[0]~input_o\,
	datac => \SW[1]~input_o\,
	datad => \display|s_addrCounters[1][1]~q\,
	combout => \display|Mux4~0_combout\);

-- Location: LCCOMB_X84_Y23_N18
\display|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux4~1_combout\ = (\SW[0]~input_o\ & (((\display|Mux4~0_combout\)))) # (!\SW[0]~input_o\ & ((\display|Mux4~0_combout\ & (\display|s_addrCounters[2][1]~q\)) # (!\display|Mux4~0_combout\ & ((\display|s_addrCounters[0][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \SW[0]~input_o\,
	datac => \display|s_addrCounters[0][1]~q\,
	datad => \display|Mux4~0_combout\,
	combout => \display|Mux4~1_combout\);

-- Location: LCCOMB_X85_Y23_N16
\display|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Add0~4_combout\ = ((\display|s_inc~q\ $ (\display|Mux3~1_combout\ $ (\display|Add0~3\)))) # (GND)
-- \display|Add0~5\ = CARRY((\display|s_inc~q\ & (\display|Mux3~1_combout\ & !\display|Add0~3\)) # (!\display|s_inc~q\ & ((\display|Mux3~1_combout\) # (!\display|Add0~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_inc~q\,
	datab => \display|Mux3~1_combout\,
	datad => VCC,
	cin => \display|Add0~3\,
	combout => \display|Add0~4_combout\,
	cout => \display|Add0~5\);

-- Location: FF_X85_Y23_N17
\display|s_addrCounters[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|Add0~4_combout\,
	ena => \display|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_addrCounters[0][2]~q\);

-- Location: LCCOMB_X85_Y23_N10
\display|s_addrCounters~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_addrCounters~8_combout\ = (\display|Decoder0~2_combout\ & ((\display|Add0~4_combout\))) # (!\display|Decoder0~2_combout\ & (\display|s_addrCounters[2][2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display|Decoder0~2_combout\,
	datac => \display|s_addrCounters[2][2]~q\,
	datad => \display|Add0~4_combout\,
	combout => \display|s_addrCounters~8_combout\);

-- Location: FF_X85_Y23_N11
\display|s_addrCounters[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_addrCounters~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_addrCounters[2][2]~q\);

-- Location: LCCOMB_X85_Y23_N30
\display|s_addrCounters~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_addrCounters~13_combout\ = (\display|Decoder0~3_combout\ & ((\display|Add0~4_combout\))) # (!\display|Decoder0~3_combout\ & (\display|s_addrCounters[3][2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display|Decoder0~3_combout\,
	datac => \display|s_addrCounters[3][2]~q\,
	datad => \display|Add0~4_combout\,
	combout => \display|s_addrCounters~13_combout\);

-- Location: FF_X85_Y23_N31
\display|s_addrCounters[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_addrCounters~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_addrCounters[3][2]~q\);

-- Location: LCCOMB_X84_Y23_N10
\display|s_addrCounters~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_addrCounters~3_combout\ = (\display|Decoder0~1_combout\ & ((\display|Add0~4_combout\))) # (!\display|Decoder0~1_combout\ & (\display|s_addrCounters[1][2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display|Decoder0~1_combout\,
	datac => \display|s_addrCounters[1][2]~q\,
	datad => \display|Add0~4_combout\,
	combout => \display|s_addrCounters~3_combout\);

-- Location: FF_X84_Y23_N11
\display|s_addrCounters[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_addrCounters~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_addrCounters[1][2]~q\);

-- Location: LCCOMB_X84_Y23_N12
\display|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux3~0_combout\ = (\SW[0]~input_o\ & ((\SW[1]~input_o\ & (\display|s_addrCounters[3][2]~q\)) # (!\SW[1]~input_o\ & ((\display|s_addrCounters[1][2]~q\))))) # (!\SW[0]~input_o\ & (((\SW[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[3][2]~q\,
	datab => \SW[0]~input_o\,
	datac => \SW[1]~input_o\,
	datad => \display|s_addrCounters[1][2]~q\,
	combout => \display|Mux3~0_combout\);

-- Location: LCCOMB_X84_Y23_N22
\display|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux3~1_combout\ = (\SW[0]~input_o\ & (((\display|Mux3~0_combout\)))) # (!\SW[0]~input_o\ & ((\display|Mux3~0_combout\ & ((\display|s_addrCounters[2][2]~q\))) # (!\display|Mux3~0_combout\ & (\display|s_addrCounters[0][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[0][2]~q\,
	datab => \SW[0]~input_o\,
	datac => \display|s_addrCounters[2][2]~q\,
	datad => \display|Mux3~0_combout\,
	combout => \display|Mux3~1_combout\);

-- Location: LCCOMB_X85_Y23_N18
\display|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Add0~6_combout\ = (\display|s_inc~q\ & ((\display|Mux2~1_combout\ & (!\display|Add0~5\)) # (!\display|Mux2~1_combout\ & ((\display|Add0~5\) # (GND))))) # (!\display|s_inc~q\ & ((\display|Mux2~1_combout\ & (\display|Add0~5\ & VCC)) # 
-- (!\display|Mux2~1_combout\ & (!\display|Add0~5\))))
-- \display|Add0~7\ = CARRY((\display|s_inc~q\ & ((!\display|Add0~5\) # (!\display|Mux2~1_combout\))) # (!\display|s_inc~q\ & (!\display|Mux2~1_combout\ & !\display|Add0~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_inc~q\,
	datab => \display|Mux2~1_combout\,
	datad => VCC,
	cin => \display|Add0~5\,
	combout => \display|Add0~6_combout\,
	cout => \display|Add0~7\);

-- Location: LCCOMB_X86_Y23_N8
\display|s_addrCounters~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_addrCounters~14_combout\ = (\display|Decoder0~3_combout\ & ((\display|Add0~6_combout\))) # (!\display|Decoder0~3_combout\ & (\display|s_addrCounters[3][3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Decoder0~3_combout\,
	datac => \display|s_addrCounters[3][3]~q\,
	datad => \display|Add0~6_combout\,
	combout => \display|s_addrCounters~14_combout\);

-- Location: FF_X86_Y23_N9
\display|s_addrCounters[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_addrCounters~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_addrCounters[3][3]~q\);

-- Location: LCCOMB_X86_Y23_N6
\display|s_addrCounters~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_addrCounters~5_combout\ = (\display|Decoder0~1_combout\ & ((\display|Add0~6_combout\))) # (!\display|Decoder0~1_combout\ & (\display|s_addrCounters[1][3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display|Decoder0~1_combout\,
	datac => \display|s_addrCounters[1][3]~q\,
	datad => \display|Add0~6_combout\,
	combout => \display|s_addrCounters~5_combout\);

-- Location: FF_X86_Y23_N7
\display|s_addrCounters[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_addrCounters~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_addrCounters[1][3]~q\);

-- Location: LCCOMB_X86_Y23_N26
\display|Mux40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux40~0_combout\ = (\SW[0]~input_o\ & ((\SW[1]~input_o\ & (\display|s_addrCounters[3][3]~q\)) # (!\SW[1]~input_o\ & ((\display|s_addrCounters[1][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \SW[1]~input_o\,
	datac => \display|s_addrCounters[3][3]~q\,
	datad => \display|s_addrCounters[1][3]~q\,
	combout => \display|Mux40~0_combout\);

-- Location: LCCOMB_X85_Y23_N0
\display|s_addrCounters~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_addrCounters~9_combout\ = (\display|Decoder0~2_combout\ & ((\display|Add0~6_combout\))) # (!\display|Decoder0~2_combout\ & (\display|s_addrCounters[2][3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display|Decoder0~2_combout\,
	datac => \display|s_addrCounters[2][3]~q\,
	datad => \display|Add0~6_combout\,
	combout => \display|s_addrCounters~9_combout\);

-- Location: FF_X85_Y23_N1
\display|s_addrCounters[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_addrCounters~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_addrCounters[2][3]~q\);

-- Location: FF_X85_Y23_N19
\display|s_addrCounters[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|Add0~6_combout\,
	ena => \display|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_addrCounters[0][3]~q\);

-- Location: LCCOMB_X84_Y23_N16
\display|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux2~0_combout\ = (!\SW[0]~input_o\ & ((\SW[1]~input_o\ & (\display|s_addrCounters[2][3]~q\)) # (!\SW[1]~input_o\ & ((\display|s_addrCounters[0][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][3]~q\,
	datab => \SW[0]~input_o\,
	datac => \SW[1]~input_o\,
	datad => \display|s_addrCounters[0][3]~q\,
	combout => \display|Mux2~0_combout\);

-- Location: LCCOMB_X84_Y23_N6
\display|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux2~1_combout\ = (\display|Mux40~0_combout\) # (\display|Mux2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display|Mux40~0_combout\,
	datad => \display|Mux2~0_combout\,
	combout => \display|Mux2~1_combout\);

-- Location: LCCOMB_X85_Y23_N20
\display|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Add0~8_combout\ = ((\display|s_inc~q\ $ (\display|Mux1~1_combout\ $ (\display|Add0~7\)))) # (GND)
-- \display|Add0~9\ = CARRY((\display|s_inc~q\ & (\display|Mux1~1_combout\ & !\display|Add0~7\)) # (!\display|s_inc~q\ & ((\display|Mux1~1_combout\) # (!\display|Add0~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_inc~q\,
	datab => \display|Mux1~1_combout\,
	datad => VCC,
	cin => \display|Add0~7\,
	combout => \display|Add0~8_combout\,
	cout => \display|Add0~9\);

-- Location: LCCOMB_X85_Y23_N24
\display|s_addrCounters~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_addrCounters~0_combout\ = (\display|Decoder0~1_combout\ & ((\display|Add0~8_combout\))) # (!\display|Decoder0~1_combout\ & (\display|s_addrCounters[1][4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Decoder0~1_combout\,
	datac => \display|s_addrCounters[1][4]~q\,
	datad => \display|Add0~8_combout\,
	combout => \display|s_addrCounters~0_combout\);

-- Location: FF_X85_Y23_N25
\display|s_addrCounters[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_addrCounters~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_addrCounters[1][4]~q\);

-- Location: LCCOMB_X84_Y26_N22
\instmem|Mux42~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux42~3_combout\ = (\display|s_addrCounters[1][3]~q\ & (!\display|s_addrCounters[1][2]~q\ & ((!\display|s_addrCounters[1][1]~q\) # (!\display|s_addrCounters[1][0]~q\)))) # (!\display|s_addrCounters[1][3]~q\ & (\display|s_addrCounters[1][1]~q\ $ 
-- (((!\display|s_addrCounters[1][2]~q\ & !\display|s_addrCounters[1][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[1][2]~q\,
	datab => \display|s_addrCounters[1][3]~q\,
	datac => \display|s_addrCounters[1][0]~q\,
	datad => \display|s_addrCounters[1][1]~q\,
	combout => \instmem|Mux42~3_combout\);

-- Location: LCCOMB_X86_Y23_N20
\display|s_addrCounters~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_addrCounters~16_combout\ = (\display|Decoder0~3_combout\ & ((\display|Add0~10_combout\))) # (!\display|Decoder0~3_combout\ & (\display|s_addrCounters[3][5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Decoder0~3_combout\,
	datac => \display|s_addrCounters[3][5]~q\,
	datad => \display|Add0~10_combout\,
	combout => \display|s_addrCounters~16_combout\);

-- Location: FF_X86_Y23_N21
\display|s_addrCounters[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_addrCounters~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_addrCounters[3][5]~q\);

-- Location: LCCOMB_X86_Y23_N14
\display|Mux38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux38~0_combout\ = (\SW[0]~input_o\ & ((\SW[1]~input_o\ & (\display|s_addrCounters[3][5]~q\)) # (!\SW[1]~input_o\ & ((\display|s_addrCounters[1][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \display|s_addrCounters[3][5]~q\,
	datac => \SW[1]~input_o\,
	datad => \display|s_addrCounters[1][5]~q\,
	combout => \display|Mux38~0_combout\);

-- Location: FF_X85_Y23_N23
\display|s_addrCounters[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|Add0~10_combout\,
	ena => \display|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_addrCounters[0][5]~q\);

-- Location: LCCOMB_X86_Y23_N10
\display|s_addrCounters[2][5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_addrCounters[2][5]~17_combout\ = (\display|Decoder0~2_combout\ & ((\display|Add0~10_combout\))) # (!\display|Decoder0~2_combout\ & (\display|s_addrCounters[2][5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display|Decoder0~2_combout\,
	datac => \display|s_addrCounters[2][5]~q\,
	datad => \display|Add0~10_combout\,
	combout => \display|s_addrCounters[2][5]~17_combout\);

-- Location: FF_X86_Y23_N11
\display|s_addrCounters[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_addrCounters[2][5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_addrCounters[2][5]~q\);

-- Location: LCCOMB_X86_Y23_N12
\display|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux0~0_combout\ = (!\SW[0]~input_o\ & ((\SW[1]~input_o\ & ((\display|s_addrCounters[2][5]~q\))) # (!\SW[1]~input_o\ & (\display|s_addrCounters[0][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \SW[1]~input_o\,
	datac => \display|s_addrCounters[0][5]~q\,
	datad => \display|s_addrCounters[2][5]~q\,
	combout => \display|Mux0~0_combout\);

-- Location: LCCOMB_X86_Y23_N2
\display|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux0~1_combout\ = (\display|Mux38~0_combout\) # (\display|Mux0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display|Mux38~0_combout\,
	datad => \display|Mux0~0_combout\,
	combout => \display|Mux0~1_combout\);

-- Location: LCCOMB_X85_Y23_N22
\display|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Add0~10_combout\ = \display|s_inc~q\ $ (\display|Add0~9\ $ (!\display|Mux0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_inc~q\,
	datad => \display|Mux0~1_combout\,
	cin => \display|Add0~9\,
	combout => \display|Add0~10_combout\);

-- Location: LCCOMB_X86_Y23_N16
\display|s_addrCounters~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|s_addrCounters~1_combout\ = (\display|Decoder0~1_combout\ & ((\display|Add0~10_combout\))) # (!\display|Decoder0~1_combout\ & (\display|s_addrCounters[1][5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display|Decoder0~1_combout\,
	datac => \display|s_addrCounters[1][5]~q\,
	datad => \display|Add0~10_combout\,
	combout => \display|s_addrCounters~1_combout\);

-- Location: FF_X86_Y23_N17
\display|s_addrCounters[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \display|s_addrCounters~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display|s_addrCounters[1][5]~q\);

-- Location: LCCOMB_X84_Y26_N20
\instmem|Mux42~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux42~6_combout\ = (!\display|s_addrCounters[1][4]~q\ & (\instmem|Mux42~3_combout\ & !\display|s_addrCounters[1][5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[1][4]~q\,
	datac => \instmem|Mux42~3_combout\,
	datad => \display|s_addrCounters[1][5]~q\,
	combout => \instmem|Mux42~6_combout\);

-- Location: LCCOMB_X74_Y32_N0
\instmem|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux3~0_combout\ = (!\pcupd|s_pc\(7) & (!\pcupd|s_pc\(3) & (!\pcupd|s_pc\(4) & !\pcupd|s_pc\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(7),
	datab => \pcupd|s_pc\(3),
	datac => \pcupd|s_pc\(4),
	datad => \pcupd|s_pc\(6),
	combout => \instmem|Mux3~0_combout\);

-- Location: LCCOMB_X75_Y32_N2
\instmem|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux9~0_combout\ = (!\pcupd|s_pc\(2) & (!\pcupd|s_pc\(4) & !\pcupd|s_pc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(2),
	datab => \pcupd|s_pc\(4),
	datad => \pcupd|s_pc\(3),
	combout => \instmem|Mux9~0_combout\);

-- Location: LCCOMB_X75_Y32_N20
\instmem|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux9~1_combout\ = (!\pcupd|s_pc\(5) & ((\pcupd|s_pc\(7)) # ((\pcupd|s_pc\(6)) # (\instmem|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(5),
	datab => \pcupd|s_pc\(7),
	datac => \pcupd|s_pc\(6),
	datad => \instmem|Mux9~0_combout\,
	combout => \instmem|Mux9~1_combout\);

-- Location: LCCOMB_X75_Y32_N18
\instmem|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux9~2_combout\ = (\instmem|Mux9~1_combout\) # ((\pcupd|s_pc\(5) & !\instmem|Mux3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(5),
	datac => \instmem|Mux3~0_combout\,
	datad => \instmem|Mux9~1_combout\,
	combout => \instmem|Mux9~2_combout\);

-- Location: LCCOMB_X73_Y32_N0
\instmem|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux8~2_combout\ = (\pcupd|s_pc\(5) & (((!\instmem|Mux3~0_combout\)))) # (!\pcupd|s_pc\(5) & ((\pcupd|s_pc\(6)) # ((\pcupd|s_pc\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(6),
	datab => \pcupd|s_pc\(5),
	datac => \instmem|Mux3~0_combout\,
	datad => \pcupd|s_pc\(7),
	combout => \instmem|Mux8~2_combout\);

-- Location: LCCOMB_X73_Y32_N14
\instmem|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux7~2_combout\ = (!\pcupd|s_pc\(2) & (\pcupd|s_pc\(5) & (\pcupd|s_pc\(3) & \instmem|Mux7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(2),
	datab => \pcupd|s_pc\(5),
	datac => \pcupd|s_pc\(3),
	datad => \instmem|Mux7~0_combout\,
	combout => \instmem|Mux7~2_combout\);

-- Location: LCCOMB_X73_Y32_N20
\regfile|rt_mem|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|Equal0~0_combout\ = (\instmem|Mux8~2_combout\ & (!\instmem|Mux7~2_combout\ & !\instmem|Mux1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instmem|Mux8~2_combout\,
	datac => \instmem|Mux7~2_combout\,
	datad => \instmem|Mux1~0_combout\,
	combout => \regfile|rt_mem|Equal0~0_combout\);

-- Location: LCCOMB_X73_Y32_N10
\mux2|muxout[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux2|muxout[1]~0_combout\ = (\instmem|Mux0~4_combout\ & (((!\regfile|rt_mem|Equal0~0_combout\) # (!\instmem|Mux9~2_combout\)))) # (!\instmem|Mux0~4_combout\ & (!\instmem|Mux7~0_combout\ & ((!\regfile|rt_mem|Equal0~0_combout\) # 
-- (!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux0~4_combout\,
	datab => \instmem|Mux7~0_combout\,
	datac => \instmem|Mux9~2_combout\,
	datad => \regfile|rt_mem|Equal0~0_combout\,
	combout => \mux2|muxout[1]~0_combout\);

-- Location: LCCOMB_X75_Y32_N0
\instmem|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux24~0_combout\ = (\pcupd|s_pc\(2) & ((\pcupd|s_pc\(3) $ (!\pcupd|s_pc\(5))))) # (!\pcupd|s_pc\(2) & (!\pcupd|s_pc\(5) & (\pcupd|s_pc\(4) $ (\pcupd|s_pc\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(2),
	datab => \pcupd|s_pc\(4),
	datac => \pcupd|s_pc\(3),
	datad => \pcupd|s_pc\(5),
	combout => \instmem|Mux24~0_combout\);

-- Location: LCCOMB_X75_Y32_N26
\instmem|Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux24~1_combout\ = (\instmem|Mux24~0_combout\) # ((\pcupd|s_pc\(5) & ((!\instmem|Mux7~0_combout\))) # (!\pcupd|s_pc\(5) & (!\instmem|Mux7~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(5),
	datab => \instmem|Mux24~0_combout\,
	datac => \instmem|Mux7~1_combout\,
	datad => \instmem|Mux7~0_combout\,
	combout => \instmem|Mux24~1_combout\);

-- Location: LCCOMB_X75_Y32_N22
\mux2|muxout[1]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux2|muxout[1]~41_combout\ = (!\instmem|Mux24~1_combout\ & (!\instmem|Mux0~4_combout\ & \instmem|Mux7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux24~1_combout\,
	datab => \instmem|Mux0~4_combout\,
	datad => \instmem|Mux7~0_combout\,
	combout => \mux2|muxout[1]~41_combout\);

-- Location: IOIBUF_X115_Y15_N1
\SW[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: LCCOMB_X75_Y34_N10
\regfile|du_mem|s_memory~1230\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1230_combout\ = (!\pcupd|s_pc\(4) & (\pcupd|s_pc\(3) & (!\pcupd|s_pc\(2) & \pcupd|s_pc\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(4),
	datab => \pcupd|s_pc\(3),
	datac => \pcupd|s_pc\(2),
	datad => \pcupd|s_pc\(5),
	combout => \regfile|du_mem|s_memory~1230_combout\);

-- Location: LCCOMB_X76_Y34_N6
\regfile|du_mem|s_memory~1581\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1581_combout\ = (!\pcupd|s_pc\(7) & (!\pcupd|s_pc\(6) & (\SW[7]~input_o\ & \regfile|du_mem|s_memory~1230_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(7),
	datab => \pcupd|s_pc\(6),
	datac => \SW[7]~input_o\,
	datad => \regfile|du_mem|s_memory~1230_combout\,
	combout => \regfile|du_mem|s_memory~1581_combout\);

-- Location: FF_X68_Y31_N15
\regfile|rt_mem|s_memory~423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(1),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~423_q\);

-- Location: LCCOMB_X70_Y32_N30
\instmem|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux12~0_combout\ = (\pcupd|s_pc\(3) & ((!\pcupd|s_pc\(4)))) # (!\pcupd|s_pc\(3) & ((\pcupd|s_pc\(2)) # (\pcupd|s_pc\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(2),
	datac => \pcupd|s_pc\(3),
	datad => \pcupd|s_pc\(4),
	combout => \instmem|Mux12~0_combout\);

-- Location: LCCOMB_X70_Y32_N4
\instmem|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux12~1_combout\ = (\instmem|Mux1~0_combout\) # ((\instmem|Mux12~0_combout\ & (!\pcupd|s_pc\(5) & \instmem|Mux7~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux12~0_combout\,
	datab => \instmem|Mux1~0_combout\,
	datac => \pcupd|s_pc\(5),
	datad => \instmem|Mux7~1_combout\,
	combout => \instmem|Mux12~1_combout\);

-- Location: LCCOMB_X72_Y34_N22
\mux1|muxout[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux1|muxout[2]~4_combout\ = (\controlUnit|Mux2~0_combout\ & ((\instmem|Mux12~1_combout\))) # (!\controlUnit|Mux2~0_combout\ & (\instmem|Mux7~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \instmem|Mux12~1_combout\,
	datad => \controlUnit|Mux2~0_combout\,
	combout => \mux1|muxout[2]~4_combout\);

-- Location: LCCOMB_X75_Y34_N14
\mux1|muxout[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux1|muxout[1]~3_combout\ = (!\pcupd|s_pc\(3) & (\instmem|Mux7~1_combout\ & ((!\pcupd|s_pc\(5)) # (!\pcupd|s_pc\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(3),
	datab => \instmem|Mux7~1_combout\,
	datac => \pcupd|s_pc\(4),
	datad => \pcupd|s_pc\(5),
	combout => \mux1|muxout[1]~3_combout\);

-- Location: LCCOMB_X70_Y32_N10
\instmem|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux11~0_combout\ = (\pcupd|s_pc\(3) & ((\pcupd|s_pc\(4)))) # (!\pcupd|s_pc\(3) & (\pcupd|s_pc\(2) & !\pcupd|s_pc\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pcupd|s_pc\(3),
	datac => \pcupd|s_pc\(2),
	datad => \pcupd|s_pc\(4),
	combout => \instmem|Mux11~0_combout\);

-- Location: LCCOMB_X70_Y32_N6
\instmem|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux0~5_combout\ = ((\pcupd|s_pc\(3) & \pcupd|s_pc\(2))) # (!\instmem|Mux7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pcupd|s_pc\(3),
	datac => \pcupd|s_pc\(2),
	datad => \instmem|Mux7~0_combout\,
	combout => \instmem|Mux0~5_combout\);

-- Location: LCCOMB_X70_Y32_N16
\instmem|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux11~1_combout\ = (\pcupd|s_pc\(5) & (((!\instmem|Mux0~5_combout\)))) # (!\pcupd|s_pc\(5) & (\instmem|Mux11~0_combout\ & (\instmem|Mux7~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux11~0_combout\,
	datab => \instmem|Mux7~1_combout\,
	datac => \pcupd|s_pc\(5),
	datad => \instmem|Mux0~5_combout\,
	combout => \instmem|Mux11~1_combout\);

-- Location: LCCOMB_X72_Y34_N26
\mux1|muxout[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux1|muxout[3]~5_combout\ = (\instmem|Mux1~0_combout\) # ((\instmem|Mux11~1_combout\ & \controlUnit|Mux2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux1~0_combout\,
	datab => \instmem|Mux11~1_combout\,
	datad => \controlUnit|Mux2~0_combout\,
	combout => \mux1|muxout[3]~5_combout\);

-- Location: LCCOMB_X75_Y34_N24
\mux1|muxout[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux1|muxout[0]~2_combout\ = ((\pcupd|s_pc\(5) & ((\pcupd|s_pc\(4)) # (\pcupd|s_pc\(3))))) # (!\pcupd|s_pc\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(4),
	datab => \pcupd|s_pc\(5),
	datac => \pcupd|s_pc\(2),
	datad => \pcupd|s_pc\(3),
	combout => \mux1|muxout[0]~2_combout\);

-- Location: LCCOMB_X76_Y34_N18
\mux1|muxout[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux1|muxout[0]~6_combout\ = (\pcupd|s_pc\(7)) # ((\pcupd|s_pc\(6)) # (\mux1|muxout[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(7),
	datab => \pcupd|s_pc\(6),
	datad => \mux1|muxout[0]~2_combout\,
	combout => \mux1|muxout[0]~6_combout\);

-- Location: LCCOMB_X72_Y34_N18
\regfile|du_mem|s_memory~1566\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1566_combout\ = (\mux1|muxout[2]~4_combout\ & (!\mux1|muxout[1]~3_combout\ & (\mux1|muxout[3]~5_combout\ & !\mux1|muxout[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux1|muxout[2]~4_combout\,
	datab => \mux1|muxout[1]~3_combout\,
	datac => \mux1|muxout[3]~5_combout\,
	datad => \mux1|muxout[0]~6_combout\,
	combout => \regfile|du_mem|s_memory~1566_combout\);

-- Location: LCCOMB_X72_Y34_N30
\regfile|du_mem|s_memory~1567\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1567_combout\ = (\SW[7]~input_o\ & \regfile|du_mem|s_memory~1566_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datad => \regfile|du_mem|s_memory~1566_combout\,
	combout => \regfile|du_mem|s_memory~1567_combout\);

-- Location: FF_X65_Y34_N9
\regfile|rt_mem|s_memory~455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(1),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~455_q\);

-- Location: LCCOMB_X72_Y34_N12
\regfile|du_mem|s_memory~1564\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1564_combout\ = (\mux1|muxout[3]~5_combout\ & (\mux1|muxout[1]~3_combout\ & (\mux1|muxout[2]~4_combout\ & \mux1|muxout[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux1|muxout[3]~5_combout\,
	datab => \mux1|muxout[1]~3_combout\,
	datac => \mux1|muxout[2]~4_combout\,
	datad => \mux1|muxout[0]~6_combout\,
	combout => \regfile|du_mem|s_memory~1564_combout\);

-- Location: LCCOMB_X72_Y34_N28
\regfile|du_mem|s_memory~1565\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1565_combout\ = (\SW[7]~input_o\ & \regfile|du_mem|s_memory~1564_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datad => \regfile|du_mem|s_memory~1564_combout\,
	combout => \regfile|du_mem|s_memory~1565_combout\);

-- Location: FF_X69_Y31_N13
\regfile|rt_mem|s_memory~487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \mux3|muxout\(1),
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~487_q\);

-- Location: LCCOMB_X72_Y34_N8
\regfile|du_mem|s_memory~1568\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1568_combout\ = (\mux1|muxout[3]~5_combout\ & (\mux1|muxout[1]~3_combout\ & (\mux1|muxout[2]~4_combout\ & !\mux1|muxout[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux1|muxout[3]~5_combout\,
	datab => \mux1|muxout[1]~3_combout\,
	datac => \mux1|muxout[2]~4_combout\,
	datad => \mux1|muxout[0]~6_combout\,
	combout => \regfile|du_mem|s_memory~1568_combout\);

-- Location: LCCOMB_X72_Y34_N2
\regfile|du_mem|s_memory~1569\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1569_combout\ = (\SW[7]~input_o\ & \regfile|du_mem|s_memory~1568_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datac => \regfile|du_mem|s_memory~1568_combout\,
	combout => \regfile|du_mem|s_memory~1569_combout\);

-- Location: FF_X65_Y34_N19
\regfile|rt_mem|s_memory~519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(1),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~519_q\);

-- Location: LCCOMB_X65_Y34_N18
\regfile|rt_mem|s_memory~1379\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1379_combout\ = (\instmem|Mux8~2_combout\ & (((\instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~487_q\)) # (!\instmem|Mux9~2_combout\ & 
-- ((\regfile|rt_mem|s_memory~519_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~487_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~519_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1379_combout\);

-- Location: LCCOMB_X65_Y34_N8
\regfile|rt_mem|s_memory~1380\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1380_combout\ = (\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1379_combout\ & (\regfile|rt_mem|s_memory~423_q\)) # (!\regfile|rt_mem|s_memory~1379_combout\ & ((\regfile|rt_mem|s_memory~455_q\))))) # 
-- (!\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1379_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~423_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~455_q\,
	datad => \regfile|rt_mem|s_memory~1379_combout\,
	combout => \regfile|rt_mem|s_memory~1380_combout\);

-- Location: LCCOMB_X63_Y35_N6
\regfile|rt_mem|s_memory~359feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~359feeder_combout\ = \mux3|muxout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(1),
	combout => \regfile|rt_mem|s_memory~359feeder_combout\);

-- Location: LCCOMB_X75_Y34_N30
\regfile|du_mem|s_memory~1140\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1140_combout\ = (!\pcupd|s_pc\(4) & (!\pcupd|s_pc\(3) & (!\pcupd|s_pc\(2) & \pcupd|s_pc\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(4),
	datab => \pcupd|s_pc\(3),
	datac => \pcupd|s_pc\(2),
	datad => \pcupd|s_pc\(5),
	combout => \regfile|du_mem|s_memory~1140_combout\);

-- Location: LCCOMB_X76_Y34_N30
\regfile|du_mem|s_memory~1575\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1575_combout\ = (\SW[7]~input_o\ & (!\pcupd|s_pc\(6) & (\regfile|du_mem|s_memory~1140_combout\ & !\pcupd|s_pc\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datab => \pcupd|s_pc\(6),
	datac => \regfile|du_mem|s_memory~1140_combout\,
	datad => \pcupd|s_pc\(7),
	combout => \regfile|du_mem|s_memory~1575_combout\);

-- Location: FF_X63_Y35_N7
\regfile|rt_mem|s_memory~359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~359feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~359_q\);

-- Location: LCCOMB_X75_Y34_N2
\regfile|du_mem|s_memory~1170\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1170_combout\ = (!\pcupd|s_pc\(4) & (!\pcupd|s_pc\(3) & (\pcupd|s_pc\(2) & \pcupd|s_pc\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(4),
	datab => \pcupd|s_pc\(3),
	datac => \pcupd|s_pc\(2),
	datad => \pcupd|s_pc\(5),
	combout => \regfile|du_mem|s_memory~1170_combout\);

-- Location: LCCOMB_X76_Y34_N10
\regfile|du_mem|s_memory~1577\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1577_combout\ = (!\pcupd|s_pc\(7) & (!\pcupd|s_pc\(6) & (\SW[7]~input_o\ & \regfile|du_mem|s_memory~1170_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(7),
	datab => \pcupd|s_pc\(6),
	datac => \SW[7]~input_o\,
	datad => \regfile|du_mem|s_memory~1170_combout\,
	combout => \regfile|du_mem|s_memory~1577_combout\);

-- Location: FF_X63_Y32_N27
\regfile|rt_mem|s_memory~391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(1),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~391_q\);

-- Location: LCCOMB_X61_Y29_N30
\regfile|rt_mem|s_memory~327feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~327feeder_combout\ = \mux3|muxout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(1),
	combout => \regfile|rt_mem|s_memory~327feeder_combout\);

-- Location: LCCOMB_X75_Y34_N12
\regfile|du_mem|s_memory~1125\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1125_combout\ = (\pcupd|s_pc\(4) & (\pcupd|s_pc\(3) & (\pcupd|s_pc\(2) & !\pcupd|s_pc\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(4),
	datab => \pcupd|s_pc\(3),
	datac => \pcupd|s_pc\(2),
	datad => \pcupd|s_pc\(5),
	combout => \regfile|du_mem|s_memory~1125_combout\);

-- Location: LCCOMB_X76_Y34_N12
\regfile|du_mem|s_memory~1574\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1574_combout\ = (!\pcupd|s_pc\(7) & (!\pcupd|s_pc\(6) & (\SW[7]~input_o\ & \regfile|du_mem|s_memory~1125_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(7),
	datab => \pcupd|s_pc\(6),
	datac => \SW[7]~input_o\,
	datad => \regfile|du_mem|s_memory~1125_combout\,
	combout => \regfile|du_mem|s_memory~1574_combout\);

-- Location: FF_X61_Y29_N31
\regfile|rt_mem|s_memory~327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~327feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~327_q\);

-- Location: LCCOMB_X75_Y34_N8
\regfile|du_mem|s_memory~1155\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1155_combout\ = (\pcupd|s_pc\(4) & (\pcupd|s_pc\(3) & (!\pcupd|s_pc\(2) & !\pcupd|s_pc\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(4),
	datab => \pcupd|s_pc\(3),
	datac => \pcupd|s_pc\(2),
	datad => \pcupd|s_pc\(5),
	combout => \regfile|du_mem|s_memory~1155_combout\);

-- Location: LCCOMB_X76_Y34_N0
\regfile|du_mem|s_memory~1576\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1576_combout\ = (!\pcupd|s_pc\(7) & (!\pcupd|s_pc\(6) & (\SW[7]~input_o\ & \regfile|du_mem|s_memory~1155_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(7),
	datab => \pcupd|s_pc\(6),
	datac => \SW[7]~input_o\,
	datad => \regfile|du_mem|s_memory~1155_combout\,
	combout => \regfile|du_mem|s_memory~1576_combout\);

-- Location: FF_X63_Y32_N29
\regfile|rt_mem|s_memory~295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(1),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~295_q\);

-- Location: LCCOMB_X63_Y32_N28
\regfile|rt_mem|s_memory~1372\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1372_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~295_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~327_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~327_q\,
	datac => \regfile|rt_mem|s_memory~295_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1372_combout\);

-- Location: LCCOMB_X63_Y32_N26
\regfile|rt_mem|s_memory~1373\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1373_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1372_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1372_combout\ & ((\regfile|rt_mem|s_memory~391_q\))) # 
-- (!\regfile|rt_mem|s_memory~1372_combout\ & (\regfile|rt_mem|s_memory~359_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~359_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~391_q\,
	datad => \regfile|rt_mem|s_memory~1372_combout\,
	combout => \regfile|rt_mem|s_memory~1373_combout\);

-- Location: LCCOMB_X61_Y30_N10
\regfile|rt_mem|s_memory~103feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~103feeder_combout\ = \mux3|muxout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(1),
	combout => \regfile|rt_mem|s_memory~103feeder_combout\);

-- Location: LCCOMB_X75_Y34_N0
\regfile|du_mem|s_memory~1185\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1185_combout\ = (!\pcupd|s_pc\(4) & (!\pcupd|s_pc\(3) & (!\pcupd|s_pc\(2) & !\pcupd|s_pc\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(4),
	datab => \pcupd|s_pc\(3),
	datac => \pcupd|s_pc\(2),
	datad => \pcupd|s_pc\(5),
	combout => \regfile|du_mem|s_memory~1185_combout\);

-- Location: LCCOMB_X76_Y34_N24
\regfile|du_mem|s_memory~1578\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1578_combout\ = (!\pcupd|s_pc\(7) & (!\pcupd|s_pc\(6) & (\regfile|du_mem|s_memory~1185_combout\ & \SW[7]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(7),
	datab => \pcupd|s_pc\(6),
	datac => \regfile|du_mem|s_memory~1185_combout\,
	datad => \SW[7]~input_o\,
	combout => \regfile|du_mem|s_memory~1578_combout\);

-- Location: FF_X61_Y30_N11
\regfile|rt_mem|s_memory~103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~103feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~103_q\);

-- Location: LCCOMB_X75_Y34_N20
\regfile|du_mem|s_memory~1215\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1215_combout\ = (!\pcupd|s_pc\(4) & (!\pcupd|s_pc\(3) & (\pcupd|s_pc\(2) & !\pcupd|s_pc\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(4),
	datab => \pcupd|s_pc\(3),
	datac => \pcupd|s_pc\(2),
	datad => \pcupd|s_pc\(5),
	combout => \regfile|du_mem|s_memory~1215_combout\);

-- Location: LCCOMB_X76_Y34_N16
\regfile|du_mem|s_memory~1580\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1580_combout\ = (\SW[7]~input_o\ & (!\pcupd|s_pc\(6) & (\regfile|du_mem|s_memory~1215_combout\ & !\pcupd|s_pc\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datab => \pcupd|s_pc\(6),
	datac => \regfile|du_mem|s_memory~1215_combout\,
	datad => \pcupd|s_pc\(7),
	combout => \regfile|du_mem|s_memory~1580_combout\);

-- Location: FF_X66_Y30_N5
\regfile|rt_mem|s_memory~135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(1),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~135_q\);

-- Location: LCCOMB_X75_Y34_N18
\regfile|du_mem|s_memory~1200\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1200_combout\ = (\pcupd|s_pc\(5) & ((\pcupd|s_pc\(4)) # ((\pcupd|s_pc\(3) & \pcupd|s_pc\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(4),
	datab => \pcupd|s_pc\(3),
	datac => \pcupd|s_pc\(2),
	datad => \pcupd|s_pc\(5),
	combout => \regfile|du_mem|s_memory~1200_combout\);

-- Location: LCCOMB_X76_Y34_N22
\regfile|du_mem|s_memory~1579\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1579_combout\ = (\SW[7]~input_o\ & ((\pcupd|s_pc\(6)) # ((\regfile|du_mem|s_memory~1200_combout\) # (\pcupd|s_pc\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datab => \pcupd|s_pc\(6),
	datac => \regfile|du_mem|s_memory~1200_combout\,
	datad => \pcupd|s_pc\(7),
	combout => \regfile|du_mem|s_memory~1579_combout\);

-- Location: FF_X66_Y30_N19
\regfile|rt_mem|s_memory~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(1),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~39_q\);

-- Location: LCCOMB_X65_Y31_N8
\regfile|rt_mem|s_memory~71feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~71feeder_combout\ = \mux3|muxout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(1),
	combout => \regfile|rt_mem|s_memory~71feeder_combout\);

-- Location: LCCOMB_X73_Y34_N24
\regfile|du_mem|s_memory~1562\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1562_combout\ = (!\mux1|muxout[3]~5_combout\ & (!\mux1|muxout[2]~4_combout\ & (!\mux1|muxout[1]~3_combout\ & !\mux1|muxout[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux1|muxout[3]~5_combout\,
	datab => \mux1|muxout[2]~4_combout\,
	datac => \mux1|muxout[1]~3_combout\,
	datad => \mux1|muxout[0]~6_combout\,
	combout => \regfile|du_mem|s_memory~1562_combout\);

-- Location: LCCOMB_X72_Y34_N4
\regfile|du_mem|s_memory~1563\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1563_combout\ = (\SW[7]~input_o\ & \regfile|du_mem|s_memory~1562_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datad => \regfile|du_mem|s_memory~1562_combout\,
	combout => \regfile|du_mem|s_memory~1563_combout\);

-- Location: FF_X65_Y31_N9
\regfile|rt_mem|s_memory~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~71feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~71_q\);

-- Location: LCCOMB_X66_Y30_N18
\regfile|rt_mem|s_memory~1376\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1376_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~39_q\)) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~71_q\))))) # (!\instmem|Mux8~2_combout\ & 
-- (!\instmem|Mux9~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \instmem|Mux9~2_combout\,
	datac => \regfile|rt_mem|s_memory~39_q\,
	datad => \regfile|rt_mem|s_memory~71_q\,
	combout => \regfile|rt_mem|s_memory~1376_combout\);

-- Location: LCCOMB_X66_Y30_N4
\regfile|rt_mem|s_memory~1377\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1377_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1376_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1376_combout\ & ((\regfile|rt_mem|s_memory~135_q\))) # 
-- (!\regfile|rt_mem|s_memory~1376_combout\ & (\regfile|rt_mem|s_memory~103_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~103_q\,
	datac => \regfile|rt_mem|s_memory~135_q\,
	datad => \regfile|rt_mem|s_memory~1376_combout\,
	combout => \regfile|rt_mem|s_memory~1377_combout\);

-- Location: LCCOMB_X79_Y31_N16
\regfile|rt_mem|s_memory~167feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~167feeder_combout\ = \mux3|muxout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(1),
	combout => \regfile|rt_mem|s_memory~167feeder_combout\);

-- Location: LCCOMB_X75_Y34_N4
\regfile|du_mem|s_memory~1095\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1095_combout\ = (!\pcupd|s_pc\(4) & (\pcupd|s_pc\(3) & (!\pcupd|s_pc\(2) & !\pcupd|s_pc\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(4),
	datab => \pcupd|s_pc\(3),
	datac => \pcupd|s_pc\(2),
	datad => \pcupd|s_pc\(5),
	combout => \regfile|du_mem|s_memory~1095_combout\);

-- Location: LCCOMB_X76_Y34_N28
\regfile|du_mem|s_memory~1572\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1572_combout\ = (\SW[7]~input_o\ & (!\pcupd|s_pc\(6) & (\regfile|du_mem|s_memory~1095_combout\ & !\pcupd|s_pc\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datab => \pcupd|s_pc\(6),
	datac => \regfile|du_mem|s_memory~1095_combout\,
	datad => \pcupd|s_pc\(7),
	combout => \regfile|du_mem|s_memory~1572_combout\);

-- Location: FF_X79_Y31_N17
\regfile|rt_mem|s_memory~167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~167feeder_combout\,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~167_q\);

-- Location: LCCOMB_X75_Y34_N26
\regfile|du_mem|s_memory~1080\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1080_combout\ = (!\pcupd|s_pc\(4) & (\pcupd|s_pc\(3) & (\pcupd|s_pc\(2) & !\pcupd|s_pc\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(4),
	datab => \pcupd|s_pc\(3),
	datac => \pcupd|s_pc\(2),
	datad => \pcupd|s_pc\(5),
	combout => \regfile|du_mem|s_memory~1080_combout\);

-- Location: LCCOMB_X76_Y34_N26
\regfile|du_mem|s_memory~1571\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1571_combout\ = (\SW[7]~input_o\ & (!\pcupd|s_pc\(6) & (\regfile|du_mem|s_memory~1080_combout\ & !\pcupd|s_pc\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datab => \pcupd|s_pc\(6),
	datac => \regfile|du_mem|s_memory~1080_combout\,
	datad => \pcupd|s_pc\(7),
	combout => \regfile|du_mem|s_memory~1571_combout\);

-- Location: FF_X76_Y31_N29
\regfile|rt_mem|s_memory~199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(1),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~199_q\);

-- Location: LCCOMB_X76_Y28_N12
\regfile|rt_mem|s_memory~263feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~263feeder_combout\ = \mux3|muxout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(1),
	combout => \regfile|rt_mem|s_memory~263feeder_combout\);

-- Location: LCCOMB_X75_Y34_N22
\regfile|du_mem|s_memory~1110\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1110_combout\ = (\pcupd|s_pc\(4) & (!\pcupd|s_pc\(3) & (\pcupd|s_pc\(2) & !\pcupd|s_pc\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(4),
	datab => \pcupd|s_pc\(3),
	datac => \pcupd|s_pc\(2),
	datad => \pcupd|s_pc\(5),
	combout => \regfile|du_mem|s_memory~1110_combout\);

-- Location: LCCOMB_X76_Y34_N2
\regfile|du_mem|s_memory~1573\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1573_combout\ = (\SW[7]~input_o\ & (!\pcupd|s_pc\(6) & (!\pcupd|s_pc\(7) & \regfile|du_mem|s_memory~1110_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datab => \pcupd|s_pc\(6),
	datac => \pcupd|s_pc\(7),
	datad => \regfile|du_mem|s_memory~1110_combout\,
	combout => \regfile|du_mem|s_memory~1573_combout\);

-- Location: FF_X76_Y28_N13
\regfile|rt_mem|s_memory~263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~263feeder_combout\,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~263_q\);

-- Location: LCCOMB_X75_Y34_N16
\regfile|du_mem|s_memory~1065\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1065_combout\ = (\pcupd|s_pc\(4) & (!\pcupd|s_pc\(3) & (!\pcupd|s_pc\(2) & !\pcupd|s_pc\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(4),
	datab => \pcupd|s_pc\(3),
	datac => \pcupd|s_pc\(2),
	datad => \pcupd|s_pc\(5),
	combout => \regfile|du_mem|s_memory~1065_combout\);

-- Location: LCCOMB_X76_Y34_N20
\regfile|du_mem|s_memory~1570\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1570_combout\ = (!\pcupd|s_pc\(7) & (!\pcupd|s_pc\(6) & (\regfile|du_mem|s_memory~1065_combout\ & \SW[7]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(7),
	datab => \pcupd|s_pc\(6),
	datac => \regfile|du_mem|s_memory~1065_combout\,
	datad => \SW[7]~input_o\,
	combout => \regfile|du_mem|s_memory~1570_combout\);

-- Location: FF_X76_Y31_N3
\regfile|rt_mem|s_memory~231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(1),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~231_q\);

-- Location: LCCOMB_X76_Y31_N2
\regfile|rt_mem|s_memory~1374\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1374_combout\ = (\instmem|Mux8~2_combout\ & (((\instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~231_q\))) # (!\instmem|Mux9~2_combout\ & 
-- (\regfile|rt_mem|s_memory~263_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~263_q\,
	datac => \regfile|rt_mem|s_memory~231_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1374_combout\);

-- Location: LCCOMB_X76_Y31_N28
\regfile|rt_mem|s_memory~1375\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1375_combout\ = (\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1374_combout\ & (\regfile|rt_mem|s_memory~167_q\)) # (!\regfile|rt_mem|s_memory~1374_combout\ & ((\regfile|rt_mem|s_memory~199_q\))))) # 
-- (!\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1374_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~167_q\,
	datac => \regfile|rt_mem|s_memory~199_q\,
	datad => \regfile|rt_mem|s_memory~1374_combout\,
	combout => \regfile|rt_mem|s_memory~1375_combout\);

-- Location: LCCOMB_X66_Y30_N10
\regfile|rt_mem|s_memory~1378\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1378_combout\ = (\instmem|Mux1~0_combout\ & (\instmem|Mux7~2_combout\)) # (!\instmem|Mux1~0_combout\ & ((\instmem|Mux7~2_combout\ & ((\regfile|rt_mem|s_memory~1375_combout\))) # (!\instmem|Mux7~2_combout\ & 
-- (\regfile|rt_mem|s_memory~1377_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux1~0_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rt_mem|s_memory~1377_combout\,
	datad => \regfile|rt_mem|s_memory~1375_combout\,
	combout => \regfile|rt_mem|s_memory~1378_combout\);

-- Location: LCCOMB_X66_Y30_N28
\regfile|rt_mem|s_memory~1381\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1381_combout\ = (\instmem|Mux1~0_combout\ & ((\regfile|rt_mem|s_memory~1378_combout\ & (\regfile|rt_mem|s_memory~1380_combout\)) # (!\regfile|rt_mem|s_memory~1378_combout\ & ((\regfile|rt_mem|s_memory~1373_combout\))))) # 
-- (!\instmem|Mux1~0_combout\ & (((\regfile|rt_mem|s_memory~1378_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux1~0_combout\,
	datab => \regfile|rt_mem|s_memory~1380_combout\,
	datac => \regfile|rt_mem|s_memory~1373_combout\,
	datad => \regfile|rt_mem|s_memory~1378_combout\,
	combout => \regfile|rt_mem|s_memory~1381_combout\);

-- Location: LCCOMB_X66_Y30_N22
\mux2|muxout[1]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux2|muxout[1]~42_combout\ = (\mux2|muxout[1]~41_combout\) # ((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1381_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux2|muxout[1]~0_combout\,
	datac => \mux2|muxout[1]~41_combout\,
	datad => \regfile|rt_mem|s_memory~1381_combout\,
	combout => \mux2|muxout[1]~42_combout\);

-- Location: LCCOMB_X62_Y33_N0
\instmem|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux21~0_combout\ = ((\pcupd|s_pc\(5) & !\pcupd|s_pc\(2))) # (!\instmem|Mux3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(5),
	datac => \pcupd|s_pc\(2),
	datad => \instmem|Mux3~0_combout\,
	combout => \instmem|Mux21~0_combout\);

-- Location: LCCOMB_X66_Y32_N4
\mux2|muxout[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux2|muxout[5]~2_combout\ = (!\instmem|Mux9~1_combout\ & ((!\pcupd|s_pc\(5)) # (!\instmem|Mux0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux9~1_combout\,
	datab => \instmem|Mux0~5_combout\,
	datad => \pcupd|s_pc\(5),
	combout => \mux2|muxout[5]~2_combout\);

-- Location: LCCOMB_X75_Y32_N14
\instmem|Mux25~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux25~3_combout\ = (\pcupd|s_pc\(2) & (((!\pcupd|s_pc\(3) & !\pcupd|s_pc\(5))))) # (!\pcupd|s_pc\(2) & (\pcupd|s_pc\(3) & (\pcupd|s_pc\(4) $ (\pcupd|s_pc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(2),
	datab => \pcupd|s_pc\(4),
	datac => \pcupd|s_pc\(3),
	datad => \pcupd|s_pc\(5),
	combout => \instmem|Mux25~3_combout\);

-- Location: LCCOMB_X75_Y32_N30
\instmem|Mux25~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux25~6_combout\ = (!\pcupd|s_pc\(7) & (\instmem|Mux25~3_combout\ & !\pcupd|s_pc\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(7),
	datab => \instmem|Mux25~3_combout\,
	datad => \pcupd|s_pc\(6),
	combout => \instmem|Mux25~6_combout\);

-- Location: LCCOMB_X75_Y32_N12
\instmem|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux23~0_combout\ = (\pcupd|s_pc\(5) & (\pcupd|s_pc\(2) $ (((\pcupd|s_pc\(3)))))) # (!\pcupd|s_pc\(5) & (((\pcupd|s_pc\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(2),
	datab => \pcupd|s_pc\(4),
	datac => \pcupd|s_pc\(3),
	datad => \pcupd|s_pc\(5),
	combout => \instmem|Mux23~0_combout\);

-- Location: LCCOMB_X75_Y32_N10
\instmem|Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux23~1_combout\ = (\instmem|Mux23~0_combout\ & ((\pcupd|s_pc\(5) & (\instmem|Mux7~0_combout\)) # (!\pcupd|s_pc\(5) & ((\instmem|Mux7~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(5),
	datab => \instmem|Mux7~0_combout\,
	datac => \instmem|Mux7~1_combout\,
	datad => \instmem|Mux23~0_combout\,
	combout => \instmem|Mux23~1_combout\);

-- Location: LCCOMB_X75_Y32_N28
\alucontrol|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alucontrol|Mux2~0_combout\ = (\instmem|Mux24~1_combout\ & (!\instmem|Mux3~0_combout\ & (\instmem|Mux25~6_combout\ & \instmem|Mux23~1_combout\))) # (!\instmem|Mux24~1_combout\ & (\instmem|Mux3~0_combout\ & (!\instmem|Mux25~6_combout\ & 
-- !\instmem|Mux23~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux24~1_combout\,
	datab => \instmem|Mux3~0_combout\,
	datac => \instmem|Mux25~6_combout\,
	datad => \instmem|Mux23~1_combout\,
	combout => \alucontrol|Mux2~0_combout\);

-- Location: LCCOMB_X62_Y33_N10
\alucontrol|Mux5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \alucontrol|Mux5~5_combout\ = (\instmem|Mux21~0_combout\ & (!\controlUnit|Mux0~0_combout\ & (\mux2|muxout[5]~2_combout\ & \alucontrol|Mux2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux21~0_combout\,
	datab => \controlUnit|Mux0~0_combout\,
	datac => \mux2|muxout[5]~2_combout\,
	datad => \alucontrol|Mux2~0_combout\,
	combout => \alucontrol|Mux5~5_combout\);

-- Location: LCCOMB_X62_Y33_N16
\alucontrol|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alucontrol|Mux4~0_combout\ = (\pcupd|s_pc\(5)) # ((\pcupd|s_pc\(3)) # (!\pcupd|s_pc\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(5),
	datab => \pcupd|s_pc\(3),
	datad => \pcupd|s_pc\(4),
	combout => \alucontrol|Mux4~0_combout\);

-- Location: LCCOMB_X62_Y33_N2
\alucontrol|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alucontrol|Mux4~1_combout\ = (\controlUnit|Mux1~1_combout\) # ((\alucontrol|Mux4~0_combout\) # ((\instmem|Mux1~0_combout\) # (!\instmem|Mux7~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlUnit|Mux1~1_combout\,
	datab => \alucontrol|Mux4~0_combout\,
	datac => \instmem|Mux7~1_combout\,
	datad => \instmem|Mux1~0_combout\,
	combout => \alucontrol|Mux4~1_combout\);

-- Location: LCCOMB_X62_Y33_N4
\alucontrol|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \alucontrol|Mux5~4_combout\ = (!\controlUnit|Mux0~0_combout\ & \controlUnit|Mux1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controlUnit|Mux0~0_combout\,
	datad => \controlUnit|Mux1~1_combout\,
	combout => \alucontrol|Mux5~4_combout\);

-- Location: LCCOMB_X73_Y32_N6
\alu|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Equal0~3_combout\ = (!\pcupd|s_pc\(4) & (\pcupd|s_pc\(3) & \pcupd|s_pc\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(4),
	datab => \pcupd|s_pc\(3),
	datad => \pcupd|s_pc\(2),
	combout => \alu|Equal0~3_combout\);

-- Location: LCCOMB_X73_Y32_N26
\alu|Equal0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Equal0~12_combout\ = (!\pcupd|s_pc\(6) & (!\pcupd|s_pc\(7) & (!\pcupd|s_pc\(5) & \alu|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(6),
	datab => \pcupd|s_pc\(7),
	datac => \pcupd|s_pc\(5),
	datad => \alu|Equal0~3_combout\,
	combout => \alu|Equal0~12_combout\);

-- Location: LCCOMB_X66_Y30_N0
\alu|Add0|auto_generated|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|_~5_combout\ = \alu|Equal0~12_combout\ $ (((\mux2|muxout[1]~41_combout\) # ((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1381_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Equal0~12_combout\,
	datab => \mux2|muxout[1]~0_combout\,
	datac => \mux2|muxout[1]~41_combout\,
	datad => \regfile|rt_mem|s_memory~1381_combout\,
	combout => \alu|Add0|auto_generated|_~5_combout\);

-- Location: LCCOMB_X70_Y32_N8
\instmem|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux4~0_combout\ = (\pcupd|s_pc\(5) $ (((!\pcupd|s_pc\(4) & !\pcupd|s_pc\(3))))) # (!\instmem|Mux7~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(4),
	datab => \pcupd|s_pc\(3),
	datac => \pcupd|s_pc\(5),
	datad => \instmem|Mux7~1_combout\,
	combout => \instmem|Mux4~0_combout\);

-- Location: LCCOMB_X73_Y32_N24
\instmem|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux3~1_combout\ = (\pcupd|s_pc\(5) & (\instmem|Mux3~0_combout\ & \pcupd|s_pc\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pcupd|s_pc\(5),
	datac => \instmem|Mux3~0_combout\,
	datad => \pcupd|s_pc\(2),
	combout => \instmem|Mux3~1_combout\);

-- Location: LCCOMB_X69_Y32_N28
\regfile|rs_mem|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|Equal0~0_combout\ = (!\instmem|Mux7~2_combout\ & (!\instmem|Mux1~0_combout\ & (\instmem|Mux4~0_combout\ & !\instmem|Mux3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \instmem|Mux1~0_combout\,
	datac => \instmem|Mux4~0_combout\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|Equal0~0_combout\);

-- Location: LCCOMB_X67_Y35_N20
\regfile|rs_mem|s_memory~263feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~263feeder_combout\ = \mux3|muxout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(1),
	combout => \regfile|rs_mem|s_memory~263feeder_combout\);

-- Location: FF_X67_Y35_N21
\regfile|rs_mem|s_memory~263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~263feeder_combout\,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~263_q\);

-- Location: FF_X65_Y32_N31
\regfile|rs_mem|s_memory~135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(1),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~135_q\);

-- Location: LCCOMB_X65_Y32_N30
\regfile|rs_mem|s_memory~1359\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1359_combout\ = (\instmem|Mux4~0_combout\ & (((\instmem|Mux3~1_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\instmem|Mux3~1_combout\ & (\regfile|rs_mem|s_memory~263_q\)) # (!\instmem|Mux3~1_combout\ & 
-- ((\regfile|rs_mem|s_memory~135_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~0_combout\,
	datab => \regfile|rs_mem|s_memory~263_q\,
	datac => \regfile|rs_mem|s_memory~135_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1359_combout\);

-- Location: LCCOMB_X61_Y31_N22
\regfile|rs_mem|s_memory~199feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~199feeder_combout\ = \mux3|muxout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(1),
	combout => \regfile|rs_mem|s_memory~199feeder_combout\);

-- Location: FF_X61_Y31_N23
\regfile|rs_mem|s_memory~199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~199feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~199_q\);

-- Location: FF_X65_Y31_N31
\regfile|rs_mem|s_memory~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(1),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~71_q\);

-- Location: LCCOMB_X65_Y31_N30
\regfile|rs_mem|s_memory~1360\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1360_combout\ = (\regfile|rs_mem|s_memory~1359_combout\ & ((\regfile|rs_mem|s_memory~199_q\) # ((!\instmem|Mux4~0_combout\)))) # (!\regfile|rs_mem|s_memory~1359_combout\ & (((\regfile|rs_mem|s_memory~71_q\ & 
-- \instmem|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1359_combout\,
	datab => \regfile|rs_mem|s_memory~199_q\,
	datac => \regfile|rs_mem|s_memory~71_q\,
	datad => \instmem|Mux4~0_combout\,
	combout => \regfile|rs_mem|s_memory~1360_combout\);

-- Location: LCCOMB_X66_Y31_N12
\regfile|rs_mem|s_memory~167feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~167feeder_combout\ = \mux3|muxout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(1),
	combout => \regfile|rs_mem|s_memory~167feeder_combout\);

-- Location: FF_X66_Y31_N13
\regfile|rs_mem|s_memory~167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~167feeder_combout\,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~167_q\);

-- Location: FF_X65_Y31_N29
\regfile|rs_mem|s_memory~231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(1),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~231_q\);

-- Location: LCCOMB_X65_Y35_N6
\regfile|rs_mem|s_memory~103feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~103feeder_combout\ = \mux3|muxout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(1),
	combout => \regfile|rs_mem|s_memory~103feeder_combout\);

-- Location: FF_X65_Y35_N7
\regfile|rs_mem|s_memory~103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~103feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~103_q\);

-- Location: FF_X66_Y31_N19
\regfile|rs_mem|s_memory~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(1),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~39_q\);

-- Location: LCCOMB_X66_Y31_N18
\regfile|rs_mem|s_memory~1361\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1361_combout\ = (\instmem|Mux4~0_combout\ & (((\regfile|rs_mem|s_memory~39_q\ & !\instmem|Mux3~1_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~103_q\) # ((\instmem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~0_combout\,
	datab => \regfile|rs_mem|s_memory~103_q\,
	datac => \regfile|rs_mem|s_memory~39_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1361_combout\);

-- Location: LCCOMB_X65_Y31_N28
\regfile|rs_mem|s_memory~1362\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1362_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~1361_combout\ & ((\regfile|rs_mem|s_memory~231_q\))) # (!\regfile|rs_mem|s_memory~1361_combout\ & (\regfile|rs_mem|s_memory~167_q\)))) # 
-- (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~1361_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~167_q\,
	datac => \regfile|rs_mem|s_memory~231_q\,
	datad => \regfile|rs_mem|s_memory~1361_combout\,
	combout => \regfile|rs_mem|s_memory~1362_combout\);

-- Location: LCCOMB_X65_Y31_N10
\regfile|rs_mem|s_memory~1363\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1363_combout\ = (\instmem|Mux1~0_combout\ & ((\instmem|Mux7~2_combout\) # ((\regfile|rs_mem|s_memory~1360_combout\)))) # (!\instmem|Mux1~0_combout\ & (!\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1362_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux1~0_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~1360_combout\,
	datad => \regfile|rs_mem|s_memory~1362_combout\,
	combout => \regfile|rs_mem|s_memory~1363_combout\);

-- Location: LCCOMB_X66_Y34_N26
\regfile|rs_mem|s_memory~391feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~391feeder_combout\ = \mux3|muxout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(1),
	combout => \regfile|rs_mem|s_memory~391feeder_combout\);

-- Location: FF_X66_Y34_N27
\regfile|rs_mem|s_memory~391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~391feeder_combout\,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~391_q\);

-- Location: FF_X65_Y34_N7
\regfile|rs_mem|s_memory~519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(1),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~519_q\);

-- Location: LCCOMB_X69_Y36_N2
\regfile|rs_mem|s_memory~455feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~455feeder_combout\ = \mux3|muxout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(1),
	combout => \regfile|rs_mem|s_memory~455feeder_combout\);

-- Location: FF_X69_Y36_N3
\regfile|rs_mem|s_memory~455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~455feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~455_q\);

-- Location: FF_X69_Y36_N9
\regfile|rs_mem|s_memory~327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(1),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~327_q\);

-- Location: LCCOMB_X69_Y36_N8
\regfile|rs_mem|s_memory~1364\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1364_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~455_q\) # ((!\instmem|Mux4~0_combout\)))) # (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~327_q\ & \instmem|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~455_q\,
	datac => \regfile|rs_mem|s_memory~327_q\,
	datad => \instmem|Mux4~0_combout\,
	combout => \regfile|rs_mem|s_memory~1364_combout\);

-- Location: LCCOMB_X65_Y34_N6
\regfile|rs_mem|s_memory~1365\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1365_combout\ = (\instmem|Mux4~0_combout\ & (((\regfile|rs_mem|s_memory~1364_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~1364_combout\ & ((\regfile|rs_mem|s_memory~519_q\))) # 
-- (!\regfile|rs_mem|s_memory~1364_combout\ & (\regfile|rs_mem|s_memory~391_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~0_combout\,
	datab => \regfile|rs_mem|s_memory~391_q\,
	datac => \regfile|rs_mem|s_memory~519_q\,
	datad => \regfile|rs_mem|s_memory~1364_combout\,
	combout => \regfile|rs_mem|s_memory~1365_combout\);

-- Location: LCCOMB_X65_Y30_N20
\regfile|rs_mem|s_memory~359feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~359feeder_combout\ = \mux3|muxout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(1),
	combout => \regfile|rs_mem|s_memory~359feeder_combout\);

-- Location: FF_X65_Y30_N21
\regfile|rs_mem|s_memory~359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~359feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~359_q\);

-- Location: FF_X65_Y30_N19
\regfile|rs_mem|s_memory~487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(1),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~487_q\);

-- Location: LCCOMB_X66_Y35_N8
\regfile|rs_mem|s_memory~423feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~423feeder_combout\ = \mux3|muxout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(1),
	combout => \regfile|rs_mem|s_memory~423feeder_combout\);

-- Location: FF_X66_Y35_N9
\regfile|rs_mem|s_memory~423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~423feeder_combout\,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~423_q\);

-- Location: FF_X66_Y35_N7
\regfile|rs_mem|s_memory~295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(1),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~295_q\);

-- Location: LCCOMB_X66_Y35_N6
\regfile|rs_mem|s_memory~1357\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1357_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~423_q\) # ((!\instmem|Mux4~0_combout\)))) # (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~295_q\ & \instmem|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~423_q\,
	datac => \regfile|rs_mem|s_memory~295_q\,
	datad => \instmem|Mux4~0_combout\,
	combout => \regfile|rs_mem|s_memory~1357_combout\);

-- Location: LCCOMB_X65_Y30_N18
\regfile|rs_mem|s_memory~1358\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1358_combout\ = (\instmem|Mux4~0_combout\ & (((\regfile|rs_mem|s_memory~1357_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~1357_combout\ & ((\regfile|rs_mem|s_memory~487_q\))) # 
-- (!\regfile|rs_mem|s_memory~1357_combout\ & (\regfile|rs_mem|s_memory~359_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~0_combout\,
	datab => \regfile|rs_mem|s_memory~359_q\,
	datac => \regfile|rs_mem|s_memory~487_q\,
	datad => \regfile|rs_mem|s_memory~1357_combout\,
	combout => \regfile|rs_mem|s_memory~1358_combout\);

-- Location: LCCOMB_X65_Y31_N0
\regfile|rs_mem|s_memory~1366\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1366_combout\ = (\regfile|rs_mem|s_memory~1363_combout\ & (((\regfile|rs_mem|s_memory~1365_combout\)) # (!\instmem|Mux7~2_combout\))) # (!\regfile|rs_mem|s_memory~1363_combout\ & (\instmem|Mux7~2_combout\ & 
-- ((\regfile|rs_mem|s_memory~1358_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1363_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~1365_combout\,
	datad => \regfile|rs_mem|s_memory~1358_combout\,
	combout => \regfile|rs_mem|s_memory~1366_combout\);

-- Location: LCCOMB_X65_Y31_N22
\regfile|rs_mem|readData[1]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[1]~49_combout\ = (!\regfile|rs_mem|Equal0~0_combout\ & \regfile|rs_mem|s_memory~1366_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile|rs_mem|Equal0~0_combout\,
	datad => \regfile|rs_mem|s_memory~1366_combout\,
	combout => \regfile|rs_mem|readData[1]~49_combout\);

-- Location: LCCOMB_X75_Y32_N6
\mux2|muxout[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux2|muxout[0]~1_combout\ = (\instmem|Mux25~6_combout\ & (\instmem|Mux7~0_combout\ & !\instmem|Mux0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux25~6_combout\,
	datab => \instmem|Mux7~0_combout\,
	datad => \instmem|Mux0~4_combout\,
	combout => \mux2|muxout[0]~1_combout\);

-- Location: LCCOMB_X65_Y33_N6
\regfile|rt_mem|s_memory~358feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~358feeder_combout\ = \alu|Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux31~1_combout\,
	combout => \regfile|rt_mem|s_memory~358feeder_combout\);

-- Location: FF_X65_Y33_N7
\regfile|rt_mem|s_memory~358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~358feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~358_q\);

-- Location: FF_X69_Y31_N5
\regfile|rt_mem|s_memory~390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~390_q\);

-- Location: LCCOMB_X75_Y29_N0
\regfile|rt_mem|s_memory~326feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~326feeder_combout\ = \alu|Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux31~1_combout\,
	combout => \regfile|rt_mem|s_memory~326feeder_combout\);

-- Location: FF_X75_Y29_N1
\regfile|rt_mem|s_memory~326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~326feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~326_q\);

-- Location: FF_X75_Y29_N31
\regfile|rt_mem|s_memory~294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~294_q\);

-- Location: LCCOMB_X75_Y29_N30
\regfile|rt_mem|s_memory~1062\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1062_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~294_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~326_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~326_q\,
	datac => \regfile|rt_mem|s_memory~294_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1062_combout\);

-- Location: LCCOMB_X69_Y31_N4
\regfile|rt_mem|s_memory~1063\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1063_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1062_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1062_combout\ & ((\regfile|rt_mem|s_memory~390_q\))) # 
-- (!\regfile|rt_mem|s_memory~1062_combout\ & (\regfile|rt_mem|s_memory~358_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~358_q\,
	datac => \regfile|rt_mem|s_memory~390_q\,
	datad => \regfile|rt_mem|s_memory~1062_combout\,
	combout => \regfile|rt_mem|s_memory~1063_combout\);

-- Location: LCCOMB_X73_Y33_N0
\regfile|rt_mem|s_memory~102feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~102feeder_combout\ = \alu|Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux31~1_combout\,
	combout => \regfile|rt_mem|s_memory~102feeder_combout\);

-- Location: FF_X73_Y33_N1
\regfile|rt_mem|s_memory~102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~102feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~102_q\);

-- Location: FF_X70_Y32_N23
\regfile|rt_mem|s_memory~134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~134_q\);

-- Location: LCCOMB_X68_Y33_N16
\regfile|rt_mem|s_memory~70feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~70feeder_combout\ = \alu|Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux31~1_combout\,
	combout => \regfile|rt_mem|s_memory~70feeder_combout\);

-- Location: FF_X68_Y33_N17
\regfile|rt_mem|s_memory~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~70feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~70_q\);

-- Location: FF_X69_Y32_N11
\regfile|rt_mem|s_memory~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~38_q\);

-- Location: LCCOMB_X69_Y32_N10
\regfile|rt_mem|s_memory~1066\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1066_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~38_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~70_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~70_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~38_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1066_combout\);

-- Location: LCCOMB_X70_Y32_N22
\regfile|rt_mem|s_memory~1067\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1067_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1066_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1066_combout\ & ((\regfile|rt_mem|s_memory~134_q\))) # 
-- (!\regfile|rt_mem|s_memory~1066_combout\ & (\regfile|rt_mem|s_memory~102_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~102_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~134_q\,
	datad => \regfile|rt_mem|s_memory~1066_combout\,
	combout => \regfile|rt_mem|s_memory~1067_combout\);

-- Location: LCCOMB_X76_Y29_N10
\regfile|rt_mem|s_memory~166feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~166feeder_combout\ = \alu|Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux31~1_combout\,
	combout => \regfile|rt_mem|s_memory~166feeder_combout\);

-- Location: FF_X76_Y29_N11
\regfile|rt_mem|s_memory~166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~166feeder_combout\,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~166_q\);

-- Location: FF_X75_Y32_N17
\regfile|rt_mem|s_memory~198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~198_q\);

-- Location: LCCOMB_X77_Y32_N12
\regfile|rt_mem|s_memory~262feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~262feeder_combout\ = \alu|Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux31~1_combout\,
	combout => \regfile|rt_mem|s_memory~262feeder_combout\);

-- Location: FF_X77_Y32_N13
\regfile|rt_mem|s_memory~262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~262feeder_combout\,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~262_q\);

-- Location: FF_X77_Y32_N11
\regfile|rt_mem|s_memory~230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~230_q\);

-- Location: LCCOMB_X77_Y32_N10
\regfile|rt_mem|s_memory~1064\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1064_combout\ = (\instmem|Mux8~2_combout\ & (((\instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~230_q\))) # (!\instmem|Mux9~2_combout\ & 
-- (\regfile|rt_mem|s_memory~262_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~262_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~230_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1064_combout\);

-- Location: LCCOMB_X75_Y32_N16
\regfile|rt_mem|s_memory~1065\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1065_combout\ = (\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1064_combout\ & (\regfile|rt_mem|s_memory~166_q\)) # (!\regfile|rt_mem|s_memory~1064_combout\ & ((\regfile|rt_mem|s_memory~198_q\))))) # 
-- (!\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1064_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~166_q\,
	datac => \regfile|rt_mem|s_memory~198_q\,
	datad => \regfile|rt_mem|s_memory~1064_combout\,
	combout => \regfile|rt_mem|s_memory~1065_combout\);

-- Location: LCCOMB_X70_Y32_N20
\regfile|rt_mem|s_memory~1068\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1068_combout\ = (\instmem|Mux1~0_combout\ & (\instmem|Mux7~2_combout\)) # (!\instmem|Mux1~0_combout\ & ((\instmem|Mux7~2_combout\ & ((\regfile|rt_mem|s_memory~1065_combout\))) # (!\instmem|Mux7~2_combout\ & 
-- (\regfile|rt_mem|s_memory~1067_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux1~0_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rt_mem|s_memory~1067_combout\,
	datad => \regfile|rt_mem|s_memory~1065_combout\,
	combout => \regfile|rt_mem|s_memory~1068_combout\);

-- Location: LCCOMB_X65_Y33_N28
\regfile|rt_mem|s_memory~422feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~422feeder_combout\ = \alu|Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux31~1_combout\,
	combout => \regfile|rt_mem|s_memory~422feeder_combout\);

-- Location: FF_X65_Y33_N29
\regfile|rt_mem|s_memory~422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~422feeder_combout\,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~422_q\);

-- Location: FF_X62_Y33_N15
\regfile|rt_mem|s_memory~454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~454_q\);

-- Location: LCCOMB_X72_Y30_N2
\regfile|rt_mem|s_memory~518feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~518feeder_combout\ = \alu|Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux31~1_combout\,
	combout => \regfile|rt_mem|s_memory~518feeder_combout\);

-- Location: FF_X72_Y30_N3
\regfile|rt_mem|s_memory~518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~518feeder_combout\,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~518_q\);

-- Location: FF_X75_Y33_N9
\regfile|rt_mem|s_memory~486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~486_q\);

-- Location: LCCOMB_X75_Y33_N8
\regfile|rt_mem|s_memory~1069\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1069_combout\ = (\instmem|Mux8~2_combout\ & (((\instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~486_q\))) # (!\instmem|Mux9~2_combout\ & 
-- (\regfile|rt_mem|s_memory~518_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~518_q\,
	datac => \regfile|rt_mem|s_memory~486_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1069_combout\);

-- Location: LCCOMB_X62_Y33_N14
\regfile|rt_mem|s_memory~1070\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1070_combout\ = (\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1069_combout\ & (\regfile|rt_mem|s_memory~422_q\)) # (!\regfile|rt_mem|s_memory~1069_combout\ & ((\regfile|rt_mem|s_memory~454_q\))))) # 
-- (!\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1069_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~422_q\,
	datac => \regfile|rt_mem|s_memory~454_q\,
	datad => \regfile|rt_mem|s_memory~1069_combout\,
	combout => \regfile|rt_mem|s_memory~1070_combout\);

-- Location: LCCOMB_X69_Y31_N6
\regfile|rt_mem|s_memory~1071\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1071_combout\ = (\instmem|Mux1~0_combout\ & ((\regfile|rt_mem|s_memory~1068_combout\ & ((\regfile|rt_mem|s_memory~1070_combout\))) # (!\regfile|rt_mem|s_memory~1068_combout\ & (\regfile|rt_mem|s_memory~1063_combout\)))) # 
-- (!\instmem|Mux1~0_combout\ & (((\regfile|rt_mem|s_memory~1068_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux1~0_combout\,
	datab => \regfile|rt_mem|s_memory~1063_combout\,
	datac => \regfile|rt_mem|s_memory~1068_combout\,
	datad => \regfile|rt_mem|s_memory~1070_combout\,
	combout => \regfile|rt_mem|s_memory~1071_combout\);

-- Location: LCCOMB_X69_Y31_N10
\mux2|muxout[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux2|muxout[0]~3_combout\ = (\mux2|muxout[0]~1_combout\) # ((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1071_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[1]~0_combout\,
	datab => \mux2|muxout[0]~1_combout\,
	datad => \regfile|rt_mem|s_memory~1071_combout\,
	combout => \mux2|muxout[0]~3_combout\);

-- Location: LCCOMB_X62_Y33_N22
\alucontrol|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alucontrol|Mux5~2_combout\ = (\instmem|Mux21~0_combout\ & (\mux2|muxout[5]~2_combout\ & !\controlUnit|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instmem|Mux21~0_combout\,
	datac => \mux2|muxout[5]~2_combout\,
	datad => \controlUnit|Mux0~0_combout\,
	combout => \alucontrol|Mux5~2_combout\);

-- Location: LCCOMB_X62_Y33_N24
\alucontrol|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \alucontrol|Mux5~3_combout\ = (\alucontrol|Mux2~0_combout\ & ((\alucontrol|Mux5~2_combout\) # ((!\controlUnit|Mux0~0_combout\ & \controlUnit|Mux1~1_combout\)))) # (!\alucontrol|Mux2~0_combout\ & (!\controlUnit|Mux0~0_combout\ & 
-- ((\controlUnit|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|Mux2~0_combout\,
	datab => \controlUnit|Mux0~0_combout\,
	datac => \alucontrol|Mux5~2_combout\,
	datad => \controlUnit|Mux1~1_combout\,
	combout => \alucontrol|Mux5~3_combout\);

-- Location: LCCOMB_X62_Y33_N30
\alu|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux31~0_combout\ = (\mux2|muxout[0]~3_combout\ & ((\alucontrol|Mux5~3_combout\) # ((\regfile|rs_mem|readData[0]~6_combout\ & !\alucontrol|Mux4~1_combout\)))) # (!\mux2|muxout[0]~3_combout\ & (\alucontrol|Mux5~3_combout\ & 
-- ((\regfile|rs_mem|readData[0]~6_combout\) # (\alucontrol|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[0]~3_combout\,
	datab => \alucontrol|Mux5~3_combout\,
	datac => \regfile|rs_mem|readData[0]~6_combout\,
	datad => \alucontrol|Mux4~1_combout\,
	combout => \alu|Mux31~0_combout\);

-- Location: LCCOMB_X73_Y32_N2
\mux2|muxout[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux2|muxout[6]~4_combout\ = (\pcupd|s_pc\(2) & (\instmem|Mux3~0_combout\ & !\pcupd|s_pc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(2),
	datab => \instmem|Mux3~0_combout\,
	datac => \pcupd|s_pc\(5),
	combout => \mux2|muxout[6]~4_combout\);

-- Location: LCCOMB_X73_Y32_N8
\mux2|muxout[6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux2|muxout[6]~5_combout\ = (\instmem|Mux7~0_combout\ & (!\instmem|Mux0~4_combout\ & ((\instmem|Mux1~0_combout\) # (\mux2|muxout[6]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~0_combout\,
	datab => \instmem|Mux1~0_combout\,
	datac => \instmem|Mux0~4_combout\,
	datad => \mux2|muxout[6]~4_combout\,
	combout => \mux2|muxout[6]~5_combout\);

-- Location: LCCOMB_X76_Y29_N0
\regfile|rt_mem|s_memory~261feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~261feeder_combout\ = \mux3|muxout[31]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[31]~29_combout\,
	combout => \regfile|rt_mem|s_memory~261feeder_combout\);

-- Location: FF_X76_Y29_N1
\regfile|rt_mem|s_memory~261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~261feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~261_q\);

-- Location: FF_X76_Y29_N3
\regfile|rt_mem|s_memory~197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[31]~29_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~197_q\);

-- Location: LCCOMB_X76_Y29_N2
\regfile|rt_mem|s_memory~1072\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1072_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~197_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~261_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~261_q\,
	datac => \regfile|rt_mem|s_memory~197_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1072_combout\);

-- Location: FF_X65_Y29_N29
\regfile|rt_mem|s_memory~293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[31]~29_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~293_q\);

-- Location: LCCOMB_X63_Y29_N16
\regfile|rt_mem|s_memory~229feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~229feeder_combout\ = \mux3|muxout[31]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[31]~29_combout\,
	combout => \regfile|rt_mem|s_memory~229feeder_combout\);

-- Location: FF_X63_Y29_N17
\regfile|rt_mem|s_memory~229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~229feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~229_q\);

-- Location: LCCOMB_X65_Y29_N28
\regfile|rt_mem|s_memory~1073\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1073_combout\ = (\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~1072_combout\)) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~1072_combout\ & (\regfile|rt_mem|s_memory~293_q\)) # 
-- (!\regfile|rt_mem|s_memory~1072_combout\ & ((\regfile|rt_mem|s_memory~229_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux9~2_combout\,
	datab => \regfile|rt_mem|s_memory~1072_combout\,
	datac => \regfile|rt_mem|s_memory~293_q\,
	datad => \regfile|rt_mem|s_memory~229_q\,
	combout => \regfile|rt_mem|s_memory~1073_combout\);

-- Location: LCCOMB_X62_Y33_N8
\regfile|rt_mem|s_memory~485feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~485feeder_combout\ = \mux3|muxout[31]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[31]~29_combout\,
	combout => \regfile|rt_mem|s_memory~485feeder_combout\);

-- Location: FF_X62_Y33_N9
\regfile|rt_mem|s_memory~485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~485feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~485_q\);

-- Location: LCCOMB_X61_Y33_N24
\regfile|rt_mem|s_memory~549feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~549feeder_combout\ = \mux3|muxout[31]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[31]~29_combout\,
	combout => \regfile|rt_mem|s_memory~549feeder_combout\);

-- Location: FF_X61_Y33_N25
\regfile|rt_mem|s_memory~549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~549feeder_combout\,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~549_q\);

-- Location: LCCOMB_X73_Y28_N0
\regfile|rt_mem|s_memory~517feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~517feeder_combout\ = \mux3|muxout[31]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout[31]~29_combout\,
	combout => \regfile|rt_mem|s_memory~517feeder_combout\);

-- Location: FF_X73_Y28_N1
\regfile|rt_mem|s_memory~517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~517feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~517_q\);

-- Location: FF_X73_Y28_N11
\regfile|rt_mem|s_memory~453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[31]~29_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~453_q\);

-- Location: LCCOMB_X73_Y28_N10
\regfile|rt_mem|s_memory~1079\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1079_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~453_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~517_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~517_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~453_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1079_combout\);

-- Location: LCCOMB_X62_Y29_N26
\regfile|rt_mem|s_memory~1080\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1080_combout\ = (\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~1079_combout\)))) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~1079_combout\ & ((\regfile|rt_mem|s_memory~549_q\))) # 
-- (!\regfile|rt_mem|s_memory~1079_combout\ & (\regfile|rt_mem|s_memory~485_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux9~2_combout\,
	datab => \regfile|rt_mem|s_memory~485_q\,
	datac => \regfile|rt_mem|s_memory~549_q\,
	datad => \regfile|rt_mem|s_memory~1079_combout\,
	combout => \regfile|rt_mem|s_memory~1080_combout\);

-- Location: LCCOMB_X62_Y29_N22
\regfile|rt_mem|s_memory~389feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~389feeder_combout\ = \mux3|muxout[31]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout[31]~29_combout\,
	combout => \regfile|rt_mem|s_memory~389feeder_combout\);

-- Location: FF_X62_Y29_N23
\regfile|rt_mem|s_memory~389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~389feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~389_q\);

-- Location: FF_X62_Y29_N21
\regfile|rt_mem|s_memory~421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[31]~29_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~421_q\);

-- Location: LCCOMB_X75_Y29_N28
\regfile|rt_mem|s_memory~357feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~357feeder_combout\ = \mux3|muxout[31]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[31]~29_combout\,
	combout => \regfile|rt_mem|s_memory~357feeder_combout\);

-- Location: FF_X75_Y29_N29
\regfile|rt_mem|s_memory~357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~357feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~357_q\);

-- Location: FF_X75_Y29_N11
\regfile|rt_mem|s_memory~325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[31]~29_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~325_q\);

-- Location: LCCOMB_X75_Y29_N10
\regfile|rt_mem|s_memory~1074\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1074_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~325_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~357_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~357_q\,
	datac => \regfile|rt_mem|s_memory~325_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1074_combout\);

-- Location: LCCOMB_X62_Y29_N20
\regfile|rt_mem|s_memory~1075\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1075_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1074_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1074_combout\ & ((\regfile|rt_mem|s_memory~421_q\))) # 
-- (!\regfile|rt_mem|s_memory~1074_combout\ & (\regfile|rt_mem|s_memory~389_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~389_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~421_q\,
	datad => \regfile|rt_mem|s_memory~1074_combout\,
	combout => \regfile|rt_mem|s_memory~1075_combout\);

-- Location: LCCOMB_X68_Y27_N12
\regfile|rt_mem|s_memory~133feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~133feeder_combout\ = \mux3|muxout[31]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout[31]~29_combout\,
	combout => \regfile|rt_mem|s_memory~133feeder_combout\);

-- Location: FF_X68_Y27_N13
\regfile|rt_mem|s_memory~133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~133feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~133_q\);

-- Location: FF_X69_Y32_N15
\regfile|rt_mem|s_memory~165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[31]~29_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~165_q\);

-- Location: LCCOMB_X68_Y27_N2
\regfile|rt_mem|s_memory~101feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~101feeder_combout\ = \mux3|muxout[31]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout[31]~29_combout\,
	combout => \regfile|rt_mem|s_memory~101feeder_combout\);

-- Location: FF_X68_Y27_N3
\regfile|rt_mem|s_memory~101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~101feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~101_q\);

-- Location: FF_X69_Y32_N21
\regfile|rt_mem|s_memory~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[31]~29_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~69_q\);

-- Location: LCCOMB_X69_Y32_N20
\regfile|rt_mem|s_memory~1076\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1076_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~69_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~101_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~101_q\,
	datac => \regfile|rt_mem|s_memory~69_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1076_combout\);

-- Location: LCCOMB_X69_Y32_N14
\regfile|rt_mem|s_memory~1077\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1077_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1076_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1076_combout\ & ((\regfile|rt_mem|s_memory~165_q\))) # 
-- (!\regfile|rt_mem|s_memory~1076_combout\ & (\regfile|rt_mem|s_memory~133_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~133_q\,
	datac => \regfile|rt_mem|s_memory~165_q\,
	datad => \regfile|rt_mem|s_memory~1076_combout\,
	combout => \regfile|rt_mem|s_memory~1077_combout\);

-- Location: LCCOMB_X65_Y29_N18
\regfile|rt_mem|s_memory~1078\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1078_combout\ = (\instmem|Mux1~0_combout\ & ((\instmem|Mux7~2_combout\) # ((\regfile|rt_mem|s_memory~1075_combout\)))) # (!\instmem|Mux1~0_combout\ & (!\instmem|Mux7~2_combout\ & ((\regfile|rt_mem|s_memory~1077_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux1~0_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rt_mem|s_memory~1075_combout\,
	datad => \regfile|rt_mem|s_memory~1077_combout\,
	combout => \regfile|rt_mem|s_memory~1078_combout\);

-- Location: LCCOMB_X66_Y29_N12
\regfile|rt_mem|s_memory~1081\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1081_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rt_mem|s_memory~1078_combout\ & ((\regfile|rt_mem|s_memory~1080_combout\))) # (!\regfile|rt_mem|s_memory~1078_combout\ & (\regfile|rt_mem|s_memory~1073_combout\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rt_mem|s_memory~1078_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rt_mem|s_memory~1073_combout\,
	datac => \regfile|rt_mem|s_memory~1080_combout\,
	datad => \regfile|rt_mem|s_memory~1078_combout\,
	combout => \regfile|rt_mem|s_memory~1081_combout\);

-- Location: LCCOMB_X66_Y29_N30
\alu|Add0|auto_generated|_~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|_~35_combout\ = \alu|Equal0~12_combout\ $ (((\mux2|muxout[6]~5_combout\) # ((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1081_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[1]~0_combout\,
	datab => \alu|Equal0~12_combout\,
	datac => \mux2|muxout[6]~5_combout\,
	datad => \regfile|rt_mem|s_memory~1081_combout\,
	combout => \alu|Add0|auto_generated|_~35_combout\);

-- Location: LCCOMB_X63_Y29_N8
\mux2|muxout[30]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux2|muxout[30]~7_combout\ = (\mux2|muxout[6]~5_combout\) # ((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1091_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[1]~0_combout\,
	datab => \mux2|muxout[6]~5_combout\,
	datad => \regfile|rt_mem|s_memory~1091_combout\,
	combout => \mux2|muxout[30]~7_combout\);

-- Location: FF_X68_Y29_N27
\regfile|rs_mem|s_memory~420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[30]~27_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~420_q\);

-- Location: FF_X65_Y29_N31
\regfile|rs_mem|s_memory~164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[30]~27_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~164_q\);

-- Location: LCCOMB_X65_Y29_N30
\regfile|rs_mem|s_memory~1084\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1084_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~420_q\) # ((\instmem|Mux3~1_combout\)))) # (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~164_q\ & !\instmem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~420_q\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~164_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1084_combout\);

-- Location: LCCOMB_X68_Y29_N28
\regfile|rs_mem|s_memory~548feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~548feeder_combout\ = \mux3|muxout[30]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout[30]~27_combout\,
	combout => \regfile|rs_mem|s_memory~548feeder_combout\);

-- Location: FF_X68_Y29_N29
\regfile|rs_mem|s_memory~548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~548feeder_combout\,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~548_q\);

-- Location: FF_X65_Y29_N17
\regfile|rs_mem|s_memory~292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[30]~27_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~292_q\);

-- Location: LCCOMB_X65_Y29_N16
\regfile|rs_mem|s_memory~1085\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1085_combout\ = (\regfile|rs_mem|s_memory~1084_combout\ & ((\regfile|rs_mem|s_memory~548_q\) # ((!\instmem|Mux3~1_combout\)))) # (!\regfile|rs_mem|s_memory~1084_combout\ & (((\regfile|rs_mem|s_memory~292_q\ & 
-- \instmem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1084_combout\,
	datab => \regfile|rs_mem|s_memory~548_q\,
	datac => \regfile|rs_mem|s_memory~292_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1085_combout\);

-- Location: LCCOMB_X68_Y28_N28
\regfile|rs_mem|s_memory~516feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~516feeder_combout\ = \mux3|muxout[30]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[30]~27_combout\,
	combout => \regfile|rs_mem|s_memory~516feeder_combout\);

-- Location: FF_X68_Y28_N29
\regfile|rs_mem|s_memory~516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~516feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~516_q\);

-- Location: FF_X67_Y28_N31
\regfile|rs_mem|s_memory~260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[30]~27_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~260_q\);

-- Location: LCCOMB_X72_Y28_N22
\regfile|rs_mem|s_memory~388feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~388feeder_combout\ = \mux3|muxout[30]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[30]~27_combout\,
	combout => \regfile|rs_mem|s_memory~388feeder_combout\);

-- Location: FF_X72_Y28_N23
\regfile|rs_mem|s_memory~388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~388feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~388_q\);

-- Location: FF_X68_Y28_N19
\regfile|rs_mem|s_memory~132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[30]~27_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~132_q\);

-- Location: LCCOMB_X68_Y28_N18
\regfile|rs_mem|s_memory~1077\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1077_combout\ = (\instmem|Mux3~1_combout\ & (((\instmem|Mux7~2_combout\)))) # (!\instmem|Mux3~1_combout\ & ((\instmem|Mux7~2_combout\ & (\regfile|rs_mem|s_memory~388_q\)) # (!\instmem|Mux7~2_combout\ & 
-- ((\regfile|rs_mem|s_memory~132_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~388_q\,
	datac => \regfile|rs_mem|s_memory~132_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1077_combout\);

-- Location: LCCOMB_X67_Y28_N30
\regfile|rs_mem|s_memory~1078\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1078_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~1077_combout\ & (\regfile|rs_mem|s_memory~516_q\)) # (!\regfile|rs_mem|s_memory~1077_combout\ & ((\regfile|rs_mem|s_memory~260_q\))))) # 
-- (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~1077_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~516_q\,
	datac => \regfile|rs_mem|s_memory~260_q\,
	datad => \regfile|rs_mem|s_memory~1077_combout\,
	combout => \regfile|rs_mem|s_memory~1078_combout\);

-- Location: LCCOMB_X70_Y27_N8
\regfile|rs_mem|s_memory~324feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~324feeder_combout\ = \mux3|muxout[30]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout[30]~27_combout\,
	combout => \regfile|rs_mem|s_memory~324feeder_combout\);

-- Location: FF_X70_Y27_N9
\regfile|rs_mem|s_memory~324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~324feeder_combout\,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~324_q\);

-- Location: FF_X69_Y27_N31
\regfile|rs_mem|s_memory~452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[30]~27_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~452_q\);

-- Location: LCCOMB_X69_Y27_N4
\regfile|rs_mem|s_memory~196feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~196feeder_combout\ = \mux3|muxout[30]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout[30]~27_combout\,
	combout => \regfile|rs_mem|s_memory~196feeder_combout\);

-- Location: FF_X69_Y27_N5
\regfile|rs_mem|s_memory~196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~196feeder_combout\,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~196_q\);

-- Location: FF_X70_Y27_N3
\regfile|rs_mem|s_memory~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[30]~27_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~68_q\);

-- Location: LCCOMB_X70_Y27_N2
\regfile|rs_mem|s_memory~1081\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1081_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~196_q\) # ((\instmem|Mux7~2_combout\)))) # (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~68_q\ & !\instmem|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~196_q\,
	datac => \regfile|rs_mem|s_memory~68_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1081_combout\);

-- Location: LCCOMB_X69_Y27_N30
\regfile|rs_mem|s_memory~1082\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1082_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1081_combout\ & ((\regfile|rs_mem|s_memory~452_q\))) # (!\regfile|rs_mem|s_memory~1081_combout\ & (\regfile|rs_mem|s_memory~324_q\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~1081_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rs_mem|s_memory~324_q\,
	datac => \regfile|rs_mem|s_memory~452_q\,
	datad => \regfile|rs_mem|s_memory~1081_combout\,
	combout => \regfile|rs_mem|s_memory~1082_combout\);

-- Location: LCCOMB_X69_Y25_N12
\regfile|rs_mem|s_memory~228feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~228feeder_combout\ = \mux3|muxout[30]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[30]~27_combout\,
	combout => \regfile|rs_mem|s_memory~228feeder_combout\);

-- Location: FF_X69_Y25_N13
\regfile|rs_mem|s_memory~228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~228feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~228_q\);

-- Location: FF_X70_Y28_N31
\regfile|rs_mem|s_memory~100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[30]~27_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~100_q\);

-- Location: LCCOMB_X70_Y28_N30
\regfile|rs_mem|s_memory~1079\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1079_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~228_q\) # ((\instmem|Mux7~2_combout\)))) # (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~100_q\ & !\instmem|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~228_q\,
	datac => \regfile|rs_mem|s_memory~100_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1079_combout\);

-- Location: LCCOMB_X69_Y28_N28
\regfile|rs_mem|s_memory~484feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~484feeder_combout\ = \mux3|muxout[30]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout[30]~27_combout\,
	combout => \regfile|rs_mem|s_memory~484feeder_combout\);

-- Location: FF_X69_Y28_N29
\regfile|rs_mem|s_memory~484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~484feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~484_q\);

-- Location: FF_X70_Y28_N21
\regfile|rs_mem|s_memory~356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[30]~27_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~356_q\);

-- Location: LCCOMB_X70_Y28_N20
\regfile|rs_mem|s_memory~1080\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1080_combout\ = (\regfile|rs_mem|s_memory~1079_combout\ & ((\regfile|rs_mem|s_memory~484_q\) # ((!\instmem|Mux7~2_combout\)))) # (!\regfile|rs_mem|s_memory~1079_combout\ & (((\regfile|rs_mem|s_memory~356_q\ & 
-- \instmem|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1079_combout\,
	datab => \regfile|rs_mem|s_memory~484_q\,
	datac => \regfile|rs_mem|s_memory~356_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1080_combout\);

-- Location: LCCOMB_X69_Y27_N28
\regfile|rs_mem|s_memory~1083\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1083_combout\ = (\instmem|Mux4~0_combout\ & ((\instmem|Mux1~0_combout\ & ((\regfile|rs_mem|s_memory~1080_combout\))) # (!\instmem|Mux1~0_combout\ & (\regfile|rs_mem|s_memory~1082_combout\)))) # (!\instmem|Mux4~0_combout\ & 
-- (((\instmem|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1082_combout\,
	datab => \instmem|Mux4~0_combout\,
	datac => \instmem|Mux1~0_combout\,
	datad => \regfile|rs_mem|s_memory~1080_combout\,
	combout => \regfile|rs_mem|s_memory~1083_combout\);

-- Location: LCCOMB_X63_Y29_N20
\regfile|rs_mem|s_memory~1086\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1086_combout\ = (\instmem|Mux4~0_combout\ & (((\regfile|rs_mem|s_memory~1083_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~1083_combout\ & (\regfile|rs_mem|s_memory~1085_combout\)) # 
-- (!\regfile|rs_mem|s_memory~1083_combout\ & ((\regfile|rs_mem|s_memory~1078_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~0_combout\,
	datab => \regfile|rs_mem|s_memory~1085_combout\,
	datac => \regfile|rs_mem|s_memory~1078_combout\,
	datad => \regfile|rs_mem|s_memory~1083_combout\,
	combout => \regfile|rs_mem|s_memory~1086_combout\);

-- Location: LCCOMB_X63_Y29_N18
\regfile|rs_mem|readData[30]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[30]~8_combout\ = (!\regfile|rs_mem|Equal0~0_combout\ & \regfile|rs_mem|s_memory~1086_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile|rs_mem|Equal0~0_combout\,
	datad => \regfile|rs_mem|s_memory~1086_combout\,
	combout => \regfile|rs_mem|readData[30]~8_combout\);

-- Location: LCCOMB_X70_Y28_N28
\regfile|rs_mem|s_memory~355feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~355feeder_combout\ = \mux3|muxout[29]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[29]~25_combout\,
	combout => \regfile|rs_mem|s_memory~355feeder_combout\);

-- Location: FF_X70_Y28_N29
\regfile|rs_mem|s_memory~355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~355feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~355_q\);

-- Location: FF_X70_Y28_N3
\regfile|rs_mem|s_memory~99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[29]~25_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~99_q\);

-- Location: LCCOMB_X70_Y28_N2
\regfile|rs_mem|s_memory~1087\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1087_combout\ = (\instmem|Mux3~1_combout\ & (((\instmem|Mux7~2_combout\)))) # (!\instmem|Mux3~1_combout\ & ((\instmem|Mux7~2_combout\ & (\regfile|rs_mem|s_memory~355_q\)) # (!\instmem|Mux7~2_combout\ & 
-- ((\regfile|rs_mem|s_memory~99_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~355_q\,
	datac => \regfile|rs_mem|s_memory~99_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1087_combout\);

-- Location: LCCOMB_X69_Y25_N18
\regfile|rs_mem|s_memory~227feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~227feeder_combout\ = \mux3|muxout[29]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout[29]~25_combout\,
	combout => \regfile|rs_mem|s_memory~227feeder_combout\);

-- Location: FF_X69_Y25_N19
\regfile|rs_mem|s_memory~227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~227feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~227_q\);

-- Location: FF_X69_Y25_N21
\regfile|rs_mem|s_memory~483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[29]~25_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~483_q\);

-- Location: LCCOMB_X69_Y25_N20
\regfile|rs_mem|s_memory~1088\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1088_combout\ = (\regfile|rs_mem|s_memory~1087_combout\ & (((\regfile|rs_mem|s_memory~483_q\) # (!\instmem|Mux3~1_combout\)))) # (!\regfile|rs_mem|s_memory~1087_combout\ & (\regfile|rs_mem|s_memory~227_q\ & 
-- ((\instmem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1087_combout\,
	datab => \regfile|rs_mem|s_memory~227_q\,
	datac => \regfile|rs_mem|s_memory~483_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1088_combout\);

-- Location: LCCOMB_X68_Y29_N30
\regfile|rs_mem|s_memory~419feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~419feeder_combout\ = \mux3|muxout[29]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[29]~25_combout\,
	combout => \regfile|rs_mem|s_memory~419feeder_combout\);

-- Location: FF_X68_Y29_N31
\regfile|rs_mem|s_memory~419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~419feeder_combout\,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~419_q\);

-- Location: LCCOMB_X65_Y29_N12
\regfile|rs_mem|s_memory~291feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~291feeder_combout\ = \mux3|muxout[29]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout[29]~25_combout\,
	combout => \regfile|rs_mem|s_memory~291feeder_combout\);

-- Location: FF_X65_Y29_N13
\regfile|rs_mem|s_memory~291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~291feeder_combout\,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~291_q\);

-- Location: FF_X65_Y29_N11
\regfile|rs_mem|s_memory~163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[29]~25_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~163_q\);

-- Location: LCCOMB_X65_Y29_N10
\regfile|rs_mem|s_memory~1094\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1094_combout\ = (\instmem|Mux7~2_combout\ & (((\instmem|Mux3~1_combout\)))) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux3~1_combout\ & (\regfile|rs_mem|s_memory~291_q\)) # (!\instmem|Mux3~1_combout\ & 
-- ((\regfile|rs_mem|s_memory~163_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~291_q\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~163_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1094_combout\);

-- Location: FF_X68_Y29_N13
\regfile|rs_mem|s_memory~547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[29]~25_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~547_q\);

-- Location: LCCOMB_X68_Y29_N12
\regfile|rs_mem|s_memory~1095\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1095_combout\ = (\regfile|rs_mem|s_memory~1094_combout\ & (((\regfile|rs_mem|s_memory~547_q\) # (!\instmem|Mux7~2_combout\)))) # (!\regfile|rs_mem|s_memory~1094_combout\ & (\regfile|rs_mem|s_memory~419_q\ & 
-- ((\instmem|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~419_q\,
	datab => \regfile|rs_mem|s_memory~1094_combout\,
	datac => \regfile|rs_mem|s_memory~547_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1095_combout\);

-- Location: FF_X69_Y29_N5
\regfile|rs_mem|s_memory~387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[29]~25_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~387_q\);

-- Location: FF_X68_Y25_N27
\regfile|rs_mem|s_memory~515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[29]~25_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~515_q\);

-- Location: LCCOMB_X67_Y26_N8
\regfile|rs_mem|s_memory~259feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~259feeder_combout\ = \mux3|muxout[29]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[29]~25_combout\,
	combout => \regfile|rs_mem|s_memory~259feeder_combout\);

-- Location: FF_X67_Y26_N9
\regfile|rs_mem|s_memory~259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~259feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~259_q\);

-- Location: FF_X68_Y25_N17
\regfile|rs_mem|s_memory~131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[29]~25_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~131_q\);

-- Location: LCCOMB_X68_Y25_N16
\regfile|rs_mem|s_memory~1089\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1089_combout\ = (\instmem|Mux7~2_combout\ & (((\instmem|Mux3~1_combout\)))) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux3~1_combout\ & (\regfile|rs_mem|s_memory~259_q\)) # (!\instmem|Mux3~1_combout\ & 
-- ((\regfile|rs_mem|s_memory~131_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~259_q\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~131_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1089_combout\);

-- Location: LCCOMB_X68_Y25_N26
\regfile|rs_mem|s_memory~1090\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1090_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1089_combout\ & ((\regfile|rs_mem|s_memory~515_q\))) # (!\regfile|rs_mem|s_memory~1089_combout\ & (\regfile|rs_mem|s_memory~387_q\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~1089_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~387_q\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~515_q\,
	datad => \regfile|rs_mem|s_memory~1089_combout\,
	combout => \regfile|rs_mem|s_memory~1090_combout\);

-- Location: LCCOMB_X69_Y27_N22
\regfile|rs_mem|s_memory~195feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~195feeder_combout\ = \mux3|muxout[29]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout[29]~25_combout\,
	combout => \regfile|rs_mem|s_memory~195feeder_combout\);

-- Location: FF_X69_Y27_N23
\regfile|rs_mem|s_memory~195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~195feeder_combout\,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~195_q\);

-- Location: FF_X69_Y27_N25
\regfile|rs_mem|s_memory~451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[29]~25_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~451_q\);

-- Location: LCCOMB_X70_Y27_N28
\regfile|rs_mem|s_memory~323feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~323feeder_combout\ = \mux3|muxout[29]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[29]~25_combout\,
	combout => \regfile|rs_mem|s_memory~323feeder_combout\);

-- Location: FF_X70_Y27_N29
\regfile|rs_mem|s_memory~323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~323feeder_combout\,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~323_q\);

-- Location: FF_X70_Y27_N27
\regfile|rs_mem|s_memory~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[29]~25_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~67_q\);

-- Location: LCCOMB_X70_Y27_N26
\regfile|rs_mem|s_memory~1091\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1091_combout\ = (\instmem|Mux3~1_combout\ & (((\instmem|Mux7~2_combout\)))) # (!\instmem|Mux3~1_combout\ & ((\instmem|Mux7~2_combout\ & (\regfile|rs_mem|s_memory~323_q\)) # (!\instmem|Mux7~2_combout\ & 
-- ((\regfile|rs_mem|s_memory~67_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~323_q\,
	datac => \regfile|rs_mem|s_memory~67_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1091_combout\);

-- Location: LCCOMB_X69_Y27_N24
\regfile|rs_mem|s_memory~1092\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1092_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~1091_combout\ & ((\regfile|rs_mem|s_memory~451_q\))) # (!\regfile|rs_mem|s_memory~1091_combout\ & (\regfile|rs_mem|s_memory~195_q\)))) # 
-- (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~1091_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~195_q\,
	datab => \instmem|Mux3~1_combout\,
	datac => \regfile|rs_mem|s_memory~451_q\,
	datad => \regfile|rs_mem|s_memory~1091_combout\,
	combout => \regfile|rs_mem|s_memory~1092_combout\);

-- Location: LCCOMB_X68_Y25_N20
\regfile|rs_mem|s_memory~1093\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1093_combout\ = (\instmem|Mux1~0_combout\ & (((!\instmem|Mux4~0_combout\)))) # (!\instmem|Mux1~0_combout\ & ((\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~1092_combout\))) # (!\instmem|Mux4~0_combout\ & 
-- (\regfile|rs_mem|s_memory~1090_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1090_combout\,
	datab => \instmem|Mux1~0_combout\,
	datac => \regfile|rs_mem|s_memory~1092_combout\,
	datad => \instmem|Mux4~0_combout\,
	combout => \regfile|rs_mem|s_memory~1093_combout\);

-- Location: LCCOMB_X68_Y25_N10
\regfile|rs_mem|s_memory~1096\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1096_combout\ = (\instmem|Mux1~0_combout\ & ((\regfile|rs_mem|s_memory~1093_combout\ & ((\regfile|rs_mem|s_memory~1095_combout\))) # (!\regfile|rs_mem|s_memory~1093_combout\ & (\regfile|rs_mem|s_memory~1088_combout\)))) # 
-- (!\instmem|Mux1~0_combout\ & (((\regfile|rs_mem|s_memory~1093_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1088_combout\,
	datab => \instmem|Mux1~0_combout\,
	datac => \regfile|rs_mem|s_memory~1095_combout\,
	datad => \regfile|rs_mem|s_memory~1093_combout\,
	combout => \regfile|rs_mem|s_memory~1096_combout\);

-- Location: LCCOMB_X68_Y25_N12
\regfile|rs_mem|readData[29]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[29]~9_combout\ = (!\regfile|rs_mem|Equal0~0_combout\ & \regfile|rs_mem|s_memory~1096_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile|rs_mem|Equal0~0_combout\,
	datad => \regfile|rs_mem|s_memory~1096_combout\,
	combout => \regfile|rs_mem|readData[29]~9_combout\);

-- Location: FF_X68_Y29_N7
\regfile|rt_mem|s_memory~546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \mux3|muxout[28]~23_combout\,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~546_q\);

-- Location: FF_X72_Y29_N5
\regfile|rt_mem|s_memory~482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[28]~23_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~482_q\);

-- Location: LCCOMB_X75_Y33_N22
\regfile|rt_mem|s_memory~514feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~514feeder_combout\ = \mux3|muxout[28]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[28]~23_combout\,
	combout => \regfile|rt_mem|s_memory~514feeder_combout\);

-- Location: FF_X75_Y33_N23
\regfile|rt_mem|s_memory~514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~514feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~514_q\);

-- Location: FF_X75_Y33_N17
\regfile|rt_mem|s_memory~450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[28]~23_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~450_q\);

-- Location: LCCOMB_X75_Y33_N16
\regfile|rt_mem|s_memory~1109\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1109_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~450_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~514_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~514_q\,
	datac => \regfile|rt_mem|s_memory~450_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1109_combout\);

-- Location: LCCOMB_X72_Y29_N4
\regfile|rt_mem|s_memory~1110\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1110_combout\ = (\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~1109_combout\)))) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~1109_combout\ & (\regfile|rt_mem|s_memory~546_q\)) # 
-- (!\regfile|rt_mem|s_memory~1109_combout\ & ((\regfile|rt_mem|s_memory~482_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux9~2_combout\,
	datab => \regfile|rt_mem|s_memory~546_q\,
	datac => \regfile|rt_mem|s_memory~482_q\,
	datad => \regfile|rt_mem|s_memory~1109_combout\,
	combout => \regfile|rt_mem|s_memory~1110_combout\);

-- Location: LCCOMB_X69_Y25_N10
\regfile|rt_mem|s_memory~226feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~226feeder_combout\ = \mux3|muxout[28]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout[28]~23_combout\,
	combout => \regfile|rt_mem|s_memory~226feeder_combout\);

-- Location: FF_X69_Y25_N11
\regfile|rt_mem|s_memory~226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~226feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~226_q\);

-- Location: FF_X72_Y29_N15
\regfile|rt_mem|s_memory~290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[28]~23_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~290_q\);

-- Location: LCCOMB_X76_Y29_N28
\regfile|rt_mem|s_memory~258feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~258feeder_combout\ = \mux3|muxout[28]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[28]~23_combout\,
	combout => \regfile|rt_mem|s_memory~258feeder_combout\);

-- Location: FF_X76_Y29_N29
\regfile|rt_mem|s_memory~258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~258feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~258_q\);

-- Location: FF_X76_Y29_N27
\regfile|rt_mem|s_memory~194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[28]~23_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~194_q\);

-- Location: LCCOMB_X76_Y29_N26
\regfile|rt_mem|s_memory~1102\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1102_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~194_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~258_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~258_q\,
	datac => \regfile|rt_mem|s_memory~194_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1102_combout\);

-- Location: LCCOMB_X72_Y29_N14
\regfile|rt_mem|s_memory~1103\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1103_combout\ = (\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~1102_combout\)))) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~1102_combout\ & ((\regfile|rt_mem|s_memory~290_q\))) # 
-- (!\regfile|rt_mem|s_memory~1102_combout\ & (\regfile|rt_mem|s_memory~226_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux9~2_combout\,
	datab => \regfile|rt_mem|s_memory~226_q\,
	datac => \regfile|rt_mem|s_memory~290_q\,
	datad => \regfile|rt_mem|s_memory~1102_combout\,
	combout => \regfile|rt_mem|s_memory~1103_combout\);

-- Location: LCCOMB_X68_Y27_N16
\regfile|rt_mem|s_memory~130feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~130feeder_combout\ = \mux3|muxout[28]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[28]~23_combout\,
	combout => \regfile|rt_mem|s_memory~130feeder_combout\);

-- Location: FF_X68_Y27_N17
\regfile|rt_mem|s_memory~130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~130feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~130_q\);

-- Location: FF_X66_Y29_N29
\regfile|rt_mem|s_memory~162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[28]~23_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~162_q\);

-- Location: LCCOMB_X68_Y27_N6
\regfile|rt_mem|s_memory~98feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~98feeder_combout\ = \mux3|muxout[28]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[28]~23_combout\,
	combout => \regfile|rt_mem|s_memory~98feeder_combout\);

-- Location: FF_X68_Y27_N7
\regfile|rt_mem|s_memory~98\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~98feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~98_q\);

-- Location: FF_X66_Y29_N19
\regfile|rt_mem|s_memory~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[28]~23_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~66_q\);

-- Location: LCCOMB_X66_Y29_N18
\regfile|rt_mem|s_memory~1106\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1106_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~66_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~98_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~98_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~66_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1106_combout\);

-- Location: LCCOMB_X66_Y29_N28
\regfile|rt_mem|s_memory~1107\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1107_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1106_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1106_combout\ & ((\regfile|rt_mem|s_memory~162_q\))) # 
-- (!\regfile|rt_mem|s_memory~1106_combout\ & (\regfile|rt_mem|s_memory~130_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~130_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~162_q\,
	datad => \regfile|rt_mem|s_memory~1106_combout\,
	combout => \regfile|rt_mem|s_memory~1107_combout\);

-- Location: LCCOMB_X67_Y28_N28
\regfile|rt_mem|s_memory~386feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~386feeder_combout\ = \mux3|muxout[28]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[28]~23_combout\,
	combout => \regfile|rt_mem|s_memory~386feeder_combout\);

-- Location: FF_X67_Y28_N29
\regfile|rt_mem|s_memory~386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~386feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~386_q\);

-- Location: FF_X68_Y29_N3
\regfile|rt_mem|s_memory~418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[28]~23_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~418_q\);

-- Location: LCCOMB_X75_Y29_N20
\regfile|rt_mem|s_memory~354feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~354feeder_combout\ = \mux3|muxout[28]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[28]~23_combout\,
	combout => \regfile|rt_mem|s_memory~354feeder_combout\);

-- Location: FF_X75_Y29_N21
\regfile|rt_mem|s_memory~354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~354feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~354_q\);

-- Location: FF_X75_Y29_N15
\regfile|rt_mem|s_memory~322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[28]~23_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~322_q\);

-- Location: LCCOMB_X75_Y29_N14
\regfile|rt_mem|s_memory~1104\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1104_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~322_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~354_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~354_q\,
	datac => \regfile|rt_mem|s_memory~322_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1104_combout\);

-- Location: LCCOMB_X68_Y29_N2
\regfile|rt_mem|s_memory~1105\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1105_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1104_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1104_combout\ & ((\regfile|rt_mem|s_memory~418_q\))) # 
-- (!\regfile|rt_mem|s_memory~1104_combout\ & (\regfile|rt_mem|s_memory~386_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~386_q\,
	datac => \regfile|rt_mem|s_memory~418_q\,
	datad => \regfile|rt_mem|s_memory~1104_combout\,
	combout => \regfile|rt_mem|s_memory~1105_combout\);

-- Location: LCCOMB_X68_Y29_N20
\regfile|rt_mem|s_memory~1108\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1108_combout\ = (\instmem|Mux7~2_combout\ & (\instmem|Mux1~0_combout\)) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux1~0_combout\ & ((\regfile|rt_mem|s_memory~1105_combout\))) # (!\instmem|Mux1~0_combout\ & 
-- (\regfile|rt_mem|s_memory~1107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \instmem|Mux1~0_combout\,
	datac => \regfile|rt_mem|s_memory~1107_combout\,
	datad => \regfile|rt_mem|s_memory~1105_combout\,
	combout => \regfile|rt_mem|s_memory~1108_combout\);

-- Location: LCCOMB_X68_Y29_N16
\regfile|rt_mem|s_memory~1111\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1111_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rt_mem|s_memory~1108_combout\ & (\regfile|rt_mem|s_memory~1110_combout\)) # (!\regfile|rt_mem|s_memory~1108_combout\ & ((\regfile|rt_mem|s_memory~1103_combout\))))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rt_mem|s_memory~1108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rt_mem|s_memory~1110_combout\,
	datac => \regfile|rt_mem|s_memory~1103_combout\,
	datad => \regfile|rt_mem|s_memory~1108_combout\,
	combout => \regfile|rt_mem|s_memory~1111_combout\);

-- Location: LCCOMB_X68_Y29_N26
\mux2|muxout[28]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux2|muxout[28]~9_combout\ = (\mux2|muxout[6]~5_combout\) # ((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1111_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[6]~5_combout\,
	datab => \mux2|muxout[1]~0_combout\,
	datad => \regfile|rt_mem|s_memory~1111_combout\,
	combout => \mux2|muxout[28]~9_combout\);

-- Location: LCCOMB_X68_Y29_N22
\alu|Add0|auto_generated|_~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|_~32_combout\ = \alu|Equal0~12_combout\ $ (((\mux2|muxout[6]~5_combout\) # ((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[6]~5_combout\,
	datab => \alu|Equal0~12_combout\,
	datac => \mux2|muxout[1]~0_combout\,
	datad => \regfile|rt_mem|s_memory~1111_combout\,
	combout => \alu|Add0|auto_generated|_~32_combout\);

-- Location: LCCOMB_X66_Y29_N26
\mux2|muxout[27]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux2|muxout[27]~10_combout\ = (\mux2|muxout[6]~5_combout\) # ((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1121_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux2|muxout[6]~5_combout\,
	datac => \mux2|muxout[1]~0_combout\,
	datad => \regfile|rt_mem|s_memory~1121_combout\,
	combout => \mux2|muxout[27]~10_combout\);

-- Location: LCCOMB_X66_Y26_N28
\regfile|rs_mem|s_memory~417feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~417feeder_combout\ = \mux3|muxout[27]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[27]~21_combout\,
	combout => \regfile|rs_mem|s_memory~417feeder_combout\);

-- Location: FF_X66_Y26_N29
\regfile|rs_mem|s_memory~417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~417feeder_combout\,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~417_q\);

-- Location: FF_X67_Y29_N1
\regfile|rs_mem|s_memory~545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[27]~21_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~545_q\);

-- Location: LCCOMB_X65_Y29_N14
\regfile|rs_mem|s_memory~289feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~289feeder_combout\ = \mux3|muxout[27]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[27]~21_combout\,
	combout => \regfile|rs_mem|s_memory~289feeder_combout\);

-- Location: FF_X65_Y29_N15
\regfile|rs_mem|s_memory~289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~289feeder_combout\,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~289_q\);

-- Location: FF_X66_Y29_N23
\regfile|rs_mem|s_memory~161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[27]~21_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~161_q\);

-- Location: LCCOMB_X67_Y29_N18
\regfile|rs_mem|s_memory~1114\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1114_combout\ = (\instmem|Mux7~2_combout\ & (((\instmem|Mux3~1_combout\)))) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux3~1_combout\ & (\regfile|rs_mem|s_memory~289_q\)) # (!\instmem|Mux3~1_combout\ & 
-- ((\regfile|rs_mem|s_memory~161_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~289_q\,
	datab => \regfile|rs_mem|s_memory~161_q\,
	datac => \instmem|Mux7~2_combout\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1114_combout\);

-- Location: LCCOMB_X67_Y29_N0
\regfile|rs_mem|s_memory~1115\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1115_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1114_combout\ & ((\regfile|rs_mem|s_memory~545_q\))) # (!\regfile|rs_mem|s_memory~1114_combout\ & (\regfile|rs_mem|s_memory~417_q\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~1114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~417_q\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~545_q\,
	datad => \regfile|rs_mem|s_memory~1114_combout\,
	combout => \regfile|rs_mem|s_memory~1115_combout\);

-- Location: LCCOMB_X69_Y27_N2
\regfile|rs_mem|s_memory~193feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~193feeder_combout\ = \mux3|muxout[27]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[27]~21_combout\,
	combout => \regfile|rs_mem|s_memory~193feeder_combout\);

-- Location: FF_X69_Y27_N3
\regfile|rs_mem|s_memory~193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~193feeder_combout\,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~193_q\);

-- Location: FF_X69_Y27_N9
\regfile|rs_mem|s_memory~449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[27]~21_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~449_q\);

-- Location: LCCOMB_X70_Y27_N14
\regfile|rs_mem|s_memory~321feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~321feeder_combout\ = \mux3|muxout[27]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[27]~21_combout\,
	combout => \regfile|rs_mem|s_memory~321feeder_combout\);

-- Location: FF_X70_Y27_N15
\regfile|rs_mem|s_memory~321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~321feeder_combout\,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~321_q\);

-- Location: FF_X70_Y27_N17
\regfile|rs_mem|s_memory~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[27]~21_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~65_q\);

-- Location: LCCOMB_X70_Y27_N16
\regfile|rs_mem|s_memory~1111\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1111_combout\ = (\instmem|Mux3~1_combout\ & (((\instmem|Mux7~2_combout\)))) # (!\instmem|Mux3~1_combout\ & ((\instmem|Mux7~2_combout\ & (\regfile|rs_mem|s_memory~321_q\)) # (!\instmem|Mux7~2_combout\ & 
-- ((\regfile|rs_mem|s_memory~65_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~321_q\,
	datac => \regfile|rs_mem|s_memory~65_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1111_combout\);

-- Location: LCCOMB_X69_Y27_N8
\regfile|rs_mem|s_memory~1112\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1112_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~1111_combout\ & ((\regfile|rs_mem|s_memory~449_q\))) # (!\regfile|rs_mem|s_memory~1111_combout\ & (\regfile|rs_mem|s_memory~193_q\)))) # 
-- (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~1111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~193_q\,
	datac => \regfile|rs_mem|s_memory~449_q\,
	datad => \regfile|rs_mem|s_memory~1111_combout\,
	combout => \regfile|rs_mem|s_memory~1112_combout\);

-- Location: LCCOMB_X67_Y25_N8
\regfile|rs_mem|s_memory~385feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~385feeder_combout\ = \mux3|muxout[27]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout[27]~21_combout\,
	combout => \regfile|rs_mem|s_memory~385feeder_combout\);

-- Location: FF_X67_Y25_N9
\regfile|rs_mem|s_memory~385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~385feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~385_q\);

-- Location: FF_X68_Y25_N25
\regfile|rs_mem|s_memory~513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[27]~21_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~513_q\);

-- Location: LCCOMB_X67_Y27_N18
\regfile|rs_mem|s_memory~257feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~257feeder_combout\ = \mux3|muxout[27]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[27]~21_combout\,
	combout => \regfile|rs_mem|s_memory~257feeder_combout\);

-- Location: FF_X67_Y27_N19
\regfile|rs_mem|s_memory~257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~257feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~257_q\);

-- Location: FF_X68_Y25_N19
\regfile|rs_mem|s_memory~129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[27]~21_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~129_q\);

-- Location: LCCOMB_X68_Y25_N18
\regfile|rs_mem|s_memory~1109\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1109_combout\ = (\instmem|Mux7~2_combout\ & (((\instmem|Mux3~1_combout\)))) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux3~1_combout\ & (\regfile|rs_mem|s_memory~257_q\)) # (!\instmem|Mux3~1_combout\ & 
-- ((\regfile|rs_mem|s_memory~129_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~257_q\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~129_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1109_combout\);

-- Location: LCCOMB_X68_Y25_N24
\regfile|rs_mem|s_memory~1110\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1110_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1109_combout\ & ((\regfile|rs_mem|s_memory~513_q\))) # (!\regfile|rs_mem|s_memory~1109_combout\ & (\regfile|rs_mem|s_memory~385_q\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~1109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~385_q\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~513_q\,
	datad => \regfile|rs_mem|s_memory~1109_combout\,
	combout => \regfile|rs_mem|s_memory~1110_combout\);

-- Location: LCCOMB_X68_Y25_N14
\regfile|rs_mem|s_memory~1113\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1113_combout\ = (\instmem|Mux4~0_combout\ & (\regfile|rs_mem|s_memory~1112_combout\ & (!\instmem|Mux1~0_combout\))) # (!\instmem|Mux4~0_combout\ & (((\instmem|Mux1~0_combout\) # (\regfile|rs_mem|s_memory~1110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~0_combout\,
	datab => \regfile|rs_mem|s_memory~1112_combout\,
	datac => \instmem|Mux1~0_combout\,
	datad => \regfile|rs_mem|s_memory~1110_combout\,
	combout => \regfile|rs_mem|s_memory~1113_combout\);

-- Location: LCCOMB_X70_Y28_N12
\regfile|rs_mem|s_memory~353feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~353feeder_combout\ = \mux3|muxout[27]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[27]~21_combout\,
	combout => \regfile|rs_mem|s_memory~353feeder_combout\);

-- Location: FF_X70_Y28_N13
\regfile|rs_mem|s_memory~353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~353feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~353_q\);

-- Location: FF_X70_Y28_N23
\regfile|rs_mem|s_memory~97\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[27]~21_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~97_q\);

-- Location: LCCOMB_X70_Y28_N22
\regfile|rs_mem|s_memory~1107\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1107_combout\ = (\instmem|Mux3~1_combout\ & (((\instmem|Mux7~2_combout\)))) # (!\instmem|Mux3~1_combout\ & ((\instmem|Mux7~2_combout\ & (\regfile|rs_mem|s_memory~353_q\)) # (!\instmem|Mux7~2_combout\ & 
-- ((\regfile|rs_mem|s_memory~97_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~353_q\,
	datac => \regfile|rs_mem|s_memory~97_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1107_combout\);

-- Location: LCCOMB_X69_Y25_N0
\regfile|rs_mem|s_memory~225feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~225feeder_combout\ = \mux3|muxout[27]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout[27]~21_combout\,
	combout => \regfile|rs_mem|s_memory~225feeder_combout\);

-- Location: FF_X69_Y25_N1
\regfile|rs_mem|s_memory~225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~225feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~225_q\);

-- Location: FF_X69_Y25_N27
\regfile|rs_mem|s_memory~481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[27]~21_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~481_q\);

-- Location: LCCOMB_X69_Y25_N26
\regfile|rs_mem|s_memory~1108\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1108_combout\ = (\regfile|rs_mem|s_memory~1107_combout\ & (((\regfile|rs_mem|s_memory~481_q\) # (!\instmem|Mux3~1_combout\)))) # (!\regfile|rs_mem|s_memory~1107_combout\ & (\regfile|rs_mem|s_memory~225_q\ & 
-- ((\instmem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1107_combout\,
	datab => \regfile|rs_mem|s_memory~225_q\,
	datac => \regfile|rs_mem|s_memory~481_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1108_combout\);

-- Location: LCCOMB_X68_Y25_N0
\regfile|rs_mem|s_memory~1116\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1116_combout\ = (\instmem|Mux1~0_combout\ & ((\regfile|rs_mem|s_memory~1113_combout\ & (\regfile|rs_mem|s_memory~1115_combout\)) # (!\regfile|rs_mem|s_memory~1113_combout\ & ((\regfile|rs_mem|s_memory~1108_combout\))))) # 
-- (!\instmem|Mux1~0_combout\ & (((\regfile|rs_mem|s_memory~1113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1115_combout\,
	datab => \instmem|Mux1~0_combout\,
	datac => \regfile|rs_mem|s_memory~1113_combout\,
	datad => \regfile|rs_mem|s_memory~1108_combout\,
	combout => \regfile|rs_mem|s_memory~1116_combout\);

-- Location: LCCOMB_X68_Y25_N6
\regfile|rs_mem|readData[27]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[27]~11_combout\ = (!\regfile|rs_mem|Equal0~0_combout\ & \regfile|rs_mem|s_memory~1116_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile|rs_mem|Equal0~0_combout\,
	datad => \regfile|rs_mem|s_memory~1116_combout\,
	combout => \regfile|rs_mem|readData[27]~11_combout\);

-- Location: FF_X65_Y29_N27
\regfile|rs_mem|s_memory~160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(26),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~160_q\);

-- Location: FF_X69_Y31_N29
\regfile|rs_mem|s_memory~416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(26),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~416_q\);

-- Location: LCCOMB_X65_Y29_N26
\regfile|rs_mem|s_memory~1124\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1124_combout\ = (\instmem|Mux7~2_combout\ & ((\instmem|Mux3~1_combout\) # ((\regfile|rs_mem|s_memory~416_q\)))) # (!\instmem|Mux7~2_combout\ & (!\instmem|Mux3~1_combout\ & (\regfile|rs_mem|s_memory~160_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \instmem|Mux3~1_combout\,
	datac => \regfile|rs_mem|s_memory~160_q\,
	datad => \regfile|rs_mem|s_memory~416_q\,
	combout => \regfile|rs_mem|s_memory~1124_combout\);

-- Location: LCCOMB_X70_Y29_N22
\regfile|rs_mem|s_memory~544feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~544feeder_combout\ = \mux3|muxout\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(26),
	combout => \regfile|rs_mem|s_memory~544feeder_combout\);

-- Location: FF_X70_Y29_N23
\regfile|rs_mem|s_memory~544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~544feeder_combout\,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~544_q\);

-- Location: FF_X65_Y29_N5
\regfile|rs_mem|s_memory~288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(26),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~288_q\);

-- Location: LCCOMB_X65_Y29_N4
\regfile|rs_mem|s_memory~1125\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1125_combout\ = (\regfile|rs_mem|s_memory~1124_combout\ & ((\regfile|rs_mem|s_memory~544_q\) # ((!\instmem|Mux3~1_combout\)))) # (!\regfile|rs_mem|s_memory~1124_combout\ & (((\regfile|rs_mem|s_memory~288_q\ & 
-- \instmem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1124_combout\,
	datab => \regfile|rs_mem|s_memory~544_q\,
	datac => \regfile|rs_mem|s_memory~288_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1125_combout\);

-- Location: LCCOMB_X68_Y28_N14
\regfile|rs_mem|s_memory~512feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~512feeder_combout\ = \mux3|muxout\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(26),
	combout => \regfile|rs_mem|s_memory~512feeder_combout\);

-- Location: FF_X68_Y28_N15
\regfile|rs_mem|s_memory~512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~512feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~512_q\);

-- Location: FF_X67_Y28_N3
\regfile|rs_mem|s_memory~256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(26),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~256_q\);

-- Location: LCCOMB_X67_Y28_N20
\regfile|rs_mem|s_memory~384feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~384feeder_combout\ = \mux3|muxout\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(26),
	combout => \regfile|rs_mem|s_memory~384feeder_combout\);

-- Location: FF_X67_Y28_N21
\regfile|rs_mem|s_memory~384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~384feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~384_q\);

-- Location: FF_X68_Y28_N5
\regfile|rs_mem|s_memory~128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(26),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~128_q\);

-- Location: LCCOMB_X68_Y28_N4
\regfile|rs_mem|s_memory~1117\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1117_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~384_q\) # ((\instmem|Mux3~1_combout\)))) # (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~128_q\ & !\instmem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rs_mem|s_memory~384_q\,
	datac => \regfile|rs_mem|s_memory~128_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1117_combout\);

-- Location: LCCOMB_X67_Y28_N2
\regfile|rs_mem|s_memory~1118\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1118_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~1117_combout\ & (\regfile|rs_mem|s_memory~512_q\)) # (!\regfile|rs_mem|s_memory~1117_combout\ & ((\regfile|rs_mem|s_memory~256_q\))))) # 
-- (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~1117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~512_q\,
	datac => \regfile|rs_mem|s_memory~256_q\,
	datad => \regfile|rs_mem|s_memory~1117_combout\,
	combout => \regfile|rs_mem|s_memory~1118_combout\);

-- Location: LCCOMB_X75_Y29_N18
\regfile|rs_mem|s_memory~320feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~320feeder_combout\ = \mux3|muxout\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(26),
	combout => \regfile|rs_mem|s_memory~320feeder_combout\);

-- Location: FF_X75_Y29_N19
\regfile|rs_mem|s_memory~320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~320feeder_combout\,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~320_q\);

-- Location: FF_X70_Y29_N27
\regfile|rs_mem|s_memory~448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(26),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~448_q\);

-- Location: LCCOMB_X72_Y26_N22
\regfile|rs_mem|s_memory~192feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~192feeder_combout\ = \mux3|muxout\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(26),
	combout => \regfile|rs_mem|s_memory~192feeder_combout\);

-- Location: FF_X72_Y26_N23
\regfile|rs_mem|s_memory~192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~192feeder_combout\,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~192_q\);

-- Location: FF_X69_Y32_N23
\regfile|rs_mem|s_memory~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(26),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~64_q\);

-- Location: LCCOMB_X69_Y32_N22
\regfile|rs_mem|s_memory~1121\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1121_combout\ = (\instmem|Mux7~2_combout\ & (((\instmem|Mux3~1_combout\)))) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux3~1_combout\ & (\regfile|rs_mem|s_memory~192_q\)) # (!\instmem|Mux3~1_combout\ & 
-- ((\regfile|rs_mem|s_memory~64_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rs_mem|s_memory~192_q\,
	datac => \regfile|rs_mem|s_memory~64_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1121_combout\);

-- Location: LCCOMB_X70_Y29_N26
\regfile|rs_mem|s_memory~1122\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1122_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1121_combout\ & ((\regfile|rs_mem|s_memory~448_q\))) # (!\regfile|rs_mem|s_memory~1121_combout\ & (\regfile|rs_mem|s_memory~320_q\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~1121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rs_mem|s_memory~320_q\,
	datac => \regfile|rs_mem|s_memory~448_q\,
	datad => \regfile|rs_mem|s_memory~1121_combout\,
	combout => \regfile|rs_mem|s_memory~1122_combout\);

-- Location: LCCOMB_X69_Y28_N30
\regfile|rs_mem|s_memory~480feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~480feeder_combout\ = \mux3|muxout\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(26),
	combout => \regfile|rs_mem|s_memory~480feeder_combout\);

-- Location: FF_X69_Y28_N31
\regfile|rs_mem|s_memory~480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~480feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~480_q\);

-- Location: LCCOMB_X69_Y25_N24
\regfile|rs_mem|s_memory~224feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~224feeder_combout\ = \mux3|muxout\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(26),
	combout => \regfile|rs_mem|s_memory~224feeder_combout\);

-- Location: FF_X69_Y25_N25
\regfile|rs_mem|s_memory~224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~224feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~224_q\);

-- Location: FF_X70_Y28_N19
\regfile|rs_mem|s_memory~96\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(26),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~96_q\);

-- Location: LCCOMB_X70_Y28_N18
\regfile|rs_mem|s_memory~1119\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1119_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~224_q\) # ((\instmem|Mux7~2_combout\)))) # (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~96_q\ & !\instmem|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~224_q\,
	datac => \regfile|rs_mem|s_memory~96_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1119_combout\);

-- Location: FF_X70_Y28_N1
\regfile|rs_mem|s_memory~352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(26),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~352_q\);

-- Location: LCCOMB_X70_Y28_N0
\regfile|rs_mem|s_memory~1120\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1120_combout\ = (\regfile|rs_mem|s_memory~1119_combout\ & ((\regfile|rs_mem|s_memory~480_q\) # ((!\instmem|Mux7~2_combout\)))) # (!\regfile|rs_mem|s_memory~1119_combout\ & (((\regfile|rs_mem|s_memory~352_q\ & 
-- \instmem|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~480_q\,
	datab => \regfile|rs_mem|s_memory~1119_combout\,
	datac => \regfile|rs_mem|s_memory~352_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1120_combout\);

-- Location: LCCOMB_X70_Y29_N24
\regfile|rs_mem|s_memory~1123\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1123_combout\ = (\instmem|Mux1~0_combout\ & (((\regfile|rs_mem|s_memory~1120_combout\) # (!\instmem|Mux4~0_combout\)))) # (!\instmem|Mux1~0_combout\ & (\regfile|rs_mem|s_memory~1122_combout\ & (\instmem|Mux4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1122_combout\,
	datab => \instmem|Mux1~0_combout\,
	datac => \instmem|Mux4~0_combout\,
	datad => \regfile|rs_mem|s_memory~1120_combout\,
	combout => \regfile|rs_mem|s_memory~1123_combout\);

-- Location: LCCOMB_X67_Y32_N20
\regfile|rs_mem|s_memory~1126\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1126_combout\ = (\instmem|Mux4~0_combout\ & (((\regfile|rs_mem|s_memory~1123_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~1123_combout\ & (\regfile|rs_mem|s_memory~1125_combout\)) # 
-- (!\regfile|rs_mem|s_memory~1123_combout\ & ((\regfile|rs_mem|s_memory~1118_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~0_combout\,
	datab => \regfile|rs_mem|s_memory~1125_combout\,
	datac => \regfile|rs_mem|s_memory~1118_combout\,
	datad => \regfile|rs_mem|s_memory~1123_combout\,
	combout => \regfile|rs_mem|s_memory~1126_combout\);

-- Location: LCCOMB_X67_Y32_N6
\regfile|rs_mem|readData[26]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[26]~12_combout\ = (!\regfile|rs_mem|Equal0~0_combout\ & \regfile|rs_mem|s_memory~1126_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile|rs_mem|Equal0~0_combout\,
	datad => \regfile|rs_mem|s_memory~1126_combout\,
	combout => \regfile|rs_mem|readData[26]~12_combout\);

-- Location: LCCOMB_X70_Y29_N0
\mux2|muxout[26]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux2|muxout[26]~11_combout\ = (\mux2|muxout[6]~5_combout\) # ((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1131_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[1]~0_combout\,
	datab => \mux2|muxout[6]~5_combout\,
	datad => \regfile|rt_mem|s_memory~1131_combout\,
	combout => \mux2|muxout[26]~11_combout\);

-- Location: LCCOMB_X72_Y26_N26
\regfile|rt_mem|s_memory~223feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~223feeder_combout\ = \mux3|muxout\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(25),
	combout => \regfile|rt_mem|s_memory~223feeder_combout\);

-- Location: FF_X72_Y26_N27
\regfile|rt_mem|s_memory~223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~223feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~223_q\);

-- Location: FF_X72_Y29_N11
\regfile|rt_mem|s_memory~287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(25),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~287_q\);

-- Location: LCCOMB_X76_Y29_N16
\regfile|rt_mem|s_memory~255feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~255feeder_combout\ = \mux3|muxout\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(25),
	combout => \regfile|rt_mem|s_memory~255feeder_combout\);

-- Location: FF_X76_Y29_N17
\regfile|rt_mem|s_memory~255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~255feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~255_q\);

-- Location: FF_X76_Y29_N31
\regfile|rt_mem|s_memory~191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(25),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~191_q\);

-- Location: LCCOMB_X76_Y29_N30
\regfile|rt_mem|s_memory~1132\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1132_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~191_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~255_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~255_q\,
	datac => \regfile|rt_mem|s_memory~191_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1132_combout\);

-- Location: LCCOMB_X72_Y29_N10
\regfile|rt_mem|s_memory~1133\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1133_combout\ = (\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~1132_combout\)))) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~1132_combout\ & ((\regfile|rt_mem|s_memory~287_q\))) # 
-- (!\regfile|rt_mem|s_memory~1132_combout\ & (\regfile|rt_mem|s_memory~223_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux9~2_combout\,
	datab => \regfile|rt_mem|s_memory~223_q\,
	datac => \regfile|rt_mem|s_memory~287_q\,
	datad => \regfile|rt_mem|s_memory~1132_combout\,
	combout => \regfile|rt_mem|s_memory~1133_combout\);

-- Location: LCCOMB_X70_Y30_N4
\regfile|rt_mem|s_memory~543feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~543feeder_combout\ = \mux3|muxout\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(25),
	combout => \regfile|rt_mem|s_memory~543feeder_combout\);

-- Location: FF_X70_Y30_N5
\regfile|rt_mem|s_memory~543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~543feeder_combout\,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~543_q\);

-- Location: FF_X72_Y29_N31
\regfile|rt_mem|s_memory~479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(25),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~479_q\);

-- Location: LCCOMB_X75_Y33_N6
\regfile|rt_mem|s_memory~511feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~511feeder_combout\ = \mux3|muxout\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(25),
	combout => \regfile|rt_mem|s_memory~511feeder_combout\);

-- Location: FF_X75_Y33_N7
\regfile|rt_mem|s_memory~511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~511feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~511_q\);

-- Location: FF_X75_Y33_N5
\regfile|rt_mem|s_memory~447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(25),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~447_q\);

-- Location: LCCOMB_X75_Y33_N4
\regfile|rt_mem|s_memory~1139\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1139_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~447_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~511_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~511_q\,
	datac => \regfile|rt_mem|s_memory~447_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1139_combout\);

-- Location: LCCOMB_X72_Y29_N30
\regfile|rt_mem|s_memory~1140\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1140_combout\ = (\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~1139_combout\)))) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~1139_combout\ & (\regfile|rt_mem|s_memory~543_q\)) # 
-- (!\regfile|rt_mem|s_memory~1139_combout\ & ((\regfile|rt_mem|s_memory~479_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux9~2_combout\,
	datab => \regfile|rt_mem|s_memory~543_q\,
	datac => \regfile|rt_mem|s_memory~479_q\,
	datad => \regfile|rt_mem|s_memory~1139_combout\,
	combout => \regfile|rt_mem|s_memory~1140_combout\);

-- Location: LCCOMB_X74_Y33_N12
\regfile|rt_mem|s_memory~383feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~383feeder_combout\ = \mux3|muxout\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(25),
	combout => \regfile|rt_mem|s_memory~383feeder_combout\);

-- Location: FF_X74_Y33_N13
\regfile|rt_mem|s_memory~383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~383feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~383_q\);

-- Location: FF_X74_Y33_N11
\regfile|rt_mem|s_memory~415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(25),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~415_q\);

-- Location: LCCOMB_X75_Y29_N8
\regfile|rt_mem|s_memory~351feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~351feeder_combout\ = \mux3|muxout\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(25),
	combout => \regfile|rt_mem|s_memory~351feeder_combout\);

-- Location: FF_X75_Y29_N9
\regfile|rt_mem|s_memory~351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~351feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~351_q\);

-- Location: FF_X75_Y29_N27
\regfile|rt_mem|s_memory~319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(25),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~319_q\);

-- Location: LCCOMB_X75_Y29_N26
\regfile|rt_mem|s_memory~1134\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1134_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~319_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~351_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~351_q\,
	datac => \regfile|rt_mem|s_memory~319_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1134_combout\);

-- Location: LCCOMB_X74_Y33_N10
\regfile|rt_mem|s_memory~1135\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1135_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1134_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1134_combout\ & ((\regfile|rt_mem|s_memory~415_q\))) # 
-- (!\regfile|rt_mem|s_memory~1134_combout\ & (\regfile|rt_mem|s_memory~383_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~383_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~415_q\,
	datad => \regfile|rt_mem|s_memory~1134_combout\,
	combout => \regfile|rt_mem|s_memory~1135_combout\);

-- Location: LCCOMB_X68_Y27_N24
\regfile|rt_mem|s_memory~127feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~127feeder_combout\ = \mux3|muxout\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(25),
	combout => \regfile|rt_mem|s_memory~127feeder_combout\);

-- Location: FF_X68_Y27_N25
\regfile|rt_mem|s_memory~127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~127feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~127_q\);

-- Location: FF_X62_Y31_N3
\regfile|rt_mem|s_memory~159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(25),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~159_q\);

-- Location: LCCOMB_X68_Y27_N18
\regfile|rt_mem|s_memory~95feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~95feeder_combout\ = \mux3|muxout\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(25),
	combout => \regfile|rt_mem|s_memory~95feeder_combout\);

-- Location: FF_X68_Y27_N19
\regfile|rt_mem|s_memory~95\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~95feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~95_q\);

-- Location: FF_X62_Y31_N1
\regfile|rt_mem|s_memory~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(25),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~63_q\);

-- Location: LCCOMB_X62_Y31_N0
\regfile|rt_mem|s_memory~1136\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1136_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~63_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~95_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~95_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~63_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1136_combout\);

-- Location: LCCOMB_X62_Y31_N2
\regfile|rt_mem|s_memory~1137\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1137_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1136_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1136_combout\ & ((\regfile|rt_mem|s_memory~159_q\))) # 
-- (!\regfile|rt_mem|s_memory~1136_combout\ & (\regfile|rt_mem|s_memory~127_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~127_q\,
	datac => \regfile|rt_mem|s_memory~159_q\,
	datad => \regfile|rt_mem|s_memory~1136_combout\,
	combout => \regfile|rt_mem|s_memory~1137_combout\);

-- Location: LCCOMB_X72_Y29_N24
\regfile|rt_mem|s_memory~1138\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1138_combout\ = (\instmem|Mux1~0_combout\ & ((\instmem|Mux7~2_combout\) # ((\regfile|rt_mem|s_memory~1135_combout\)))) # (!\instmem|Mux1~0_combout\ & (!\instmem|Mux7~2_combout\ & ((\regfile|rt_mem|s_memory~1137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux1~0_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rt_mem|s_memory~1135_combout\,
	datad => \regfile|rt_mem|s_memory~1137_combout\,
	combout => \regfile|rt_mem|s_memory~1138_combout\);

-- Location: LCCOMB_X72_Y29_N12
\regfile|rt_mem|s_memory~1141\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1141_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rt_mem|s_memory~1138_combout\ & ((\regfile|rt_mem|s_memory~1140_combout\))) # (!\regfile|rt_mem|s_memory~1138_combout\ & (\regfile|rt_mem|s_memory~1133_combout\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rt_mem|s_memory~1138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~1133_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rt_mem|s_memory~1140_combout\,
	datad => \regfile|rt_mem|s_memory~1138_combout\,
	combout => \regfile|rt_mem|s_memory~1141_combout\);

-- Location: LCCOMB_X72_Y29_N16
\mux2|muxout[25]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux2|muxout[25]~12_combout\ = (\mux2|muxout[6]~5_combout\) # ((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1141_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[6]~5_combout\,
	datab => \mux2|muxout[1]~0_combout\,
	datad => \regfile|rt_mem|s_memory~1141_combout\,
	combout => \mux2|muxout[25]~12_combout\);

-- Location: LCCOMB_X72_Y29_N26
\alu|Add0|auto_generated|_~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|_~29_combout\ = \alu|Equal0~12_combout\ $ (((\mux2|muxout[6]~5_combout\) # ((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[6]~5_combout\,
	datab => \mux2|muxout[1]~0_combout\,
	datac => \alu|Equal0~12_combout\,
	datad => \regfile|rt_mem|s_memory~1141_combout\,
	combout => \alu|Add0|auto_generated|_~29_combout\);

-- Location: FF_X75_Y32_N7
\regfile|rt_mem|s_memory~222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(24),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~222_q\);

-- Location: FF_X72_Y32_N19
\regfile|rt_mem|s_memory~286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(24),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~286_q\);

-- Location: LCCOMB_X74_Y28_N8
\regfile|rt_mem|s_memory~254feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~254feeder_combout\ = \mux3|muxout\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(24),
	combout => \regfile|rt_mem|s_memory~254feeder_combout\);

-- Location: FF_X74_Y28_N9
\regfile|rt_mem|s_memory~254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~254feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~254_q\);

-- Location: FF_X72_Y32_N21
\regfile|rt_mem|s_memory~190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(24),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~190_q\);

-- Location: LCCOMB_X72_Y32_N20
\regfile|rt_mem|s_memory~1142\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1142_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~190_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~254_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~254_q\,
	datac => \regfile|rt_mem|s_memory~190_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1142_combout\);

-- Location: LCCOMB_X72_Y32_N18
\regfile|rt_mem|s_memory~1143\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1143_combout\ = (\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~1142_combout\)))) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~1142_combout\ & ((\regfile|rt_mem|s_memory~286_q\))) # 
-- (!\regfile|rt_mem|s_memory~1142_combout\ & (\regfile|rt_mem|s_memory~222_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux9~2_combout\,
	datab => \regfile|rt_mem|s_memory~222_q\,
	datac => \regfile|rt_mem|s_memory~286_q\,
	datad => \regfile|rt_mem|s_memory~1142_combout\,
	combout => \regfile|rt_mem|s_memory~1143_combout\);

-- Location: LCCOMB_X74_Y30_N20
\regfile|rt_mem|s_memory~510feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~510feeder_combout\ = \mux3|muxout\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(24),
	combout => \regfile|rt_mem|s_memory~510feeder_combout\);

-- Location: FF_X74_Y30_N21
\regfile|rt_mem|s_memory~510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~510feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~510_q\);

-- Location: FF_X74_Y30_N31
\regfile|rt_mem|s_memory~446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(24),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~446_q\);

-- Location: LCCOMB_X74_Y30_N30
\regfile|rt_mem|s_memory~1149\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1149_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~446_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~510_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~510_q\,
	datac => \regfile|rt_mem|s_memory~446_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1149_combout\);

-- Location: FF_X74_Y29_N29
\regfile|rt_mem|s_memory~478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(24),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~478_q\);

-- Location: FF_X73_Y29_N31
\regfile|rt_mem|s_memory~542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \mux3|muxout\(24),
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~542_q\);

-- Location: LCCOMB_X74_Y29_N28
\regfile|rt_mem|s_memory~1150\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1150_combout\ = (\regfile|rt_mem|s_memory~1149_combout\ & ((\instmem|Mux9~2_combout\) # ((\regfile|rt_mem|s_memory~542_q\)))) # (!\regfile|rt_mem|s_memory~1149_combout\ & (!\instmem|Mux9~2_combout\ & 
-- (\regfile|rt_mem|s_memory~478_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~1149_combout\,
	datab => \instmem|Mux9~2_combout\,
	datac => \regfile|rt_mem|s_memory~478_q\,
	datad => \regfile|rt_mem|s_memory~542_q\,
	combout => \regfile|rt_mem|s_memory~1150_combout\);

-- Location: LCCOMB_X65_Y30_N8
\regfile|rt_mem|s_memory~382feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~382feeder_combout\ = \mux3|muxout\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(24),
	combout => \regfile|rt_mem|s_memory~382feeder_combout\);

-- Location: FF_X65_Y30_N9
\regfile|rt_mem|s_memory~382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~382feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~382_q\);

-- Location: FF_X66_Y28_N15
\regfile|rt_mem|s_memory~414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(24),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~414_q\);

-- Location: LCCOMB_X72_Y36_N22
\regfile|rt_mem|s_memory~350feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~350feeder_combout\ = \mux3|muxout\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(24),
	combout => \regfile|rt_mem|s_memory~350feeder_combout\);

-- Location: FF_X72_Y36_N23
\regfile|rt_mem|s_memory~350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~350feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~350_q\);

-- Location: FF_X66_Y28_N9
\regfile|rt_mem|s_memory~318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(24),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~318_q\);

-- Location: LCCOMB_X66_Y28_N8
\regfile|rt_mem|s_memory~1144\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1144_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~318_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~350_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~350_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~318_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1144_combout\);

-- Location: LCCOMB_X66_Y28_N14
\regfile|rt_mem|s_memory~1145\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1145_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1144_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1144_combout\ & ((\regfile|rt_mem|s_memory~414_q\))) # 
-- (!\regfile|rt_mem|s_memory~1144_combout\ & (\regfile|rt_mem|s_memory~382_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~382_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~414_q\,
	datad => \regfile|rt_mem|s_memory~1144_combout\,
	combout => \regfile|rt_mem|s_memory~1145_combout\);

-- Location: LCCOMB_X70_Y26_N14
\regfile|rt_mem|s_memory~126feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~126feeder_combout\ = \mux3|muxout\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(24),
	combout => \regfile|rt_mem|s_memory~126feeder_combout\);

-- Location: FF_X70_Y26_N15
\regfile|rt_mem|s_memory~126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~126feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~126_q\);

-- Location: FF_X62_Y31_N31
\regfile|rt_mem|s_memory~158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(24),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~158_q\);

-- Location: FF_X62_Y31_N29
\regfile|rt_mem|s_memory~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(24),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~62_q\);

-- Location: LCCOMB_X73_Y29_N16
\regfile|rt_mem|s_memory~94feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~94feeder_combout\ = \mux3|muxout\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(24),
	combout => \regfile|rt_mem|s_memory~94feeder_combout\);

-- Location: FF_X73_Y29_N17
\regfile|rt_mem|s_memory~94\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~94feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~94_q\);

-- Location: LCCOMB_X62_Y31_N28
\regfile|rt_mem|s_memory~1146\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1146_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~62_q\)) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~94_q\))))) # (!\instmem|Mux8~2_combout\ & 
-- (!\instmem|Mux9~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \instmem|Mux9~2_combout\,
	datac => \regfile|rt_mem|s_memory~62_q\,
	datad => \regfile|rt_mem|s_memory~94_q\,
	combout => \regfile|rt_mem|s_memory~1146_combout\);

-- Location: LCCOMB_X62_Y31_N30
\regfile|rt_mem|s_memory~1147\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1147_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1146_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1146_combout\ & ((\regfile|rt_mem|s_memory~158_q\))) # 
-- (!\regfile|rt_mem|s_memory~1146_combout\ & (\regfile|rt_mem|s_memory~126_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~126_q\,
	datac => \regfile|rt_mem|s_memory~158_q\,
	datad => \regfile|rt_mem|s_memory~1146_combout\,
	combout => \regfile|rt_mem|s_memory~1147_combout\);

-- Location: LCCOMB_X66_Y28_N12
\regfile|rt_mem|s_memory~1148\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1148_combout\ = (\instmem|Mux7~2_combout\ & (\instmem|Mux1~0_combout\)) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux1~0_combout\ & (\regfile|rt_mem|s_memory~1145_combout\)) # (!\instmem|Mux1~0_combout\ & 
-- ((\regfile|rt_mem|s_memory~1147_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \instmem|Mux1~0_combout\,
	datac => \regfile|rt_mem|s_memory~1145_combout\,
	datad => \regfile|rt_mem|s_memory~1147_combout\,
	combout => \regfile|rt_mem|s_memory~1148_combout\);

-- Location: LCCOMB_X66_Y28_N6
\regfile|rt_mem|s_memory~1151\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1151_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rt_mem|s_memory~1148_combout\ & ((\regfile|rt_mem|s_memory~1150_combout\))) # (!\regfile|rt_mem|s_memory~1148_combout\ & (\regfile|rt_mem|s_memory~1143_combout\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rt_mem|s_memory~1148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rt_mem|s_memory~1143_combout\,
	datac => \regfile|rt_mem|s_memory~1150_combout\,
	datad => \regfile|rt_mem|s_memory~1148_combout\,
	combout => \regfile|rt_mem|s_memory~1151_combout\);

-- Location: LCCOMB_X66_Y28_N4
\mux2|muxout[24]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux2|muxout[24]~13_combout\ = (\mux2|muxout[6]~5_combout\) # ((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1151_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[1]~0_combout\,
	datac => \mux2|muxout[6]~5_combout\,
	datad => \regfile|rt_mem|s_memory~1151_combout\,
	combout => \mux2|muxout[24]~13_combout\);

-- Location: LCCOMB_X66_Y28_N0
\alu|Add0|auto_generated|_~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|_~28_combout\ = \alu|Equal0~12_combout\ $ (((\mux2|muxout[6]~5_combout\) # ((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[1]~0_combout\,
	datab => \mux2|muxout[6]~5_combout\,
	datac => \alu|Equal0~12_combout\,
	datad => \regfile|rt_mem|s_memory~1151_combout\,
	combout => \alu|Add0|auto_generated|_~28_combout\);

-- Location: LCCOMB_X76_Y31_N20
\regfile|rt_mem|s_memory~221feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~221feeder_combout\ = \mux3|muxout\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(23),
	combout => \regfile|rt_mem|s_memory~221feeder_combout\);

-- Location: FF_X76_Y31_N21
\regfile|rt_mem|s_memory~221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~221feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~221_q\);

-- Location: FF_X72_Y32_N11
\regfile|rt_mem|s_memory~285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(23),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~285_q\);

-- Location: LCCOMB_X74_Y28_N12
\regfile|rt_mem|s_memory~253feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~253feeder_combout\ = \mux3|muxout\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(23),
	combout => \regfile|rt_mem|s_memory~253feeder_combout\);

-- Location: FF_X74_Y28_N13
\regfile|rt_mem|s_memory~253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~253feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~253_q\);

-- Location: FF_X72_Y32_N25
\regfile|rt_mem|s_memory~189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(23),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~189_q\);

-- Location: LCCOMB_X72_Y32_N24
\regfile|rt_mem|s_memory~1152\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1152_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~189_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~253_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~253_q\,
	datac => \regfile|rt_mem|s_memory~189_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1152_combout\);

-- Location: LCCOMB_X72_Y32_N10
\regfile|rt_mem|s_memory~1153\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1153_combout\ = (\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~1152_combout\)))) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~1152_combout\ & ((\regfile|rt_mem|s_memory~285_q\))) # 
-- (!\regfile|rt_mem|s_memory~1152_combout\ & (\regfile|rt_mem|s_memory~221_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux9~2_combout\,
	datab => \regfile|rt_mem|s_memory~221_q\,
	datac => \regfile|rt_mem|s_memory~285_q\,
	datad => \regfile|rt_mem|s_memory~1152_combout\,
	combout => \regfile|rt_mem|s_memory~1153_combout\);

-- Location: LCCOMB_X77_Y30_N28
\regfile|rt_mem|s_memory~125feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~125feeder_combout\ = \mux3|muxout\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(23),
	combout => \regfile|rt_mem|s_memory~125feeder_combout\);

-- Location: FF_X77_Y30_N29
\regfile|rt_mem|s_memory~125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~125feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~125_q\);

-- Location: FF_X76_Y30_N21
\regfile|rt_mem|s_memory~157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(23),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~157_q\);

-- Location: LCCOMB_X77_Y28_N22
\regfile|rt_mem|s_memory~93feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~93feeder_combout\ = \mux3|muxout\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(23),
	combout => \regfile|rt_mem|s_memory~93feeder_combout\);

-- Location: FF_X77_Y28_N23
\regfile|rt_mem|s_memory~93\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~93feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~93_q\);

-- Location: FF_X76_Y30_N15
\regfile|rt_mem|s_memory~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(23),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~61_q\);

-- Location: LCCOMB_X76_Y30_N14
\regfile|rt_mem|s_memory~1156\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1156_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~61_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~93_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~93_q\,
	datac => \regfile|rt_mem|s_memory~61_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1156_combout\);

-- Location: LCCOMB_X76_Y30_N20
\regfile|rt_mem|s_memory~1157\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1157_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1156_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1156_combout\ & ((\regfile|rt_mem|s_memory~157_q\))) # 
-- (!\regfile|rt_mem|s_memory~1156_combout\ & (\regfile|rt_mem|s_memory~125_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~125_q\,
	datac => \regfile|rt_mem|s_memory~157_q\,
	datad => \regfile|rt_mem|s_memory~1156_combout\,
	combout => \regfile|rt_mem|s_memory~1157_combout\);

-- Location: LCCOMB_X72_Y28_N6
\regfile|rt_mem|s_memory~381feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~381feeder_combout\ = \mux3|muxout\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(23),
	combout => \regfile|rt_mem|s_memory~381feeder_combout\);

-- Location: FF_X72_Y28_N7
\regfile|rt_mem|s_memory~381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~381feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~381_q\);

-- Location: FF_X66_Y28_N25
\regfile|rt_mem|s_memory~413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(23),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~413_q\);

-- Location: FF_X73_Y32_N7
\regfile|rt_mem|s_memory~349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(23),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~349_q\);

-- Location: FF_X66_Y28_N3
\regfile|rt_mem|s_memory~317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(23),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~317_q\);

-- Location: LCCOMB_X66_Y28_N2
\regfile|rt_mem|s_memory~1154\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1154_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~317_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~349_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~349_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~317_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1154_combout\);

-- Location: LCCOMB_X66_Y28_N24
\regfile|rt_mem|s_memory~1155\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1155_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1154_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1154_combout\ & ((\regfile|rt_mem|s_memory~413_q\))) # 
-- (!\regfile|rt_mem|s_memory~1154_combout\ & (\regfile|rt_mem|s_memory~381_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~381_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~413_q\,
	datad => \regfile|rt_mem|s_memory~1154_combout\,
	combout => \regfile|rt_mem|s_memory~1155_combout\);

-- Location: LCCOMB_X66_Y28_N30
\regfile|rt_mem|s_memory~1158\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1158_combout\ = (\instmem|Mux7~2_combout\ & (\instmem|Mux1~0_combout\)) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux1~0_combout\ & ((\regfile|rt_mem|s_memory~1155_combout\))) # (!\instmem|Mux1~0_combout\ & 
-- (\regfile|rt_mem|s_memory~1157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \instmem|Mux1~0_combout\,
	datac => \regfile|rt_mem|s_memory~1157_combout\,
	datad => \regfile|rt_mem|s_memory~1155_combout\,
	combout => \regfile|rt_mem|s_memory~1158_combout\);

-- Location: LCCOMB_X69_Y28_N10
\regfile|rt_mem|s_memory~541feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~541feeder_combout\ = \mux3|muxout\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(23),
	combout => \regfile|rt_mem|s_memory~541feeder_combout\);

-- Location: FF_X69_Y28_N11
\regfile|rt_mem|s_memory~541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~541feeder_combout\,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~541_q\);

-- Location: FF_X69_Y28_N25
\regfile|rt_mem|s_memory~477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(23),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~477_q\);

-- Location: FF_X73_Y28_N7
\regfile|rt_mem|s_memory~445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(23),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~445_q\);

-- Location: LCCOMB_X73_Y28_N20
\regfile|rt_mem|s_memory~509feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~509feeder_combout\ = \mux3|muxout\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(23),
	combout => \regfile|rt_mem|s_memory~509feeder_combout\);

-- Location: FF_X73_Y28_N21
\regfile|rt_mem|s_memory~509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~509feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~509_q\);

-- Location: LCCOMB_X73_Y28_N6
\regfile|rt_mem|s_memory~1159\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1159_combout\ = (\instmem|Mux9~2_combout\ & ((\instmem|Mux8~2_combout\ & (\regfile|rt_mem|s_memory~445_q\)) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~509_q\))))) # (!\instmem|Mux9~2_combout\ & 
-- (!\instmem|Mux8~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux9~2_combout\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~445_q\,
	datad => \regfile|rt_mem|s_memory~509_q\,
	combout => \regfile|rt_mem|s_memory~1159_combout\);

-- Location: LCCOMB_X69_Y28_N24
\regfile|rt_mem|s_memory~1160\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1160_combout\ = (\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~1159_combout\)))) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~1159_combout\ & (\regfile|rt_mem|s_memory~541_q\)) # 
-- (!\regfile|rt_mem|s_memory~1159_combout\ & ((\regfile|rt_mem|s_memory~477_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~541_q\,
	datab => \instmem|Mux9~2_combout\,
	datac => \regfile|rt_mem|s_memory~477_q\,
	datad => \regfile|rt_mem|s_memory~1159_combout\,
	combout => \regfile|rt_mem|s_memory~1160_combout\);

-- Location: LCCOMB_X66_Y28_N16
\regfile|rt_mem|s_memory~1161\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1161_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rt_mem|s_memory~1158_combout\ & ((\regfile|rt_mem|s_memory~1160_combout\))) # (!\regfile|rt_mem|s_memory~1158_combout\ & (\regfile|rt_mem|s_memory~1153_combout\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rt_mem|s_memory~1158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rt_mem|s_memory~1153_combout\,
	datac => \regfile|rt_mem|s_memory~1158_combout\,
	datad => \regfile|rt_mem|s_memory~1160_combout\,
	combout => \regfile|rt_mem|s_memory~1161_combout\);

-- Location: LCCOMB_X66_Y28_N18
\mux2|muxout[23]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux2|muxout[23]~14_combout\ = (\mux2|muxout[6]~5_combout\) # ((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1161_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux2|muxout[1]~0_combout\,
	datac => \mux2|muxout[6]~5_combout\,
	datad => \regfile|rt_mem|s_memory~1161_combout\,
	combout => \mux2|muxout[23]~14_combout\);

-- Location: LCCOMB_X66_Y28_N22
\alu|Add0|auto_generated|_~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|_~27_combout\ = \alu|Equal0~12_combout\ $ (((\mux2|muxout[6]~5_combout\) # ((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[1]~0_combout\,
	datab => \mux2|muxout[6]~5_combout\,
	datac => \alu|Equal0~12_combout\,
	datad => \regfile|rt_mem|s_memory~1161_combout\,
	combout => \alu|Add0|auto_generated|_~27_combout\);

-- Location: LCCOMB_X76_Y31_N0
\regfile|rt_mem|s_memory~252feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~252feeder_combout\ = \mux3|muxout\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(22),
	combout => \regfile|rt_mem|s_memory~252feeder_combout\);

-- Location: FF_X76_Y31_N1
\regfile|rt_mem|s_memory~252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~252feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~252_q\);

-- Location: FF_X72_Y32_N13
\regfile|rt_mem|s_memory~188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(22),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~188_q\);

-- Location: LCCOMB_X72_Y32_N12
\regfile|rt_mem|s_memory~1162\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1162_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~188_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~252_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~252_q\,
	datac => \regfile|rt_mem|s_memory~188_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1162_combout\);

-- Location: LCCOMB_X76_Y31_N10
\regfile|rt_mem|s_memory~220feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~220feeder_combout\ = \mux3|muxout\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(22),
	combout => \regfile|rt_mem|s_memory~220feeder_combout\);

-- Location: FF_X76_Y31_N11
\regfile|rt_mem|s_memory~220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~220feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~220_q\);

-- Location: FF_X72_Y32_N31
\regfile|rt_mem|s_memory~284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(22),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~284_q\);

-- Location: LCCOMB_X72_Y32_N30
\regfile|rt_mem|s_memory~1163\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1163_combout\ = (\regfile|rt_mem|s_memory~1162_combout\ & (((\regfile|rt_mem|s_memory~284_q\) # (\instmem|Mux9~2_combout\)))) # (!\regfile|rt_mem|s_memory~1162_combout\ & (\regfile|rt_mem|s_memory~220_q\ & 
-- ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~1162_combout\,
	datab => \regfile|rt_mem|s_memory~220_q\,
	datac => \regfile|rt_mem|s_memory~284_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1163_combout\);

-- Location: LCCOMB_X73_Y33_N22
\regfile|rt_mem|s_memory~124feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~124feeder_combout\ = \mux3|muxout\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(22),
	combout => \regfile|rt_mem|s_memory~124feeder_combout\);

-- Location: FF_X73_Y33_N23
\regfile|rt_mem|s_memory~124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~124feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~124_q\);

-- Location: FF_X68_Y32_N11
\regfile|rt_mem|s_memory~156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(22),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~156_q\);

-- Location: LCCOMB_X68_Y27_N0
\regfile|rt_mem|s_memory~92feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~92feeder_combout\ = \mux3|muxout\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(22),
	combout => \regfile|rt_mem|s_memory~92feeder_combout\);

-- Location: FF_X68_Y27_N1
\regfile|rt_mem|s_memory~92\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~92feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~92_q\);

-- Location: FF_X68_Y32_N1
\regfile|rt_mem|s_memory~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(22),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~60_q\);

-- Location: LCCOMB_X68_Y32_N0
\regfile|rt_mem|s_memory~1166\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1166_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~60_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~92_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~92_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~60_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1166_combout\);

-- Location: LCCOMB_X67_Y33_N8
\regfile|rt_mem|s_memory~1167\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1167_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1166_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1166_combout\ & ((\regfile|rt_mem|s_memory~156_q\))) # 
-- (!\regfile|rt_mem|s_memory~1166_combout\ & (\regfile|rt_mem|s_memory~124_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~124_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~156_q\,
	datad => \regfile|rt_mem|s_memory~1166_combout\,
	combout => \regfile|rt_mem|s_memory~1167_combout\);

-- Location: LCCOMB_X72_Y36_N12
\regfile|rt_mem|s_memory~348feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~348feeder_combout\ = \mux3|muxout\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(22),
	combout => \regfile|rt_mem|s_memory~348feeder_combout\);

-- Location: FF_X72_Y36_N13
\regfile|rt_mem|s_memory~348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~348feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~348_q\);

-- Location: FF_X73_Y34_N13
\regfile|rt_mem|s_memory~316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(22),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~316_q\);

-- Location: LCCOMB_X73_Y34_N12
\regfile|rt_mem|s_memory~1164\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1164_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~316_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~348_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~348_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~316_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1164_combout\);

-- Location: FF_X73_Y34_N31
\regfile|rt_mem|s_memory~412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(22),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~412_q\);

-- Location: LCCOMB_X72_Y28_N14
\regfile|rt_mem|s_memory~380feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~380feeder_combout\ = \mux3|muxout\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(22),
	combout => \regfile|rt_mem|s_memory~380feeder_combout\);

-- Location: FF_X72_Y28_N15
\regfile|rt_mem|s_memory~380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~380feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~380_q\);

-- Location: LCCOMB_X73_Y34_N30
\regfile|rt_mem|s_memory~1165\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1165_combout\ = (\regfile|rt_mem|s_memory~1164_combout\ & ((\instmem|Mux8~2_combout\) # ((\regfile|rt_mem|s_memory~412_q\)))) # (!\regfile|rt_mem|s_memory~1164_combout\ & (!\instmem|Mux8~2_combout\ & 
-- ((\regfile|rt_mem|s_memory~380_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~1164_combout\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~412_q\,
	datad => \regfile|rt_mem|s_memory~380_q\,
	combout => \regfile|rt_mem|s_memory~1165_combout\);

-- Location: LCCOMB_X67_Y33_N22
\regfile|rt_mem|s_memory~1168\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1168_combout\ = (\instmem|Mux7~2_combout\ & (((\instmem|Mux1~0_combout\)))) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux1~0_combout\ & ((\regfile|rt_mem|s_memory~1165_combout\))) # (!\instmem|Mux1~0_combout\ & 
-- (\regfile|rt_mem|s_memory~1167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rt_mem|s_memory~1167_combout\,
	datac => \instmem|Mux1~0_combout\,
	datad => \regfile|rt_mem|s_memory~1165_combout\,
	combout => \regfile|rt_mem|s_memory~1168_combout\);

-- Location: LCCOMB_X72_Y30_N28
\regfile|rt_mem|s_memory~540feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~540feeder_combout\ = \mux3|muxout\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(22),
	combout => \regfile|rt_mem|s_memory~540feeder_combout\);

-- Location: FF_X72_Y30_N29
\regfile|rt_mem|s_memory~540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~540feeder_combout\,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~540_q\);

-- Location: FF_X74_Y29_N5
\regfile|rt_mem|s_memory~476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(22),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~476_q\);

-- Location: LCCOMB_X75_Y30_N16
\regfile|rt_mem|s_memory~508feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~508feeder_combout\ = \mux3|muxout\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(22),
	combout => \regfile|rt_mem|s_memory~508feeder_combout\);

-- Location: FF_X75_Y30_N17
\regfile|rt_mem|s_memory~508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~508feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~508_q\);

-- Location: FF_X75_Y30_N19
\regfile|rt_mem|s_memory~444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(22),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~444_q\);

-- Location: LCCOMB_X75_Y30_N18
\regfile|rt_mem|s_memory~1169\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1169_combout\ = (\instmem|Mux9~2_combout\ & ((\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~444_q\))) # (!\instmem|Mux8~2_combout\ & (\regfile|rt_mem|s_memory~508_q\)))) # (!\instmem|Mux9~2_combout\ & 
-- (((!\instmem|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux9~2_combout\,
	datab => \regfile|rt_mem|s_memory~508_q\,
	datac => \regfile|rt_mem|s_memory~444_q\,
	datad => \instmem|Mux8~2_combout\,
	combout => \regfile|rt_mem|s_memory~1169_combout\);

-- Location: LCCOMB_X74_Y29_N4
\regfile|rt_mem|s_memory~1170\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1170_combout\ = (\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~1169_combout\)))) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~1169_combout\ & (\regfile|rt_mem|s_memory~540_q\)) # 
-- (!\regfile|rt_mem|s_memory~1169_combout\ & ((\regfile|rt_mem|s_memory~476_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~540_q\,
	datab => \instmem|Mux9~2_combout\,
	datac => \regfile|rt_mem|s_memory~476_q\,
	datad => \regfile|rt_mem|s_memory~1169_combout\,
	combout => \regfile|rt_mem|s_memory~1170_combout\);

-- Location: LCCOMB_X67_Y33_N28
\regfile|rt_mem|s_memory~1171\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1171_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rt_mem|s_memory~1168_combout\ & ((\regfile|rt_mem|s_memory~1170_combout\))) # (!\regfile|rt_mem|s_memory~1168_combout\ & (\regfile|rt_mem|s_memory~1163_combout\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rt_mem|s_memory~1168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rt_mem|s_memory~1163_combout\,
	datac => \regfile|rt_mem|s_memory~1168_combout\,
	datad => \regfile|rt_mem|s_memory~1170_combout\,
	combout => \regfile|rt_mem|s_memory~1171_combout\);

-- Location: LCCOMB_X67_Y33_N14
\mux2|muxout[22]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux2|muxout[22]~15_combout\ = (\mux2|muxout[6]~5_combout\) # ((\regfile|rt_mem|s_memory~1171_combout\ & \mux2|muxout[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile|rt_mem|s_memory~1171_combout\,
	datac => \mux2|muxout[6]~5_combout\,
	datad => \mux2|muxout[1]~0_combout\,
	combout => \mux2|muxout[22]~15_combout\);

-- Location: LCCOMB_X67_Y33_N26
\alu|Add0|auto_generated|_~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|_~26_combout\ = \alu|Equal0~12_combout\ $ (((\mux2|muxout[6]~5_combout\) # ((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[1]~0_combout\,
	datab => \alu|Equal0~12_combout\,
	datac => \mux2|muxout[6]~5_combout\,
	datad => \regfile|rt_mem|s_memory~1171_combout\,
	combout => \alu|Add0|auto_generated|_~26_combout\);

-- Location: LCCOMB_X68_Y34_N20
\regfile|rt_mem|s_memory~379feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~379feeder_combout\ = \mux3|muxout\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(21),
	combout => \regfile|rt_mem|s_memory~379feeder_combout\);

-- Location: FF_X68_Y34_N21
\regfile|rt_mem|s_memory~379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~379feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~379_q\);

-- Location: FF_X73_Y34_N19
\regfile|rt_mem|s_memory~411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(21),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~411_q\);

-- Location: LCCOMB_X68_Y34_N14
\regfile|rt_mem|s_memory~347feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~347feeder_combout\ = \mux3|muxout\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(21),
	combout => \regfile|rt_mem|s_memory~347feeder_combout\);

-- Location: FF_X68_Y34_N15
\regfile|rt_mem|s_memory~347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~347feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~347_q\);

-- Location: FF_X73_Y34_N1
\regfile|rt_mem|s_memory~315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(21),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~315_q\);

-- Location: LCCOMB_X73_Y34_N0
\regfile|rt_mem|s_memory~1174\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1174_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~315_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~347_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~347_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~315_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1174_combout\);

-- Location: LCCOMB_X73_Y34_N18
\regfile|rt_mem|s_memory~1175\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1175_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1174_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1174_combout\ & ((\regfile|rt_mem|s_memory~411_q\))) # 
-- (!\regfile|rt_mem|s_memory~1174_combout\ & (\regfile|rt_mem|s_memory~379_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~379_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~411_q\,
	datad => \regfile|rt_mem|s_memory~1174_combout\,
	combout => \regfile|rt_mem|s_memory~1175_combout\);

-- Location: LCCOMB_X77_Y30_N18
\regfile|rt_mem|s_memory~123feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~123feeder_combout\ = \mux3|muxout\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(21),
	combout => \regfile|rt_mem|s_memory~123feeder_combout\);

-- Location: FF_X77_Y30_N19
\regfile|rt_mem|s_memory~123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~123feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~123_q\);

-- Location: FF_X76_Y30_N1
\regfile|rt_mem|s_memory~155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(21),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~155_q\);

-- Location: LCCOMB_X68_Y27_N14
\regfile|rt_mem|s_memory~91feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~91feeder_combout\ = \mux3|muxout\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(21),
	combout => \regfile|rt_mem|s_memory~91feeder_combout\);

-- Location: FF_X68_Y27_N15
\regfile|rt_mem|s_memory~91\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~91feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~91_q\);

-- Location: FF_X76_Y30_N7
\regfile|rt_mem|s_memory~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(21),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~59_q\);

-- Location: LCCOMB_X76_Y30_N6
\regfile|rt_mem|s_memory~1176\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1176_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~59_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~91_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~91_q\,
	datac => \regfile|rt_mem|s_memory~59_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1176_combout\);

-- Location: LCCOMB_X76_Y30_N0
\regfile|rt_mem|s_memory~1177\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1177_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1176_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1176_combout\ & ((\regfile|rt_mem|s_memory~155_q\))) # 
-- (!\regfile|rt_mem|s_memory~1176_combout\ & (\regfile|rt_mem|s_memory~123_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~123_q\,
	datac => \regfile|rt_mem|s_memory~155_q\,
	datad => \regfile|rt_mem|s_memory~1176_combout\,
	combout => \regfile|rt_mem|s_memory~1177_combout\);

-- Location: LCCOMB_X73_Y34_N8
\regfile|rt_mem|s_memory~1178\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1178_combout\ = (\instmem|Mux1~0_combout\ & ((\regfile|rt_mem|s_memory~1175_combout\) # ((\instmem|Mux7~2_combout\)))) # (!\instmem|Mux1~0_combout\ & (((\regfile|rt_mem|s_memory~1177_combout\ & !\instmem|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux1~0_combout\,
	datab => \regfile|rt_mem|s_memory~1175_combout\,
	datac => \regfile|rt_mem|s_memory~1177_combout\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rt_mem|s_memory~1178_combout\);

-- Location: LCCOMB_X68_Y35_N30
\regfile|rt_mem|s_memory~219feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~219feeder_combout\ = \mux3|muxout\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(21),
	combout => \regfile|rt_mem|s_memory~219feeder_combout\);

-- Location: FF_X68_Y35_N31
\regfile|rt_mem|s_memory~219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~219feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~219_q\);

-- Location: FF_X69_Y30_N3
\regfile|rt_mem|s_memory~251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(21),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~251_q\);

-- Location: FF_X72_Y32_N17
\regfile|rt_mem|s_memory~187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(21),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~187_q\);

-- Location: LCCOMB_X72_Y32_N16
\regfile|rt_mem|s_memory~1172\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1172_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~187_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~251_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~251_q\,
	datac => \regfile|rt_mem|s_memory~187_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1172_combout\);

-- Location: FF_X72_Y32_N27
\regfile|rt_mem|s_memory~283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(21),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~283_q\);

-- Location: LCCOMB_X72_Y32_N26
\regfile|rt_mem|s_memory~1173\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1173_combout\ = (\regfile|rt_mem|s_memory~1172_combout\ & (((\regfile|rt_mem|s_memory~283_q\) # (\instmem|Mux9~2_combout\)))) # (!\regfile|rt_mem|s_memory~1172_combout\ & (\regfile|rt_mem|s_memory~219_q\ & 
-- ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~219_q\,
	datab => \regfile|rt_mem|s_memory~1172_combout\,
	datac => \regfile|rt_mem|s_memory~283_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1173_combout\);

-- Location: FF_X68_Y30_N21
\regfile|rt_mem|s_memory~539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \mux3|muxout\(21),
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~539_q\);

-- Location: FF_X73_Y30_N5
\regfile|rt_mem|s_memory~475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(21),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~475_q\);

-- Location: LCCOMB_X75_Y30_N0
\regfile|rt_mem|s_memory~507feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~507feeder_combout\ = \mux3|muxout\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(21),
	combout => \regfile|rt_mem|s_memory~507feeder_combout\);

-- Location: FF_X75_Y30_N1
\regfile|rt_mem|s_memory~507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~507feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~507_q\);

-- Location: FF_X74_Y30_N25
\regfile|rt_mem|s_memory~443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(21),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~443_q\);

-- Location: LCCOMB_X74_Y30_N24
\regfile|rt_mem|s_memory~1179\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1179_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~443_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~507_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~507_q\,
	datac => \regfile|rt_mem|s_memory~443_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1179_combout\);

-- Location: LCCOMB_X73_Y30_N4
\regfile|rt_mem|s_memory~1180\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1180_combout\ = (\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~1179_combout\)))) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~1179_combout\ & (\regfile|rt_mem|s_memory~539_q\)) # 
-- (!\regfile|rt_mem|s_memory~1179_combout\ & ((\regfile|rt_mem|s_memory~475_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~539_q\,
	datab => \instmem|Mux9~2_combout\,
	datac => \regfile|rt_mem|s_memory~475_q\,
	datad => \regfile|rt_mem|s_memory~1179_combout\,
	combout => \regfile|rt_mem|s_memory~1180_combout\);

-- Location: LCCOMB_X73_Y34_N6
\regfile|rt_mem|s_memory~1181\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1181_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rt_mem|s_memory~1178_combout\ & ((\regfile|rt_mem|s_memory~1180_combout\))) # (!\regfile|rt_mem|s_memory~1178_combout\ & (\regfile|rt_mem|s_memory~1173_combout\)))) # 
-- (!\instmem|Mux7~2_combout\ & (\regfile|rt_mem|s_memory~1178_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rt_mem|s_memory~1178_combout\,
	datac => \regfile|rt_mem|s_memory~1173_combout\,
	datad => \regfile|rt_mem|s_memory~1180_combout\,
	combout => \regfile|rt_mem|s_memory~1181_combout\);

-- Location: LCCOMB_X73_Y34_N20
\mux2|muxout[21]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux2|muxout[21]~16_combout\ = (\mux2|muxout[6]~5_combout\) # ((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1181_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux2|muxout[6]~5_combout\,
	datac => \mux2|muxout[1]~0_combout\,
	datad => \regfile|rt_mem|s_memory~1181_combout\,
	combout => \mux2|muxout[21]~16_combout\);

-- Location: LCCOMB_X73_Y34_N26
\alu|Add0|auto_generated|_~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|_~25_combout\ = \alu|Equal0~12_combout\ $ (((\mux2|muxout[6]~5_combout\) # ((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[6]~5_combout\,
	datab => \alu|Equal0~12_combout\,
	datac => \mux2|muxout[1]~0_combout\,
	datad => \regfile|rt_mem|s_memory~1181_combout\,
	combout => \alu|Add0|auto_generated|_~25_combout\);

-- Location: LCCOMB_X69_Y34_N16
\regfile|rt_mem|s_memory~538feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~538feeder_combout\ = \mux3|muxout\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(20),
	combout => \regfile|rt_mem|s_memory~538feeder_combout\);

-- Location: FF_X69_Y34_N17
\regfile|rt_mem|s_memory~538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~538feeder_combout\,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~538_q\);

-- Location: LCCOMB_X75_Y30_N22
\regfile|rt_mem|s_memory~506feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~506feeder_combout\ = \mux3|muxout\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(20),
	combout => \regfile|rt_mem|s_memory~506feeder_combout\);

-- Location: FF_X75_Y30_N23
\regfile|rt_mem|s_memory~506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~506feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~506_q\);

-- Location: FF_X74_Y30_N19
\regfile|rt_mem|s_memory~442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(20),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~442_q\);

-- Location: LCCOMB_X74_Y30_N18
\regfile|rt_mem|s_memory~1189\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1189_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~442_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~506_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~506_q\,
	datac => \regfile|rt_mem|s_memory~442_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1189_combout\);

-- Location: FF_X73_Y30_N27
\regfile|rt_mem|s_memory~474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(20),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~474_q\);

-- Location: LCCOMB_X73_Y30_N26
\regfile|rt_mem|s_memory~1190\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1190_combout\ = (\regfile|rt_mem|s_memory~1189_combout\ & ((\regfile|rt_mem|s_memory~538_q\) # ((\instmem|Mux9~2_combout\)))) # (!\regfile|rt_mem|s_memory~1189_combout\ & (((\regfile|rt_mem|s_memory~474_q\ & 
-- !\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~538_q\,
	datab => \regfile|rt_mem|s_memory~1189_combout\,
	datac => \regfile|rt_mem|s_memory~474_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1190_combout\);

-- Location: LCCOMB_X74_Y34_N24
\regfile|rt_mem|s_memory~122feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~122feeder_combout\ = \mux3|muxout\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(20),
	combout => \regfile|rt_mem|s_memory~122feeder_combout\);

-- Location: FF_X74_Y34_N25
\regfile|rt_mem|s_memory~122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~122feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~122_q\);

-- Location: FF_X73_Y32_N5
\regfile|rt_mem|s_memory~154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(20),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~154_q\);

-- Location: LCCOMB_X70_Y36_N30
\regfile|rt_mem|s_memory~90feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~90feeder_combout\ = \mux3|muxout\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(20),
	combout => \regfile|rt_mem|s_memory~90feeder_combout\);

-- Location: FF_X70_Y36_N31
\regfile|rt_mem|s_memory~90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~90feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~90_q\);

-- Location: FF_X75_Y32_N25
\regfile|rt_mem|s_memory~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(20),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~58_q\);

-- Location: LCCOMB_X75_Y32_N24
\regfile|rt_mem|s_memory~1186\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1186_combout\ = (\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~58_q\ & \instmem|Mux8~2_combout\)))) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~90_q\) # ((!\instmem|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~90_q\,
	datab => \instmem|Mux9~2_combout\,
	datac => \regfile|rt_mem|s_memory~58_q\,
	datad => \instmem|Mux8~2_combout\,
	combout => \regfile|rt_mem|s_memory~1186_combout\);

-- Location: LCCOMB_X73_Y32_N4
\regfile|rt_mem|s_memory~1187\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1187_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1186_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1186_combout\ & ((\regfile|rt_mem|s_memory~154_q\))) # 
-- (!\regfile|rt_mem|s_memory~1186_combout\ & (\regfile|rt_mem|s_memory~122_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~122_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~154_q\,
	datad => \regfile|rt_mem|s_memory~1186_combout\,
	combout => \regfile|rt_mem|s_memory~1187_combout\);

-- Location: LCCOMB_X65_Y30_N2
\regfile|rt_mem|s_memory~378feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~378feeder_combout\ = \mux3|muxout\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(20),
	combout => \regfile|rt_mem|s_memory~378feeder_combout\);

-- Location: FF_X65_Y30_N3
\regfile|rt_mem|s_memory~378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~378feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~378_q\);

-- Location: FF_X73_Y34_N5
\regfile|rt_mem|s_memory~410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(20),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~410_q\);

-- Location: LCCOMB_X70_Y36_N16
\regfile|rt_mem|s_memory~346feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~346feeder_combout\ = \mux3|muxout\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(20),
	combout => \regfile|rt_mem|s_memory~346feeder_combout\);

-- Location: FF_X70_Y36_N17
\regfile|rt_mem|s_memory~346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~346feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~346_q\);

-- Location: FF_X73_Y34_N11
\regfile|rt_mem|s_memory~314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(20),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~314_q\);

-- Location: LCCOMB_X73_Y34_N10
\regfile|rt_mem|s_memory~1184\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1184_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~314_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~346_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~346_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~314_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1184_combout\);

-- Location: LCCOMB_X73_Y34_N4
\regfile|rt_mem|s_memory~1185\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1185_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1184_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1184_combout\ & ((\regfile|rt_mem|s_memory~410_q\))) # 
-- (!\regfile|rt_mem|s_memory~1184_combout\ & (\regfile|rt_mem|s_memory~378_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~378_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~410_q\,
	datad => \regfile|rt_mem|s_memory~1184_combout\,
	combout => \regfile|rt_mem|s_memory~1185_combout\);

-- Location: LCCOMB_X73_Y32_N18
\regfile|rt_mem|s_memory~1188\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1188_combout\ = (\instmem|Mux7~2_combout\ & (\instmem|Mux1~0_combout\)) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux1~0_combout\ & ((\regfile|rt_mem|s_memory~1185_combout\))) # (!\instmem|Mux1~0_combout\ & 
-- (\regfile|rt_mem|s_memory~1187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \instmem|Mux1~0_combout\,
	datac => \regfile|rt_mem|s_memory~1187_combout\,
	datad => \regfile|rt_mem|s_memory~1185_combout\,
	combout => \regfile|rt_mem|s_memory~1188_combout\);

-- Location: LCCOMB_X69_Y34_N10
\regfile|rt_mem|s_memory~218feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~218feeder_combout\ = \mux3|muxout\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(20),
	combout => \regfile|rt_mem|s_memory~218feeder_combout\);

-- Location: FF_X69_Y34_N11
\regfile|rt_mem|s_memory~218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~218feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~218_q\);

-- Location: LCCOMB_X70_Y35_N14
\regfile|rt_mem|s_memory~250feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~250feeder_combout\ = \mux3|muxout\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(20),
	combout => \regfile|rt_mem|s_memory~250feeder_combout\);

-- Location: FF_X70_Y35_N15
\regfile|rt_mem|s_memory~250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~250feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~250_q\);

-- Location: FF_X72_Y32_N9
\regfile|rt_mem|s_memory~186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(20),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~186_q\);

-- Location: LCCOMB_X72_Y32_N8
\regfile|rt_mem|s_memory~1182\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1182_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~186_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~250_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~250_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~186_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1182_combout\);

-- Location: FF_X72_Y32_N15
\regfile|rt_mem|s_memory~282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(20),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~282_q\);

-- Location: LCCOMB_X72_Y32_N14
\regfile|rt_mem|s_memory~1183\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1183_combout\ = (\regfile|rt_mem|s_memory~1182_combout\ & (((\regfile|rt_mem|s_memory~282_q\) # (\instmem|Mux9~2_combout\)))) # (!\regfile|rt_mem|s_memory~1182_combout\ & (\regfile|rt_mem|s_memory~218_q\ & 
-- ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~218_q\,
	datab => \regfile|rt_mem|s_memory~1182_combout\,
	datac => \regfile|rt_mem|s_memory~282_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1183_combout\);

-- Location: LCCOMB_X73_Y32_N12
\regfile|rt_mem|s_memory~1191\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1191_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rt_mem|s_memory~1188_combout\ & (\regfile|rt_mem|s_memory~1190_combout\)) # (!\regfile|rt_mem|s_memory~1188_combout\ & ((\regfile|rt_mem|s_memory~1183_combout\))))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rt_mem|s_memory~1188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rt_mem|s_memory~1190_combout\,
	datac => \regfile|rt_mem|s_memory~1188_combout\,
	datad => \regfile|rt_mem|s_memory~1183_combout\,
	combout => \regfile|rt_mem|s_memory~1191_combout\);

-- Location: LCCOMB_X66_Y32_N16
\mux2|muxout[20]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux2|muxout[20]~17_combout\ = (\mux2|muxout[6]~5_combout\) # ((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1191_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[6]~5_combout\,
	datab => \mux2|muxout[1]~0_combout\,
	datad => \regfile|rt_mem|s_memory~1191_combout\,
	combout => \mux2|muxout[20]~17_combout\);

-- Location: LCCOMB_X73_Y32_N22
\alu|Add0|auto_generated|_~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|_~24_combout\ = \alu|Equal0~12_combout\ $ (((\mux2|muxout[6]~5_combout\) # ((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Equal0~12_combout\,
	datab => \mux2|muxout[6]~5_combout\,
	datac => \mux2|muxout[1]~0_combout\,
	datad => \regfile|rt_mem|s_memory~1191_combout\,
	combout => \alu|Add0|auto_generated|_~24_combout\);

-- Location: LCCOMB_X69_Y34_N4
\regfile|rt_mem|s_memory~217feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~217feeder_combout\ = \mux3|muxout\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(19),
	combout => \regfile|rt_mem|s_memory~217feeder_combout\);

-- Location: FF_X69_Y34_N5
\regfile|rt_mem|s_memory~217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~217feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~217_q\);

-- Location: LCCOMB_X68_Y36_N6
\regfile|rt_mem|s_memory~249feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~249feeder_combout\ = \mux3|muxout\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(19),
	combout => \regfile|rt_mem|s_memory~249feeder_combout\);

-- Location: FF_X68_Y36_N7
\regfile|rt_mem|s_memory~249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~249feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~249_q\);

-- Location: FF_X72_Y32_N1
\regfile|rt_mem|s_memory~185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(19),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~185_q\);

-- Location: LCCOMB_X72_Y32_N0
\regfile|rt_mem|s_memory~1192\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1192_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~185_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~249_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~249_q\,
	datac => \regfile|rt_mem|s_memory~185_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1192_combout\);

-- Location: FF_X72_Y32_N23
\regfile|rt_mem|s_memory~281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(19),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~281_q\);

-- Location: LCCOMB_X72_Y32_N22
\regfile|rt_mem|s_memory~1193\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1193_combout\ = (\regfile|rt_mem|s_memory~1192_combout\ & (((\regfile|rt_mem|s_memory~281_q\) # (\instmem|Mux9~2_combout\)))) # (!\regfile|rt_mem|s_memory~1192_combout\ & (\regfile|rt_mem|s_memory~217_q\ & 
-- ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~217_q\,
	datab => \regfile|rt_mem|s_memory~1192_combout\,
	datac => \regfile|rt_mem|s_memory~281_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1193_combout\);

-- Location: LCCOMB_X68_Y26_N6
\regfile|rt_mem|s_memory~121feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~121feeder_combout\ = \mux3|muxout\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(19),
	combout => \regfile|rt_mem|s_memory~121feeder_combout\);

-- Location: FF_X68_Y26_N7
\regfile|rt_mem|s_memory~121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~121feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~121_q\);

-- Location: FF_X66_Y30_N9
\regfile|rt_mem|s_memory~153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(19),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~153_q\);

-- Location: FF_X66_Y30_N3
\regfile|rt_mem|s_memory~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(19),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~57_q\);

-- Location: FF_X65_Y31_N13
\regfile|rt_mem|s_memory~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(19),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~89_q\);

-- Location: LCCOMB_X66_Y30_N2
\regfile|rt_mem|s_memory~1196\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1196_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~57_q\)) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~89_q\))))) # (!\instmem|Mux8~2_combout\ & 
-- (!\instmem|Mux9~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \instmem|Mux9~2_combout\,
	datac => \regfile|rt_mem|s_memory~57_q\,
	datad => \regfile|rt_mem|s_memory~89_q\,
	combout => \regfile|rt_mem|s_memory~1196_combout\);

-- Location: LCCOMB_X66_Y30_N8
\regfile|rt_mem|s_memory~1197\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1197_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1196_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1196_combout\ & ((\regfile|rt_mem|s_memory~153_q\))) # 
-- (!\regfile|rt_mem|s_memory~1196_combout\ & (\regfile|rt_mem|s_memory~121_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~121_q\,
	datac => \regfile|rt_mem|s_memory~153_q\,
	datad => \regfile|rt_mem|s_memory~1196_combout\,
	combout => \regfile|rt_mem|s_memory~1197_combout\);

-- Location: LCCOMB_X65_Y35_N22
\regfile|rt_mem|s_memory~377feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~377feeder_combout\ = \mux3|muxout\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(19),
	combout => \regfile|rt_mem|s_memory~377feeder_combout\);

-- Location: FF_X65_Y35_N23
\regfile|rt_mem|s_memory~377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~377feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~377_q\);

-- Location: LCCOMB_X67_Y32_N30
\regfile|rt_mem|s_memory~409feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~409feeder_combout\ = \mux3|muxout\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(19),
	combout => \regfile|rt_mem|s_memory~409feeder_combout\);

-- Location: FF_X67_Y32_N31
\regfile|rt_mem|s_memory~409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~409feeder_combout\,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~409_q\);

-- Location: FF_X73_Y34_N23
\regfile|rt_mem|s_memory~313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(19),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~313_q\);

-- Location: LCCOMB_X68_Y34_N22
\regfile|rt_mem|s_memory~345feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~345feeder_combout\ = \mux3|muxout\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(19),
	combout => \regfile|rt_mem|s_memory~345feeder_combout\);

-- Location: FF_X68_Y34_N23
\regfile|rt_mem|s_memory~345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~345feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~345_q\);

-- Location: LCCOMB_X73_Y34_N22
\regfile|rt_mem|s_memory~1194\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1194_combout\ = (\instmem|Mux9~2_combout\ & (\instmem|Mux8~2_combout\ & (\regfile|rt_mem|s_memory~313_q\))) # (!\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~345_q\)) # (!\instmem|Mux8~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux9~2_combout\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~313_q\,
	datad => \regfile|rt_mem|s_memory~345_q\,
	combout => \regfile|rt_mem|s_memory~1194_combout\);

-- Location: LCCOMB_X66_Y30_N24
\regfile|rt_mem|s_memory~1195\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1195_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1194_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1194_combout\ & ((\regfile|rt_mem|s_memory~409_q\))) # 
-- (!\regfile|rt_mem|s_memory~1194_combout\ & (\regfile|rt_mem|s_memory~377_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~377_q\,
	datab => \regfile|rt_mem|s_memory~409_q\,
	datac => \instmem|Mux8~2_combout\,
	datad => \regfile|rt_mem|s_memory~1194_combout\,
	combout => \regfile|rt_mem|s_memory~1195_combout\);

-- Location: LCCOMB_X66_Y30_N26
\regfile|rt_mem|s_memory~1198\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1198_combout\ = (\instmem|Mux1~0_combout\ & ((\instmem|Mux7~2_combout\) # ((\regfile|rt_mem|s_memory~1195_combout\)))) # (!\instmem|Mux1~0_combout\ & (!\instmem|Mux7~2_combout\ & (\regfile|rt_mem|s_memory~1197_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux1~0_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rt_mem|s_memory~1197_combout\,
	datad => \regfile|rt_mem|s_memory~1195_combout\,
	combout => \regfile|rt_mem|s_memory~1198_combout\);

-- Location: LCCOMB_X69_Y34_N14
\regfile|rt_mem|s_memory~537feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~537feeder_combout\ = \mux3|muxout\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(19),
	combout => \regfile|rt_mem|s_memory~537feeder_combout\);

-- Location: FF_X69_Y34_N15
\regfile|rt_mem|s_memory~537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~537feeder_combout\,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~537_q\);

-- Location: FF_X69_Y28_N17
\regfile|rt_mem|s_memory~473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(19),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~473_q\);

-- Location: LCCOMB_X73_Y28_N12
\regfile|rt_mem|s_memory~505feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~505feeder_combout\ = \mux3|muxout\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(19),
	combout => \regfile|rt_mem|s_memory~505feeder_combout\);

-- Location: FF_X73_Y28_N13
\regfile|rt_mem|s_memory~505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~505feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~505_q\);

-- Location: FF_X73_Y28_N19
\regfile|rt_mem|s_memory~441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(19),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~441_q\);

-- Location: LCCOMB_X73_Y28_N18
\regfile|rt_mem|s_memory~1199\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1199_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~441_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~505_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~505_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~441_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1199_combout\);

-- Location: LCCOMB_X69_Y28_N16
\regfile|rt_mem|s_memory~1200\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1200_combout\ = (\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~1199_combout\)))) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~1199_combout\ & (\regfile|rt_mem|s_memory~537_q\)) # 
-- (!\regfile|rt_mem|s_memory~1199_combout\ & ((\regfile|rt_mem|s_memory~473_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~537_q\,
	datab => \instmem|Mux9~2_combout\,
	datac => \regfile|rt_mem|s_memory~473_q\,
	datad => \regfile|rt_mem|s_memory~1199_combout\,
	combout => \regfile|rt_mem|s_memory~1200_combout\);

-- Location: LCCOMB_X66_Y30_N16
\regfile|rt_mem|s_memory~1201\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1201_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rt_mem|s_memory~1198_combout\ & ((\regfile|rt_mem|s_memory~1200_combout\))) # (!\regfile|rt_mem|s_memory~1198_combout\ & (\regfile|rt_mem|s_memory~1193_combout\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rt_mem|s_memory~1198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~1193_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rt_mem|s_memory~1198_combout\,
	datad => \regfile|rt_mem|s_memory~1200_combout\,
	combout => \regfile|rt_mem|s_memory~1201_combout\);

-- Location: LCCOMB_X66_Y30_N6
\mux2|muxout[19]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux2|muxout[19]~18_combout\ = (\mux2|muxout[6]~5_combout\) # ((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1201_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux2|muxout[1]~0_combout\,
	datac => \mux2|muxout[6]~5_combout\,
	datad => \regfile|rt_mem|s_memory~1201_combout\,
	combout => \mux2|muxout[19]~18_combout\);

-- Location: LCCOMB_X66_Y30_N14
\alu|Add0|auto_generated|_~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|_~23_combout\ = \alu|Equal0~12_combout\ $ (((\mux2|muxout[6]~5_combout\) # ((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1201_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[6]~5_combout\,
	datab => \mux2|muxout[1]~0_combout\,
	datac => \alu|Equal0~12_combout\,
	datad => \regfile|rt_mem|s_memory~1201_combout\,
	combout => \alu|Add0|auto_generated|_~23_combout\);

-- Location: LCCOMB_X73_Y36_N20
\regfile|rt_mem|s_memory~216feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~216feeder_combout\ = \mux3|muxout\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(18),
	combout => \regfile|rt_mem|s_memory~216feeder_combout\);

-- Location: FF_X73_Y36_N21
\regfile|rt_mem|s_memory~216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~216feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~216_q\);

-- Location: FF_X72_Y32_N7
\regfile|rt_mem|s_memory~280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(18),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~280_q\);

-- Location: LCCOMB_X74_Y28_N10
\regfile|rt_mem|s_memory~248feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~248feeder_combout\ = \mux3|muxout\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(18),
	combout => \regfile|rt_mem|s_memory~248feeder_combout\);

-- Location: FF_X74_Y28_N11
\regfile|rt_mem|s_memory~248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~248feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~248_q\);

-- Location: FF_X72_Y32_N29
\regfile|rt_mem|s_memory~184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(18),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~184_q\);

-- Location: LCCOMB_X72_Y32_N28
\regfile|rt_mem|s_memory~1202\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1202_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~184_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~248_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~248_q\,
	datac => \regfile|rt_mem|s_memory~184_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1202_combout\);

-- Location: LCCOMB_X72_Y32_N6
\regfile|rt_mem|s_memory~1203\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1203_combout\ = (\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~1202_combout\)))) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~1202_combout\ & ((\regfile|rt_mem|s_memory~280_q\))) # 
-- (!\regfile|rt_mem|s_memory~1202_combout\ & (\regfile|rt_mem|s_memory~216_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~216_q\,
	datab => \instmem|Mux9~2_combout\,
	datac => \regfile|rt_mem|s_memory~280_q\,
	datad => \regfile|rt_mem|s_memory~1202_combout\,
	combout => \regfile|rt_mem|s_memory~1203_combout\);

-- Location: LCCOMB_X74_Y30_N12
\regfile|rt_mem|s_memory~504feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~504feeder_combout\ = \mux3|muxout\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(18),
	combout => \regfile|rt_mem|s_memory~504feeder_combout\);

-- Location: FF_X74_Y30_N13
\regfile|rt_mem|s_memory~504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~504feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~504_q\);

-- Location: FF_X74_Y30_N3
\regfile|rt_mem|s_memory~440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(18),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~440_q\);

-- Location: LCCOMB_X74_Y30_N2
\regfile|rt_mem|s_memory~1209\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1209_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~440_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~504_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~504_q\,
	datac => \regfile|rt_mem|s_memory~440_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1209_combout\);

-- Location: FF_X73_Y30_N17
\regfile|rt_mem|s_memory~536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \mux3|muxout\(18),
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~536_q\);

-- Location: FF_X73_Y30_N31
\regfile|rt_mem|s_memory~472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(18),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~472_q\);

-- Location: LCCOMB_X73_Y30_N30
\regfile|rt_mem|s_memory~1210\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1210_combout\ = (\regfile|rt_mem|s_memory~1209_combout\ & ((\regfile|rt_mem|s_memory~536_q\) # ((\instmem|Mux9~2_combout\)))) # (!\regfile|rt_mem|s_memory~1209_combout\ & (((\regfile|rt_mem|s_memory~472_q\ & 
-- !\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~1209_combout\,
	datab => \regfile|rt_mem|s_memory~536_q\,
	datac => \regfile|rt_mem|s_memory~472_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1210_combout\);

-- Location: LCCOMB_X73_Y33_N12
\regfile|rt_mem|s_memory~120feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~120feeder_combout\ = \mux3|muxout\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(18),
	combout => \regfile|rt_mem|s_memory~120feeder_combout\);

-- Location: FF_X73_Y33_N13
\regfile|rt_mem|s_memory~120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~120feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~120_q\);

-- Location: FF_X73_Y33_N3
\regfile|rt_mem|s_memory~152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(18),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~152_q\);

-- Location: LCCOMB_X76_Y32_N18
\regfile|rt_mem|s_memory~88feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~88feeder_combout\ = \mux3|muxout\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(18),
	combout => \regfile|rt_mem|s_memory~88feeder_combout\);

-- Location: FF_X76_Y32_N19
\regfile|rt_mem|s_memory~88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~88feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~88_q\);

-- Location: FF_X76_Y32_N17
\regfile|rt_mem|s_memory~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(18),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~56_q\);

-- Location: LCCOMB_X76_Y32_N16
\regfile|rt_mem|s_memory~1206\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1206_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~56_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~88_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~88_q\,
	datac => \regfile|rt_mem|s_memory~56_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1206_combout\);

-- Location: LCCOMB_X73_Y33_N2
\regfile|rt_mem|s_memory~1207\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1207_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1206_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1206_combout\ & ((\regfile|rt_mem|s_memory~152_q\))) # 
-- (!\regfile|rt_mem|s_memory~1206_combout\ & (\regfile|rt_mem|s_memory~120_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~120_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~152_q\,
	datad => \regfile|rt_mem|s_memory~1206_combout\,
	combout => \regfile|rt_mem|s_memory~1207_combout\);

-- Location: LCCOMB_X74_Y33_N0
\regfile|rt_mem|s_memory~376feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~376feeder_combout\ = \mux3|muxout\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(18),
	combout => \regfile|rt_mem|s_memory~376feeder_combout\);

-- Location: FF_X74_Y33_N1
\regfile|rt_mem|s_memory~376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~376feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~376_q\);

-- Location: FF_X74_Y33_N31
\regfile|rt_mem|s_memory~408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(18),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~408_q\);

-- Location: LCCOMB_X76_Y33_N4
\regfile|rt_mem|s_memory~344feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~344feeder_combout\ = \mux3|muxout\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(18),
	combout => \regfile|rt_mem|s_memory~344feeder_combout\);

-- Location: FF_X76_Y33_N5
\regfile|rt_mem|s_memory~344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~344feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~344_q\);

-- Location: FF_X72_Y33_N29
\regfile|rt_mem|s_memory~312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(18),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~312_q\);

-- Location: LCCOMB_X72_Y33_N28
\regfile|rt_mem|s_memory~1204\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1204_combout\ = (\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~312_q\ & \instmem|Mux8~2_combout\)))) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~344_q\) # ((!\instmem|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux9~2_combout\,
	datab => \regfile|rt_mem|s_memory~344_q\,
	datac => \regfile|rt_mem|s_memory~312_q\,
	datad => \instmem|Mux8~2_combout\,
	combout => \regfile|rt_mem|s_memory~1204_combout\);

-- Location: LCCOMB_X74_Y33_N30
\regfile|rt_mem|s_memory~1205\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1205_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1204_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1204_combout\ & ((\regfile|rt_mem|s_memory~408_q\))) # 
-- (!\regfile|rt_mem|s_memory~1204_combout\ & (\regfile|rt_mem|s_memory~376_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~376_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~408_q\,
	datad => \regfile|rt_mem|s_memory~1204_combout\,
	combout => \regfile|rt_mem|s_memory~1205_combout\);

-- Location: LCCOMB_X73_Y30_N12
\regfile|rt_mem|s_memory~1208\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1208_combout\ = (\instmem|Mux1~0_combout\ & ((\instmem|Mux7~2_combout\) # ((\regfile|rt_mem|s_memory~1205_combout\)))) # (!\instmem|Mux1~0_combout\ & (!\instmem|Mux7~2_combout\ & (\regfile|rt_mem|s_memory~1207_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux1~0_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rt_mem|s_memory~1207_combout\,
	datad => \regfile|rt_mem|s_memory~1205_combout\,
	combout => \regfile|rt_mem|s_memory~1208_combout\);

-- Location: LCCOMB_X73_Y30_N6
\regfile|rt_mem|s_memory~1211\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1211_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rt_mem|s_memory~1208_combout\ & ((\regfile|rt_mem|s_memory~1210_combout\))) # (!\regfile|rt_mem|s_memory~1208_combout\ & (\regfile|rt_mem|s_memory~1203_combout\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rt_mem|s_memory~1208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~1203_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rt_mem|s_memory~1210_combout\,
	datad => \regfile|rt_mem|s_memory~1208_combout\,
	combout => \regfile|rt_mem|s_memory~1211_combout\);

-- Location: LCCOMB_X73_Y30_N8
\mux2|muxout[18]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux2|muxout[18]~19_combout\ = (\mux2|muxout[6]~5_combout\) # ((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1211_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[1]~0_combout\,
	datab => \mux2|muxout[6]~5_combout\,
	datad => \regfile|rt_mem|s_memory~1211_combout\,
	combout => \mux2|muxout[18]~19_combout\);

-- Location: LCCOMB_X73_Y30_N24
\alu|Add0|auto_generated|_~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|_~22_combout\ = \alu|Equal0~12_combout\ $ (((\mux2|muxout[6]~5_combout\) # ((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1211_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[1]~0_combout\,
	datab => \mux2|muxout[6]~5_combout\,
	datac => \alu|Equal0~12_combout\,
	datad => \regfile|rt_mem|s_memory~1211_combout\,
	combout => \alu|Add0|auto_generated|_~22_combout\);

-- Location: FF_X77_Y26_N5
\regfile|rs_mem|s_memory~343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(17),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~343_q\);

-- Location: FF_X74_Y29_N11
\regfile|rs_mem|s_memory~471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(17),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~471_q\);

-- Location: LCCOMB_X76_Y31_N26
\regfile|rs_mem|s_memory~215feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~215feeder_combout\ = \mux3|muxout\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(17),
	combout => \regfile|rs_mem|s_memory~215feeder_combout\);

-- Location: FF_X76_Y31_N27
\regfile|rs_mem|s_memory~215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~215feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~215_q\);

-- Location: FF_X73_Y29_N25
\regfile|rs_mem|s_memory~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(17),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~87_q\);

-- Location: LCCOMB_X73_Y29_N24
\regfile|rs_mem|s_memory~1207\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1207_combout\ = (\instmem|Mux7~2_combout\ & (((\instmem|Mux3~1_combout\)))) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux3~1_combout\ & (\regfile|rs_mem|s_memory~215_q\)) # (!\instmem|Mux3~1_combout\ & 
-- ((\regfile|rs_mem|s_memory~87_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~215_q\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~87_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1207_combout\);

-- Location: LCCOMB_X74_Y29_N10
\regfile|rs_mem|s_memory~1208\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1208_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1207_combout\ & ((\regfile|rs_mem|s_memory~471_q\))) # (!\regfile|rs_mem|s_memory~1207_combout\ & (\regfile|rs_mem|s_memory~343_q\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~1207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rs_mem|s_memory~343_q\,
	datac => \regfile|rs_mem|s_memory~471_q\,
	datad => \regfile|rs_mem|s_memory~1207_combout\,
	combout => \regfile|rs_mem|s_memory~1208_combout\);

-- Location: LCCOMB_X73_Y26_N0
\regfile|rs_mem|s_memory~407feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~407feeder_combout\ = \mux3|muxout\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(17),
	combout => \regfile|rs_mem|s_memory~407feeder_combout\);

-- Location: FF_X73_Y26_N1
\regfile|rs_mem|s_memory~407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~407feeder_combout\,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~407_q\);

-- Location: FF_X73_Y29_N11
\regfile|rs_mem|s_memory~535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(17),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~535_q\);

-- Location: LCCOMB_X74_Y27_N10
\regfile|rs_mem|s_memory~279feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~279feeder_combout\ = \mux3|muxout\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(17),
	combout => \regfile|rs_mem|s_memory~279feeder_combout\);

-- Location: FF_X74_Y27_N11
\regfile|rs_mem|s_memory~279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~279feeder_combout\,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~279_q\);

-- Location: FF_X72_Y28_N9
\regfile|rs_mem|s_memory~151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(17),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~151_q\);

-- Location: LCCOMB_X72_Y28_N8
\regfile|rs_mem|s_memory~1214\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1214_combout\ = (\instmem|Mux7~2_combout\ & (((\instmem|Mux3~1_combout\)))) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux3~1_combout\ & (\regfile|rs_mem|s_memory~279_q\)) # (!\instmem|Mux3~1_combout\ & 
-- ((\regfile|rs_mem|s_memory~151_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rs_mem|s_memory~279_q\,
	datac => \regfile|rs_mem|s_memory~151_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1214_combout\);

-- Location: LCCOMB_X73_Y29_N10
\regfile|rs_mem|s_memory~1215\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1215_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1214_combout\ & ((\regfile|rs_mem|s_memory~535_q\))) # (!\regfile|rs_mem|s_memory~1214_combout\ & (\regfile|rs_mem|s_memory~407_q\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~1214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~407_q\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~535_q\,
	datad => \regfile|rs_mem|s_memory~1214_combout\,
	combout => \regfile|rs_mem|s_memory~1215_combout\);

-- Location: LCCOMB_X66_Y32_N22
\regfile|rs_mem|s_memory~311feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~311feeder_combout\ = \mux3|muxout\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(17),
	combout => \regfile|rs_mem|s_memory~311feeder_combout\);

-- Location: FF_X66_Y32_N23
\regfile|rs_mem|s_memory~311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~311feeder_combout\,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~311_q\);

-- Location: FF_X67_Y32_N25
\regfile|rs_mem|s_memory~439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(17),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~439_q\);

-- Location: LCCOMB_X74_Y29_N24
\regfile|rs_mem|s_memory~183feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~183feeder_combout\ = \mux3|muxout\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(17),
	combout => \regfile|rs_mem|s_memory~183feeder_combout\);

-- Location: FF_X74_Y29_N25
\regfile|rs_mem|s_memory~183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~183feeder_combout\,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~183_q\);

-- Location: FF_X66_Y32_N9
\regfile|rs_mem|s_memory~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(17),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~55_q\);

-- Location: LCCOMB_X66_Y32_N8
\regfile|rs_mem|s_memory~1211\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1211_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~183_q\) # ((\instmem|Mux7~2_combout\)))) # (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~55_q\ & !\instmem|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~183_q\,
	datac => \regfile|rs_mem|s_memory~55_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1211_combout\);

-- Location: LCCOMB_X67_Y32_N24
\regfile|rs_mem|s_memory~1212\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1212_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1211_combout\ & ((\regfile|rs_mem|s_memory~439_q\))) # (!\regfile|rs_mem|s_memory~1211_combout\ & (\regfile|rs_mem|s_memory~311_q\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~1211_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~311_q\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~439_q\,
	datad => \regfile|rs_mem|s_memory~1211_combout\,
	combout => \regfile|rs_mem|s_memory~1212_combout\);

-- Location: LCCOMB_X76_Y29_N12
\regfile|rs_mem|s_memory~247feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~247feeder_combout\ = \mux3|muxout\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(17),
	combout => \regfile|rs_mem|s_memory~247feeder_combout\);

-- Location: FF_X76_Y29_N13
\regfile|rs_mem|s_memory~247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~247feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~247_q\);

-- Location: FF_X73_Y33_N21
\regfile|rs_mem|s_memory~119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(17),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~119_q\);

-- Location: LCCOMB_X73_Y33_N20
\regfile|rs_mem|s_memory~1209\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1209_combout\ = (\instmem|Mux7~2_combout\ & (((\instmem|Mux3~1_combout\)))) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux3~1_combout\ & (\regfile|rs_mem|s_memory~247_q\)) # (!\instmem|Mux3~1_combout\ & 
-- ((\regfile|rs_mem|s_memory~119_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~247_q\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~119_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1209_combout\);

-- Location: FF_X69_Y33_N17
\regfile|rs_mem|s_memory~503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(17),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~503_q\);

-- Location: LCCOMB_X77_Y29_N20
\regfile|rs_mem|s_memory~375feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~375feeder_combout\ = \mux3|muxout\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(17),
	combout => \regfile|rs_mem|s_memory~375feeder_combout\);

-- Location: FF_X77_Y29_N21
\regfile|rs_mem|s_memory~375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~375feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~375_q\);

-- Location: LCCOMB_X69_Y33_N16
\regfile|rs_mem|s_memory~1210\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1210_combout\ = (\regfile|rs_mem|s_memory~1209_combout\ & (((\regfile|rs_mem|s_memory~503_q\)) # (!\instmem|Mux7~2_combout\))) # (!\regfile|rs_mem|s_memory~1209_combout\ & (\instmem|Mux7~2_combout\ & 
-- ((\regfile|rs_mem|s_memory~375_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1209_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~503_q\,
	datad => \regfile|rs_mem|s_memory~375_q\,
	combout => \regfile|rs_mem|s_memory~1210_combout\);

-- Location: LCCOMB_X68_Y33_N30
\regfile|rs_mem|s_memory~1213\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1213_combout\ = (\instmem|Mux4~0_combout\ & (\regfile|rs_mem|s_memory~1212_combout\ & (!\instmem|Mux1~0_combout\))) # (!\instmem|Mux4~0_combout\ & (((\instmem|Mux1~0_combout\) # (\regfile|rs_mem|s_memory~1210_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1212_combout\,
	datab => \instmem|Mux4~0_combout\,
	datac => \instmem|Mux1~0_combout\,
	datad => \regfile|rs_mem|s_memory~1210_combout\,
	combout => \regfile|rs_mem|s_memory~1213_combout\);

-- Location: LCCOMB_X72_Y33_N22
\regfile|rs_mem|s_memory~1216\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1216_combout\ = (\instmem|Mux1~0_combout\ & ((\regfile|rs_mem|s_memory~1213_combout\ & ((\regfile|rs_mem|s_memory~1215_combout\))) # (!\regfile|rs_mem|s_memory~1213_combout\ & (\regfile|rs_mem|s_memory~1208_combout\)))) # 
-- (!\instmem|Mux1~0_combout\ & (((\regfile|rs_mem|s_memory~1213_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux1~0_combout\,
	datab => \regfile|rs_mem|s_memory~1208_combout\,
	datac => \regfile|rs_mem|s_memory~1215_combout\,
	datad => \regfile|rs_mem|s_memory~1213_combout\,
	combout => \regfile|rs_mem|s_memory~1216_combout\);

-- Location: LCCOMB_X72_Y33_N16
\regfile|rs_mem|readData[17]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[17]~21_combout\ = (\regfile|rs_mem|s_memory~1216_combout\ & !\regfile|rs_mem|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile|rs_mem|s_memory~1216_combout\,
	datad => \regfile|rs_mem|Equal0~0_combout\,
	combout => \regfile|rs_mem|readData[17]~21_combout\);

-- Location: LCCOMB_X72_Y33_N10
\mux2|muxout[17]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux2|muxout[17]~20_combout\ = (\mux2|muxout[6]~5_combout\) # ((\regfile|rt_mem|s_memory~1221_combout\ & \mux2|muxout[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[6]~5_combout\,
	datac => \regfile|rt_mem|s_memory~1221_combout\,
	datad => \mux2|muxout[1]~0_combout\,
	combout => \mux2|muxout[17]~20_combout\);

-- Location: LCCOMB_X73_Y31_N26
\mux2|muxout[16]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux2|muxout[16]~21_combout\ = (\mux2|muxout[6]~5_combout\) # ((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1231_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux2|muxout[1]~0_combout\,
	datac => \mux2|muxout[6]~5_combout\,
	datad => \regfile|rt_mem|s_memory~1231_combout\,
	combout => \mux2|muxout[16]~21_combout\);

-- Location: LCCOMB_X70_Y31_N2
\regfile|rs_mem|s_memory~534feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~534feeder_combout\ = \mux3|muxout\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(16),
	combout => \regfile|rs_mem|s_memory~534feeder_combout\);

-- Location: FF_X70_Y31_N3
\regfile|rs_mem|s_memory~534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~534feeder_combout\,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~534_q\);

-- Location: FF_X72_Y31_N15
\regfile|rs_mem|s_memory~406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(16),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~406_q\);

-- Location: LCCOMB_X69_Y33_N6
\regfile|rs_mem|s_memory~278feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~278feeder_combout\ = \mux3|muxout\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(16),
	combout => \regfile|rs_mem|s_memory~278feeder_combout\);

-- Location: FF_X69_Y33_N7
\regfile|rs_mem|s_memory~278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~278feeder_combout\,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~278_q\);

-- Location: FF_X72_Y31_N17
\regfile|rs_mem|s_memory~150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(16),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~150_q\);

-- Location: LCCOMB_X72_Y31_N16
\regfile|rs_mem|s_memory~1224\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1224_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~278_q\) # ((\instmem|Mux7~2_combout\)))) # (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~150_q\ & !\instmem|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~278_q\,
	datac => \regfile|rs_mem|s_memory~150_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1224_combout\);

-- Location: LCCOMB_X72_Y31_N14
\regfile|rs_mem|s_memory~1225\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1225_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1224_combout\ & (\regfile|rs_mem|s_memory~534_q\)) # (!\regfile|rs_mem|s_memory~1224_combout\ & ((\regfile|rs_mem|s_memory~406_q\))))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~1224_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~534_q\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~406_q\,
	datad => \regfile|rs_mem|s_memory~1224_combout\,
	combout => \regfile|rs_mem|s_memory~1225_combout\);

-- Location: LCCOMB_X70_Y33_N10
\regfile|rs_mem|s_memory~470feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~470feeder_combout\ = \mux3|muxout\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(16),
	combout => \regfile|rs_mem|s_memory~470feeder_combout\);

-- Location: FF_X70_Y33_N11
\regfile|rs_mem|s_memory~470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~470feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~470_q\);

-- Location: LCCOMB_X79_Y30_N10
\regfile|rs_mem|s_memory~214feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~214feeder_combout\ = \mux3|muxout\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(16),
	combout => \regfile|rs_mem|s_memory~214feeder_combout\);

-- Location: FF_X79_Y30_N11
\regfile|rs_mem|s_memory~214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~214feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~214_q\);

-- Location: FF_X68_Y33_N19
\regfile|rs_mem|s_memory~86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(16),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~86_q\);

-- Location: LCCOMB_X68_Y33_N18
\regfile|rs_mem|s_memory~1217\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1217_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~214_q\) # ((\instmem|Mux7~2_combout\)))) # (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~86_q\ & !\instmem|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~214_q\,
	datab => \instmem|Mux3~1_combout\,
	datac => \regfile|rs_mem|s_memory~86_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1217_combout\);

-- Location: FF_X68_Y33_N5
\regfile|rs_mem|s_memory~342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(16),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~342_q\);

-- Location: LCCOMB_X68_Y33_N4
\regfile|rs_mem|s_memory~1218\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1218_combout\ = (\regfile|rs_mem|s_memory~1217_combout\ & ((\regfile|rs_mem|s_memory~470_q\) # ((!\instmem|Mux7~2_combout\)))) # (!\regfile|rs_mem|s_memory~1217_combout\ & (((\regfile|rs_mem|s_memory~342_q\ & 
-- \instmem|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~470_q\,
	datab => \regfile|rs_mem|s_memory~1217_combout\,
	datac => \regfile|rs_mem|s_memory~342_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1218_combout\);

-- Location: LCCOMB_X74_Y33_N22
\regfile|rs_mem|s_memory~374feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~374feeder_combout\ = \mux3|muxout\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(16),
	combout => \regfile|rs_mem|s_memory~374feeder_combout\);

-- Location: FF_X74_Y33_N23
\regfile|rs_mem|s_memory~374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~374feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~374_q\);

-- Location: FF_X69_Y33_N13
\regfile|rs_mem|s_memory~502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(16),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~502_q\);

-- Location: LCCOMB_X73_Y33_N6
\regfile|rs_mem|s_memory~118feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~118feeder_combout\ = \mux3|muxout\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(16),
	combout => \regfile|rs_mem|s_memory~118feeder_combout\);

-- Location: FF_X73_Y33_N7
\regfile|rs_mem|s_memory~118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~118feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~118_q\);

-- Location: LCCOMB_X70_Y33_N28
\regfile|rs_mem|s_memory~246feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~246feeder_combout\ = \mux3|muxout\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(16),
	combout => \regfile|rs_mem|s_memory~246feeder_combout\);

-- Location: FF_X70_Y33_N29
\regfile|rs_mem|s_memory~246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~246feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~246_q\);

-- Location: LCCOMB_X69_Y33_N18
\regfile|rs_mem|s_memory~1219\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1219_combout\ = (\instmem|Mux7~2_combout\ & (((\instmem|Mux3~1_combout\)))) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~246_q\))) # (!\instmem|Mux3~1_combout\ & 
-- (\regfile|rs_mem|s_memory~118_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~118_q\,
	datab => \regfile|rs_mem|s_memory~246_q\,
	datac => \instmem|Mux7~2_combout\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1219_combout\);

-- Location: LCCOMB_X69_Y33_N12
\regfile|rs_mem|s_memory~1220\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1220_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1219_combout\ & ((\regfile|rs_mem|s_memory~502_q\))) # (!\regfile|rs_mem|s_memory~1219_combout\ & (\regfile|rs_mem|s_memory~374_q\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~1219_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~374_q\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~502_q\,
	datad => \regfile|rs_mem|s_memory~1219_combout\,
	combout => \regfile|rs_mem|s_memory~1220_combout\);

-- Location: LCCOMB_X66_Y32_N26
\regfile|rs_mem|s_memory~310feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~310feeder_combout\ = \mux3|muxout\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(16),
	combout => \regfile|rs_mem|s_memory~310feeder_combout\);

-- Location: FF_X66_Y32_N27
\regfile|rs_mem|s_memory~310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~310feeder_combout\,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~310_q\);

-- Location: FF_X67_Y32_N19
\regfile|rs_mem|s_memory~438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(16),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~438_q\);

-- Location: LCCOMB_X74_Y28_N14
\regfile|rs_mem|s_memory~182feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~182feeder_combout\ = \mux3|muxout\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(16),
	combout => \regfile|rs_mem|s_memory~182feeder_combout\);

-- Location: FF_X74_Y28_N15
\regfile|rs_mem|s_memory~182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~182feeder_combout\,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~182_q\);

-- Location: FF_X66_Y32_N25
\regfile|rs_mem|s_memory~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(16),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~54_q\);

-- Location: LCCOMB_X66_Y32_N24
\regfile|rs_mem|s_memory~1221\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1221_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~182_q\) # ((\instmem|Mux7~2_combout\)))) # (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~54_q\ & !\instmem|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~182_q\,
	datac => \regfile|rs_mem|s_memory~54_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1221_combout\);

-- Location: LCCOMB_X67_Y32_N18
\regfile|rs_mem|s_memory~1222\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1222_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1221_combout\ & ((\regfile|rs_mem|s_memory~438_q\))) # (!\regfile|rs_mem|s_memory~1221_combout\ & (\regfile|rs_mem|s_memory~310_q\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~1221_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~310_q\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~438_q\,
	datad => \regfile|rs_mem|s_memory~1221_combout\,
	combout => \regfile|rs_mem|s_memory~1222_combout\);

-- Location: LCCOMB_X68_Y33_N12
\regfile|rs_mem|s_memory~1223\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1223_combout\ = (\instmem|Mux1~0_combout\ & (((!\instmem|Mux4~0_combout\)))) # (!\instmem|Mux1~0_combout\ & ((\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~1222_combout\))) # (!\instmem|Mux4~0_combout\ & 
-- (\regfile|rs_mem|s_memory~1220_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux1~0_combout\,
	datab => \regfile|rs_mem|s_memory~1220_combout\,
	datac => \regfile|rs_mem|s_memory~1222_combout\,
	datad => \instmem|Mux4~0_combout\,
	combout => \regfile|rs_mem|s_memory~1223_combout\);

-- Location: LCCOMB_X68_Y33_N6
\regfile|rs_mem|s_memory~1226\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1226_combout\ = (\instmem|Mux1~0_combout\ & ((\regfile|rs_mem|s_memory~1223_combout\ & (\regfile|rs_mem|s_memory~1225_combout\)) # (!\regfile|rs_mem|s_memory~1223_combout\ & ((\regfile|rs_mem|s_memory~1218_combout\))))) # 
-- (!\instmem|Mux1~0_combout\ & (((\regfile|rs_mem|s_memory~1223_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1225_combout\,
	datab => \regfile|rs_mem|s_memory~1218_combout\,
	datac => \instmem|Mux1~0_combout\,
	datad => \regfile|rs_mem|s_memory~1223_combout\,
	combout => \regfile|rs_mem|s_memory~1226_combout\);

-- Location: LCCOMB_X68_Y33_N28
\regfile|rs_mem|readData[16]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[16]~22_combout\ = (!\regfile|rs_mem|Equal0~0_combout\ & \regfile|rs_mem|s_memory~1226_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile|rs_mem|Equal0~0_combout\,
	datad => \regfile|rs_mem|s_memory~1226_combout\,
	combout => \regfile|rs_mem|readData[16]~22_combout\);

-- Location: FF_X66_Y32_N17
\regfile|rs_mem|s_memory~309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(15),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~309_q\);

-- Location: FF_X67_Y32_N15
\regfile|rs_mem|s_memory~437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(15),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~437_q\);

-- Location: LCCOMB_X68_Y36_N28
\regfile|rs_mem|s_memory~181feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~181feeder_combout\ = \mux3|muxout\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(15),
	combout => \regfile|rs_mem|s_memory~181feeder_combout\);

-- Location: FF_X68_Y36_N29
\regfile|rs_mem|s_memory~181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~181feeder_combout\,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~181_q\);

-- Location: LCCOMB_X66_Y32_N14
\regfile|rs_mem|s_memory~53feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~53feeder_combout\ = \mux3|muxout\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(15),
	combout => \regfile|rs_mem|s_memory~53feeder_combout\);

-- Location: FF_X66_Y32_N15
\regfile|rs_mem|s_memory~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~53feeder_combout\,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~53_q\);

-- Location: LCCOMB_X67_Y32_N0
\regfile|rs_mem|s_memory~1231\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1231_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~181_q\) # ((\instmem|Mux7~2_combout\)))) # (!\instmem|Mux3~1_combout\ & (((!\instmem|Mux7~2_combout\ & \regfile|rs_mem|s_memory~53_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~181_q\,
	datab => \instmem|Mux3~1_combout\,
	datac => \instmem|Mux7~2_combout\,
	datad => \regfile|rs_mem|s_memory~53_q\,
	combout => \regfile|rs_mem|s_memory~1231_combout\);

-- Location: LCCOMB_X67_Y32_N14
\regfile|rs_mem|s_memory~1232\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1232_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1231_combout\ & ((\regfile|rs_mem|s_memory~437_q\))) # (!\regfile|rs_mem|s_memory~1231_combout\ & (\regfile|rs_mem|s_memory~309_q\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~1231_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~309_q\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~437_q\,
	datad => \regfile|rs_mem|s_memory~1231_combout\,
	combout => \regfile|rs_mem|s_memory~1232_combout\);

-- Location: LCCOMB_X74_Y31_N30
\regfile|rs_mem|s_memory~245feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~245feeder_combout\ = \mux3|muxout\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(15),
	combout => \regfile|rs_mem|s_memory~245feeder_combout\);

-- Location: FF_X74_Y31_N31
\regfile|rs_mem|s_memory~245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~245feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~245_q\);

-- Location: FF_X73_Y33_N25
\regfile|rs_mem|s_memory~117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(15),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~117_q\);

-- Location: LCCOMB_X73_Y33_N24
\regfile|rs_mem|s_memory~1229\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1229_combout\ = (\instmem|Mux7~2_combout\ & (((\instmem|Mux3~1_combout\)))) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux3~1_combout\ & (\regfile|rs_mem|s_memory~245_q\)) # (!\instmem|Mux3~1_combout\ & 
-- ((\regfile|rs_mem|s_memory~117_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~245_q\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~117_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1229_combout\);

-- Location: LCCOMB_X74_Y33_N14
\regfile|rs_mem|s_memory~373feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~373feeder_combout\ = \mux3|muxout\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(15),
	combout => \regfile|rs_mem|s_memory~373feeder_combout\);

-- Location: FF_X74_Y33_N15
\regfile|rs_mem|s_memory~373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~373feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~373_q\);

-- Location: FF_X74_Y30_N27
\regfile|rs_mem|s_memory~501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(15),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~501_q\);

-- Location: LCCOMB_X74_Y30_N26
\regfile|rs_mem|s_memory~1230\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1230_combout\ = (\regfile|rs_mem|s_memory~1229_combout\ & (((\regfile|rs_mem|s_memory~501_q\) # (!\instmem|Mux7~2_combout\)))) # (!\regfile|rs_mem|s_memory~1229_combout\ & (\regfile|rs_mem|s_memory~373_q\ & 
-- ((\instmem|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1229_combout\,
	datab => \regfile|rs_mem|s_memory~373_q\,
	datac => \regfile|rs_mem|s_memory~501_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1230_combout\);

-- Location: LCCOMB_X67_Y30_N14
\regfile|rs_mem|s_memory~1233\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1233_combout\ = (\instmem|Mux4~0_combout\ & (!\instmem|Mux1~0_combout\ & (\regfile|rs_mem|s_memory~1232_combout\))) # (!\instmem|Mux4~0_combout\ & ((\instmem|Mux1~0_combout\) # ((\regfile|rs_mem|s_memory~1230_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~0_combout\,
	datab => \instmem|Mux1~0_combout\,
	datac => \regfile|rs_mem|s_memory~1232_combout\,
	datad => \regfile|rs_mem|s_memory~1230_combout\,
	combout => \regfile|rs_mem|s_memory~1233_combout\);

-- Location: FF_X68_Y27_N5
\regfile|rs_mem|s_memory~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(15),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~85_q\);

-- Location: LCCOMB_X67_Y29_N30
\regfile|rs_mem|s_memory~213feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~213feeder_combout\ = \mux3|muxout\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(15),
	combout => \regfile|rs_mem|s_memory~213feeder_combout\);

-- Location: FF_X67_Y29_N31
\regfile|rs_mem|s_memory~213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~213feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~213_q\);

-- Location: LCCOMB_X68_Y27_N4
\regfile|rs_mem|s_memory~1227\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1227_combout\ = (\instmem|Mux7~2_combout\ & (\instmem|Mux3~1_combout\)) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~213_q\))) # (!\instmem|Mux3~1_combout\ & 
-- (\regfile|rs_mem|s_memory~85_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \instmem|Mux3~1_combout\,
	datac => \regfile|rs_mem|s_memory~85_q\,
	datad => \regfile|rs_mem|s_memory~213_q\,
	combout => \regfile|rs_mem|s_memory~1227_combout\);

-- Location: LCCOMB_X66_Y34_N28
\regfile|rs_mem|s_memory~341feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~341feeder_combout\ = \mux3|muxout\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(15),
	combout => \regfile|rs_mem|s_memory~341feeder_combout\);

-- Location: FF_X66_Y34_N29
\regfile|rs_mem|s_memory~341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~341feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~341_q\);

-- Location: FF_X67_Y30_N5
\regfile|rs_mem|s_memory~469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(15),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~469_q\);

-- Location: LCCOMB_X67_Y30_N4
\regfile|rs_mem|s_memory~1228\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1228_combout\ = (\regfile|rs_mem|s_memory~1227_combout\ & (((\regfile|rs_mem|s_memory~469_q\) # (!\instmem|Mux7~2_combout\)))) # (!\regfile|rs_mem|s_memory~1227_combout\ & (\regfile|rs_mem|s_memory~341_q\ & 
-- ((\instmem|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1227_combout\,
	datab => \regfile|rs_mem|s_memory~341_q\,
	datac => \regfile|rs_mem|s_memory~469_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1228_combout\);

-- Location: LCCOMB_X75_Y31_N8
\regfile|rs_mem|s_memory~277feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~277feeder_combout\ = \mux3|muxout\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(15),
	combout => \regfile|rs_mem|s_memory~277feeder_combout\);

-- Location: FF_X75_Y31_N9
\regfile|rs_mem|s_memory~277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~277feeder_combout\,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~277_q\);

-- Location: FF_X76_Y30_N25
\regfile|rs_mem|s_memory~149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(15),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~149_q\);

-- Location: LCCOMB_X76_Y30_N24
\regfile|rs_mem|s_memory~1234\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1234_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~277_q\) # ((\instmem|Mux7~2_combout\)))) # (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~149_q\ & !\instmem|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~277_q\,
	datac => \regfile|rs_mem|s_memory~149_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1234_combout\);

-- Location: LCCOMB_X67_Y32_N28
\regfile|rs_mem|s_memory~405feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~405feeder_combout\ = \mux3|muxout\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(15),
	combout => \regfile|rs_mem|s_memory~405feeder_combout\);

-- Location: FF_X67_Y32_N29
\regfile|rs_mem|s_memory~405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~405feeder_combout\,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~405_q\);

-- Location: FF_X67_Y30_N29
\regfile|rs_mem|s_memory~533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(15),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~533_q\);

-- Location: LCCOMB_X67_Y30_N28
\regfile|rs_mem|s_memory~1235\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1235_combout\ = (\regfile|rs_mem|s_memory~1234_combout\ & (((\regfile|rs_mem|s_memory~533_q\) # (!\instmem|Mux7~2_combout\)))) # (!\regfile|rs_mem|s_memory~1234_combout\ & (\regfile|rs_mem|s_memory~405_q\ & 
-- ((\instmem|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1234_combout\,
	datab => \regfile|rs_mem|s_memory~405_q\,
	datac => \regfile|rs_mem|s_memory~533_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1235_combout\);

-- Location: LCCOMB_X67_Y30_N2
\regfile|rs_mem|s_memory~1236\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1236_combout\ = (\instmem|Mux1~0_combout\ & ((\regfile|rs_mem|s_memory~1233_combout\ & ((\regfile|rs_mem|s_memory~1235_combout\))) # (!\regfile|rs_mem|s_memory~1233_combout\ & (\regfile|rs_mem|s_memory~1228_combout\)))) # 
-- (!\instmem|Mux1~0_combout\ & (\regfile|rs_mem|s_memory~1233_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux1~0_combout\,
	datab => \regfile|rs_mem|s_memory~1233_combout\,
	datac => \regfile|rs_mem|s_memory~1228_combout\,
	datad => \regfile|rs_mem|s_memory~1235_combout\,
	combout => \regfile|rs_mem|s_memory~1236_combout\);

-- Location: LCCOMB_X67_Y30_N8
\regfile|rs_mem|readData[15]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[15]~23_combout\ = (!\regfile|rs_mem|Equal0~0_combout\ & \regfile|rs_mem|s_memory~1236_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile|rs_mem|Equal0~0_combout\,
	datad => \regfile|rs_mem|s_memory~1236_combout\,
	combout => \regfile|rs_mem|readData[15]~23_combout\);

-- Location: LCCOMB_X67_Y30_N24
\mux2|muxout[15]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux2|muxout[15]~22_combout\ = (\mux2|muxout[6]~5_combout\) # ((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1241_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[6]~5_combout\,
	datab => \mux2|muxout[1]~0_combout\,
	datad => \regfile|rt_mem|s_memory~1241_combout\,
	combout => \mux2|muxout[15]~22_combout\);

-- Location: LCCOMB_X72_Y30_N4
\regfile|rs_mem|s_memory~532feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~532feeder_combout\ = \mux3|muxout\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(14),
	combout => \regfile|rs_mem|s_memory~532feeder_combout\);

-- Location: FF_X72_Y30_N5
\regfile|rs_mem|s_memory~532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~532feeder_combout\,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~532_q\);

-- Location: FF_X72_Y33_N13
\regfile|rs_mem|s_memory~404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(14),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~404_q\);

-- Location: FF_X75_Y27_N19
\regfile|rs_mem|s_memory~276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(14),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~276_q\);

-- Location: FF_X72_Y31_N19
\regfile|rs_mem|s_memory~148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(14),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~148_q\);

-- Location: LCCOMB_X72_Y31_N18
\regfile|rs_mem|s_memory~1244\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1244_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~276_q\) # ((\instmem|Mux7~2_combout\)))) # (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~148_q\ & !\instmem|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~276_q\,
	datac => \regfile|rs_mem|s_memory~148_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1244_combout\);

-- Location: LCCOMB_X72_Y33_N12
\regfile|rs_mem|s_memory~1245\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1245_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1244_combout\ & (\regfile|rs_mem|s_memory~532_q\)) # (!\regfile|rs_mem|s_memory~1244_combout\ & ((\regfile|rs_mem|s_memory~404_q\))))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~1244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rs_mem|s_memory~532_q\,
	datac => \regfile|rs_mem|s_memory~404_q\,
	datad => \regfile|rs_mem|s_memory~1244_combout\,
	combout => \regfile|rs_mem|s_memory~1245_combout\);

-- Location: FF_X72_Y34_N23
\regfile|rs_mem|s_memory~468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(14),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~468_q\);

-- Location: FF_X72_Y36_N31
\regfile|rs_mem|s_memory~340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(14),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~340_q\);

-- Location: LCCOMB_X73_Y36_N6
\regfile|rs_mem|s_memory~212feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~212feeder_combout\ = \mux3|muxout\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(14),
	combout => \regfile|rs_mem|s_memory~212feeder_combout\);

-- Location: FF_X73_Y36_N7
\regfile|rs_mem|s_memory~212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~212feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~212_q\);

-- Location: FF_X72_Y36_N17
\regfile|rs_mem|s_memory~84\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(14),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~84_q\);

-- Location: LCCOMB_X72_Y36_N16
\regfile|rs_mem|s_memory~1237\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1237_combout\ = (\instmem|Mux7~2_combout\ & (((\instmem|Mux3~1_combout\)))) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux3~1_combout\ & (\regfile|rs_mem|s_memory~212_q\)) # (!\instmem|Mux3~1_combout\ & 
-- ((\regfile|rs_mem|s_memory~84_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rs_mem|s_memory~212_q\,
	datac => \regfile|rs_mem|s_memory~84_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1237_combout\);

-- Location: LCCOMB_X72_Y36_N30
\regfile|rs_mem|s_memory~1238\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1238_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1237_combout\ & (\regfile|rs_mem|s_memory~468_q\)) # (!\regfile|rs_mem|s_memory~1237_combout\ & ((\regfile|rs_mem|s_memory~340_q\))))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~1237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rs_mem|s_memory~468_q\,
	datac => \regfile|rs_mem|s_memory~340_q\,
	datad => \regfile|rs_mem|s_memory~1237_combout\,
	combout => \regfile|rs_mem|s_memory~1238_combout\);

-- Location: LCCOMB_X65_Y33_N0
\regfile|rs_mem|s_memory~372feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~372feeder_combout\ = \mux3|muxout\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(14),
	combout => \regfile|rs_mem|s_memory~372feeder_combout\);

-- Location: FF_X65_Y33_N1
\regfile|rs_mem|s_memory~372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~372feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~372_q\);

-- Location: FF_X69_Y33_N25
\regfile|rs_mem|s_memory~500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(14),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~500_q\);

-- Location: FF_X69_Y30_N13
\regfile|rs_mem|s_memory~244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(14),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~244_q\);

-- Location: FF_X73_Y33_N31
\regfile|rs_mem|s_memory~116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(14),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~116_q\);

-- Location: LCCOMB_X73_Y33_N30
\regfile|rs_mem|s_memory~1239\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1239_combout\ = (\instmem|Mux7~2_combout\ & (((\instmem|Mux3~1_combout\)))) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux3~1_combout\ & (\regfile|rs_mem|s_memory~244_q\)) # (!\instmem|Mux3~1_combout\ & 
-- ((\regfile|rs_mem|s_memory~116_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~244_q\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~116_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1239_combout\);

-- Location: LCCOMB_X69_Y33_N24
\regfile|rs_mem|s_memory~1240\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1240_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1239_combout\ & ((\regfile|rs_mem|s_memory~500_q\))) # (!\regfile|rs_mem|s_memory~1239_combout\ & (\regfile|rs_mem|s_memory~372_q\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~1239_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~372_q\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~500_q\,
	datad => \regfile|rs_mem|s_memory~1239_combout\,
	combout => \regfile|rs_mem|s_memory~1240_combout\);

-- Location: LCCOMB_X72_Y33_N20
\regfile|rs_mem|s_memory~308feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~308feeder_combout\ = \mux3|muxout\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(14),
	combout => \regfile|rs_mem|s_memory~308feeder_combout\);

-- Location: FF_X72_Y33_N21
\regfile|rs_mem|s_memory~308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~308feeder_combout\,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~308_q\);

-- Location: FF_X67_Y32_N11
\regfile|rs_mem|s_memory~436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(14),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~436_q\);

-- Location: LCCOMB_X74_Y28_N24
\regfile|rs_mem|s_memory~180feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~180feeder_combout\ = \mux3|muxout\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(14),
	combout => \regfile|rs_mem|s_memory~180feeder_combout\);

-- Location: FF_X74_Y28_N25
\regfile|rs_mem|s_memory~180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~180feeder_combout\,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~180_q\);

-- Location: FF_X66_Y32_N29
\regfile|rs_mem|s_memory~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(14),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~52_q\);

-- Location: LCCOMB_X66_Y32_N28
\regfile|rs_mem|s_memory~1241\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1241_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~180_q\) # ((\instmem|Mux7~2_combout\)))) # (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~52_q\ & !\instmem|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~180_q\,
	datac => \regfile|rs_mem|s_memory~52_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1241_combout\);

-- Location: LCCOMB_X67_Y32_N10
\regfile|rs_mem|s_memory~1242\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1242_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1241_combout\ & ((\regfile|rs_mem|s_memory~436_q\))) # (!\regfile|rs_mem|s_memory~1241_combout\ & (\regfile|rs_mem|s_memory~308_q\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~1241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~308_q\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~436_q\,
	datad => \regfile|rs_mem|s_memory~1241_combout\,
	combout => \regfile|rs_mem|s_memory~1242_combout\);

-- Location: LCCOMB_X72_Y33_N18
\regfile|rs_mem|s_memory~1243\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1243_combout\ = (\instmem|Mux4~0_combout\ & (!\instmem|Mux1~0_combout\ & ((\regfile|rs_mem|s_memory~1242_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\instmem|Mux1~0_combout\) # ((\regfile|rs_mem|s_memory~1240_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~0_combout\,
	datab => \instmem|Mux1~0_combout\,
	datac => \regfile|rs_mem|s_memory~1240_combout\,
	datad => \regfile|rs_mem|s_memory~1242_combout\,
	combout => \regfile|rs_mem|s_memory~1243_combout\);

-- Location: LCCOMB_X72_Y33_N26
\regfile|rs_mem|s_memory~1246\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1246_combout\ = (\instmem|Mux1~0_combout\ & ((\regfile|rs_mem|s_memory~1243_combout\ & (\regfile|rs_mem|s_memory~1245_combout\)) # (!\regfile|rs_mem|s_memory~1243_combout\ & ((\regfile|rs_mem|s_memory~1238_combout\))))) # 
-- (!\instmem|Mux1~0_combout\ & (((\regfile|rs_mem|s_memory~1243_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1245_combout\,
	datab => \regfile|rs_mem|s_memory~1238_combout\,
	datac => \instmem|Mux1~0_combout\,
	datad => \regfile|rs_mem|s_memory~1243_combout\,
	combout => \regfile|rs_mem|s_memory~1246_combout\);

-- Location: LCCOMB_X72_Y33_N24
\regfile|rs_mem|readData[14]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[14]~24_combout\ = (\regfile|rs_mem|s_memory~1246_combout\ & !\regfile|rs_mem|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile|rs_mem|s_memory~1246_combout\,
	datad => \regfile|rs_mem|Equal0~0_combout\,
	combout => \regfile|rs_mem|readData[14]~24_combout\);

-- Location: LCCOMB_X68_Y35_N18
\regfile|rt_mem|s_memory~115feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~115feeder_combout\ = \mux3|muxout\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(13),
	combout => \regfile|rt_mem|s_memory~115feeder_combout\);

-- Location: FF_X68_Y35_N19
\regfile|rt_mem|s_memory~115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~115feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~115_q\);

-- Location: FF_X68_Y32_N9
\regfile|rt_mem|s_memory~147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(13),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~147_q\);

-- Location: LCCOMB_X76_Y32_N22
\regfile|rt_mem|s_memory~83feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~83feeder_combout\ = \mux3|muxout\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(13),
	combout => \regfile|rt_mem|s_memory~83feeder_combout\);

-- Location: FF_X76_Y32_N23
\regfile|rt_mem|s_memory~83\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~83feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~83_q\);

-- Location: FF_X76_Y32_N9
\regfile|rt_mem|s_memory~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(13),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~51_q\);

-- Location: LCCOMB_X76_Y32_N8
\regfile|rt_mem|s_memory~1256\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1256_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~51_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~83_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~83_q\,
	datac => \regfile|rt_mem|s_memory~51_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1256_combout\);

-- Location: LCCOMB_X68_Y32_N8
\regfile|rt_mem|s_memory~1257\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1257_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1256_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1256_combout\ & ((\regfile|rt_mem|s_memory~147_q\))) # 
-- (!\regfile|rt_mem|s_memory~1256_combout\ & (\regfile|rt_mem|s_memory~115_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~115_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~147_q\,
	datad => \regfile|rt_mem|s_memory~1256_combout\,
	combout => \regfile|rt_mem|s_memory~1257_combout\);

-- Location: LCCOMB_X65_Y30_N24
\regfile|rt_mem|s_memory~371feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~371feeder_combout\ = \mux3|muxout\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(13),
	combout => \regfile|rt_mem|s_memory~371feeder_combout\);

-- Location: FF_X65_Y30_N25
\regfile|rt_mem|s_memory~371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~371feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~371_q\);

-- Location: FF_X63_Y32_N5
\regfile|rt_mem|s_memory~403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(13),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~403_q\);

-- Location: FF_X63_Y33_N1
\regfile|rt_mem|s_memory~339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(13),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~339_q\);

-- Location: FF_X63_Y32_N19
\regfile|rt_mem|s_memory~307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(13),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~307_q\);

-- Location: LCCOMB_X63_Y32_N18
\regfile|rt_mem|s_memory~1254\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1254_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~307_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~339_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~339_q\,
	datac => \regfile|rt_mem|s_memory~307_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1254_combout\);

-- Location: LCCOMB_X63_Y32_N4
\regfile|rt_mem|s_memory~1255\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1255_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1254_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1254_combout\ & ((\regfile|rt_mem|s_memory~403_q\))) # 
-- (!\regfile|rt_mem|s_memory~1254_combout\ & (\regfile|rt_mem|s_memory~371_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~371_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~403_q\,
	datad => \regfile|rt_mem|s_memory~1254_combout\,
	combout => \regfile|rt_mem|s_memory~1255_combout\);

-- Location: LCCOMB_X68_Y32_N30
\regfile|rt_mem|s_memory~1258\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1258_combout\ = (\instmem|Mux1~0_combout\ & ((\instmem|Mux7~2_combout\) # ((\regfile|rt_mem|s_memory~1255_combout\)))) # (!\instmem|Mux1~0_combout\ & (!\instmem|Mux7~2_combout\ & (\regfile|rt_mem|s_memory~1257_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux1~0_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rt_mem|s_memory~1257_combout\,
	datad => \regfile|rt_mem|s_memory~1255_combout\,
	combout => \regfile|rt_mem|s_memory~1258_combout\);

-- Location: LCCOMB_X69_Y34_N2
\regfile|rt_mem|s_memory~211feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~211feeder_combout\ = \mux3|muxout\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(13),
	combout => \regfile|rt_mem|s_memory~211feeder_combout\);

-- Location: FF_X69_Y34_N3
\regfile|rt_mem|s_memory~211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~211feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~211_q\);

-- Location: FF_X72_Y35_N27
\regfile|rt_mem|s_memory~275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(13),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~275_q\);

-- Location: LCCOMB_X70_Y33_N12
\regfile|rt_mem|s_memory~243feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~243feeder_combout\ = \mux3|muxout\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(13),
	combout => \regfile|rt_mem|s_memory~243feeder_combout\);

-- Location: FF_X70_Y33_N13
\regfile|rt_mem|s_memory~243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~243feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~243_q\);

-- Location: FF_X72_Y35_N1
\regfile|rt_mem|s_memory~179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(13),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~179_q\);

-- Location: LCCOMB_X72_Y35_N0
\regfile|rt_mem|s_memory~1252\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1252_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~179_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~243_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~243_q\,
	datac => \regfile|rt_mem|s_memory~179_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1252_combout\);

-- Location: LCCOMB_X72_Y35_N26
\regfile|rt_mem|s_memory~1253\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1253_combout\ = (\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~1252_combout\)))) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~1252_combout\ & ((\regfile|rt_mem|s_memory~275_q\))) # 
-- (!\regfile|rt_mem|s_memory~1252_combout\ & (\regfile|rt_mem|s_memory~211_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~211_q\,
	datab => \instmem|Mux9~2_combout\,
	datac => \regfile|rt_mem|s_memory~275_q\,
	datad => \regfile|rt_mem|s_memory~1252_combout\,
	combout => \regfile|rt_mem|s_memory~1253_combout\);

-- Location: LCCOMB_X70_Y30_N2
\regfile|rt_mem|s_memory~531feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~531feeder_combout\ = \mux3|muxout\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(13),
	combout => \regfile|rt_mem|s_memory~531feeder_combout\);

-- Location: FF_X70_Y30_N3
\regfile|rt_mem|s_memory~531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~531feeder_combout\,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~531_q\);

-- Location: LCCOMB_X73_Y30_N10
\regfile|rt_mem|s_memory~467feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~467feeder_combout\ = \mux3|muxout\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(13),
	combout => \regfile|rt_mem|s_memory~467feeder_combout\);

-- Location: FF_X73_Y30_N11
\regfile|rt_mem|s_memory~467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~467feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~467_q\);

-- Location: FF_X74_Y30_N29
\regfile|rt_mem|s_memory~499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(13),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~499_q\);

-- Location: FF_X74_Y30_N23
\regfile|rt_mem|s_memory~435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(13),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~435_q\);

-- Location: LCCOMB_X74_Y30_N22
\regfile|rt_mem|s_memory~1259\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1259_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~435_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~499_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~499_q\,
	datac => \regfile|rt_mem|s_memory~435_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1259_combout\);

-- Location: LCCOMB_X72_Y30_N16
\regfile|rt_mem|s_memory~1260\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1260_combout\ = (\regfile|rt_mem|s_memory~1259_combout\ & ((\regfile|rt_mem|s_memory~531_q\) # ((\instmem|Mux9~2_combout\)))) # (!\regfile|rt_mem|s_memory~1259_combout\ & (((\regfile|rt_mem|s_memory~467_q\ & 
-- !\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~531_q\,
	datab => \regfile|rt_mem|s_memory~467_q\,
	datac => \regfile|rt_mem|s_memory~1259_combout\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1260_combout\);

-- Location: LCCOMB_X68_Y32_N16
\regfile|rt_mem|s_memory~1261\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1261_combout\ = (\regfile|rt_mem|s_memory~1258_combout\ & (((\regfile|rt_mem|s_memory~1260_combout\) # (!\instmem|Mux7~2_combout\)))) # (!\regfile|rt_mem|s_memory~1258_combout\ & (\regfile|rt_mem|s_memory~1253_combout\ & 
-- (\instmem|Mux7~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~1258_combout\,
	datab => \regfile|rt_mem|s_memory~1253_combout\,
	datac => \instmem|Mux7~2_combout\,
	datad => \regfile|rt_mem|s_memory~1260_combout\,
	combout => \regfile|rt_mem|s_memory~1261_combout\);

-- Location: LCCOMB_X68_Y32_N6
\mux2|muxout[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux2|muxout[13]~24_combout\ = (\instmem|Mux12~1_combout\ & (((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1261_combout\)) # (!\controlUnit|Mux2~0_combout\))) # (!\instmem|Mux12~1_combout\ & (((\mux2|muxout[1]~0_combout\ & 
-- \regfile|rt_mem|s_memory~1261_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux12~1_combout\,
	datab => \controlUnit|Mux2~0_combout\,
	datac => \mux2|muxout[1]~0_combout\,
	datad => \regfile|rt_mem|s_memory~1261_combout\,
	combout => \mux2|muxout[13]~24_combout\);

-- Location: LCCOMB_X68_Y32_N18
\alu|Add0|auto_generated|_~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|_~17_combout\ = \alu|Equal0~12_combout\ $ (\mux2|muxout[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|Equal0~12_combout\,
	datad => \mux2|muxout[13]~24_combout\,
	combout => \alu|Add0|auto_generated|_~17_combout\);

-- Location: LCCOMB_X75_Y34_N6
\mux2|muxout[12]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux2|muxout[12]~25_combout\ = (!\pcupd|s_pc\(3) & ((\pcupd|s_pc\(4)) # (\pcupd|s_pc\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(4),
	datac => \pcupd|s_pc\(2),
	datad => \pcupd|s_pc\(3),
	combout => \mux2|muxout[12]~25_combout\);

-- Location: LCCOMB_X69_Y32_N2
\mux2|muxout[12]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux2|muxout[12]~26_combout\ = (\pcupd|s_pc\(5) & (!\instmem|Mux0~5_combout\)) # (!\pcupd|s_pc\(5) & (((\instmem|Mux7~1_combout\ & \mux2|muxout[12]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux0~5_combout\,
	datab => \instmem|Mux7~1_combout\,
	datac => \pcupd|s_pc\(5),
	datad => \mux2|muxout[12]~25_combout\,
	combout => \mux2|muxout[12]~26_combout\);

-- Location: LCCOMB_X67_Y30_N0
\regfile|rt_mem|s_memory~530feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~530feeder_combout\ = \mux3|muxout\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(12),
	combout => \regfile|rt_mem|s_memory~530feeder_combout\);

-- Location: FF_X67_Y30_N1
\regfile|rt_mem|s_memory~530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~530feeder_combout\,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~530_q\);

-- Location: FF_X67_Y30_N11
\regfile|rt_mem|s_memory~466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(12),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~466_q\);

-- Location: LCCOMB_X74_Y30_N0
\regfile|rt_mem|s_memory~498feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~498feeder_combout\ = \mux3|muxout\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(12),
	combout => \regfile|rt_mem|s_memory~498feeder_combout\);

-- Location: FF_X74_Y30_N1
\regfile|rt_mem|s_memory~498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~498feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~498_q\);

-- Location: FF_X74_Y30_N15
\regfile|rt_mem|s_memory~434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(12),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~434_q\);

-- Location: LCCOMB_X74_Y30_N14
\regfile|rt_mem|s_memory~1269\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1269_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~434_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~498_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~498_q\,
	datac => \regfile|rt_mem|s_memory~434_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1269_combout\);

-- Location: LCCOMB_X67_Y30_N10
\regfile|rt_mem|s_memory~1270\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1270_combout\ = (\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~1269_combout\)))) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~1269_combout\ & (\regfile|rt_mem|s_memory~530_q\)) # 
-- (!\regfile|rt_mem|s_memory~1269_combout\ & ((\regfile|rt_mem|s_memory~466_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux9~2_combout\,
	datab => \regfile|rt_mem|s_memory~530_q\,
	datac => \regfile|rt_mem|s_memory~466_q\,
	datad => \regfile|rt_mem|s_memory~1269_combout\,
	combout => \regfile|rt_mem|s_memory~1270_combout\);

-- Location: LCCOMB_X68_Y35_N26
\regfile|rt_mem|s_memory~210feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~210feeder_combout\ = \mux3|muxout\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(12),
	combout => \regfile|rt_mem|s_memory~210feeder_combout\);

-- Location: FF_X68_Y35_N27
\regfile|rt_mem|s_memory~210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~210feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~210_q\);

-- Location: FF_X72_Y35_N11
\regfile|rt_mem|s_memory~274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(12),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~274_q\);

-- Location: LCCOMB_X70_Y35_N30
\regfile|rt_mem|s_memory~242feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~242feeder_combout\ = \mux3|muxout\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(12),
	combout => \regfile|rt_mem|s_memory~242feeder_combout\);

-- Location: FF_X70_Y35_N31
\regfile|rt_mem|s_memory~242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~242feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~242_q\);

-- Location: FF_X72_Y35_N25
\regfile|rt_mem|s_memory~178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(12),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~178_q\);

-- Location: LCCOMB_X72_Y35_N24
\regfile|rt_mem|s_memory~1262\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1262_combout\ = (\instmem|Mux9~2_combout\ & ((\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~178_q\))) # (!\instmem|Mux8~2_combout\ & (\regfile|rt_mem|s_memory~242_q\)))) # (!\instmem|Mux9~2_combout\ & 
-- (((!\instmem|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux9~2_combout\,
	datab => \regfile|rt_mem|s_memory~242_q\,
	datac => \regfile|rt_mem|s_memory~178_q\,
	datad => \instmem|Mux8~2_combout\,
	combout => \regfile|rt_mem|s_memory~1262_combout\);

-- Location: LCCOMB_X72_Y35_N10
\regfile|rt_mem|s_memory~1263\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1263_combout\ = (\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~1262_combout\)))) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~1262_combout\ & ((\regfile|rt_mem|s_memory~274_q\))) # 
-- (!\regfile|rt_mem|s_memory~1262_combout\ & (\regfile|rt_mem|s_memory~210_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux9~2_combout\,
	datab => \regfile|rt_mem|s_memory~210_q\,
	datac => \regfile|rt_mem|s_memory~274_q\,
	datad => \regfile|rt_mem|s_memory~1262_combout\,
	combout => \regfile|rt_mem|s_memory~1263_combout\);

-- Location: LCCOMB_X68_Y35_N12
\regfile|rt_mem|s_memory~114feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~114feeder_combout\ = \mux3|muxout\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(12),
	combout => \regfile|rt_mem|s_memory~114feeder_combout\);

-- Location: FF_X68_Y35_N13
\regfile|rt_mem|s_memory~114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~114feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~114_q\);

-- Location: FF_X68_Y32_N15
\regfile|rt_mem|s_memory~146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(12),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~146_q\);

-- Location: LCCOMB_X65_Y32_N12
\regfile|rt_mem|s_memory~82feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~82feeder_combout\ = \mux3|muxout\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(12),
	combout => \regfile|rt_mem|s_memory~82feeder_combout\);

-- Location: FF_X65_Y32_N13
\regfile|rt_mem|s_memory~82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~82feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~82_q\);

-- Location: FF_X68_Y32_N29
\regfile|rt_mem|s_memory~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(12),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~50_q\);

-- Location: LCCOMB_X68_Y32_N28
\regfile|rt_mem|s_memory~1266\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1266_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~50_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~82_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~82_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~50_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1266_combout\);

-- Location: LCCOMB_X68_Y32_N14
\regfile|rt_mem|s_memory~1267\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1267_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1266_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1266_combout\ & ((\regfile|rt_mem|s_memory~146_q\))) # 
-- (!\regfile|rt_mem|s_memory~1266_combout\ & (\regfile|rt_mem|s_memory~114_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~114_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~146_q\,
	datad => \regfile|rt_mem|s_memory~1266_combout\,
	combout => \regfile|rt_mem|s_memory~1267_combout\);

-- Location: LCCOMB_X65_Y33_N12
\regfile|rt_mem|s_memory~370feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~370feeder_combout\ = \mux3|muxout\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(12),
	combout => \regfile|rt_mem|s_memory~370feeder_combout\);

-- Location: FF_X65_Y33_N13
\regfile|rt_mem|s_memory~370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~370feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~370_q\);

-- Location: FF_X66_Y28_N29
\regfile|rt_mem|s_memory~402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(12),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~402_q\);

-- Location: LCCOMB_X66_Y34_N22
\regfile|rt_mem|s_memory~338feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~338feeder_combout\ = \mux3|muxout\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(12),
	combout => \regfile|rt_mem|s_memory~338feeder_combout\);

-- Location: FF_X66_Y34_N23
\regfile|rt_mem|s_memory~338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~338feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~338_q\);

-- Location: FF_X66_Y28_N11
\regfile|rt_mem|s_memory~306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(12),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~306_q\);

-- Location: LCCOMB_X66_Y28_N10
\regfile|rt_mem|s_memory~1264\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1264_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~306_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~338_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~338_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~306_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1264_combout\);

-- Location: LCCOMB_X66_Y28_N28
\regfile|rt_mem|s_memory~1265\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1265_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1264_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1264_combout\ & ((\regfile|rt_mem|s_memory~402_q\))) # 
-- (!\regfile|rt_mem|s_memory~1264_combout\ & (\regfile|rt_mem|s_memory~370_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~370_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~402_q\,
	datad => \regfile|rt_mem|s_memory~1264_combout\,
	combout => \regfile|rt_mem|s_memory~1265_combout\);

-- Location: LCCOMB_X68_Y32_N20
\regfile|rt_mem|s_memory~1268\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1268_combout\ = (\instmem|Mux1~0_combout\ & ((\instmem|Mux7~2_combout\) # ((\regfile|rt_mem|s_memory~1265_combout\)))) # (!\instmem|Mux1~0_combout\ & (!\instmem|Mux7~2_combout\ & (\regfile|rt_mem|s_memory~1267_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux1~0_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rt_mem|s_memory~1267_combout\,
	datad => \regfile|rt_mem|s_memory~1265_combout\,
	combout => \regfile|rt_mem|s_memory~1268_combout\);

-- Location: LCCOMB_X68_Y32_N2
\regfile|rt_mem|s_memory~1271\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1271_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rt_mem|s_memory~1268_combout\ & (\regfile|rt_mem|s_memory~1270_combout\)) # (!\regfile|rt_mem|s_memory~1268_combout\ & ((\regfile|rt_mem|s_memory~1263_combout\))))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rt_mem|s_memory~1268_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~1270_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rt_mem|s_memory~1263_combout\,
	datad => \regfile|rt_mem|s_memory~1268_combout\,
	combout => \regfile|rt_mem|s_memory~1271_combout\);

-- Location: LCCOMB_X68_Y32_N4
\mux2|muxout[12]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux2|muxout[12]~27_combout\ = (\mux2|muxout[12]~26_combout\ & (((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1271_combout\)) # (!\controlUnit|Mux2~0_combout\))) # (!\mux2|muxout[12]~26_combout\ & (((\mux2|muxout[1]~0_combout\ & 
-- \regfile|rt_mem|s_memory~1271_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[12]~26_combout\,
	datab => \controlUnit|Mux2~0_combout\,
	datac => \mux2|muxout[1]~0_combout\,
	datad => \regfile|rt_mem|s_memory~1271_combout\,
	combout => \mux2|muxout[12]~27_combout\);

-- Location: LCCOMB_X68_Y32_N12
\alu|Add0|auto_generated|_~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|_~16_combout\ = \mux2|muxout[12]~27_combout\ $ (\alu|Equal0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux2|muxout[12]~27_combout\,
	datad => \alu|Equal0~12_combout\,
	combout => \alu|Add0|auto_generated|_~16_combout\);

-- Location: LCCOMB_X70_Y32_N14
\mux2|muxout[11]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux2|muxout[11]~28_combout\ = (\instmem|Mux1~0_combout\) # ((\pcupd|s_pc\(2) & (!\pcupd|s_pc\(5) & \instmem|Mux7~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(2),
	datab => \instmem|Mux1~0_combout\,
	datac => \pcupd|s_pc\(5),
	datad => \instmem|Mux7~1_combout\,
	combout => \mux2|muxout[11]~28_combout\);

-- Location: FF_X70_Y29_N31
\regfile|rt_mem|s_memory~529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \mux3|muxout\(11),
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~529_q\);

-- Location: FF_X70_Y33_N31
\regfile|rt_mem|s_memory~465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(11),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~465_q\);

-- Location: FF_X69_Y31_N11
\regfile|rt_mem|s_memory~497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(11),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~497_q\);

-- Location: FF_X70_Y29_N17
\regfile|rt_mem|s_memory~433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(11),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~433_q\);

-- Location: LCCOMB_X70_Y29_N16
\regfile|rt_mem|s_memory~1279\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1279_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~433_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~497_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~497_q\,
	datac => \regfile|rt_mem|s_memory~433_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1279_combout\);

-- Location: LCCOMB_X70_Y33_N30
\regfile|rt_mem|s_memory~1280\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1280_combout\ = (\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~1279_combout\)))) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~1279_combout\ & (\regfile|rt_mem|s_memory~529_q\)) # 
-- (!\regfile|rt_mem|s_memory~1279_combout\ & ((\regfile|rt_mem|s_memory~465_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~529_q\,
	datab => \instmem|Mux9~2_combout\,
	datac => \regfile|rt_mem|s_memory~465_q\,
	datad => \regfile|rt_mem|s_memory~1279_combout\,
	combout => \regfile|rt_mem|s_memory~1280_combout\);

-- Location: LCCOMB_X68_Y35_N14
\regfile|rt_mem|s_memory~209feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~209feeder_combout\ = \mux3|muxout\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(11),
	combout => \regfile|rt_mem|s_memory~209feeder_combout\);

-- Location: FF_X68_Y35_N15
\regfile|rt_mem|s_memory~209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~209feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~209_q\);

-- Location: LCCOMB_X70_Y33_N8
\regfile|rt_mem|s_memory~241feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~241feeder_combout\ = \mux3|muxout\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(11),
	combout => \regfile|rt_mem|s_memory~241feeder_combout\);

-- Location: FF_X70_Y33_N9
\regfile|rt_mem|s_memory~241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~241feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~241_q\);

-- Location: FF_X72_Y35_N5
\regfile|rt_mem|s_memory~177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(11),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~177_q\);

-- Location: LCCOMB_X72_Y35_N4
\regfile|rt_mem|s_memory~1272\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1272_combout\ = (\instmem|Mux9~2_combout\ & ((\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~177_q\))) # (!\instmem|Mux8~2_combout\ & (\regfile|rt_mem|s_memory~241_q\)))) # (!\instmem|Mux9~2_combout\ & 
-- (((!\instmem|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux9~2_combout\,
	datab => \regfile|rt_mem|s_memory~241_q\,
	datac => \regfile|rt_mem|s_memory~177_q\,
	datad => \instmem|Mux8~2_combout\,
	combout => \regfile|rt_mem|s_memory~1272_combout\);

-- Location: FF_X72_Y35_N19
\regfile|rt_mem|s_memory~273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(11),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~273_q\);

-- Location: LCCOMB_X72_Y35_N18
\regfile|rt_mem|s_memory~1273\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1273_combout\ = (\regfile|rt_mem|s_memory~1272_combout\ & (((\regfile|rt_mem|s_memory~273_q\) # (\instmem|Mux9~2_combout\)))) # (!\regfile|rt_mem|s_memory~1272_combout\ & (\regfile|rt_mem|s_memory~209_q\ & 
-- ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~209_q\,
	datab => \regfile|rt_mem|s_memory~1272_combout\,
	datac => \regfile|rt_mem|s_memory~273_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1273_combout\);

-- Location: LCCOMB_X68_Y35_N4
\regfile|rt_mem|s_memory~113feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~113feeder_combout\ = \mux3|muxout\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(11),
	combout => \regfile|rt_mem|s_memory~113feeder_combout\);

-- Location: FF_X68_Y35_N5
\regfile|rt_mem|s_memory~113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~113feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~113_q\);

-- Location: FF_X70_Y32_N13
\regfile|rt_mem|s_memory~145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(11),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~145_q\);

-- Location: FF_X70_Y32_N19
\regfile|rt_mem|s_memory~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(11),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~49_q\);

-- Location: LCCOMB_X62_Y32_N8
\regfile|rt_mem|s_memory~81feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~81feeder_combout\ = \mux3|muxout\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(11),
	combout => \regfile|rt_mem|s_memory~81feeder_combout\);

-- Location: FF_X62_Y32_N9
\regfile|rt_mem|s_memory~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~81feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~81_q\);

-- Location: LCCOMB_X70_Y32_N18
\regfile|rt_mem|s_memory~1276\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1276_combout\ = (\instmem|Mux9~2_combout\ & (\instmem|Mux8~2_combout\ & (\regfile|rt_mem|s_memory~49_q\))) # (!\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~81_q\)) # (!\instmem|Mux8~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux9~2_combout\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~49_q\,
	datad => \regfile|rt_mem|s_memory~81_q\,
	combout => \regfile|rt_mem|s_memory~1276_combout\);

-- Location: LCCOMB_X70_Y32_N12
\regfile|rt_mem|s_memory~1277\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1277_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1276_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1276_combout\ & ((\regfile|rt_mem|s_memory~145_q\))) # 
-- (!\regfile|rt_mem|s_memory~1276_combout\ & (\regfile|rt_mem|s_memory~113_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~113_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~145_q\,
	datad => \regfile|rt_mem|s_memory~1276_combout\,
	combout => \regfile|rt_mem|s_memory~1277_combout\);

-- Location: LCCOMB_X77_Y29_N18
\regfile|rt_mem|s_memory~369feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~369feeder_combout\ = \mux3|muxout\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(11),
	combout => \regfile|rt_mem|s_memory~369feeder_combout\);

-- Location: FF_X77_Y29_N19
\regfile|rt_mem|s_memory~369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~369feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~369_q\);

-- Location: FF_X73_Y34_N15
\regfile|rt_mem|s_memory~401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(11),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~401_q\);

-- Location: FF_X72_Y34_N31
\regfile|rt_mem|s_memory~337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(11),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~337_q\);

-- Location: FF_X73_Y34_N17
\regfile|rt_mem|s_memory~305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(11),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~305_q\);

-- Location: LCCOMB_X73_Y34_N16
\regfile|rt_mem|s_memory~1274\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1274_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~305_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~337_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~337_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~305_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1274_combout\);

-- Location: LCCOMB_X73_Y34_N14
\regfile|rt_mem|s_memory~1275\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1275_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1274_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1274_combout\ & ((\regfile|rt_mem|s_memory~401_q\))) # 
-- (!\regfile|rt_mem|s_memory~1274_combout\ & (\regfile|rt_mem|s_memory~369_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~369_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~401_q\,
	datad => \regfile|rt_mem|s_memory~1274_combout\,
	combout => \regfile|rt_mem|s_memory~1275_combout\);

-- Location: LCCOMB_X70_Y32_N2
\regfile|rt_mem|s_memory~1278\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1278_combout\ = (\instmem|Mux7~2_combout\ & (((\instmem|Mux1~0_combout\)))) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux1~0_combout\ & ((\regfile|rt_mem|s_memory~1275_combout\))) # (!\instmem|Mux1~0_combout\ & 
-- (\regfile|rt_mem|s_memory~1277_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~1277_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \instmem|Mux1~0_combout\,
	datad => \regfile|rt_mem|s_memory~1275_combout\,
	combout => \regfile|rt_mem|s_memory~1278_combout\);

-- Location: LCCOMB_X70_Y32_N24
\regfile|rt_mem|s_memory~1281\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1281_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rt_mem|s_memory~1278_combout\ & (\regfile|rt_mem|s_memory~1280_combout\)) # (!\regfile|rt_mem|s_memory~1278_combout\ & ((\regfile|rt_mem|s_memory~1273_combout\))))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rt_mem|s_memory~1278_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~1280_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rt_mem|s_memory~1273_combout\,
	datad => \regfile|rt_mem|s_memory~1278_combout\,
	combout => \regfile|rt_mem|s_memory~1281_combout\);

-- Location: LCCOMB_X70_Y32_N28
\mux2|muxout[11]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux2|muxout[11]~29_combout\ = (\controlUnit|Mux2~0_combout\ & (\mux2|muxout[1]~0_combout\ & ((\regfile|rt_mem|s_memory~1281_combout\)))) # (!\controlUnit|Mux2~0_combout\ & ((\mux2|muxout[11]~28_combout\) # ((\mux2|muxout[1]~0_combout\ & 
-- \regfile|rt_mem|s_memory~1281_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlUnit|Mux2~0_combout\,
	datab => \mux2|muxout[1]~0_combout\,
	datac => \mux2|muxout[11]~28_combout\,
	datad => \regfile|rt_mem|s_memory~1281_combout\,
	combout => \mux2|muxout[11]~29_combout\);

-- Location: LCCOMB_X70_Y32_N26
\alu|Add0|auto_generated|_~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|_~15_combout\ = \alu|Equal0~12_combout\ $ (\mux2|muxout[11]~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|Equal0~12_combout\,
	datad => \mux2|muxout[11]~29_combout\,
	combout => \alu|Add0|auto_generated|_~15_combout\);

-- Location: FF_X68_Y30_N1
\regfile|rt_mem|s_memory~528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \mux3|muxout\(10),
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~528_q\);

-- Location: LCCOMB_X75_Y30_N2
\regfile|rt_mem|s_memory~496feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~496feeder_combout\ = \mux3|muxout\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(10),
	combout => \regfile|rt_mem|s_memory~496feeder_combout\);

-- Location: FF_X75_Y30_N3
\regfile|rt_mem|s_memory~496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~496feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~496_q\);

-- Location: FF_X75_Y30_N21
\regfile|rt_mem|s_memory~432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(10),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~432_q\);

-- Location: LCCOMB_X75_Y30_N20
\regfile|rt_mem|s_memory~1289\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1289_combout\ = (\instmem|Mux9~2_combout\ & ((\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~432_q\))) # (!\instmem|Mux8~2_combout\ & (\regfile|rt_mem|s_memory~496_q\)))) # (!\instmem|Mux9~2_combout\ & 
-- (((!\instmem|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux9~2_combout\,
	datab => \regfile|rt_mem|s_memory~496_q\,
	datac => \regfile|rt_mem|s_memory~432_q\,
	datad => \instmem|Mux8~2_combout\,
	combout => \regfile|rt_mem|s_memory~1289_combout\);

-- Location: FF_X72_Y34_N7
\regfile|rt_mem|s_memory~464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(10),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~464_q\);

-- Location: LCCOMB_X72_Y34_N6
\regfile|rt_mem|s_memory~1290\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1290_combout\ = (\regfile|rt_mem|s_memory~1289_combout\ & ((\regfile|rt_mem|s_memory~528_q\) # ((\instmem|Mux9~2_combout\)))) # (!\regfile|rt_mem|s_memory~1289_combout\ & (((\regfile|rt_mem|s_memory~464_q\ & 
-- !\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~528_q\,
	datab => \regfile|rt_mem|s_memory~1289_combout\,
	datac => \regfile|rt_mem|s_memory~464_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1290_combout\);

-- Location: LCCOMB_X74_Y34_N6
\regfile|rt_mem|s_memory~112feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~112feeder_combout\ = \mux3|muxout\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(10),
	combout => \regfile|rt_mem|s_memory~112feeder_combout\);

-- Location: FF_X74_Y34_N7
\regfile|rt_mem|s_memory~112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~112feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~112_q\);

-- Location: FF_X74_Y34_N13
\regfile|rt_mem|s_memory~144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(10),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~144_q\);

-- Location: LCCOMB_X76_Y32_N14
\regfile|rt_mem|s_memory~80feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~80feeder_combout\ = \mux3|muxout\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(10),
	combout => \regfile|rt_mem|s_memory~80feeder_combout\);

-- Location: FF_X76_Y32_N15
\regfile|rt_mem|s_memory~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~80feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~80_q\);

-- Location: FF_X76_Y32_N13
\regfile|rt_mem|s_memory~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(10),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~48_q\);

-- Location: LCCOMB_X76_Y32_N12
\regfile|rt_mem|s_memory~1286\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1286_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~48_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~80_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~80_q\,
	datac => \regfile|rt_mem|s_memory~48_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1286_combout\);

-- Location: LCCOMB_X74_Y34_N12
\regfile|rt_mem|s_memory~1287\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1287_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1286_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1286_combout\ & ((\regfile|rt_mem|s_memory~144_q\))) # 
-- (!\regfile|rt_mem|s_memory~1286_combout\ & (\regfile|rt_mem|s_memory~112_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~112_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~144_q\,
	datad => \regfile|rt_mem|s_memory~1286_combout\,
	combout => \regfile|rt_mem|s_memory~1287_combout\);

-- Location: LCCOMB_X67_Y31_N22
\regfile|rt_mem|s_memory~368feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~368feeder_combout\ = \mux3|muxout\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(10),
	combout => \regfile|rt_mem|s_memory~368feeder_combout\);

-- Location: FF_X67_Y31_N23
\regfile|rt_mem|s_memory~368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~368feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~368_q\);

-- Location: FF_X70_Y34_N3
\regfile|rt_mem|s_memory~400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(10),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~400_q\);

-- Location: FF_X72_Y34_N5
\regfile|rt_mem|s_memory~336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(10),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~336_q\);

-- Location: FF_X70_Y34_N1
\regfile|rt_mem|s_memory~304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(10),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~304_q\);

-- Location: LCCOMB_X70_Y34_N0
\regfile|rt_mem|s_memory~1284\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1284_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~304_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~336_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~336_q\,
	datac => \regfile|rt_mem|s_memory~304_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1284_combout\);

-- Location: LCCOMB_X70_Y34_N2
\regfile|rt_mem|s_memory~1285\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1285_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1284_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1284_combout\ & ((\regfile|rt_mem|s_memory~400_q\))) # 
-- (!\regfile|rt_mem|s_memory~1284_combout\ & (\regfile|rt_mem|s_memory~368_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~368_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~400_q\,
	datad => \regfile|rt_mem|s_memory~1284_combout\,
	combout => \regfile|rt_mem|s_memory~1285_combout\);

-- Location: LCCOMB_X70_Y34_N24
\regfile|rt_mem|s_memory~1288\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1288_combout\ = (\instmem|Mux1~0_combout\ & ((\instmem|Mux7~2_combout\) # ((\regfile|rt_mem|s_memory~1285_combout\)))) # (!\instmem|Mux1~0_combout\ & (!\instmem|Mux7~2_combout\ & (\regfile|rt_mem|s_memory~1287_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux1~0_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rt_mem|s_memory~1287_combout\,
	datad => \regfile|rt_mem|s_memory~1285_combout\,
	combout => \regfile|rt_mem|s_memory~1288_combout\);

-- Location: LCCOMB_X68_Y35_N6
\regfile|rt_mem|s_memory~208feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~208feeder_combout\ = \mux3|muxout\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(10),
	combout => \regfile|rt_mem|s_memory~208feeder_combout\);

-- Location: FF_X68_Y35_N7
\regfile|rt_mem|s_memory~208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~208feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~208_q\);

-- Location: FF_X72_Y35_N7
\regfile|rt_mem|s_memory~272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(10),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~272_q\);

-- Location: LCCOMB_X70_Y33_N14
\regfile|rt_mem|s_memory~240feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~240feeder_combout\ = \mux3|muxout\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(10),
	combout => \regfile|rt_mem|s_memory~240feeder_combout\);

-- Location: FF_X70_Y33_N15
\regfile|rt_mem|s_memory~240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~240feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~240_q\);

-- Location: FF_X72_Y35_N29
\regfile|rt_mem|s_memory~176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(10),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~176_q\);

-- Location: LCCOMB_X72_Y35_N28
\regfile|rt_mem|s_memory~1282\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1282_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~176_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~240_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~240_q\,
	datac => \regfile|rt_mem|s_memory~176_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1282_combout\);

-- Location: LCCOMB_X72_Y35_N6
\regfile|rt_mem|s_memory~1283\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1283_combout\ = (\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~1282_combout\)))) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~1282_combout\ & ((\regfile|rt_mem|s_memory~272_q\))) # 
-- (!\regfile|rt_mem|s_memory~1282_combout\ & (\regfile|rt_mem|s_memory~208_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~208_q\,
	datab => \instmem|Mux9~2_combout\,
	datac => \regfile|rt_mem|s_memory~272_q\,
	datad => \regfile|rt_mem|s_memory~1282_combout\,
	combout => \regfile|rt_mem|s_memory~1283_combout\);

-- Location: LCCOMB_X70_Y34_N30
\regfile|rt_mem|s_memory~1291\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1291_combout\ = (\regfile|rt_mem|s_memory~1288_combout\ & ((\regfile|rt_mem|s_memory~1290_combout\) # ((!\instmem|Mux7~2_combout\)))) # (!\regfile|rt_mem|s_memory~1288_combout\ & (((\instmem|Mux7~2_combout\ & 
-- \regfile|rt_mem|s_memory~1283_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~1290_combout\,
	datab => \regfile|rt_mem|s_memory~1288_combout\,
	datac => \instmem|Mux7~2_combout\,
	datad => \regfile|rt_mem|s_memory~1283_combout\,
	combout => \regfile|rt_mem|s_memory~1291_combout\);

-- Location: LCCOMB_X70_Y34_N20
\mux2|muxout[10]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux2|muxout[10]~30_combout\ = (\mux2|muxout[6]~5_combout\) # ((\regfile|rt_mem|s_memory~1291_combout\ & \mux2|muxout[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[6]~5_combout\,
	datac => \regfile|rt_mem|s_memory~1291_combout\,
	datad => \mux2|muxout[1]~0_combout\,
	combout => \mux2|muxout[10]~30_combout\);

-- Location: LCCOMB_X70_Y34_N18
\alu|Add0|auto_generated|_~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|_~14_combout\ = \alu|Equal0~12_combout\ $ (((\mux2|muxout[6]~5_combout\) # ((\regfile|rt_mem|s_memory~1291_combout\ & \mux2|muxout[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[6]~5_combout\,
	datab => \alu|Equal0~12_combout\,
	datac => \regfile|rt_mem|s_memory~1291_combout\,
	datad => \mux2|muxout[1]~0_combout\,
	combout => \alu|Add0|auto_generated|_~14_combout\);

-- Location: LCCOMB_X68_Y35_N22
\regfile|rt_mem|s_memory~207feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~207feeder_combout\ = \mux3|muxout\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(9),
	combout => \regfile|rt_mem|s_memory~207feeder_combout\);

-- Location: FF_X68_Y35_N23
\regfile|rt_mem|s_memory~207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~207feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~207_q\);

-- Location: FF_X72_Y35_N31
\regfile|rt_mem|s_memory~271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(9),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~271_q\);

-- Location: LCCOMB_X70_Y33_N20
\regfile|rt_mem|s_memory~239feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~239feeder_combout\ = \mux3|muxout\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(9),
	combout => \regfile|rt_mem|s_memory~239feeder_combout\);

-- Location: FF_X70_Y33_N21
\regfile|rt_mem|s_memory~239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~239feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~239_q\);

-- Location: FF_X72_Y35_N13
\regfile|rt_mem|s_memory~175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(9),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~175_q\);

-- Location: LCCOMB_X72_Y35_N12
\regfile|rt_mem|s_memory~1292\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1292_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~175_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~239_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~239_q\,
	datac => \regfile|rt_mem|s_memory~175_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1292_combout\);

-- Location: LCCOMB_X72_Y35_N30
\regfile|rt_mem|s_memory~1293\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1293_combout\ = (\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~1292_combout\)))) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~1292_combout\ & ((\regfile|rt_mem|s_memory~271_q\))) # 
-- (!\regfile|rt_mem|s_memory~1292_combout\ & (\regfile|rt_mem|s_memory~207_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux9~2_combout\,
	datab => \regfile|rt_mem|s_memory~207_q\,
	datac => \regfile|rt_mem|s_memory~271_q\,
	datad => \regfile|rt_mem|s_memory~1292_combout\,
	combout => \regfile|rt_mem|s_memory~1293_combout\);

-- Location: LCCOMB_X77_Y30_N14
\regfile|rt_mem|s_memory~111feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~111feeder_combout\ = \mux3|muxout\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(9),
	combout => \regfile|rt_mem|s_memory~111feeder_combout\);

-- Location: FF_X77_Y30_N15
\regfile|rt_mem|s_memory~111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~111feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~111_q\);

-- Location: FF_X76_Y30_N23
\regfile|rt_mem|s_memory~143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(9),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~143_q\);

-- Location: LCCOMB_X76_Y32_N10
\regfile|rt_mem|s_memory~79feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~79feeder_combout\ = \mux3|muxout\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(9),
	combout => \regfile|rt_mem|s_memory~79feeder_combout\);

-- Location: FF_X76_Y32_N11
\regfile|rt_mem|s_memory~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~79feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~79_q\);

-- Location: FF_X76_Y32_N25
\regfile|rt_mem|s_memory~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(9),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~47_q\);

-- Location: LCCOMB_X76_Y32_N24
\regfile|rt_mem|s_memory~1296\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1296_combout\ = (\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~47_q\ & \instmem|Mux8~2_combout\)))) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~79_q\) # ((!\instmem|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~79_q\,
	datab => \instmem|Mux9~2_combout\,
	datac => \regfile|rt_mem|s_memory~47_q\,
	datad => \instmem|Mux8~2_combout\,
	combout => \regfile|rt_mem|s_memory~1296_combout\);

-- Location: LCCOMB_X76_Y30_N22
\regfile|rt_mem|s_memory~1297\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1297_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1296_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1296_combout\ & ((\regfile|rt_mem|s_memory~143_q\))) # 
-- (!\regfile|rt_mem|s_memory~1296_combout\ & (\regfile|rt_mem|s_memory~111_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~111_q\,
	datac => \regfile|rt_mem|s_memory~143_q\,
	datad => \regfile|rt_mem|s_memory~1296_combout\,
	combout => \regfile|rt_mem|s_memory~1297_combout\);

-- Location: LCCOMB_X65_Y30_N14
\regfile|rt_mem|s_memory~367feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~367feeder_combout\ = \mux3|muxout\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(9),
	combout => \regfile|rt_mem|s_memory~367feeder_combout\);

-- Location: FF_X65_Y30_N15
\regfile|rt_mem|s_memory~367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~367feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~367_q\);

-- Location: FF_X70_Y34_N29
\regfile|rt_mem|s_memory~399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(9),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~399_q\);

-- Location: LCCOMB_X68_Y34_N30
\regfile|rt_mem|s_memory~335feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~335feeder_combout\ = \mux3|muxout\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(9),
	combout => \regfile|rt_mem|s_memory~335feeder_combout\);

-- Location: FF_X68_Y34_N31
\regfile|rt_mem|s_memory~335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~335feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~335_q\);

-- Location: FF_X70_Y34_N11
\regfile|rt_mem|s_memory~303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(9),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~303_q\);

-- Location: LCCOMB_X70_Y34_N10
\regfile|rt_mem|s_memory~1294\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1294_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~303_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~335_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~335_q\,
	datac => \regfile|rt_mem|s_memory~303_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1294_combout\);

-- Location: LCCOMB_X70_Y34_N28
\regfile|rt_mem|s_memory~1295\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1295_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1294_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1294_combout\ & ((\regfile|rt_mem|s_memory~399_q\))) # 
-- (!\regfile|rt_mem|s_memory~1294_combout\ & (\regfile|rt_mem|s_memory~367_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~367_q\,
	datac => \regfile|rt_mem|s_memory~399_q\,
	datad => \regfile|rt_mem|s_memory~1294_combout\,
	combout => \regfile|rt_mem|s_memory~1295_combout\);

-- Location: LCCOMB_X70_Y34_N26
\regfile|rt_mem|s_memory~1298\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1298_combout\ = (\instmem|Mux1~0_combout\ & ((\instmem|Mux7~2_combout\) # ((\regfile|rt_mem|s_memory~1295_combout\)))) # (!\instmem|Mux1~0_combout\ & (!\instmem|Mux7~2_combout\ & (\regfile|rt_mem|s_memory~1297_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux1~0_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rt_mem|s_memory~1297_combout\,
	datad => \regfile|rt_mem|s_memory~1295_combout\,
	combout => \regfile|rt_mem|s_memory~1298_combout\);

-- Location: FF_X67_Y30_N13
\regfile|rt_mem|s_memory~527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \mux3|muxout\(9),
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~527_q\);

-- Location: FF_X70_Y33_N27
\regfile|rt_mem|s_memory~463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(9),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~463_q\);

-- Location: LCCOMB_X75_Y33_N24
\regfile|rt_mem|s_memory~495feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~495feeder_combout\ = \mux3|muxout\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(9),
	combout => \regfile|rt_mem|s_memory~495feeder_combout\);

-- Location: FF_X75_Y33_N25
\regfile|rt_mem|s_memory~495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~495feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~495_q\);

-- Location: FF_X75_Y33_N3
\regfile|rt_mem|s_memory~431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(9),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~431_q\);

-- Location: LCCOMB_X75_Y33_N2
\regfile|rt_mem|s_memory~1299\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1299_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~431_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~495_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~495_q\,
	datac => \regfile|rt_mem|s_memory~431_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1299_combout\);

-- Location: LCCOMB_X70_Y33_N26
\regfile|rt_mem|s_memory~1300\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1300_combout\ = (\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~1299_combout\)))) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~1299_combout\ & (\regfile|rt_mem|s_memory~527_q\)) # 
-- (!\regfile|rt_mem|s_memory~1299_combout\ & ((\regfile|rt_mem|s_memory~463_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux9~2_combout\,
	datab => \regfile|rt_mem|s_memory~527_q\,
	datac => \regfile|rt_mem|s_memory~463_q\,
	datad => \regfile|rt_mem|s_memory~1299_combout\,
	combout => \regfile|rt_mem|s_memory~1300_combout\);

-- Location: LCCOMB_X70_Y34_N4
\regfile|rt_mem|s_memory~1301\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1301_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rt_mem|s_memory~1298_combout\ & ((\regfile|rt_mem|s_memory~1300_combout\))) # (!\regfile|rt_mem|s_memory~1298_combout\ & (\regfile|rt_mem|s_memory~1293_combout\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rt_mem|s_memory~1298_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~1293_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rt_mem|s_memory~1298_combout\,
	datad => \regfile|rt_mem|s_memory~1300_combout\,
	combout => \regfile|rt_mem|s_memory~1301_combout\);

-- Location: LCCOMB_X70_Y34_N14
\mux2|muxout[9]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux2|muxout[9]~31_combout\ = (\mux2|muxout[6]~5_combout\) # ((\regfile|rt_mem|s_memory~1301_combout\ & \mux2|muxout[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[6]~5_combout\,
	datab => \regfile|rt_mem|s_memory~1301_combout\,
	datad => \mux2|muxout[1]~0_combout\,
	combout => \mux2|muxout[9]~31_combout\);

-- Location: LCCOMB_X70_Y34_N12
\alu|Add0|auto_generated|_~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|_~13_combout\ = \alu|Equal0~12_combout\ $ (((\mux2|muxout[6]~5_combout\) # ((\regfile|rt_mem|s_memory~1301_combout\ & \mux2|muxout[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[6]~5_combout\,
	datab => \alu|Equal0~12_combout\,
	datac => \regfile|rt_mem|s_memory~1301_combout\,
	datad => \mux2|muxout[1]~0_combout\,
	combout => \alu|Add0|auto_generated|_~13_combout\);

-- Location: FF_X70_Y31_N17
\regfile|rt_mem|s_memory~526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \mux3|muxout\(8),
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~526_q\);

-- Location: FF_X74_Y29_N27
\regfile|rt_mem|s_memory~462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(8),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~462_q\);

-- Location: LCCOMB_X75_Y33_N12
\regfile|rt_mem|s_memory~494feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~494feeder_combout\ = \mux3|muxout\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(8),
	combout => \regfile|rt_mem|s_memory~494feeder_combout\);

-- Location: FF_X75_Y33_N13
\regfile|rt_mem|s_memory~494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~494feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~494_q\);

-- Location: FF_X75_Y33_N27
\regfile|rt_mem|s_memory~430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(8),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~430_q\);

-- Location: LCCOMB_X75_Y33_N26
\regfile|rt_mem|s_memory~1309\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1309_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~430_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~494_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~494_q\,
	datac => \regfile|rt_mem|s_memory~430_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1309_combout\);

-- Location: LCCOMB_X74_Y29_N26
\regfile|rt_mem|s_memory~1310\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1310_combout\ = (\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~1309_combout\)))) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~1309_combout\ & (\regfile|rt_mem|s_memory~526_q\)) # 
-- (!\regfile|rt_mem|s_memory~1309_combout\ & ((\regfile|rt_mem|s_memory~462_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~526_q\,
	datab => \instmem|Mux9~2_combout\,
	datac => \regfile|rt_mem|s_memory~462_q\,
	datad => \regfile|rt_mem|s_memory~1309_combout\,
	combout => \regfile|rt_mem|s_memory~1310_combout\);

-- Location: LCCOMB_X67_Y31_N4
\regfile|rt_mem|s_memory~366feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~366feeder_combout\ = \mux3|muxout\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(8),
	combout => \regfile|rt_mem|s_memory~366feeder_combout\);

-- Location: FF_X67_Y31_N5
\regfile|rt_mem|s_memory~366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~366feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~366_q\);

-- Location: FF_X63_Y32_N9
\regfile|rt_mem|s_memory~398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(8),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~398_q\);

-- Location: LCCOMB_X66_Y34_N0
\regfile|rt_mem|s_memory~334feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~334feeder_combout\ = \mux3|muxout\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(8),
	combout => \regfile|rt_mem|s_memory~334feeder_combout\);

-- Location: FF_X66_Y34_N1
\regfile|rt_mem|s_memory~334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~334feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~334_q\);

-- Location: FF_X63_Y32_N11
\regfile|rt_mem|s_memory~302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(8),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~302_q\);

-- Location: LCCOMB_X63_Y32_N10
\regfile|rt_mem|s_memory~1304\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1304_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~302_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~334_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~334_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~302_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1304_combout\);

-- Location: LCCOMB_X63_Y32_N8
\regfile|rt_mem|s_memory~1305\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1305_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1304_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1304_combout\ & ((\regfile|rt_mem|s_memory~398_q\))) # 
-- (!\regfile|rt_mem|s_memory~1304_combout\ & (\regfile|rt_mem|s_memory~366_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~366_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~398_q\,
	datad => \regfile|rt_mem|s_memory~1304_combout\,
	combout => \regfile|rt_mem|s_memory~1305_combout\);

-- Location: LCCOMB_X74_Y34_N10
\regfile|rt_mem|s_memory~110feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~110feeder_combout\ = \mux3|muxout\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(8),
	combout => \regfile|rt_mem|s_memory~110feeder_combout\);

-- Location: FF_X74_Y34_N11
\regfile|rt_mem|s_memory~110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~110feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~110_q\);

-- Location: LCCOMB_X76_Y32_N2
\regfile|rt_mem|s_memory~78feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~78feeder_combout\ = \mux3|muxout\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(8),
	combout => \regfile|rt_mem|s_memory~78feeder_combout\);

-- Location: FF_X76_Y32_N3
\regfile|rt_mem|s_memory~78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~78feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~78_q\);

-- Location: FF_X75_Y32_N9
\regfile|rt_mem|s_memory~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(8),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~46_q\);

-- Location: LCCOMB_X75_Y32_N8
\regfile|rt_mem|s_memory~1306\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1306_combout\ = (\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~46_q\ & \instmem|Mux8~2_combout\)))) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~78_q\) # ((!\instmem|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~78_q\,
	datab => \instmem|Mux9~2_combout\,
	datac => \regfile|rt_mem|s_memory~46_q\,
	datad => \instmem|Mux8~2_combout\,
	combout => \regfile|rt_mem|s_memory~1306_combout\);

-- Location: FF_X74_Y34_N29
\regfile|rt_mem|s_memory~142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(8),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~142_q\);

-- Location: LCCOMB_X74_Y34_N28
\regfile|rt_mem|s_memory~1307\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1307_combout\ = (\regfile|rt_mem|s_memory~1306_combout\ & (((\regfile|rt_mem|s_memory~142_q\) # (\instmem|Mux8~2_combout\)))) # (!\regfile|rt_mem|s_memory~1306_combout\ & (\regfile|rt_mem|s_memory~110_q\ & 
-- ((!\instmem|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~110_q\,
	datab => \regfile|rt_mem|s_memory~1306_combout\,
	datac => \regfile|rt_mem|s_memory~142_q\,
	datad => \instmem|Mux8~2_combout\,
	combout => \regfile|rt_mem|s_memory~1307_combout\);

-- Location: LCCOMB_X70_Y31_N14
\regfile|rt_mem|s_memory~1308\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1308_combout\ = (\instmem|Mux1~0_combout\ & ((\instmem|Mux7~2_combout\) # ((\regfile|rt_mem|s_memory~1305_combout\)))) # (!\instmem|Mux1~0_combout\ & (!\instmem|Mux7~2_combout\ & ((\regfile|rt_mem|s_memory~1307_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux1~0_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rt_mem|s_memory~1305_combout\,
	datad => \regfile|rt_mem|s_memory~1307_combout\,
	combout => \regfile|rt_mem|s_memory~1308_combout\);

-- Location: LCCOMB_X75_Y31_N0
\regfile|rt_mem|s_memory~206feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~206feeder_combout\ = \mux3|muxout\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(8),
	combout => \regfile|rt_mem|s_memory~206feeder_combout\);

-- Location: FF_X75_Y31_N1
\regfile|rt_mem|s_memory~206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~206feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~206_q\);

-- Location: FF_X75_Y31_N3
\regfile|rt_mem|s_memory~270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(8),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~270_q\);

-- Location: LCCOMB_X70_Y33_N16
\regfile|rt_mem|s_memory~238feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~238feeder_combout\ = \mux3|muxout\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(8),
	combout => \regfile|rt_mem|s_memory~238feeder_combout\);

-- Location: FF_X70_Y33_N17
\regfile|rt_mem|s_memory~238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~238feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~238_q\);

-- Location: FF_X74_Y29_N13
\regfile|rt_mem|s_memory~174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(8),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~174_q\);

-- Location: LCCOMB_X74_Y29_N12
\regfile|rt_mem|s_memory~1302\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1302_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~174_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~238_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~238_q\,
	datac => \regfile|rt_mem|s_memory~174_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1302_combout\);

-- Location: LCCOMB_X75_Y31_N2
\regfile|rt_mem|s_memory~1303\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1303_combout\ = (\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~1302_combout\)))) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~1302_combout\ & ((\regfile|rt_mem|s_memory~270_q\))) # 
-- (!\regfile|rt_mem|s_memory~1302_combout\ & (\regfile|rt_mem|s_memory~206_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~206_q\,
	datab => \instmem|Mux9~2_combout\,
	datac => \regfile|rt_mem|s_memory~270_q\,
	datad => \regfile|rt_mem|s_memory~1302_combout\,
	combout => \regfile|rt_mem|s_memory~1303_combout\);

-- Location: LCCOMB_X70_Y31_N10
\regfile|rt_mem|s_memory~1311\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1311_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rt_mem|s_memory~1308_combout\ & (\regfile|rt_mem|s_memory~1310_combout\)) # (!\regfile|rt_mem|s_memory~1308_combout\ & ((\regfile|rt_mem|s_memory~1303_combout\))))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rt_mem|s_memory~1308_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~1310_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rt_mem|s_memory~1308_combout\,
	datad => \regfile|rt_mem|s_memory~1303_combout\,
	combout => \regfile|rt_mem|s_memory~1311_combout\);

-- Location: LCCOMB_X70_Y31_N28
\alu|Add0|auto_generated|_~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|_~12_combout\ = \alu|Equal0~12_combout\ $ (((\mux2|muxout[6]~5_combout\) # ((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1311_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[6]~5_combout\,
	datab => \alu|Equal0~12_combout\,
	datac => \mux2|muxout[1]~0_combout\,
	datad => \regfile|rt_mem|s_memory~1311_combout\,
	combout => \alu|Add0|auto_generated|_~12_combout\);

-- Location: LCCOMB_X70_Y35_N4
\regfile|rt_mem|s_memory~237feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~237feeder_combout\ = \alu|Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux24~1_combout\,
	combout => \regfile|rt_mem|s_memory~237feeder_combout\);

-- Location: FF_X70_Y35_N5
\regfile|rt_mem|s_memory~237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~237feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~237_q\);

-- Location: FF_X70_Y35_N11
\regfile|rt_mem|s_memory~173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~173_q\);

-- Location: LCCOMB_X70_Y35_N10
\regfile|rt_mem|s_memory~1312\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1312_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~173_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~237_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~237_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~173_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1312_combout\);

-- Location: LCCOMB_X67_Y35_N28
\regfile|rt_mem|s_memory~205feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~205feeder_combout\ = \alu|Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux24~1_combout\,
	combout => \regfile|rt_mem|s_memory~205feeder_combout\);

-- Location: FF_X67_Y35_N29
\regfile|rt_mem|s_memory~205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~205feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~205_q\);

-- Location: FF_X67_Y35_N27
\regfile|rt_mem|s_memory~269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~269_q\);

-- Location: LCCOMB_X67_Y35_N26
\regfile|rt_mem|s_memory~1313\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1313_combout\ = (\regfile|rt_mem|s_memory~1312_combout\ & (((\regfile|rt_mem|s_memory~269_q\) # (\instmem|Mux9~2_combout\)))) # (!\regfile|rt_mem|s_memory~1312_combout\ & (\regfile|rt_mem|s_memory~205_q\ & 
-- ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~1312_combout\,
	datab => \regfile|rt_mem|s_memory~205_q\,
	datac => \regfile|rt_mem|s_memory~269_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1313_combout\);

-- Location: LCCOMB_X65_Y34_N22
\regfile|rt_mem|s_memory~525feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~525feeder_combout\ = \alu|Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux24~1_combout\,
	combout => \regfile|rt_mem|s_memory~525feeder_combout\);

-- Location: FF_X65_Y34_N23
\regfile|rt_mem|s_memory~525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~525feeder_combout\,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~525_q\);

-- Location: FF_X62_Y34_N21
\regfile|rt_mem|s_memory~461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~461_q\);

-- Location: LCCOMB_X66_Y33_N24
\regfile|rt_mem|s_memory~493feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~493feeder_combout\ = \alu|Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux24~1_combout\,
	combout => \regfile|rt_mem|s_memory~493feeder_combout\);

-- Location: FF_X66_Y33_N25
\regfile|rt_mem|s_memory~493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~493feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~493_q\);

-- Location: FF_X66_Y33_N15
\regfile|rt_mem|s_memory~429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~429_q\);

-- Location: LCCOMB_X66_Y33_N14
\regfile|rt_mem|s_memory~1319\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1319_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~429_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~493_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~493_q\,
	datac => \regfile|rt_mem|s_memory~429_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1319_combout\);

-- Location: LCCOMB_X62_Y34_N20
\regfile|rt_mem|s_memory~1320\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1320_combout\ = (\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~1319_combout\)))) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~1319_combout\ & (\regfile|rt_mem|s_memory~525_q\)) # 
-- (!\regfile|rt_mem|s_memory~1319_combout\ & ((\regfile|rt_mem|s_memory~461_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~525_q\,
	datab => \instmem|Mux9~2_combout\,
	datac => \regfile|rt_mem|s_memory~461_q\,
	datad => \regfile|rt_mem|s_memory~1319_combout\,
	combout => \regfile|rt_mem|s_memory~1320_combout\);

-- Location: LCCOMB_X66_Y36_N8
\regfile|rt_mem|s_memory~109feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~109feeder_combout\ = \alu|Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux24~1_combout\,
	combout => \regfile|rt_mem|s_memory~109feeder_combout\);

-- Location: FF_X66_Y36_N9
\regfile|rt_mem|s_memory~109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~109feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~109_q\);

-- Location: FF_X67_Y34_N27
\regfile|rt_mem|s_memory~141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~141_q\);

-- Location: LCCOMB_X61_Y34_N10
\regfile|rt_mem|s_memory~77feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~77feeder_combout\ = \alu|Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux24~1_combout\,
	combout => \regfile|rt_mem|s_memory~77feeder_combout\);

-- Location: FF_X61_Y34_N11
\regfile|rt_mem|s_memory~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~77feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~77_q\);

-- Location: FF_X67_Y34_N17
\regfile|rt_mem|s_memory~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~45_q\);

-- Location: LCCOMB_X67_Y34_N16
\regfile|rt_mem|s_memory~1316\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1316_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~45_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~77_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~77_q\,
	datac => \regfile|rt_mem|s_memory~45_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1316_combout\);

-- Location: LCCOMB_X67_Y34_N26
\regfile|rt_mem|s_memory~1317\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1317_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1316_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1316_combout\ & ((\regfile|rt_mem|s_memory~141_q\))) # 
-- (!\regfile|rt_mem|s_memory~1316_combout\ & (\regfile|rt_mem|s_memory~109_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~109_q\,
	datac => \regfile|rt_mem|s_memory~141_q\,
	datad => \regfile|rt_mem|s_memory~1316_combout\,
	combout => \regfile|rt_mem|s_memory~1317_combout\);

-- Location: LCCOMB_X63_Y35_N8
\regfile|rt_mem|s_memory~365feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~365feeder_combout\ = \alu|Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux24~1_combout\,
	combout => \regfile|rt_mem|s_memory~365feeder_combout\);

-- Location: FF_X63_Y35_N9
\regfile|rt_mem|s_memory~365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~365feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~365_q\);

-- Location: FF_X63_Y32_N25
\regfile|rt_mem|s_memory~397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~397_q\);

-- Location: LCCOMB_X66_Y34_N10
\regfile|rt_mem|s_memory~333feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~333feeder_combout\ = \alu|Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux24~1_combout\,
	combout => \regfile|rt_mem|s_memory~333feeder_combout\);

-- Location: FF_X66_Y34_N11
\regfile|rt_mem|s_memory~333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~333feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~333_q\);

-- Location: FF_X63_Y32_N7
\regfile|rt_mem|s_memory~301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~301_q\);

-- Location: LCCOMB_X63_Y32_N6
\regfile|rt_mem|s_memory~1314\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1314_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~301_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~333_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~333_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~301_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1314_combout\);

-- Location: LCCOMB_X63_Y32_N24
\regfile|rt_mem|s_memory~1315\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1315_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1314_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1314_combout\ & ((\regfile|rt_mem|s_memory~397_q\))) # 
-- (!\regfile|rt_mem|s_memory~1314_combout\ & (\regfile|rt_mem|s_memory~365_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~365_q\,
	datac => \regfile|rt_mem|s_memory~397_q\,
	datad => \regfile|rt_mem|s_memory~1314_combout\,
	combout => \regfile|rt_mem|s_memory~1315_combout\);

-- Location: LCCOMB_X67_Y34_N0
\regfile|rt_mem|s_memory~1318\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1318_combout\ = (\instmem|Mux7~2_combout\ & (\instmem|Mux1~0_combout\)) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux1~0_combout\ & ((\regfile|rt_mem|s_memory~1315_combout\))) # (!\instmem|Mux1~0_combout\ & 
-- (\regfile|rt_mem|s_memory~1317_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \instmem|Mux1~0_combout\,
	datac => \regfile|rt_mem|s_memory~1317_combout\,
	datad => \regfile|rt_mem|s_memory~1315_combout\,
	combout => \regfile|rt_mem|s_memory~1318_combout\);

-- Location: LCCOMB_X67_Y34_N18
\regfile|rt_mem|s_memory~1321\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1321_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rt_mem|s_memory~1318_combout\ & ((\regfile|rt_mem|s_memory~1320_combout\))) # (!\regfile|rt_mem|s_memory~1318_combout\ & (\regfile|rt_mem|s_memory~1313_combout\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rt_mem|s_memory~1318_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~1313_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rt_mem|s_memory~1320_combout\,
	datad => \regfile|rt_mem|s_memory~1318_combout\,
	combout => \regfile|rt_mem|s_memory~1321_combout\);

-- Location: LCCOMB_X67_Y34_N30
\alu|Add0|auto_generated|_~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|_~11_combout\ = \alu|Equal0~12_combout\ $ (((\mux2|muxout[6]~5_combout\) # ((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1321_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Equal0~12_combout\,
	datab => \mux2|muxout[6]~5_combout\,
	datac => \mux2|muxout[1]~0_combout\,
	datad => \regfile|rt_mem|s_memory~1321_combout\,
	combout => \alu|Add0|auto_generated|_~11_combout\);

-- Location: LCCOMB_X74_Y35_N12
\regfile|rt_mem|s_memory~204feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~204feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux25~1_combout\,
	combout => \regfile|rt_mem|s_memory~204feeder_combout\);

-- Location: FF_X74_Y35_N13
\regfile|rt_mem|s_memory~204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~204feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~204_q\);

-- Location: FF_X74_Y35_N23
\regfile|rt_mem|s_memory~268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~268_q\);

-- Location: LCCOMB_X70_Y35_N12
\regfile|rt_mem|s_memory~236feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~236feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux25~1_combout\,
	combout => \regfile|rt_mem|s_memory~236feeder_combout\);

-- Location: FF_X70_Y35_N13
\regfile|rt_mem|s_memory~236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~236feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~236_q\);

-- Location: FF_X70_Y35_N7
\regfile|rt_mem|s_memory~172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~172_q\);

-- Location: LCCOMB_X70_Y35_N6
\regfile|rt_mem|s_memory~1322\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1322_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~172_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~236_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~236_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~172_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1322_combout\);

-- Location: LCCOMB_X74_Y35_N22
\regfile|rt_mem|s_memory~1323\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1323_combout\ = (\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~1322_combout\)))) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~1322_combout\ & ((\regfile|rt_mem|s_memory~268_q\))) # 
-- (!\regfile|rt_mem|s_memory~1322_combout\ & (\regfile|rt_mem|s_memory~204_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~204_q\,
	datab => \instmem|Mux9~2_combout\,
	datac => \regfile|rt_mem|s_memory~268_q\,
	datad => \regfile|rt_mem|s_memory~1322_combout\,
	combout => \regfile|rt_mem|s_memory~1323_combout\);

-- Location: LCCOMB_X69_Y35_N6
\regfile|rt_mem|s_memory~524feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~524feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux25~1_combout\,
	combout => \regfile|rt_mem|s_memory~524feeder_combout\);

-- Location: FF_X69_Y35_N7
\regfile|rt_mem|s_memory~524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~524feeder_combout\,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~524_q\);

-- Location: FF_X73_Y30_N19
\regfile|rt_mem|s_memory~460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~460_q\);

-- Location: LCCOMB_X66_Y33_N2
\regfile|rt_mem|s_memory~492feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~492feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux25~1_combout\,
	combout => \regfile|rt_mem|s_memory~492feeder_combout\);

-- Location: FF_X66_Y33_N3
\regfile|rt_mem|s_memory~492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~492feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~492_q\);

-- Location: FF_X66_Y33_N17
\regfile|rt_mem|s_memory~428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~428_q\);

-- Location: LCCOMB_X66_Y33_N16
\regfile|rt_mem|s_memory~1329\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1329_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~428_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~492_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~492_q\,
	datac => \regfile|rt_mem|s_memory~428_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1329_combout\);

-- Location: LCCOMB_X73_Y30_N18
\regfile|rt_mem|s_memory~1330\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1330_combout\ = (\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~1329_combout\)))) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~1329_combout\ & (\regfile|rt_mem|s_memory~524_q\)) # 
-- (!\regfile|rt_mem|s_memory~1329_combout\ & ((\regfile|rt_mem|s_memory~460_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~524_q\,
	datab => \instmem|Mux9~2_combout\,
	datac => \regfile|rt_mem|s_memory~460_q\,
	datad => \regfile|rt_mem|s_memory~1329_combout\,
	combout => \regfile|rt_mem|s_memory~1330_combout\);

-- Location: LCCOMB_X72_Y28_N24
\regfile|rt_mem|s_memory~364feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~364feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux25~1_combout\,
	combout => \regfile|rt_mem|s_memory~364feeder_combout\);

-- Location: FF_X72_Y28_N25
\regfile|rt_mem|s_memory~364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~364feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~364_q\);

-- Location: FF_X73_Y31_N23
\regfile|rt_mem|s_memory~396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~396_q\);

-- Location: LCCOMB_X69_Y35_N8
\regfile|rt_mem|s_memory~332feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~332feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux25~1_combout\,
	combout => \regfile|rt_mem|s_memory~332feeder_combout\);

-- Location: FF_X69_Y35_N9
\regfile|rt_mem|s_memory~332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~332feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~332_q\);

-- Location: FF_X73_Y31_N17
\regfile|rt_mem|s_memory~300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~300_q\);

-- Location: LCCOMB_X73_Y31_N16
\regfile|rt_mem|s_memory~1324\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1324_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~300_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~332_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~332_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~300_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1324_combout\);

-- Location: LCCOMB_X73_Y31_N22
\regfile|rt_mem|s_memory~1325\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1325_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1324_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1324_combout\ & ((\regfile|rt_mem|s_memory~396_q\))) # 
-- (!\regfile|rt_mem|s_memory~1324_combout\ & (\regfile|rt_mem|s_memory~364_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~364_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~396_q\,
	datad => \regfile|rt_mem|s_memory~1324_combout\,
	combout => \regfile|rt_mem|s_memory~1325_combout\);

-- Location: LCCOMB_X74_Y34_N22
\regfile|rt_mem|s_memory~108feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~108feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux25~1_combout\,
	combout => \regfile|rt_mem|s_memory~108feeder_combout\);

-- Location: FF_X74_Y34_N23
\regfile|rt_mem|s_memory~108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~108feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~108_q\);

-- Location: FF_X74_Y34_N17
\regfile|rt_mem|s_memory~140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~140_q\);

-- Location: FF_X63_Y34_N9
\regfile|rt_mem|s_memory~76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~76_q\);

-- Location: FF_X67_Y34_N7
\regfile|rt_mem|s_memory~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~44_q\);

-- Location: LCCOMB_X67_Y34_N6
\regfile|rt_mem|s_memory~1326\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1326_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~44_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~76_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~76_q\,
	datac => \regfile|rt_mem|s_memory~44_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1326_combout\);

-- Location: LCCOMB_X74_Y34_N16
\regfile|rt_mem|s_memory~1327\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1327_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1326_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1326_combout\ & ((\regfile|rt_mem|s_memory~140_q\))) # 
-- (!\regfile|rt_mem|s_memory~1326_combout\ & (\regfile|rt_mem|s_memory~108_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~108_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~140_q\,
	datad => \regfile|rt_mem|s_memory~1326_combout\,
	combout => \regfile|rt_mem|s_memory~1327_combout\);

-- Location: LCCOMB_X73_Y31_N20
\regfile|rt_mem|s_memory~1328\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1328_combout\ = (\instmem|Mux1~0_combout\ & ((\instmem|Mux7~2_combout\) # ((\regfile|rt_mem|s_memory~1325_combout\)))) # (!\instmem|Mux1~0_combout\ & (!\instmem|Mux7~2_combout\ & ((\regfile|rt_mem|s_memory~1327_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux1~0_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rt_mem|s_memory~1325_combout\,
	datad => \regfile|rt_mem|s_memory~1327_combout\,
	combout => \regfile|rt_mem|s_memory~1328_combout\);

-- Location: LCCOMB_X73_Y31_N2
\regfile|rt_mem|s_memory~1331\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1331_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rt_mem|s_memory~1328_combout\ & ((\regfile|rt_mem|s_memory~1330_combout\))) # (!\regfile|rt_mem|s_memory~1328_combout\ & (\regfile|rt_mem|s_memory~1323_combout\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rt_mem|s_memory~1328_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~1323_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rt_mem|s_memory~1330_combout\,
	datad => \regfile|rt_mem|s_memory~1328_combout\,
	combout => \regfile|rt_mem|s_memory~1331_combout\);

-- Location: LCCOMB_X65_Y31_N24
\mux2|muxout[6]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux2|muxout[6]~34_combout\ = (\mux2|muxout[6]~5_combout\) # ((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1331_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux2|muxout[6]~5_combout\,
	datac => \mux2|muxout[1]~0_combout\,
	datad => \regfile|rt_mem|s_memory~1331_combout\,
	combout => \mux2|muxout[6]~34_combout\);

-- Location: LCCOMB_X65_Y31_N6
\alu|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux25~0_combout\ = (!\alucontrol|Mux4~1_combout\ & ((\mux2|muxout[6]~34_combout\ & ((\alucontrol|Mux5~3_combout\) # (\regfile|rs_mem|readData[6]~32_combout\))) # (!\mux2|muxout[6]~34_combout\ & (\alucontrol|Mux5~3_combout\ & 
-- \regfile|rs_mem|readData[6]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|Mux4~1_combout\,
	datab => \mux2|muxout[6]~34_combout\,
	datac => \alucontrol|Mux5~3_combout\,
	datad => \regfile|rs_mem|readData[6]~32_combout\,
	combout => \alu|Mux25~0_combout\);

-- Location: LCCOMB_X69_Y31_N2
\alu|Add0|auto_generated|_~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|_~10_combout\ = \alu|Equal0~12_combout\ $ (((\mux2|muxout[6]~5_combout\) # ((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1331_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[6]~5_combout\,
	datab => \alu|Equal0~12_combout\,
	datac => \mux2|muxout[1]~0_combout\,
	datad => \regfile|rt_mem|s_memory~1331_combout\,
	combout => \alu|Add0|auto_generated|_~10_combout\);

-- Location: LCCOMB_X66_Y32_N18
\alu|Add0|auto_generated|_~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|_~37_combout\ = (\instmem|Mux9~1_combout\) # ((\controlUnit|Mux2~0_combout\) # ((\pcupd|s_pc\(5) & \instmem|Mux0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(5),
	datab => \instmem|Mux0~5_combout\,
	datac => \instmem|Mux9~1_combout\,
	datad => \controlUnit|Mux2~0_combout\,
	combout => \alu|Add0|auto_generated|_~37_combout\);

-- Location: LCCOMB_X66_Y34_N8
\regfile|rs_mem|s_memory~395feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~395feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux26~1_combout\,
	combout => \regfile|rs_mem|s_memory~395feeder_combout\);

-- Location: FF_X66_Y34_N9
\regfile|rs_mem|s_memory~395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~395feeder_combout\,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~395_q\);

-- Location: FF_X65_Y34_N31
\regfile|rs_mem|s_memory~523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~523_q\);

-- Location: LCCOMB_X65_Y34_N20
\regfile|rs_mem|s_memory~459feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~459feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux26~1_combout\,
	combout => \regfile|rs_mem|s_memory~459feeder_combout\);

-- Location: FF_X65_Y34_N21
\regfile|rs_mem|s_memory~459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~459feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~459_q\);

-- Location: FF_X66_Y34_N7
\regfile|rs_mem|s_memory~331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~331_q\);

-- Location: LCCOMB_X66_Y34_N6
\regfile|rs_mem|s_memory~1334\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1334_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~459_q\) # ((!\instmem|Mux4~0_combout\)))) # (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~331_q\ & \instmem|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~459_q\,
	datac => \regfile|rs_mem|s_memory~331_q\,
	datad => \instmem|Mux4~0_combout\,
	combout => \regfile|rs_mem|s_memory~1334_combout\);

-- Location: LCCOMB_X65_Y34_N30
\regfile|rs_mem|s_memory~1335\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1335_combout\ = (\instmem|Mux4~0_combout\ & (((\regfile|rs_mem|s_memory~1334_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~1334_combout\ & ((\regfile|rs_mem|s_memory~523_q\))) # 
-- (!\regfile|rs_mem|s_memory~1334_combout\ & (\regfile|rs_mem|s_memory~395_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~0_combout\,
	datab => \regfile|rs_mem|s_memory~395_q\,
	datac => \regfile|rs_mem|s_memory~523_q\,
	datad => \regfile|rs_mem|s_memory~1334_combout\,
	combout => \regfile|rs_mem|s_memory~1335_combout\);

-- Location: LCCOMB_X65_Y33_N16
\regfile|rs_mem|s_memory~363feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~363feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux26~1_combout\,
	combout => \regfile|rs_mem|s_memory~363feeder_combout\);

-- Location: FF_X65_Y33_N17
\regfile|rs_mem|s_memory~363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~363feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~363_q\);

-- Location: FF_X66_Y33_N7
\regfile|rs_mem|s_memory~491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~491_q\);

-- Location: LCCOMB_X66_Y35_N14
\regfile|rs_mem|s_memory~427feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~427feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux26~1_combout\,
	combout => \regfile|rs_mem|s_memory~427feeder_combout\);

-- Location: FF_X66_Y35_N15
\regfile|rs_mem|s_memory~427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~427feeder_combout\,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~427_q\);

-- Location: FF_X66_Y35_N17
\regfile|rs_mem|s_memory~299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~299_q\);

-- Location: LCCOMB_X66_Y35_N16
\regfile|rs_mem|s_memory~1327\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1327_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~427_q\) # ((!\instmem|Mux4~0_combout\)))) # (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~299_q\ & \instmem|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~427_q\,
	datac => \regfile|rs_mem|s_memory~299_q\,
	datad => \instmem|Mux4~0_combout\,
	combout => \regfile|rs_mem|s_memory~1327_combout\);

-- Location: LCCOMB_X66_Y33_N6
\regfile|rs_mem|s_memory~1328\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1328_combout\ = (\instmem|Mux4~0_combout\ & (((\regfile|rs_mem|s_memory~1327_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~1327_combout\ & ((\regfile|rs_mem|s_memory~491_q\))) # 
-- (!\regfile|rs_mem|s_memory~1327_combout\ & (\regfile|rs_mem|s_memory~363_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~0_combout\,
	datab => \regfile|rs_mem|s_memory~363_q\,
	datac => \regfile|rs_mem|s_memory~491_q\,
	datad => \regfile|rs_mem|s_memory~1327_combout\,
	combout => \regfile|rs_mem|s_memory~1328_combout\);

-- Location: LCCOMB_X65_Y35_N0
\regfile|rs_mem|s_memory~107feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~107feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux26~1_combout\,
	combout => \regfile|rs_mem|s_memory~107feeder_combout\);

-- Location: FF_X65_Y35_N1
\regfile|rs_mem|s_memory~107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~107feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~107_q\);

-- Location: FF_X68_Y32_N23
\regfile|rs_mem|s_memory~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~43_q\);

-- Location: LCCOMB_X68_Y32_N22
\regfile|rs_mem|s_memory~1331\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1331_combout\ = (\instmem|Mux4~0_combout\ & (((\regfile|rs_mem|s_memory~43_q\ & !\instmem|Mux3~1_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~107_q\) # ((\instmem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~107_q\,
	datab => \instmem|Mux4~0_combout\,
	datac => \regfile|rs_mem|s_memory~43_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1331_combout\);

-- Location: LCCOMB_X70_Y35_N2
\regfile|rs_mem|s_memory~235feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~235feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux26~1_combout\,
	combout => \regfile|rs_mem|s_memory~235feeder_combout\);

-- Location: FF_X70_Y35_N3
\regfile|rs_mem|s_memory~235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~235feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~235_q\);

-- Location: LCCOMB_X70_Y35_N28
\regfile|rs_mem|s_memory~171feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~171feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux26~1_combout\,
	combout => \regfile|rs_mem|s_memory~171feeder_combout\);

-- Location: FF_X70_Y35_N29
\regfile|rs_mem|s_memory~171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~171feeder_combout\,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~171_q\);

-- Location: LCCOMB_X69_Y33_N14
\regfile|rs_mem|s_memory~1332\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1332_combout\ = (\regfile|rs_mem|s_memory~1331_combout\ & ((\regfile|rs_mem|s_memory~235_q\) # ((!\instmem|Mux3~1_combout\)))) # (!\regfile|rs_mem|s_memory~1331_combout\ & (((\regfile|rs_mem|s_memory~171_q\ & 
-- \instmem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1331_combout\,
	datab => \regfile|rs_mem|s_memory~235_q\,
	datac => \regfile|rs_mem|s_memory~171_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1332_combout\);

-- Location: LCCOMB_X67_Y35_N16
\regfile|rs_mem|s_memory~203feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~203feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux26~1_combout\,
	combout => \regfile|rs_mem|s_memory~203feeder_combout\);

-- Location: FF_X67_Y35_N17
\regfile|rs_mem|s_memory~203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~203feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~203_q\);

-- Location: FF_X67_Y35_N19
\regfile|rs_mem|s_memory~267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~267_q\);

-- Location: LCCOMB_X65_Y32_N26
\regfile|rs_mem|s_memory~139feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~139feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux26~1_combout\,
	combout => \regfile|rs_mem|s_memory~139feeder_combout\);

-- Location: FF_X65_Y32_N27
\regfile|rs_mem|s_memory~139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~139feeder_combout\,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~139_q\);

-- Location: FF_X65_Y32_N5
\regfile|rs_mem|s_memory~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~75_q\);

-- Location: LCCOMB_X65_Y32_N4
\regfile|rs_mem|s_memory~1329\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1329_combout\ = (\instmem|Mux4~0_combout\ & (((\regfile|rs_mem|s_memory~75_q\ & !\instmem|Mux3~1_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~139_q\) # ((\instmem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~0_combout\,
	datab => \regfile|rs_mem|s_memory~139_q\,
	datac => \regfile|rs_mem|s_memory~75_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1329_combout\);

-- Location: LCCOMB_X67_Y35_N18
\regfile|rs_mem|s_memory~1330\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1330_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~1329_combout\ & ((\regfile|rs_mem|s_memory~267_q\))) # (!\regfile|rs_mem|s_memory~1329_combout\ & (\regfile|rs_mem|s_memory~203_q\)))) # 
-- (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~1329_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~203_q\,
	datac => \regfile|rs_mem|s_memory~267_q\,
	datad => \regfile|rs_mem|s_memory~1329_combout\,
	combout => \regfile|rs_mem|s_memory~1330_combout\);

-- Location: LCCOMB_X67_Y33_N16
\regfile|rs_mem|s_memory~1333\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1333_combout\ = (\instmem|Mux7~2_combout\ & (((\instmem|Mux1~0_combout\)))) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux1~0_combout\ & ((\regfile|rs_mem|s_memory~1330_combout\))) # (!\instmem|Mux1~0_combout\ & 
-- (\regfile|rs_mem|s_memory~1332_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rs_mem|s_memory~1332_combout\,
	datac => \instmem|Mux1~0_combout\,
	datad => \regfile|rs_mem|s_memory~1330_combout\,
	combout => \regfile|rs_mem|s_memory~1333_combout\);

-- Location: LCCOMB_X67_Y33_N6
\regfile|rs_mem|s_memory~1336\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1336_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1333_combout\ & (\regfile|rs_mem|s_memory~1335_combout\)) # (!\regfile|rs_mem|s_memory~1333_combout\ & ((\regfile|rs_mem|s_memory~1328_combout\))))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~1333_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rs_mem|s_memory~1335_combout\,
	datac => \regfile|rs_mem|s_memory~1328_combout\,
	datad => \regfile|rs_mem|s_memory~1333_combout\,
	combout => \regfile|rs_mem|s_memory~1336_combout\);

-- Location: LCCOMB_X67_Y33_N12
\regfile|rs_mem|readData[5]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[5]~33_combout\ = (!\regfile|rs_mem|Equal0~0_combout\ & \regfile|rs_mem|s_memory~1336_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile|rs_mem|Equal0~0_combout\,
	datad => \regfile|rs_mem|s_memory~1336_combout\,
	combout => \regfile|rs_mem|readData[5]~33_combout\);

-- Location: LCCOMB_X62_Y34_N4
\alu|Add0|auto_generated|_~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|_~36_combout\ = ((\controlUnit|Mux2~0_combout\) # ((!\pcupd|s_pc\(2) & \pcupd|s_pc\(5)))) # (!\instmem|Mux3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(2),
	datab => \instmem|Mux3~0_combout\,
	datac => \pcupd|s_pc\(5),
	datad => \controlUnit|Mux2~0_combout\,
	combout => \alu|Add0|auto_generated|_~36_combout\);

-- Location: LCCOMB_X65_Y33_N2
\regfile|rs_mem|s_memory~362feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~362feeder_combout\ = \alu|Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux27~1_combout\,
	combout => \regfile|rs_mem|s_memory~362feeder_combout\);

-- Location: FF_X65_Y33_N3
\regfile|rs_mem|s_memory~362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~362feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~362_q\);

-- Location: FF_X66_Y33_N5
\regfile|rs_mem|s_memory~490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~490_q\);

-- Location: FF_X66_Y32_N1
\regfile|rs_mem|s_memory~298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~298_q\);

-- Location: LCCOMB_X67_Y32_N26
\regfile|rs_mem|s_memory~426feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~426feeder_combout\ = \alu|Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux27~1_combout\,
	combout => \regfile|rs_mem|s_memory~426feeder_combout\);

-- Location: FF_X67_Y32_N27
\regfile|rs_mem|s_memory~426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~426feeder_combout\,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~426_q\);

-- Location: LCCOMB_X66_Y32_N0
\regfile|rs_mem|s_memory~1337\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1337_combout\ = (\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~426_q\)) # (!\instmem|Mux4~0_combout\))) # (!\instmem|Mux3~1_combout\ & (\instmem|Mux4~0_combout\ & (\regfile|rs_mem|s_memory~298_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \instmem|Mux4~0_combout\,
	datac => \regfile|rs_mem|s_memory~298_q\,
	datad => \regfile|rs_mem|s_memory~426_q\,
	combout => \regfile|rs_mem|s_memory~1337_combout\);

-- Location: LCCOMB_X66_Y33_N4
\regfile|rs_mem|s_memory~1338\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1338_combout\ = (\instmem|Mux4~0_combout\ & (((\regfile|rs_mem|s_memory~1337_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~1337_combout\ & ((\regfile|rs_mem|s_memory~490_q\))) # 
-- (!\regfile|rs_mem|s_memory~1337_combout\ & (\regfile|rs_mem|s_memory~362_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~362_q\,
	datab => \instmem|Mux4~0_combout\,
	datac => \regfile|rs_mem|s_memory~490_q\,
	datad => \regfile|rs_mem|s_memory~1337_combout\,
	combout => \regfile|rs_mem|s_memory~1338_combout\);

-- Location: LCCOMB_X63_Y32_N14
\regfile|rs_mem|s_memory~394feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~394feeder_combout\ = \alu|Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux27~1_combout\,
	combout => \regfile|rs_mem|s_memory~394feeder_combout\);

-- Location: FF_X63_Y32_N15
\regfile|rs_mem|s_memory~394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~394feeder_combout\,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~394_q\);

-- Location: FF_X62_Y34_N9
\regfile|rs_mem|s_memory~522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~522_q\);

-- Location: LCCOMB_X69_Y36_N28
\regfile|rs_mem|s_memory~458feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~458feeder_combout\ = \alu|Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux27~1_combout\,
	combout => \regfile|rs_mem|s_memory~458feeder_combout\);

-- Location: FF_X69_Y36_N29
\regfile|rs_mem|s_memory~458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~458feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~458_q\);

-- Location: FF_X69_Y36_N15
\regfile|rs_mem|s_memory~330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~330_q\);

-- Location: LCCOMB_X69_Y36_N14
\regfile|rs_mem|s_memory~1344\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1344_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~458_q\) # ((!\instmem|Mux4~0_combout\)))) # (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~330_q\ & \instmem|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~458_q\,
	datac => \regfile|rs_mem|s_memory~330_q\,
	datad => \instmem|Mux4~0_combout\,
	combout => \regfile|rs_mem|s_memory~1344_combout\);

-- Location: LCCOMB_X62_Y34_N8
\regfile|rs_mem|s_memory~1345\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1345_combout\ = (\instmem|Mux4~0_combout\ & (((\regfile|rs_mem|s_memory~1344_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~1344_combout\ & ((\regfile|rs_mem|s_memory~522_q\))) # 
-- (!\regfile|rs_mem|s_memory~1344_combout\ & (\regfile|rs_mem|s_memory~394_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~394_q\,
	datab => \instmem|Mux4~0_combout\,
	datac => \regfile|rs_mem|s_memory~522_q\,
	datad => \regfile|rs_mem|s_memory~1344_combout\,
	combout => \regfile|rs_mem|s_memory~1345_combout\);

-- Location: LCCOMB_X63_Y31_N20
\regfile|rs_mem|s_memory~170feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~170feeder_combout\ = \alu|Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux27~1_combout\,
	combout => \regfile|rs_mem|s_memory~170feeder_combout\);

-- Location: FF_X63_Y31_N21
\regfile|rs_mem|s_memory~170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~170feeder_combout\,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~170_q\);

-- Location: FF_X63_Y31_N11
\regfile|rs_mem|s_memory~234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~234_q\);

-- Location: LCCOMB_X65_Y35_N18
\regfile|rs_mem|s_memory~106feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~106feeder_combout\ = \alu|Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux27~1_combout\,
	combout => \regfile|rs_mem|s_memory~106feeder_combout\);

-- Location: FF_X65_Y35_N19
\regfile|rs_mem|s_memory~106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~106feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~106_q\);

-- Location: FF_X66_Y31_N21
\regfile|rs_mem|s_memory~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~42_q\);

-- Location: LCCOMB_X66_Y31_N20
\regfile|rs_mem|s_memory~1341\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1341_combout\ = (\instmem|Mux3~1_combout\ & (((!\instmem|Mux4~0_combout\)))) # (!\instmem|Mux3~1_combout\ & ((\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~42_q\))) # (!\instmem|Mux4~0_combout\ & 
-- (\regfile|rs_mem|s_memory~106_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~106_q\,
	datac => \regfile|rs_mem|s_memory~42_q\,
	datad => \instmem|Mux4~0_combout\,
	combout => \regfile|rs_mem|s_memory~1341_combout\);

-- Location: LCCOMB_X63_Y31_N10
\regfile|rs_mem|s_memory~1342\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1342_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~1341_combout\ & ((\regfile|rs_mem|s_memory~234_q\))) # (!\regfile|rs_mem|s_memory~1341_combout\ & (\regfile|rs_mem|s_memory~170_q\)))) # 
-- (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~1341_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~170_q\,
	datac => \regfile|rs_mem|s_memory~234_q\,
	datad => \regfile|rs_mem|s_memory~1341_combout\,
	combout => \regfile|rs_mem|s_memory~1342_combout\);

-- Location: LCCOMB_X63_Y30_N16
\regfile|rs_mem|s_memory~202feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~202feeder_combout\ = \alu|Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux27~1_combout\,
	combout => \regfile|rs_mem|s_memory~202feeder_combout\);

-- Location: FF_X63_Y30_N17
\regfile|rs_mem|s_memory~202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~202feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~202_q\);

-- Location: FF_X63_Y30_N3
\regfile|rs_mem|s_memory~266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~266_q\);

-- Location: LCCOMB_X65_Y32_N10
\regfile|rs_mem|s_memory~138feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~138feeder_combout\ = \alu|Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux27~1_combout\,
	combout => \regfile|rs_mem|s_memory~138feeder_combout\);

-- Location: FF_X65_Y32_N11
\regfile|rs_mem|s_memory~138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~138feeder_combout\,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~138_q\);

-- Location: FF_X65_Y32_N21
\regfile|rs_mem|s_memory~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~74_q\);

-- Location: LCCOMB_X65_Y32_N20
\regfile|rs_mem|s_memory~1339\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1339_combout\ = (\instmem|Mux3~1_combout\ & (((!\instmem|Mux4~0_combout\)))) # (!\instmem|Mux3~1_combout\ & ((\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~74_q\))) # (!\instmem|Mux4~0_combout\ & 
-- (\regfile|rs_mem|s_memory~138_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~138_q\,
	datac => \regfile|rs_mem|s_memory~74_q\,
	datad => \instmem|Mux4~0_combout\,
	combout => \regfile|rs_mem|s_memory~1339_combout\);

-- Location: LCCOMB_X63_Y30_N2
\regfile|rs_mem|s_memory~1340\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1340_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~1339_combout\ & ((\regfile|rs_mem|s_memory~266_q\))) # (!\regfile|rs_mem|s_memory~1339_combout\ & (\regfile|rs_mem|s_memory~202_q\)))) # 
-- (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~1339_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~202_q\,
	datac => \regfile|rs_mem|s_memory~266_q\,
	datad => \regfile|rs_mem|s_memory~1339_combout\,
	combout => \regfile|rs_mem|s_memory~1340_combout\);

-- Location: LCCOMB_X62_Y34_N6
\regfile|rs_mem|s_memory~1343\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1343_combout\ = (\instmem|Mux1~0_combout\ & ((\instmem|Mux7~2_combout\) # ((\regfile|rs_mem|s_memory~1340_combout\)))) # (!\instmem|Mux1~0_combout\ & (!\instmem|Mux7~2_combout\ & (\regfile|rs_mem|s_memory~1342_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux1~0_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~1342_combout\,
	datad => \regfile|rs_mem|s_memory~1340_combout\,
	combout => \regfile|rs_mem|s_memory~1343_combout\);

-- Location: LCCOMB_X62_Y34_N10
\regfile|rs_mem|s_memory~1346\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1346_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1343_combout\ & ((\regfile|rs_mem|s_memory~1345_combout\))) # (!\regfile|rs_mem|s_memory~1343_combout\ & (\regfile|rs_mem|s_memory~1338_combout\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~1343_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1338_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~1345_combout\,
	datad => \regfile|rs_mem|s_memory~1343_combout\,
	combout => \regfile|rs_mem|s_memory~1346_combout\);

-- Location: LCCOMB_X62_Y34_N28
\regfile|rs_mem|readData[4]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[4]~34_combout\ = (!\regfile|rs_mem|Equal0~0_combout\ & \regfile|rs_mem|s_memory~1346_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile|rs_mem|Equal0~0_combout\,
	datad => \regfile|rs_mem|s_memory~1346_combout\,
	combout => \regfile|rs_mem|readData[4]~34_combout\);

-- Location: LCCOMB_X62_Y34_N14
\mux2|muxout[4]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux2|muxout[4]~36_combout\ = (\controlUnit|Mux2~0_combout\ & (((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1351_combout\)))) # (!\controlUnit|Mux2~0_combout\ & (((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1351_combout\)) # 
-- (!\instmem|Mux21~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlUnit|Mux2~0_combout\,
	datab => \instmem|Mux21~0_combout\,
	datac => \mux2|muxout[1]~0_combout\,
	datad => \regfile|rt_mem|s_memory~1351_combout\,
	combout => \mux2|muxout[4]~36_combout\);

-- Location: LCCOMB_X62_Y34_N24
\alu|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux27~0_combout\ = (!\alucontrol|Mux4~1_combout\ & ((\alucontrol|Mux5~3_combout\ & ((\regfile|rs_mem|readData[4]~34_combout\) # (\mux2|muxout[4]~36_combout\))) # (!\alucontrol|Mux5~3_combout\ & (\regfile|rs_mem|readData[4]~34_combout\ & 
-- \mux2|muxout[4]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|Mux5~3_combout\,
	datab => \regfile|rs_mem|readData[4]~34_combout\,
	datac => \mux2|muxout[4]~36_combout\,
	datad => \alucontrol|Mux4~1_combout\,
	combout => \alu|Mux27~0_combout\);

-- Location: LCCOMB_X68_Y32_N10
\mux2|muxout[3]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux2|muxout[3]~37_combout\ = (\instmem|Mux3~0_combout\ & (\instmem|Mux7~0_combout\ & !\instmem|Mux0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~0_combout\,
	datab => \instmem|Mux7~0_combout\,
	datad => \instmem|Mux0~4_combout\,
	combout => \mux2|muxout[3]~37_combout\);

-- Location: LCCOMB_X63_Y35_N28
\regfile|rs_mem|s_memory~361feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~361feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux28~1_combout\,
	combout => \regfile|rs_mem|s_memory~361feeder_combout\);

-- Location: FF_X63_Y35_N29
\regfile|rs_mem|s_memory~361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~361feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~361_q\);

-- Location: FF_X63_Y35_N3
\regfile|rs_mem|s_memory~489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~489_q\);

-- Location: LCCOMB_X66_Y35_N18
\regfile|rs_mem|s_memory~425feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~425feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux28~1_combout\,
	combout => \regfile|rs_mem|s_memory~425feeder_combout\);

-- Location: FF_X66_Y35_N19
\regfile|rs_mem|s_memory~425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~425feeder_combout\,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~425_q\);

-- Location: FF_X66_Y35_N13
\regfile|rs_mem|s_memory~297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~297_q\);

-- Location: LCCOMB_X66_Y35_N12
\regfile|rs_mem|s_memory~1348\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1348_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~425_q\) # ((!\instmem|Mux4~0_combout\)))) # (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~297_q\ & \instmem|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~425_q\,
	datac => \regfile|rs_mem|s_memory~297_q\,
	datad => \instmem|Mux4~0_combout\,
	combout => \regfile|rs_mem|s_memory~1348_combout\);

-- Location: LCCOMB_X63_Y35_N2
\regfile|rs_mem|s_memory~1349\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1349_combout\ = (\instmem|Mux4~0_combout\ & (((\regfile|rs_mem|s_memory~1348_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~1348_combout\ & ((\regfile|rs_mem|s_memory~489_q\))) # 
-- (!\regfile|rs_mem|s_memory~1348_combout\ & (\regfile|rs_mem|s_memory~361_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~0_combout\,
	datab => \regfile|rs_mem|s_memory~361_q\,
	datac => \regfile|rs_mem|s_memory~489_q\,
	datad => \regfile|rs_mem|s_memory~1348_combout\,
	combout => \regfile|rs_mem|s_memory~1349_combout\);

-- Location: LCCOMB_X61_Y31_N4
\regfile|rs_mem|readData[3]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[3]~37_combout\ = (!\regfile|rs_mem|Equal0~0_combout\ & (((\instmem|Mux1~0_combout\) # (\regfile|rs_mem|s_memory~1349_combout\)) # (!\instmem|Mux7~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \instmem|Mux1~0_combout\,
	datac => \regfile|rs_mem|Equal0~0_combout\,
	datad => \regfile|rs_mem|s_memory~1349_combout\,
	combout => \regfile|rs_mem|readData[3]~37_combout\);

-- Location: LCCOMB_X62_Y30_N0
\regfile|rs_mem|s_memory~169feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~169feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux28~1_combout\,
	combout => \regfile|rs_mem|s_memory~169feeder_combout\);

-- Location: FF_X62_Y30_N1
\regfile|rs_mem|s_memory~169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~169feeder_combout\,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~169_q\);

-- Location: FF_X61_Y31_N31
\regfile|rs_mem|s_memory~233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~233_q\);

-- Location: LCCOMB_X65_Y35_N28
\regfile|rs_mem|s_memory~105feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~105feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux28~1_combout\,
	combout => \regfile|rs_mem|s_memory~105feeder_combout\);

-- Location: FF_X65_Y35_N29
\regfile|rs_mem|s_memory~105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~105feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~105_q\);

-- Location: FF_X66_Y31_N27
\regfile|rs_mem|s_memory~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~41_q\);

-- Location: LCCOMB_X66_Y31_N26
\regfile|rs_mem|s_memory~1350\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1350_combout\ = (\instmem|Mux4~0_combout\ & (((\regfile|rs_mem|s_memory~41_q\ & !\instmem|Mux3~1_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~105_q\) # ((\instmem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~0_combout\,
	datab => \regfile|rs_mem|s_memory~105_q\,
	datac => \regfile|rs_mem|s_memory~41_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1350_combout\);

-- Location: LCCOMB_X61_Y31_N30
\regfile|rs_mem|readData[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[3]~38_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~1350_combout\ & ((\regfile|rs_mem|s_memory~233_q\))) # (!\regfile|rs_mem|s_memory~1350_combout\ & (\regfile|rs_mem|s_memory~169_q\)))) # 
-- (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~1350_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~169_q\,
	datab => \instmem|Mux3~1_combout\,
	datac => \regfile|rs_mem|s_memory~233_q\,
	datad => \regfile|rs_mem|s_memory~1350_combout\,
	combout => \regfile|rs_mem|readData[3]~38_combout\);

-- Location: LCCOMB_X65_Y32_N14
\regfile|rs_mem|s_memory~137feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~137feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux28~1_combout\,
	combout => \regfile|rs_mem|s_memory~137feeder_combout\);

-- Location: FF_X65_Y32_N15
\regfile|rs_mem|s_memory~137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~137feeder_combout\,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~137_q\);

-- Location: FF_X65_Y32_N1
\regfile|rs_mem|s_memory~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~73_q\);

-- Location: LCCOMB_X65_Y32_N0
\regfile|rs_mem|s_memory~1351\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1351_combout\ = (\instmem|Mux3~1_combout\ & (((!\instmem|Mux4~0_combout\)))) # (!\instmem|Mux3~1_combout\ & ((\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~73_q\))) # (!\instmem|Mux4~0_combout\ & 
-- (\regfile|rs_mem|s_memory~137_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~137_q\,
	datac => \regfile|rs_mem|s_memory~73_q\,
	datad => \instmem|Mux4~0_combout\,
	combout => \regfile|rs_mem|s_memory~1351_combout\);

-- Location: FF_X65_Y26_N3
\regfile|rs_mem|s_memory~265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~265_q\);

-- Location: LCCOMB_X66_Y34_N16
\regfile|rs_mem|s_memory~393feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~393feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux28~1_combout\,
	combout => \regfile|rs_mem|s_memory~393feeder_combout\);

-- Location: FF_X66_Y34_N17
\regfile|rs_mem|s_memory~393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~393feeder_combout\,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~393_q\);

-- Location: FF_X65_Y26_N25
\regfile|rs_mem|s_memory~201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~201_q\);

-- Location: LCCOMB_X65_Y26_N24
\regfile|rs_mem|readData[3]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[3]~35_combout\ = (\instmem|Mux7~2_combout\ & (\regfile|rs_mem|s_memory~393_q\)) # (!\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~201_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile|rs_mem|s_memory~393_q\,
	datac => \regfile|rs_mem|s_memory~201_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|readData[3]~35_combout\);

-- Location: LCCOMB_X65_Y26_N2
\regfile|rs_mem|readData[3]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[3]~39_combout\ = (\regfile|rs_mem|s_memory~1351_combout\ & (((\regfile|rs_mem|s_memory~265_q\)) # (!\instmem|Mux3~1_combout\))) # (!\regfile|rs_mem|s_memory~1351_combout\ & (\instmem|Mux3~1_combout\ & 
-- ((\regfile|rs_mem|readData[3]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1351_combout\,
	datab => \instmem|Mux3~1_combout\,
	datac => \regfile|rs_mem|s_memory~265_q\,
	datad => \regfile|rs_mem|readData[3]~35_combout\,
	combout => \regfile|rs_mem|readData[3]~39_combout\);

-- Location: LCCOMB_X61_Y31_N8
\regfile|rs_mem|readData[3]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[3]~40_combout\ = (\instmem|Mux7~2_combout\ & (!\instmem|Mux1~0_combout\)) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux1~0_combout\ & ((\regfile|rs_mem|readData[3]~39_combout\))) # (!\instmem|Mux1~0_combout\ & 
-- (\regfile|rs_mem|readData[3]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \instmem|Mux1~0_combout\,
	datac => \regfile|rs_mem|readData[3]~38_combout\,
	datad => \regfile|rs_mem|readData[3]~39_combout\,
	combout => \regfile|rs_mem|readData[3]~40_combout\);

-- Location: FF_X66_Y34_N19
\regfile|rs_mem|s_memory~329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~329_q\);

-- Location: LCCOMB_X65_Y34_N12
\regfile|rs_mem|s_memory~457feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~457feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux28~1_combout\,
	combout => \regfile|rs_mem|s_memory~457feeder_combout\);

-- Location: FF_X65_Y34_N13
\regfile|rs_mem|s_memory~457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~457feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~457_q\);

-- Location: LCCOMB_X66_Y34_N18
\regfile|rs_mem|s_memory~1347\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1347_combout\ = (\instmem|Mux4~0_combout\ & ((\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~457_q\))) # (!\instmem|Mux3~1_combout\ & (\regfile|rs_mem|s_memory~329_q\)))) # (!\instmem|Mux4~0_combout\ & 
-- (\instmem|Mux3~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~0_combout\,
	datab => \instmem|Mux3~1_combout\,
	datac => \regfile|rs_mem|s_memory~329_q\,
	datad => \regfile|rs_mem|s_memory~457_q\,
	combout => \regfile|rs_mem|s_memory~1347_combout\);

-- Location: FF_X65_Y34_N27
\regfile|rs_mem|s_memory~521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~521_q\);

-- Location: LCCOMB_X65_Y34_N26
\regfile|rs_mem|readData[3]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[3]~36_combout\ = (\instmem|Mux4~0_combout\ & (\regfile|rs_mem|s_memory~1347_combout\)) # (!\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~1347_combout\ & (\regfile|rs_mem|s_memory~521_q\)) # 
-- (!\regfile|rs_mem|s_memory~1347_combout\ & ((\regfile|rs_mem|readData[3]~35_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~0_combout\,
	datab => \regfile|rs_mem|s_memory~1347_combout\,
	datac => \regfile|rs_mem|s_memory~521_q\,
	datad => \regfile|rs_mem|readData[3]~35_combout\,
	combout => \regfile|rs_mem|readData[3]~36_combout\);

-- Location: LCCOMB_X61_Y31_N26
\regfile|rs_mem|readData[3]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[3]~41_combout\ = (\regfile|rs_mem|readData[3]~37_combout\ & ((\regfile|rs_mem|readData[3]~40_combout\) # ((\instmem|Mux7~2_combout\ & \regfile|rs_mem|readData[3]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rs_mem|readData[3]~37_combout\,
	datac => \regfile|rs_mem|readData[3]~40_combout\,
	datad => \regfile|rs_mem|readData[3]~36_combout\,
	combout => \regfile|rs_mem|readData[3]~41_combout\);

-- Location: LCCOMB_X76_Y32_N28
\mux2|muxout[2]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux2|muxout[2]~39_combout\ = (\instmem|Mux23~1_combout\ & (\instmem|Mux7~0_combout\ & !\instmem|Mux0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux23~1_combout\,
	datab => \instmem|Mux7~0_combout\,
	datad => \instmem|Mux0~4_combout\,
	combout => \mux2|muxout[2]~39_combout\);

-- Location: LCCOMB_X67_Y31_N26
\regfile|rt_mem|s_memory~360feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~360feeder_combout\ = \alu|Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux29~1_combout\,
	combout => \regfile|rt_mem|s_memory~360feeder_combout\);

-- Location: FF_X67_Y31_N27
\regfile|rt_mem|s_memory~360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~360feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~360_q\);

-- Location: FF_X63_Y32_N23
\regfile|rt_mem|s_memory~392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~392_q\);

-- Location: LCCOMB_X70_Y36_N8
\regfile|rt_mem|s_memory~328feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~328feeder_combout\ = \alu|Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux29~1_combout\,
	combout => \regfile|rt_mem|s_memory~328feeder_combout\);

-- Location: FF_X70_Y36_N9
\regfile|rt_mem|s_memory~328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~328feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~328_q\);

-- Location: FF_X63_Y32_N13
\regfile|rt_mem|s_memory~296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~296_q\);

-- Location: LCCOMB_X63_Y32_N12
\regfile|rt_mem|s_memory~1362\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1362_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~296_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~328_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~328_q\,
	datac => \regfile|rt_mem|s_memory~296_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1362_combout\);

-- Location: LCCOMB_X63_Y32_N22
\regfile|rt_mem|s_memory~1363\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1363_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1362_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1362_combout\ & ((\regfile|rt_mem|s_memory~392_q\))) # 
-- (!\regfile|rt_mem|s_memory~1362_combout\ & (\regfile|rt_mem|s_memory~360_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~360_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~392_q\,
	datad => \regfile|rt_mem|s_memory~1362_combout\,
	combout => \regfile|rt_mem|s_memory~1363_combout\);

-- Location: LCCOMB_X61_Y30_N24
\regfile|rt_mem|s_memory~104feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~104feeder_combout\ = \alu|Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux29~1_combout\,
	combout => \regfile|rt_mem|s_memory~104feeder_combout\);

-- Location: FF_X61_Y30_N25
\regfile|rt_mem|s_memory~104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~104feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~104_q\);

-- Location: FF_X62_Y31_N5
\regfile|rt_mem|s_memory~136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~136_q\);

-- Location: LCCOMB_X62_Y32_N16
\regfile|rt_mem|s_memory~72feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~72feeder_combout\ = \alu|Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux29~1_combout\,
	combout => \regfile|rt_mem|s_memory~72feeder_combout\);

-- Location: FF_X62_Y32_N17
\regfile|rt_mem|s_memory~72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~72feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~72_q\);

-- Location: FF_X62_Y31_N19
\regfile|rt_mem|s_memory~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~40_q\);

-- Location: LCCOMB_X62_Y31_N18
\regfile|rt_mem|s_memory~1366\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1366_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~40_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~72_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~72_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~40_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1366_combout\);

-- Location: LCCOMB_X62_Y31_N4
\regfile|rt_mem|s_memory~1367\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1367_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1366_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1366_combout\ & ((\regfile|rt_mem|s_memory~136_q\))) # 
-- (!\regfile|rt_mem|s_memory~1366_combout\ & (\regfile|rt_mem|s_memory~104_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~104_q\,
	datac => \regfile|rt_mem|s_memory~136_q\,
	datad => \regfile|rt_mem|s_memory~1366_combout\,
	combout => \regfile|rt_mem|s_memory~1367_combout\);

-- Location: LCCOMB_X63_Y31_N26
\regfile|rt_mem|s_memory~168feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~168feeder_combout\ = \alu|Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux29~1_combout\,
	combout => \regfile|rt_mem|s_memory~168feeder_combout\);

-- Location: FF_X63_Y31_N27
\regfile|rt_mem|s_memory~168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~168feeder_combout\,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~168_q\);

-- Location: FF_X61_Y31_N15
\regfile|rt_mem|s_memory~200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~200_q\);

-- Location: LCCOMB_X60_Y31_N12
\regfile|rt_mem|s_memory~264feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~264feeder_combout\ = \alu|Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux29~1_combout\,
	combout => \regfile|rt_mem|s_memory~264feeder_combout\);

-- Location: FF_X60_Y31_N13
\regfile|rt_mem|s_memory~264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~264feeder_combout\,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~264_q\);

-- Location: FF_X61_Y31_N25
\regfile|rt_mem|s_memory~232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~232_q\);

-- Location: LCCOMB_X61_Y31_N24
\regfile|rt_mem|s_memory~1364\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1364_combout\ = (\instmem|Mux8~2_combout\ & (((\instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~232_q\))) # (!\instmem|Mux9~2_combout\ & 
-- (\regfile|rt_mem|s_memory~264_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~264_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~232_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1364_combout\);

-- Location: LCCOMB_X61_Y31_N14
\regfile|rt_mem|s_memory~1365\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1365_combout\ = (\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1364_combout\ & (\regfile|rt_mem|s_memory~168_q\)) # (!\regfile|rt_mem|s_memory~1364_combout\ & ((\regfile|rt_mem|s_memory~200_q\))))) # 
-- (!\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1364_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~168_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~200_q\,
	datad => \regfile|rt_mem|s_memory~1364_combout\,
	combout => \regfile|rt_mem|s_memory~1365_combout\);

-- Location: LCCOMB_X62_Y31_N22
\regfile|rt_mem|s_memory~1368\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1368_combout\ = (\instmem|Mux7~2_combout\ & ((\instmem|Mux1~0_combout\) # ((\regfile|rt_mem|s_memory~1365_combout\)))) # (!\instmem|Mux7~2_combout\ & (!\instmem|Mux1~0_combout\ & (\regfile|rt_mem|s_memory~1367_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \instmem|Mux1~0_combout\,
	datac => \regfile|rt_mem|s_memory~1367_combout\,
	datad => \regfile|rt_mem|s_memory~1365_combout\,
	combout => \regfile|rt_mem|s_memory~1368_combout\);

-- Location: LCCOMB_X66_Y35_N30
\regfile|rt_mem|s_memory~424feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~424feeder_combout\ = \alu|Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux29~1_combout\,
	combout => \regfile|rt_mem|s_memory~424feeder_combout\);

-- Location: FF_X66_Y35_N31
\regfile|rt_mem|s_memory~424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~424feeder_combout\,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~424_q\);

-- Location: FF_X65_Y34_N15
\regfile|rt_mem|s_memory~456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~456_q\);

-- Location: LCCOMB_X67_Y31_N24
\regfile|rt_mem|s_memory~488feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~488feeder_combout\ = \alu|Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux29~1_combout\,
	combout => \regfile|rt_mem|s_memory~488feeder_combout\);

-- Location: FF_X67_Y31_N25
\regfile|rt_mem|s_memory~488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~488feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~488_q\);

-- Location: FF_X65_Y34_N17
\regfile|rt_mem|s_memory~520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~520_q\);

-- Location: LCCOMB_X65_Y34_N16
\regfile|rt_mem|s_memory~1369\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1369_combout\ = (\instmem|Mux8~2_combout\ & (((\instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~488_q\)) # (!\instmem|Mux9~2_combout\ & 
-- ((\regfile|rt_mem|s_memory~520_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~488_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~520_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1369_combout\);

-- Location: LCCOMB_X65_Y34_N14
\regfile|rt_mem|s_memory~1370\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1370_combout\ = (\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1369_combout\ & (\regfile|rt_mem|s_memory~424_q\)) # (!\regfile|rt_mem|s_memory~1369_combout\ & ((\regfile|rt_mem|s_memory~456_q\))))) # 
-- (!\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1369_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~424_q\,
	datac => \regfile|rt_mem|s_memory~456_q\,
	datad => \regfile|rt_mem|s_memory~1369_combout\,
	combout => \regfile|rt_mem|s_memory~1370_combout\);

-- Location: LCCOMB_X62_Y31_N16
\regfile|rt_mem|s_memory~1371\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1371_combout\ = (\instmem|Mux1~0_combout\ & ((\regfile|rt_mem|s_memory~1368_combout\ & ((\regfile|rt_mem|s_memory~1370_combout\))) # (!\regfile|rt_mem|s_memory~1368_combout\ & (\regfile|rt_mem|s_memory~1363_combout\)))) # 
-- (!\instmem|Mux1~0_combout\ & (((\regfile|rt_mem|s_memory~1368_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~1363_combout\,
	datab => \instmem|Mux1~0_combout\,
	datac => \regfile|rt_mem|s_memory~1368_combout\,
	datad => \regfile|rt_mem|s_memory~1370_combout\,
	combout => \regfile|rt_mem|s_memory~1371_combout\);

-- Location: LCCOMB_X69_Y31_N8
\alu|Add0|auto_generated|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|_~6_combout\ = \alu|Equal0~12_combout\ $ (((\mux2|muxout[2]~39_combout\) # ((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1371_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[1]~0_combout\,
	datab => \alu|Equal0~12_combout\,
	datac => \mux2|muxout[2]~39_combout\,
	datad => \regfile|rt_mem|s_memory~1371_combout\,
	combout => \alu|Add0|auto_generated|_~6_combout\);

-- Location: LCCOMB_X69_Y31_N20
\alu|Add0|auto_generated|result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|result_int[2]~4_combout\ = ((\alu|Add0|auto_generated|_~5_combout\ $ (\regfile|rs_mem|readData[1]~49_combout\ $ (!\alu|Add0|auto_generated|result_int[1]~3\)))) # (GND)
-- \alu|Add0|auto_generated|result_int[2]~5\ = CARRY((\alu|Add0|auto_generated|_~5_combout\ & ((\regfile|rs_mem|readData[1]~49_combout\) # (!\alu|Add0|auto_generated|result_int[1]~3\))) # (!\alu|Add0|auto_generated|_~5_combout\ & 
-- (\regfile|rs_mem|readData[1]~49_combout\ & !\alu|Add0|auto_generated|result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Add0|auto_generated|_~5_combout\,
	datab => \regfile|rs_mem|readData[1]~49_combout\,
	datad => VCC,
	cin => \alu|Add0|auto_generated|result_int[1]~3\,
	combout => \alu|Add0|auto_generated|result_int[2]~4_combout\,
	cout => \alu|Add0|auto_generated|result_int[2]~5\);

-- Location: LCCOMB_X69_Y31_N22
\alu|Add0|auto_generated|result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|result_int[3]~6_combout\ = (\regfile|rs_mem|readData[2]~48_combout\ & ((\alu|Add0|auto_generated|_~6_combout\ & (\alu|Add0|auto_generated|result_int[2]~5\ & VCC)) # (!\alu|Add0|auto_generated|_~6_combout\ & 
-- (!\alu|Add0|auto_generated|result_int[2]~5\)))) # (!\regfile|rs_mem|readData[2]~48_combout\ & ((\alu|Add0|auto_generated|_~6_combout\ & (!\alu|Add0|auto_generated|result_int[2]~5\)) # (!\alu|Add0|auto_generated|_~6_combout\ & 
-- ((\alu|Add0|auto_generated|result_int[2]~5\) # (GND)))))
-- \alu|Add0|auto_generated|result_int[3]~7\ = CARRY((\regfile|rs_mem|readData[2]~48_combout\ & (!\alu|Add0|auto_generated|_~6_combout\ & !\alu|Add0|auto_generated|result_int[2]~5\)) # (!\regfile|rs_mem|readData[2]~48_combout\ & 
-- ((!\alu|Add0|auto_generated|result_int[2]~5\) # (!\alu|Add0|auto_generated|_~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|readData[2]~48_combout\,
	datab => \alu|Add0|auto_generated|_~6_combout\,
	datad => VCC,
	cin => \alu|Add0|auto_generated|result_int[2]~5\,
	combout => \alu|Add0|auto_generated|result_int[3]~6_combout\,
	cout => \alu|Add0|auto_generated|result_int[3]~7\);

-- Location: LCCOMB_X62_Y31_N26
\mux2|muxout[2]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux2|muxout[2]~40_combout\ = (\mux2|muxout[2]~39_combout\) # ((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1371_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[1]~0_combout\,
	datac => \mux2|muxout[2]~39_combout\,
	datad => \regfile|rt_mem|s_memory~1371_combout\,
	combout => \mux2|muxout[2]~40_combout\);

-- Location: LCCOMB_X62_Y31_N12
\alu|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux29~0_combout\ = (!\alucontrol|Mux4~1_combout\ & ((\alucontrol|Mux5~3_combout\ & ((\regfile|rs_mem|readData[2]~48_combout\) # (\mux2|muxout[2]~40_combout\))) # (!\alucontrol|Mux5~3_combout\ & (\regfile|rs_mem|readData[2]~48_combout\ & 
-- \mux2|muxout[2]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|Mux5~3_combout\,
	datab => \regfile|rs_mem|readData[2]~48_combout\,
	datac => \mux2|muxout[2]~40_combout\,
	datad => \alucontrol|Mux4~1_combout\,
	combout => \alu|Mux29~0_combout\);

-- Location: LCCOMB_X67_Y31_N10
\alu|Mux29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux29~1_combout\ = (\alu|Mux29~0_combout\) # ((\alucontrol|Mux4~1_combout\ & (!\alucontrol|Mux5~3_combout\ & \alu|Add0|auto_generated|result_int[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|Mux4~1_combout\,
	datab => \alucontrol|Mux5~3_combout\,
	datac => \alu|Add0|auto_generated|result_int[3]~6_combout\,
	datad => \alu|Mux29~0_combout\,
	combout => \alu|Mux29~1_combout\);

-- Location: LCCOMB_X63_Y31_N30
\regfile|rs_mem|s_memory~168feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~168feeder_combout\ = \alu|Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux29~1_combout\,
	combout => \regfile|rs_mem|s_memory~168feeder_combout\);

-- Location: FF_X63_Y31_N31
\regfile|rs_mem|s_memory~168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~168feeder_combout\,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~168_q\);

-- Location: FF_X63_Y30_N1
\regfile|rs_mem|s_memory~200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~200_q\);

-- Location: LCCOMB_X63_Y30_N0
\regfile|rs_mem|readData[2]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[2]~44_combout\ = (\instmem|Mux1~0_combout\ & ((\regfile|rs_mem|s_memory~200_q\))) # (!\instmem|Mux1~0_combout\ & (\regfile|rs_mem|s_memory~168_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~168_q\,
	datac => \regfile|rs_mem|s_memory~200_q\,
	datad => \instmem|Mux1~0_combout\,
	combout => \regfile|rs_mem|readData[2]~44_combout\);

-- Location: FF_X63_Y31_N5
\regfile|rs_mem|s_memory~232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~232_q\);

-- Location: LCCOMB_X61_Y30_N2
\regfile|rs_mem|s_memory~104feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~104feeder_combout\ = \alu|Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux29~1_combout\,
	combout => \regfile|rs_mem|s_memory~104feeder_combout\);

-- Location: FF_X61_Y30_N3
\regfile|rs_mem|s_memory~104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~104feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~104_q\);

-- Location: FF_X62_Y31_N25
\regfile|rs_mem|s_memory~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~40_q\);

-- Location: LCCOMB_X62_Y31_N24
\regfile|rs_mem|s_memory~1356\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1356_combout\ = (\instmem|Mux4~0_combout\ & (((\regfile|rs_mem|s_memory~40_q\ & !\instmem|Mux3~1_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~104_q\) # ((\instmem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~104_q\,
	datab => \instmem|Mux4~0_combout\,
	datac => \regfile|rs_mem|s_memory~40_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1356_combout\);

-- Location: LCCOMB_X63_Y31_N4
\regfile|rs_mem|readData[2]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[2]~46_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~1356_combout\ & ((\regfile|rs_mem|s_memory~232_q\))) # (!\regfile|rs_mem|s_memory~1356_combout\ & (\regfile|rs_mem|readData[2]~44_combout\)))) # 
-- (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~1356_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|readData[2]~44_combout\,
	datac => \regfile|rs_mem|s_memory~232_q\,
	datad => \regfile|rs_mem|s_memory~1356_combout\,
	combout => \regfile|rs_mem|readData[2]~46_combout\);

-- Location: FF_X63_Y30_N19
\regfile|rs_mem|s_memory~264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~264_q\);

-- Location: LCCOMB_X62_Y31_N10
\regfile|rs_mem|s_memory~136feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~136feeder_combout\ = \alu|Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux29~1_combout\,
	combout => \regfile|rs_mem|s_memory~136feeder_combout\);

-- Location: FF_X62_Y31_N11
\regfile|rs_mem|s_memory~136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~136feeder_combout\,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~136_q\);

-- Location: FF_X62_Y32_N15
\regfile|rs_mem|s_memory~72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~72_q\);

-- Location: LCCOMB_X62_Y32_N14
\regfile|rs_mem|s_memory~1355\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1355_combout\ = (\instmem|Mux4~0_combout\ & (((\regfile|rs_mem|s_memory~72_q\ & !\instmem|Mux3~1_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~136_q\) # ((\instmem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~0_combout\,
	datab => \regfile|rs_mem|s_memory~136_q\,
	datac => \regfile|rs_mem|s_memory~72_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1355_combout\);

-- Location: LCCOMB_X63_Y30_N18
\regfile|rs_mem|readData[2]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[2]~45_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~1355_combout\ & ((\regfile|rs_mem|s_memory~264_q\))) # (!\regfile|rs_mem|s_memory~1355_combout\ & (\regfile|rs_mem|readData[2]~44_combout\)))) # 
-- (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~1355_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|readData[2]~44_combout\,
	datac => \regfile|rs_mem|s_memory~264_q\,
	datad => \regfile|rs_mem|s_memory~1355_combout\,
	combout => \regfile|rs_mem|readData[2]~45_combout\);

-- Location: LCCOMB_X63_Y31_N22
\regfile|rs_mem|readData[2]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[2]~47_combout\ = (\instmem|Mux1~0_combout\ & ((\regfile|rs_mem|readData[2]~45_combout\))) # (!\instmem|Mux1~0_combout\ & (\regfile|rs_mem|readData[2]~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux1~0_combout\,
	datac => \regfile|rs_mem|readData[2]~46_combout\,
	datad => \regfile|rs_mem|readData[2]~45_combout\,
	combout => \regfile|rs_mem|readData[2]~47_combout\);

-- Location: LCCOMB_X67_Y31_N14
\regfile|rs_mem|s_memory~360feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~360feeder_combout\ = \alu|Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux29~1_combout\,
	combout => \regfile|rs_mem|s_memory~360feeder_combout\);

-- Location: FF_X67_Y31_N15
\regfile|rs_mem|s_memory~360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~360feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~360_q\);

-- Location: FF_X67_Y31_N9
\regfile|rs_mem|s_memory~488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~488_q\);

-- Location: LCCOMB_X66_Y35_N2
\regfile|rs_mem|s_memory~424feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~424feeder_combout\ = \alu|Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux29~1_combout\,
	combout => \regfile|rs_mem|s_memory~424feeder_combout\);

-- Location: FF_X66_Y35_N3
\regfile|rs_mem|s_memory~424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~424feeder_combout\,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~424_q\);

-- Location: FF_X66_Y35_N29
\regfile|rs_mem|s_memory~296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~296_q\);

-- Location: LCCOMB_X66_Y35_N28
\regfile|rs_mem|s_memory~1352\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1352_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~424_q\) # ((!\instmem|Mux4~0_combout\)))) # (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~296_q\ & \instmem|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~424_q\,
	datac => \regfile|rs_mem|s_memory~296_q\,
	datad => \instmem|Mux4~0_combout\,
	combout => \regfile|rs_mem|s_memory~1352_combout\);

-- Location: LCCOMB_X67_Y31_N8
\regfile|rs_mem|s_memory~1353\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1353_combout\ = (\instmem|Mux4~0_combout\ & (((\regfile|rs_mem|s_memory~1352_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~1352_combout\ & ((\regfile|rs_mem|s_memory~488_q\))) # 
-- (!\regfile|rs_mem|s_memory~1352_combout\ & (\regfile|rs_mem|s_memory~360_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~0_combout\,
	datab => \regfile|rs_mem|s_memory~360_q\,
	datac => \regfile|rs_mem|s_memory~488_q\,
	datad => \regfile|rs_mem|s_memory~1352_combout\,
	combout => \regfile|rs_mem|s_memory~1353_combout\);

-- Location: LCCOMB_X66_Y34_N14
\regfile|rs_mem|s_memory~392feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~392feeder_combout\ = \alu|Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux29~1_combout\,
	combout => \regfile|rs_mem|s_memory~392feeder_combout\);

-- Location: FF_X66_Y34_N15
\regfile|rs_mem|s_memory~392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~392feeder_combout\,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~392_q\);

-- Location: FF_X65_Y34_N5
\regfile|rs_mem|s_memory~520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~520_q\);

-- Location: LCCOMB_X65_Y27_N12
\regfile|rs_mem|s_memory~456feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~456feeder_combout\ = \alu|Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux29~1_combout\,
	combout => \regfile|rs_mem|s_memory~456feeder_combout\);

-- Location: FF_X65_Y27_N13
\regfile|rs_mem|s_memory~456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~456feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~456_q\);

-- Location: FF_X66_Y34_N25
\regfile|rs_mem|s_memory~328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~328_q\);

-- Location: LCCOMB_X66_Y34_N24
\regfile|rs_mem|s_memory~1354\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1354_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~456_q\) # ((!\instmem|Mux4~0_combout\)))) # (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~328_q\ & \instmem|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~456_q\,
	datac => \regfile|rs_mem|s_memory~328_q\,
	datad => \instmem|Mux4~0_combout\,
	combout => \regfile|rs_mem|s_memory~1354_combout\);

-- Location: LCCOMB_X65_Y34_N4
\regfile|rs_mem|readData[2]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[2]~42_combout\ = (\instmem|Mux4~0_combout\ & (((\regfile|rs_mem|s_memory~1354_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~1354_combout\ & ((\regfile|rs_mem|s_memory~520_q\))) # 
-- (!\regfile|rs_mem|s_memory~1354_combout\ & (\regfile|rs_mem|s_memory~392_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~0_combout\,
	datab => \regfile|rs_mem|s_memory~392_q\,
	datac => \regfile|rs_mem|s_memory~520_q\,
	datad => \regfile|rs_mem|s_memory~1354_combout\,
	combout => \regfile|rs_mem|readData[2]~42_combout\);

-- Location: LCCOMB_X63_Y31_N16
\regfile|rs_mem|readData[2]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[2]~43_combout\ = (\instmem|Mux1~0_combout\ & ((\regfile|rs_mem|readData[2]~42_combout\))) # (!\instmem|Mux1~0_combout\ & (\regfile|rs_mem|s_memory~1353_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux1~0_combout\,
	datac => \regfile|rs_mem|s_memory~1353_combout\,
	datad => \regfile|rs_mem|readData[2]~42_combout\,
	combout => \regfile|rs_mem|readData[2]~43_combout\);

-- Location: LCCOMB_X63_Y31_N12
\regfile|rs_mem|readData[2]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[2]~48_combout\ = (!\regfile|rs_mem|Equal0~0_combout\ & ((\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|readData[2]~43_combout\))) # (!\instmem|Mux7~2_combout\ & (\regfile|rs_mem|readData[2]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|Equal0~0_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|readData[2]~47_combout\,
	datad => \regfile|rs_mem|readData[2]~43_combout\,
	combout => \regfile|rs_mem|readData[2]~48_combout\);

-- Location: LCCOMB_X69_Y31_N24
\alu|Add0|auto_generated|result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|result_int[4]~8_combout\ = ((\alu|Add0|auto_generated|_~7_combout\ $ (\regfile|rs_mem|readData[3]~41_combout\ $ (!\alu|Add0|auto_generated|result_int[3]~7\)))) # (GND)
-- \alu|Add0|auto_generated|result_int[4]~9\ = CARRY((\alu|Add0|auto_generated|_~7_combout\ & ((\regfile|rs_mem|readData[3]~41_combout\) # (!\alu|Add0|auto_generated|result_int[3]~7\))) # (!\alu|Add0|auto_generated|_~7_combout\ & 
-- (\regfile|rs_mem|readData[3]~41_combout\ & !\alu|Add0|auto_generated|result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Add0|auto_generated|_~7_combout\,
	datab => \regfile|rs_mem|readData[3]~41_combout\,
	datad => VCC,
	cin => \alu|Add0|auto_generated|result_int[3]~7\,
	combout => \alu|Add0|auto_generated|result_int[4]~8_combout\,
	cout => \alu|Add0|auto_generated|result_int[4]~9\);

-- Location: LCCOMB_X61_Y31_N0
\mux2|muxout[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux2|muxout[3]~38_combout\ = (\mux2|muxout[3]~37_combout\) # ((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1361_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[3]~37_combout\,
	datac => \mux2|muxout[1]~0_combout\,
	datad => \regfile|rt_mem|s_memory~1361_combout\,
	combout => \mux2|muxout[3]~38_combout\);

-- Location: LCCOMB_X61_Y31_N20
\alu|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux28~0_combout\ = (!\alucontrol|Mux4~1_combout\ & ((\alucontrol|Mux5~3_combout\ & ((\regfile|rs_mem|readData[3]~41_combout\) # (\mux2|muxout[3]~38_combout\))) # (!\alucontrol|Mux5~3_combout\ & (\regfile|rs_mem|readData[3]~41_combout\ & 
-- \mux2|muxout[3]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|Mux4~1_combout\,
	datab => \alucontrol|Mux5~3_combout\,
	datac => \regfile|rs_mem|readData[3]~41_combout\,
	datad => \mux2|muxout[3]~38_combout\,
	combout => \alu|Mux28~0_combout\);

-- Location: LCCOMB_X65_Y34_N10
\alu|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux28~1_combout\ = (\alu|Mux28~0_combout\) # ((!\alucontrol|Mux5~3_combout\ & (\alucontrol|Mux4~1_combout\ & \alu|Add0|auto_generated|result_int[4]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|Mux5~3_combout\,
	datab => \alucontrol|Mux4~1_combout\,
	datac => \alu|Add0|auto_generated|result_int[4]~8_combout\,
	datad => \alu|Mux28~0_combout\,
	combout => \alu|Mux28~1_combout\);

-- Location: LCCOMB_X62_Y30_N10
\regfile|rt_mem|s_memory~169feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~169feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux28~1_combout\,
	combout => \regfile|rt_mem|s_memory~169feeder_combout\);

-- Location: FF_X62_Y30_N11
\regfile|rt_mem|s_memory~169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~169feeder_combout\,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~169_q\);

-- Location: FF_X61_Y31_N13
\regfile|rt_mem|s_memory~201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~201_q\);

-- Location: FF_X63_Y33_N17
\regfile|rt_mem|s_memory~265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~265_q\);

-- Location: FF_X61_Y31_N19
\regfile|rt_mem|s_memory~233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~233_q\);

-- Location: LCCOMB_X61_Y31_N18
\regfile|rt_mem|s_memory~1352\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1352_combout\ = (\instmem|Mux8~2_combout\ & (((\instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~233_q\))) # (!\instmem|Mux9~2_combout\ & 
-- (\regfile|rt_mem|s_memory~265_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~265_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~233_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1352_combout\);

-- Location: LCCOMB_X61_Y31_N12
\regfile|rt_mem|s_memory~1353\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1353_combout\ = (\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1352_combout\ & (\regfile|rt_mem|s_memory~169_q\)) # (!\regfile|rt_mem|s_memory~1352_combout\ & ((\regfile|rt_mem|s_memory~201_q\))))) # 
-- (!\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1352_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~169_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~201_q\,
	datad => \regfile|rt_mem|s_memory~1352_combout\,
	combout => \regfile|rt_mem|s_memory~1353_combout\);

-- Location: FF_X65_Y34_N11
\regfile|rt_mem|s_memory~521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \alu|Mux28~1_combout\,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~521_q\);

-- Location: FF_X65_Y34_N29
\regfile|rt_mem|s_memory~457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~457_q\);

-- Location: LCCOMB_X66_Y33_N10
\regfile|rt_mem|s_memory~489feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~489feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux28~1_combout\,
	combout => \regfile|rt_mem|s_memory~489feeder_combout\);

-- Location: FF_X66_Y33_N11
\regfile|rt_mem|s_memory~489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~489feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~489_q\);

-- Location: FF_X66_Y33_N1
\regfile|rt_mem|s_memory~425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~425_q\);

-- Location: LCCOMB_X66_Y33_N0
\regfile|rt_mem|s_memory~1359\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1359_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~425_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~489_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~489_q\,
	datac => \regfile|rt_mem|s_memory~425_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1359_combout\);

-- Location: LCCOMB_X65_Y34_N28
\regfile|rt_mem|s_memory~1360\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1360_combout\ = (\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~1359_combout\)))) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~1359_combout\ & (\regfile|rt_mem|s_memory~521_q\)) # 
-- (!\regfile|rt_mem|s_memory~1359_combout\ & ((\regfile|rt_mem|s_memory~457_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~521_q\,
	datab => \instmem|Mux9~2_combout\,
	datac => \regfile|rt_mem|s_memory~457_q\,
	datad => \regfile|rt_mem|s_memory~1359_combout\,
	combout => \regfile|rt_mem|s_memory~1360_combout\);

-- Location: LCCOMB_X63_Y35_N12
\regfile|rt_mem|s_memory~361feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~361feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux28~1_combout\,
	combout => \regfile|rt_mem|s_memory~361feeder_combout\);

-- Location: FF_X63_Y35_N13
\regfile|rt_mem|s_memory~361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~361feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~361_q\);

-- Location: FF_X63_Y32_N31
\regfile|rt_mem|s_memory~393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~393_q\);

-- Location: FF_X63_Y33_N27
\regfile|rt_mem|s_memory~329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~329_q\);

-- Location: FF_X63_Y32_N17
\regfile|rt_mem|s_memory~297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~297_q\);

-- Location: LCCOMB_X63_Y32_N16
\regfile|rt_mem|s_memory~1354\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1354_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~297_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~329_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~329_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~297_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1354_combout\);

-- Location: LCCOMB_X63_Y32_N30
\regfile|rt_mem|s_memory~1355\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1355_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1354_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1354_combout\ & ((\regfile|rt_mem|s_memory~393_q\))) # 
-- (!\regfile|rt_mem|s_memory~1354_combout\ & (\regfile|rt_mem|s_memory~361_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~361_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~393_q\,
	datad => \regfile|rt_mem|s_memory~1354_combout\,
	combout => \regfile|rt_mem|s_memory~1355_combout\);

-- Location: LCCOMB_X66_Y36_N14
\regfile|rt_mem|s_memory~105feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~105feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux28~1_combout\,
	combout => \regfile|rt_mem|s_memory~105feeder_combout\);

-- Location: FF_X66_Y36_N15
\regfile|rt_mem|s_memory~105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~105feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~105_q\);

-- Location: FF_X67_Y33_N11
\regfile|rt_mem|s_memory~137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~137_q\);

-- Location: LCCOMB_X61_Y34_N8
\regfile|rt_mem|s_memory~73feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~73feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux28~1_combout\,
	combout => \regfile|rt_mem|s_memory~73feeder_combout\);

-- Location: FF_X61_Y34_N9
\regfile|rt_mem|s_memory~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~73feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~73_q\);

-- Location: FF_X67_Y33_N25
\regfile|rt_mem|s_memory~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~41_q\);

-- Location: LCCOMB_X67_Y33_N24
\regfile|rt_mem|s_memory~1356\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1356_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~41_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~73_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~73_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~41_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1356_combout\);

-- Location: LCCOMB_X67_Y33_N10
\regfile|rt_mem|s_memory~1357\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1357_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1356_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1356_combout\ & ((\regfile|rt_mem|s_memory~137_q\))) # 
-- (!\regfile|rt_mem|s_memory~1356_combout\ & (\regfile|rt_mem|s_memory~105_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~105_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~137_q\,
	datad => \regfile|rt_mem|s_memory~1356_combout\,
	combout => \regfile|rt_mem|s_memory~1357_combout\);

-- Location: LCCOMB_X61_Y31_N28
\regfile|rt_mem|s_memory~1358\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1358_combout\ = (\instmem|Mux7~2_combout\ & (\instmem|Mux1~0_combout\)) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux1~0_combout\ & (\regfile|rt_mem|s_memory~1355_combout\)) # (!\instmem|Mux1~0_combout\ & 
-- ((\regfile|rt_mem|s_memory~1357_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \instmem|Mux1~0_combout\,
	datac => \regfile|rt_mem|s_memory~1355_combout\,
	datad => \regfile|rt_mem|s_memory~1357_combout\,
	combout => \regfile|rt_mem|s_memory~1358_combout\);

-- Location: LCCOMB_X61_Y31_N2
\regfile|rt_mem|s_memory~1361\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1361_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rt_mem|s_memory~1358_combout\ & ((\regfile|rt_mem|s_memory~1360_combout\))) # (!\regfile|rt_mem|s_memory~1358_combout\ & (\regfile|rt_mem|s_memory~1353_combout\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rt_mem|s_memory~1358_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~1353_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rt_mem|s_memory~1360_combout\,
	datad => \regfile|rt_mem|s_memory~1358_combout\,
	combout => \regfile|rt_mem|s_memory~1361_combout\);

-- Location: LCCOMB_X61_Y31_N6
\alu|Add0|auto_generated|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|_~7_combout\ = \alu|Equal0~12_combout\ $ (((\mux2|muxout[3]~37_combout\) # ((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1361_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[1]~0_combout\,
	datab => \alu|Equal0~12_combout\,
	datac => \mux2|muxout[3]~37_combout\,
	datad => \regfile|rt_mem|s_memory~1361_combout\,
	combout => \alu|Add0|auto_generated|_~7_combout\);

-- Location: LCCOMB_X69_Y31_N26
\alu|Add0|auto_generated|result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|result_int[5]~10_combout\ = (\alu|Add0|auto_generated|_~8_combout\ & ((\regfile|rs_mem|readData[4]~34_combout\ & (\alu|Add0|auto_generated|result_int[4]~9\ & VCC)) # (!\regfile|rs_mem|readData[4]~34_combout\ & 
-- (!\alu|Add0|auto_generated|result_int[4]~9\)))) # (!\alu|Add0|auto_generated|_~8_combout\ & ((\regfile|rs_mem|readData[4]~34_combout\ & (!\alu|Add0|auto_generated|result_int[4]~9\)) # (!\regfile|rs_mem|readData[4]~34_combout\ & 
-- ((\alu|Add0|auto_generated|result_int[4]~9\) # (GND)))))
-- \alu|Add0|auto_generated|result_int[5]~11\ = CARRY((\alu|Add0|auto_generated|_~8_combout\ & (!\regfile|rs_mem|readData[4]~34_combout\ & !\alu|Add0|auto_generated|result_int[4]~9\)) # (!\alu|Add0|auto_generated|_~8_combout\ & 
-- ((!\alu|Add0|auto_generated|result_int[4]~9\) # (!\regfile|rs_mem|readData[4]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Add0|auto_generated|_~8_combout\,
	datab => \regfile|rs_mem|readData[4]~34_combout\,
	datad => VCC,
	cin => \alu|Add0|auto_generated|result_int[4]~9\,
	combout => \alu|Add0|auto_generated|result_int[5]~10_combout\,
	cout => \alu|Add0|auto_generated|result_int[5]~11\);

-- Location: LCCOMB_X66_Y33_N22
\alu|Mux27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux27~1_combout\ = (\alu|Mux27~0_combout\) # ((\alucontrol|Mux4~1_combout\ & (!\alucontrol|Mux5~3_combout\ & \alu|Add0|auto_generated|result_int[5]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|Mux4~1_combout\,
	datab => \alucontrol|Mux5~3_combout\,
	datac => \alu|Mux27~0_combout\,
	datad => \alu|Add0|auto_generated|result_int[5]~10_combout\,
	combout => \alu|Mux27~1_combout\);

-- Location: FF_X66_Y33_N23
\regfile|rt_mem|s_memory~426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \alu|Mux27~1_combout\,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~426_q\);

-- Location: FF_X62_Y34_N13
\regfile|rt_mem|s_memory~458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~458_q\);

-- Location: LCCOMB_X66_Y33_N20
\regfile|rt_mem|s_memory~490feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~490feeder_combout\ = \alu|Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux27~1_combout\,
	combout => \regfile|rt_mem|s_memory~490feeder_combout\);

-- Location: FF_X66_Y33_N21
\regfile|rt_mem|s_memory~490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~490feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~490_q\);

-- Location: FF_X62_Y34_N19
\regfile|rt_mem|s_memory~522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~522_q\);

-- Location: LCCOMB_X62_Y34_N18
\regfile|rt_mem|s_memory~1349\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1349_combout\ = (\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~490_q\) # ((\instmem|Mux8~2_combout\)))) # (!\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~522_q\ & !\instmem|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~490_q\,
	datab => \instmem|Mux9~2_combout\,
	datac => \regfile|rt_mem|s_memory~522_q\,
	datad => \instmem|Mux8~2_combout\,
	combout => \regfile|rt_mem|s_memory~1349_combout\);

-- Location: LCCOMB_X62_Y34_N12
\regfile|rt_mem|s_memory~1350\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1350_combout\ = (\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1349_combout\ & (\regfile|rt_mem|s_memory~426_q\)) # (!\regfile|rt_mem|s_memory~1349_combout\ & ((\regfile|rt_mem|s_memory~458_q\))))) # 
-- (!\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1349_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~426_q\,
	datac => \regfile|rt_mem|s_memory~458_q\,
	datad => \regfile|rt_mem|s_memory~1349_combout\,
	combout => \regfile|rt_mem|s_memory~1350_combout\);

-- Location: LCCOMB_X62_Y30_N18
\regfile|rt_mem|s_memory~170feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~170feeder_combout\ = \alu|Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux27~1_combout\,
	combout => \regfile|rt_mem|s_memory~170feeder_combout\);

-- Location: FF_X62_Y30_N19
\regfile|rt_mem|s_memory~170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~170feeder_combout\,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~170_q\);

-- Location: FF_X61_Y31_N17
\regfile|rt_mem|s_memory~202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~202_q\);

-- Location: LCCOMB_X63_Y30_N12
\regfile|rt_mem|s_memory~266feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~266feeder_combout\ = \alu|Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux27~1_combout\,
	combout => \regfile|rt_mem|s_memory~266feeder_combout\);

-- Location: FF_X63_Y30_N13
\regfile|rt_mem|s_memory~266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~266feeder_combout\,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~266_q\);

-- Location: FF_X61_Y31_N11
\regfile|rt_mem|s_memory~234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~234_q\);

-- Location: LCCOMB_X61_Y31_N10
\regfile|rt_mem|s_memory~1342\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1342_combout\ = (\instmem|Mux8~2_combout\ & (((\instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~234_q\))) # (!\instmem|Mux9~2_combout\ & 
-- (\regfile|rt_mem|s_memory~266_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~266_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~234_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1342_combout\);

-- Location: LCCOMB_X61_Y31_N16
\regfile|rt_mem|s_memory~1343\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1343_combout\ = (\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1342_combout\ & (\regfile|rt_mem|s_memory~170_q\)) # (!\regfile|rt_mem|s_memory~1342_combout\ & ((\regfile|rt_mem|s_memory~202_q\))))) # 
-- (!\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1342_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~170_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~202_q\,
	datad => \regfile|rt_mem|s_memory~1342_combout\,
	combout => \regfile|rt_mem|s_memory~1343_combout\);

-- Location: LCCOMB_X66_Y36_N6
\regfile|rt_mem|s_memory~362feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~362feeder_combout\ = \alu|Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux27~1_combout\,
	combout => \regfile|rt_mem|s_memory~362feeder_combout\);

-- Location: FF_X66_Y36_N7
\regfile|rt_mem|s_memory~362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~362feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~362_q\);

-- Location: FF_X70_Y34_N7
\regfile|rt_mem|s_memory~394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~394_q\);

-- Location: LCCOMB_X69_Y36_N12
\regfile|rt_mem|s_memory~330feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~330feeder_combout\ = \alu|Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux27~1_combout\,
	combout => \regfile|rt_mem|s_memory~330feeder_combout\);

-- Location: FF_X69_Y36_N13
\regfile|rt_mem|s_memory~330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~330feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~330_q\);

-- Location: FF_X70_Y34_N17
\regfile|rt_mem|s_memory~298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~298_q\);

-- Location: LCCOMB_X70_Y34_N16
\regfile|rt_mem|s_memory~1344\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1344_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~298_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~330_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~330_q\,
	datac => \regfile|rt_mem|s_memory~298_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1344_combout\);

-- Location: LCCOMB_X70_Y34_N6
\regfile|rt_mem|s_memory~1345\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1345_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1344_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1344_combout\ & ((\regfile|rt_mem|s_memory~394_q\))) # 
-- (!\regfile|rt_mem|s_memory~1344_combout\ & (\regfile|rt_mem|s_memory~362_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~362_q\,
	datac => \regfile|rt_mem|s_memory~394_q\,
	datad => \regfile|rt_mem|s_memory~1344_combout\,
	combout => \regfile|rt_mem|s_memory~1345_combout\);

-- Location: LCCOMB_X66_Y36_N28
\regfile|rt_mem|s_memory~106feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~106feeder_combout\ = \alu|Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux27~1_combout\,
	combout => \regfile|rt_mem|s_memory~106feeder_combout\);

-- Location: FF_X66_Y36_N29
\regfile|rt_mem|s_memory~106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~106feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~106_q\);

-- Location: FF_X67_Y34_N23
\regfile|rt_mem|s_memory~138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~138_q\);

-- Location: FF_X63_Y34_N11
\regfile|rt_mem|s_memory~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~74_q\);

-- Location: FF_X67_Y34_N25
\regfile|rt_mem|s_memory~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~42_q\);

-- Location: LCCOMB_X67_Y34_N24
\regfile|rt_mem|s_memory~1346\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1346_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~42_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~74_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~74_q\,
	datac => \regfile|rt_mem|s_memory~42_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1346_combout\);

-- Location: LCCOMB_X67_Y34_N22
\regfile|rt_mem|s_memory~1347\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1347_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1346_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1346_combout\ & ((\regfile|rt_mem|s_memory~138_q\))) # 
-- (!\regfile|rt_mem|s_memory~1346_combout\ & (\regfile|rt_mem|s_memory~106_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~106_q\,
	datac => \regfile|rt_mem|s_memory~138_q\,
	datad => \regfile|rt_mem|s_memory~1346_combout\,
	combout => \regfile|rt_mem|s_memory~1347_combout\);

-- Location: LCCOMB_X62_Y34_N2
\regfile|rt_mem|s_memory~1348\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1348_combout\ = (\instmem|Mux1~0_combout\ & ((\instmem|Mux7~2_combout\) # ((\regfile|rt_mem|s_memory~1345_combout\)))) # (!\instmem|Mux1~0_combout\ & (!\instmem|Mux7~2_combout\ & ((\regfile|rt_mem|s_memory~1347_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux1~0_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rt_mem|s_memory~1345_combout\,
	datad => \regfile|rt_mem|s_memory~1347_combout\,
	combout => \regfile|rt_mem|s_memory~1348_combout\);

-- Location: LCCOMB_X62_Y34_N16
\regfile|rt_mem|s_memory~1351\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1351_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rt_mem|s_memory~1348_combout\ & (\regfile|rt_mem|s_memory~1350_combout\)) # (!\regfile|rt_mem|s_memory~1348_combout\ & ((\regfile|rt_mem|s_memory~1343_combout\))))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rt_mem|s_memory~1348_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~1350_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rt_mem|s_memory~1343_combout\,
	datad => \regfile|rt_mem|s_memory~1348_combout\,
	combout => \regfile|rt_mem|s_memory~1351_combout\);

-- Location: LCCOMB_X62_Y34_N30
\alu|Add0|auto_generated|_~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|_~8_combout\ = \alu|Equal0~12_combout\ $ ((((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1351_combout\)) # (!\alu|Add0|auto_generated|_~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Equal0~12_combout\,
	datab => \alu|Add0|auto_generated|_~36_combout\,
	datac => \mux2|muxout[1]~0_combout\,
	datad => \regfile|rt_mem|s_memory~1351_combout\,
	combout => \alu|Add0|auto_generated|_~8_combout\);

-- Location: LCCOMB_X69_Y31_N28
\alu|Add0|auto_generated|result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|result_int[6]~12_combout\ = ((\alu|Add0|auto_generated|_~9_combout\ $ (\regfile|rs_mem|readData[5]~33_combout\ $ (!\alu|Add0|auto_generated|result_int[5]~11\)))) # (GND)
-- \alu|Add0|auto_generated|result_int[6]~13\ = CARRY((\alu|Add0|auto_generated|_~9_combout\ & ((\regfile|rs_mem|readData[5]~33_combout\) # (!\alu|Add0|auto_generated|result_int[5]~11\))) # (!\alu|Add0|auto_generated|_~9_combout\ & 
-- (\regfile|rs_mem|readData[5]~33_combout\ & !\alu|Add0|auto_generated|result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Add0|auto_generated|_~9_combout\,
	datab => \regfile|rs_mem|readData[5]~33_combout\,
	datad => VCC,
	cin => \alu|Add0|auto_generated|result_int[5]~11\,
	combout => \alu|Add0|auto_generated|result_int[6]~12_combout\,
	cout => \alu|Add0|auto_generated|result_int[6]~13\);

-- Location: LCCOMB_X67_Y33_N18
\mux2|muxout[5]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux2|muxout[5]~35_combout\ = (\mux2|muxout[1]~0_combout\ & ((\regfile|rt_mem|s_memory~1341_combout\) # ((\mux2|muxout[5]~2_combout\ & !\controlUnit|Mux2~0_combout\)))) # (!\mux2|muxout[1]~0_combout\ & (\mux2|muxout[5]~2_combout\ & 
-- (!\controlUnit|Mux2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[1]~0_combout\,
	datab => \mux2|muxout[5]~2_combout\,
	datac => \controlUnit|Mux2~0_combout\,
	datad => \regfile|rt_mem|s_memory~1341_combout\,
	combout => \mux2|muxout[5]~35_combout\);

-- Location: LCCOMB_X66_Y33_N26
\alu|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux26~0_combout\ = (!\alucontrol|Mux4~1_combout\ & ((\mux2|muxout[5]~35_combout\ & ((\regfile|rs_mem|readData[5]~33_combout\) # (\alucontrol|Mux5~3_combout\))) # (!\mux2|muxout[5]~35_combout\ & (\regfile|rs_mem|readData[5]~33_combout\ & 
-- \alucontrol|Mux5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|Mux4~1_combout\,
	datab => \mux2|muxout[5]~35_combout\,
	datac => \regfile|rs_mem|readData[5]~33_combout\,
	datad => \alucontrol|Mux5~3_combout\,
	combout => \alu|Mux26~0_combout\);

-- Location: LCCOMB_X65_Y34_N2
\alu|Mux26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux26~1_combout\ = (\alu|Mux26~0_combout\) # ((\alu|Add0|auto_generated|result_int[6]~12_combout\ & (\alucontrol|Mux4~1_combout\ & !\alucontrol|Mux5~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Add0|auto_generated|result_int[6]~12_combout\,
	datab => \alucontrol|Mux4~1_combout\,
	datac => \alu|Mux26~0_combout\,
	datad => \alucontrol|Mux5~3_combout\,
	combout => \alu|Mux26~1_combout\);

-- Location: LCCOMB_X67_Y35_N12
\regfile|rt_mem|s_memory~203feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~203feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux26~1_combout\,
	combout => \regfile|rt_mem|s_memory~203feeder_combout\);

-- Location: FF_X67_Y35_N13
\regfile|rt_mem|s_memory~203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~203feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~203_q\);

-- Location: FF_X67_Y35_N15
\regfile|rt_mem|s_memory~267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~267_q\);

-- Location: LCCOMB_X70_Y35_N16
\regfile|rt_mem|s_memory~235feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~235feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux26~1_combout\,
	combout => \regfile|rt_mem|s_memory~235feeder_combout\);

-- Location: FF_X70_Y35_N17
\regfile|rt_mem|s_memory~235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~235feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~235_q\);

-- Location: FF_X70_Y35_N27
\regfile|rt_mem|s_memory~171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~171_q\);

-- Location: LCCOMB_X70_Y35_N26
\regfile|rt_mem|s_memory~1332\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1332_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~171_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~235_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~235_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~171_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1332_combout\);

-- Location: LCCOMB_X67_Y35_N14
\regfile|rt_mem|s_memory~1333\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1333_combout\ = (\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~1332_combout\)))) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~1332_combout\ & ((\regfile|rt_mem|s_memory~267_q\))) # 
-- (!\regfile|rt_mem|s_memory~1332_combout\ & (\regfile|rt_mem|s_memory~203_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~203_q\,
	datab => \instmem|Mux9~2_combout\,
	datac => \regfile|rt_mem|s_memory~267_q\,
	datad => \regfile|rt_mem|s_memory~1332_combout\,
	combout => \regfile|rt_mem|s_memory~1333_combout\);

-- Location: LCCOMB_X74_Y34_N30
\regfile|rt_mem|s_memory~107feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~107feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux26~1_combout\,
	combout => \regfile|rt_mem|s_memory~107feeder_combout\);

-- Location: FF_X74_Y34_N31
\regfile|rt_mem|s_memory~107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~107feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~107_q\);

-- Location: FF_X67_Y33_N5
\regfile|rt_mem|s_memory~139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~139_q\);

-- Location: FF_X63_Y34_N23
\regfile|rt_mem|s_memory~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~75_q\);

-- Location: FF_X67_Y33_N3
\regfile|rt_mem|s_memory~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~43_q\);

-- Location: LCCOMB_X67_Y33_N2
\regfile|rt_mem|s_memory~1336\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1336_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~43_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~75_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~75_q\,
	datac => \regfile|rt_mem|s_memory~43_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1336_combout\);

-- Location: LCCOMB_X67_Y33_N4
\regfile|rt_mem|s_memory~1337\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1337_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1336_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1336_combout\ & ((\regfile|rt_mem|s_memory~139_q\))) # 
-- (!\regfile|rt_mem|s_memory~1336_combout\ & (\regfile|rt_mem|s_memory~107_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~107_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~139_q\,
	datad => \regfile|rt_mem|s_memory~1336_combout\,
	combout => \regfile|rt_mem|s_memory~1337_combout\);

-- Location: LCCOMB_X63_Y35_N22
\regfile|rt_mem|s_memory~363feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~363feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux26~1_combout\,
	combout => \regfile|rt_mem|s_memory~363feeder_combout\);

-- Location: FF_X63_Y35_N23
\regfile|rt_mem|s_memory~363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~363feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~363_q\);

-- Location: FF_X63_Y32_N1
\regfile|rt_mem|s_memory~395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~395_q\);

-- Location: LCCOMB_X66_Y34_N4
\regfile|rt_mem|s_memory~331feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~331feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux26~1_combout\,
	combout => \regfile|rt_mem|s_memory~331feeder_combout\);

-- Location: FF_X66_Y34_N5
\regfile|rt_mem|s_memory~331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~331feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~331_q\);

-- Location: FF_X63_Y32_N3
\regfile|rt_mem|s_memory~299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~299_q\);

-- Location: LCCOMB_X63_Y32_N2
\regfile|rt_mem|s_memory~1334\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1334_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~299_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~331_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~331_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~299_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1334_combout\);

-- Location: LCCOMB_X63_Y32_N0
\regfile|rt_mem|s_memory~1335\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1335_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1334_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1334_combout\ & ((\regfile|rt_mem|s_memory~395_q\))) # 
-- (!\regfile|rt_mem|s_memory~1334_combout\ & (\regfile|rt_mem|s_memory~363_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~363_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~395_q\,
	datad => \regfile|rt_mem|s_memory~1334_combout\,
	combout => \regfile|rt_mem|s_memory~1335_combout\);

-- Location: LCCOMB_X67_Y33_N30
\regfile|rt_mem|s_memory~1338\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1338_combout\ = (\instmem|Mux7~2_combout\ & (((\instmem|Mux1~0_combout\)))) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux1~0_combout\ & ((\regfile|rt_mem|s_memory~1335_combout\))) # (!\instmem|Mux1~0_combout\ & 
-- (\regfile|rt_mem|s_memory~1337_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rt_mem|s_memory~1337_combout\,
	datac => \instmem|Mux1~0_combout\,
	datad => \regfile|rt_mem|s_memory~1335_combout\,
	combout => \regfile|rt_mem|s_memory~1338_combout\);

-- Location: FF_X65_Y34_N3
\regfile|rt_mem|s_memory~523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \alu|Mux26~1_combout\,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~523_q\);

-- Location: FF_X65_Y34_N25
\regfile|rt_mem|s_memory~459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~459_q\);

-- Location: LCCOMB_X66_Y33_N12
\regfile|rt_mem|s_memory~491feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~491feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux26~1_combout\,
	combout => \regfile|rt_mem|s_memory~491feeder_combout\);

-- Location: FF_X66_Y33_N13
\regfile|rt_mem|s_memory~491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~491feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~491_q\);

-- Location: FF_X66_Y33_N19
\regfile|rt_mem|s_memory~427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~427_q\);

-- Location: LCCOMB_X66_Y33_N18
\regfile|rt_mem|s_memory~1339\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1339_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~427_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~491_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~491_q\,
	datac => \regfile|rt_mem|s_memory~427_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1339_combout\);

-- Location: LCCOMB_X65_Y34_N24
\regfile|rt_mem|s_memory~1340\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1340_combout\ = (\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~1339_combout\)))) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~1339_combout\ & (\regfile|rt_mem|s_memory~523_q\)) # 
-- (!\regfile|rt_mem|s_memory~1339_combout\ & ((\regfile|rt_mem|s_memory~459_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux9~2_combout\,
	datab => \regfile|rt_mem|s_memory~523_q\,
	datac => \regfile|rt_mem|s_memory~459_q\,
	datad => \regfile|rt_mem|s_memory~1339_combout\,
	combout => \regfile|rt_mem|s_memory~1340_combout\);

-- Location: LCCOMB_X67_Y33_N0
\regfile|rt_mem|s_memory~1341\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1341_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rt_mem|s_memory~1338_combout\ & ((\regfile|rt_mem|s_memory~1340_combout\))) # (!\regfile|rt_mem|s_memory~1338_combout\ & (\regfile|rt_mem|s_memory~1333_combout\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rt_mem|s_memory~1338_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rt_mem|s_memory~1333_combout\,
	datac => \regfile|rt_mem|s_memory~1338_combout\,
	datad => \regfile|rt_mem|s_memory~1340_combout\,
	combout => \regfile|rt_mem|s_memory~1341_combout\);

-- Location: LCCOMB_X67_Y33_N20
\alu|Add0|auto_generated|_~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|_~9_combout\ = \alu|Equal0~12_combout\ $ ((((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1341_combout\)) # (!\alu|Add0|auto_generated|_~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[1]~0_combout\,
	datab => \alu|Equal0~12_combout\,
	datac => \alu|Add0|auto_generated|_~37_combout\,
	datad => \regfile|rt_mem|s_memory~1341_combout\,
	combout => \alu|Add0|auto_generated|_~9_combout\);

-- Location: LCCOMB_X69_Y31_N30
\alu|Add0|auto_generated|result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|result_int[7]~14_combout\ = (\regfile|rs_mem|readData[6]~32_combout\ & ((\alu|Add0|auto_generated|_~10_combout\ & (\alu|Add0|auto_generated|result_int[6]~13\ & VCC)) # (!\alu|Add0|auto_generated|_~10_combout\ & 
-- (!\alu|Add0|auto_generated|result_int[6]~13\)))) # (!\regfile|rs_mem|readData[6]~32_combout\ & ((\alu|Add0|auto_generated|_~10_combout\ & (!\alu|Add0|auto_generated|result_int[6]~13\)) # (!\alu|Add0|auto_generated|_~10_combout\ & 
-- ((\alu|Add0|auto_generated|result_int[6]~13\) # (GND)))))
-- \alu|Add0|auto_generated|result_int[7]~15\ = CARRY((\regfile|rs_mem|readData[6]~32_combout\ & (!\alu|Add0|auto_generated|_~10_combout\ & !\alu|Add0|auto_generated|result_int[6]~13\)) # (!\regfile|rs_mem|readData[6]~32_combout\ & 
-- ((!\alu|Add0|auto_generated|result_int[6]~13\) # (!\alu|Add0|auto_generated|_~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|readData[6]~32_combout\,
	datab => \alu|Add0|auto_generated|_~10_combout\,
	datad => VCC,
	cin => \alu|Add0|auto_generated|result_int[6]~13\,
	combout => \alu|Add0|auto_generated|result_int[7]~14_combout\,
	cout => \alu|Add0|auto_generated|result_int[7]~15\);

-- Location: LCCOMB_X69_Y35_N12
\alu|Mux25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux25~1_combout\ = (\alu|Mux25~0_combout\) # ((\alucontrol|Mux4~1_combout\ & (!\alucontrol|Mux5~3_combout\ & \alu|Add0|auto_generated|result_int[7]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|Mux4~1_combout\,
	datab => \alucontrol|Mux5~3_combout\,
	datac => \alu|Mux25~0_combout\,
	datad => \alu|Add0|auto_generated|result_int[7]~14_combout\,
	combout => \alu|Mux25~1_combout\);

-- Location: LCCOMB_X70_Y34_N22
\regfile|rs_mem|s_memory~396feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~396feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux25~1_combout\,
	combout => \regfile|rs_mem|s_memory~396feeder_combout\);

-- Location: FF_X70_Y34_N23
\regfile|rs_mem|s_memory~396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~396feeder_combout\,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~396_q\);

-- Location: FF_X69_Y35_N11
\regfile|rs_mem|s_memory~524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~524_q\);

-- Location: LCCOMB_X73_Y35_N22
\regfile|rs_mem|s_memory~460feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~460feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux25~1_combout\,
	combout => \regfile|rs_mem|s_memory~460feeder_combout\);

-- Location: FF_X73_Y35_N23
\regfile|rs_mem|s_memory~460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~460feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~460_q\);

-- Location: FF_X69_Y35_N21
\regfile|rs_mem|s_memory~332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~332_q\);

-- Location: LCCOMB_X69_Y35_N20
\regfile|rs_mem|s_memory~1324\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1324_combout\ = (\instmem|Mux4~0_combout\ & ((\instmem|Mux3~1_combout\ & (\regfile|rs_mem|s_memory~460_q\)) # (!\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~332_q\))))) # (!\instmem|Mux4~0_combout\ & 
-- (((\instmem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~460_q\,
	datab => \instmem|Mux4~0_combout\,
	datac => \regfile|rs_mem|s_memory~332_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1324_combout\);

-- Location: LCCOMB_X69_Y35_N10
\regfile|rs_mem|s_memory~1325\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1325_combout\ = (\instmem|Mux4~0_combout\ & (((\regfile|rs_mem|s_memory~1324_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~1324_combout\ & ((\regfile|rs_mem|s_memory~524_q\))) # 
-- (!\regfile|rs_mem|s_memory~1324_combout\ & (\regfile|rs_mem|s_memory~396_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~396_q\,
	datab => \instmem|Mux4~0_combout\,
	datac => \regfile|rs_mem|s_memory~524_q\,
	datad => \regfile|rs_mem|s_memory~1324_combout\,
	combout => \regfile|rs_mem|s_memory~1325_combout\);

-- Location: LCCOMB_X65_Y33_N10
\regfile|rs_mem|s_memory~364feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~364feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux25~1_combout\,
	combout => \regfile|rs_mem|s_memory~364feeder_combout\);

-- Location: FF_X65_Y33_N11
\regfile|rs_mem|s_memory~364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~364feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~364_q\);

-- Location: FF_X66_Y33_N29
\regfile|rs_mem|s_memory~492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~492_q\);

-- Location: LCCOMB_X66_Y35_N26
\regfile|rs_mem|s_memory~428feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~428feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux25~1_combout\,
	combout => \regfile|rs_mem|s_memory~428feeder_combout\);

-- Location: FF_X66_Y35_N27
\regfile|rs_mem|s_memory~428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~428feeder_combout\,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~428_q\);

-- Location: FF_X66_Y35_N21
\regfile|rs_mem|s_memory~300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~300_q\);

-- Location: LCCOMB_X66_Y35_N20
\regfile|rs_mem|s_memory~1317\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1317_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~428_q\) # ((!\instmem|Mux4~0_combout\)))) # (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~300_q\ & \instmem|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~428_q\,
	datab => \instmem|Mux3~1_combout\,
	datac => \regfile|rs_mem|s_memory~300_q\,
	datad => \instmem|Mux4~0_combout\,
	combout => \regfile|rs_mem|s_memory~1317_combout\);

-- Location: LCCOMB_X66_Y33_N28
\regfile|rs_mem|s_memory~1318\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1318_combout\ = (\instmem|Mux4~0_combout\ & (((\regfile|rs_mem|s_memory~1317_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~1317_combout\ & ((\regfile|rs_mem|s_memory~492_q\))) # 
-- (!\regfile|rs_mem|s_memory~1317_combout\ & (\regfile|rs_mem|s_memory~364_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~364_q\,
	datab => \instmem|Mux4~0_combout\,
	datac => \regfile|rs_mem|s_memory~492_q\,
	datad => \regfile|rs_mem|s_memory~1317_combout\,
	combout => \regfile|rs_mem|s_memory~1318_combout\);

-- Location: LCCOMB_X66_Y31_N24
\regfile|rs_mem|s_memory~172feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~172feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux25~1_combout\,
	combout => \regfile|rs_mem|s_memory~172feeder_combout\);

-- Location: FF_X66_Y31_N25
\regfile|rs_mem|s_memory~172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~172feeder_combout\,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~172_q\);

-- Location: FF_X65_Y31_N27
\regfile|rs_mem|s_memory~236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~236_q\);

-- Location: LCCOMB_X65_Y35_N14
\regfile|rs_mem|s_memory~108feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~108feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux25~1_combout\,
	combout => \regfile|rs_mem|s_memory~108feeder_combout\);

-- Location: FF_X65_Y35_N15
\regfile|rs_mem|s_memory~108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~108feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~108_q\);

-- Location: FF_X66_Y31_N7
\regfile|rs_mem|s_memory~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~44_q\);

-- Location: LCCOMB_X66_Y31_N6
\regfile|rs_mem|s_memory~1321\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1321_combout\ = (\instmem|Mux4~0_combout\ & (((\regfile|rs_mem|s_memory~44_q\ & !\instmem|Mux3~1_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~108_q\) # ((\instmem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~108_q\,
	datab => \instmem|Mux4~0_combout\,
	datac => \regfile|rs_mem|s_memory~44_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1321_combout\);

-- Location: LCCOMB_X65_Y31_N26
\regfile|rs_mem|s_memory~1322\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1322_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~1321_combout\ & ((\regfile|rs_mem|s_memory~236_q\))) # (!\regfile|rs_mem|s_memory~1321_combout\ & (\regfile|rs_mem|s_memory~172_q\)))) # 
-- (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~1321_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~172_q\,
	datab => \instmem|Mux3~1_combout\,
	datac => \regfile|rs_mem|s_memory~236_q\,
	datad => \regfile|rs_mem|s_memory~1321_combout\,
	combout => \regfile|rs_mem|s_memory~1322_combout\);

-- Location: LCCOMB_X63_Y30_N20
\regfile|rs_mem|s_memory~204feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~204feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux25~1_combout\,
	combout => \regfile|rs_mem|s_memory~204feeder_combout\);

-- Location: FF_X63_Y30_N21
\regfile|rs_mem|s_memory~204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~204feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~204_q\);

-- Location: FF_X63_Y30_N7
\regfile|rs_mem|s_memory~268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~268_q\);

-- Location: LCCOMB_X65_Y32_N18
\regfile|rs_mem|s_memory~140feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~140feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux25~1_combout\,
	combout => \regfile|rs_mem|s_memory~140feeder_combout\);

-- Location: FF_X65_Y32_N19
\regfile|rs_mem|s_memory~140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~140feeder_combout\,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~140_q\);

-- Location: FF_X65_Y32_N9
\regfile|rs_mem|s_memory~76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~76_q\);

-- Location: LCCOMB_X65_Y32_N8
\regfile|rs_mem|s_memory~1319\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1319_combout\ = (\instmem|Mux3~1_combout\ & (((!\instmem|Mux4~0_combout\)))) # (!\instmem|Mux3~1_combout\ & ((\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~76_q\))) # (!\instmem|Mux4~0_combout\ & 
-- (\regfile|rs_mem|s_memory~140_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~140_q\,
	datac => \regfile|rs_mem|s_memory~76_q\,
	datad => \instmem|Mux4~0_combout\,
	combout => \regfile|rs_mem|s_memory~1319_combout\);

-- Location: LCCOMB_X63_Y30_N6
\regfile|rs_mem|s_memory~1320\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1320_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~1319_combout\ & ((\regfile|rs_mem|s_memory~268_q\))) # (!\regfile|rs_mem|s_memory~1319_combout\ & (\regfile|rs_mem|s_memory~204_q\)))) # 
-- (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~1319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~204_q\,
	datac => \regfile|rs_mem|s_memory~268_q\,
	datad => \regfile|rs_mem|s_memory~1319_combout\,
	combout => \regfile|rs_mem|s_memory~1320_combout\);

-- Location: LCCOMB_X65_Y31_N16
\regfile|rs_mem|s_memory~1323\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1323_combout\ = (\instmem|Mux1~0_combout\ & ((\instmem|Mux7~2_combout\) # ((\regfile|rs_mem|s_memory~1320_combout\)))) # (!\instmem|Mux1~0_combout\ & (!\instmem|Mux7~2_combout\ & (\regfile|rs_mem|s_memory~1322_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux1~0_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~1322_combout\,
	datad => \regfile|rs_mem|s_memory~1320_combout\,
	combout => \regfile|rs_mem|s_memory~1323_combout\);

-- Location: LCCOMB_X65_Y31_N18
\regfile|rs_mem|s_memory~1326\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1326_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1323_combout\ & (\regfile|rs_mem|s_memory~1325_combout\)) # (!\regfile|rs_mem|s_memory~1323_combout\ & ((\regfile|rs_mem|s_memory~1318_combout\))))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~1323_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1325_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~1318_combout\,
	datad => \regfile|rs_mem|s_memory~1323_combout\,
	combout => \regfile|rs_mem|s_memory~1326_combout\);

-- Location: LCCOMB_X65_Y31_N12
\regfile|rs_mem|readData[6]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[6]~32_combout\ = (!\regfile|rs_mem|Equal0~0_combout\ & \regfile|rs_mem|s_memory~1326_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile|rs_mem|Equal0~0_combout\,
	datad => \regfile|rs_mem|s_memory~1326_combout\,
	combout => \regfile|rs_mem|readData[6]~32_combout\);

-- Location: LCCOMB_X69_Y30_N0
\alu|Add0|auto_generated|result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|result_int[8]~16_combout\ = ((\regfile|rs_mem|readData[7]~31_combout\ $ (\alu|Add0|auto_generated|_~11_combout\ $ (!\alu|Add0|auto_generated|result_int[7]~15\)))) # (GND)
-- \alu|Add0|auto_generated|result_int[8]~17\ = CARRY((\regfile|rs_mem|readData[7]~31_combout\ & ((\alu|Add0|auto_generated|_~11_combout\) # (!\alu|Add0|auto_generated|result_int[7]~15\))) # (!\regfile|rs_mem|readData[7]~31_combout\ & 
-- (\alu|Add0|auto_generated|_~11_combout\ & !\alu|Add0|auto_generated|result_int[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|readData[7]~31_combout\,
	datab => \alu|Add0|auto_generated|_~11_combout\,
	datad => VCC,
	cin => \alu|Add0|auto_generated|result_int[7]~15\,
	combout => \alu|Add0|auto_generated|result_int[8]~16_combout\,
	cout => \alu|Add0|auto_generated|result_int[8]~17\);

-- Location: LCCOMB_X67_Y34_N8
\mux2|muxout[7]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux2|muxout[7]~33_combout\ = (\mux2|muxout[6]~5_combout\) # ((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1321_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux2|muxout[6]~5_combout\,
	datac => \mux2|muxout[1]~0_combout\,
	datad => \regfile|rt_mem|s_memory~1321_combout\,
	combout => \mux2|muxout[7]~33_combout\);

-- Location: LCCOMB_X67_Y34_N20
\alu|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux24~0_combout\ = (!\alucontrol|Mux4~1_combout\ & ((\mux2|muxout[7]~33_combout\ & ((\regfile|rs_mem|readData[7]~31_combout\) # (\alucontrol|Mux5~3_combout\))) # (!\mux2|muxout[7]~33_combout\ & (\regfile|rs_mem|readData[7]~31_combout\ & 
-- \alucontrol|Mux5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|Mux4~1_combout\,
	datab => \mux2|muxout[7]~33_combout\,
	datac => \regfile|rs_mem|readData[7]~31_combout\,
	datad => \alucontrol|Mux5~3_combout\,
	combout => \alu|Mux24~0_combout\);

-- Location: LCCOMB_X65_Y34_N0
\alu|Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux24~1_combout\ = (\alu|Mux24~0_combout\) # ((!\alucontrol|Mux5~3_combout\ & (\alucontrol|Mux4~1_combout\ & \alu|Add0|auto_generated|result_int[8]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|Mux5~3_combout\,
	datab => \alucontrol|Mux4~1_combout\,
	datac => \alu|Add0|auto_generated|result_int[8]~16_combout\,
	datad => \alu|Mux24~0_combout\,
	combout => \alu|Mux24~1_combout\);

-- Location: FF_X65_Y34_N1
\regfile|rs_mem|s_memory~525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \alu|Mux24~1_combout\,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~525_q\);

-- Location: LCCOMB_X66_Y34_N30
\regfile|rs_mem|s_memory~397feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~397feeder_combout\ = \alu|Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux24~1_combout\,
	combout => \regfile|rs_mem|s_memory~397feeder_combout\);

-- Location: FF_X66_Y34_N31
\regfile|rs_mem|s_memory~397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~397feeder_combout\,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~397_q\);

-- Location: LCCOMB_X66_Y34_N12
\regfile|rs_mem|s_memory~333feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~333feeder_combout\ = \alu|Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux24~1_combout\,
	combout => \regfile|rs_mem|s_memory~333feeder_combout\);

-- Location: FF_X66_Y34_N13
\regfile|rs_mem|s_memory~333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~333feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~333_q\);

-- Location: LCCOMB_X65_Y36_N24
\regfile|rs_mem|s_memory~461feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~461feeder_combout\ = \alu|Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux24~1_combout\,
	combout => \regfile|rs_mem|s_memory~461feeder_combout\);

-- Location: FF_X65_Y36_N25
\regfile|rs_mem|s_memory~461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~461feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~461_q\);

-- Location: LCCOMB_X67_Y34_N28
\regfile|rs_mem|s_memory~1314\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1314_combout\ = (\instmem|Mux4~0_combout\ & ((\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~461_q\))) # (!\instmem|Mux3~1_combout\ & (\regfile|rs_mem|s_memory~333_q\)))) # (!\instmem|Mux4~0_combout\ & 
-- (((\instmem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~333_q\,
	datab => \instmem|Mux4~0_combout\,
	datac => \instmem|Mux3~1_combout\,
	datad => \regfile|rs_mem|s_memory~461_q\,
	combout => \regfile|rs_mem|s_memory~1314_combout\);

-- Location: LCCOMB_X67_Y34_N10
\regfile|rs_mem|s_memory~1315\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1315_combout\ = (\instmem|Mux4~0_combout\ & (((\regfile|rs_mem|s_memory~1314_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~1314_combout\ & (\regfile|rs_mem|s_memory~525_q\)) # 
-- (!\regfile|rs_mem|s_memory~1314_combout\ & ((\regfile|rs_mem|s_memory~397_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~525_q\,
	datab => \regfile|rs_mem|s_memory~397_q\,
	datac => \instmem|Mux4~0_combout\,
	datad => \regfile|rs_mem|s_memory~1314_combout\,
	combout => \regfile|rs_mem|s_memory~1315_combout\);

-- Location: LCCOMB_X66_Y33_N30
\regfile|rs_mem|s_memory~493feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~493feeder_combout\ = \alu|Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux24~1_combout\,
	combout => \regfile|rs_mem|s_memory~493feeder_combout\);

-- Location: FF_X66_Y33_N31
\regfile|rs_mem|s_memory~493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~493feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~493_q\);

-- Location: LCCOMB_X66_Y35_N22
\regfile|rs_mem|s_memory~429feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~429feeder_combout\ = \alu|Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux24~1_combout\,
	combout => \regfile|rs_mem|s_memory~429feeder_combout\);

-- Location: FF_X66_Y35_N23
\regfile|rs_mem|s_memory~429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~429feeder_combout\,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~429_q\);

-- Location: FF_X66_Y35_N25
\regfile|rs_mem|s_memory~301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~301_q\);

-- Location: LCCOMB_X66_Y35_N24
\regfile|rs_mem|s_memory~1307\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1307_combout\ = (\instmem|Mux4~0_combout\ & ((\instmem|Mux3~1_combout\ & (\regfile|rs_mem|s_memory~429_q\)) # (!\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~301_q\))))) # (!\instmem|Mux4~0_combout\ & 
-- (((\instmem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~0_combout\,
	datab => \regfile|rs_mem|s_memory~429_q\,
	datac => \regfile|rs_mem|s_memory~301_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1307_combout\);

-- Location: LCCOMB_X66_Y36_N12
\regfile|rs_mem|s_memory~365feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~365feeder_combout\ = \alu|Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux24~1_combout\,
	combout => \regfile|rs_mem|s_memory~365feeder_combout\);

-- Location: FF_X66_Y36_N13
\regfile|rs_mem|s_memory~365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~365feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~365_q\);

-- Location: LCCOMB_X67_Y34_N4
\regfile|rs_mem|s_memory~1308\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1308_combout\ = (\instmem|Mux4~0_combout\ & (((\regfile|rs_mem|s_memory~1307_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~1307_combout\ & (\regfile|rs_mem|s_memory~493_q\)) # 
-- (!\regfile|rs_mem|s_memory~1307_combout\ & ((\regfile|rs_mem|s_memory~365_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~493_q\,
	datab => \instmem|Mux4~0_combout\,
	datac => \regfile|rs_mem|s_memory~1307_combout\,
	datad => \regfile|rs_mem|s_memory~365_q\,
	combout => \regfile|rs_mem|s_memory~1308_combout\);

-- Location: LCCOMB_X67_Y35_N8
\regfile|rs_mem|s_memory~205feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~205feeder_combout\ = \alu|Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux24~1_combout\,
	combout => \regfile|rs_mem|s_memory~205feeder_combout\);

-- Location: FF_X67_Y35_N9
\regfile|rs_mem|s_memory~205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~205feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~205_q\);

-- Location: FF_X67_Y35_N31
\regfile|rs_mem|s_memory~269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~269_q\);

-- Location: LCCOMB_X69_Y26_N16
\regfile|rs_mem|s_memory~141feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~141feeder_combout\ = \alu|Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux24~1_combout\,
	combout => \regfile|rs_mem|s_memory~141feeder_combout\);

-- Location: FF_X69_Y26_N17
\regfile|rs_mem|s_memory~141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~141feeder_combout\,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~141_q\);

-- Location: FF_X69_Y26_N3
\regfile|rs_mem|s_memory~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~77_q\);

-- Location: LCCOMB_X69_Y26_N2
\regfile|rs_mem|s_memory~1309\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1309_combout\ = (\instmem|Mux3~1_combout\ & (((!\instmem|Mux4~0_combout\)))) # (!\instmem|Mux3~1_combout\ & ((\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~77_q\))) # (!\instmem|Mux4~0_combout\ & 
-- (\regfile|rs_mem|s_memory~141_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~141_q\,
	datac => \regfile|rs_mem|s_memory~77_q\,
	datad => \instmem|Mux4~0_combout\,
	combout => \regfile|rs_mem|s_memory~1309_combout\);

-- Location: LCCOMB_X67_Y35_N30
\regfile|rs_mem|s_memory~1310\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1310_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~1309_combout\ & ((\regfile|rs_mem|s_memory~269_q\))) # (!\regfile|rs_mem|s_memory~1309_combout\ & (\regfile|rs_mem|s_memory~205_q\)))) # 
-- (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~1309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~205_q\,
	datac => \regfile|rs_mem|s_memory~269_q\,
	datad => \regfile|rs_mem|s_memory~1309_combout\,
	combout => \regfile|rs_mem|s_memory~1310_combout\);

-- Location: LCCOMB_X68_Y36_N20
\regfile|rs_mem|s_memory~173feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~173feeder_combout\ = \alu|Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux24~1_combout\,
	combout => \regfile|rs_mem|s_memory~173feeder_combout\);

-- Location: FF_X68_Y36_N21
\regfile|rs_mem|s_memory~173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~173feeder_combout\,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~173_q\);

-- Location: FF_X67_Y36_N15
\regfile|rs_mem|s_memory~237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~237_q\);

-- Location: FF_X67_Y36_N29
\regfile|rs_mem|s_memory~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~45_q\);

-- Location: LCCOMB_X66_Y36_N30
\regfile|rs_mem|s_memory~109feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~109feeder_combout\ = \alu|Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux24~1_combout\,
	combout => \regfile|rs_mem|s_memory~109feeder_combout\);

-- Location: FF_X66_Y36_N31
\regfile|rs_mem|s_memory~109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~109feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~109_q\);

-- Location: LCCOMB_X67_Y36_N28
\regfile|rs_mem|s_memory~1311\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1311_combout\ = (\instmem|Mux3~1_combout\ & (!\instmem|Mux4~0_combout\)) # (!\instmem|Mux3~1_combout\ & ((\instmem|Mux4~0_combout\ & (\regfile|rs_mem|s_memory~45_q\)) # (!\instmem|Mux4~0_combout\ & 
-- ((\regfile|rs_mem|s_memory~109_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \instmem|Mux4~0_combout\,
	datac => \regfile|rs_mem|s_memory~45_q\,
	datad => \regfile|rs_mem|s_memory~109_q\,
	combout => \regfile|rs_mem|s_memory~1311_combout\);

-- Location: LCCOMB_X67_Y36_N14
\regfile|rs_mem|s_memory~1312\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1312_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~1311_combout\ & ((\regfile|rs_mem|s_memory~237_q\))) # (!\regfile|rs_mem|s_memory~1311_combout\ & (\regfile|rs_mem|s_memory~173_q\)))) # 
-- (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~1311_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~173_q\,
	datac => \regfile|rs_mem|s_memory~237_q\,
	datad => \regfile|rs_mem|s_memory~1311_combout\,
	combout => \regfile|rs_mem|s_memory~1312_combout\);

-- Location: LCCOMB_X67_Y34_N2
\regfile|rs_mem|s_memory~1313\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1313_combout\ = (\instmem|Mux7~2_combout\ & (\instmem|Mux1~0_combout\)) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux1~0_combout\ & (\regfile|rs_mem|s_memory~1310_combout\)) # (!\instmem|Mux1~0_combout\ & 
-- ((\regfile|rs_mem|s_memory~1312_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \instmem|Mux1~0_combout\,
	datac => \regfile|rs_mem|s_memory~1310_combout\,
	datad => \regfile|rs_mem|s_memory~1312_combout\,
	combout => \regfile|rs_mem|s_memory~1313_combout\);

-- Location: LCCOMB_X67_Y34_N12
\regfile|rs_mem|s_memory~1316\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1316_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1313_combout\ & (\regfile|rs_mem|s_memory~1315_combout\)) # (!\regfile|rs_mem|s_memory~1313_combout\ & ((\regfile|rs_mem|s_memory~1308_combout\))))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~1313_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1315_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~1308_combout\,
	datad => \regfile|rs_mem|s_memory~1313_combout\,
	combout => \regfile|rs_mem|s_memory~1316_combout\);

-- Location: LCCOMB_X67_Y34_N14
\regfile|rs_mem|readData[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[7]~31_combout\ = (!\regfile|rs_mem|Equal0~0_combout\ & \regfile|rs_mem|s_memory~1316_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile|rs_mem|Equal0~0_combout\,
	datad => \regfile|rs_mem|s_memory~1316_combout\,
	combout => \regfile|rs_mem|readData[7]~31_combout\);

-- Location: LCCOMB_X69_Y30_N2
\alu|Add0|auto_generated|result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|result_int[9]~18_combout\ = (\regfile|rs_mem|readData[8]~30_combout\ & ((\alu|Add0|auto_generated|_~12_combout\ & (\alu|Add0|auto_generated|result_int[8]~17\ & VCC)) # (!\alu|Add0|auto_generated|_~12_combout\ & 
-- (!\alu|Add0|auto_generated|result_int[8]~17\)))) # (!\regfile|rs_mem|readData[8]~30_combout\ & ((\alu|Add0|auto_generated|_~12_combout\ & (!\alu|Add0|auto_generated|result_int[8]~17\)) # (!\alu|Add0|auto_generated|_~12_combout\ & 
-- ((\alu|Add0|auto_generated|result_int[8]~17\) # (GND)))))
-- \alu|Add0|auto_generated|result_int[9]~19\ = CARRY((\regfile|rs_mem|readData[8]~30_combout\ & (!\alu|Add0|auto_generated|_~12_combout\ & !\alu|Add0|auto_generated|result_int[8]~17\)) # (!\regfile|rs_mem|readData[8]~30_combout\ & 
-- ((!\alu|Add0|auto_generated|result_int[8]~17\) # (!\alu|Add0|auto_generated|_~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|readData[8]~30_combout\,
	datab => \alu|Add0|auto_generated|_~12_combout\,
	datad => VCC,
	cin => \alu|Add0|auto_generated|result_int[8]~17\,
	combout => \alu|Add0|auto_generated|result_int[9]~18_combout\,
	cout => \alu|Add0|auto_generated|result_int[9]~19\);

-- Location: LCCOMB_X70_Y31_N22
\mux3|muxout[8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout[8]~1_combout\ = (!\alucontrol|Mux5~4_combout\ & (!\alucontrol|Mux5~5_combout\ & ((\alu|Add0|auto_generated|result_int[9]~18_combout\) # (!\alucontrol|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|Mux5~4_combout\,
	datab => \alucontrol|Mux5~5_combout\,
	datac => \alucontrol|Mux4~1_combout\,
	datad => \alu|Add0|auto_generated|result_int[9]~18_combout\,
	combout => \mux3|muxout[8]~1_combout\);

-- Location: LCCOMB_X70_Y31_N20
\mux2|muxout[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux2|muxout[8]~32_combout\ = (\mux2|muxout[6]~5_combout\) # ((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1311_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[6]~5_combout\,
	datab => \mux2|muxout[1]~0_combout\,
	datad => \regfile|rt_mem|s_memory~1311_combout\,
	combout => \mux2|muxout[8]~32_combout\);

-- Location: LCCOMB_X70_Y31_N16
\mux3|muxout[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout\(8) = (\alucontrol|Mux4~1_combout\ & (((\mux3|muxout[8]~1_combout\)))) # (!\alucontrol|Mux4~1_combout\ & ((\regfile|rs_mem|readData[8]~30_combout\ & ((\mux2|muxout[8]~32_combout\) # (!\mux3|muxout[8]~1_combout\))) # 
-- (!\regfile|rs_mem|readData[8]~30_combout\ & (!\mux3|muxout[8]~1_combout\ & \mux2|muxout[8]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|Mux4~1_combout\,
	datab => \regfile|rs_mem|readData[8]~30_combout\,
	datac => \mux3|muxout[8]~1_combout\,
	datad => \mux2|muxout[8]~32_combout\,
	combout => \mux3|muxout\(8));

-- Location: LCCOMB_X72_Y28_N10
\regfile|rs_mem|s_memory~366feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~366feeder_combout\ = \mux3|muxout\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(8),
	combout => \regfile|rs_mem|s_memory~366feeder_combout\);

-- Location: FF_X72_Y28_N11
\regfile|rs_mem|s_memory~366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~366feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~366_q\);

-- Location: FF_X70_Y31_N13
\regfile|rs_mem|s_memory~494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(8),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~494_q\);

-- Location: LCCOMB_X66_Y35_N10
\regfile|rs_mem|s_memory~430feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~430feeder_combout\ = \mux3|muxout\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(8),
	combout => \regfile|rs_mem|s_memory~430feeder_combout\);

-- Location: FF_X66_Y35_N11
\regfile|rs_mem|s_memory~430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~430feeder_combout\,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~430_q\);

-- Location: FF_X66_Y35_N5
\regfile|rs_mem|s_memory~302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(8),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~302_q\);

-- Location: LCCOMB_X66_Y35_N4
\regfile|rs_mem|s_memory~1297\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1297_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~430_q\) # ((!\instmem|Mux4~0_combout\)))) # (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~302_q\ & \instmem|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~430_q\,
	datab => \instmem|Mux3~1_combout\,
	datac => \regfile|rs_mem|s_memory~302_q\,
	datad => \instmem|Mux4~0_combout\,
	combout => \regfile|rs_mem|s_memory~1297_combout\);

-- Location: LCCOMB_X70_Y31_N12
\regfile|rs_mem|s_memory~1298\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1298_combout\ = (\instmem|Mux4~0_combout\ & (((\regfile|rs_mem|s_memory~1297_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~1297_combout\ & ((\regfile|rs_mem|s_memory~494_q\))) # 
-- (!\regfile|rs_mem|s_memory~1297_combout\ & (\regfile|rs_mem|s_memory~366_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~0_combout\,
	datab => \regfile|rs_mem|s_memory~366_q\,
	datac => \regfile|rs_mem|s_memory~494_q\,
	datad => \regfile|rs_mem|s_memory~1297_combout\,
	combout => \regfile|rs_mem|s_memory~1298_combout\);

-- Location: FF_X69_Y31_N19
\regfile|rs_mem|s_memory~398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(8),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~398_q\);

-- Location: FF_X70_Y31_N5
\regfile|rs_mem|s_memory~526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(8),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~526_q\);

-- Location: LCCOMB_X73_Y30_N20
\regfile|rs_mem|s_memory~462feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~462feeder_combout\ = \mux3|muxout\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(8),
	combout => \regfile|rs_mem|s_memory~462feeder_combout\);

-- Location: FF_X73_Y30_N21
\regfile|rs_mem|s_memory~462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~462feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~462_q\);

-- Location: FF_X69_Y35_N15
\regfile|rs_mem|s_memory~334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(8),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~334_q\);

-- Location: LCCOMB_X69_Y35_N14
\regfile|rs_mem|s_memory~1304\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1304_combout\ = (\instmem|Mux4~0_combout\ & ((\instmem|Mux3~1_combout\ & (\regfile|rs_mem|s_memory~462_q\)) # (!\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~334_q\))))) # (!\instmem|Mux4~0_combout\ & 
-- (((\instmem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~462_q\,
	datab => \instmem|Mux4~0_combout\,
	datac => \regfile|rs_mem|s_memory~334_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1304_combout\);

-- Location: LCCOMB_X70_Y31_N4
\regfile|rs_mem|s_memory~1305\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1305_combout\ = (\instmem|Mux4~0_combout\ & (((\regfile|rs_mem|s_memory~1304_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~1304_combout\ & ((\regfile|rs_mem|s_memory~526_q\))) # 
-- (!\regfile|rs_mem|s_memory~1304_combout\ & (\regfile|rs_mem|s_memory~398_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~0_combout\,
	datab => \regfile|rs_mem|s_memory~398_q\,
	datac => \regfile|rs_mem|s_memory~526_q\,
	datad => \regfile|rs_mem|s_memory~1304_combout\,
	combout => \regfile|rs_mem|s_memory~1305_combout\);

-- Location: LCCOMB_X75_Y31_N16
\regfile|rs_mem|s_memory~206feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~206feeder_combout\ = \mux3|muxout\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(8),
	combout => \regfile|rs_mem|s_memory~206feeder_combout\);

-- Location: FF_X75_Y31_N17
\regfile|rs_mem|s_memory~206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~206feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~206_q\);

-- Location: FF_X75_Y31_N15
\regfile|rs_mem|s_memory~270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(8),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~270_q\);

-- Location: LCCOMB_X77_Y31_N2
\regfile|rs_mem|s_memory~142feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~142feeder_combout\ = \mux3|muxout\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(8),
	combout => \regfile|rs_mem|s_memory~142feeder_combout\);

-- Location: FF_X77_Y31_N3
\regfile|rs_mem|s_memory~142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~142feeder_combout\,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~142_q\);

-- Location: LCCOMB_X77_Y31_N28
\regfile|rs_mem|s_memory~78feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~78feeder_combout\ = \mux3|muxout\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(8),
	combout => \regfile|rs_mem|s_memory~78feeder_combout\);

-- Location: FF_X77_Y31_N29
\regfile|rs_mem|s_memory~78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~78feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~78_q\);

-- Location: LCCOMB_X76_Y31_N22
\regfile|rs_mem|s_memory~1299\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1299_combout\ = (\instmem|Mux4~0_combout\ & (((\regfile|rs_mem|s_memory~78_q\ & !\instmem|Mux3~1_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~142_q\) # ((\instmem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~142_q\,
	datab => \regfile|rs_mem|s_memory~78_q\,
	datac => \instmem|Mux4~0_combout\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1299_combout\);

-- Location: LCCOMB_X75_Y31_N14
\regfile|rs_mem|s_memory~1300\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1300_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~1299_combout\ & ((\regfile|rs_mem|s_memory~270_q\))) # (!\regfile|rs_mem|s_memory~1299_combout\ & (\regfile|rs_mem|s_memory~206_q\)))) # 
-- (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~1299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~206_q\,
	datab => \instmem|Mux3~1_combout\,
	datac => \regfile|rs_mem|s_memory~270_q\,
	datad => \regfile|rs_mem|s_memory~1299_combout\,
	combout => \regfile|rs_mem|s_memory~1300_combout\);

-- Location: LCCOMB_X70_Y35_N20
\regfile|rs_mem|s_memory~174feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~174feeder_combout\ = \mux3|muxout\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(8),
	combout => \regfile|rs_mem|s_memory~174feeder_combout\);

-- Location: FF_X70_Y35_N21
\regfile|rs_mem|s_memory~174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~174feeder_combout\,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~174_q\);

-- Location: FF_X70_Y35_N23
\regfile|rs_mem|s_memory~238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(8),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~238_q\);

-- Location: LCCOMB_X68_Y27_N26
\regfile|rs_mem|s_memory~110feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~110feeder_combout\ = \mux3|muxout\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(8),
	combout => \regfile|rs_mem|s_memory~110feeder_combout\);

-- Location: FF_X68_Y27_N27
\regfile|rs_mem|s_memory~110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~110feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~110_q\);

-- Location: FF_X66_Y31_N11
\regfile|rs_mem|s_memory~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(8),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~46_q\);

-- Location: LCCOMB_X66_Y31_N10
\regfile|rs_mem|s_memory~1301\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1301_combout\ = (\instmem|Mux4~0_combout\ & (((\regfile|rs_mem|s_memory~46_q\ & !\instmem|Mux3~1_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~110_q\) # ((\instmem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~0_combout\,
	datab => \regfile|rs_mem|s_memory~110_q\,
	datac => \regfile|rs_mem|s_memory~46_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1301_combout\);

-- Location: LCCOMB_X70_Y35_N22
\regfile|rs_mem|s_memory~1302\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1302_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~1301_combout\ & ((\regfile|rs_mem|s_memory~238_q\))) # (!\regfile|rs_mem|s_memory~1301_combout\ & (\regfile|rs_mem|s_memory~174_q\)))) # 
-- (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~1301_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~174_q\,
	datac => \regfile|rs_mem|s_memory~238_q\,
	datad => \regfile|rs_mem|s_memory~1301_combout\,
	combout => \regfile|rs_mem|s_memory~1302_combout\);

-- Location: LCCOMB_X70_Y31_N6
\regfile|rs_mem|s_memory~1303\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1303_combout\ = (\instmem|Mux1~0_combout\ & ((\instmem|Mux7~2_combout\) # ((\regfile|rs_mem|s_memory~1300_combout\)))) # (!\instmem|Mux1~0_combout\ & (!\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1302_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux1~0_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~1300_combout\,
	datad => \regfile|rs_mem|s_memory~1302_combout\,
	combout => \regfile|rs_mem|s_memory~1303_combout\);

-- Location: LCCOMB_X70_Y31_N18
\regfile|rs_mem|s_memory~1306\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1306_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1303_combout\ & ((\regfile|rs_mem|s_memory~1305_combout\))) # (!\regfile|rs_mem|s_memory~1303_combout\ & (\regfile|rs_mem|s_memory~1298_combout\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~1303_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1298_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~1305_combout\,
	datad => \regfile|rs_mem|s_memory~1303_combout\,
	combout => \regfile|rs_mem|s_memory~1306_combout\);

-- Location: LCCOMB_X70_Y31_N24
\regfile|rs_mem|readData[8]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[8]~30_combout\ = (!\regfile|rs_mem|Equal0~0_combout\ & \regfile|rs_mem|s_memory~1306_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|Equal0~0_combout\,
	datad => \regfile|rs_mem|s_memory~1306_combout\,
	combout => \regfile|rs_mem|readData[8]~30_combout\);

-- Location: LCCOMB_X69_Y30_N4
\alu|Add0|auto_generated|result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|result_int[10]~20_combout\ = ((\regfile|rs_mem|readData[9]~29_combout\ $ (\alu|Add0|auto_generated|_~13_combout\ $ (!\alu|Add0|auto_generated|result_int[9]~19\)))) # (GND)
-- \alu|Add0|auto_generated|result_int[10]~21\ = CARRY((\regfile|rs_mem|readData[9]~29_combout\ & ((\alu|Add0|auto_generated|_~13_combout\) # (!\alu|Add0|auto_generated|result_int[9]~19\))) # (!\regfile|rs_mem|readData[9]~29_combout\ & 
-- (\alu|Add0|auto_generated|_~13_combout\ & !\alu|Add0|auto_generated|result_int[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|readData[9]~29_combout\,
	datab => \alu|Add0|auto_generated|_~13_combout\,
	datad => VCC,
	cin => \alu|Add0|auto_generated|result_int[9]~19\,
	combout => \alu|Add0|auto_generated|result_int[10]~20_combout\,
	cout => \alu|Add0|auto_generated|result_int[10]~21\);

-- Location: LCCOMB_X68_Y30_N28
\mux3|muxout[9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout[9]~2_combout\ = (!\alucontrol|Mux5~4_combout\ & (!\alucontrol|Mux5~5_combout\ & ((\alu|Add0|auto_generated|result_int[10]~20_combout\) # (!\alucontrol|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|Mux4~1_combout\,
	datab => \alucontrol|Mux5~4_combout\,
	datac => \alucontrol|Mux5~5_combout\,
	datad => \alu|Add0|auto_generated|result_int[10]~20_combout\,
	combout => \mux3|muxout[9]~2_combout\);

-- Location: LCCOMB_X67_Y30_N12
\mux3|muxout[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout\(9) = (\alucontrol|Mux4~1_combout\ & (((\mux3|muxout[9]~2_combout\)))) # (!\alucontrol|Mux4~1_combout\ & ((\regfile|rs_mem|readData[9]~29_combout\ & ((\mux2|muxout[9]~31_combout\) # (!\mux3|muxout[9]~2_combout\))) # 
-- (!\regfile|rs_mem|readData[9]~29_combout\ & (\mux2|muxout[9]~31_combout\ & !\mux3|muxout[9]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|readData[9]~29_combout\,
	datab => \alucontrol|Mux4~1_combout\,
	datac => \mux2|muxout[9]~31_combout\,
	datad => \mux3|muxout[9]~2_combout\,
	combout => \mux3|muxout\(9));

-- Location: LCCOMB_X67_Y29_N22
\regfile|rs_mem|s_memory~527feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~527feeder_combout\ = \mux3|muxout\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(9),
	combout => \regfile|rs_mem|s_memory~527feeder_combout\);

-- Location: FF_X67_Y29_N23
\regfile|rs_mem|s_memory~527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~527feeder_combout\,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~527_q\);

-- Location: FF_X66_Y34_N21
\regfile|rs_mem|s_memory~399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(9),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~399_q\);

-- Location: LCCOMB_X67_Y30_N26
\regfile|rs_mem|s_memory~463feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~463feeder_combout\ = \mux3|muxout\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(9),
	combout => \regfile|rs_mem|s_memory~463feeder_combout\);

-- Location: FF_X67_Y30_N27
\regfile|rs_mem|s_memory~463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~463feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~463_q\);

-- Location: FF_X66_Y34_N3
\regfile|rs_mem|s_memory~335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(9),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~335_q\);

-- Location: LCCOMB_X66_Y34_N2
\regfile|rs_mem|s_memory~1294\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1294_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~463_q\) # ((!\instmem|Mux4~0_combout\)))) # (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~335_q\ & \instmem|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~463_q\,
	datac => \regfile|rs_mem|s_memory~335_q\,
	datad => \instmem|Mux4~0_combout\,
	combout => \regfile|rs_mem|s_memory~1294_combout\);

-- Location: LCCOMB_X66_Y34_N20
\regfile|rs_mem|s_memory~1295\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1295_combout\ = (\instmem|Mux4~0_combout\ & (((\regfile|rs_mem|s_memory~1294_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~1294_combout\ & (\regfile|rs_mem|s_memory~527_q\)) # 
-- (!\regfile|rs_mem|s_memory~1294_combout\ & ((\regfile|rs_mem|s_memory~399_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~0_combout\,
	datab => \regfile|rs_mem|s_memory~527_q\,
	datac => \regfile|rs_mem|s_memory~399_q\,
	datad => \regfile|rs_mem|s_memory~1294_combout\,
	combout => \regfile|rs_mem|s_memory~1295_combout\);

-- Location: LCCOMB_X65_Y30_N10
\regfile|rs_mem|s_memory~367feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~367feeder_combout\ = \mux3|muxout\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(9),
	combout => \regfile|rs_mem|s_memory~367feeder_combout\);

-- Location: FF_X65_Y30_N11
\regfile|rs_mem|s_memory~367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~367feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~367_q\);

-- Location: FF_X65_Y30_N1
\regfile|rs_mem|s_memory~495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(9),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~495_q\);

-- Location: LCCOMB_X75_Y33_N14
\regfile|rs_mem|s_memory~431feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~431feeder_combout\ = \mux3|muxout\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(9),
	combout => \regfile|rs_mem|s_memory~431feeder_combout\);

-- Location: FF_X75_Y33_N15
\regfile|rs_mem|s_memory~431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~431feeder_combout\,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~431_q\);

-- Location: FF_X68_Y30_N15
\regfile|rs_mem|s_memory~303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(9),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~303_q\);

-- Location: LCCOMB_X68_Y30_N14
\regfile|rs_mem|s_memory~1287\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1287_combout\ = (\instmem|Mux4~0_combout\ & ((\instmem|Mux3~1_combout\ & (\regfile|rs_mem|s_memory~431_q\)) # (!\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~303_q\))))) # (!\instmem|Mux4~0_combout\ & 
-- (((\instmem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~431_q\,
	datab => \instmem|Mux4~0_combout\,
	datac => \regfile|rs_mem|s_memory~303_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1287_combout\);

-- Location: LCCOMB_X65_Y30_N0
\regfile|rs_mem|s_memory~1288\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1288_combout\ = (\instmem|Mux4~0_combout\ & (((\regfile|rs_mem|s_memory~1287_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~1287_combout\ & ((\regfile|rs_mem|s_memory~495_q\))) # 
-- (!\regfile|rs_mem|s_memory~1287_combout\ & (\regfile|rs_mem|s_memory~367_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~367_q\,
	datab => \instmem|Mux4~0_combout\,
	datac => \regfile|rs_mem|s_memory~495_q\,
	datad => \regfile|rs_mem|s_memory~1287_combout\,
	combout => \regfile|rs_mem|s_memory~1288_combout\);

-- Location: LCCOMB_X66_Y31_N2
\regfile|rs_mem|s_memory~175feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~175feeder_combout\ = \mux3|muxout\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(9),
	combout => \regfile|rs_mem|s_memory~175feeder_combout\);

-- Location: FF_X66_Y31_N3
\regfile|rs_mem|s_memory~175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~175feeder_combout\,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~175_q\);

-- Location: FF_X65_Y31_N15
\regfile|rs_mem|s_memory~239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(9),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~239_q\);

-- Location: LCCOMB_X68_Y35_N20
\regfile|rs_mem|s_memory~111feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~111feeder_combout\ = \mux3|muxout\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(9),
	combout => \regfile|rs_mem|s_memory~111feeder_combout\);

-- Location: FF_X68_Y35_N21
\regfile|rs_mem|s_memory~111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~111feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~111_q\);

-- Location: FF_X66_Y31_N29
\regfile|rs_mem|s_memory~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(9),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~47_q\);

-- Location: LCCOMB_X66_Y31_N28
\regfile|rs_mem|s_memory~1291\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1291_combout\ = (\instmem|Mux4~0_combout\ & (((\regfile|rs_mem|s_memory~47_q\ & !\instmem|Mux3~1_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~111_q\) # ((\instmem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~111_q\,
	datab => \instmem|Mux4~0_combout\,
	datac => \regfile|rs_mem|s_memory~47_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1291_combout\);

-- Location: LCCOMB_X65_Y31_N14
\regfile|rs_mem|s_memory~1292\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1292_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~1291_combout\ & ((\regfile|rs_mem|s_memory~239_q\))) # (!\regfile|rs_mem|s_memory~1291_combout\ & (\regfile|rs_mem|s_memory~175_q\)))) # 
-- (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~1291_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~175_q\,
	datab => \instmem|Mux3~1_combout\,
	datac => \regfile|rs_mem|s_memory~239_q\,
	datad => \regfile|rs_mem|s_memory~1291_combout\,
	combout => \regfile|rs_mem|s_memory~1292_combout\);

-- Location: LCCOMB_X65_Y26_N12
\regfile|rs_mem|s_memory~207feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~207feeder_combout\ = \mux3|muxout\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(9),
	combout => \regfile|rs_mem|s_memory~207feeder_combout\);

-- Location: FF_X65_Y26_N13
\regfile|rs_mem|s_memory~207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~207feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~207_q\);

-- Location: FF_X65_Y26_N27
\regfile|rs_mem|s_memory~271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(9),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~271_q\);

-- Location: LCCOMB_X69_Y26_N8
\regfile|rs_mem|s_memory~143feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~143feeder_combout\ = \mux3|muxout\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(9),
	combout => \regfile|rs_mem|s_memory~143feeder_combout\);

-- Location: FF_X69_Y26_N9
\regfile|rs_mem|s_memory~143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~143feeder_combout\,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~143_q\);

-- Location: FF_X69_Y26_N23
\regfile|rs_mem|s_memory~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(9),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~79_q\);

-- Location: LCCOMB_X69_Y26_N22
\regfile|rs_mem|s_memory~1289\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1289_combout\ = (\instmem|Mux3~1_combout\ & (((!\instmem|Mux4~0_combout\)))) # (!\instmem|Mux3~1_combout\ & ((\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~79_q\))) # (!\instmem|Mux4~0_combout\ & 
-- (\regfile|rs_mem|s_memory~143_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~143_q\,
	datac => \regfile|rs_mem|s_memory~79_q\,
	datad => \instmem|Mux4~0_combout\,
	combout => \regfile|rs_mem|s_memory~1289_combout\);

-- Location: LCCOMB_X65_Y26_N26
\regfile|rs_mem|s_memory~1290\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1290_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~1289_combout\ & ((\regfile|rs_mem|s_memory~271_q\))) # (!\regfile|rs_mem|s_memory~1289_combout\ & (\regfile|rs_mem|s_memory~207_q\)))) # 
-- (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~1289_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~207_q\,
	datab => \instmem|Mux3~1_combout\,
	datac => \regfile|rs_mem|s_memory~271_q\,
	datad => \regfile|rs_mem|s_memory~1289_combout\,
	combout => \regfile|rs_mem|s_memory~1290_combout\);

-- Location: LCCOMB_X65_Y31_N4
\regfile|rs_mem|s_memory~1293\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1293_combout\ = (\instmem|Mux1~0_combout\ & ((\instmem|Mux7~2_combout\) # ((\regfile|rs_mem|s_memory~1290_combout\)))) # (!\instmem|Mux1~0_combout\ & (!\instmem|Mux7~2_combout\ & (\regfile|rs_mem|s_memory~1292_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux1~0_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~1292_combout\,
	datad => \regfile|rs_mem|s_memory~1290_combout\,
	combout => \regfile|rs_mem|s_memory~1293_combout\);

-- Location: LCCOMB_X65_Y31_N2
\regfile|rs_mem|s_memory~1296\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1296_combout\ = (\regfile|rs_mem|s_memory~1293_combout\ & ((\regfile|rs_mem|s_memory~1295_combout\) # ((!\instmem|Mux7~2_combout\)))) # (!\regfile|rs_mem|s_memory~1293_combout\ & (((\regfile|rs_mem|s_memory~1288_combout\ & 
-- \instmem|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1295_combout\,
	datab => \regfile|rs_mem|s_memory~1288_combout\,
	datac => \regfile|rs_mem|s_memory~1293_combout\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1296_combout\);

-- Location: LCCOMB_X65_Y31_N20
\regfile|rs_mem|readData[9]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[9]~29_combout\ = (!\regfile|rs_mem|Equal0~0_combout\ & \regfile|rs_mem|s_memory~1296_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile|rs_mem|Equal0~0_combout\,
	datad => \regfile|rs_mem|s_memory~1296_combout\,
	combout => \regfile|rs_mem|readData[9]~29_combout\);

-- Location: LCCOMB_X69_Y30_N6
\alu|Add0|auto_generated|result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|result_int[11]~22_combout\ = (\regfile|rs_mem|readData[10]~28_combout\ & ((\alu|Add0|auto_generated|_~14_combout\ & (\alu|Add0|auto_generated|result_int[10]~21\ & VCC)) # (!\alu|Add0|auto_generated|_~14_combout\ & 
-- (!\alu|Add0|auto_generated|result_int[10]~21\)))) # (!\regfile|rs_mem|readData[10]~28_combout\ & ((\alu|Add0|auto_generated|_~14_combout\ & (!\alu|Add0|auto_generated|result_int[10]~21\)) # (!\alu|Add0|auto_generated|_~14_combout\ & 
-- ((\alu|Add0|auto_generated|result_int[10]~21\) # (GND)))))
-- \alu|Add0|auto_generated|result_int[11]~23\ = CARRY((\regfile|rs_mem|readData[10]~28_combout\ & (!\alu|Add0|auto_generated|_~14_combout\ & !\alu|Add0|auto_generated|result_int[10]~21\)) # (!\regfile|rs_mem|readData[10]~28_combout\ & 
-- ((!\alu|Add0|auto_generated|result_int[10]~21\) # (!\alu|Add0|auto_generated|_~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|readData[10]~28_combout\,
	datab => \alu|Add0|auto_generated|_~14_combout\,
	datad => VCC,
	cin => \alu|Add0|auto_generated|result_int[10]~21\,
	combout => \alu|Add0|auto_generated|result_int[11]~22_combout\,
	cout => \alu|Add0|auto_generated|result_int[11]~23\);

-- Location: LCCOMB_X68_Y30_N2
\mux3|muxout[10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout[10]~3_combout\ = (!\alucontrol|Mux5~5_combout\ & (!\alucontrol|Mux5~4_combout\ & ((\alu|Add0|auto_generated|result_int[11]~22_combout\) # (!\alucontrol|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|Mux5~5_combout\,
	datab => \alucontrol|Mux5~4_combout\,
	datac => \alucontrol|Mux4~1_combout\,
	datad => \alu|Add0|auto_generated|result_int[11]~22_combout\,
	combout => \mux3|muxout[10]~3_combout\);

-- Location: LCCOMB_X68_Y30_N0
\mux3|muxout[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout\(10) = (\alucontrol|Mux4~1_combout\ & (((\mux3|muxout[10]~3_combout\)))) # (!\alucontrol|Mux4~1_combout\ & ((\regfile|rs_mem|readData[10]~28_combout\ & ((\mux2|muxout[10]~30_combout\) # (!\mux3|muxout[10]~3_combout\))) # 
-- (!\regfile|rs_mem|readData[10]~28_combout\ & (\mux2|muxout[10]~30_combout\ & !\mux3|muxout[10]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|readData[10]~28_combout\,
	datab => \mux2|muxout[10]~30_combout\,
	datac => \alucontrol|Mux4~1_combout\,
	datad => \mux3|muxout[10]~3_combout\,
	combout => \mux3|muxout\(10));

-- Location: FF_X70_Y34_N15
\regfile|rs_mem|s_memory~400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(10),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~400_q\);

-- Location: FF_X69_Y35_N29
\regfile|rs_mem|s_memory~528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(10),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~528_q\);

-- Location: LCCOMB_X70_Y33_N0
\regfile|rs_mem|s_memory~464feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~464feeder_combout\ = \mux3|muxout\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(10),
	combout => \regfile|rs_mem|s_memory~464feeder_combout\);

-- Location: FF_X70_Y33_N1
\regfile|rs_mem|s_memory~464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~464feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~464_q\);

-- Location: FF_X69_Y35_N3
\regfile|rs_mem|s_memory~336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(10),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~336_q\);

-- Location: LCCOMB_X69_Y35_N2
\regfile|rs_mem|s_memory~1284\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1284_combout\ = (\instmem|Mux4~0_combout\ & ((\instmem|Mux3~1_combout\ & (\regfile|rs_mem|s_memory~464_q\)) # (!\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~336_q\))))) # (!\instmem|Mux4~0_combout\ & 
-- (((\instmem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~464_q\,
	datab => \instmem|Mux4~0_combout\,
	datac => \regfile|rs_mem|s_memory~336_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1284_combout\);

-- Location: LCCOMB_X69_Y35_N28
\regfile|rs_mem|s_memory~1285\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1285_combout\ = (\instmem|Mux4~0_combout\ & (((\regfile|rs_mem|s_memory~1284_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~1284_combout\ & ((\regfile|rs_mem|s_memory~528_q\))) # 
-- (!\regfile|rs_mem|s_memory~1284_combout\ & (\regfile|rs_mem|s_memory~400_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~400_q\,
	datab => \instmem|Mux4~0_combout\,
	datac => \regfile|rs_mem|s_memory~528_q\,
	datad => \regfile|rs_mem|s_memory~1284_combout\,
	combout => \regfile|rs_mem|s_memory~1285_combout\);

-- Location: LCCOMB_X67_Y31_N18
\regfile|rs_mem|s_memory~368feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~368feeder_combout\ = \mux3|muxout\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(10),
	combout => \regfile|rs_mem|s_memory~368feeder_combout\);

-- Location: FF_X67_Y31_N19
\regfile|rs_mem|s_memory~368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~368feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~368_q\);

-- Location: FF_X67_Y31_N1
\regfile|rs_mem|s_memory~496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(10),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~496_q\);

-- Location: LCCOMB_X67_Y32_N8
\regfile|rs_mem|s_memory~432feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~432feeder_combout\ = \mux3|muxout\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(10),
	combout => \regfile|rs_mem|s_memory~432feeder_combout\);

-- Location: FF_X67_Y32_N9
\regfile|rs_mem|s_memory~432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~432feeder_combout\,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~432_q\);

-- Location: FF_X68_Y30_N19
\regfile|rs_mem|s_memory~304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(10),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~304_q\);

-- Location: LCCOMB_X68_Y30_N18
\regfile|rs_mem|s_memory~1277\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1277_combout\ = (\instmem|Mux4~0_combout\ & ((\instmem|Mux3~1_combout\ & (\regfile|rs_mem|s_memory~432_q\)) # (!\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~304_q\))))) # (!\instmem|Mux4~0_combout\ & 
-- (((\instmem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~432_q\,
	datab => \instmem|Mux4~0_combout\,
	datac => \regfile|rs_mem|s_memory~304_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1277_combout\);

-- Location: LCCOMB_X67_Y31_N0
\regfile|rs_mem|s_memory~1278\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1278_combout\ = (\instmem|Mux4~0_combout\ & (((\regfile|rs_mem|s_memory~1277_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~1277_combout\ & ((\regfile|rs_mem|s_memory~496_q\))) # 
-- (!\regfile|rs_mem|s_memory~1277_combout\ & (\regfile|rs_mem|s_memory~368_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~0_combout\,
	datab => \regfile|rs_mem|s_memory~368_q\,
	datac => \regfile|rs_mem|s_memory~496_q\,
	datad => \regfile|rs_mem|s_memory~1277_combout\,
	combout => \regfile|rs_mem|s_memory~1278_combout\);

-- Location: LCCOMB_X75_Y31_N18
\regfile|rs_mem|s_memory~208feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~208feeder_combout\ = \mux3|muxout\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(10),
	combout => \regfile|rs_mem|s_memory~208feeder_combout\);

-- Location: FF_X75_Y31_N19
\regfile|rs_mem|s_memory~208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~208feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~208_q\);

-- Location: FF_X75_Y31_N27
\regfile|rs_mem|s_memory~272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(10),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~272_q\);

-- Location: LCCOMB_X77_Y31_N6
\regfile|rs_mem|s_memory~144feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~144feeder_combout\ = \mux3|muxout\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(10),
	combout => \regfile|rs_mem|s_memory~144feeder_combout\);

-- Location: FF_X77_Y31_N7
\regfile|rs_mem|s_memory~144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~144feeder_combout\,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~144_q\);

-- Location: LCCOMB_X77_Y31_N0
\regfile|rs_mem|s_memory~80feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~80feeder_combout\ = \mux3|muxout\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(10),
	combout => \regfile|rs_mem|s_memory~80feeder_combout\);

-- Location: FF_X77_Y31_N1
\regfile|rs_mem|s_memory~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~80feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~80_q\);

-- Location: LCCOMB_X75_Y31_N24
\regfile|rs_mem|s_memory~1279\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1279_combout\ = (\instmem|Mux3~1_combout\ & (((!\instmem|Mux4~0_combout\)))) # (!\instmem|Mux3~1_combout\ & ((\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~80_q\))) # (!\instmem|Mux4~0_combout\ & 
-- (\regfile|rs_mem|s_memory~144_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~144_q\,
	datab => \instmem|Mux3~1_combout\,
	datac => \regfile|rs_mem|s_memory~80_q\,
	datad => \instmem|Mux4~0_combout\,
	combout => \regfile|rs_mem|s_memory~1279_combout\);

-- Location: LCCOMB_X75_Y31_N26
\regfile|rs_mem|s_memory~1280\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1280_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~1279_combout\ & ((\regfile|rs_mem|s_memory~272_q\))) # (!\regfile|rs_mem|s_memory~1279_combout\ & (\regfile|rs_mem|s_memory~208_q\)))) # 
-- (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~1279_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~208_q\,
	datac => \regfile|rs_mem|s_memory~272_q\,
	datad => \regfile|rs_mem|s_memory~1279_combout\,
	combout => \regfile|rs_mem|s_memory~1280_combout\);

-- Location: LCCOMB_X63_Y31_N0
\regfile|rs_mem|s_memory~176feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~176feeder_combout\ = \mux3|muxout\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(10),
	combout => \regfile|rs_mem|s_memory~176feeder_combout\);

-- Location: FF_X63_Y31_N1
\regfile|rs_mem|s_memory~176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~176feeder_combout\,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~176_q\);

-- Location: FF_X63_Y31_N7
\regfile|rs_mem|s_memory~240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(10),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~240_q\);

-- Location: LCCOMB_X65_Y35_N8
\regfile|rs_mem|s_memory~112feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~112feeder_combout\ = \mux3|muxout\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(10),
	combout => \regfile|rs_mem|s_memory~112feeder_combout\);

-- Location: FF_X65_Y35_N9
\regfile|rs_mem|s_memory~112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~112feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~112_q\);

-- Location: FF_X62_Y31_N21
\regfile|rs_mem|s_memory~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(10),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~48_q\);

-- Location: LCCOMB_X62_Y31_N20
\regfile|rs_mem|s_memory~1281\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1281_combout\ = (\instmem|Mux4~0_combout\ & (((\regfile|rs_mem|s_memory~48_q\ & !\instmem|Mux3~1_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~112_q\) # ((\instmem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~112_q\,
	datab => \instmem|Mux4~0_combout\,
	datac => \regfile|rs_mem|s_memory~48_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1281_combout\);

-- Location: LCCOMB_X63_Y31_N6
\regfile|rs_mem|s_memory~1282\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1282_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~1281_combout\ & ((\regfile|rs_mem|s_memory~240_q\))) # (!\regfile|rs_mem|s_memory~1281_combout\ & (\regfile|rs_mem|s_memory~176_q\)))) # 
-- (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~1281_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~176_q\,
	datac => \regfile|rs_mem|s_memory~240_q\,
	datad => \regfile|rs_mem|s_memory~1281_combout\,
	combout => \regfile|rs_mem|s_memory~1282_combout\);

-- Location: LCCOMB_X68_Y31_N2
\regfile|rs_mem|s_memory~1283\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1283_combout\ = (\instmem|Mux7~2_combout\ & (((\instmem|Mux1~0_combout\)))) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux1~0_combout\ & (\regfile|rs_mem|s_memory~1280_combout\)) # (!\instmem|Mux1~0_combout\ & 
-- ((\regfile|rs_mem|s_memory~1282_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1280_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \instmem|Mux1~0_combout\,
	datad => \regfile|rs_mem|s_memory~1282_combout\,
	combout => \regfile|rs_mem|s_memory~1283_combout\);

-- Location: LCCOMB_X68_Y31_N20
\regfile|rs_mem|s_memory~1286\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1286_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1283_combout\ & (\regfile|rs_mem|s_memory~1285_combout\)) # (!\regfile|rs_mem|s_memory~1283_combout\ & ((\regfile|rs_mem|s_memory~1278_combout\))))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~1283_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rs_mem|s_memory~1285_combout\,
	datac => \regfile|rs_mem|s_memory~1278_combout\,
	datad => \regfile|rs_mem|s_memory~1283_combout\,
	combout => \regfile|rs_mem|s_memory~1286_combout\);

-- Location: LCCOMB_X68_Y31_N26
\regfile|rs_mem|readData[10]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[10]~28_combout\ = (!\regfile|rs_mem|Equal0~0_combout\ & \regfile|rs_mem|s_memory~1286_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|Equal0~0_combout\,
	datad => \regfile|rs_mem|s_memory~1286_combout\,
	combout => \regfile|rs_mem|readData[10]~28_combout\);

-- Location: LCCOMB_X69_Y30_N8
\alu|Add0|auto_generated|result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|result_int[12]~24_combout\ = ((\regfile|rs_mem|readData[11]~27_combout\ $ (\alu|Add0|auto_generated|_~15_combout\ $ (!\alu|Add0|auto_generated|result_int[11]~23\)))) # (GND)
-- \alu|Add0|auto_generated|result_int[12]~25\ = CARRY((\regfile|rs_mem|readData[11]~27_combout\ & ((\alu|Add0|auto_generated|_~15_combout\) # (!\alu|Add0|auto_generated|result_int[11]~23\))) # (!\regfile|rs_mem|readData[11]~27_combout\ & 
-- (\alu|Add0|auto_generated|_~15_combout\ & !\alu|Add0|auto_generated|result_int[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|readData[11]~27_combout\,
	datab => \alu|Add0|auto_generated|_~15_combout\,
	datad => VCC,
	cin => \alu|Add0|auto_generated|result_int[11]~23\,
	combout => \alu|Add0|auto_generated|result_int[12]~24_combout\,
	cout => \alu|Add0|auto_generated|result_int[12]~25\);

-- Location: LCCOMB_X70_Y29_N28
\mux3|muxout[11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout[11]~4_combout\ = (!\alucontrol|Mux5~4_combout\ & (!\alucontrol|Mux5~5_combout\ & ((\alu|Add0|auto_generated|result_int[12]~24_combout\) # (!\alucontrol|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|Mux5~4_combout\,
	datab => \alucontrol|Mux4~1_combout\,
	datac => \alucontrol|Mux5~5_combout\,
	datad => \alu|Add0|auto_generated|result_int[12]~24_combout\,
	combout => \mux3|muxout[11]~4_combout\);

-- Location: LCCOMB_X70_Y29_N30
\mux3|muxout[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout\(11) = (\alucontrol|Mux4~1_combout\ & (((\mux3|muxout[11]~4_combout\)))) # (!\alucontrol|Mux4~1_combout\ & ((\mux2|muxout[11]~29_combout\ & ((\regfile|rs_mem|readData[11]~27_combout\) # (!\mux3|muxout[11]~4_combout\))) # 
-- (!\mux2|muxout[11]~29_combout\ & (\regfile|rs_mem|readData[11]~27_combout\ & !\mux3|muxout[11]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[11]~29_combout\,
	datab => \alucontrol|Mux4~1_combout\,
	datac => \regfile|rs_mem|readData[11]~27_combout\,
	datad => \mux3|muxout[11]~4_combout\,
	combout => \mux3|muxout\(11));

-- Location: FF_X69_Y31_N27
\regfile|rs_mem|s_memory~401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(11),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~401_q\);

-- Location: FF_X69_Y35_N17
\regfile|rs_mem|s_memory~529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(11),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~529_q\);

-- Location: LCCOMB_X70_Y33_N22
\regfile|rs_mem|s_memory~465feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~465feeder_combout\ = \mux3|muxout\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(11),
	combout => \regfile|rs_mem|s_memory~465feeder_combout\);

-- Location: FF_X70_Y33_N23
\regfile|rs_mem|s_memory~465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~465feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~465_q\);

-- Location: FF_X69_Y35_N19
\regfile|rs_mem|s_memory~337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(11),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~337_q\);

-- Location: LCCOMB_X69_Y35_N18
\regfile|rs_mem|s_memory~1274\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1274_combout\ = (\instmem|Mux4~0_combout\ & ((\instmem|Mux3~1_combout\ & (\regfile|rs_mem|s_memory~465_q\)) # (!\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~337_q\))))) # (!\instmem|Mux4~0_combout\ & 
-- (((\instmem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~465_q\,
	datab => \instmem|Mux4~0_combout\,
	datac => \regfile|rs_mem|s_memory~337_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1274_combout\);

-- Location: LCCOMB_X69_Y35_N16
\regfile|rs_mem|s_memory~1275\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1275_combout\ = (\instmem|Mux4~0_combout\ & (((\regfile|rs_mem|s_memory~1274_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~1274_combout\ & ((\regfile|rs_mem|s_memory~529_q\))) # 
-- (!\regfile|rs_mem|s_memory~1274_combout\ & (\regfile|rs_mem|s_memory~401_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~401_q\,
	datab => \instmem|Mux4~0_combout\,
	datac => \regfile|rs_mem|s_memory~529_q\,
	datad => \regfile|rs_mem|s_memory~1274_combout\,
	combout => \regfile|rs_mem|s_memory~1275_combout\);

-- Location: LCCOMB_X67_Y31_N2
\regfile|rs_mem|s_memory~369feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~369feeder_combout\ = \mux3|muxout\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(11),
	combout => \regfile|rs_mem|s_memory~369feeder_combout\);

-- Location: FF_X67_Y31_N3
\regfile|rs_mem|s_memory~369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~369feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~369_q\);

-- Location: FF_X67_Y31_N17
\regfile|rs_mem|s_memory~497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(11),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~497_q\);

-- Location: LCCOMB_X70_Y29_N14
\regfile|rs_mem|s_memory~433feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~433feeder_combout\ = \mux3|muxout\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(11),
	combout => \regfile|rs_mem|s_memory~433feeder_combout\);

-- Location: FF_X70_Y29_N15
\regfile|rs_mem|s_memory~433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~433feeder_combout\,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~433_q\);

-- Location: FF_X66_Y35_N1
\regfile|rs_mem|s_memory~305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(11),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~305_q\);

-- Location: LCCOMB_X66_Y35_N0
\regfile|rs_mem|s_memory~1267\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1267_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~433_q\) # ((!\instmem|Mux4~0_combout\)))) # (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~305_q\ & \instmem|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~433_q\,
	datac => \regfile|rs_mem|s_memory~305_q\,
	datad => \instmem|Mux4~0_combout\,
	combout => \regfile|rs_mem|s_memory~1267_combout\);

-- Location: LCCOMB_X67_Y31_N16
\regfile|rs_mem|s_memory~1268\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1268_combout\ = (\instmem|Mux4~0_combout\ & (((\regfile|rs_mem|s_memory~1267_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~1267_combout\ & ((\regfile|rs_mem|s_memory~497_q\))) # 
-- (!\regfile|rs_mem|s_memory~1267_combout\ & (\regfile|rs_mem|s_memory~369_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~0_combout\,
	datab => \regfile|rs_mem|s_memory~369_q\,
	datac => \regfile|rs_mem|s_memory~497_q\,
	datad => \regfile|rs_mem|s_memory~1267_combout\,
	combout => \regfile|rs_mem|s_memory~1268_combout\);

-- Location: LCCOMB_X67_Y29_N24
\regfile|rs_mem|s_memory~209feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~209feeder_combout\ = \mux3|muxout\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(11),
	combout => \regfile|rs_mem|s_memory~209feeder_combout\);

-- Location: FF_X67_Y29_N25
\regfile|rs_mem|s_memory~209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~209feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~209_q\);

-- Location: FF_X68_Y31_N31
\regfile|rs_mem|s_memory~273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(11),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~273_q\);

-- Location: LCCOMB_X65_Y32_N6
\regfile|rs_mem|s_memory~145feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~145feeder_combout\ = \mux3|muxout\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(11),
	combout => \regfile|rs_mem|s_memory~145feeder_combout\);

-- Location: FF_X65_Y32_N7
\regfile|rs_mem|s_memory~145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~145feeder_combout\,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~145_q\);

-- Location: FF_X65_Y32_N17
\regfile|rs_mem|s_memory~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(11),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~81_q\);

-- Location: LCCOMB_X65_Y32_N16
\regfile|rs_mem|s_memory~1269\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1269_combout\ = (\instmem|Mux4~0_combout\ & (((\regfile|rs_mem|s_memory~81_q\ & !\instmem|Mux3~1_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~145_q\) # ((\instmem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~0_combout\,
	datab => \regfile|rs_mem|s_memory~145_q\,
	datac => \regfile|rs_mem|s_memory~81_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1269_combout\);

-- Location: LCCOMB_X68_Y31_N30
\regfile|rs_mem|s_memory~1270\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1270_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~1269_combout\ & ((\regfile|rs_mem|s_memory~273_q\))) # (!\regfile|rs_mem|s_memory~1269_combout\ & (\regfile|rs_mem|s_memory~209_q\)))) # 
-- (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~1269_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~209_q\,
	datac => \regfile|rs_mem|s_memory~273_q\,
	datad => \regfile|rs_mem|s_memory~1269_combout\,
	combout => \regfile|rs_mem|s_memory~1270_combout\);

-- Location: LCCOMB_X63_Y31_N24
\regfile|rs_mem|s_memory~177feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~177feeder_combout\ = \mux3|muxout\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(11),
	combout => \regfile|rs_mem|s_memory~177feeder_combout\);

-- Location: FF_X63_Y31_N25
\regfile|rs_mem|s_memory~177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~177feeder_combout\,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~177_q\);

-- Location: FF_X63_Y31_N15
\regfile|rs_mem|s_memory~241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(11),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~241_q\);

-- Location: LCCOMB_X68_Y27_N20
\regfile|rs_mem|s_memory~113feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~113feeder_combout\ = \mux3|muxout\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(11),
	combout => \regfile|rs_mem|s_memory~113feeder_combout\);

-- Location: FF_X68_Y27_N21
\regfile|rs_mem|s_memory~113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~113feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~113_q\);

-- Location: FF_X66_Y31_N9
\regfile|rs_mem|s_memory~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(11),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~49_q\);

-- Location: LCCOMB_X66_Y31_N8
\regfile|rs_mem|s_memory~1271\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1271_combout\ = (\instmem|Mux4~0_combout\ & (((\regfile|rs_mem|s_memory~49_q\ & !\instmem|Mux3~1_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~113_q\) # ((\instmem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~113_q\,
	datab => \instmem|Mux4~0_combout\,
	datac => \regfile|rs_mem|s_memory~49_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1271_combout\);

-- Location: LCCOMB_X63_Y31_N14
\regfile|rs_mem|s_memory~1272\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1272_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~1271_combout\ & ((\regfile|rs_mem|s_memory~241_q\))) # (!\regfile|rs_mem|s_memory~1271_combout\ & (\regfile|rs_mem|s_memory~177_q\)))) # 
-- (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~1271_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~177_q\,
	datac => \regfile|rs_mem|s_memory~241_q\,
	datad => \regfile|rs_mem|s_memory~1271_combout\,
	combout => \regfile|rs_mem|s_memory~1272_combout\);

-- Location: LCCOMB_X68_Y31_N0
\regfile|rs_mem|s_memory~1273\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1273_combout\ = (\instmem|Mux1~0_combout\ & ((\instmem|Mux7~2_combout\) # ((\regfile|rs_mem|s_memory~1270_combout\)))) # (!\instmem|Mux1~0_combout\ & (!\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1272_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux1~0_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~1270_combout\,
	datad => \regfile|rs_mem|s_memory~1272_combout\,
	combout => \regfile|rs_mem|s_memory~1273_combout\);

-- Location: LCCOMB_X68_Y31_N18
\regfile|rs_mem|s_memory~1276\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1276_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1273_combout\ & (\regfile|rs_mem|s_memory~1275_combout\)) # (!\regfile|rs_mem|s_memory~1273_combout\ & ((\regfile|rs_mem|s_memory~1268_combout\))))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~1273_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rs_mem|s_memory~1275_combout\,
	datac => \regfile|rs_mem|s_memory~1268_combout\,
	datad => \regfile|rs_mem|s_memory~1273_combout\,
	combout => \regfile|rs_mem|s_memory~1276_combout\);

-- Location: LCCOMB_X68_Y31_N28
\regfile|rs_mem|readData[11]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[11]~27_combout\ = (!\regfile|rs_mem|Equal0~0_combout\ & \regfile|rs_mem|s_memory~1276_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|Equal0~0_combout\,
	datad => \regfile|rs_mem|s_memory~1276_combout\,
	combout => \regfile|rs_mem|readData[11]~27_combout\);

-- Location: LCCOMB_X69_Y30_N10
\alu|Add0|auto_generated|result_int[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|result_int[13]~26_combout\ = (\regfile|rs_mem|readData[12]~26_combout\ & ((\alu|Add0|auto_generated|_~16_combout\ & (\alu|Add0|auto_generated|result_int[12]~25\ & VCC)) # (!\alu|Add0|auto_generated|_~16_combout\ & 
-- (!\alu|Add0|auto_generated|result_int[12]~25\)))) # (!\regfile|rs_mem|readData[12]~26_combout\ & ((\alu|Add0|auto_generated|_~16_combout\ & (!\alu|Add0|auto_generated|result_int[12]~25\)) # (!\alu|Add0|auto_generated|_~16_combout\ & 
-- ((\alu|Add0|auto_generated|result_int[12]~25\) # (GND)))))
-- \alu|Add0|auto_generated|result_int[13]~27\ = CARRY((\regfile|rs_mem|readData[12]~26_combout\ & (!\alu|Add0|auto_generated|_~16_combout\ & !\alu|Add0|auto_generated|result_int[12]~25\)) # (!\regfile|rs_mem|readData[12]~26_combout\ & 
-- ((!\alu|Add0|auto_generated|result_int[12]~25\) # (!\alu|Add0|auto_generated|_~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|readData[12]~26_combout\,
	datab => \alu|Add0|auto_generated|_~16_combout\,
	datad => VCC,
	cin => \alu|Add0|auto_generated|result_int[12]~25\,
	combout => \alu|Add0|auto_generated|result_int[13]~26_combout\,
	cout => \alu|Add0|auto_generated|result_int[13]~27\);

-- Location: LCCOMB_X68_Y30_N24
\mux3|muxout[12]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout[12]~5_combout\ = (!\alucontrol|Mux5~5_combout\ & (!\alucontrol|Mux5~4_combout\ & ((\alu|Add0|auto_generated|result_int[13]~26_combout\) # (!\alucontrol|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|Mux4~1_combout\,
	datab => \alucontrol|Mux5~5_combout\,
	datac => \alu|Add0|auto_generated|result_int[13]~26_combout\,
	datad => \alucontrol|Mux5~4_combout\,
	combout => \mux3|muxout[12]~5_combout\);

-- Location: LCCOMB_X67_Y30_N16
\mux3|muxout[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout\(12) = (\alucontrol|Mux4~1_combout\ & (((\mux3|muxout[12]~5_combout\)))) # (!\alucontrol|Mux4~1_combout\ & ((\regfile|rs_mem|readData[12]~26_combout\ & ((\mux2|muxout[12]~27_combout\) # (!\mux3|muxout[12]~5_combout\))) # 
-- (!\regfile|rs_mem|readData[12]~26_combout\ & (\mux2|muxout[12]~27_combout\ & !\mux3|muxout[12]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|readData[12]~26_combout\,
	datab => \mux2|muxout[12]~27_combout\,
	datac => \alucontrol|Mux4~1_combout\,
	datad => \mux3|muxout[12]~5_combout\,
	combout => \mux3|muxout\(12));

-- Location: LCCOMB_X68_Y29_N10
\regfile|rs_mem|s_memory~402feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~402feeder_combout\ = \mux3|muxout\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(12),
	combout => \regfile|rs_mem|s_memory~402feeder_combout\);

-- Location: FF_X68_Y29_N11
\regfile|rs_mem|s_memory~402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~402feeder_combout\,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~402_q\);

-- Location: FF_X68_Y34_N7
\regfile|rs_mem|s_memory~338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(12),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~338_q\);

-- Location: LCCOMB_X65_Y32_N24
\regfile|rs_mem|s_memory~146feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~146feeder_combout\ = \mux3|muxout\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(12),
	combout => \regfile|rs_mem|s_memory~146feeder_combout\);

-- Location: FF_X65_Y32_N25
\regfile|rs_mem|s_memory~146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~146feeder_combout\,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~146_q\);

-- Location: FF_X65_Y32_N23
\regfile|rs_mem|s_memory~82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(12),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~82_q\);

-- Location: LCCOMB_X65_Y32_N22
\regfile|rs_mem|s_memory~1257\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1257_combout\ = (\instmem|Mux4~0_combout\ & (((\regfile|rs_mem|s_memory~82_q\ & !\instmem|Mux7~2_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~146_q\) # ((\instmem|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~0_combout\,
	datab => \regfile|rs_mem|s_memory~146_q\,
	datac => \regfile|rs_mem|s_memory~82_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1257_combout\);

-- Location: LCCOMB_X68_Y34_N6
\regfile|rs_mem|s_memory~1258\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1258_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1257_combout\ & (\regfile|rs_mem|s_memory~402_q\)) # (!\regfile|rs_mem|s_memory~1257_combout\ & ((\regfile|rs_mem|s_memory~338_q\))))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~1257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~402_q\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~338_q\,
	datad => \regfile|rs_mem|s_memory~1257_combout\,
	combout => \regfile|rs_mem|s_memory~1258_combout\);

-- Location: LCCOMB_X66_Y28_N20
\regfile|rs_mem|s_memory~306feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~306feeder_combout\ = \mux3|muxout\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(12),
	combout => \regfile|rs_mem|s_memory~306feeder_combout\);

-- Location: FF_X66_Y28_N21
\regfile|rs_mem|s_memory~306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~306feeder_combout\,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~306_q\);

-- Location: FF_X67_Y31_N7
\regfile|rs_mem|s_memory~370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(12),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~370_q\);

-- Location: LCCOMB_X68_Y35_N8
\regfile|rs_mem|s_memory~114feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~114feeder_combout\ = \mux3|muxout\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(12),
	combout => \regfile|rs_mem|s_memory~114feeder_combout\);

-- Location: FF_X68_Y35_N9
\regfile|rs_mem|s_memory~114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~114feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~114_q\);

-- Location: FF_X66_Y31_N15
\regfile|rs_mem|s_memory~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(12),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~50_q\);

-- Location: LCCOMB_X66_Y31_N14
\regfile|rs_mem|s_memory~1261\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1261_combout\ = (\instmem|Mux4~0_combout\ & (((\regfile|rs_mem|s_memory~50_q\ & !\instmem|Mux7~2_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~114_q\) # ((\instmem|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~114_q\,
	datab => \instmem|Mux4~0_combout\,
	datac => \regfile|rs_mem|s_memory~50_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1261_combout\);

-- Location: LCCOMB_X67_Y31_N6
\regfile|rs_mem|s_memory~1262\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1262_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1261_combout\ & ((\regfile|rs_mem|s_memory~370_q\))) # (!\regfile|rs_mem|s_memory~1261_combout\ & (\regfile|rs_mem|s_memory~306_q\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~1261_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rs_mem|s_memory~306_q\,
	datac => \regfile|rs_mem|s_memory~370_q\,
	datad => \regfile|rs_mem|s_memory~1261_combout\,
	combout => \regfile|rs_mem|s_memory~1262_combout\);

-- Location: LCCOMB_X67_Y32_N22
\regfile|rs_mem|s_memory~434feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~434feeder_combout\ = \mux3|muxout\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(12),
	combout => \regfile|rs_mem|s_memory~434feeder_combout\);

-- Location: FF_X67_Y32_N23
\regfile|rs_mem|s_memory~434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~434feeder_combout\,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~434_q\);

-- Location: FF_X67_Y31_N29
\regfile|rs_mem|s_memory~498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(12),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~498_q\);

-- Location: LCCOMB_X74_Y28_N18
\regfile|rs_mem|s_memory~242feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~242feeder_combout\ = \mux3|muxout\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(12),
	combout => \regfile|rs_mem|s_memory~242feeder_combout\);

-- Location: FF_X74_Y28_N19
\regfile|rs_mem|s_memory~242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~242feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~242_q\);

-- Location: FF_X74_Y28_N17
\regfile|rs_mem|s_memory~178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(12),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~178_q\);

-- Location: LCCOMB_X74_Y28_N16
\regfile|rs_mem|s_memory~1259\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1259_combout\ = (\instmem|Mux7~2_combout\ & (((!\instmem|Mux4~0_combout\)))) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~178_q\))) # (!\instmem|Mux4~0_combout\ & 
-- (\regfile|rs_mem|s_memory~242_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rs_mem|s_memory~242_q\,
	datac => \regfile|rs_mem|s_memory~178_q\,
	datad => \instmem|Mux4~0_combout\,
	combout => \regfile|rs_mem|s_memory~1259_combout\);

-- Location: LCCOMB_X67_Y31_N28
\regfile|rs_mem|s_memory~1260\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1260_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1259_combout\ & ((\regfile|rs_mem|s_memory~498_q\))) # (!\regfile|rs_mem|s_memory~1259_combout\ & (\regfile|rs_mem|s_memory~434_q\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~1259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rs_mem|s_memory~434_q\,
	datac => \regfile|rs_mem|s_memory~498_q\,
	datad => \regfile|rs_mem|s_memory~1259_combout\,
	combout => \regfile|rs_mem|s_memory~1260_combout\);

-- Location: LCCOMB_X67_Y31_N20
\regfile|rs_mem|s_memory~1263\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1263_combout\ = (\instmem|Mux3~1_combout\ & (((\instmem|Mux1~0_combout\) # (\regfile|rs_mem|s_memory~1260_combout\)))) # (!\instmem|Mux3~1_combout\ & (\regfile|rs_mem|s_memory~1262_combout\ & (!\instmem|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1262_combout\,
	datab => \instmem|Mux3~1_combout\,
	datac => \instmem|Mux1~0_combout\,
	datad => \regfile|rs_mem|s_memory~1260_combout\,
	combout => \regfile|rs_mem|s_memory~1263_combout\);

-- Location: LCCOMB_X63_Y29_N2
\regfile|rs_mem|s_memory~274feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~274feeder_combout\ = \mux3|muxout\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(12),
	combout => \regfile|rs_mem|s_memory~274feeder_combout\);

-- Location: FF_X63_Y29_N3
\regfile|rs_mem|s_memory~274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~274feeder_combout\,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~274_q\);

-- Location: FF_X63_Y29_N1
\regfile|rs_mem|s_memory~210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(12),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~210_q\);

-- Location: LCCOMB_X63_Y29_N0
\regfile|rs_mem|s_memory~1264\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1264_combout\ = (\instmem|Mux4~0_combout\ & (((\regfile|rs_mem|s_memory~210_q\ & !\instmem|Mux7~2_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~274_q\) # ((\instmem|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~0_combout\,
	datab => \regfile|rs_mem|s_memory~274_q\,
	datac => \regfile|rs_mem|s_memory~210_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1264_combout\);

-- Location: FF_X67_Y30_N17
\regfile|rs_mem|s_memory~530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \mux3|muxout\(12),
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~530_q\);

-- Location: FF_X67_Y30_N23
\regfile|rs_mem|s_memory~466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(12),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~466_q\);

-- Location: LCCOMB_X67_Y30_N22
\regfile|rs_mem|s_memory~1265\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1265_combout\ = (\regfile|rs_mem|s_memory~1264_combout\ & ((\regfile|rs_mem|s_memory~530_q\) # ((!\instmem|Mux7~2_combout\)))) # (!\regfile|rs_mem|s_memory~1264_combout\ & (((\regfile|rs_mem|s_memory~466_q\ & 
-- \instmem|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1264_combout\,
	datab => \regfile|rs_mem|s_memory~530_q\,
	datac => \regfile|rs_mem|s_memory~466_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1265_combout\);

-- Location: LCCOMB_X68_Y34_N0
\regfile|rs_mem|s_memory~1266\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1266_combout\ = (\instmem|Mux1~0_combout\ & ((\regfile|rs_mem|s_memory~1263_combout\ & ((\regfile|rs_mem|s_memory~1265_combout\))) # (!\regfile|rs_mem|s_memory~1263_combout\ & (\regfile|rs_mem|s_memory~1258_combout\)))) # 
-- (!\instmem|Mux1~0_combout\ & (((\regfile|rs_mem|s_memory~1263_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1258_combout\,
	datab => \instmem|Mux1~0_combout\,
	datac => \regfile|rs_mem|s_memory~1263_combout\,
	datad => \regfile|rs_mem|s_memory~1265_combout\,
	combout => \regfile|rs_mem|s_memory~1266_combout\);

-- Location: LCCOMB_X68_Y34_N26
\regfile|rs_mem|readData[12]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[12]~26_combout\ = (!\regfile|rs_mem|Equal0~0_combout\ & \regfile|rs_mem|s_memory~1266_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|Equal0~0_combout\,
	datad => \regfile|rs_mem|s_memory~1266_combout\,
	combout => \regfile|rs_mem|readData[12]~26_combout\);

-- Location: LCCOMB_X69_Y30_N12
\alu|Add0|auto_generated|result_int[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|result_int[14]~28_combout\ = ((\regfile|rs_mem|readData[13]~25_combout\ $ (\alu|Add0|auto_generated|_~17_combout\ $ (!\alu|Add0|auto_generated|result_int[13]~27\)))) # (GND)
-- \alu|Add0|auto_generated|result_int[14]~29\ = CARRY((\regfile|rs_mem|readData[13]~25_combout\ & ((\alu|Add0|auto_generated|_~17_combout\) # (!\alu|Add0|auto_generated|result_int[13]~27\))) # (!\regfile|rs_mem|readData[13]~25_combout\ & 
-- (\alu|Add0|auto_generated|_~17_combout\ & !\alu|Add0|auto_generated|result_int[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|readData[13]~25_combout\,
	datab => \alu|Add0|auto_generated|_~17_combout\,
	datad => VCC,
	cin => \alu|Add0|auto_generated|result_int[13]~27\,
	combout => \alu|Add0|auto_generated|result_int[14]~28_combout\,
	cout => \alu|Add0|auto_generated|result_int[14]~29\);

-- Location: LCCOMB_X70_Y30_N28
\mux3|muxout[13]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout[13]~6_combout\ = (!\alucontrol|Mux5~4_combout\ & (!\alucontrol|Mux5~5_combout\ & ((\alu|Add0|auto_generated|result_int[14]~28_combout\) # (!\alucontrol|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|Mux4~1_combout\,
	datab => \alucontrol|Mux5~4_combout\,
	datac => \alucontrol|Mux5~5_combout\,
	datad => \alu|Add0|auto_generated|result_int[14]~28_combout\,
	combout => \mux3|muxout[13]~6_combout\);

-- Location: LCCOMB_X70_Y30_N10
\mux3|muxout[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout\(13) = (\alucontrol|Mux4~1_combout\ & (((\mux3|muxout[13]~6_combout\)))) # (!\alucontrol|Mux4~1_combout\ & ((\regfile|rs_mem|readData[13]~25_combout\ & ((\mux2|muxout[13]~24_combout\) # (!\mux3|muxout[13]~6_combout\))) # 
-- (!\regfile|rs_mem|readData[13]~25_combout\ & (\mux2|muxout[13]~24_combout\ & !\mux3|muxout[13]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|Mux4~1_combout\,
	datab => \regfile|rs_mem|readData[13]~25_combout\,
	datac => \mux2|muxout[13]~24_combout\,
	datad => \mux3|muxout[13]~6_combout\,
	combout => \mux3|muxout\(13));

-- Location: LCCOMB_X70_Y36_N24
\regfile|rs_mem|s_memory~339feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~339feeder_combout\ = \mux3|muxout\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(13),
	combout => \regfile|rs_mem|s_memory~339feeder_combout\);

-- Location: FF_X70_Y36_N25
\regfile|rs_mem|s_memory~339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~339feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~339_q\);

-- Location: FF_X70_Y33_N7
\regfile|rs_mem|s_memory~467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(13),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~467_q\);

-- Location: FF_X70_Y36_N27
\regfile|rs_mem|s_memory~83\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(13),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~83_q\);

-- Location: LCCOMB_X68_Y35_N0
\regfile|rs_mem|s_memory~211feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~211feeder_combout\ = \mux3|muxout\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(13),
	combout => \regfile|rs_mem|s_memory~211feeder_combout\);

-- Location: FF_X68_Y35_N1
\regfile|rs_mem|s_memory~211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~211feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~211_q\);

-- Location: LCCOMB_X70_Y36_N26
\regfile|rs_mem|s_memory~1247\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1247_combout\ = (\instmem|Mux7~2_combout\ & (\instmem|Mux3~1_combout\)) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~211_q\))) # (!\instmem|Mux3~1_combout\ & 
-- (\regfile|rs_mem|s_memory~83_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \instmem|Mux3~1_combout\,
	datac => \regfile|rs_mem|s_memory~83_q\,
	datad => \regfile|rs_mem|s_memory~211_q\,
	combout => \regfile|rs_mem|s_memory~1247_combout\);

-- Location: LCCOMB_X70_Y33_N6
\regfile|rs_mem|s_memory~1248\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1248_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1247_combout\ & ((\regfile|rs_mem|s_memory~467_q\))) # (!\regfile|rs_mem|s_memory~1247_combout\ & (\regfile|rs_mem|s_memory~339_q\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~1247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rs_mem|s_memory~339_q\,
	datac => \regfile|rs_mem|s_memory~467_q\,
	datad => \regfile|rs_mem|s_memory~1247_combout\,
	combout => \regfile|rs_mem|s_memory~1248_combout\);

-- Location: FF_X70_Y30_N11
\regfile|rs_mem|s_memory~403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \mux3|muxout\(13),
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~403_q\);

-- Location: FF_X70_Y30_N9
\regfile|rs_mem|s_memory~531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(13),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~531_q\);

-- Location: LCCOMB_X67_Y27_N4
\regfile|rs_mem|s_memory~275feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~275feeder_combout\ = \mux3|muxout\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(13),
	combout => \regfile|rs_mem|s_memory~275feeder_combout\);

-- Location: FF_X67_Y27_N5
\regfile|rs_mem|s_memory~275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~275feeder_combout\,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~275_q\);

-- Location: FF_X66_Y30_N21
\regfile|rs_mem|s_memory~147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(13),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~147_q\);

-- Location: LCCOMB_X66_Y30_N20
\regfile|rs_mem|s_memory~1254\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1254_combout\ = (\instmem|Mux7~2_combout\ & (((\instmem|Mux3~1_combout\)))) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux3~1_combout\ & (\regfile|rs_mem|s_memory~275_q\)) # (!\instmem|Mux3~1_combout\ & 
-- ((\regfile|rs_mem|s_memory~147_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~275_q\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~147_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1254_combout\);

-- Location: LCCOMB_X70_Y30_N8
\regfile|rs_mem|s_memory~1255\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1255_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1254_combout\ & ((\regfile|rs_mem|s_memory~531_q\))) # (!\regfile|rs_mem|s_memory~1254_combout\ & (\regfile|rs_mem|s_memory~403_q\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~1254_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~403_q\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~531_q\,
	datad => \regfile|rs_mem|s_memory~1254_combout\,
	combout => \regfile|rs_mem|s_memory~1255_combout\);

-- Location: LCCOMB_X63_Y32_N20
\regfile|rs_mem|s_memory~307feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~307feeder_combout\ = \mux3|muxout\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(13),
	combout => \regfile|rs_mem|s_memory~307feeder_combout\);

-- Location: FF_X63_Y32_N21
\regfile|rs_mem|s_memory~307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~307feeder_combout\,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~307_q\);

-- Location: FF_X67_Y32_N13
\regfile|rs_mem|s_memory~435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(13),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~435_q\);

-- Location: LCCOMB_X62_Y30_N12
\regfile|rs_mem|s_memory~179feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~179feeder_combout\ = \mux3|muxout\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(13),
	combout => \regfile|rs_mem|s_memory~179feeder_combout\);

-- Location: FF_X62_Y30_N13
\regfile|rs_mem|s_memory~179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~179feeder_combout\,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~179_q\);

-- Location: FF_X66_Y32_N31
\regfile|rs_mem|s_memory~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(13),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~51_q\);

-- Location: LCCOMB_X66_Y32_N30
\regfile|rs_mem|s_memory~1251\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1251_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~179_q\) # ((\instmem|Mux7~2_combout\)))) # (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~51_q\ & !\instmem|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~179_q\,
	datac => \regfile|rs_mem|s_memory~51_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1251_combout\);

-- Location: LCCOMB_X67_Y32_N12
\regfile|rs_mem|s_memory~1252\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1252_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1251_combout\ & ((\regfile|rs_mem|s_memory~435_q\))) # (!\regfile|rs_mem|s_memory~1251_combout\ & (\regfile|rs_mem|s_memory~307_q\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~1251_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~307_q\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~435_q\,
	datad => \regfile|rs_mem|s_memory~1251_combout\,
	combout => \regfile|rs_mem|s_memory~1252_combout\);

-- Location: LCCOMB_X65_Y30_N12
\regfile|rs_mem|s_memory~371feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~371feeder_combout\ = \mux3|muxout\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(13),
	combout => \regfile|rs_mem|s_memory~371feeder_combout\);

-- Location: FF_X65_Y30_N13
\regfile|rs_mem|s_memory~371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~371feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~371_q\);

-- Location: FF_X65_Y30_N7
\regfile|rs_mem|s_memory~499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(13),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~499_q\);

-- Location: LCCOMB_X67_Y28_N18
\regfile|rs_mem|s_memory~243feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~243feeder_combout\ = \mux3|muxout\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(13),
	combout => \regfile|rs_mem|s_memory~243feeder_combout\);

-- Location: FF_X67_Y28_N19
\regfile|rs_mem|s_memory~243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~243feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~243_q\);

-- Location: FF_X65_Y28_N3
\regfile|rs_mem|s_memory~115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(13),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~115_q\);

-- Location: LCCOMB_X65_Y28_N2
\regfile|rs_mem|s_memory~1249\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1249_combout\ = (\instmem|Mux7~2_combout\ & (((\instmem|Mux3~1_combout\)))) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux3~1_combout\ & (\regfile|rs_mem|s_memory~243_q\)) # (!\instmem|Mux3~1_combout\ & 
-- ((\regfile|rs_mem|s_memory~115_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~243_q\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~115_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1249_combout\);

-- Location: LCCOMB_X65_Y30_N6
\regfile|rs_mem|s_memory~1250\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1250_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1249_combout\ & ((\regfile|rs_mem|s_memory~499_q\))) # (!\regfile|rs_mem|s_memory~1249_combout\ & (\regfile|rs_mem|s_memory~371_q\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~1249_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~371_q\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~499_q\,
	datad => \regfile|rs_mem|s_memory~1249_combout\,
	combout => \regfile|rs_mem|s_memory~1250_combout\);

-- Location: LCCOMB_X70_Y30_N12
\regfile|rs_mem|s_memory~1253\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1253_combout\ = (\instmem|Mux4~0_combout\ & (!\instmem|Mux1~0_combout\ & (\regfile|rs_mem|s_memory~1252_combout\))) # (!\instmem|Mux4~0_combout\ & ((\instmem|Mux1~0_combout\) # ((\regfile|rs_mem|s_memory~1250_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~0_combout\,
	datab => \instmem|Mux1~0_combout\,
	datac => \regfile|rs_mem|s_memory~1252_combout\,
	datad => \regfile|rs_mem|s_memory~1250_combout\,
	combout => \regfile|rs_mem|s_memory~1253_combout\);

-- Location: LCCOMB_X70_Y30_N18
\regfile|rs_mem|s_memory~1256\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1256_combout\ = (\instmem|Mux1~0_combout\ & ((\regfile|rs_mem|s_memory~1253_combout\ & ((\regfile|rs_mem|s_memory~1255_combout\))) # (!\regfile|rs_mem|s_memory~1253_combout\ & (\regfile|rs_mem|s_memory~1248_combout\)))) # 
-- (!\instmem|Mux1~0_combout\ & (((\regfile|rs_mem|s_memory~1253_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1248_combout\,
	datab => \instmem|Mux1~0_combout\,
	datac => \regfile|rs_mem|s_memory~1255_combout\,
	datad => \regfile|rs_mem|s_memory~1253_combout\,
	combout => \regfile|rs_mem|s_memory~1256_combout\);

-- Location: LCCOMB_X70_Y30_N24
\regfile|rs_mem|readData[13]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[13]~25_combout\ = (!\regfile|rs_mem|Equal0~0_combout\ & \regfile|rs_mem|s_memory~1256_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile|rs_mem|Equal0~0_combout\,
	datad => \regfile|rs_mem|s_memory~1256_combout\,
	combout => \regfile|rs_mem|readData[13]~25_combout\);

-- Location: LCCOMB_X69_Y30_N14
\alu|Add0|auto_generated|result_int[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|result_int[15]~30_combout\ = (\alu|Add0|auto_generated|_~18_combout\ & ((\regfile|rs_mem|readData[14]~24_combout\ & (\alu|Add0|auto_generated|result_int[14]~29\ & VCC)) # (!\regfile|rs_mem|readData[14]~24_combout\ & 
-- (!\alu|Add0|auto_generated|result_int[14]~29\)))) # (!\alu|Add0|auto_generated|_~18_combout\ & ((\regfile|rs_mem|readData[14]~24_combout\ & (!\alu|Add0|auto_generated|result_int[14]~29\)) # (!\regfile|rs_mem|readData[14]~24_combout\ & 
-- ((\alu|Add0|auto_generated|result_int[14]~29\) # (GND)))))
-- \alu|Add0|auto_generated|result_int[15]~31\ = CARRY((\alu|Add0|auto_generated|_~18_combout\ & (!\regfile|rs_mem|readData[14]~24_combout\ & !\alu|Add0|auto_generated|result_int[14]~29\)) # (!\alu|Add0|auto_generated|_~18_combout\ & 
-- ((!\alu|Add0|auto_generated|result_int[14]~29\) # (!\regfile|rs_mem|readData[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Add0|auto_generated|_~18_combout\,
	datab => \regfile|rs_mem|readData[14]~24_combout\,
	datad => VCC,
	cin => \alu|Add0|auto_generated|result_int[14]~29\,
	combout => \alu|Add0|auto_generated|result_int[15]~30_combout\,
	cout => \alu|Add0|auto_generated|result_int[15]~31\);

-- Location: LCCOMB_X72_Y30_N10
\mux3|muxout[14]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout[14]~7_combout\ = (!\alucontrol|Mux5~4_combout\ & (!\alucontrol|Mux5~5_combout\ & ((\alu|Add0|auto_generated|result_int[15]~30_combout\) # (!\alucontrol|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|Mux5~4_combout\,
	datab => \alucontrol|Mux5~5_combout\,
	datac => \alucontrol|Mux4~1_combout\,
	datad => \alu|Add0|auto_generated|result_int[15]~30_combout\,
	combout => \mux3|muxout[14]~7_combout\);

-- Location: LCCOMB_X72_Y30_N8
\mux3|muxout[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout\(14) = (\alucontrol|Mux4~1_combout\ & (((\mux3|muxout[14]~7_combout\)))) # (!\alucontrol|Mux4~1_combout\ & ((\mux2|muxout[14]~23_combout\ & ((\regfile|rs_mem|readData[14]~24_combout\) # (!\mux3|muxout[14]~7_combout\))) # 
-- (!\mux2|muxout[14]~23_combout\ & (\regfile|rs_mem|readData[14]~24_combout\ & !\mux3|muxout[14]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[14]~23_combout\,
	datab => \alucontrol|Mux4~1_combout\,
	datac => \regfile|rs_mem|readData[14]~24_combout\,
	datad => \mux3|muxout[14]~7_combout\,
	combout => \mux3|muxout\(14));

-- Location: LCCOMB_X72_Y30_N14
\regfile|rt_mem|s_memory~532feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~532feeder_combout\ = \mux3|muxout\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(14),
	combout => \regfile|rt_mem|s_memory~532feeder_combout\);

-- Location: FF_X72_Y30_N15
\regfile|rt_mem|s_memory~532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~532feeder_combout\,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~532_q\);

-- Location: LCCOMB_X75_Y30_N14
\regfile|rt_mem|s_memory~500feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~500feeder_combout\ = \mux3|muxout\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(14),
	combout => \regfile|rt_mem|s_memory~500feeder_combout\);

-- Location: FF_X75_Y30_N15
\regfile|rt_mem|s_memory~500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~500feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~500_q\);

-- Location: LCCOMB_X75_Y30_N24
\regfile|rt_mem|s_memory~436feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~436feeder_combout\ = \mux3|muxout\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(14),
	combout => \regfile|rt_mem|s_memory~436feeder_combout\);

-- Location: FF_X75_Y30_N25
\regfile|rt_mem|s_memory~436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~436feeder_combout\,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~436_q\);

-- Location: LCCOMB_X72_Y34_N24
\regfile|rt_mem|s_memory~1249\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1249_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~436_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~500_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~500_q\,
	datab => \regfile|rt_mem|s_memory~436_q\,
	datac => \instmem|Mux8~2_combout\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1249_combout\);

-- Location: FF_X72_Y34_N15
\regfile|rt_mem|s_memory~468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(14),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~468_q\);

-- Location: LCCOMB_X72_Y34_N14
\regfile|rt_mem|s_memory~1250\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1250_combout\ = (\regfile|rt_mem|s_memory~1249_combout\ & ((\regfile|rt_mem|s_memory~532_q\) # ((\instmem|Mux9~2_combout\)))) # (!\regfile|rt_mem|s_memory~1249_combout\ & (((\regfile|rt_mem|s_memory~468_q\ & 
-- !\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~532_q\,
	datab => \regfile|rt_mem|s_memory~1249_combout\,
	datac => \regfile|rt_mem|s_memory~468_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1250_combout\);

-- Location: LCCOMB_X68_Y35_N16
\regfile|rt_mem|s_memory~212feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~212feeder_combout\ = \mux3|muxout\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(14),
	combout => \regfile|rt_mem|s_memory~212feeder_combout\);

-- Location: FF_X68_Y35_N17
\regfile|rt_mem|s_memory~212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~212feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~212_q\);

-- Location: FF_X72_Y35_N23
\regfile|rt_mem|s_memory~276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(14),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~276_q\);

-- Location: LCCOMB_X73_Y35_N28
\regfile|rt_mem|s_memory~244feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~244feeder_combout\ = \mux3|muxout\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(14),
	combout => \regfile|rt_mem|s_memory~244feeder_combout\);

-- Location: FF_X73_Y35_N29
\regfile|rt_mem|s_memory~244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~244feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~244_q\);

-- Location: FF_X72_Y35_N17
\regfile|rt_mem|s_memory~180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(14),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~180_q\);

-- Location: LCCOMB_X72_Y35_N16
\regfile|rt_mem|s_memory~1242\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1242_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~180_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~244_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~244_q\,
	datac => \regfile|rt_mem|s_memory~180_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1242_combout\);

-- Location: LCCOMB_X72_Y35_N22
\regfile|rt_mem|s_memory~1243\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1243_combout\ = (\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~1242_combout\)))) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~1242_combout\ & ((\regfile|rt_mem|s_memory~276_q\))) # 
-- (!\regfile|rt_mem|s_memory~1242_combout\ & (\regfile|rt_mem|s_memory~212_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux9~2_combout\,
	datab => \regfile|rt_mem|s_memory~212_q\,
	datac => \regfile|rt_mem|s_memory~276_q\,
	datad => \regfile|rt_mem|s_memory~1242_combout\,
	combout => \regfile|rt_mem|s_memory~1243_combout\);

-- Location: LCCOMB_X65_Y33_N26
\regfile|rt_mem|s_memory~372feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~372feeder_combout\ = \mux3|muxout\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(14),
	combout => \regfile|rt_mem|s_memory~372feeder_combout\);

-- Location: FF_X65_Y33_N27
\regfile|rt_mem|s_memory~372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~372feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~372_q\);

-- Location: FF_X72_Y33_N1
\regfile|rt_mem|s_memory~404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(14),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~404_q\);

-- Location: LCCOMB_X68_Y34_N8
\regfile|rt_mem|s_memory~340feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~340feeder_combout\ = \mux3|muxout\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(14),
	combout => \regfile|rt_mem|s_memory~340feeder_combout\);

-- Location: FF_X68_Y34_N9
\regfile|rt_mem|s_memory~340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~340feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~340_q\);

-- Location: FF_X72_Y33_N7
\regfile|rt_mem|s_memory~308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(14),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~308_q\);

-- Location: LCCOMB_X72_Y33_N6
\regfile|rt_mem|s_memory~1244\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1244_combout\ = (\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~308_q\ & \instmem|Mux8~2_combout\)))) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~340_q\) # ((!\instmem|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux9~2_combout\,
	datab => \regfile|rt_mem|s_memory~340_q\,
	datac => \regfile|rt_mem|s_memory~308_q\,
	datad => \instmem|Mux8~2_combout\,
	combout => \regfile|rt_mem|s_memory~1244_combout\);

-- Location: LCCOMB_X72_Y33_N0
\regfile|rt_mem|s_memory~1245\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1245_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1244_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1244_combout\ & ((\regfile|rt_mem|s_memory~404_q\))) # 
-- (!\regfile|rt_mem|s_memory~1244_combout\ & (\regfile|rt_mem|s_memory~372_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~372_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~404_q\,
	datad => \regfile|rt_mem|s_memory~1244_combout\,
	combout => \regfile|rt_mem|s_memory~1245_combout\);

-- Location: LCCOMB_X68_Y35_N10
\regfile|rt_mem|s_memory~116feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~116feeder_combout\ = \mux3|muxout\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(14),
	combout => \regfile|rt_mem|s_memory~116feeder_combout\);

-- Location: FF_X68_Y35_N11
\regfile|rt_mem|s_memory~116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~116feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~116_q\);

-- Location: FF_X68_Y32_N27
\regfile|rt_mem|s_memory~148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(14),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~148_q\);

-- Location: LCCOMB_X68_Y27_N10
\regfile|rt_mem|s_memory~84feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~84feeder_combout\ = \mux3|muxout\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(14),
	combout => \regfile|rt_mem|s_memory~84feeder_combout\);

-- Location: FF_X68_Y27_N11
\regfile|rt_mem|s_memory~84\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~84feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~84_q\);

-- Location: FF_X68_Y32_N25
\regfile|rt_mem|s_memory~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(14),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~52_q\);

-- Location: LCCOMB_X68_Y32_N24
\regfile|rt_mem|s_memory~1246\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1246_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~52_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~84_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~84_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~52_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1246_combout\);

-- Location: LCCOMB_X68_Y32_N26
\regfile|rt_mem|s_memory~1247\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1247_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1246_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1246_combout\ & ((\regfile|rt_mem|s_memory~148_q\))) # 
-- (!\regfile|rt_mem|s_memory~1246_combout\ & (\regfile|rt_mem|s_memory~116_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~116_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~148_q\,
	datad => \regfile|rt_mem|s_memory~1246_combout\,
	combout => \regfile|rt_mem|s_memory~1247_combout\);

-- Location: LCCOMB_X72_Y34_N16
\regfile|rt_mem|s_memory~1248\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1248_combout\ = (\instmem|Mux7~2_combout\ & (((\instmem|Mux1~0_combout\)))) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux1~0_combout\ & (\regfile|rt_mem|s_memory~1245_combout\)) # (!\instmem|Mux1~0_combout\ & 
-- ((\regfile|rt_mem|s_memory~1247_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rt_mem|s_memory~1245_combout\,
	datac => \instmem|Mux1~0_combout\,
	datad => \regfile|rt_mem|s_memory~1247_combout\,
	combout => \regfile|rt_mem|s_memory~1248_combout\);

-- Location: LCCOMB_X72_Y34_N10
\regfile|rt_mem|s_memory~1251\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1251_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rt_mem|s_memory~1248_combout\ & (\regfile|rt_mem|s_memory~1250_combout\)) # (!\regfile|rt_mem|s_memory~1248_combout\ & ((\regfile|rt_mem|s_memory~1243_combout\))))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rt_mem|s_memory~1248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rt_mem|s_memory~1250_combout\,
	datac => \regfile|rt_mem|s_memory~1243_combout\,
	datad => \regfile|rt_mem|s_memory~1248_combout\,
	combout => \regfile|rt_mem|s_memory~1251_combout\);

-- Location: LCCOMB_X72_Y34_N20
\mux2|muxout[14]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux2|muxout[14]~23_combout\ = (\mux2|muxout[1]~0_combout\ & ((\regfile|rt_mem|s_memory~1251_combout\) # ((!\controlUnit|Mux2~0_combout\ & \instmem|Mux11~1_combout\)))) # (!\mux2|muxout[1]~0_combout\ & (!\controlUnit|Mux2~0_combout\ & 
-- (\instmem|Mux11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[1]~0_combout\,
	datab => \controlUnit|Mux2~0_combout\,
	datac => \instmem|Mux11~1_combout\,
	datad => \regfile|rt_mem|s_memory~1251_combout\,
	combout => \mux2|muxout[14]~23_combout\);

-- Location: LCCOMB_X72_Y34_N0
\alu|Add0|auto_generated|_~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|_~18_combout\ = \alu|Equal0~12_combout\ $ (\mux2|muxout[14]~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|Equal0~12_combout\,
	datad => \mux2|muxout[14]~23_combout\,
	combout => \alu|Add0|auto_generated|_~18_combout\);

-- Location: LCCOMB_X69_Y30_N16
\alu|Add0|auto_generated|result_int[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|result_int[16]~32_combout\ = ((\alu|Add0|auto_generated|_~19_combout\ $ (\regfile|rs_mem|readData[15]~23_combout\ $ (!\alu|Add0|auto_generated|result_int[15]~31\)))) # (GND)
-- \alu|Add0|auto_generated|result_int[16]~33\ = CARRY((\alu|Add0|auto_generated|_~19_combout\ & ((\regfile|rs_mem|readData[15]~23_combout\) # (!\alu|Add0|auto_generated|result_int[15]~31\))) # (!\alu|Add0|auto_generated|_~19_combout\ & 
-- (\regfile|rs_mem|readData[15]~23_combout\ & !\alu|Add0|auto_generated|result_int[15]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Add0|auto_generated|_~19_combout\,
	datab => \regfile|rs_mem|readData[15]~23_combout\,
	datad => VCC,
	cin => \alu|Add0|auto_generated|result_int[15]~31\,
	combout => \alu|Add0|auto_generated|result_int[16]~32_combout\,
	cout => \alu|Add0|auto_generated|result_int[16]~33\);

-- Location: LCCOMB_X67_Y30_N18
\mux3|muxout[15]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout[15]~8_combout\ = (!\alucontrol|Mux5~4_combout\ & (!\alucontrol|Mux5~5_combout\ & ((\alu|Add0|auto_generated|result_int[16]~32_combout\) # (!\alucontrol|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|Mux5~4_combout\,
	datab => \alucontrol|Mux4~1_combout\,
	datac => \alucontrol|Mux5~5_combout\,
	datad => \alu|Add0|auto_generated|result_int[16]~32_combout\,
	combout => \mux3|muxout[15]~8_combout\);

-- Location: LCCOMB_X67_Y30_N20
\mux3|muxout[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout\(15) = (\alucontrol|Mux4~1_combout\ & (((\mux3|muxout[15]~8_combout\)))) # (!\alucontrol|Mux4~1_combout\ & ((\regfile|rs_mem|readData[15]~23_combout\ & ((\mux2|muxout[15]~22_combout\) # (!\mux3|muxout[15]~8_combout\))) # 
-- (!\regfile|rs_mem|readData[15]~23_combout\ & (\mux2|muxout[15]~22_combout\ & !\mux3|muxout[15]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|readData[15]~23_combout\,
	datab => \mux2|muxout[15]~22_combout\,
	datac => \alucontrol|Mux4~1_combout\,
	datad => \mux3|muxout[15]~8_combout\,
	combout => \mux3|muxout\(15));

-- Location: LCCOMB_X66_Y27_N8
\regfile|rt_mem|s_memory~213feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~213feeder_combout\ = \mux3|muxout\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(15),
	combout => \regfile|rt_mem|s_memory~213feeder_combout\);

-- Location: FF_X66_Y27_N9
\regfile|rt_mem|s_memory~213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~213feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~213_q\);

-- Location: LCCOMB_X68_Y36_N30
\regfile|rt_mem|s_memory~245feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~245feeder_combout\ = \mux3|muxout\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(15),
	combout => \regfile|rt_mem|s_memory~245feeder_combout\);

-- Location: FF_X68_Y36_N31
\regfile|rt_mem|s_memory~245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~245feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~245_q\);

-- Location: FF_X72_Y35_N9
\regfile|rt_mem|s_memory~181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(15),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~181_q\);

-- Location: LCCOMB_X72_Y35_N8
\regfile|rt_mem|s_memory~1232\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1232_combout\ = (\instmem|Mux9~2_combout\ & ((\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~181_q\))) # (!\instmem|Mux8~2_combout\ & (\regfile|rt_mem|s_memory~245_q\)))) # (!\instmem|Mux9~2_combout\ & 
-- (((!\instmem|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux9~2_combout\,
	datab => \regfile|rt_mem|s_memory~245_q\,
	datac => \regfile|rt_mem|s_memory~181_q\,
	datad => \instmem|Mux8~2_combout\,
	combout => \regfile|rt_mem|s_memory~1232_combout\);

-- Location: FF_X72_Y35_N3
\regfile|rt_mem|s_memory~277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(15),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~277_q\);

-- Location: LCCOMB_X72_Y35_N2
\regfile|rt_mem|s_memory~1233\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1233_combout\ = (\regfile|rt_mem|s_memory~1232_combout\ & (((\regfile|rt_mem|s_memory~277_q\) # (\instmem|Mux9~2_combout\)))) # (!\regfile|rt_mem|s_memory~1232_combout\ & (\regfile|rt_mem|s_memory~213_q\ & 
-- ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~213_q\,
	datab => \regfile|rt_mem|s_memory~1232_combout\,
	datac => \regfile|rt_mem|s_memory~277_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1233_combout\);

-- Location: LCCOMB_X73_Y33_N10
\regfile|rt_mem|s_memory~117feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~117feeder_combout\ = \mux3|muxout\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(15),
	combout => \regfile|rt_mem|s_memory~117feeder_combout\);

-- Location: FF_X73_Y33_N11
\regfile|rt_mem|s_memory~117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~117feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~117_q\);

-- Location: FF_X73_Y33_N5
\regfile|rt_mem|s_memory~149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(15),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~149_q\);

-- Location: LCCOMB_X76_Y32_N26
\regfile|rt_mem|s_memory~85feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~85feeder_combout\ = \mux3|muxout\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(15),
	combout => \regfile|rt_mem|s_memory~85feeder_combout\);

-- Location: FF_X76_Y32_N27
\regfile|rt_mem|s_memory~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~85feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~85_q\);

-- Location: FF_X76_Y32_N1
\regfile|rt_mem|s_memory~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(15),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~53_q\);

-- Location: LCCOMB_X76_Y32_N0
\regfile|rt_mem|s_memory~1236\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1236_combout\ = (\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~53_q\ & \instmem|Mux8~2_combout\)))) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~85_q\) # ((!\instmem|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~85_q\,
	datab => \instmem|Mux9~2_combout\,
	datac => \regfile|rt_mem|s_memory~53_q\,
	datad => \instmem|Mux8~2_combout\,
	combout => \regfile|rt_mem|s_memory~1236_combout\);

-- Location: LCCOMB_X73_Y33_N4
\regfile|rt_mem|s_memory~1237\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1237_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1236_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1236_combout\ & ((\regfile|rt_mem|s_memory~149_q\))) # 
-- (!\regfile|rt_mem|s_memory~1236_combout\ & (\regfile|rt_mem|s_memory~117_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~117_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~149_q\,
	datad => \regfile|rt_mem|s_memory~1236_combout\,
	combout => \regfile|rt_mem|s_memory~1237_combout\);

-- Location: FF_X68_Y33_N1
\regfile|rt_mem|s_memory~341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(15),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~341_q\);

-- Location: FF_X73_Y31_N1
\regfile|rt_mem|s_memory~309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(15),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~309_q\);

-- Location: LCCOMB_X73_Y31_N0
\regfile|rt_mem|s_memory~1234\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1234_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~309_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~341_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~341_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~309_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1234_combout\);

-- Location: LCCOMB_X74_Y33_N8
\regfile|rt_mem|s_memory~373feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~373feeder_combout\ = \mux3|muxout\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(15),
	combout => \regfile|rt_mem|s_memory~373feeder_combout\);

-- Location: FF_X74_Y33_N9
\regfile|rt_mem|s_memory~373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~373feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~373_q\);

-- Location: FF_X73_Y31_N19
\regfile|rt_mem|s_memory~405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(15),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~405_q\);

-- Location: LCCOMB_X73_Y31_N18
\regfile|rt_mem|s_memory~1235\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1235_combout\ = (\regfile|rt_mem|s_memory~1234_combout\ & (((\regfile|rt_mem|s_memory~405_q\) # (\instmem|Mux8~2_combout\)))) # (!\regfile|rt_mem|s_memory~1234_combout\ & (\regfile|rt_mem|s_memory~373_q\ & 
-- ((!\instmem|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~1234_combout\,
	datab => \regfile|rt_mem|s_memory~373_q\,
	datac => \regfile|rt_mem|s_memory~405_q\,
	datad => \instmem|Mux8~2_combout\,
	combout => \regfile|rt_mem|s_memory~1235_combout\);

-- Location: LCCOMB_X73_Y31_N8
\regfile|rt_mem|s_memory~1238\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1238_combout\ = (\instmem|Mux1~0_combout\ & ((\instmem|Mux7~2_combout\) # ((\regfile|rt_mem|s_memory~1235_combout\)))) # (!\instmem|Mux1~0_combout\ & (!\instmem|Mux7~2_combout\ & (\regfile|rt_mem|s_memory~1237_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux1~0_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rt_mem|s_memory~1237_combout\,
	datad => \regfile|rt_mem|s_memory~1235_combout\,
	combout => \regfile|rt_mem|s_memory~1238_combout\);

-- Location: FF_X67_Y30_N21
\regfile|rt_mem|s_memory~533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \mux3|muxout\(15),
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~533_q\);

-- Location: FF_X67_Y30_N7
\regfile|rt_mem|s_memory~469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(15),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~469_q\);

-- Location: FF_X74_Y30_N9
\regfile|rt_mem|s_memory~501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(15),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~501_q\);

-- Location: FF_X74_Y30_N11
\regfile|rt_mem|s_memory~437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(15),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~437_q\);

-- Location: LCCOMB_X74_Y30_N10
\regfile|rt_mem|s_memory~1239\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1239_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~437_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~501_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~501_q\,
	datac => \regfile|rt_mem|s_memory~437_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1239_combout\);

-- Location: LCCOMB_X67_Y30_N6
\regfile|rt_mem|s_memory~1240\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1240_combout\ = (\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~1239_combout\)))) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~1239_combout\ & (\regfile|rt_mem|s_memory~533_q\)) # 
-- (!\regfile|rt_mem|s_memory~1239_combout\ & ((\regfile|rt_mem|s_memory~469_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux9~2_combout\,
	datab => \regfile|rt_mem|s_memory~533_q\,
	datac => \regfile|rt_mem|s_memory~469_q\,
	datad => \regfile|rt_mem|s_memory~1239_combout\,
	combout => \regfile|rt_mem|s_memory~1240_combout\);

-- Location: LCCOMB_X73_Y31_N30
\regfile|rt_mem|s_memory~1241\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1241_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rt_mem|s_memory~1238_combout\ & ((\regfile|rt_mem|s_memory~1240_combout\))) # (!\regfile|rt_mem|s_memory~1238_combout\ & (\regfile|rt_mem|s_memory~1233_combout\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rt_mem|s_memory~1238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rt_mem|s_memory~1233_combout\,
	datac => \regfile|rt_mem|s_memory~1238_combout\,
	datad => \regfile|rt_mem|s_memory~1240_combout\,
	combout => \regfile|rt_mem|s_memory~1241_combout\);

-- Location: LCCOMB_X73_Y31_N4
\alu|Add0|auto_generated|_~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|_~19_combout\ = \alu|Equal0~12_combout\ $ (((\mux2|muxout[6]~5_combout\) # ((\regfile|rt_mem|s_memory~1241_combout\ & \mux2|muxout[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Equal0~12_combout\,
	datab => \mux2|muxout[6]~5_combout\,
	datac => \regfile|rt_mem|s_memory~1241_combout\,
	datad => \mux2|muxout[1]~0_combout\,
	combout => \alu|Add0|auto_generated|_~19_combout\);

-- Location: LCCOMB_X69_Y30_N18
\alu|Add0|auto_generated|result_int[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|result_int[17]~34_combout\ = (\alu|Add0|auto_generated|_~20_combout\ & ((\regfile|rs_mem|readData[16]~22_combout\ & (\alu|Add0|auto_generated|result_int[16]~33\ & VCC)) # (!\regfile|rs_mem|readData[16]~22_combout\ & 
-- (!\alu|Add0|auto_generated|result_int[16]~33\)))) # (!\alu|Add0|auto_generated|_~20_combout\ & ((\regfile|rs_mem|readData[16]~22_combout\ & (!\alu|Add0|auto_generated|result_int[16]~33\)) # (!\regfile|rs_mem|readData[16]~22_combout\ & 
-- ((\alu|Add0|auto_generated|result_int[16]~33\) # (GND)))))
-- \alu|Add0|auto_generated|result_int[17]~35\ = CARRY((\alu|Add0|auto_generated|_~20_combout\ & (!\regfile|rs_mem|readData[16]~22_combout\ & !\alu|Add0|auto_generated|result_int[16]~33\)) # (!\alu|Add0|auto_generated|_~20_combout\ & 
-- ((!\alu|Add0|auto_generated|result_int[16]~33\) # (!\regfile|rs_mem|readData[16]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Add0|auto_generated|_~20_combout\,
	datab => \regfile|rs_mem|readData[16]~22_combout\,
	datad => VCC,
	cin => \alu|Add0|auto_generated|result_int[16]~33\,
	combout => \alu|Add0|auto_generated|result_int[17]~34_combout\,
	cout => \alu|Add0|auto_generated|result_int[17]~35\);

-- Location: LCCOMB_X70_Y30_N14
\mux3|muxout[16]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout[16]~9_combout\ = (!\alucontrol|Mux5~4_combout\ & (!\alucontrol|Mux5~5_combout\ & ((\alu|Add0|auto_generated|result_int[17]~34_combout\) # (!\alucontrol|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|Mux4~1_combout\,
	datab => \alucontrol|Mux5~4_combout\,
	datac => \alucontrol|Mux5~5_combout\,
	datad => \alu|Add0|auto_generated|result_int[17]~34_combout\,
	combout => \mux3|muxout[16]~9_combout\);

-- Location: LCCOMB_X70_Y30_N16
\mux3|muxout[16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout\(16) = (\alucontrol|Mux4~1_combout\ & (((\mux3|muxout[16]~9_combout\)))) # (!\alucontrol|Mux4~1_combout\ & ((\mux2|muxout[16]~21_combout\ & ((\regfile|rs_mem|readData[16]~22_combout\) # (!\mux3|muxout[16]~9_combout\))) # 
-- (!\mux2|muxout[16]~21_combout\ & (!\mux3|muxout[16]~9_combout\ & \regfile|rs_mem|readData[16]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|Mux4~1_combout\,
	datab => \mux2|muxout[16]~21_combout\,
	datac => \mux3|muxout[16]~9_combout\,
	datad => \regfile|rs_mem|readData[16]~22_combout\,
	combout => \mux3|muxout\(16));

-- Location: LCCOMB_X69_Y34_N0
\regfile|rt_mem|s_memory~214feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~214feeder_combout\ = \mux3|muxout\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(16),
	combout => \regfile|rt_mem|s_memory~214feeder_combout\);

-- Location: FF_X69_Y34_N1
\regfile|rt_mem|s_memory~214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~214feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~214_q\);

-- Location: FF_X72_Y35_N15
\regfile|rt_mem|s_memory~278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(16),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~278_q\);

-- Location: LCCOMB_X70_Y35_N0
\regfile|rt_mem|s_memory~246feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~246feeder_combout\ = \mux3|muxout\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(16),
	combout => \regfile|rt_mem|s_memory~246feeder_combout\);

-- Location: FF_X70_Y35_N1
\regfile|rt_mem|s_memory~246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~246feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~246_q\);

-- Location: FF_X72_Y35_N21
\regfile|rt_mem|s_memory~182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(16),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~182_q\);

-- Location: LCCOMB_X72_Y35_N20
\regfile|rt_mem|s_memory~1222\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1222_combout\ = (\instmem|Mux9~2_combout\ & ((\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~182_q\))) # (!\instmem|Mux8~2_combout\ & (\regfile|rt_mem|s_memory~246_q\)))) # (!\instmem|Mux9~2_combout\ & 
-- (((!\instmem|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux9~2_combout\,
	datab => \regfile|rt_mem|s_memory~246_q\,
	datac => \regfile|rt_mem|s_memory~182_q\,
	datad => \instmem|Mux8~2_combout\,
	combout => \regfile|rt_mem|s_memory~1222_combout\);

-- Location: LCCOMB_X72_Y35_N14
\regfile|rt_mem|s_memory~1223\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1223_combout\ = (\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~1222_combout\)))) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~1222_combout\ & ((\regfile|rt_mem|s_memory~278_q\))) # 
-- (!\regfile|rt_mem|s_memory~1222_combout\ & (\regfile|rt_mem|s_memory~214_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux9~2_combout\,
	datab => \regfile|rt_mem|s_memory~214_q\,
	datac => \regfile|rt_mem|s_memory~278_q\,
	datad => \regfile|rt_mem|s_memory~1222_combout\,
	combout => \regfile|rt_mem|s_memory~1223_combout\);

-- Location: LCCOMB_X76_Y30_N10
\regfile|rt_mem|s_memory~150feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~150feeder_combout\ = \mux3|muxout\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(16),
	combout => \regfile|rt_mem|s_memory~150feeder_combout\);

-- Location: FF_X76_Y30_N11
\regfile|rt_mem|s_memory~150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~150feeder_combout\,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~150_q\);

-- Location: LCCOMB_X77_Y30_N0
\regfile|rt_mem|s_memory~118feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~118feeder_combout\ = \mux3|muxout\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(16),
	combout => \regfile|rt_mem|s_memory~118feeder_combout\);

-- Location: FF_X77_Y30_N1
\regfile|rt_mem|s_memory~118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~118feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~118_q\);

-- Location: LCCOMB_X76_Y32_N6
\regfile|rt_mem|s_memory~86feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~86feeder_combout\ = \mux3|muxout\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(16),
	combout => \regfile|rt_mem|s_memory~86feeder_combout\);

-- Location: FF_X76_Y32_N7
\regfile|rt_mem|s_memory~86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~86feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~86_q\);

-- Location: FF_X76_Y32_N5
\regfile|rt_mem|s_memory~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(16),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~54_q\);

-- Location: LCCOMB_X76_Y32_N4
\regfile|rt_mem|s_memory~1226\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1226_combout\ = (\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~54_q\ & \instmem|Mux8~2_combout\)))) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~86_q\) # ((!\instmem|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~86_q\,
	datab => \instmem|Mux9~2_combout\,
	datac => \regfile|rt_mem|s_memory~54_q\,
	datad => \instmem|Mux8~2_combout\,
	combout => \regfile|rt_mem|s_memory~1226_combout\);

-- Location: LCCOMB_X76_Y31_N12
\regfile|rt_mem|s_memory~1227\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1227_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1226_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1226_combout\ & (\regfile|rt_mem|s_memory~150_q\)) # 
-- (!\regfile|rt_mem|s_memory~1226_combout\ & ((\regfile|rt_mem|s_memory~118_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~150_q\,
	datab => \regfile|rt_mem|s_memory~118_q\,
	datac => \instmem|Mux8~2_combout\,
	datad => \regfile|rt_mem|s_memory~1226_combout\,
	combout => \regfile|rt_mem|s_memory~1227_combout\);

-- Location: LCCOMB_X74_Y33_N24
\regfile|rt_mem|s_memory~374feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~374feeder_combout\ = \mux3|muxout\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(16),
	combout => \regfile|rt_mem|s_memory~374feeder_combout\);

-- Location: FF_X74_Y33_N25
\regfile|rt_mem|s_memory~374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~374feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~374_q\);

-- Location: FF_X73_Y31_N29
\regfile|rt_mem|s_memory~406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(16),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~406_q\);

-- Location: FF_X72_Y34_N29
\regfile|rt_mem|s_memory~342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(16),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~342_q\);

-- Location: FF_X73_Y31_N11
\regfile|rt_mem|s_memory~310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(16),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~310_q\);

-- Location: LCCOMB_X73_Y31_N10
\regfile|rt_mem|s_memory~1224\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1224_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~310_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~342_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~342_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~310_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1224_combout\);

-- Location: LCCOMB_X73_Y31_N28
\regfile|rt_mem|s_memory~1225\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1225_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1224_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1224_combout\ & ((\regfile|rt_mem|s_memory~406_q\))) # 
-- (!\regfile|rt_mem|s_memory~1224_combout\ & (\regfile|rt_mem|s_memory~374_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~374_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~406_q\,
	datad => \regfile|rt_mem|s_memory~1224_combout\,
	combout => \regfile|rt_mem|s_memory~1225_combout\);

-- Location: LCCOMB_X73_Y31_N14
\regfile|rt_mem|s_memory~1228\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1228_combout\ = (\instmem|Mux7~2_combout\ & (\instmem|Mux1~0_combout\)) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux1~0_combout\ & ((\regfile|rt_mem|s_memory~1225_combout\))) # (!\instmem|Mux1~0_combout\ & 
-- (\regfile|rt_mem|s_memory~1227_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \instmem|Mux1~0_combout\,
	datac => \regfile|rt_mem|s_memory~1227_combout\,
	datad => \regfile|rt_mem|s_memory~1225_combout\,
	combout => \regfile|rt_mem|s_memory~1228_combout\);

-- Location: LCCOMB_X70_Y30_N22
\regfile|rt_mem|s_memory~534feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~534feeder_combout\ = \mux3|muxout\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(16),
	combout => \regfile|rt_mem|s_memory~534feeder_combout\);

-- Location: FF_X70_Y30_N23
\regfile|rt_mem|s_memory~534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~534feeder_combout\,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~534_q\);

-- Location: FF_X73_Y30_N1
\regfile|rt_mem|s_memory~470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(16),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~470_q\);

-- Location: LCCOMB_X75_Y30_N8
\regfile|rt_mem|s_memory~502feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~502feeder_combout\ = \mux3|muxout\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(16),
	combout => \regfile|rt_mem|s_memory~502feeder_combout\);

-- Location: FF_X75_Y30_N9
\regfile|rt_mem|s_memory~502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~502feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~502_q\);

-- Location: FF_X74_Y30_N5
\regfile|rt_mem|s_memory~438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(16),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~438_q\);

-- Location: LCCOMB_X74_Y30_N4
\regfile|rt_mem|s_memory~1229\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1229_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~438_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~502_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~502_q\,
	datac => \regfile|rt_mem|s_memory~438_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1229_combout\);

-- Location: LCCOMB_X73_Y30_N0
\regfile|rt_mem|s_memory~1230\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1230_combout\ = (\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~1229_combout\)))) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~1229_combout\ & (\regfile|rt_mem|s_memory~534_q\)) # 
-- (!\regfile|rt_mem|s_memory~1229_combout\ & ((\regfile|rt_mem|s_memory~470_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~534_q\,
	datab => \instmem|Mux9~2_combout\,
	datac => \regfile|rt_mem|s_memory~470_q\,
	datad => \regfile|rt_mem|s_memory~1229_combout\,
	combout => \regfile|rt_mem|s_memory~1230_combout\);

-- Location: LCCOMB_X73_Y31_N12
\regfile|rt_mem|s_memory~1231\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1231_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rt_mem|s_memory~1228_combout\ & ((\regfile|rt_mem|s_memory~1230_combout\))) # (!\regfile|rt_mem|s_memory~1228_combout\ & (\regfile|rt_mem|s_memory~1223_combout\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rt_mem|s_memory~1228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~1223_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rt_mem|s_memory~1228_combout\,
	datad => \regfile|rt_mem|s_memory~1230_combout\,
	combout => \regfile|rt_mem|s_memory~1231_combout\);

-- Location: LCCOMB_X73_Y31_N6
\alu|Add0|auto_generated|_~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|_~20_combout\ = \alu|Equal0~12_combout\ $ (((\mux2|muxout[6]~5_combout\) # ((\regfile|rt_mem|s_memory~1231_combout\ & \mux2|muxout[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~1231_combout\,
	datab => \mux2|muxout[6]~5_combout\,
	datac => \alu|Equal0~12_combout\,
	datad => \mux2|muxout[1]~0_combout\,
	combout => \alu|Add0|auto_generated|_~20_combout\);

-- Location: LCCOMB_X69_Y30_N20
\alu|Add0|auto_generated|result_int[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|result_int[18]~36_combout\ = ((\alu|Add0|auto_generated|_~21_combout\ $ (\regfile|rs_mem|readData[17]~21_combout\ $ (!\alu|Add0|auto_generated|result_int[17]~35\)))) # (GND)
-- \alu|Add0|auto_generated|result_int[18]~37\ = CARRY((\alu|Add0|auto_generated|_~21_combout\ & ((\regfile|rs_mem|readData[17]~21_combout\) # (!\alu|Add0|auto_generated|result_int[17]~35\))) # (!\alu|Add0|auto_generated|_~21_combout\ & 
-- (\regfile|rs_mem|readData[17]~21_combout\ & !\alu|Add0|auto_generated|result_int[17]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Add0|auto_generated|_~21_combout\,
	datab => \regfile|rs_mem|readData[17]~21_combout\,
	datad => VCC,
	cin => \alu|Add0|auto_generated|result_int[17]~35\,
	combout => \alu|Add0|auto_generated|result_int[18]~36_combout\,
	cout => \alu|Add0|auto_generated|result_int[18]~37\);

-- Location: LCCOMB_X73_Y29_N6
\mux3|muxout[17]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout[17]~10_combout\ = (!\alucontrol|Mux5~4_combout\ & (!\alucontrol|Mux5~5_combout\ & ((\alu|Add0|auto_generated|result_int[18]~36_combout\) # (!\alucontrol|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|Mux5~4_combout\,
	datab => \alucontrol|Mux5~5_combout\,
	datac => \alu|Add0|auto_generated|result_int[18]~36_combout\,
	datad => \alucontrol|Mux4~1_combout\,
	combout => \mux3|muxout[17]~10_combout\);

-- Location: LCCOMB_X73_Y29_N12
\mux3|muxout[17]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout\(17) = (\alucontrol|Mux4~1_combout\ & (((\mux3|muxout[17]~10_combout\)))) # (!\alucontrol|Mux4~1_combout\ & ((\regfile|rs_mem|readData[17]~21_combout\ & ((\mux2|muxout[17]~20_combout\) # (!\mux3|muxout[17]~10_combout\))) # 
-- (!\regfile|rs_mem|readData[17]~21_combout\ & (\mux2|muxout[17]~20_combout\ & !\mux3|muxout[17]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|readData[17]~21_combout\,
	datab => \mux2|muxout[17]~20_combout\,
	datac => \alucontrol|Mux4~1_combout\,
	datad => \mux3|muxout[17]~10_combout\,
	combout => \mux3|muxout\(17));

-- Location: FF_X75_Y32_N23
\regfile|rt_mem|s_memory~215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(17),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~215_q\);

-- Location: LCCOMB_X74_Y28_N0
\regfile|rt_mem|s_memory~247feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~247feeder_combout\ = \mux3|muxout\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(17),
	combout => \regfile|rt_mem|s_memory~247feeder_combout\);

-- Location: FF_X74_Y28_N1
\regfile|rt_mem|s_memory~247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~247feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~247_q\);

-- Location: FF_X72_Y32_N5
\regfile|rt_mem|s_memory~183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(17),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~183_q\);

-- Location: LCCOMB_X72_Y32_N4
\regfile|rt_mem|s_memory~1212\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1212_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~183_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~247_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~247_q\,
	datac => \regfile|rt_mem|s_memory~183_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1212_combout\);

-- Location: FF_X72_Y32_N3
\regfile|rt_mem|s_memory~279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(17),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~279_q\);

-- Location: LCCOMB_X72_Y32_N2
\regfile|rt_mem|s_memory~1213\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1213_combout\ = (\regfile|rt_mem|s_memory~1212_combout\ & (((\regfile|rt_mem|s_memory~279_q\) # (\instmem|Mux9~2_combout\)))) # (!\regfile|rt_mem|s_memory~1212_combout\ & (\regfile|rt_mem|s_memory~215_q\ & 
-- ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~215_q\,
	datab => \regfile|rt_mem|s_memory~1212_combout\,
	datac => \regfile|rt_mem|s_memory~279_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1213_combout\);

-- Location: LCCOMB_X74_Y33_N4
\regfile|rt_mem|s_memory~375feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~375feeder_combout\ = \mux3|muxout\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(17),
	combout => \regfile|rt_mem|s_memory~375feeder_combout\);

-- Location: FF_X74_Y33_N5
\regfile|rt_mem|s_memory~375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~375feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~375_q\);

-- Location: LCCOMB_X76_Y33_N2
\regfile|rt_mem|s_memory~343feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~343feeder_combout\ = \mux3|muxout\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(17),
	combout => \regfile|rt_mem|s_memory~343feeder_combout\);

-- Location: FF_X76_Y33_N3
\regfile|rt_mem|s_memory~343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~343feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~343_q\);

-- Location: FF_X72_Y33_N15
\regfile|rt_mem|s_memory~311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(17),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~311_q\);

-- Location: LCCOMB_X72_Y33_N14
\regfile|rt_mem|s_memory~1214\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1214_combout\ = (\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~311_q\ & \instmem|Mux8~2_combout\)))) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~343_q\) # ((!\instmem|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux9~2_combout\,
	datab => \regfile|rt_mem|s_memory~343_q\,
	datac => \regfile|rt_mem|s_memory~311_q\,
	datad => \instmem|Mux8~2_combout\,
	combout => \regfile|rt_mem|s_memory~1214_combout\);

-- Location: FF_X72_Y33_N5
\regfile|rt_mem|s_memory~407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(17),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~407_q\);

-- Location: LCCOMB_X72_Y33_N4
\regfile|rt_mem|s_memory~1215\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1215_combout\ = (\regfile|rt_mem|s_memory~1214_combout\ & (((\regfile|rt_mem|s_memory~407_q\) # (\instmem|Mux8~2_combout\)))) # (!\regfile|rt_mem|s_memory~1214_combout\ & (\regfile|rt_mem|s_memory~375_q\ & 
-- ((!\instmem|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~375_q\,
	datab => \regfile|rt_mem|s_memory~1214_combout\,
	datac => \regfile|rt_mem|s_memory~407_q\,
	datad => \instmem|Mux8~2_combout\,
	combout => \regfile|rt_mem|s_memory~1215_combout\);

-- Location: LCCOMB_X73_Y33_N26
\regfile|rt_mem|s_memory~119feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~119feeder_combout\ = \mux3|muxout\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(17),
	combout => \regfile|rt_mem|s_memory~119feeder_combout\);

-- Location: FF_X73_Y33_N27
\regfile|rt_mem|s_memory~119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~119feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~119_q\);

-- Location: FF_X73_Y33_N17
\regfile|rt_mem|s_memory~151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(17),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~151_q\);

-- Location: LCCOMB_X76_Y32_N30
\regfile|rt_mem|s_memory~87feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~87feeder_combout\ = \mux3|muxout\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(17),
	combout => \regfile|rt_mem|s_memory~87feeder_combout\);

-- Location: FF_X76_Y32_N31
\regfile|rt_mem|s_memory~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~87feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~87_q\);

-- Location: FF_X76_Y32_N21
\regfile|rt_mem|s_memory~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(17),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~55_q\);

-- Location: LCCOMB_X76_Y32_N20
\regfile|rt_mem|s_memory~1216\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1216_combout\ = (\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~55_q\ & \instmem|Mux8~2_combout\)))) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~87_q\) # ((!\instmem|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~87_q\,
	datab => \instmem|Mux9~2_combout\,
	datac => \regfile|rt_mem|s_memory~55_q\,
	datad => \instmem|Mux8~2_combout\,
	combout => \regfile|rt_mem|s_memory~1216_combout\);

-- Location: LCCOMB_X73_Y33_N16
\regfile|rt_mem|s_memory~1217\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1217_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1216_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1216_combout\ & ((\regfile|rt_mem|s_memory~151_q\))) # 
-- (!\regfile|rt_mem|s_memory~1216_combout\ & (\regfile|rt_mem|s_memory~119_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~119_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~151_q\,
	datad => \regfile|rt_mem|s_memory~1216_combout\,
	combout => \regfile|rt_mem|s_memory~1217_combout\);

-- Location: LCCOMB_X72_Y33_N30
\regfile|rt_mem|s_memory~1218\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1218_combout\ = (\instmem|Mux7~2_combout\ & (\instmem|Mux1~0_combout\)) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux1~0_combout\ & (\regfile|rt_mem|s_memory~1215_combout\)) # (!\instmem|Mux1~0_combout\ & 
-- ((\regfile|rt_mem|s_memory~1217_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \instmem|Mux1~0_combout\,
	datac => \regfile|rt_mem|s_memory~1215_combout\,
	datad => \regfile|rt_mem|s_memory~1217_combout\,
	combout => \regfile|rt_mem|s_memory~1218_combout\);

-- Location: LCCOMB_X73_Y28_N4
\regfile|rt_mem|s_memory~503feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~503feeder_combout\ = \mux3|muxout\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(17),
	combout => \regfile|rt_mem|s_memory~503feeder_combout\);

-- Location: FF_X73_Y28_N5
\regfile|rt_mem|s_memory~503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~503feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~503_q\);

-- Location: FF_X73_Y28_N15
\regfile|rt_mem|s_memory~439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(17),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~439_q\);

-- Location: LCCOMB_X73_Y28_N14
\regfile|rt_mem|s_memory~1219\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1219_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~439_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~503_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~503_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~439_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1219_combout\);

-- Location: LCCOMB_X73_Y29_N28
\regfile|rt_mem|s_memory~535feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~535feeder_combout\ = \mux3|muxout\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(17),
	combout => \regfile|rt_mem|s_memory~535feeder_combout\);

-- Location: FF_X73_Y29_N29
\regfile|rt_mem|s_memory~535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~535feeder_combout\,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~535_q\);

-- Location: FF_X74_Y29_N7
\regfile|rt_mem|s_memory~471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(17),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~471_q\);

-- Location: LCCOMB_X74_Y29_N6
\regfile|rt_mem|s_memory~1220\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1220_combout\ = (\regfile|rt_mem|s_memory~1219_combout\ & ((\regfile|rt_mem|s_memory~535_q\) # ((\instmem|Mux9~2_combout\)))) # (!\regfile|rt_mem|s_memory~1219_combout\ & (((\regfile|rt_mem|s_memory~471_q\ & 
-- !\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~1219_combout\,
	datab => \regfile|rt_mem|s_memory~535_q\,
	datac => \regfile|rt_mem|s_memory~471_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1220_combout\);

-- Location: LCCOMB_X72_Y33_N8
\regfile|rt_mem|s_memory~1221\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1221_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rt_mem|s_memory~1218_combout\ & ((\regfile|rt_mem|s_memory~1220_combout\))) # (!\regfile|rt_mem|s_memory~1218_combout\ & (\regfile|rt_mem|s_memory~1213_combout\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rt_mem|s_memory~1218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rt_mem|s_memory~1213_combout\,
	datac => \regfile|rt_mem|s_memory~1218_combout\,
	datad => \regfile|rt_mem|s_memory~1220_combout\,
	combout => \regfile|rt_mem|s_memory~1221_combout\);

-- Location: LCCOMB_X72_Y33_N2
\alu|Add0|auto_generated|_~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|_~21_combout\ = \alu|Equal0~12_combout\ $ (((\mux2|muxout[6]~5_combout\) # ((\regfile|rt_mem|s_memory~1221_combout\ & \mux2|muxout[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[6]~5_combout\,
	datab => \alu|Equal0~12_combout\,
	datac => \regfile|rt_mem|s_memory~1221_combout\,
	datad => \mux2|muxout[1]~0_combout\,
	combout => \alu|Add0|auto_generated|_~21_combout\);

-- Location: LCCOMB_X69_Y30_N22
\alu|Add0|auto_generated|result_int[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|result_int[19]~38_combout\ = (\regfile|rs_mem|readData[18]~20_combout\ & ((\alu|Add0|auto_generated|_~22_combout\ & (\alu|Add0|auto_generated|result_int[18]~37\ & VCC)) # (!\alu|Add0|auto_generated|_~22_combout\ & 
-- (!\alu|Add0|auto_generated|result_int[18]~37\)))) # (!\regfile|rs_mem|readData[18]~20_combout\ & ((\alu|Add0|auto_generated|_~22_combout\ & (!\alu|Add0|auto_generated|result_int[18]~37\)) # (!\alu|Add0|auto_generated|_~22_combout\ & 
-- ((\alu|Add0|auto_generated|result_int[18]~37\) # (GND)))))
-- \alu|Add0|auto_generated|result_int[19]~39\ = CARRY((\regfile|rs_mem|readData[18]~20_combout\ & (!\alu|Add0|auto_generated|_~22_combout\ & !\alu|Add0|auto_generated|result_int[18]~37\)) # (!\regfile|rs_mem|readData[18]~20_combout\ & 
-- ((!\alu|Add0|auto_generated|result_int[18]~37\) # (!\alu|Add0|auto_generated|_~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|readData[18]~20_combout\,
	datab => \alu|Add0|auto_generated|_~22_combout\,
	datad => VCC,
	cin => \alu|Add0|auto_generated|result_int[18]~37\,
	combout => \alu|Add0|auto_generated|result_int[19]~38_combout\,
	cout => \alu|Add0|auto_generated|result_int[19]~39\);

-- Location: LCCOMB_X73_Y30_N14
\mux3|muxout[18]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout[18]~11_combout\ = (!\alucontrol|Mux5~5_combout\ & (!\alucontrol|Mux5~4_combout\ & ((\alu|Add0|auto_generated|result_int[19]~38_combout\) # (!\alucontrol|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Add0|auto_generated|result_int[19]~38_combout\,
	datab => \alucontrol|Mux5~5_combout\,
	datac => \alucontrol|Mux4~1_combout\,
	datad => \alucontrol|Mux5~4_combout\,
	combout => \mux3|muxout[18]~11_combout\);

-- Location: LCCOMB_X73_Y30_N16
\mux3|muxout[18]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout\(18) = (\alucontrol|Mux4~1_combout\ & (((\mux3|muxout[18]~11_combout\)))) # (!\alucontrol|Mux4~1_combout\ & ((\mux2|muxout[18]~19_combout\ & ((\regfile|rs_mem|readData[18]~20_combout\) # (!\mux3|muxout[18]~11_combout\))) # 
-- (!\mux2|muxout[18]~19_combout\ & (!\mux3|muxout[18]~11_combout\ & \regfile|rs_mem|readData[18]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[18]~19_combout\,
	datab => \alucontrol|Mux4~1_combout\,
	datac => \mux3|muxout[18]~11_combout\,
	datad => \regfile|rs_mem|readData[18]~20_combout\,
	combout => \mux3|muxout\(18));

-- Location: LCCOMB_X73_Y30_N28
\regfile|rs_mem|s_memory~472feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~472feeder_combout\ = \mux3|muxout\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(18),
	combout => \regfile|rs_mem|s_memory~472feeder_combout\);

-- Location: FF_X73_Y30_N29
\regfile|rs_mem|s_memory~472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~472feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~472_q\);

-- Location: FF_X69_Y36_N21
\regfile|rs_mem|s_memory~344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(18),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~344_q\);

-- Location: LCCOMB_X70_Y36_N6
\regfile|rs_mem|s_memory~88feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~88feeder_combout\ = \mux3|muxout\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(18),
	combout => \regfile|rs_mem|s_memory~88feeder_combout\);

-- Location: FF_X70_Y36_N7
\regfile|rs_mem|s_memory~88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~88feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~88_q\);

-- Location: FF_X75_Y32_N3
\regfile|rs_mem|s_memory~216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(18),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~216_q\);

-- Location: LCCOMB_X69_Y36_N18
\regfile|rs_mem|s_memory~1197\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1197_combout\ = (\instmem|Mux7~2_combout\ & (((\instmem|Mux3~1_combout\)))) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~216_q\))) # (!\instmem|Mux3~1_combout\ & 
-- (\regfile|rs_mem|s_memory~88_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~88_q\,
	datab => \instmem|Mux7~2_combout\,
	datac => \instmem|Mux3~1_combout\,
	datad => \regfile|rs_mem|s_memory~216_q\,
	combout => \regfile|rs_mem|s_memory~1197_combout\);

-- Location: LCCOMB_X69_Y36_N20
\regfile|rs_mem|s_memory~1198\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1198_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1197_combout\ & (\regfile|rs_mem|s_memory~472_q\)) # (!\regfile|rs_mem|s_memory~1197_combout\ & ((\regfile|rs_mem|s_memory~344_q\))))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~1197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~472_q\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~344_q\,
	datad => \regfile|rs_mem|s_memory~1197_combout\,
	combout => \regfile|rs_mem|s_memory~1198_combout\);

-- Location: LCCOMB_X66_Y32_N10
\regfile|rs_mem|s_memory~312feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~312feeder_combout\ = \mux3|muxout\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(18),
	combout => \regfile|rs_mem|s_memory~312feeder_combout\);

-- Location: FF_X66_Y32_N11
\regfile|rs_mem|s_memory~312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~312feeder_combout\,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~312_q\);

-- Location: FF_X65_Y33_N23
\regfile|rs_mem|s_memory~440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(18),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~440_q\);

-- Location: LCCOMB_X66_Y31_N0
\regfile|rs_mem|s_memory~184feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~184feeder_combout\ = \mux3|muxout\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(18),
	combout => \regfile|rs_mem|s_memory~184feeder_combout\);

-- Location: FF_X66_Y31_N1
\regfile|rs_mem|s_memory~184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~184feeder_combout\,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~184_q\);

-- Location: FF_X66_Y32_N21
\regfile|rs_mem|s_memory~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(18),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~56_q\);

-- Location: LCCOMB_X66_Y32_N20
\regfile|rs_mem|s_memory~1201\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1201_combout\ = (\instmem|Mux7~2_combout\ & (((\instmem|Mux3~1_combout\)))) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux3~1_combout\ & (\regfile|rs_mem|s_memory~184_q\)) # (!\instmem|Mux3~1_combout\ & 
-- ((\regfile|rs_mem|s_memory~56_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rs_mem|s_memory~184_q\,
	datac => \regfile|rs_mem|s_memory~56_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1201_combout\);

-- Location: LCCOMB_X65_Y33_N22
\regfile|rs_mem|s_memory~1202\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1202_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1201_combout\ & ((\regfile|rs_mem|s_memory~440_q\))) # (!\regfile|rs_mem|s_memory~1201_combout\ & (\regfile|rs_mem|s_memory~312_q\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~1201_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rs_mem|s_memory~312_q\,
	datac => \regfile|rs_mem|s_memory~440_q\,
	datad => \regfile|rs_mem|s_memory~1201_combout\,
	combout => \regfile|rs_mem|s_memory~1202_combout\);

-- Location: LCCOMB_X65_Y33_N24
\regfile|rs_mem|s_memory~376feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~376feeder_combout\ = \mux3|muxout\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(18),
	combout => \regfile|rs_mem|s_memory~376feeder_combout\);

-- Location: FF_X65_Y33_N25
\regfile|rs_mem|s_memory~376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~376feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~376_q\);

-- Location: FF_X69_Y33_N9
\regfile|rs_mem|s_memory~504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(18),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~504_q\);

-- Location: LCCOMB_X73_Y33_N14
\regfile|rs_mem|s_memory~120feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~120feeder_combout\ = \mux3|muxout\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(18),
	combout => \regfile|rs_mem|s_memory~120feeder_combout\);

-- Location: FF_X73_Y33_N15
\regfile|rs_mem|s_memory~120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~120feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~120_q\);

-- Location: LCCOMB_X70_Y33_N4
\regfile|rs_mem|s_memory~248feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~248feeder_combout\ = \mux3|muxout\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(18),
	combout => \regfile|rs_mem|s_memory~248feeder_combout\);

-- Location: FF_X70_Y33_N5
\regfile|rs_mem|s_memory~248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~248feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~248_q\);

-- Location: LCCOMB_X69_Y33_N2
\regfile|rs_mem|s_memory~1199\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1199_combout\ = (\instmem|Mux7~2_combout\ & (((\instmem|Mux3~1_combout\)))) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~248_q\))) # (!\instmem|Mux3~1_combout\ & 
-- (\regfile|rs_mem|s_memory~120_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~120_q\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~248_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1199_combout\);

-- Location: LCCOMB_X69_Y33_N8
\regfile|rs_mem|s_memory~1200\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1200_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1199_combout\ & ((\regfile|rs_mem|s_memory~504_q\))) # (!\regfile|rs_mem|s_memory~1199_combout\ & (\regfile|rs_mem|s_memory~376_q\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~1199_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~376_q\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~504_q\,
	datad => \regfile|rs_mem|s_memory~1199_combout\,
	combout => \regfile|rs_mem|s_memory~1200_combout\);

-- Location: LCCOMB_X68_Y33_N26
\regfile|rs_mem|s_memory~1203\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1203_combout\ = (\instmem|Mux1~0_combout\ & (((!\instmem|Mux4~0_combout\)))) # (!\instmem|Mux1~0_combout\ & ((\instmem|Mux4~0_combout\ & (\regfile|rs_mem|s_memory~1202_combout\)) # (!\instmem|Mux4~0_combout\ & 
-- ((\regfile|rs_mem|s_memory~1200_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1202_combout\,
	datab => \instmem|Mux1~0_combout\,
	datac => \regfile|rs_mem|s_memory~1200_combout\,
	datad => \instmem|Mux4~0_combout\,
	combout => \regfile|rs_mem|s_memory~1203_combout\);

-- Location: LCCOMB_X69_Y33_N10
\regfile|rs_mem|s_memory~280feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~280feeder_combout\ = \mux3|muxout\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(18),
	combout => \regfile|rs_mem|s_memory~280feeder_combout\);

-- Location: FF_X69_Y33_N11
\regfile|rs_mem|s_memory~280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~280feeder_combout\,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~280_q\);

-- Location: FF_X72_Y31_N1
\regfile|rs_mem|s_memory~152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(18),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~152_q\);

-- Location: LCCOMB_X72_Y31_N0
\regfile|rs_mem|s_memory~1204\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1204_combout\ = (\instmem|Mux7~2_combout\ & (((\instmem|Mux3~1_combout\)))) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux3~1_combout\ & (\regfile|rs_mem|s_memory~280_q\)) # (!\instmem|Mux3~1_combout\ & 
-- ((\regfile|rs_mem|s_memory~152_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~280_q\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~152_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1204_combout\);

-- Location: FF_X72_Y31_N11
\regfile|rs_mem|s_memory~408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(18),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~408_q\);

-- Location: LCCOMB_X73_Y30_N2
\regfile|rs_mem|s_memory~536feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~536feeder_combout\ = \mux3|muxout\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(18),
	combout => \regfile|rs_mem|s_memory~536feeder_combout\);

-- Location: FF_X73_Y30_N3
\regfile|rs_mem|s_memory~536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~536feeder_combout\,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~536_q\);

-- Location: LCCOMB_X72_Y31_N10
\regfile|rs_mem|s_memory~1205\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1205_combout\ = (\regfile|rs_mem|s_memory~1204_combout\ & (((\regfile|rs_mem|s_memory~536_q\)) # (!\instmem|Mux7~2_combout\))) # (!\regfile|rs_mem|s_memory~1204_combout\ & (\instmem|Mux7~2_combout\ & 
-- (\regfile|rs_mem|s_memory~408_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1204_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~408_q\,
	datad => \regfile|rs_mem|s_memory~536_q\,
	combout => \regfile|rs_mem|s_memory~1205_combout\);

-- Location: LCCOMB_X68_Y33_N24
\regfile|rs_mem|s_memory~1206\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1206_combout\ = (\instmem|Mux1~0_combout\ & ((\regfile|rs_mem|s_memory~1203_combout\ & ((\regfile|rs_mem|s_memory~1205_combout\))) # (!\regfile|rs_mem|s_memory~1203_combout\ & (\regfile|rs_mem|s_memory~1198_combout\)))) # 
-- (!\instmem|Mux1~0_combout\ & (((\regfile|rs_mem|s_memory~1203_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux1~0_combout\,
	datab => \regfile|rs_mem|s_memory~1198_combout\,
	datac => \regfile|rs_mem|s_memory~1203_combout\,
	datad => \regfile|rs_mem|s_memory~1205_combout\,
	combout => \regfile|rs_mem|s_memory~1206_combout\);

-- Location: LCCOMB_X68_Y33_N14
\regfile|rs_mem|readData[18]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[18]~20_combout\ = (!\regfile|rs_mem|Equal0~0_combout\ & \regfile|rs_mem|s_memory~1206_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile|rs_mem|Equal0~0_combout\,
	datad => \regfile|rs_mem|s_memory~1206_combout\,
	combout => \regfile|rs_mem|readData[18]~20_combout\);

-- Location: LCCOMB_X69_Y30_N24
\alu|Add0|auto_generated|result_int[20]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|result_int[20]~40_combout\ = ((\regfile|rs_mem|readData[19]~19_combout\ $ (\alu|Add0|auto_generated|_~23_combout\ $ (!\alu|Add0|auto_generated|result_int[19]~39\)))) # (GND)
-- \alu|Add0|auto_generated|result_int[20]~41\ = CARRY((\regfile|rs_mem|readData[19]~19_combout\ & ((\alu|Add0|auto_generated|_~23_combout\) # (!\alu|Add0|auto_generated|result_int[19]~39\))) # (!\regfile|rs_mem|readData[19]~19_combout\ & 
-- (\alu|Add0|auto_generated|_~23_combout\ & !\alu|Add0|auto_generated|result_int[19]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|readData[19]~19_combout\,
	datab => \alu|Add0|auto_generated|_~23_combout\,
	datad => VCC,
	cin => \alu|Add0|auto_generated|result_int[19]~39\,
	combout => \alu|Add0|auto_generated|result_int[20]~40_combout\,
	cout => \alu|Add0|auto_generated|result_int[20]~41\);

-- Location: LCCOMB_X69_Y34_N12
\mux3|muxout[19]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout[19]~12_combout\ = (!\alucontrol|Mux5~5_combout\ & (!\alucontrol|Mux5~4_combout\ & ((\alu|Add0|auto_generated|result_int[20]~40_combout\) # (!\alucontrol|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|Mux5~5_combout\,
	datab => \alucontrol|Mux5~4_combout\,
	datac => \alucontrol|Mux4~1_combout\,
	datad => \alu|Add0|auto_generated|result_int[20]~40_combout\,
	combout => \mux3|muxout[19]~12_combout\);

-- Location: LCCOMB_X69_Y34_N24
\mux3|muxout[19]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout\(19) = (\alucontrol|Mux4~1_combout\ & (((\mux3|muxout[19]~12_combout\)))) # (!\alucontrol|Mux4~1_combout\ & ((\mux2|muxout[19]~18_combout\ & ((\regfile|rs_mem|readData[19]~19_combout\) # (!\mux3|muxout[19]~12_combout\))) # 
-- (!\mux2|muxout[19]~18_combout\ & (\regfile|rs_mem|readData[19]~19_combout\ & !\mux3|muxout[19]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|Mux4~1_combout\,
	datab => \mux2|muxout[19]~18_combout\,
	datac => \regfile|rs_mem|readData[19]~19_combout\,
	datad => \mux3|muxout[19]~12_combout\,
	combout => \mux3|muxout\(19));

-- Location: LCCOMB_X66_Y32_N2
\regfile|rs_mem|s_memory~313feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~313feeder_combout\ = \mux3|muxout\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(19),
	combout => \regfile|rs_mem|s_memory~313feeder_combout\);

-- Location: FF_X66_Y32_N3
\regfile|rs_mem|s_memory~313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~313feeder_combout\,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~313_q\);

-- Location: FF_X67_Y32_N5
\regfile|rs_mem|s_memory~441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(19),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~441_q\);

-- Location: LCCOMB_X68_Y36_N4
\regfile|rs_mem|s_memory~185feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~185feeder_combout\ = \mux3|muxout\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(19),
	combout => \regfile|rs_mem|s_memory~185feeder_combout\);

-- Location: FF_X68_Y36_N5
\regfile|rs_mem|s_memory~185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~185feeder_combout\,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~185_q\);

-- Location: LCCOMB_X66_Y32_N12
\regfile|rs_mem|s_memory~57feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~57feeder_combout\ = \mux3|muxout\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(19),
	combout => \regfile|rs_mem|s_memory~57feeder_combout\);

-- Location: FF_X66_Y32_N13
\regfile|rs_mem|s_memory~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~57feeder_combout\,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~57_q\);

-- Location: LCCOMB_X67_Y32_N2
\regfile|rs_mem|s_memory~1191\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1191_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~185_q\) # ((\instmem|Mux7~2_combout\)))) # (!\instmem|Mux3~1_combout\ & (((!\instmem|Mux7~2_combout\ & \regfile|rs_mem|s_memory~57_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~185_q\,
	datab => \instmem|Mux3~1_combout\,
	datac => \instmem|Mux7~2_combout\,
	datad => \regfile|rs_mem|s_memory~57_q\,
	combout => \regfile|rs_mem|s_memory~1191_combout\);

-- Location: LCCOMB_X67_Y32_N4
\regfile|rs_mem|s_memory~1192\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1192_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1191_combout\ & ((\regfile|rs_mem|s_memory~441_q\))) # (!\regfile|rs_mem|s_memory~1191_combout\ & (\regfile|rs_mem|s_memory~313_q\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~1191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rs_mem|s_memory~313_q\,
	datac => \regfile|rs_mem|s_memory~441_q\,
	datad => \regfile|rs_mem|s_memory~1191_combout\,
	combout => \regfile|rs_mem|s_memory~1192_combout\);

-- Location: LCCOMB_X65_Y33_N14
\regfile|rs_mem|s_memory~377feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~377feeder_combout\ = \mux3|muxout\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(19),
	combout => \regfile|rs_mem|s_memory~377feeder_combout\);

-- Location: FF_X65_Y33_N15
\regfile|rs_mem|s_memory~377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~377feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~377_q\);

-- Location: FF_X69_Y33_N27
\regfile|rs_mem|s_memory~505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(19),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~505_q\);

-- Location: LCCOMB_X70_Y33_N18
\regfile|rs_mem|s_memory~249feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~249feeder_combout\ = \mux3|muxout\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(19),
	combout => \regfile|rs_mem|s_memory~249feeder_combout\);

-- Location: FF_X70_Y33_N19
\regfile|rs_mem|s_memory~249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~249feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~249_q\);

-- Location: FF_X73_Y33_N29
\regfile|rs_mem|s_memory~121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(19),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~121_q\);

-- Location: LCCOMB_X73_Y33_N28
\regfile|rs_mem|s_memory~1189\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1189_combout\ = (\instmem|Mux7~2_combout\ & (((\instmem|Mux3~1_combout\)))) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux3~1_combout\ & (\regfile|rs_mem|s_memory~249_q\)) # (!\instmem|Mux3~1_combout\ & 
-- ((\regfile|rs_mem|s_memory~121_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~249_q\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~121_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1189_combout\);

-- Location: LCCOMB_X69_Y33_N26
\regfile|rs_mem|s_memory~1190\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1190_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1189_combout\ & ((\regfile|rs_mem|s_memory~505_q\))) # (!\regfile|rs_mem|s_memory~1189_combout\ & (\regfile|rs_mem|s_memory~377_q\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~1189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~377_q\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~505_q\,
	datad => \regfile|rs_mem|s_memory~1189_combout\,
	combout => \regfile|rs_mem|s_memory~1190_combout\);

-- Location: LCCOMB_X69_Y28_N26
\regfile|rs_mem|s_memory~1193\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1193_combout\ = (\instmem|Mux1~0_combout\ & (((!\instmem|Mux4~0_combout\)))) # (!\instmem|Mux1~0_combout\ & ((\instmem|Mux4~0_combout\ & (\regfile|rs_mem|s_memory~1192_combout\)) # (!\instmem|Mux4~0_combout\ & 
-- ((\regfile|rs_mem|s_memory~1190_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1192_combout\,
	datab => \instmem|Mux1~0_combout\,
	datac => \instmem|Mux4~0_combout\,
	datad => \regfile|rs_mem|s_memory~1190_combout\,
	combout => \regfile|rs_mem|s_memory~1193_combout\);

-- Location: FF_X69_Y31_N23
\regfile|rs_mem|s_memory~409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(19),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~409_q\);

-- Location: FF_X69_Y28_N9
\regfile|rs_mem|s_memory~537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(19),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~537_q\);

-- Location: LCCOMB_X69_Y33_N20
\regfile|rs_mem|s_memory~281feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~281feeder_combout\ = \mux3|muxout\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(19),
	combout => \regfile|rs_mem|s_memory~281feeder_combout\);

-- Location: FF_X69_Y33_N21
\regfile|rs_mem|s_memory~281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~281feeder_combout\,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~281_q\);

-- Location: FF_X72_Y31_N9
\regfile|rs_mem|s_memory~153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(19),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~153_q\);

-- Location: LCCOMB_X72_Y31_N8
\regfile|rs_mem|s_memory~1194\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1194_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~281_q\) # ((\instmem|Mux7~2_combout\)))) # (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~153_q\ & !\instmem|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~281_q\,
	datab => \instmem|Mux3~1_combout\,
	datac => \regfile|rs_mem|s_memory~153_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1194_combout\);

-- Location: LCCOMB_X69_Y28_N8
\regfile|rs_mem|s_memory~1195\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1195_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1194_combout\ & ((\regfile|rs_mem|s_memory~537_q\))) # (!\regfile|rs_mem|s_memory~1194_combout\ & (\regfile|rs_mem|s_memory~409_q\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~1194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rs_mem|s_memory~409_q\,
	datac => \regfile|rs_mem|s_memory~537_q\,
	datad => \regfile|rs_mem|s_memory~1194_combout\,
	combout => \regfile|rs_mem|s_memory~1195_combout\);

-- Location: LCCOMB_X68_Y34_N28
\regfile|rs_mem|s_memory~345feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~345feeder_combout\ = \mux3|muxout\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(19),
	combout => \regfile|rs_mem|s_memory~345feeder_combout\);

-- Location: FF_X68_Y34_N29
\regfile|rs_mem|s_memory~345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~345feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~345_q\);

-- Location: FF_X69_Y28_N13
\regfile|rs_mem|s_memory~473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(19),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~473_q\);

-- Location: LCCOMB_X69_Y34_N18
\regfile|rs_mem|s_memory~217feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~217feeder_combout\ = \mux3|muxout\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(19),
	combout => \regfile|rs_mem|s_memory~217feeder_combout\);

-- Location: FF_X69_Y34_N19
\regfile|rs_mem|s_memory~217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~217feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~217_q\);

-- Location: FF_X70_Y36_N5
\regfile|rs_mem|s_memory~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(19),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~89_q\);

-- Location: LCCOMB_X70_Y36_N4
\regfile|rs_mem|s_memory~1187\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1187_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~217_q\) # ((\instmem|Mux7~2_combout\)))) # (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~89_q\ & !\instmem|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~217_q\,
	datab => \instmem|Mux3~1_combout\,
	datac => \regfile|rs_mem|s_memory~89_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1187_combout\);

-- Location: LCCOMB_X69_Y28_N12
\regfile|rs_mem|s_memory~1188\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1188_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1187_combout\ & ((\regfile|rs_mem|s_memory~473_q\))) # (!\regfile|rs_mem|s_memory~1187_combout\ & (\regfile|rs_mem|s_memory~345_q\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~1187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~345_q\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~473_q\,
	datad => \regfile|rs_mem|s_memory~1187_combout\,
	combout => \regfile|rs_mem|s_memory~1188_combout\);

-- Location: LCCOMB_X69_Y28_N6
\regfile|rs_mem|s_memory~1196\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1196_combout\ = (\regfile|rs_mem|s_memory~1193_combout\ & (((\regfile|rs_mem|s_memory~1195_combout\)) # (!\instmem|Mux1~0_combout\))) # (!\regfile|rs_mem|s_memory~1193_combout\ & (\instmem|Mux1~0_combout\ & 
-- ((\regfile|rs_mem|s_memory~1188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1193_combout\,
	datab => \instmem|Mux1~0_combout\,
	datac => \regfile|rs_mem|s_memory~1195_combout\,
	datad => \regfile|rs_mem|s_memory~1188_combout\,
	combout => \regfile|rs_mem|s_memory~1196_combout\);

-- Location: LCCOMB_X69_Y28_N0
\regfile|rs_mem|readData[19]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[19]~19_combout\ = (!\regfile|rs_mem|Equal0~0_combout\ & \regfile|rs_mem|s_memory~1196_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile|rs_mem|Equal0~0_combout\,
	datad => \regfile|rs_mem|s_memory~1196_combout\,
	combout => \regfile|rs_mem|readData[19]~19_combout\);

-- Location: LCCOMB_X69_Y30_N26
\alu|Add0|auto_generated|result_int[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|result_int[21]~42_combout\ = (\regfile|rs_mem|readData[20]~18_combout\ & ((\alu|Add0|auto_generated|_~24_combout\ & (\alu|Add0|auto_generated|result_int[20]~41\ & VCC)) # (!\alu|Add0|auto_generated|_~24_combout\ & 
-- (!\alu|Add0|auto_generated|result_int[20]~41\)))) # (!\regfile|rs_mem|readData[20]~18_combout\ & ((\alu|Add0|auto_generated|_~24_combout\ & (!\alu|Add0|auto_generated|result_int[20]~41\)) # (!\alu|Add0|auto_generated|_~24_combout\ & 
-- ((\alu|Add0|auto_generated|result_int[20]~41\) # (GND)))))
-- \alu|Add0|auto_generated|result_int[21]~43\ = CARRY((\regfile|rs_mem|readData[20]~18_combout\ & (!\alu|Add0|auto_generated|_~24_combout\ & !\alu|Add0|auto_generated|result_int[20]~41\)) # (!\regfile|rs_mem|readData[20]~18_combout\ & 
-- ((!\alu|Add0|auto_generated|result_int[20]~41\) # (!\alu|Add0|auto_generated|_~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|readData[20]~18_combout\,
	datab => \alu|Add0|auto_generated|_~24_combout\,
	datad => VCC,
	cin => \alu|Add0|auto_generated|result_int[20]~41\,
	combout => \alu|Add0|auto_generated|result_int[21]~42_combout\,
	cout => \alu|Add0|auto_generated|result_int[21]~43\);

-- Location: LCCOMB_X69_Y34_N6
\mux3|muxout[20]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout[20]~13_combout\ = (!\alucontrol|Mux5~5_combout\ & (!\alucontrol|Mux5~4_combout\ & ((\alu|Add0|auto_generated|result_int[21]~42_combout\) # (!\alucontrol|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|Mux5~5_combout\,
	datab => \alucontrol|Mux5~4_combout\,
	datac => \alucontrol|Mux4~1_combout\,
	datad => \alu|Add0|auto_generated|result_int[21]~42_combout\,
	combout => \mux3|muxout[20]~13_combout\);

-- Location: LCCOMB_X69_Y34_N8
\mux3|muxout[20]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout\(20) = (\alucontrol|Mux4~1_combout\ & (((\mux3|muxout[20]~13_combout\)))) # (!\alucontrol|Mux4~1_combout\ & ((\mux2|muxout[20]~17_combout\ & ((\regfile|rs_mem|readData[20]~18_combout\) # (!\mux3|muxout[20]~13_combout\))) # 
-- (!\mux2|muxout[20]~17_combout\ & (\regfile|rs_mem|readData[20]~18_combout\ & !\mux3|muxout[20]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|Mux4~1_combout\,
	datab => \mux2|muxout[20]~17_combout\,
	datac => \regfile|rs_mem|readData[20]~18_combout\,
	datad => \mux3|muxout[20]~13_combout\,
	combout => \mux3|muxout\(20));

-- Location: LCCOMB_X69_Y36_N6
\regfile|rs_mem|s_memory~474feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~474feeder_combout\ = \mux3|muxout\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(20),
	combout => \regfile|rs_mem|s_memory~474feeder_combout\);

-- Location: FF_X69_Y36_N7
\regfile|rs_mem|s_memory~474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~474feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~474_q\);

-- Location: LCCOMB_X69_Y34_N22
\regfile|rs_mem|s_memory~218feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~218feeder_combout\ = \mux3|muxout\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(20),
	combout => \regfile|rs_mem|s_memory~218feeder_combout\);

-- Location: FF_X69_Y34_N23
\regfile|rs_mem|s_memory~218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~218feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~218_q\);

-- Location: FF_X68_Y33_N3
\regfile|rs_mem|s_memory~90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(20),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~90_q\);

-- Location: LCCOMB_X68_Y33_N2
\regfile|rs_mem|s_memory~1177\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1177_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~218_q\) # ((\instmem|Mux7~2_combout\)))) # (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~90_q\ & !\instmem|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~218_q\,
	datab => \instmem|Mux3~1_combout\,
	datac => \regfile|rs_mem|s_memory~90_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1177_combout\);

-- Location: FF_X68_Y33_N21
\regfile|rs_mem|s_memory~346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(20),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~346_q\);

-- Location: LCCOMB_X68_Y33_N20
\regfile|rs_mem|s_memory~1178\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1178_combout\ = (\regfile|rs_mem|s_memory~1177_combout\ & ((\regfile|rs_mem|s_memory~474_q\) # ((!\instmem|Mux7~2_combout\)))) # (!\regfile|rs_mem|s_memory~1177_combout\ & (((\regfile|rs_mem|s_memory~346_q\ & 
-- \instmem|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~474_q\,
	datab => \regfile|rs_mem|s_memory~1177_combout\,
	datac => \regfile|rs_mem|s_memory~346_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1178_combout\);

-- Location: LCCOMB_X70_Y34_N8
\regfile|rs_mem|s_memory~314feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~314feeder_combout\ = \mux3|muxout\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(20),
	combout => \regfile|rs_mem|s_memory~314feeder_combout\);

-- Location: FF_X70_Y34_N9
\regfile|rs_mem|s_memory~314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~314feeder_combout\,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~314_q\);

-- Location: FF_X67_Y32_N17
\regfile|rs_mem|s_memory~442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(20),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~442_q\);

-- Location: LCCOMB_X62_Y30_N6
\regfile|rs_mem|s_memory~186feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~186feeder_combout\ = \mux3|muxout\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(20),
	combout => \regfile|rs_mem|s_memory~186feeder_combout\);

-- Location: FF_X62_Y30_N7
\regfile|rs_mem|s_memory~186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~186feeder_combout\,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~186_q\);

-- Location: FF_X69_Y32_N25
\regfile|rs_mem|s_memory~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(20),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~58_q\);

-- Location: LCCOMB_X69_Y32_N24
\regfile|rs_mem|s_memory~1181\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1181_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~186_q\) # ((\instmem|Mux7~2_combout\)))) # (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~58_q\ & !\instmem|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~186_q\,
	datab => \instmem|Mux3~1_combout\,
	datac => \regfile|rs_mem|s_memory~58_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1181_combout\);

-- Location: LCCOMB_X67_Y32_N16
\regfile|rs_mem|s_memory~1182\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1182_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1181_combout\ & ((\regfile|rs_mem|s_memory~442_q\))) # (!\regfile|rs_mem|s_memory~1181_combout\ & (\regfile|rs_mem|s_memory~314_q\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~1181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~314_q\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~442_q\,
	datad => \regfile|rs_mem|s_memory~1181_combout\,
	combout => \regfile|rs_mem|s_memory~1182_combout\);

-- Location: LCCOMB_X65_Y33_N20
\regfile|rs_mem|s_memory~378feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~378feeder_combout\ = \mux3|muxout\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(20),
	combout => \regfile|rs_mem|s_memory~378feeder_combout\);

-- Location: FF_X65_Y33_N21
\regfile|rs_mem|s_memory~378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~378feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~378_q\);

-- Location: FF_X73_Y33_N9
\regfile|rs_mem|s_memory~122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(20),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~122_q\);

-- Location: LCCOMB_X73_Y33_N8
\regfile|rs_mem|s_memory~1179\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1179_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~378_q\) # ((\instmem|Mux3~1_combout\)))) # (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~122_q\ & !\instmem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~378_q\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~122_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1179_combout\);

-- Location: FF_X69_Y33_N23
\regfile|rs_mem|s_memory~506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(20),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~506_q\);

-- Location: LCCOMB_X68_Y36_N14
\regfile|rs_mem|s_memory~250feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~250feeder_combout\ = \mux3|muxout\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(20),
	combout => \regfile|rs_mem|s_memory~250feeder_combout\);

-- Location: FF_X68_Y36_N15
\regfile|rs_mem|s_memory~250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~250feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~250_q\);

-- Location: LCCOMB_X69_Y33_N22
\regfile|rs_mem|s_memory~1180\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1180_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~1179_combout\ & (\regfile|rs_mem|s_memory~506_q\)) # (!\regfile|rs_mem|s_memory~1179_combout\ & ((\regfile|rs_mem|s_memory~250_q\))))) # 
-- (!\instmem|Mux3~1_combout\ & (\regfile|rs_mem|s_memory~1179_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~1179_combout\,
	datac => \regfile|rs_mem|s_memory~506_q\,
	datad => \regfile|rs_mem|s_memory~250_q\,
	combout => \regfile|rs_mem|s_memory~1180_combout\);

-- Location: LCCOMB_X68_Y33_N8
\regfile|rs_mem|s_memory~1183\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1183_combout\ = (\instmem|Mux4~0_combout\ & (\regfile|rs_mem|s_memory~1182_combout\ & (!\instmem|Mux1~0_combout\))) # (!\instmem|Mux4~0_combout\ & (((\instmem|Mux1~0_combout\) # (\regfile|rs_mem|s_memory~1180_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1182_combout\,
	datab => \instmem|Mux4~0_combout\,
	datac => \instmem|Mux1~0_combout\,
	datad => \regfile|rs_mem|s_memory~1180_combout\,
	combout => \regfile|rs_mem|s_memory~1183_combout\);

-- Location: LCCOMB_X69_Y34_N28
\regfile|rs_mem|s_memory~538feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~538feeder_combout\ = \mux3|muxout\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(20),
	combout => \regfile|rs_mem|s_memory~538feeder_combout\);

-- Location: FF_X69_Y34_N29
\regfile|rs_mem|s_memory~538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~538feeder_combout\,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~538_q\);

-- Location: FF_X69_Y33_N29
\regfile|rs_mem|s_memory~282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(20),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~282_q\);

-- Location: FF_X73_Y33_N19
\regfile|rs_mem|s_memory~154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(20),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~154_q\);

-- Location: LCCOMB_X72_Y31_N2
\regfile|rs_mem|s_memory~410feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~410feeder_combout\ = \mux3|muxout\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(20),
	combout => \regfile|rs_mem|s_memory~410feeder_combout\);

-- Location: FF_X72_Y31_N3
\regfile|rs_mem|s_memory~410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~410feeder_combout\,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~410_q\);

-- Location: LCCOMB_X73_Y33_N18
\regfile|rs_mem|s_memory~1184\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1184_combout\ = (\instmem|Mux3~1_combout\ & (\instmem|Mux7~2_combout\)) # (!\instmem|Mux3~1_combout\ & ((\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~410_q\))) # (!\instmem|Mux7~2_combout\ & 
-- (\regfile|rs_mem|s_memory~154_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~154_q\,
	datad => \regfile|rs_mem|s_memory~410_q\,
	combout => \regfile|rs_mem|s_memory~1184_combout\);

-- Location: LCCOMB_X69_Y33_N28
\regfile|rs_mem|s_memory~1185\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1185_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~1184_combout\ & (\regfile|rs_mem|s_memory~538_q\)) # (!\regfile|rs_mem|s_memory~1184_combout\ & ((\regfile|rs_mem|s_memory~282_q\))))) # 
-- (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~1184_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~538_q\,
	datac => \regfile|rs_mem|s_memory~282_q\,
	datad => \regfile|rs_mem|s_memory~1184_combout\,
	combout => \regfile|rs_mem|s_memory~1185_combout\);

-- Location: LCCOMB_X68_Y33_N10
\regfile|rs_mem|s_memory~1186\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1186_combout\ = (\instmem|Mux1~0_combout\ & ((\regfile|rs_mem|s_memory~1183_combout\ & ((\regfile|rs_mem|s_memory~1185_combout\))) # (!\regfile|rs_mem|s_memory~1183_combout\ & (\regfile|rs_mem|s_memory~1178_combout\)))) # 
-- (!\instmem|Mux1~0_combout\ & (((\regfile|rs_mem|s_memory~1183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux1~0_combout\,
	datab => \regfile|rs_mem|s_memory~1178_combout\,
	datac => \regfile|rs_mem|s_memory~1183_combout\,
	datad => \regfile|rs_mem|s_memory~1185_combout\,
	combout => \regfile|rs_mem|s_memory~1186_combout\);

-- Location: LCCOMB_X68_Y33_N0
\regfile|rs_mem|readData[20]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[20]~18_combout\ = (!\regfile|rs_mem|Equal0~0_combout\ & \regfile|rs_mem|s_memory~1186_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile|rs_mem|Equal0~0_combout\,
	datad => \regfile|rs_mem|s_memory~1186_combout\,
	combout => \regfile|rs_mem|readData[20]~18_combout\);

-- Location: LCCOMB_X69_Y30_N28
\alu|Add0|auto_generated|result_int[22]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|result_int[22]~44_combout\ = ((\regfile|rs_mem|readData[21]~17_combout\ $ (\alu|Add0|auto_generated|_~25_combout\ $ (!\alu|Add0|auto_generated|result_int[21]~43\)))) # (GND)
-- \alu|Add0|auto_generated|result_int[22]~45\ = CARRY((\regfile|rs_mem|readData[21]~17_combout\ & ((\alu|Add0|auto_generated|_~25_combout\) # (!\alu|Add0|auto_generated|result_int[21]~43\))) # (!\regfile|rs_mem|readData[21]~17_combout\ & 
-- (\alu|Add0|auto_generated|_~25_combout\ & !\alu|Add0|auto_generated|result_int[21]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|readData[21]~17_combout\,
	datab => \alu|Add0|auto_generated|_~25_combout\,
	datad => VCC,
	cin => \alu|Add0|auto_generated|result_int[21]~43\,
	combout => \alu|Add0|auto_generated|result_int[22]~44_combout\,
	cout => \alu|Add0|auto_generated|result_int[22]~45\);

-- Location: LCCOMB_X68_Y30_N10
\mux3|muxout[21]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout[21]~14_combout\ = (!\alucontrol|Mux5~5_combout\ & (!\alucontrol|Mux5~4_combout\ & ((\alu|Add0|auto_generated|result_int[22]~44_combout\) # (!\alucontrol|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|Mux5~5_combout\,
	datab => \alucontrol|Mux5~4_combout\,
	datac => \alucontrol|Mux4~1_combout\,
	datad => \alu|Add0|auto_generated|result_int[22]~44_combout\,
	combout => \mux3|muxout[21]~14_combout\);

-- Location: LCCOMB_X68_Y30_N20
\mux3|muxout[21]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout\(21) = (\alucontrol|Mux4~1_combout\ & (((\mux3|muxout[21]~14_combout\)))) # (!\alucontrol|Mux4~1_combout\ & ((\regfile|rs_mem|readData[21]~17_combout\ & ((\mux2|muxout[21]~16_combout\) # (!\mux3|muxout[21]~14_combout\))) # 
-- (!\regfile|rs_mem|readData[21]~17_combout\ & (\mux2|muxout[21]~16_combout\ & !\mux3|muxout[21]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|readData[21]~17_combout\,
	datab => \mux2|muxout[21]~16_combout\,
	datac => \alucontrol|Mux4~1_combout\,
	datad => \mux3|muxout[21]~14_combout\,
	combout => \mux3|muxout\(21));

-- Location: LCCOMB_X72_Y28_N12
\regfile|rs_mem|s_memory~379feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~379feeder_combout\ = \mux3|muxout\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(21),
	combout => \regfile|rs_mem|s_memory~379feeder_combout\);

-- Location: FF_X72_Y28_N13
\regfile|rs_mem|s_memory~379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~379feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~379_q\);

-- Location: FF_X69_Y30_N5
\regfile|rs_mem|s_memory~251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(21),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~251_q\);

-- Location: FF_X68_Y28_N25
\regfile|rs_mem|s_memory~123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(21),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~123_q\);

-- Location: LCCOMB_X68_Y28_N24
\regfile|rs_mem|s_memory~1169\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1169_combout\ = (\instmem|Mux7~2_combout\ & (((\instmem|Mux3~1_combout\)))) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux3~1_combout\ & (\regfile|rs_mem|s_memory~251_q\)) # (!\instmem|Mux3~1_combout\ & 
-- ((\regfile|rs_mem|s_memory~123_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rs_mem|s_memory~251_q\,
	datac => \regfile|rs_mem|s_memory~123_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1169_combout\);

-- Location: FF_X68_Y28_N27
\regfile|rs_mem|s_memory~507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(21),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~507_q\);

-- Location: LCCOMB_X68_Y28_N26
\regfile|rs_mem|s_memory~1170\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1170_combout\ = (\regfile|rs_mem|s_memory~1169_combout\ & (((\regfile|rs_mem|s_memory~507_q\) # (!\instmem|Mux7~2_combout\)))) # (!\regfile|rs_mem|s_memory~1169_combout\ & (\regfile|rs_mem|s_memory~379_q\ & 
-- ((\instmem|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~379_q\,
	datab => \regfile|rs_mem|s_memory~1169_combout\,
	datac => \regfile|rs_mem|s_memory~507_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1170_combout\);

-- Location: LCCOMB_X66_Y31_N16
\regfile|rs_mem|s_memory~187feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~187feeder_combout\ = \mux3|muxout\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(21),
	combout => \regfile|rs_mem|s_memory~187feeder_combout\);

-- Location: FF_X66_Y31_N17
\regfile|rs_mem|s_memory~187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~187feeder_combout\,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~187_q\);

-- Location: FF_X68_Y31_N9
\regfile|rs_mem|s_memory~443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(21),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~443_q\);

-- Location: LCCOMB_X68_Y30_N22
\regfile|rs_mem|s_memory~315feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~315feeder_combout\ = \mux3|muxout\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(21),
	combout => \regfile|rs_mem|s_memory~315feeder_combout\);

-- Location: FF_X68_Y30_N23
\regfile|rs_mem|s_memory~315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~315feeder_combout\,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~315_q\);

-- Location: FF_X66_Y31_N23
\regfile|rs_mem|s_memory~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(21),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~59_q\);

-- Location: LCCOMB_X66_Y31_N22
\regfile|rs_mem|s_memory~1171\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1171_combout\ = (\instmem|Mux3~1_combout\ & (((\instmem|Mux7~2_combout\)))) # (!\instmem|Mux3~1_combout\ & ((\instmem|Mux7~2_combout\ & (\regfile|rs_mem|s_memory~315_q\)) # (!\instmem|Mux7~2_combout\ & 
-- ((\regfile|rs_mem|s_memory~59_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~315_q\,
	datac => \regfile|rs_mem|s_memory~59_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1171_combout\);

-- Location: LCCOMB_X68_Y31_N8
\regfile|rs_mem|s_memory~1172\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1172_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~1171_combout\ & ((\regfile|rs_mem|s_memory~443_q\))) # (!\regfile|rs_mem|s_memory~1171_combout\ & (\regfile|rs_mem|s_memory~187_q\)))) # 
-- (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~1171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~187_q\,
	datac => \regfile|rs_mem|s_memory~443_q\,
	datad => \regfile|rs_mem|s_memory~1171_combout\,
	combout => \regfile|rs_mem|s_memory~1172_combout\);

-- Location: LCCOMB_X68_Y30_N8
\regfile|rs_mem|s_memory~1173\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1173_combout\ = (\instmem|Mux1~0_combout\ & (!\instmem|Mux4~0_combout\)) # (!\instmem|Mux1~0_combout\ & ((\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~1172_combout\))) # (!\instmem|Mux4~0_combout\ & 
-- (\regfile|rs_mem|s_memory~1170_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux1~0_combout\,
	datab => \instmem|Mux4~0_combout\,
	datac => \regfile|rs_mem|s_memory~1170_combout\,
	datad => \regfile|rs_mem|s_memory~1172_combout\,
	combout => \regfile|rs_mem|s_memory~1173_combout\);

-- Location: LCCOMB_X72_Y30_N6
\regfile|rs_mem|s_memory~411feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~411feeder_combout\ = \mux3|muxout\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(21),
	combout => \regfile|rs_mem|s_memory~411feeder_combout\);

-- Location: FF_X72_Y30_N7
\regfile|rs_mem|s_memory~411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~411feeder_combout\,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~411_q\);

-- Location: FF_X68_Y30_N27
\regfile|rs_mem|s_memory~539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(21),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~539_q\);

-- Location: LCCOMB_X74_Y27_N0
\regfile|rs_mem|s_memory~283feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~283feeder_combout\ = \mux3|muxout\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(21),
	combout => \regfile|rs_mem|s_memory~283feeder_combout\);

-- Location: FF_X74_Y27_N1
\regfile|rs_mem|s_memory~283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~283feeder_combout\,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~283_q\);

-- Location: FF_X72_Y28_N3
\regfile|rs_mem|s_memory~155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(21),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~155_q\);

-- Location: LCCOMB_X72_Y28_N2
\regfile|rs_mem|s_memory~1174\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1174_combout\ = (\instmem|Mux7~2_combout\ & (((\instmem|Mux3~1_combout\)))) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux3~1_combout\ & (\regfile|rs_mem|s_memory~283_q\)) # (!\instmem|Mux3~1_combout\ & 
-- ((\regfile|rs_mem|s_memory~155_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rs_mem|s_memory~283_q\,
	datac => \regfile|rs_mem|s_memory~155_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1174_combout\);

-- Location: LCCOMB_X68_Y30_N26
\regfile|rs_mem|s_memory~1175\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1175_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1174_combout\ & ((\regfile|rs_mem|s_memory~539_q\))) # (!\regfile|rs_mem|s_memory~1174_combout\ & (\regfile|rs_mem|s_memory~411_q\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~1174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~411_q\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~539_q\,
	datad => \regfile|rs_mem|s_memory~1174_combout\,
	combout => \regfile|rs_mem|s_memory~1175_combout\);

-- Location: LCCOMB_X68_Y35_N24
\regfile|rs_mem|s_memory~219feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~219feeder_combout\ = \mux3|muxout\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(21),
	combout => \regfile|rs_mem|s_memory~219feeder_combout\);

-- Location: FF_X68_Y35_N25
\regfile|rs_mem|s_memory~219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~219feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~219_q\);

-- Location: FF_X69_Y36_N25
\regfile|rs_mem|s_memory~475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(21),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~475_q\);

-- Location: LCCOMB_X69_Y36_N26
\regfile|rs_mem|s_memory~347feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~347feeder_combout\ = \mux3|muxout\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(21),
	combout => \regfile|rs_mem|s_memory~347feeder_combout\);

-- Location: FF_X69_Y36_N27
\regfile|rs_mem|s_memory~347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~347feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~347_q\);

-- Location: FF_X70_Y36_N19
\regfile|rs_mem|s_memory~91\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(21),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~91_q\);

-- Location: LCCOMB_X70_Y36_N18
\regfile|rs_mem|s_memory~1167\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1167_combout\ = (\instmem|Mux3~1_combout\ & (((\instmem|Mux7~2_combout\)))) # (!\instmem|Mux3~1_combout\ & ((\instmem|Mux7~2_combout\ & (\regfile|rs_mem|s_memory~347_q\)) # (!\instmem|Mux7~2_combout\ & 
-- ((\regfile|rs_mem|s_memory~91_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~347_q\,
	datab => \instmem|Mux3~1_combout\,
	datac => \regfile|rs_mem|s_memory~91_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1167_combout\);

-- Location: LCCOMB_X69_Y36_N24
\regfile|rs_mem|s_memory~1168\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1168_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~1167_combout\ & ((\regfile|rs_mem|s_memory~475_q\))) # (!\regfile|rs_mem|s_memory~1167_combout\ & (\regfile|rs_mem|s_memory~219_q\)))) # 
-- (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~1167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~219_q\,
	datac => \regfile|rs_mem|s_memory~475_q\,
	datad => \regfile|rs_mem|s_memory~1167_combout\,
	combout => \regfile|rs_mem|s_memory~1168_combout\);

-- Location: LCCOMB_X68_Y30_N16
\regfile|rs_mem|s_memory~1176\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1176_combout\ = (\instmem|Mux1~0_combout\ & ((\regfile|rs_mem|s_memory~1173_combout\ & (\regfile|rs_mem|s_memory~1175_combout\)) # (!\regfile|rs_mem|s_memory~1173_combout\ & ((\regfile|rs_mem|s_memory~1168_combout\))))) # 
-- (!\instmem|Mux1~0_combout\ & (\regfile|rs_mem|s_memory~1173_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux1~0_combout\,
	datab => \regfile|rs_mem|s_memory~1173_combout\,
	datac => \regfile|rs_mem|s_memory~1175_combout\,
	datad => \regfile|rs_mem|s_memory~1168_combout\,
	combout => \regfile|rs_mem|s_memory~1176_combout\);

-- Location: LCCOMB_X68_Y30_N6
\regfile|rs_mem|readData[21]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[21]~17_combout\ = (!\regfile|rs_mem|Equal0~0_combout\ & \regfile|rs_mem|s_memory~1176_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile|rs_mem|Equal0~0_combout\,
	datad => \regfile|rs_mem|s_memory~1176_combout\,
	combout => \regfile|rs_mem|readData[21]~17_combout\);

-- Location: LCCOMB_X69_Y30_N30
\alu|Add0|auto_generated|result_int[23]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|result_int[23]~46_combout\ = (\regfile|rs_mem|readData[22]~16_combout\ & ((\alu|Add0|auto_generated|_~26_combout\ & (\alu|Add0|auto_generated|result_int[22]~45\ & VCC)) # (!\alu|Add0|auto_generated|_~26_combout\ & 
-- (!\alu|Add0|auto_generated|result_int[22]~45\)))) # (!\regfile|rs_mem|readData[22]~16_combout\ & ((\alu|Add0|auto_generated|_~26_combout\ & (!\alu|Add0|auto_generated|result_int[22]~45\)) # (!\alu|Add0|auto_generated|_~26_combout\ & 
-- ((\alu|Add0|auto_generated|result_int[22]~45\) # (GND)))))
-- \alu|Add0|auto_generated|result_int[23]~47\ = CARRY((\regfile|rs_mem|readData[22]~16_combout\ & (!\alu|Add0|auto_generated|_~26_combout\ & !\alu|Add0|auto_generated|result_int[22]~45\)) # (!\regfile|rs_mem|readData[22]~16_combout\ & 
-- ((!\alu|Add0|auto_generated|result_int[22]~45\) # (!\alu|Add0|auto_generated|_~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|readData[22]~16_combout\,
	datab => \alu|Add0|auto_generated|_~26_combout\,
	datad => VCC,
	cin => \alu|Add0|auto_generated|result_int[22]~45\,
	combout => \alu|Add0|auto_generated|result_int[23]~46_combout\,
	cout => \alu|Add0|auto_generated|result_int[23]~47\);

-- Location: LCCOMB_X72_Y30_N18
\mux3|muxout[22]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout[22]~15_combout\ = (!\alucontrol|Mux5~4_combout\ & (!\alucontrol|Mux5~5_combout\ & ((\alu|Add0|auto_generated|result_int[23]~46_combout\) # (!\alucontrol|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|Mux5~4_combout\,
	datab => \alucontrol|Mux5~5_combout\,
	datac => \alu|Add0|auto_generated|result_int[23]~46_combout\,
	datad => \alucontrol|Mux4~1_combout\,
	combout => \mux3|muxout[22]~15_combout\);

-- Location: LCCOMB_X72_Y30_N30
\mux3|muxout[22]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout\(22) = (\alucontrol|Mux4~1_combout\ & (((\mux3|muxout[22]~15_combout\)))) # (!\alucontrol|Mux4~1_combout\ & ((\regfile|rs_mem|readData[22]~16_combout\ & ((\mux2|muxout[22]~15_combout\) # (!\mux3|muxout[22]~15_combout\))) # 
-- (!\regfile|rs_mem|readData[22]~16_combout\ & (\mux2|muxout[22]~15_combout\ & !\mux3|muxout[22]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|readData[22]~16_combout\,
	datab => \alucontrol|Mux4~1_combout\,
	datac => \mux2|muxout[22]~15_combout\,
	datad => \mux3|muxout[22]~15_combout\,
	combout => \mux3|muxout\(22));

-- Location: FF_X72_Y30_N31
\regfile|rs_mem|s_memory~540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \mux3|muxout\(22),
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~540_q\);

-- Location: FF_X68_Y31_N11
\regfile|rs_mem|s_memory~284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(22),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~284_q\);

-- Location: LCCOMB_X72_Y30_N0
\regfile|rs_mem|s_memory~412feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~412feeder_combout\ = \mux3|muxout\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(22),
	combout => \regfile|rs_mem|s_memory~412feeder_combout\);

-- Location: FF_X72_Y30_N1
\regfile|rs_mem|s_memory~412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~412feeder_combout\,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~412_q\);

-- Location: FF_X72_Y31_N25
\regfile|rs_mem|s_memory~156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(22),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~156_q\);

-- Location: LCCOMB_X72_Y31_N24
\regfile|rs_mem|s_memory~1164\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1164_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~412_q\) # ((\instmem|Mux3~1_combout\)))) # (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~156_q\ & !\instmem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rs_mem|s_memory~412_q\,
	datac => \regfile|rs_mem|s_memory~156_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1164_combout\);

-- Location: LCCOMB_X68_Y31_N10
\regfile|rs_mem|s_memory~1165\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1165_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~1164_combout\ & (\regfile|rs_mem|s_memory~540_q\)) # (!\regfile|rs_mem|s_memory~1164_combout\ & ((\regfile|rs_mem|s_memory~284_q\))))) # 
-- (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~1164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~540_q\,
	datac => \regfile|rs_mem|s_memory~284_q\,
	datad => \regfile|rs_mem|s_memory~1164_combout\,
	combout => \regfile|rs_mem|s_memory~1165_combout\);

-- Location: LCCOMB_X74_Y29_N2
\regfile|rs_mem|s_memory~188feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~188feeder_combout\ = \mux3|muxout\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(22),
	combout => \regfile|rs_mem|s_memory~188feeder_combout\);

-- Location: FF_X74_Y29_N3
\regfile|rs_mem|s_memory~188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~188feeder_combout\,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~188_q\);

-- Location: LCCOMB_X70_Y27_N10
\regfile|rs_mem|s_memory~60feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~60feeder_combout\ = \mux3|muxout\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(22),
	combout => \regfile|rs_mem|s_memory~60feeder_combout\);

-- Location: FF_X70_Y27_N11
\regfile|rs_mem|s_memory~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~60feeder_combout\,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~60_q\);

-- Location: LCCOMB_X70_Y31_N8
\regfile|rs_mem|s_memory~1161\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1161_combout\ = (\instmem|Mux7~2_combout\ & (((\instmem|Mux3~1_combout\)))) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux3~1_combout\ & (\regfile|rs_mem|s_memory~188_q\)) # (!\instmem|Mux3~1_combout\ & 
-- ((\regfile|rs_mem|s_memory~60_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~188_q\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~60_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1161_combout\);

-- Location: FF_X68_Y31_N23
\regfile|rs_mem|s_memory~444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(22),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~444_q\);

-- Location: LCCOMB_X72_Y27_N20
\regfile|rs_mem|s_memory~316feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~316feeder_combout\ = \mux3|muxout\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(22),
	combout => \regfile|rs_mem|s_memory~316feeder_combout\);

-- Location: FF_X72_Y27_N21
\regfile|rs_mem|s_memory~316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~316feeder_combout\,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~316_q\);

-- Location: LCCOMB_X68_Y31_N22
\regfile|rs_mem|s_memory~1162\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1162_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1161_combout\ & (\regfile|rs_mem|s_memory~444_q\)) # (!\regfile|rs_mem|s_memory~1161_combout\ & ((\regfile|rs_mem|s_memory~316_q\))))) # 
-- (!\instmem|Mux7~2_combout\ & (\regfile|rs_mem|s_memory~1161_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rs_mem|s_memory~1161_combout\,
	datac => \regfile|rs_mem|s_memory~444_q\,
	datad => \regfile|rs_mem|s_memory~316_q\,
	combout => \regfile|rs_mem|s_memory~1162_combout\);

-- Location: FF_X72_Y34_N27
\regfile|rs_mem|s_memory~476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(22),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~476_q\);

-- Location: FF_X69_Y35_N25
\regfile|rs_mem|s_memory~348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(22),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~348_q\);

-- Location: FF_X75_Y32_N31
\regfile|rs_mem|s_memory~220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(22),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~220_q\);

-- Location: FF_X70_Y36_N29
\regfile|rs_mem|s_memory~92\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(22),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~92_q\);

-- Location: LCCOMB_X70_Y36_N28
\regfile|rs_mem|s_memory~1159\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1159_combout\ = (\instmem|Mux7~2_combout\ & (((\instmem|Mux3~1_combout\)))) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux3~1_combout\ & (\regfile|rs_mem|s_memory~220_q\)) # (!\instmem|Mux3~1_combout\ & 
-- ((\regfile|rs_mem|s_memory~92_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rs_mem|s_memory~220_q\,
	datac => \regfile|rs_mem|s_memory~92_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1159_combout\);

-- Location: LCCOMB_X69_Y35_N24
\regfile|rs_mem|s_memory~1160\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1160_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1159_combout\ & (\regfile|rs_mem|s_memory~476_q\)) # (!\regfile|rs_mem|s_memory~1159_combout\ & ((\regfile|rs_mem|s_memory~348_q\))))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~1159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~476_q\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~348_q\,
	datad => \regfile|rs_mem|s_memory~1159_combout\,
	combout => \regfile|rs_mem|s_memory~1160_combout\);

-- Location: LCCOMB_X68_Y31_N4
\regfile|rs_mem|s_memory~1163\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1163_combout\ = (\instmem|Mux4~0_combout\ & ((\instmem|Mux1~0_combout\ & ((\regfile|rs_mem|s_memory~1160_combout\))) # (!\instmem|Mux1~0_combout\ & (\regfile|rs_mem|s_memory~1162_combout\)))) # (!\instmem|Mux4~0_combout\ & 
-- (\instmem|Mux1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~0_combout\,
	datab => \instmem|Mux1~0_combout\,
	datac => \regfile|rs_mem|s_memory~1162_combout\,
	datad => \regfile|rs_mem|s_memory~1160_combout\,
	combout => \regfile|rs_mem|s_memory~1163_combout\);

-- Location: LCCOMB_X73_Y27_N2
\regfile|rs_mem|s_memory~508feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~508feeder_combout\ = \mux3|muxout\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(22),
	combout => \regfile|rs_mem|s_memory~508feeder_combout\);

-- Location: FF_X73_Y27_N3
\regfile|rs_mem|s_memory~508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~508feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~508_q\);

-- Location: FF_X67_Y28_N5
\regfile|rs_mem|s_memory~252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(22),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~252_q\);

-- Location: LCCOMB_X72_Y28_N16
\regfile|rs_mem|s_memory~380feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~380feeder_combout\ = \mux3|muxout\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(22),
	combout => \regfile|rs_mem|s_memory~380feeder_combout\);

-- Location: FF_X72_Y28_N17
\regfile|rs_mem|s_memory~380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~380feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~380_q\);

-- Location: FF_X68_Y28_N23
\regfile|rs_mem|s_memory~124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(22),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~124_q\);

-- Location: LCCOMB_X68_Y28_N22
\regfile|rs_mem|s_memory~1157\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1157_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~380_q\) # ((\instmem|Mux3~1_combout\)))) # (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~124_q\ & !\instmem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~380_q\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~124_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1157_combout\);

-- Location: LCCOMB_X67_Y28_N4
\regfile|rs_mem|s_memory~1158\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1158_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~1157_combout\ & (\regfile|rs_mem|s_memory~508_q\)) # (!\regfile|rs_mem|s_memory~1157_combout\ & ((\regfile|rs_mem|s_memory~252_q\))))) # 
-- (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~1157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~508_q\,
	datac => \regfile|rs_mem|s_memory~252_q\,
	datad => \regfile|rs_mem|s_memory~1157_combout\,
	combout => \regfile|rs_mem|s_memory~1158_combout\);

-- Location: LCCOMB_X68_Y31_N16
\regfile|rs_mem|s_memory~1166\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1166_combout\ = (\regfile|rs_mem|s_memory~1163_combout\ & ((\regfile|rs_mem|s_memory~1165_combout\) # ((\instmem|Mux4~0_combout\)))) # (!\regfile|rs_mem|s_memory~1163_combout\ & (((!\instmem|Mux4~0_combout\ & 
-- \regfile|rs_mem|s_memory~1158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1165_combout\,
	datab => \regfile|rs_mem|s_memory~1163_combout\,
	datac => \instmem|Mux4~0_combout\,
	datad => \regfile|rs_mem|s_memory~1158_combout\,
	combout => \regfile|rs_mem|s_memory~1166_combout\);

-- Location: LCCOMB_X68_Y31_N14
\regfile|rs_mem|readData[22]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[22]~16_combout\ = (!\regfile|rs_mem|Equal0~0_combout\ & \regfile|rs_mem|s_memory~1166_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|Equal0~0_combout\,
	datad => \regfile|rs_mem|s_memory~1166_combout\,
	combout => \regfile|rs_mem|readData[22]~16_combout\);

-- Location: LCCOMB_X69_Y29_N0
\alu|Add0|auto_generated|result_int[24]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|result_int[24]~48_combout\ = ((\regfile|rs_mem|readData[23]~15_combout\ $ (\alu|Add0|auto_generated|_~27_combout\ $ (!\alu|Add0|auto_generated|result_int[23]~47\)))) # (GND)
-- \alu|Add0|auto_generated|result_int[24]~49\ = CARRY((\regfile|rs_mem|readData[23]~15_combout\ & ((\alu|Add0|auto_generated|_~27_combout\) # (!\alu|Add0|auto_generated|result_int[23]~47\))) # (!\regfile|rs_mem|readData[23]~15_combout\ & 
-- (\alu|Add0|auto_generated|_~27_combout\ & !\alu|Add0|auto_generated|result_int[23]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|readData[23]~15_combout\,
	datab => \alu|Add0|auto_generated|_~27_combout\,
	datad => VCC,
	cin => \alu|Add0|auto_generated|result_int[23]~47\,
	combout => \alu|Add0|auto_generated|result_int[24]~48_combout\,
	cout => \alu|Add0|auto_generated|result_int[24]~49\);

-- Location: LCCOMB_X69_Y28_N18
\mux3|muxout[23]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout[23]~16_combout\ = (!\alucontrol|Mux5~4_combout\ & (!\alucontrol|Mux5~5_combout\ & ((\alu|Add0|auto_generated|result_int[24]~48_combout\) # (!\alucontrol|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|Mux4~1_combout\,
	datab => \alucontrol|Mux5~4_combout\,
	datac => \alucontrol|Mux5~5_combout\,
	datad => \alu|Add0|auto_generated|result_int[24]~48_combout\,
	combout => \mux3|muxout[23]~16_combout\);

-- Location: LCCOMB_X69_Y28_N14
\mux3|muxout[23]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout\(23) = (\alucontrol|Mux4~1_combout\ & (((\mux3|muxout[23]~16_combout\)))) # (!\alucontrol|Mux4~1_combout\ & ((\regfile|rs_mem|readData[23]~15_combout\ & ((\mux2|muxout[23]~14_combout\) # (!\mux3|muxout[23]~16_combout\))) # 
-- (!\regfile|rs_mem|readData[23]~15_combout\ & (\mux2|muxout[23]~14_combout\ & !\mux3|muxout[23]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|Mux4~1_combout\,
	datab => \regfile|rs_mem|readData[23]~15_combout\,
	datac => \mux2|muxout[23]~14_combout\,
	datad => \mux3|muxout[23]~16_combout\,
	combout => \mux3|muxout\(23));

-- Location: LCCOMB_X66_Y26_N4
\regfile|rs_mem|s_memory~413feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~413feeder_combout\ = \mux3|muxout\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(23),
	combout => \regfile|rs_mem|s_memory~413feeder_combout\);

-- Location: FF_X66_Y26_N5
\regfile|rs_mem|s_memory~413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~413feeder_combout\,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~413_q\);

-- Location: FF_X69_Y28_N3
\regfile|rs_mem|s_memory~541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(23),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~541_q\);

-- Location: LCCOMB_X68_Y31_N24
\regfile|rs_mem|s_memory~285feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~285feeder_combout\ = \mux3|muxout\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(23),
	combout => \regfile|rs_mem|s_memory~285feeder_combout\);

-- Location: FF_X68_Y31_N25
\regfile|rs_mem|s_memory~285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~285feeder_combout\,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~285_q\);

-- Location: FF_X72_Y28_N29
\regfile|rs_mem|s_memory~157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(23),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~157_q\);

-- Location: LCCOMB_X72_Y28_N28
\regfile|rs_mem|s_memory~1154\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1154_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~285_q\) # ((\instmem|Mux7~2_combout\)))) # (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~157_q\ & !\instmem|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~285_q\,
	datab => \instmem|Mux3~1_combout\,
	datac => \regfile|rs_mem|s_memory~157_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1154_combout\);

-- Location: LCCOMB_X69_Y28_N2
\regfile|rs_mem|s_memory~1155\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1155_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1154_combout\ & ((\regfile|rs_mem|s_memory~541_q\))) # (!\regfile|rs_mem|s_memory~1154_combout\ & (\regfile|rs_mem|s_memory~413_q\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~1154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~413_q\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~541_q\,
	datad => \regfile|rs_mem|s_memory~1154_combout\,
	combout => \regfile|rs_mem|s_memory~1155_combout\);

-- Location: LCCOMB_X74_Y28_N6
\regfile|rs_mem|s_memory~253feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~253feeder_combout\ = \mux3|muxout\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(23),
	combout => \regfile|rs_mem|s_memory~253feeder_combout\);

-- Location: FF_X74_Y28_N7
\regfile|rs_mem|s_memory~253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~253feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~253_q\);

-- Location: FF_X68_Y25_N23
\regfile|rs_mem|s_memory~125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(23),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~125_q\);

-- Location: LCCOMB_X68_Y25_N22
\regfile|rs_mem|s_memory~1149\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1149_combout\ = (\instmem|Mux7~2_combout\ & (((\instmem|Mux3~1_combout\)))) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux3~1_combout\ & (\regfile|rs_mem|s_memory~253_q\)) # (!\instmem|Mux3~1_combout\ & 
-- ((\regfile|rs_mem|s_memory~125_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~253_q\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~125_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1149_combout\);

-- Location: FF_X68_Y25_N9
\regfile|rs_mem|s_memory~509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(23),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~509_q\);

-- Location: LCCOMB_X72_Y28_N18
\regfile|rs_mem|s_memory~381feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~381feeder_combout\ = \mux3|muxout\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(23),
	combout => \regfile|rs_mem|s_memory~381feeder_combout\);

-- Location: FF_X72_Y28_N19
\regfile|rs_mem|s_memory~381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~381feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~381_q\);

-- Location: LCCOMB_X68_Y25_N8
\regfile|rs_mem|s_memory~1150\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1150_combout\ = (\regfile|rs_mem|s_memory~1149_combout\ & (((\regfile|rs_mem|s_memory~509_q\)) # (!\instmem|Mux7~2_combout\))) # (!\regfile|rs_mem|s_memory~1149_combout\ & (\instmem|Mux7~2_combout\ & 
-- ((\regfile|rs_mem|s_memory~381_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1149_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~509_q\,
	datad => \regfile|rs_mem|s_memory~381_q\,
	combout => \regfile|rs_mem|s_memory~1150_combout\);

-- Location: LCCOMB_X68_Y36_N24
\regfile|rs_mem|s_memory~189feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~189feeder_combout\ = \mux3|muxout\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(23),
	combout => \regfile|rs_mem|s_memory~189feeder_combout\);

-- Location: FF_X68_Y36_N25
\regfile|rs_mem|s_memory~189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~189feeder_combout\,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~189_q\);

-- Location: FF_X68_Y31_N7
\regfile|rs_mem|s_memory~445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(23),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~445_q\);

-- Location: LCCOMB_X70_Y27_N0
\regfile|rs_mem|s_memory~317feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~317feeder_combout\ = \mux3|muxout\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(23),
	combout => \regfile|rs_mem|s_memory~317feeder_combout\);

-- Location: FF_X70_Y27_N1
\regfile|rs_mem|s_memory~317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~317feeder_combout\,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~317_q\);

-- Location: FF_X69_Y32_N19
\regfile|rs_mem|s_memory~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(23),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~61_q\);

-- Location: LCCOMB_X69_Y32_N18
\regfile|rs_mem|s_memory~1151\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1151_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~317_q\) # ((\instmem|Mux3~1_combout\)))) # (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~61_q\ & !\instmem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rs_mem|s_memory~317_q\,
	datac => \regfile|rs_mem|s_memory~61_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1151_combout\);

-- Location: LCCOMB_X68_Y31_N6
\regfile|rs_mem|s_memory~1152\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1152_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~1151_combout\ & ((\regfile|rs_mem|s_memory~445_q\))) # (!\regfile|rs_mem|s_memory~1151_combout\ & (\regfile|rs_mem|s_memory~189_q\)))) # 
-- (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~1151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~189_q\,
	datac => \regfile|rs_mem|s_memory~445_q\,
	datad => \regfile|rs_mem|s_memory~1151_combout\,
	combout => \regfile|rs_mem|s_memory~1152_combout\);

-- Location: LCCOMB_X68_Y25_N30
\regfile|rs_mem|s_memory~1153\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1153_combout\ = (\instmem|Mux4~0_combout\ & (!\instmem|Mux1~0_combout\ & ((\regfile|rs_mem|s_memory~1152_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\instmem|Mux1~0_combout\) # ((\regfile|rs_mem|s_memory~1150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~0_combout\,
	datab => \instmem|Mux1~0_combout\,
	datac => \regfile|rs_mem|s_memory~1150_combout\,
	datad => \regfile|rs_mem|s_memory~1152_combout\,
	combout => \regfile|rs_mem|s_memory~1153_combout\);

-- Location: LCCOMB_X66_Y27_N26
\regfile|rs_mem|s_memory~221feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~221feeder_combout\ = \mux3|muxout\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(23),
	combout => \regfile|rs_mem|s_memory~221feeder_combout\);

-- Location: FF_X66_Y27_N27
\regfile|rs_mem|s_memory~221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~221feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~221_q\);

-- Location: FF_X69_Y28_N21
\regfile|rs_mem|s_memory~477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(23),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~477_q\);

-- Location: LCCOMB_X70_Y28_N8
\regfile|rs_mem|s_memory~349feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~349feeder_combout\ = \mux3|muxout\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(23),
	combout => \regfile|rs_mem|s_memory~349feeder_combout\);

-- Location: FF_X70_Y28_N9
\regfile|rs_mem|s_memory~349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~349feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~349_q\);

-- Location: FF_X70_Y28_N7
\regfile|rs_mem|s_memory~93\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(23),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~93_q\);

-- Location: LCCOMB_X70_Y28_N6
\regfile|rs_mem|s_memory~1147\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1147_combout\ = (\instmem|Mux3~1_combout\ & (((\instmem|Mux7~2_combout\)))) # (!\instmem|Mux3~1_combout\ & ((\instmem|Mux7~2_combout\ & (\regfile|rs_mem|s_memory~349_q\)) # (!\instmem|Mux7~2_combout\ & 
-- ((\regfile|rs_mem|s_memory~93_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~349_q\,
	datac => \regfile|rs_mem|s_memory~93_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1147_combout\);

-- Location: LCCOMB_X69_Y28_N20
\regfile|rs_mem|s_memory~1148\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1148_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~1147_combout\ & ((\regfile|rs_mem|s_memory~477_q\))) # (!\regfile|rs_mem|s_memory~1147_combout\ & (\regfile|rs_mem|s_memory~221_q\)))) # 
-- (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~1147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~221_q\,
	datac => \regfile|rs_mem|s_memory~477_q\,
	datad => \regfile|rs_mem|s_memory~1147_combout\,
	combout => \regfile|rs_mem|s_memory~1148_combout\);

-- Location: LCCOMB_X68_Y25_N28
\regfile|rs_mem|s_memory~1156\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1156_combout\ = (\instmem|Mux1~0_combout\ & ((\regfile|rs_mem|s_memory~1153_combout\ & (\regfile|rs_mem|s_memory~1155_combout\)) # (!\regfile|rs_mem|s_memory~1153_combout\ & ((\regfile|rs_mem|s_memory~1148_combout\))))) # 
-- (!\instmem|Mux1~0_combout\ & (((\regfile|rs_mem|s_memory~1153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1155_combout\,
	datab => \instmem|Mux1~0_combout\,
	datac => \regfile|rs_mem|s_memory~1153_combout\,
	datad => \regfile|rs_mem|s_memory~1148_combout\,
	combout => \regfile|rs_mem|s_memory~1156_combout\);

-- Location: LCCOMB_X68_Y25_N2
\regfile|rs_mem|readData[23]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[23]~15_combout\ = (!\regfile|rs_mem|Equal0~0_combout\ & \regfile|rs_mem|s_memory~1156_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile|rs_mem|Equal0~0_combout\,
	datad => \regfile|rs_mem|s_memory~1156_combout\,
	combout => \regfile|rs_mem|readData[23]~15_combout\);

-- Location: LCCOMB_X69_Y29_N2
\alu|Add0|auto_generated|result_int[25]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|result_int[25]~50_combout\ = (\regfile|rs_mem|readData[24]~14_combout\ & ((\alu|Add0|auto_generated|_~28_combout\ & (\alu|Add0|auto_generated|result_int[24]~49\ & VCC)) # (!\alu|Add0|auto_generated|_~28_combout\ & 
-- (!\alu|Add0|auto_generated|result_int[24]~49\)))) # (!\regfile|rs_mem|readData[24]~14_combout\ & ((\alu|Add0|auto_generated|_~28_combout\ & (!\alu|Add0|auto_generated|result_int[24]~49\)) # (!\alu|Add0|auto_generated|_~28_combout\ & 
-- ((\alu|Add0|auto_generated|result_int[24]~49\) # (GND)))))
-- \alu|Add0|auto_generated|result_int[25]~51\ = CARRY((\regfile|rs_mem|readData[24]~14_combout\ & (!\alu|Add0|auto_generated|_~28_combout\ & !\alu|Add0|auto_generated|result_int[24]~49\)) # (!\regfile|rs_mem|readData[24]~14_combout\ & 
-- ((!\alu|Add0|auto_generated|result_int[24]~49\) # (!\alu|Add0|auto_generated|_~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|readData[24]~14_combout\,
	datab => \alu|Add0|auto_generated|_~28_combout\,
	datad => VCC,
	cin => \alu|Add0|auto_generated|result_int[24]~49\,
	combout => \alu|Add0|auto_generated|result_int[25]~50_combout\,
	cout => \alu|Add0|auto_generated|result_int[25]~51\);

-- Location: LCCOMB_X73_Y29_N18
\mux3|muxout[24]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout[24]~17_combout\ = (!\alucontrol|Mux5~4_combout\ & (!\alucontrol|Mux5~5_combout\ & ((\alu|Add0|auto_generated|result_int[25]~50_combout\) # (!\alucontrol|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|Mux5~4_combout\,
	datab => \alucontrol|Mux5~5_combout\,
	datac => \alucontrol|Mux4~1_combout\,
	datad => \alu|Add0|auto_generated|result_int[25]~50_combout\,
	combout => \mux3|muxout[24]~17_combout\);

-- Location: LCCOMB_X73_Y29_N30
\mux3|muxout[24]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout\(24) = (\alucontrol|Mux4~1_combout\ & (((\mux3|muxout[24]~17_combout\)))) # (!\alucontrol|Mux4~1_combout\ & ((\regfile|rs_mem|readData[24]~14_combout\ & ((\mux2|muxout[24]~13_combout\) # (!\mux3|muxout[24]~17_combout\))) # 
-- (!\regfile|rs_mem|readData[24]~14_combout\ & (\mux2|muxout[24]~13_combout\ & !\mux3|muxout[24]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|Mux4~1_combout\,
	datab => \regfile|rs_mem|readData[24]~14_combout\,
	datac => \mux2|muxout[24]~13_combout\,
	datad => \mux3|muxout[24]~17_combout\,
	combout => \mux3|muxout\(24));

-- Location: LCCOMB_X73_Y27_N0
\regfile|rs_mem|s_memory~510feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~510feeder_combout\ = \mux3|muxout\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(24),
	combout => \regfile|rs_mem|s_memory~510feeder_combout\);

-- Location: FF_X73_Y27_N1
\regfile|rs_mem|s_memory~510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~510feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~510_q\);

-- Location: FF_X67_Y28_N23
\regfile|rs_mem|s_memory~254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(24),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~254_q\);

-- Location: LCCOMB_X72_Y28_N20
\regfile|rs_mem|s_memory~382feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~382feeder_combout\ = \mux3|muxout\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(24),
	combout => \regfile|rs_mem|s_memory~382feeder_combout\);

-- Location: FF_X72_Y28_N21
\regfile|rs_mem|s_memory~382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~382feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~382_q\);

-- Location: LCCOMB_X68_Y28_N8
\regfile|rs_mem|s_memory~126feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~126feeder_combout\ = \mux3|muxout\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(24),
	combout => \regfile|rs_mem|s_memory~126feeder_combout\);

-- Location: FF_X68_Y28_N9
\regfile|rs_mem|s_memory~126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~126feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~126_q\);

-- Location: LCCOMB_X67_Y28_N24
\regfile|rs_mem|s_memory~1137\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1137_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~382_q\) # ((\instmem|Mux3~1_combout\)))) # (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~126_q\ & !\instmem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~382_q\,
	datab => \regfile|rs_mem|s_memory~126_q\,
	datac => \instmem|Mux7~2_combout\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1137_combout\);

-- Location: LCCOMB_X67_Y28_N22
\regfile|rs_mem|s_memory~1138\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1138_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~1137_combout\ & (\regfile|rs_mem|s_memory~510_q\)) # (!\regfile|rs_mem|s_memory~1137_combout\ & ((\regfile|rs_mem|s_memory~254_q\))))) # 
-- (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~1137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~510_q\,
	datac => \regfile|rs_mem|s_memory~254_q\,
	datad => \regfile|rs_mem|s_memory~1137_combout\,
	combout => \regfile|rs_mem|s_memory~1138_combout\);

-- Location: LCCOMB_X73_Y29_N14
\regfile|rs_mem|s_memory~542feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~542feeder_combout\ = \mux3|muxout\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(24),
	combout => \regfile|rs_mem|s_memory~542feeder_combout\);

-- Location: FF_X73_Y29_N15
\regfile|rs_mem|s_memory~542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~542feeder_combout\,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~542_q\);

-- Location: FF_X68_Y31_N13
\regfile|rs_mem|s_memory~286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(24),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~286_q\);

-- Location: LCCOMB_X72_Y31_N12
\regfile|rs_mem|s_memory~414feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~414feeder_combout\ = \mux3|muxout\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(24),
	combout => \regfile|rs_mem|s_memory~414feeder_combout\);

-- Location: FF_X72_Y31_N13
\regfile|rs_mem|s_memory~414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~414feeder_combout\,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~414_q\);

-- Location: FF_X72_Y31_N23
\regfile|rs_mem|s_memory~158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(24),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~158_q\);

-- Location: LCCOMB_X72_Y31_N22
\regfile|rs_mem|s_memory~1144\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1144_combout\ = (\instmem|Mux3~1_combout\ & (((\instmem|Mux7~2_combout\)))) # (!\instmem|Mux3~1_combout\ & ((\instmem|Mux7~2_combout\ & (\regfile|rs_mem|s_memory~414_q\)) # (!\instmem|Mux7~2_combout\ & 
-- ((\regfile|rs_mem|s_memory~158_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~414_q\,
	datab => \instmem|Mux3~1_combout\,
	datac => \regfile|rs_mem|s_memory~158_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1144_combout\);

-- Location: LCCOMB_X68_Y31_N12
\regfile|rs_mem|s_memory~1145\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1145_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~1144_combout\ & (\regfile|rs_mem|s_memory~542_q\)) # (!\regfile|rs_mem|s_memory~1144_combout\ & ((\regfile|rs_mem|s_memory~286_q\))))) # 
-- (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~1144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~542_q\,
	datac => \regfile|rs_mem|s_memory~286_q\,
	datad => \regfile|rs_mem|s_memory~1144_combout\,
	combout => \regfile|rs_mem|s_memory~1145_combout\);

-- Location: LCCOMB_X72_Y27_N10
\regfile|rs_mem|s_memory~318feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~318feeder_combout\ = \mux3|muxout\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(24),
	combout => \regfile|rs_mem|s_memory~318feeder_combout\);

-- Location: FF_X72_Y27_N11
\regfile|rs_mem|s_memory~318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~318feeder_combout\,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~318_q\);

-- Location: FF_X66_Y33_N9
\regfile|rs_mem|s_memory~446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(24),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~446_q\);

-- Location: LCCOMB_X74_Y29_N18
\regfile|rs_mem|s_memory~190feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~190feeder_combout\ = \mux3|muxout\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(24),
	combout => \regfile|rs_mem|s_memory~190feeder_combout\);

-- Location: FF_X74_Y29_N19
\regfile|rs_mem|s_memory~190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~190feeder_combout\,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~190_q\);

-- Location: FF_X69_Y32_N1
\regfile|rs_mem|s_memory~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(24),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~62_q\);

-- Location: LCCOMB_X69_Y32_N0
\regfile|rs_mem|s_memory~1141\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1141_combout\ = (\instmem|Mux7~2_combout\ & (((\instmem|Mux3~1_combout\)))) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux3~1_combout\ & (\regfile|rs_mem|s_memory~190_q\)) # (!\instmem|Mux3~1_combout\ & 
-- ((\regfile|rs_mem|s_memory~62_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rs_mem|s_memory~190_q\,
	datac => \regfile|rs_mem|s_memory~62_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1141_combout\);

-- Location: LCCOMB_X66_Y33_N8
\regfile|rs_mem|s_memory~1142\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1142_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1141_combout\ & ((\regfile|rs_mem|s_memory~446_q\))) # (!\regfile|rs_mem|s_memory~1141_combout\ & (\regfile|rs_mem|s_memory~318_q\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~1141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rs_mem|s_memory~318_q\,
	datac => \regfile|rs_mem|s_memory~446_q\,
	datad => \regfile|rs_mem|s_memory~1141_combout\,
	combout => \regfile|rs_mem|s_memory~1142_combout\);

-- Location: LCCOMB_X74_Y29_N16
\regfile|rs_mem|s_memory~478feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~478feeder_combout\ = \mux3|muxout\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(24),
	combout => \regfile|rs_mem|s_memory~478feeder_combout\);

-- Location: FF_X74_Y29_N17
\regfile|rs_mem|s_memory~478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~478feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~478_q\);

-- Location: LCCOMB_X72_Y26_N16
\regfile|rs_mem|s_memory~222feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~222feeder_combout\ = \mux3|muxout\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(24),
	combout => \regfile|rs_mem|s_memory~222feeder_combout\);

-- Location: FF_X72_Y26_N17
\regfile|rs_mem|s_memory~222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~222feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~222_q\);

-- Location: FF_X70_Y28_N15
\regfile|rs_mem|s_memory~94\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(24),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~94_q\);

-- Location: LCCOMB_X70_Y28_N14
\regfile|rs_mem|s_memory~1139\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1139_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~222_q\) # ((\instmem|Mux7~2_combout\)))) # (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~94_q\ & !\instmem|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~222_q\,
	datac => \regfile|rs_mem|s_memory~94_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1139_combout\);

-- Location: FF_X70_Y28_N25
\regfile|rs_mem|s_memory~350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(24),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~350_q\);

-- Location: LCCOMB_X70_Y28_N24
\regfile|rs_mem|s_memory~1140\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1140_combout\ = (\regfile|rs_mem|s_memory~1139_combout\ & ((\regfile|rs_mem|s_memory~478_q\) # ((!\instmem|Mux7~2_combout\)))) # (!\regfile|rs_mem|s_memory~1139_combout\ & (((\regfile|rs_mem|s_memory~350_q\ & 
-- \instmem|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~478_q\,
	datab => \regfile|rs_mem|s_memory~1139_combout\,
	datac => \regfile|rs_mem|s_memory~350_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1140_combout\);

-- Location: LCCOMB_X67_Y28_N6
\regfile|rs_mem|s_memory~1143\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1143_combout\ = (\instmem|Mux1~0_combout\ & (((\regfile|rs_mem|s_memory~1140_combout\)) # (!\instmem|Mux4~0_combout\))) # (!\instmem|Mux1~0_combout\ & (\instmem|Mux4~0_combout\ & (\regfile|rs_mem|s_memory~1142_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux1~0_combout\,
	datab => \instmem|Mux4~0_combout\,
	datac => \regfile|rs_mem|s_memory~1142_combout\,
	datad => \regfile|rs_mem|s_memory~1140_combout\,
	combout => \regfile|rs_mem|s_memory~1143_combout\);

-- Location: LCCOMB_X67_Y28_N12
\regfile|rs_mem|s_memory~1146\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1146_combout\ = (\instmem|Mux4~0_combout\ & (((\regfile|rs_mem|s_memory~1143_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~1143_combout\ & ((\regfile|rs_mem|s_memory~1145_combout\))) # 
-- (!\regfile|rs_mem|s_memory~1143_combout\ & (\regfile|rs_mem|s_memory~1138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1138_combout\,
	datab => \instmem|Mux4~0_combout\,
	datac => \regfile|rs_mem|s_memory~1145_combout\,
	datad => \regfile|rs_mem|s_memory~1143_combout\,
	combout => \regfile|rs_mem|s_memory~1146_combout\);

-- Location: LCCOMB_X67_Y28_N10
\regfile|rs_mem|readData[24]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[24]~14_combout\ = (!\regfile|rs_mem|Equal0~0_combout\ & \regfile|rs_mem|s_memory~1146_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile|rs_mem|Equal0~0_combout\,
	datad => \regfile|rs_mem|s_memory~1146_combout\,
	combout => \regfile|rs_mem|readData[24]~14_combout\);

-- Location: LCCOMB_X69_Y29_N4
\alu|Add0|auto_generated|result_int[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|result_int[26]~52_combout\ = ((\regfile|rs_mem|readData[25]~13_combout\ $ (\alu|Add0|auto_generated|_~29_combout\ $ (!\alu|Add0|auto_generated|result_int[25]~51\)))) # (GND)
-- \alu|Add0|auto_generated|result_int[26]~53\ = CARRY((\regfile|rs_mem|readData[25]~13_combout\ & ((\alu|Add0|auto_generated|_~29_combout\) # (!\alu|Add0|auto_generated|result_int[25]~51\))) # (!\regfile|rs_mem|readData[25]~13_combout\ & 
-- (\alu|Add0|auto_generated|_~29_combout\ & !\alu|Add0|auto_generated|result_int[25]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|readData[25]~13_combout\,
	datab => \alu|Add0|auto_generated|_~29_combout\,
	datad => VCC,
	cin => \alu|Add0|auto_generated|result_int[25]~51\,
	combout => \alu|Add0|auto_generated|result_int[26]~52_combout\,
	cout => \alu|Add0|auto_generated|result_int[26]~53\);

-- Location: LCCOMB_X70_Y30_N6
\mux3|muxout[25]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout[25]~18_combout\ = (!\alucontrol|Mux5~4_combout\ & (!\alucontrol|Mux5~5_combout\ & ((\alu|Add0|auto_generated|result_int[26]~52_combout\) # (!\alucontrol|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|Mux4~1_combout\,
	datab => \alucontrol|Mux5~4_combout\,
	datac => \alucontrol|Mux5~5_combout\,
	datad => \alu|Add0|auto_generated|result_int[26]~52_combout\,
	combout => \mux3|muxout[25]~18_combout\);

-- Location: LCCOMB_X70_Y30_N20
\mux3|muxout[25]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout\(25) = (\alucontrol|Mux4~1_combout\ & (((\mux3|muxout[25]~18_combout\)))) # (!\alucontrol|Mux4~1_combout\ & ((\regfile|rs_mem|readData[25]~13_combout\ & ((\mux2|muxout[25]~12_combout\) # (!\mux3|muxout[25]~18_combout\))) # 
-- (!\regfile|rs_mem|readData[25]~13_combout\ & (\mux2|muxout[25]~12_combout\ & !\mux3|muxout[25]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|Mux4~1_combout\,
	datab => \regfile|rs_mem|readData[25]~13_combout\,
	datac => \mux2|muxout[25]~12_combout\,
	datad => \mux3|muxout[25]~18_combout\,
	combout => \mux3|muxout\(25));

-- Location: LCCOMB_X72_Y29_N0
\regfile|rs_mem|s_memory~287feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~287feeder_combout\ = \mux3|muxout\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(25),
	combout => \regfile|rs_mem|s_memory~287feeder_combout\);

-- Location: FF_X72_Y29_N1
\regfile|rs_mem|s_memory~287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~287feeder_combout\,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~287_q\);

-- Location: FF_X72_Y31_N31
\regfile|rs_mem|s_memory~159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(25),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~159_q\);

-- Location: LCCOMB_X72_Y31_N30
\regfile|rs_mem|s_memory~1134\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1134_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~287_q\) # ((\instmem|Mux7~2_combout\)))) # (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~159_q\ & !\instmem|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~287_q\,
	datab => \instmem|Mux3~1_combout\,
	datac => \regfile|rs_mem|s_memory~159_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1134_combout\);

-- Location: FF_X70_Y30_N21
\regfile|rs_mem|s_memory~415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \mux3|muxout\(25),
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~415_q\);

-- Location: FF_X70_Y30_N31
\regfile|rs_mem|s_memory~543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(25),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~543_q\);

-- Location: LCCOMB_X70_Y30_N30
\regfile|rs_mem|s_memory~1135\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1135_combout\ = (\regfile|rs_mem|s_memory~1134_combout\ & (((\regfile|rs_mem|s_memory~543_q\) # (!\instmem|Mux7~2_combout\)))) # (!\regfile|rs_mem|s_memory~1134_combout\ & (\regfile|rs_mem|s_memory~415_q\ & 
-- ((\instmem|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1134_combout\,
	datab => \regfile|rs_mem|s_memory~415_q\,
	datac => \regfile|rs_mem|s_memory~543_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1135_combout\);

-- Location: LCCOMB_X69_Y25_N30
\regfile|rs_mem|s_memory~223feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~223feeder_combout\ = \mux3|muxout\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(25),
	combout => \regfile|rs_mem|s_memory~223feeder_combout\);

-- Location: FF_X69_Y25_N31
\regfile|rs_mem|s_memory~223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~223feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~223_q\);

-- Location: FF_X69_Y25_N5
\regfile|rs_mem|s_memory~479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(25),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~479_q\);

-- Location: LCCOMB_X70_Y28_N16
\regfile|rs_mem|s_memory~351feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~351feeder_combout\ = \mux3|muxout\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(25),
	combout => \regfile|rs_mem|s_memory~351feeder_combout\);

-- Location: FF_X70_Y28_N17
\regfile|rs_mem|s_memory~351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~351feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~351_q\);

-- Location: FF_X70_Y28_N27
\regfile|rs_mem|s_memory~95\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(25),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~95_q\);

-- Location: LCCOMB_X70_Y28_N26
\regfile|rs_mem|s_memory~1127\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1127_combout\ = (\instmem|Mux3~1_combout\ & (((\instmem|Mux7~2_combout\)))) # (!\instmem|Mux3~1_combout\ & ((\instmem|Mux7~2_combout\ & (\regfile|rs_mem|s_memory~351_q\)) # (!\instmem|Mux7~2_combout\ & 
-- ((\regfile|rs_mem|s_memory~95_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~351_q\,
	datac => \regfile|rs_mem|s_memory~95_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1127_combout\);

-- Location: LCCOMB_X69_Y25_N4
\regfile|rs_mem|s_memory~1128\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1128_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~1127_combout\ & ((\regfile|rs_mem|s_memory~479_q\))) # (!\regfile|rs_mem|s_memory~1127_combout\ & (\regfile|rs_mem|s_memory~223_q\)))) # 
-- (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~1127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~223_q\,
	datab => \instmem|Mux3~1_combout\,
	datac => \regfile|rs_mem|s_memory~479_q\,
	datad => \regfile|rs_mem|s_memory~1127_combout\,
	combout => \regfile|rs_mem|s_memory~1128_combout\);

-- Location: LCCOMB_X67_Y28_N26
\regfile|rs_mem|s_memory~383feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~383feeder_combout\ = \mux3|muxout\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(25),
	combout => \regfile|rs_mem|s_memory~383feeder_combout\);

-- Location: FF_X67_Y28_N27
\regfile|rs_mem|s_memory~383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~383feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~383_q\);

-- Location: FF_X68_Y28_N31
\regfile|rs_mem|s_memory~511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(25),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~511_q\);

-- Location: LCCOMB_X67_Y28_N8
\regfile|rs_mem|s_memory~255feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~255feeder_combout\ = \mux3|muxout\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(25),
	combout => \regfile|rs_mem|s_memory~255feeder_combout\);

-- Location: FF_X67_Y28_N9
\regfile|rs_mem|s_memory~255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~255feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~255_q\);

-- Location: FF_X68_Y28_N1
\regfile|rs_mem|s_memory~127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(25),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~127_q\);

-- Location: LCCOMB_X68_Y28_N0
\regfile|rs_mem|s_memory~1129\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1129_combout\ = (\instmem|Mux7~2_combout\ & (((\instmem|Mux3~1_combout\)))) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux3~1_combout\ & (\regfile|rs_mem|s_memory~255_q\)) # (!\instmem|Mux3~1_combout\ & 
-- ((\regfile|rs_mem|s_memory~127_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~255_q\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~127_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1129_combout\);

-- Location: LCCOMB_X68_Y28_N30
\regfile|rs_mem|s_memory~1130\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1130_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1129_combout\ & ((\regfile|rs_mem|s_memory~511_q\))) # (!\regfile|rs_mem|s_memory~1129_combout\ & (\regfile|rs_mem|s_memory~383_q\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~1129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~383_q\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~511_q\,
	datad => \regfile|rs_mem|s_memory~1129_combout\,
	combout => \regfile|rs_mem|s_memory~1130_combout\);

-- Location: LCCOMB_X69_Y27_N14
\regfile|rs_mem|s_memory~191feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~191feeder_combout\ = \mux3|muxout\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(25),
	combout => \regfile|rs_mem|s_memory~191feeder_combout\);

-- Location: FF_X69_Y27_N15
\regfile|rs_mem|s_memory~191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~191feeder_combout\,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~191_q\);

-- Location: FF_X69_Y27_N17
\regfile|rs_mem|s_memory~447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(25),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~447_q\);

-- Location: LCCOMB_X70_Y27_N12
\regfile|rs_mem|s_memory~319feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~319feeder_combout\ = \mux3|muxout\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(25),
	combout => \regfile|rs_mem|s_memory~319feeder_combout\);

-- Location: FF_X70_Y27_N13
\regfile|rs_mem|s_memory~319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~319feeder_combout\,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~319_q\);

-- Location: FF_X70_Y27_N23
\regfile|rs_mem|s_memory~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(25),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~63_q\);

-- Location: LCCOMB_X70_Y27_N22
\regfile|rs_mem|s_memory~1131\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1131_combout\ = (\instmem|Mux3~1_combout\ & (((\instmem|Mux7~2_combout\)))) # (!\instmem|Mux3~1_combout\ & ((\instmem|Mux7~2_combout\ & (\regfile|rs_mem|s_memory~319_q\)) # (!\instmem|Mux7~2_combout\ & 
-- ((\regfile|rs_mem|s_memory~63_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~319_q\,
	datac => \regfile|rs_mem|s_memory~63_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1131_combout\);

-- Location: LCCOMB_X69_Y27_N16
\regfile|rs_mem|s_memory~1132\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1132_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~1131_combout\ & ((\regfile|rs_mem|s_memory~447_q\))) # (!\regfile|rs_mem|s_memory~1131_combout\ & (\regfile|rs_mem|s_memory~191_q\)))) # 
-- (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~1131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~191_q\,
	datac => \regfile|rs_mem|s_memory~447_q\,
	datad => \regfile|rs_mem|s_memory~1131_combout\,
	combout => \regfile|rs_mem|s_memory~1132_combout\);

-- Location: LCCOMB_X69_Y27_N6
\regfile|rs_mem|s_memory~1133\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1133_combout\ = (\instmem|Mux4~0_combout\ & (((!\instmem|Mux1~0_combout\ & \regfile|rs_mem|s_memory~1132_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~1130_combout\) # ((\instmem|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1130_combout\,
	datab => \instmem|Mux4~0_combout\,
	datac => \instmem|Mux1~0_combout\,
	datad => \regfile|rs_mem|s_memory~1132_combout\,
	combout => \regfile|rs_mem|s_memory~1133_combout\);

-- Location: LCCOMB_X69_Y25_N2
\regfile|rs_mem|s_memory~1136\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1136_combout\ = (\instmem|Mux1~0_combout\ & ((\regfile|rs_mem|s_memory~1133_combout\ & (\regfile|rs_mem|s_memory~1135_combout\)) # (!\regfile|rs_mem|s_memory~1133_combout\ & ((\regfile|rs_mem|s_memory~1128_combout\))))) # 
-- (!\instmem|Mux1~0_combout\ & (((\regfile|rs_mem|s_memory~1133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1135_combout\,
	datab => \instmem|Mux1~0_combout\,
	datac => \regfile|rs_mem|s_memory~1128_combout\,
	datad => \regfile|rs_mem|s_memory~1133_combout\,
	combout => \regfile|rs_mem|s_memory~1136_combout\);

-- Location: LCCOMB_X69_Y25_N28
\regfile|rs_mem|readData[25]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[25]~13_combout\ = (!\regfile|rs_mem|Equal0~0_combout\ & \regfile|rs_mem|s_memory~1136_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile|rs_mem|Equal0~0_combout\,
	datad => \regfile|rs_mem|s_memory~1136_combout\,
	combout => \regfile|rs_mem|readData[25]~13_combout\);

-- Location: LCCOMB_X69_Y29_N6
\alu|Add0|auto_generated|result_int[27]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|result_int[27]~54_combout\ = (\alu|Add0|auto_generated|_~30_combout\ & ((\regfile|rs_mem|readData[26]~12_combout\ & (\alu|Add0|auto_generated|result_int[26]~53\ & VCC)) # (!\regfile|rs_mem|readData[26]~12_combout\ & 
-- (!\alu|Add0|auto_generated|result_int[26]~53\)))) # (!\alu|Add0|auto_generated|_~30_combout\ & ((\regfile|rs_mem|readData[26]~12_combout\ & (!\alu|Add0|auto_generated|result_int[26]~53\)) # (!\regfile|rs_mem|readData[26]~12_combout\ & 
-- ((\alu|Add0|auto_generated|result_int[26]~53\) # (GND)))))
-- \alu|Add0|auto_generated|result_int[27]~55\ = CARRY((\alu|Add0|auto_generated|_~30_combout\ & (!\regfile|rs_mem|readData[26]~12_combout\ & !\alu|Add0|auto_generated|result_int[26]~53\)) # (!\alu|Add0|auto_generated|_~30_combout\ & 
-- ((!\alu|Add0|auto_generated|result_int[26]~53\) # (!\regfile|rs_mem|readData[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Add0|auto_generated|_~30_combout\,
	datab => \regfile|rs_mem|readData[26]~12_combout\,
	datad => VCC,
	cin => \alu|Add0|auto_generated|result_int[26]~53\,
	combout => \alu|Add0|auto_generated|result_int[27]~54_combout\,
	cout => \alu|Add0|auto_generated|result_int[27]~55\);

-- Location: LCCOMB_X70_Y29_N20
\mux3|muxout[26]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout[26]~19_combout\ = (!\alucontrol|Mux5~4_combout\ & (!\alucontrol|Mux5~5_combout\ & ((\alu|Add0|auto_generated|result_int[27]~54_combout\) # (!\alucontrol|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|Mux5~4_combout\,
	datab => \alucontrol|Mux5~5_combout\,
	datac => \alu|Add0|auto_generated|result_int[27]~54_combout\,
	datad => \alucontrol|Mux4~1_combout\,
	combout => \mux3|muxout[26]~19_combout\);

-- Location: LCCOMB_X70_Y29_N12
\mux3|muxout[26]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout\(26) = (\alucontrol|Mux4~1_combout\ & (((\mux3|muxout[26]~19_combout\)))) # (!\alucontrol|Mux4~1_combout\ & ((\regfile|rs_mem|readData[26]~12_combout\ & ((\mux2|muxout[26]~11_combout\) # (!\mux3|muxout[26]~19_combout\))) # 
-- (!\regfile|rs_mem|readData[26]~12_combout\ & (\mux2|muxout[26]~11_combout\ & !\mux3|muxout[26]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|readData[26]~12_combout\,
	datab => \alucontrol|Mux4~1_combout\,
	datac => \mux2|muxout[26]~11_combout\,
	datad => \mux3|muxout[26]~19_combout\,
	combout => \mux3|muxout\(26));

-- Location: FF_X70_Y29_N13
\regfile|rt_mem|s_memory~544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \mux3|muxout\(26),
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~544_q\);

-- Location: FF_X74_Y29_N15
\regfile|rt_mem|s_memory~480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(26),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~480_q\);

-- Location: LCCOMB_X75_Y33_N30
\regfile|rt_mem|s_memory~512feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~512feeder_combout\ = \mux3|muxout\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(26),
	combout => \regfile|rt_mem|s_memory~512feeder_combout\);

-- Location: FF_X75_Y33_N31
\regfile|rt_mem|s_memory~512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~512feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~512_q\);

-- Location: FF_X75_Y33_N21
\regfile|rt_mem|s_memory~448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(26),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~448_q\);

-- Location: LCCOMB_X75_Y33_N20
\regfile|rt_mem|s_memory~1129\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1129_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~448_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~512_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~512_q\,
	datac => \regfile|rt_mem|s_memory~448_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1129_combout\);

-- Location: LCCOMB_X74_Y29_N14
\regfile|rt_mem|s_memory~1130\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1130_combout\ = (\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~1129_combout\)))) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~1129_combout\ & (\regfile|rt_mem|s_memory~544_q\)) # 
-- (!\regfile|rt_mem|s_memory~1129_combout\ & ((\regfile|rt_mem|s_memory~480_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~544_q\,
	datab => \instmem|Mux9~2_combout\,
	datac => \regfile|rt_mem|s_memory~480_q\,
	datad => \regfile|rt_mem|s_memory~1129_combout\,
	combout => \regfile|rt_mem|s_memory~1130_combout\);

-- Location: LCCOMB_X76_Y29_N20
\regfile|rt_mem|s_memory~256feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~256feeder_combout\ = \mux3|muxout\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(26),
	combout => \regfile|rt_mem|s_memory~256feeder_combout\);

-- Location: FF_X76_Y29_N21
\regfile|rt_mem|s_memory~256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~256feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~256_q\);

-- Location: FF_X76_Y29_N15
\regfile|rt_mem|s_memory~192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(26),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~192_q\);

-- Location: LCCOMB_X76_Y29_N14
\regfile|rt_mem|s_memory~1122\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1122_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~192_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~256_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~256_q\,
	datac => \regfile|rt_mem|s_memory~192_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1122_combout\);

-- Location: FF_X72_Y29_N3
\regfile|rt_mem|s_memory~288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(26),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~288_q\);

-- Location: LCCOMB_X72_Y26_N24
\regfile|rt_mem|s_memory~224feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~224feeder_combout\ = \mux3|muxout\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(26),
	combout => \regfile|rt_mem|s_memory~224feeder_combout\);

-- Location: FF_X72_Y26_N25
\regfile|rt_mem|s_memory~224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~224feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~224_q\);

-- Location: LCCOMB_X72_Y29_N2
\regfile|rt_mem|s_memory~1123\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1123_combout\ = (\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~1122_combout\)) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~1122_combout\ & (\regfile|rt_mem|s_memory~288_q\)) # 
-- (!\regfile|rt_mem|s_memory~1122_combout\ & ((\regfile|rt_mem|s_memory~224_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux9~2_combout\,
	datab => \regfile|rt_mem|s_memory~1122_combout\,
	datac => \regfile|rt_mem|s_memory~288_q\,
	datad => \regfile|rt_mem|s_memory~224_q\,
	combout => \regfile|rt_mem|s_memory~1123_combout\);

-- Location: LCCOMB_X70_Y26_N24
\regfile|rt_mem|s_memory~128feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~128feeder_combout\ = \mux3|muxout\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(26),
	combout => \regfile|rt_mem|s_memory~128feeder_combout\);

-- Location: FF_X70_Y26_N25
\regfile|rt_mem|s_memory~128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~128feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~128_q\);

-- Location: FF_X66_Y29_N15
\regfile|rt_mem|s_memory~160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(26),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~160_q\);

-- Location: LCCOMB_X73_Y29_N20
\regfile|rt_mem|s_memory~96feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~96feeder_combout\ = \mux3|muxout\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(26),
	combout => \regfile|rt_mem|s_memory~96feeder_combout\);

-- Location: FF_X73_Y29_N21
\regfile|rt_mem|s_memory~96\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~96feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~96_q\);

-- Location: FF_X66_Y29_N25
\regfile|rt_mem|s_memory~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(26),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~64_q\);

-- Location: LCCOMB_X66_Y29_N24
\regfile|rt_mem|s_memory~1126\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1126_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~64_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~96_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~96_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~64_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1126_combout\);

-- Location: LCCOMB_X66_Y29_N14
\regfile|rt_mem|s_memory~1127\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1127_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1126_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1126_combout\ & ((\regfile|rt_mem|s_memory~160_q\))) # 
-- (!\regfile|rt_mem|s_memory~1126_combout\ & (\regfile|rt_mem|s_memory~128_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~128_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~160_q\,
	datad => \regfile|rt_mem|s_memory~1126_combout\,
	combout => \regfile|rt_mem|s_memory~1127_combout\);

-- Location: LCCOMB_X74_Y33_N26
\regfile|rt_mem|s_memory~384feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~384feeder_combout\ = \mux3|muxout\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(26),
	combout => \regfile|rt_mem|s_memory~384feeder_combout\);

-- Location: FF_X74_Y33_N27
\regfile|rt_mem|s_memory~384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~384feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~384_q\);

-- Location: FF_X62_Y29_N1
\regfile|rt_mem|s_memory~416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(26),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~416_q\);

-- Location: LCCOMB_X75_Y29_N12
\regfile|rt_mem|s_memory~352feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~352feeder_combout\ = \mux3|muxout\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(26),
	combout => \regfile|rt_mem|s_memory~352feeder_combout\);

-- Location: FF_X75_Y29_N13
\regfile|rt_mem|s_memory~352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~352feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~352_q\);

-- Location: FF_X75_Y29_N23
\regfile|rt_mem|s_memory~320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(26),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~320_q\);

-- Location: LCCOMB_X75_Y29_N22
\regfile|rt_mem|s_memory~1124\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1124_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~320_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~352_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~352_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~320_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1124_combout\);

-- Location: LCCOMB_X62_Y29_N0
\regfile|rt_mem|s_memory~1125\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1125_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1124_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1124_combout\ & ((\regfile|rt_mem|s_memory~416_q\))) # 
-- (!\regfile|rt_mem|s_memory~1124_combout\ & (\regfile|rt_mem|s_memory~384_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~384_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~416_q\,
	datad => \regfile|rt_mem|s_memory~1124_combout\,
	combout => \regfile|rt_mem|s_memory~1125_combout\);

-- Location: LCCOMB_X66_Y29_N0
\regfile|rt_mem|s_memory~1128\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1128_combout\ = (\instmem|Mux7~2_combout\ & (\instmem|Mux1~0_combout\)) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux1~0_combout\ & ((\regfile|rt_mem|s_memory~1125_combout\))) # (!\instmem|Mux1~0_combout\ & 
-- (\regfile|rt_mem|s_memory~1127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \instmem|Mux1~0_combout\,
	datac => \regfile|rt_mem|s_memory~1127_combout\,
	datad => \regfile|rt_mem|s_memory~1125_combout\,
	combout => \regfile|rt_mem|s_memory~1128_combout\);

-- Location: LCCOMB_X70_Y29_N10
\regfile|rt_mem|s_memory~1131\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1131_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rt_mem|s_memory~1128_combout\ & (\regfile|rt_mem|s_memory~1130_combout\)) # (!\regfile|rt_mem|s_memory~1128_combout\ & ((\regfile|rt_mem|s_memory~1123_combout\))))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rt_mem|s_memory~1128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rt_mem|s_memory~1130_combout\,
	datac => \regfile|rt_mem|s_memory~1123_combout\,
	datad => \regfile|rt_mem|s_memory~1128_combout\,
	combout => \regfile|rt_mem|s_memory~1131_combout\);

-- Location: LCCOMB_X70_Y29_N2
\alu|Add0|auto_generated|_~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|_~30_combout\ = \alu|Equal0~12_combout\ $ (((\mux2|muxout[6]~5_combout\) # ((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[1]~0_combout\,
	datab => \mux2|muxout[6]~5_combout\,
	datac => \alu|Equal0~12_combout\,
	datad => \regfile|rt_mem|s_memory~1131_combout\,
	combout => \alu|Add0|auto_generated|_~30_combout\);

-- Location: LCCOMB_X69_Y29_N8
\alu|Add0|auto_generated|result_int[28]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|result_int[28]~56_combout\ = ((\alu|Add0|auto_generated|_~31_combout\ $ (\regfile|rs_mem|readData[27]~11_combout\ $ (!\alu|Add0|auto_generated|result_int[27]~55\)))) # (GND)
-- \alu|Add0|auto_generated|result_int[28]~57\ = CARRY((\alu|Add0|auto_generated|_~31_combout\ & ((\regfile|rs_mem|readData[27]~11_combout\) # (!\alu|Add0|auto_generated|result_int[27]~55\))) # (!\alu|Add0|auto_generated|_~31_combout\ & 
-- (\regfile|rs_mem|readData[27]~11_combout\ & !\alu|Add0|auto_generated|result_int[27]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Add0|auto_generated|_~31_combout\,
	datab => \regfile|rs_mem|readData[27]~11_combout\,
	datad => VCC,
	cin => \alu|Add0|auto_generated|result_int[27]~55\,
	combout => \alu|Add0|auto_generated|result_int[28]~56_combout\,
	cout => \alu|Add0|auto_generated|result_int[28]~57\);

-- Location: LCCOMB_X68_Y29_N24
\mux3|muxout[27]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout[27]~20_combout\ = (\alucontrol|Mux5~5_combout\ & (!\alucontrol|Mux4~1_combout\)) # (!\alucontrol|Mux5~5_combout\ & ((\alucontrol|Mux4~1_combout\ & (\alu|Add0|auto_generated|result_int[28]~56_combout\ & !\alucontrol|Mux5~4_combout\)) # 
-- (!\alucontrol|Mux4~1_combout\ & ((\alucontrol|Mux5~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|Mux5~5_combout\,
	datab => \alucontrol|Mux4~1_combout\,
	datac => \alu|Add0|auto_generated|result_int[28]~56_combout\,
	datad => \alucontrol|Mux5~4_combout\,
	combout => \mux3|muxout[27]~20_combout\);

-- Location: LCCOMB_X67_Y29_N14
\mux3|muxout[27]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout[27]~21_combout\ = (\mux2|muxout[27]~10_combout\ & ((\mux3|muxout[27]~20_combout\) # ((\regfile|rs_mem|readData[27]~11_combout\ & !\alucontrol|Mux4~1_combout\)))) # (!\mux2|muxout[27]~10_combout\ & (\mux3|muxout[27]~20_combout\ & 
-- ((\regfile|rs_mem|readData[27]~11_combout\) # (\alucontrol|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[27]~10_combout\,
	datab => \regfile|rs_mem|readData[27]~11_combout\,
	datac => \alucontrol|Mux4~1_combout\,
	datad => \mux3|muxout[27]~20_combout\,
	combout => \mux3|muxout[27]~21_combout\);

-- Location: LCCOMB_X67_Y29_N16
\regfile|rt_mem|s_memory~545feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~545feeder_combout\ = \mux3|muxout[27]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout[27]~21_combout\,
	combout => \regfile|rt_mem|s_memory~545feeder_combout\);

-- Location: FF_X67_Y29_N17
\regfile|rt_mem|s_memory~545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~545feeder_combout\,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~545_q\);

-- Location: LCCOMB_X72_Y29_N28
\regfile|rt_mem|s_memory~481feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~481feeder_combout\ = \mux3|muxout[27]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[27]~21_combout\,
	combout => \regfile|rt_mem|s_memory~481feeder_combout\);

-- Location: FF_X72_Y29_N29
\regfile|rt_mem|s_memory~481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~481feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~481_q\);

-- Location: LCCOMB_X75_Y33_N18
\regfile|rt_mem|s_memory~513feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~513feeder_combout\ = \mux3|muxout[27]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[27]~21_combout\,
	combout => \regfile|rt_mem|s_memory~513feeder_combout\);

-- Location: FF_X75_Y33_N19
\regfile|rt_mem|s_memory~513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~513feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~513_q\);

-- Location: FF_X75_Y33_N29
\regfile|rt_mem|s_memory~449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[27]~21_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~449_q\);

-- Location: LCCOMB_X75_Y33_N28
\regfile|rt_mem|s_memory~1119\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1119_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~449_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~513_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~513_q\,
	datac => \regfile|rt_mem|s_memory~449_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1119_combout\);

-- Location: LCCOMB_X70_Y29_N4
\regfile|rt_mem|s_memory~1120\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1120_combout\ = (\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~1119_combout\)))) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~1119_combout\ & (\regfile|rt_mem|s_memory~545_q\)) # 
-- (!\regfile|rt_mem|s_memory~1119_combout\ & ((\regfile|rt_mem|s_memory~481_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux9~2_combout\,
	datab => \regfile|rt_mem|s_memory~545_q\,
	datac => \regfile|rt_mem|s_memory~481_q\,
	datad => \regfile|rt_mem|s_memory~1119_combout\,
	combout => \regfile|rt_mem|s_memory~1120_combout\);

-- Location: LCCOMB_X67_Y29_N26
\regfile|rt_mem|s_memory~225feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~225feeder_combout\ = \mux3|muxout[27]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout[27]~21_combout\,
	combout => \regfile|rt_mem|s_memory~225feeder_combout\);

-- Location: FF_X67_Y29_N27
\regfile|rt_mem|s_memory~225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~225feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~225_q\);

-- Location: FF_X72_Y29_N23
\regfile|rt_mem|s_memory~289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[27]~21_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~289_q\);

-- Location: LCCOMB_X76_Y29_N4
\regfile|rt_mem|s_memory~257feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~257feeder_combout\ = \mux3|muxout[27]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout[27]~21_combout\,
	combout => \regfile|rt_mem|s_memory~257feeder_combout\);

-- Location: FF_X76_Y29_N5
\regfile|rt_mem|s_memory~257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~257feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~257_q\);

-- Location: FF_X76_Y29_N23
\regfile|rt_mem|s_memory~193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[27]~21_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~193_q\);

-- Location: LCCOMB_X76_Y29_N22
\regfile|rt_mem|s_memory~1112\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1112_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~193_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~257_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~257_q\,
	datac => \regfile|rt_mem|s_memory~193_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1112_combout\);

-- Location: LCCOMB_X72_Y29_N22
\regfile|rt_mem|s_memory~1113\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1113_combout\ = (\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~1112_combout\)))) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~1112_combout\ & ((\regfile|rt_mem|s_memory~289_q\))) # 
-- (!\regfile|rt_mem|s_memory~1112_combout\ & (\regfile|rt_mem|s_memory~225_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux9~2_combout\,
	datab => \regfile|rt_mem|s_memory~225_q\,
	datac => \regfile|rt_mem|s_memory~289_q\,
	datad => \regfile|rt_mem|s_memory~1112_combout\,
	combout => \regfile|rt_mem|s_memory~1113_combout\);

-- Location: LCCOMB_X68_Y25_N4
\regfile|rt_mem|s_memory~129feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~129feeder_combout\ = \mux3|muxout[27]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout[27]~21_combout\,
	combout => \regfile|rt_mem|s_memory~129feeder_combout\);

-- Location: FF_X68_Y25_N5
\regfile|rt_mem|s_memory~129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~129feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~129_q\);

-- Location: FF_X66_Y29_N9
\regfile|rt_mem|s_memory~161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[27]~21_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~161_q\);

-- Location: LCCOMB_X73_Y29_N22
\regfile|rt_mem|s_memory~97feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~97feeder_combout\ = \mux3|muxout[27]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[27]~21_combout\,
	combout => \regfile|rt_mem|s_memory~97feeder_combout\);

-- Location: FF_X73_Y29_N23
\regfile|rt_mem|s_memory~97\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~97feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~97_q\);

-- Location: FF_X66_Y29_N11
\regfile|rt_mem|s_memory~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[27]~21_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~65_q\);

-- Location: LCCOMB_X66_Y29_N10
\regfile|rt_mem|s_memory~1116\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1116_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~65_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~97_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~97_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~65_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1116_combout\);

-- Location: LCCOMB_X66_Y29_N8
\regfile|rt_mem|s_memory~1117\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1117_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1116_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1116_combout\ & ((\regfile|rt_mem|s_memory~161_q\))) # 
-- (!\regfile|rt_mem|s_memory~1116_combout\ & (\regfile|rt_mem|s_memory~129_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~129_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~161_q\,
	datad => \regfile|rt_mem|s_memory~1116_combout\,
	combout => \regfile|rt_mem|s_memory~1117_combout\);

-- Location: LCCOMB_X66_Y26_N10
\regfile|rt_mem|s_memory~385feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~385feeder_combout\ = \mux3|muxout[27]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[27]~21_combout\,
	combout => \regfile|rt_mem|s_memory~385feeder_combout\);

-- Location: FF_X66_Y26_N11
\regfile|rt_mem|s_memory~385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~385feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~385_q\);

-- Location: FF_X66_Y26_N3
\regfile|rt_mem|s_memory~417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[27]~21_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~417_q\);

-- Location: LCCOMB_X70_Y27_N18
\regfile|rt_mem|s_memory~321feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~321feeder_combout\ = \mux3|muxout[27]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[27]~21_combout\,
	combout => \regfile|rt_mem|s_memory~321feeder_combout\);

-- Location: FF_X70_Y27_N19
\regfile|rt_mem|s_memory~321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~321feeder_combout\,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~321_q\);

-- Location: LCCOMB_X75_Y29_N24
\regfile|rt_mem|s_memory~353feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~353feeder_combout\ = \mux3|muxout[27]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[27]~21_combout\,
	combout => \regfile|rt_mem|s_memory~353feeder_combout\);

-- Location: FF_X75_Y29_N25
\regfile|rt_mem|s_memory~353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~353feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~353_q\);

-- Location: LCCOMB_X66_Y26_N24
\regfile|rt_mem|s_memory~1114\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1114_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~321_q\)) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~353_q\))))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~321_q\,
	datab => \regfile|rt_mem|s_memory~353_q\,
	datac => \instmem|Mux8~2_combout\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1114_combout\);

-- Location: LCCOMB_X66_Y26_N2
\regfile|rt_mem|s_memory~1115\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1115_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1114_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1114_combout\ & ((\regfile|rt_mem|s_memory~417_q\))) # 
-- (!\regfile|rt_mem|s_memory~1114_combout\ & (\regfile|rt_mem|s_memory~385_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~385_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~417_q\,
	datad => \regfile|rt_mem|s_memory~1114_combout\,
	combout => \regfile|rt_mem|s_memory~1115_combout\);

-- Location: LCCOMB_X66_Y29_N2
\regfile|rt_mem|s_memory~1118\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1118_combout\ = (\instmem|Mux7~2_combout\ & (\instmem|Mux1~0_combout\)) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux1~0_combout\ & ((\regfile|rt_mem|s_memory~1115_combout\))) # (!\instmem|Mux1~0_combout\ & 
-- (\regfile|rt_mem|s_memory~1117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \instmem|Mux1~0_combout\,
	datac => \regfile|rt_mem|s_memory~1117_combout\,
	datad => \regfile|rt_mem|s_memory~1115_combout\,
	combout => \regfile|rt_mem|s_memory~1118_combout\);

-- Location: LCCOMB_X66_Y29_N16
\regfile|rt_mem|s_memory~1121\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1121_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rt_mem|s_memory~1118_combout\ & (\regfile|rt_mem|s_memory~1120_combout\)) # (!\regfile|rt_mem|s_memory~1118_combout\ & ((\regfile|rt_mem|s_memory~1113_combout\))))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rt_mem|s_memory~1118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rt_mem|s_memory~1120_combout\,
	datac => \regfile|rt_mem|s_memory~1113_combout\,
	datad => \regfile|rt_mem|s_memory~1118_combout\,
	combout => \regfile|rt_mem|s_memory~1121_combout\);

-- Location: LCCOMB_X70_Y29_N6
\alu|Add0|auto_generated|_~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|_~31_combout\ = \alu|Equal0~12_combout\ $ (((\mux2|muxout[6]~5_combout\) # ((\regfile|rt_mem|s_memory~1121_combout\ & \mux2|muxout[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~1121_combout\,
	datab => \mux2|muxout[6]~5_combout\,
	datac => \alu|Equal0~12_combout\,
	datad => \mux2|muxout[1]~0_combout\,
	combout => \alu|Add0|auto_generated|_~31_combout\);

-- Location: LCCOMB_X69_Y29_N10
\alu|Add0|auto_generated|result_int[29]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|result_int[29]~58_combout\ = (\regfile|rs_mem|readData[28]~10_combout\ & ((\alu|Add0|auto_generated|_~32_combout\ & (\alu|Add0|auto_generated|result_int[28]~57\ & VCC)) # (!\alu|Add0|auto_generated|_~32_combout\ & 
-- (!\alu|Add0|auto_generated|result_int[28]~57\)))) # (!\regfile|rs_mem|readData[28]~10_combout\ & ((\alu|Add0|auto_generated|_~32_combout\ & (!\alu|Add0|auto_generated|result_int[28]~57\)) # (!\alu|Add0|auto_generated|_~32_combout\ & 
-- ((\alu|Add0|auto_generated|result_int[28]~57\) # (GND)))))
-- \alu|Add0|auto_generated|result_int[29]~59\ = CARRY((\regfile|rs_mem|readData[28]~10_combout\ & (!\alu|Add0|auto_generated|_~32_combout\ & !\alu|Add0|auto_generated|result_int[28]~57\)) # (!\regfile|rs_mem|readData[28]~10_combout\ & 
-- ((!\alu|Add0|auto_generated|result_int[28]~57\) # (!\alu|Add0|auto_generated|_~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|readData[28]~10_combout\,
	datab => \alu|Add0|auto_generated|_~32_combout\,
	datad => VCC,
	cin => \alu|Add0|auto_generated|result_int[28]~57\,
	combout => \alu|Add0|auto_generated|result_int[29]~58_combout\,
	cout => \alu|Add0|auto_generated|result_int[29]~59\);

-- Location: LCCOMB_X69_Y29_N28
\mux3|muxout[28]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout[28]~22_combout\ = (\alucontrol|Mux4~1_combout\ & (!\alucontrol|Mux5~5_combout\ & (!\alucontrol|Mux5~4_combout\ & \alu|Add0|auto_generated|result_int[29]~58_combout\))) # (!\alucontrol|Mux4~1_combout\ & ((\alucontrol|Mux5~5_combout\) # 
-- ((\alucontrol|Mux5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|Mux4~1_combout\,
	datab => \alucontrol|Mux5~5_combout\,
	datac => \alucontrol|Mux5~4_combout\,
	datad => \alu|Add0|auto_generated|result_int[29]~58_combout\,
	combout => \mux3|muxout[28]~22_combout\);

-- Location: LCCOMB_X68_Y29_N6
\mux3|muxout[28]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout[28]~23_combout\ = (\regfile|rs_mem|readData[28]~10_combout\ & ((\mux3|muxout[28]~22_combout\) # ((!\alucontrol|Mux4~1_combout\ & \mux2|muxout[28]~9_combout\)))) # (!\regfile|rs_mem|readData[28]~10_combout\ & (\mux3|muxout[28]~22_combout\ & 
-- ((\alucontrol|Mux4~1_combout\) # (\mux2|muxout[28]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|readData[28]~10_combout\,
	datab => \alucontrol|Mux4~1_combout\,
	datac => \mux2|muxout[28]~9_combout\,
	datad => \mux3|muxout[28]~22_combout\,
	combout => \mux3|muxout[28]~23_combout\);

-- Location: LCCOMB_X67_Y31_N30
\regfile|rs_mem|s_memory~514feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~514feeder_combout\ = \mux3|muxout[28]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[28]~23_combout\,
	combout => \regfile|rs_mem|s_memory~514feeder_combout\);

-- Location: FF_X67_Y31_N31
\regfile|rs_mem|s_memory~514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~514feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~514_q\);

-- Location: FF_X67_Y28_N1
\regfile|rs_mem|s_memory~258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[28]~23_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~258_q\);

-- Location: LCCOMB_X67_Y28_N14
\regfile|rs_mem|s_memory~386feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~386feeder_combout\ = \mux3|muxout[28]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[28]~23_combout\,
	combout => \regfile|rs_mem|s_memory~386feeder_combout\);

-- Location: FF_X67_Y28_N15
\regfile|rs_mem|s_memory~386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~386feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~386_q\);

-- Location: FF_X68_Y28_N7
\regfile|rs_mem|s_memory~130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[28]~23_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~130_q\);

-- Location: LCCOMB_X68_Y28_N6
\regfile|rs_mem|s_memory~1097\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1097_combout\ = (\instmem|Mux3~1_combout\ & (((\instmem|Mux7~2_combout\)))) # (!\instmem|Mux3~1_combout\ & ((\instmem|Mux7~2_combout\ & (\regfile|rs_mem|s_memory~386_q\)) # (!\instmem|Mux7~2_combout\ & 
-- ((\regfile|rs_mem|s_memory~130_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~386_q\,
	datab => \instmem|Mux3~1_combout\,
	datac => \regfile|rs_mem|s_memory~130_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1097_combout\);

-- Location: LCCOMB_X67_Y28_N0
\regfile|rs_mem|s_memory~1098\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1098_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~1097_combout\ & (\regfile|rs_mem|s_memory~514_q\)) # (!\regfile|rs_mem|s_memory~1097_combout\ & ((\regfile|rs_mem|s_memory~258_q\))))) # 
-- (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~1097_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~514_q\,
	datac => \regfile|rs_mem|s_memory~258_q\,
	datad => \regfile|rs_mem|s_memory~1097_combout\,
	combout => \regfile|rs_mem|s_memory~1098_combout\);

-- Location: LCCOMB_X68_Y29_N0
\regfile|rs_mem|s_memory~546feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~546feeder_combout\ = \mux3|muxout[28]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[28]~23_combout\,
	combout => \regfile|rs_mem|s_memory~546feeder_combout\);

-- Location: FF_X68_Y29_N1
\regfile|rs_mem|s_memory~546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~546feeder_combout\,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~546_q\);

-- Location: FF_X65_Y29_N23
\regfile|rs_mem|s_memory~290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[28]~23_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~290_q\);

-- Location: LCCOMB_X68_Y29_N18
\regfile|rs_mem|s_memory~418feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~418feeder_combout\ = \mux3|muxout[28]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[28]~23_combout\,
	combout => \regfile|rs_mem|s_memory~418feeder_combout\);

-- Location: FF_X68_Y29_N19
\regfile|rs_mem|s_memory~418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~418feeder_combout\,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~418_q\);

-- Location: FF_X65_Y29_N21
\regfile|rs_mem|s_memory~162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[28]~23_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~162_q\);

-- Location: LCCOMB_X65_Y29_N20
\regfile|rs_mem|s_memory~1104\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1104_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~418_q\) # ((\instmem|Mux3~1_combout\)))) # (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~162_q\ & !\instmem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~418_q\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~162_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1104_combout\);

-- Location: LCCOMB_X65_Y29_N22
\regfile|rs_mem|s_memory~1105\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1105_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~1104_combout\ & (\regfile|rs_mem|s_memory~546_q\)) # (!\regfile|rs_mem|s_memory~1104_combout\ & ((\regfile|rs_mem|s_memory~290_q\))))) # 
-- (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~1104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~546_q\,
	datab => \instmem|Mux3~1_combout\,
	datac => \regfile|rs_mem|s_memory~290_q\,
	datad => \regfile|rs_mem|s_memory~1104_combout\,
	combout => \regfile|rs_mem|s_memory~1105_combout\);

-- Location: LCCOMB_X66_Y31_N30
\regfile|rs_mem|s_memory~194feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~194feeder_combout\ = \mux3|muxout[28]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[28]~23_combout\,
	combout => \regfile|rs_mem|s_memory~194feeder_combout\);

-- Location: FF_X66_Y31_N31
\regfile|rs_mem|s_memory~194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~194feeder_combout\,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~194_q\);

-- Location: FF_X69_Y32_N17
\regfile|rs_mem|s_memory~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[28]~23_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~66_q\);

-- Location: LCCOMB_X69_Y32_N16
\regfile|rs_mem|s_memory~1101\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1101_combout\ = (\instmem|Mux7~2_combout\ & (((\instmem|Mux3~1_combout\)))) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux3~1_combout\ & (\regfile|rs_mem|s_memory~194_q\)) # (!\instmem|Mux3~1_combout\ & 
-- ((\regfile|rs_mem|s_memory~66_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rs_mem|s_memory~194_q\,
	datac => \regfile|rs_mem|s_memory~66_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1101_combout\);

-- Location: FF_X66_Y32_N5
\regfile|rs_mem|s_memory~322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[28]~23_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~322_q\);

-- Location: FF_X65_Y33_N31
\regfile|rs_mem|s_memory~450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[28]~23_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~450_q\);

-- Location: LCCOMB_X65_Y33_N30
\regfile|rs_mem|s_memory~1102\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1102_combout\ = (\regfile|rs_mem|s_memory~1101_combout\ & (((\regfile|rs_mem|s_memory~450_q\) # (!\instmem|Mux7~2_combout\)))) # (!\regfile|rs_mem|s_memory~1101_combout\ & (\regfile|rs_mem|s_memory~322_q\ & 
-- ((\instmem|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1101_combout\,
	datab => \regfile|rs_mem|s_memory~322_q\,
	datac => \regfile|rs_mem|s_memory~450_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1102_combout\);

-- Location: LCCOMB_X69_Y25_N16
\regfile|rs_mem|s_memory~482feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~482feeder_combout\ = \mux3|muxout[28]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout[28]~23_combout\,
	combout => \regfile|rs_mem|s_memory~482feeder_combout\);

-- Location: FF_X69_Y25_N17
\regfile|rs_mem|s_memory~482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~482feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~482_q\);

-- Location: FF_X70_Y28_N5
\regfile|rs_mem|s_memory~354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[28]~23_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~354_q\);

-- Location: LCCOMB_X69_Y25_N22
\regfile|rs_mem|s_memory~226feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~226feeder_combout\ = \mux3|muxout[28]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout[28]~23_combout\,
	combout => \regfile|rs_mem|s_memory~226feeder_combout\);

-- Location: FF_X69_Y25_N23
\regfile|rs_mem|s_memory~226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~226feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~226_q\);

-- Location: FF_X70_Y28_N11
\regfile|rs_mem|s_memory~98\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[28]~23_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~98_q\);

-- Location: LCCOMB_X70_Y28_N10
\regfile|rs_mem|s_memory~1099\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1099_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~226_q\) # ((\instmem|Mux7~2_combout\)))) # (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~98_q\ & !\instmem|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~226_q\,
	datac => \regfile|rs_mem|s_memory~98_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1099_combout\);

-- Location: LCCOMB_X70_Y28_N4
\regfile|rs_mem|s_memory~1100\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1100_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1099_combout\ & (\regfile|rs_mem|s_memory~482_q\)) # (!\regfile|rs_mem|s_memory~1099_combout\ & ((\regfile|rs_mem|s_memory~354_q\))))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~1099_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rs_mem|s_memory~482_q\,
	datac => \regfile|rs_mem|s_memory~354_q\,
	datad => \regfile|rs_mem|s_memory~1099_combout\,
	combout => \regfile|rs_mem|s_memory~1100_combout\);

-- Location: LCCOMB_X65_Y29_N0
\regfile|rs_mem|s_memory~1103\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1103_combout\ = (\instmem|Mux1~0_combout\ & (((\regfile|rs_mem|s_memory~1100_combout\)) # (!\instmem|Mux4~0_combout\))) # (!\instmem|Mux1~0_combout\ & (\instmem|Mux4~0_combout\ & (\regfile|rs_mem|s_memory~1102_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux1~0_combout\,
	datab => \instmem|Mux4~0_combout\,
	datac => \regfile|rs_mem|s_memory~1102_combout\,
	datad => \regfile|rs_mem|s_memory~1100_combout\,
	combout => \regfile|rs_mem|s_memory~1103_combout\);

-- Location: LCCOMB_X65_Y29_N2
\regfile|rs_mem|s_memory~1106\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1106_combout\ = (\instmem|Mux4~0_combout\ & (((\regfile|rs_mem|s_memory~1103_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~1103_combout\ & ((\regfile|rs_mem|s_memory~1105_combout\))) # 
-- (!\regfile|rs_mem|s_memory~1103_combout\ & (\regfile|rs_mem|s_memory~1098_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~0_combout\,
	datab => \regfile|rs_mem|s_memory~1098_combout\,
	datac => \regfile|rs_mem|s_memory~1105_combout\,
	datad => \regfile|rs_mem|s_memory~1103_combout\,
	combout => \regfile|rs_mem|s_memory~1106_combout\);

-- Location: LCCOMB_X65_Y29_N24
\regfile|rs_mem|readData[28]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[28]~10_combout\ = (!\regfile|rs_mem|Equal0~0_combout\ & \regfile|rs_mem|s_memory~1106_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile|rs_mem|Equal0~0_combout\,
	datad => \regfile|rs_mem|s_memory~1106_combout\,
	combout => \regfile|rs_mem|readData[28]~10_combout\);

-- Location: LCCOMB_X69_Y29_N12
\alu|Add0|auto_generated|result_int[30]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|result_int[30]~60_combout\ = ((\alu|Add0|auto_generated|_~33_combout\ $ (\regfile|rs_mem|readData[29]~9_combout\ $ (!\alu|Add0|auto_generated|result_int[29]~59\)))) # (GND)
-- \alu|Add0|auto_generated|result_int[30]~61\ = CARRY((\alu|Add0|auto_generated|_~33_combout\ & ((\regfile|rs_mem|readData[29]~9_combout\) # (!\alu|Add0|auto_generated|result_int[29]~59\))) # (!\alu|Add0|auto_generated|_~33_combout\ & 
-- (\regfile|rs_mem|readData[29]~9_combout\ & !\alu|Add0|auto_generated|result_int[29]~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Add0|auto_generated|_~33_combout\,
	datab => \regfile|rs_mem|readData[29]~9_combout\,
	datad => VCC,
	cin => \alu|Add0|auto_generated|result_int[29]~59\,
	combout => \alu|Add0|auto_generated|result_int[30]~60_combout\,
	cout => \alu|Add0|auto_generated|result_int[30]~61\);

-- Location: LCCOMB_X69_Y29_N30
\mux3|muxout[29]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout[29]~24_combout\ = (\alucontrol|Mux4~1_combout\ & (!\alucontrol|Mux5~5_combout\ & (!\alucontrol|Mux5~4_combout\ & \alu|Add0|auto_generated|result_int[30]~60_combout\))) # (!\alucontrol|Mux4~1_combout\ & ((\alucontrol|Mux5~5_combout\) # 
-- ((\alucontrol|Mux5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|Mux4~1_combout\,
	datab => \alucontrol|Mux5~5_combout\,
	datac => \alucontrol|Mux5~4_combout\,
	datad => \alu|Add0|auto_generated|result_int[30]~60_combout\,
	combout => \mux3|muxout[29]~24_combout\);

-- Location: LCCOMB_X62_Y29_N18
\mux2|muxout[29]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux2|muxout[29]~8_combout\ = (\mux2|muxout[6]~5_combout\) # ((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1101_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[6]~5_combout\,
	datac => \mux2|muxout[1]~0_combout\,
	datad => \regfile|rt_mem|s_memory~1101_combout\,
	combout => \mux2|muxout[29]~8_combout\);

-- Location: LCCOMB_X69_Y29_N18
\mux3|muxout[29]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout[29]~25_combout\ = (\alucontrol|Mux4~1_combout\ & (((\mux3|muxout[29]~24_combout\)))) # (!\alucontrol|Mux4~1_combout\ & ((\regfile|rs_mem|readData[29]~9_combout\ & ((\mux3|muxout[29]~24_combout\) # (\mux2|muxout[29]~8_combout\))) # 
-- (!\regfile|rs_mem|readData[29]~9_combout\ & (\mux3|muxout[29]~24_combout\ & \mux2|muxout[29]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|Mux4~1_combout\,
	datab => \regfile|rs_mem|readData[29]~9_combout\,
	datac => \mux3|muxout[29]~24_combout\,
	datad => \mux2|muxout[29]~8_combout\,
	combout => \mux3|muxout[29]~25_combout\);

-- Location: FF_X69_Y29_N19
\regfile|rt_mem|s_memory~547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \mux3|muxout[29]~25_combout\,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~547_q\);

-- Location: FF_X72_Y29_N9
\regfile|rt_mem|s_memory~483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[29]~25_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~483_q\);

-- Location: LCCOMB_X73_Y28_N16
\regfile|rt_mem|s_memory~515feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~515feeder_combout\ = \mux3|muxout[29]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[29]~25_combout\,
	combout => \regfile|rt_mem|s_memory~515feeder_combout\);

-- Location: FF_X73_Y28_N17
\regfile|rt_mem|s_memory~515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~515feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~515_q\);

-- Location: FF_X73_Y28_N31
\regfile|rt_mem|s_memory~451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[29]~25_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~451_q\);

-- Location: LCCOMB_X73_Y28_N30
\regfile|rt_mem|s_memory~1099\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1099_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~451_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~515_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~515_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~451_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1099_combout\);

-- Location: LCCOMB_X72_Y29_N8
\regfile|rt_mem|s_memory~1100\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1100_combout\ = (\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~1099_combout\)))) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~1099_combout\ & (\regfile|rt_mem|s_memory~547_q\)) # 
-- (!\regfile|rt_mem|s_memory~1099_combout\ & ((\regfile|rt_mem|s_memory~483_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux9~2_combout\,
	datab => \regfile|rt_mem|s_memory~547_q\,
	datac => \regfile|rt_mem|s_memory~483_q\,
	datad => \regfile|rt_mem|s_memory~1099_combout\,
	combout => \regfile|rt_mem|s_memory~1100_combout\);

-- Location: LCCOMB_X74_Y29_N8
\regfile|rt_mem|s_memory~195feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~195feeder_combout\ = \mux3|muxout[29]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[29]~25_combout\,
	combout => \regfile|rt_mem|s_memory~195feeder_combout\);

-- Location: FF_X74_Y29_N9
\regfile|rt_mem|s_memory~195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~195feeder_combout\,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~195_q\);

-- Location: LCCOMB_X76_Y29_N18
\regfile|rt_mem|s_memory~259feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~259feeder_combout\ = \mux3|muxout[29]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[29]~25_combout\,
	combout => \regfile|rt_mem|s_memory~259feeder_combout\);

-- Location: FF_X76_Y29_N19
\regfile|rt_mem|s_memory~259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~259feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~259_q\);

-- Location: LCCOMB_X72_Y29_N20
\regfile|rt_mem|s_memory~1092\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1092_combout\ = (\instmem|Mux9~2_combout\ & ((\instmem|Mux8~2_combout\ & (\regfile|rt_mem|s_memory~195_q\)) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~259_q\))))) # (!\instmem|Mux9~2_combout\ & 
-- (((!\instmem|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux9~2_combout\,
	datab => \regfile|rt_mem|s_memory~195_q\,
	datac => \instmem|Mux8~2_combout\,
	datad => \regfile|rt_mem|s_memory~259_q\,
	combout => \regfile|rt_mem|s_memory~1092_combout\);

-- Location: FF_X72_Y29_N7
\regfile|rt_mem|s_memory~291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[29]~25_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~291_q\);

-- Location: LCCOMB_X67_Y29_N10
\regfile|rt_mem|s_memory~227feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~227feeder_combout\ = \mux3|muxout[29]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[29]~25_combout\,
	combout => \regfile|rt_mem|s_memory~227feeder_combout\);

-- Location: FF_X67_Y29_N11
\regfile|rt_mem|s_memory~227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~227feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~227_q\);

-- Location: LCCOMB_X72_Y29_N6
\regfile|rt_mem|s_memory~1093\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1093_combout\ = (\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~1092_combout\)) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~1092_combout\ & (\regfile|rt_mem|s_memory~291_q\)) # 
-- (!\regfile|rt_mem|s_memory~1092_combout\ & ((\regfile|rt_mem|s_memory~227_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux9~2_combout\,
	datab => \regfile|rt_mem|s_memory~1092_combout\,
	datac => \regfile|rt_mem|s_memory~291_q\,
	datad => \regfile|rt_mem|s_memory~227_q\,
	combout => \regfile|rt_mem|s_memory~1093_combout\);

-- Location: LCCOMB_X62_Y29_N6
\regfile|rt_mem|s_memory~387feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~387feeder_combout\ = \mux3|muxout[29]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout[29]~25_combout\,
	combout => \regfile|rt_mem|s_memory~387feeder_combout\);

-- Location: FF_X62_Y29_N7
\regfile|rt_mem|s_memory~387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~387feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~387_q\);

-- Location: FF_X62_Y29_N5
\regfile|rt_mem|s_memory~419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[29]~25_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~419_q\);

-- Location: LCCOMB_X75_Y29_N16
\regfile|rt_mem|s_memory~355feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~355feeder_combout\ = \mux3|muxout[29]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout[29]~25_combout\,
	combout => \regfile|rt_mem|s_memory~355feeder_combout\);

-- Location: FF_X75_Y29_N17
\regfile|rt_mem|s_memory~355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~355feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~355_q\);

-- Location: LCCOMB_X75_Y29_N6
\regfile|rt_mem|s_memory~323feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~323feeder_combout\ = \mux3|muxout[29]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout[29]~25_combout\,
	combout => \regfile|rt_mem|s_memory~323feeder_combout\);

-- Location: FF_X75_Y29_N7
\regfile|rt_mem|s_memory~323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~323feeder_combout\,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~323_q\);

-- Location: LCCOMB_X67_Y29_N20
\regfile|rt_mem|s_memory~1094\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1094_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~323_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~355_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~355_q\,
	datab => \regfile|rt_mem|s_memory~323_q\,
	datac => \instmem|Mux8~2_combout\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1094_combout\);

-- Location: LCCOMB_X62_Y29_N4
\regfile|rt_mem|s_memory~1095\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1095_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1094_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1094_combout\ & ((\regfile|rt_mem|s_memory~419_q\))) # 
-- (!\regfile|rt_mem|s_memory~1094_combout\ & (\regfile|rt_mem|s_memory~387_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~387_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~419_q\,
	datad => \regfile|rt_mem|s_memory~1094_combout\,
	combout => \regfile|rt_mem|s_memory~1095_combout\);

-- Location: LCCOMB_X68_Y27_N8
\regfile|rt_mem|s_memory~131feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~131feeder_combout\ = \mux3|muxout[29]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout[29]~25_combout\,
	combout => \regfile|rt_mem|s_memory~131feeder_combout\);

-- Location: FF_X68_Y27_N9
\regfile|rt_mem|s_memory~131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~131feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~131_q\);

-- Location: FF_X66_Y29_N5
\regfile|rt_mem|s_memory~163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[29]~25_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~163_q\);

-- Location: LCCOMB_X68_Y27_N30
\regfile|rt_mem|s_memory~99feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~99feeder_combout\ = \mux3|muxout[29]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout[29]~25_combout\,
	combout => \regfile|rt_mem|s_memory~99feeder_combout\);

-- Location: FF_X68_Y27_N31
\regfile|rt_mem|s_memory~99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~99feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~99_q\);

-- Location: FF_X70_Y27_N5
\regfile|rt_mem|s_memory~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[29]~25_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~67_q\);

-- Location: LCCOMB_X70_Y27_N4
\regfile|rt_mem|s_memory~1096\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1096_combout\ = (\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~67_q\ & \instmem|Mux8~2_combout\)))) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~99_q\) # ((!\instmem|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~99_q\,
	datab => \instmem|Mux9~2_combout\,
	datac => \regfile|rt_mem|s_memory~67_q\,
	datad => \instmem|Mux8~2_combout\,
	combout => \regfile|rt_mem|s_memory~1096_combout\);

-- Location: LCCOMB_X66_Y29_N4
\regfile|rt_mem|s_memory~1097\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1097_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1096_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1096_combout\ & ((\regfile|rt_mem|s_memory~163_q\))) # 
-- (!\regfile|rt_mem|s_memory~1096_combout\ & (\regfile|rt_mem|s_memory~131_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~131_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~163_q\,
	datad => \regfile|rt_mem|s_memory~1096_combout\,
	combout => \regfile|rt_mem|s_memory~1097_combout\);

-- Location: LCCOMB_X62_Y29_N2
\regfile|rt_mem|s_memory~1098\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1098_combout\ = (\instmem|Mux1~0_combout\ & ((\instmem|Mux7~2_combout\) # ((\regfile|rt_mem|s_memory~1095_combout\)))) # (!\instmem|Mux1~0_combout\ & (!\instmem|Mux7~2_combout\ & ((\regfile|rt_mem|s_memory~1097_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux1~0_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rt_mem|s_memory~1095_combout\,
	datad => \regfile|rt_mem|s_memory~1097_combout\,
	combout => \regfile|rt_mem|s_memory~1098_combout\);

-- Location: LCCOMB_X62_Y29_N12
\regfile|rt_mem|s_memory~1101\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1101_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rt_mem|s_memory~1098_combout\ & (\regfile|rt_mem|s_memory~1100_combout\)) # (!\regfile|rt_mem|s_memory~1098_combout\ & ((\regfile|rt_mem|s_memory~1093_combout\))))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rt_mem|s_memory~1098_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~1100_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rt_mem|s_memory~1093_combout\,
	datad => \regfile|rt_mem|s_memory~1098_combout\,
	combout => \regfile|rt_mem|s_memory~1101_combout\);

-- Location: LCCOMB_X62_Y29_N14
\alu|Add0|auto_generated|_~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|_~33_combout\ = \alu|Equal0~12_combout\ $ (((\mux2|muxout[6]~5_combout\) # ((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Equal0~12_combout\,
	datab => \mux2|muxout[6]~5_combout\,
	datac => \mux2|muxout[1]~0_combout\,
	datad => \regfile|rt_mem|s_memory~1101_combout\,
	combout => \alu|Add0|auto_generated|_~33_combout\);

-- Location: LCCOMB_X69_Y29_N14
\alu|Add0|auto_generated|result_int[31]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|result_int[31]~62_combout\ = (\alu|Add0|auto_generated|_~34_combout\ & ((\regfile|rs_mem|readData[30]~8_combout\ & (\alu|Add0|auto_generated|result_int[30]~61\ & VCC)) # (!\regfile|rs_mem|readData[30]~8_combout\ & 
-- (!\alu|Add0|auto_generated|result_int[30]~61\)))) # (!\alu|Add0|auto_generated|_~34_combout\ & ((\regfile|rs_mem|readData[30]~8_combout\ & (!\alu|Add0|auto_generated|result_int[30]~61\)) # (!\regfile|rs_mem|readData[30]~8_combout\ & 
-- ((\alu|Add0|auto_generated|result_int[30]~61\) # (GND)))))
-- \alu|Add0|auto_generated|result_int[31]~63\ = CARRY((\alu|Add0|auto_generated|_~34_combout\ & (!\regfile|rs_mem|readData[30]~8_combout\ & !\alu|Add0|auto_generated|result_int[30]~61\)) # (!\alu|Add0|auto_generated|_~34_combout\ & 
-- ((!\alu|Add0|auto_generated|result_int[30]~61\) # (!\regfile|rs_mem|readData[30]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Add0|auto_generated|_~34_combout\,
	datab => \regfile|rs_mem|readData[30]~8_combout\,
	datad => VCC,
	cin => \alu|Add0|auto_generated|result_int[30]~61\,
	combout => \alu|Add0|auto_generated|result_int[31]~62_combout\,
	cout => \alu|Add0|auto_generated|result_int[31]~63\);

-- Location: LCCOMB_X69_Y29_N20
\mux3|muxout[30]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout[30]~26_combout\ = (\alucontrol|Mux4~1_combout\ & (!\alucontrol|Mux5~5_combout\ & (\alu|Add0|auto_generated|result_int[31]~62_combout\ & !\alucontrol|Mux5~4_combout\))) # (!\alucontrol|Mux4~1_combout\ & ((\alucontrol|Mux5~5_combout\) # 
-- ((\alucontrol|Mux5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|Mux4~1_combout\,
	datab => \alucontrol|Mux5~5_combout\,
	datac => \alu|Add0|auto_generated|result_int[31]~62_combout\,
	datad => \alucontrol|Mux5~4_combout\,
	combout => \mux3|muxout[30]~26_combout\);

-- Location: LCCOMB_X69_Y29_N24
\mux3|muxout[30]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout[30]~27_combout\ = (\mux2|muxout[30]~7_combout\ & ((\mux3|muxout[30]~26_combout\) # ((\regfile|rs_mem|readData[30]~8_combout\ & !\alucontrol|Mux4~1_combout\)))) # (!\mux2|muxout[30]~7_combout\ & (\mux3|muxout[30]~26_combout\ & 
-- ((\regfile|rs_mem|readData[30]~8_combout\) # (\alucontrol|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[30]~7_combout\,
	datab => \regfile|rs_mem|readData[30]~8_combout\,
	datac => \alucontrol|Mux4~1_combout\,
	datad => \mux3|muxout[30]~26_combout\,
	combout => \mux3|muxout[30]~27_combout\);

-- Location: FF_X69_Y29_N25
\regfile|rt_mem|s_memory~548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \mux3|muxout[30]~27_combout\,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~548_q\);

-- Location: FF_X72_Y29_N19
\regfile|rt_mem|s_memory~484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[30]~27_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~484_q\);

-- Location: LCCOMB_X75_Y33_N10
\regfile|rt_mem|s_memory~516feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~516feeder_combout\ = \mux3|muxout[30]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout[30]~27_combout\,
	combout => \regfile|rt_mem|s_memory~516feeder_combout\);

-- Location: FF_X75_Y33_N11
\regfile|rt_mem|s_memory~516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~516feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~516_q\);

-- Location: FF_X75_Y33_N1
\regfile|rt_mem|s_memory~452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[30]~27_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~452_q\);

-- Location: LCCOMB_X75_Y33_N0
\regfile|rt_mem|s_memory~1089\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1089_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~452_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~516_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~516_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~452_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1089_combout\);

-- Location: LCCOMB_X72_Y29_N18
\regfile|rt_mem|s_memory~1090\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1090_combout\ = (\instmem|Mux9~2_combout\ & (((\regfile|rt_mem|s_memory~1089_combout\)))) # (!\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~1089_combout\ & (\regfile|rt_mem|s_memory~548_q\)) # 
-- (!\regfile|rt_mem|s_memory~1089_combout\ & ((\regfile|rt_mem|s_memory~484_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux9~2_combout\,
	datab => \regfile|rt_mem|s_memory~548_q\,
	datac => \regfile|rt_mem|s_memory~484_q\,
	datad => \regfile|rt_mem|s_memory~1089_combout\,
	combout => \regfile|rt_mem|s_memory~1090_combout\);

-- Location: LCCOMB_X76_Y29_N24
\regfile|rt_mem|s_memory~260feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~260feeder_combout\ = \mux3|muxout[30]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[30]~27_combout\,
	combout => \regfile|rt_mem|s_memory~260feeder_combout\);

-- Location: FF_X76_Y29_N25
\regfile|rt_mem|s_memory~260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~260feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~260_q\);

-- Location: FF_X74_Y29_N23
\regfile|rt_mem|s_memory~196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[30]~27_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~196_q\);

-- Location: LCCOMB_X74_Y29_N22
\regfile|rt_mem|s_memory~1082\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1082_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~196_q\ & \instmem|Mux9~2_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~260_q\) # ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~260_q\,
	datac => \regfile|rt_mem|s_memory~196_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1082_combout\);

-- Location: LCCOMB_X63_Y29_N28
\regfile|rt_mem|s_memory~228feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~228feeder_combout\ = \mux3|muxout[30]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[30]~27_combout\,
	combout => \regfile|rt_mem|s_memory~228feeder_combout\);

-- Location: FF_X63_Y29_N29
\regfile|rt_mem|s_memory~228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~228feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~228_q\);

-- Location: FF_X63_Y29_N23
\regfile|rt_mem|s_memory~292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[30]~27_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~292_q\);

-- Location: LCCOMB_X63_Y29_N22
\regfile|rt_mem|s_memory~1083\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1083_combout\ = (\regfile|rt_mem|s_memory~1082_combout\ & (((\regfile|rt_mem|s_memory~292_q\) # (\instmem|Mux9~2_combout\)))) # (!\regfile|rt_mem|s_memory~1082_combout\ & (\regfile|rt_mem|s_memory~228_q\ & 
-- ((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~1082_combout\,
	datab => \regfile|rt_mem|s_memory~228_q\,
	datac => \regfile|rt_mem|s_memory~292_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1083_combout\);

-- Location: LCCOMB_X62_Y29_N30
\regfile|rt_mem|s_memory~388feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~388feeder_combout\ = \mux3|muxout[30]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[30]~27_combout\,
	combout => \regfile|rt_mem|s_memory~388feeder_combout\);

-- Location: FF_X62_Y29_N31
\regfile|rt_mem|s_memory~388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~388feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~388_q\);

-- Location: FF_X62_Y29_N17
\regfile|rt_mem|s_memory~420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[30]~27_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~420_q\);

-- Location: LCCOMB_X75_Y29_N4
\regfile|rt_mem|s_memory~356feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~356feeder_combout\ = \mux3|muxout[30]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout[30]~27_combout\,
	combout => \regfile|rt_mem|s_memory~356feeder_combout\);

-- Location: FF_X75_Y29_N5
\regfile|rt_mem|s_memory~356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~356feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~356_q\);

-- Location: FF_X75_Y29_N3
\regfile|rt_mem|s_memory~324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[30]~27_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~324_q\);

-- Location: LCCOMB_X75_Y29_N2
\regfile|rt_mem|s_memory~1084\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1084_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~324_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~356_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux8~2_combout\,
	datab => \regfile|rt_mem|s_memory~356_q\,
	datac => \regfile|rt_mem|s_memory~324_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1084_combout\);

-- Location: LCCOMB_X62_Y29_N16
\regfile|rt_mem|s_memory~1085\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1085_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1084_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1084_combout\ & ((\regfile|rt_mem|s_memory~420_q\))) # 
-- (!\regfile|rt_mem|s_memory~1084_combout\ & (\regfile|rt_mem|s_memory~388_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~388_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~420_q\,
	datad => \regfile|rt_mem|s_memory~1084_combout\,
	combout => \regfile|rt_mem|s_memory~1085_combout\);

-- Location: LCCOMB_X68_Y27_N28
\regfile|rt_mem|s_memory~132feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~132feeder_combout\ = \mux3|muxout[30]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[30]~27_combout\,
	combout => \regfile|rt_mem|s_memory~132feeder_combout\);

-- Location: FF_X68_Y27_N29
\regfile|rt_mem|s_memory~132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~132feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~132_q\);

-- Location: FF_X66_Y29_N7
\regfile|rt_mem|s_memory~164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[30]~27_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~164_q\);

-- Location: LCCOMB_X68_Y27_N22
\regfile|rt_mem|s_memory~100feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~100feeder_combout\ = \mux3|muxout[30]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[30]~27_combout\,
	combout => \regfile|rt_mem|s_memory~100feeder_combout\);

-- Location: FF_X68_Y27_N23
\regfile|rt_mem|s_memory~100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rt_mem|s_memory~100feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~100_q\);

-- Location: FF_X66_Y29_N21
\regfile|rt_mem|s_memory~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[30]~27_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rt_mem|s_memory~68_q\);

-- Location: LCCOMB_X66_Y29_N20
\regfile|rt_mem|s_memory~1086\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1086_combout\ = (\instmem|Mux8~2_combout\ & ((\instmem|Mux9~2_combout\ & ((\regfile|rt_mem|s_memory~68_q\))) # (!\instmem|Mux9~2_combout\ & (\regfile|rt_mem|s_memory~100_q\)))) # (!\instmem|Mux8~2_combout\ & 
-- (((!\instmem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~100_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~68_q\,
	datad => \instmem|Mux9~2_combout\,
	combout => \regfile|rt_mem|s_memory~1086_combout\);

-- Location: LCCOMB_X66_Y29_N6
\regfile|rt_mem|s_memory~1087\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1087_combout\ = (\instmem|Mux8~2_combout\ & (((\regfile|rt_mem|s_memory~1086_combout\)))) # (!\instmem|Mux8~2_combout\ & ((\regfile|rt_mem|s_memory~1086_combout\ & ((\regfile|rt_mem|s_memory~164_q\))) # 
-- (!\regfile|rt_mem|s_memory~1086_combout\ & (\regfile|rt_mem|s_memory~132_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rt_mem|s_memory~132_q\,
	datab => \instmem|Mux8~2_combout\,
	datac => \regfile|rt_mem|s_memory~164_q\,
	datad => \regfile|rt_mem|s_memory~1086_combout\,
	combout => \regfile|rt_mem|s_memory~1087_combout\);

-- Location: LCCOMB_X63_Y29_N12
\regfile|rt_mem|s_memory~1088\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1088_combout\ = (\instmem|Mux7~2_combout\ & (\instmem|Mux1~0_combout\)) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux1~0_combout\ & (\regfile|rt_mem|s_memory~1085_combout\)) # (!\instmem|Mux1~0_combout\ & 
-- ((\regfile|rt_mem|s_memory~1087_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \instmem|Mux1~0_combout\,
	datac => \regfile|rt_mem|s_memory~1085_combout\,
	datad => \regfile|rt_mem|s_memory~1087_combout\,
	combout => \regfile|rt_mem|s_memory~1088_combout\);

-- Location: LCCOMB_X63_Y29_N6
\regfile|rt_mem|s_memory~1091\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rt_mem|s_memory~1091_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rt_mem|s_memory~1088_combout\ & (\regfile|rt_mem|s_memory~1090_combout\)) # (!\regfile|rt_mem|s_memory~1088_combout\ & ((\regfile|rt_mem|s_memory~1083_combout\))))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rt_mem|s_memory~1088_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rt_mem|s_memory~1090_combout\,
	datac => \regfile|rt_mem|s_memory~1083_combout\,
	datad => \regfile|rt_mem|s_memory~1088_combout\,
	combout => \regfile|rt_mem|s_memory~1091_combout\);

-- Location: LCCOMB_X63_Y29_N30
\alu|Add0|auto_generated|_~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|_~34_combout\ = \alu|Equal0~12_combout\ $ (((\mux2|muxout[6]~5_combout\) # ((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1091_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[1]~0_combout\,
	datab => \mux2|muxout[6]~5_combout\,
	datac => \alu|Equal0~12_combout\,
	datad => \regfile|rt_mem|s_memory~1091_combout\,
	combout => \alu|Add0|auto_generated|_~34_combout\);

-- Location: LCCOMB_X69_Y29_N16
\alu|Add0|auto_generated|result_int[32]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|result_int[32]~64_combout\ = \regfile|rs_mem|readData[31]~7_combout\ $ (\alu|Add0|auto_generated|result_int[31]~63\ $ (!\alu|Add0|auto_generated|_~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|readData[31]~7_combout\,
	datad => \alu|Add0|auto_generated|_~35_combout\,
	cin => \alu|Add0|auto_generated|result_int[31]~63\,
	combout => \alu|Add0|auto_generated|result_int[32]~64_combout\);

-- Location: LCCOMB_X69_Y29_N22
\mux3|muxout[31]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout[31]~28_combout\ = (\alucontrol|Mux4~1_combout\ & (!\alucontrol|Mux5~5_combout\ & (!\alucontrol|Mux5~4_combout\ & \alu|Add0|auto_generated|result_int[32]~64_combout\))) # (!\alucontrol|Mux4~1_combout\ & ((\alucontrol|Mux5~5_combout\) # 
-- ((\alucontrol|Mux5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|Mux4~1_combout\,
	datab => \alucontrol|Mux5~5_combout\,
	datac => \alucontrol|Mux5~4_combout\,
	datad => \alu|Add0|auto_generated|result_int[32]~64_combout\,
	combout => \mux3|muxout[31]~28_combout\);

-- Location: LCCOMB_X66_Y29_N22
\mux2|muxout[31]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux2|muxout[31]~6_combout\ = (\mux2|muxout[6]~5_combout\) # ((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1081_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[1]~0_combout\,
	datab => \mux2|muxout[6]~5_combout\,
	datad => \regfile|rt_mem|s_memory~1081_combout\,
	combout => \mux2|muxout[31]~6_combout\);

-- Location: LCCOMB_X69_Y29_N26
\mux3|muxout[31]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout[31]~29_combout\ = (\regfile|rs_mem|readData[31]~7_combout\ & ((\mux3|muxout[31]~28_combout\) # ((!\alucontrol|Mux4~1_combout\ & \mux2|muxout[31]~6_combout\)))) # (!\regfile|rs_mem|readData[31]~7_combout\ & (\mux3|muxout[31]~28_combout\ & 
-- ((\alucontrol|Mux4~1_combout\) # (\mux2|muxout[31]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|readData[31]~7_combout\,
	datab => \alucontrol|Mux4~1_combout\,
	datac => \mux3|muxout[31]~28_combout\,
	datad => \mux2|muxout[31]~6_combout\,
	combout => \mux3|muxout[31]~29_combout\);

-- Location: LCCOMB_X74_Y29_N0
\regfile|rs_mem|s_memory~485feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~485feeder_combout\ = \mux3|muxout[31]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[31]~29_combout\,
	combout => \regfile|rs_mem|s_memory~485feeder_combout\);

-- Location: FF_X74_Y29_N1
\regfile|rs_mem|s_memory~485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~485feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~485_q\);

-- Location: FF_X67_Y29_N29
\regfile|rs_mem|s_memory~229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[31]~29_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~229_q\);

-- Location: LCCOMB_X70_Y36_N12
\regfile|rs_mem|s_memory~357feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~357feeder_combout\ = \mux3|muxout[31]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[31]~29_combout\,
	combout => \regfile|rs_mem|s_memory~357feeder_combout\);

-- Location: FF_X70_Y36_N13
\regfile|rs_mem|s_memory~357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~357feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~357_q\);

-- Location: FF_X70_Y36_N3
\regfile|rs_mem|s_memory~101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[31]~29_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~101_q\);

-- Location: LCCOMB_X70_Y36_N2
\regfile|rs_mem|s_memory~1067\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1067_combout\ = (\instmem|Mux3~1_combout\ & (((\instmem|Mux7~2_combout\)))) # (!\instmem|Mux3~1_combout\ & ((\instmem|Mux7~2_combout\ & (\regfile|rs_mem|s_memory~357_q\)) # (!\instmem|Mux7~2_combout\ & 
-- ((\regfile|rs_mem|s_memory~101_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~357_q\,
	datab => \instmem|Mux3~1_combout\,
	datac => \regfile|rs_mem|s_memory~101_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1067_combout\);

-- Location: LCCOMB_X67_Y29_N28
\regfile|rs_mem|s_memory~1068\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1068_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~1067_combout\ & (\regfile|rs_mem|s_memory~485_q\)) # (!\regfile|rs_mem|s_memory~1067_combout\ & ((\regfile|rs_mem|s_memory~229_q\))))) # 
-- (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~1067_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~485_q\,
	datab => \instmem|Mux3~1_combout\,
	datac => \regfile|rs_mem|s_memory~229_q\,
	datad => \regfile|rs_mem|s_memory~1067_combout\,
	combout => \regfile|rs_mem|s_memory~1068_combout\);

-- Location: LCCOMB_X65_Y29_N8
\regfile|rs_mem|s_memory~293feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~293feeder_combout\ = \mux3|muxout[31]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout[31]~29_combout\,
	combout => \regfile|rs_mem|s_memory~293feeder_combout\);

-- Location: FF_X65_Y29_N9
\regfile|rs_mem|s_memory~293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~293feeder_combout\,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~293_q\);

-- Location: FF_X65_Y29_N7
\regfile|rs_mem|s_memory~165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[31]~29_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~165_q\);

-- Location: LCCOMB_X65_Y29_N6
\regfile|rs_mem|s_memory~1074\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1074_combout\ = (\instmem|Mux7~2_combout\ & (((\instmem|Mux3~1_combout\)))) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux3~1_combout\ & (\regfile|rs_mem|s_memory~293_q\)) # (!\instmem|Mux3~1_combout\ & 
-- ((\regfile|rs_mem|s_memory~165_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~293_q\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~165_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1074_combout\);

-- Location: FF_X62_Y29_N25
\regfile|rs_mem|s_memory~421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[31]~29_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~421_q\);

-- Location: FF_X69_Y29_N27
\regfile|rs_mem|s_memory~549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \mux3|muxout[31]~29_combout\,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~549_q\);

-- Location: LCCOMB_X62_Y29_N24
\regfile|rs_mem|s_memory~1075\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1075_combout\ = (\regfile|rs_mem|s_memory~1074_combout\ & (((\regfile|rs_mem|s_memory~549_q\)) # (!\instmem|Mux7~2_combout\))) # (!\regfile|rs_mem|s_memory~1074_combout\ & (\instmem|Mux7~2_combout\ & 
-- (\regfile|rs_mem|s_memory~421_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1074_combout\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~421_q\,
	datad => \regfile|rs_mem|s_memory~549_q\,
	combout => \regfile|rs_mem|s_memory~1075_combout\);

-- Location: FF_X69_Y29_N17
\regfile|rs_mem|s_memory~389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[31]~29_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~389_q\);

-- Location: FF_X68_Y28_N13
\regfile|rs_mem|s_memory~517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[31]~29_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~517_q\);

-- Location: LCCOMB_X67_Y28_N16
\regfile|rs_mem|s_memory~261feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~261feeder_combout\ = \mux3|muxout[31]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout[31]~29_combout\,
	combout => \regfile|rs_mem|s_memory~261feeder_combout\);

-- Location: FF_X67_Y28_N17
\regfile|rs_mem|s_memory~261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~261feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~261_q\);

-- Location: FF_X68_Y28_N11
\regfile|rs_mem|s_memory~133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[31]~29_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~133_q\);

-- Location: LCCOMB_X68_Y28_N10
\regfile|rs_mem|s_memory~1069\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1069_combout\ = (\instmem|Mux7~2_combout\ & (((\instmem|Mux3~1_combout\)))) # (!\instmem|Mux7~2_combout\ & ((\instmem|Mux3~1_combout\ & (\regfile|rs_mem|s_memory~261_q\)) # (!\instmem|Mux3~1_combout\ & 
-- ((\regfile|rs_mem|s_memory~133_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rs_mem|s_memory~261_q\,
	datac => \regfile|rs_mem|s_memory~133_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1069_combout\);

-- Location: LCCOMB_X68_Y28_N12
\regfile|rs_mem|s_memory~1070\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1070_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~1069_combout\ & ((\regfile|rs_mem|s_memory~517_q\))) # (!\regfile|rs_mem|s_memory~1069_combout\ & (\regfile|rs_mem|s_memory~389_q\)))) # 
-- (!\instmem|Mux7~2_combout\ & (((\regfile|rs_mem|s_memory~1069_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~389_q\,
	datab => \instmem|Mux7~2_combout\,
	datac => \regfile|rs_mem|s_memory~517_q\,
	datad => \regfile|rs_mem|s_memory~1069_combout\,
	combout => \regfile|rs_mem|s_memory~1070_combout\);

-- Location: LCCOMB_X69_Y27_N20
\regfile|rs_mem|s_memory~197feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~197feeder_combout\ = \mux3|muxout[31]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout[31]~29_combout\,
	combout => \regfile|rs_mem|s_memory~197feeder_combout\);

-- Location: FF_X69_Y27_N21
\regfile|rs_mem|s_memory~197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~197feeder_combout\,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~197_q\);

-- Location: FF_X69_Y27_N11
\regfile|rs_mem|s_memory~453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[31]~29_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~453_q\);

-- Location: LCCOMB_X70_Y27_N24
\regfile|rs_mem|s_memory~325feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~325feeder_combout\ = \mux3|muxout[31]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout[31]~29_combout\,
	combout => \regfile|rs_mem|s_memory~325feeder_combout\);

-- Location: FF_X70_Y27_N25
\regfile|rs_mem|s_memory~325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~325feeder_combout\,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~325_q\);

-- Location: FF_X70_Y27_N7
\regfile|rs_mem|s_memory~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[31]~29_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~69_q\);

-- Location: LCCOMB_X70_Y27_N6
\regfile|rs_mem|s_memory~1071\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1071_combout\ = (\instmem|Mux3~1_combout\ & (((\instmem|Mux7~2_combout\)))) # (!\instmem|Mux3~1_combout\ & ((\instmem|Mux7~2_combout\ & (\regfile|rs_mem|s_memory~325_q\)) # (!\instmem|Mux7~2_combout\ & 
-- ((\regfile|rs_mem|s_memory~69_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~325_q\,
	datac => \regfile|rs_mem|s_memory~69_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|s_memory~1071_combout\);

-- Location: LCCOMB_X69_Y27_N10
\regfile|rs_mem|s_memory~1072\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1072_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~1071_combout\ & ((\regfile|rs_mem|s_memory~453_q\))) # (!\regfile|rs_mem|s_memory~1071_combout\ & (\regfile|rs_mem|s_memory~197_q\)))) # 
-- (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~1071_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~197_q\,
	datac => \regfile|rs_mem|s_memory~453_q\,
	datad => \regfile|rs_mem|s_memory~1071_combout\,
	combout => \regfile|rs_mem|s_memory~1072_combout\);

-- Location: LCCOMB_X63_Y29_N14
\regfile|rs_mem|s_memory~1073\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1073_combout\ = (\instmem|Mux4~0_combout\ & (!\instmem|Mux1~0_combout\ & ((\regfile|rs_mem|s_memory~1072_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\instmem|Mux1~0_combout\) # ((\regfile|rs_mem|s_memory~1070_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~0_combout\,
	datab => \instmem|Mux1~0_combout\,
	datac => \regfile|rs_mem|s_memory~1070_combout\,
	datad => \regfile|rs_mem|s_memory~1072_combout\,
	combout => \regfile|rs_mem|s_memory~1073_combout\);

-- Location: LCCOMB_X63_Y29_N24
\regfile|rs_mem|s_memory~1076\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1076_combout\ = (\regfile|rs_mem|s_memory~1073_combout\ & (((\regfile|rs_mem|s_memory~1075_combout\) # (!\instmem|Mux1~0_combout\)))) # (!\regfile|rs_mem|s_memory~1073_combout\ & (\regfile|rs_mem|s_memory~1068_combout\ & 
-- ((\instmem|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1068_combout\,
	datab => \regfile|rs_mem|s_memory~1075_combout\,
	datac => \regfile|rs_mem|s_memory~1073_combout\,
	datad => \instmem|Mux1~0_combout\,
	combout => \regfile|rs_mem|s_memory~1076_combout\);

-- Location: LCCOMB_X63_Y29_N10
\regfile|rs_mem|readData[31]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[31]~7_combout\ = (!\regfile|rs_mem|Equal0~0_combout\ & \regfile|rs_mem|s_memory~1076_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile|rs_mem|Equal0~0_combout\,
	datad => \regfile|rs_mem|s_memory~1076_combout\,
	combout => \regfile|rs_mem|readData[31]~7_combout\);

-- Location: LCCOMB_X63_Y34_N0
\alu|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|LessThan0~1_cout\ = CARRY((\mux2|muxout[0]~3_combout\ & !\regfile|rs_mem|readData[0]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[0]~3_combout\,
	datab => \regfile|rs_mem|readData[0]~6_combout\,
	datad => VCC,
	cout => \alu|LessThan0~1_cout\);

-- Location: LCCOMB_X63_Y34_N2
\alu|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|LessThan0~3_cout\ = CARRY((\regfile|rs_mem|readData[1]~49_combout\ & ((!\alu|LessThan0~1_cout\) # (!\mux2|muxout[1]~42_combout\))) # (!\regfile|rs_mem|readData[1]~49_combout\ & (!\mux2|muxout[1]~42_combout\ & !\alu|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|readData[1]~49_combout\,
	datab => \mux2|muxout[1]~42_combout\,
	datad => VCC,
	cin => \alu|LessThan0~1_cout\,
	cout => \alu|LessThan0~3_cout\);

-- Location: LCCOMB_X63_Y34_N4
\alu|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|LessThan0~5_cout\ = CARRY((\mux2|muxout[2]~40_combout\ & ((!\alu|LessThan0~3_cout\) # (!\regfile|rs_mem|readData[2]~48_combout\))) # (!\mux2|muxout[2]~40_combout\ & (!\regfile|rs_mem|readData[2]~48_combout\ & !\alu|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[2]~40_combout\,
	datab => \regfile|rs_mem|readData[2]~48_combout\,
	datad => VCC,
	cin => \alu|LessThan0~3_cout\,
	cout => \alu|LessThan0~5_cout\);

-- Location: LCCOMB_X63_Y34_N6
\alu|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|LessThan0~7_cout\ = CARRY((\regfile|rs_mem|readData[3]~41_combout\ & ((!\alu|LessThan0~5_cout\) # (!\mux2|muxout[3]~38_combout\))) # (!\regfile|rs_mem|readData[3]~41_combout\ & (!\mux2|muxout[3]~38_combout\ & !\alu|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|readData[3]~41_combout\,
	datab => \mux2|muxout[3]~38_combout\,
	datad => VCC,
	cin => \alu|LessThan0~5_cout\,
	cout => \alu|LessThan0~7_cout\);

-- Location: LCCOMB_X63_Y34_N8
\alu|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|LessThan0~9_cout\ = CARRY((\mux2|muxout[4]~36_combout\ & ((!\alu|LessThan0~7_cout\) # (!\regfile|rs_mem|readData[4]~34_combout\))) # (!\mux2|muxout[4]~36_combout\ & (!\regfile|rs_mem|readData[4]~34_combout\ & !\alu|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[4]~36_combout\,
	datab => \regfile|rs_mem|readData[4]~34_combout\,
	datad => VCC,
	cin => \alu|LessThan0~7_cout\,
	cout => \alu|LessThan0~9_cout\);

-- Location: LCCOMB_X63_Y34_N10
\alu|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|LessThan0~11_cout\ = CARRY((\regfile|rs_mem|readData[5]~33_combout\ & ((!\alu|LessThan0~9_cout\) # (!\mux2|muxout[5]~35_combout\))) # (!\regfile|rs_mem|readData[5]~33_combout\ & (!\mux2|muxout[5]~35_combout\ & !\alu|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|readData[5]~33_combout\,
	datab => \mux2|muxout[5]~35_combout\,
	datad => VCC,
	cin => \alu|LessThan0~9_cout\,
	cout => \alu|LessThan0~11_cout\);

-- Location: LCCOMB_X63_Y34_N12
\alu|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|LessThan0~13_cout\ = CARRY((\mux2|muxout[6]~34_combout\ & ((!\alu|LessThan0~11_cout\) # (!\regfile|rs_mem|readData[6]~32_combout\))) # (!\mux2|muxout[6]~34_combout\ & (!\regfile|rs_mem|readData[6]~32_combout\ & !\alu|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[6]~34_combout\,
	datab => \regfile|rs_mem|readData[6]~32_combout\,
	datad => VCC,
	cin => \alu|LessThan0~11_cout\,
	cout => \alu|LessThan0~13_cout\);

-- Location: LCCOMB_X63_Y34_N14
\alu|LessThan0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|LessThan0~15_cout\ = CARRY((\regfile|rs_mem|readData[7]~31_combout\ & ((!\alu|LessThan0~13_cout\) # (!\mux2|muxout[7]~33_combout\))) # (!\regfile|rs_mem|readData[7]~31_combout\ & (!\mux2|muxout[7]~33_combout\ & !\alu|LessThan0~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|readData[7]~31_combout\,
	datab => \mux2|muxout[7]~33_combout\,
	datad => VCC,
	cin => \alu|LessThan0~13_cout\,
	cout => \alu|LessThan0~15_cout\);

-- Location: LCCOMB_X63_Y34_N16
\alu|LessThan0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|LessThan0~17_cout\ = CARRY((\mux2|muxout[8]~32_combout\ & ((!\alu|LessThan0~15_cout\) # (!\regfile|rs_mem|readData[8]~30_combout\))) # (!\mux2|muxout[8]~32_combout\ & (!\regfile|rs_mem|readData[8]~30_combout\ & !\alu|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[8]~32_combout\,
	datab => \regfile|rs_mem|readData[8]~30_combout\,
	datad => VCC,
	cin => \alu|LessThan0~15_cout\,
	cout => \alu|LessThan0~17_cout\);

-- Location: LCCOMB_X63_Y34_N18
\alu|LessThan0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|LessThan0~19_cout\ = CARRY((\regfile|rs_mem|readData[9]~29_combout\ & ((!\alu|LessThan0~17_cout\) # (!\mux2|muxout[9]~31_combout\))) # (!\regfile|rs_mem|readData[9]~29_combout\ & (!\mux2|muxout[9]~31_combout\ & !\alu|LessThan0~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|readData[9]~29_combout\,
	datab => \mux2|muxout[9]~31_combout\,
	datad => VCC,
	cin => \alu|LessThan0~17_cout\,
	cout => \alu|LessThan0~19_cout\);

-- Location: LCCOMB_X63_Y34_N20
\alu|LessThan0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|LessThan0~21_cout\ = CARRY((\mux2|muxout[10]~30_combout\ & ((!\alu|LessThan0~19_cout\) # (!\regfile|rs_mem|readData[10]~28_combout\))) # (!\mux2|muxout[10]~30_combout\ & (!\regfile|rs_mem|readData[10]~28_combout\ & !\alu|LessThan0~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[10]~30_combout\,
	datab => \regfile|rs_mem|readData[10]~28_combout\,
	datad => VCC,
	cin => \alu|LessThan0~19_cout\,
	cout => \alu|LessThan0~21_cout\);

-- Location: LCCOMB_X63_Y34_N22
\alu|LessThan0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|LessThan0~23_cout\ = CARRY((\mux2|muxout[11]~29_combout\ & (\regfile|rs_mem|readData[11]~27_combout\ & !\alu|LessThan0~21_cout\)) # (!\mux2|muxout[11]~29_combout\ & ((\regfile|rs_mem|readData[11]~27_combout\) # (!\alu|LessThan0~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[11]~29_combout\,
	datab => \regfile|rs_mem|readData[11]~27_combout\,
	datad => VCC,
	cin => \alu|LessThan0~21_cout\,
	cout => \alu|LessThan0~23_cout\);

-- Location: LCCOMB_X63_Y34_N24
\alu|LessThan0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|LessThan0~25_cout\ = CARRY((\regfile|rs_mem|readData[12]~26_combout\ & (\mux2|muxout[12]~27_combout\ & !\alu|LessThan0~23_cout\)) # (!\regfile|rs_mem|readData[12]~26_combout\ & ((\mux2|muxout[12]~27_combout\) # (!\alu|LessThan0~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|readData[12]~26_combout\,
	datab => \mux2|muxout[12]~27_combout\,
	datad => VCC,
	cin => \alu|LessThan0~23_cout\,
	cout => \alu|LessThan0~25_cout\);

-- Location: LCCOMB_X63_Y34_N26
\alu|LessThan0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|LessThan0~27_cout\ = CARRY((\regfile|rs_mem|readData[13]~25_combout\ & ((!\alu|LessThan0~25_cout\) # (!\mux2|muxout[13]~24_combout\))) # (!\regfile|rs_mem|readData[13]~25_combout\ & (!\mux2|muxout[13]~24_combout\ & !\alu|LessThan0~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|readData[13]~25_combout\,
	datab => \mux2|muxout[13]~24_combout\,
	datad => VCC,
	cin => \alu|LessThan0~25_cout\,
	cout => \alu|LessThan0~27_cout\);

-- Location: LCCOMB_X63_Y34_N28
\alu|LessThan0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|LessThan0~29_cout\ = CARRY((\regfile|rs_mem|readData[14]~24_combout\ & (\mux2|muxout[14]~23_combout\ & !\alu|LessThan0~27_cout\)) # (!\regfile|rs_mem|readData[14]~24_combout\ & ((\mux2|muxout[14]~23_combout\) # (!\alu|LessThan0~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|readData[14]~24_combout\,
	datab => \mux2|muxout[14]~23_combout\,
	datad => VCC,
	cin => \alu|LessThan0~27_cout\,
	cout => \alu|LessThan0~29_cout\);

-- Location: LCCOMB_X63_Y34_N30
\alu|LessThan0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|LessThan0~31_cout\ = CARRY((\regfile|rs_mem|readData[15]~23_combout\ & ((!\alu|LessThan0~29_cout\) # (!\mux2|muxout[15]~22_combout\))) # (!\regfile|rs_mem|readData[15]~23_combout\ & (!\mux2|muxout[15]~22_combout\ & !\alu|LessThan0~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|readData[15]~23_combout\,
	datab => \mux2|muxout[15]~22_combout\,
	datad => VCC,
	cin => \alu|LessThan0~29_cout\,
	cout => \alu|LessThan0~31_cout\);

-- Location: LCCOMB_X63_Y33_N0
\alu|LessThan0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|LessThan0~33_cout\ = CARRY((\mux2|muxout[16]~21_combout\ & ((!\alu|LessThan0~31_cout\) # (!\regfile|rs_mem|readData[16]~22_combout\))) # (!\mux2|muxout[16]~21_combout\ & (!\regfile|rs_mem|readData[16]~22_combout\ & !\alu|LessThan0~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[16]~21_combout\,
	datab => \regfile|rs_mem|readData[16]~22_combout\,
	datad => VCC,
	cin => \alu|LessThan0~31_cout\,
	cout => \alu|LessThan0~33_cout\);

-- Location: LCCOMB_X63_Y33_N2
\alu|LessThan0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|LessThan0~35_cout\ = CARRY((\mux2|muxout[17]~20_combout\ & (\regfile|rs_mem|readData[17]~21_combout\ & !\alu|LessThan0~33_cout\)) # (!\mux2|muxout[17]~20_combout\ & ((\regfile|rs_mem|readData[17]~21_combout\) # (!\alu|LessThan0~33_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[17]~20_combout\,
	datab => \regfile|rs_mem|readData[17]~21_combout\,
	datad => VCC,
	cin => \alu|LessThan0~33_cout\,
	cout => \alu|LessThan0~35_cout\);

-- Location: LCCOMB_X63_Y33_N4
\alu|LessThan0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|LessThan0~37_cout\ = CARRY((\regfile|rs_mem|readData[18]~20_combout\ & (\mux2|muxout[18]~19_combout\ & !\alu|LessThan0~35_cout\)) # (!\regfile|rs_mem|readData[18]~20_combout\ & ((\mux2|muxout[18]~19_combout\) # (!\alu|LessThan0~35_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|readData[18]~20_combout\,
	datab => \mux2|muxout[18]~19_combout\,
	datad => VCC,
	cin => \alu|LessThan0~35_cout\,
	cout => \alu|LessThan0~37_cout\);

-- Location: LCCOMB_X63_Y33_N6
\alu|LessThan0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|LessThan0~39_cout\ = CARRY((\mux2|muxout[19]~18_combout\ & (\regfile|rs_mem|readData[19]~19_combout\ & !\alu|LessThan0~37_cout\)) # (!\mux2|muxout[19]~18_combout\ & ((\regfile|rs_mem|readData[19]~19_combout\) # (!\alu|LessThan0~37_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[19]~18_combout\,
	datab => \regfile|rs_mem|readData[19]~19_combout\,
	datad => VCC,
	cin => \alu|LessThan0~37_cout\,
	cout => \alu|LessThan0~39_cout\);

-- Location: LCCOMB_X63_Y33_N8
\alu|LessThan0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|LessThan0~41_cout\ = CARRY((\mux2|muxout[20]~17_combout\ & ((!\alu|LessThan0~39_cout\) # (!\regfile|rs_mem|readData[20]~18_combout\))) # (!\mux2|muxout[20]~17_combout\ & (!\regfile|rs_mem|readData[20]~18_combout\ & !\alu|LessThan0~39_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[20]~17_combout\,
	datab => \regfile|rs_mem|readData[20]~18_combout\,
	datad => VCC,
	cin => \alu|LessThan0~39_cout\,
	cout => \alu|LessThan0~41_cout\);

-- Location: LCCOMB_X63_Y33_N10
\alu|LessThan0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|LessThan0~43_cout\ = CARRY((\mux2|muxout[21]~16_combout\ & (\regfile|rs_mem|readData[21]~17_combout\ & !\alu|LessThan0~41_cout\)) # (!\mux2|muxout[21]~16_combout\ & ((\regfile|rs_mem|readData[21]~17_combout\) # (!\alu|LessThan0~41_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[21]~16_combout\,
	datab => \regfile|rs_mem|readData[21]~17_combout\,
	datad => VCC,
	cin => \alu|LessThan0~41_cout\,
	cout => \alu|LessThan0~43_cout\);

-- Location: LCCOMB_X63_Y33_N12
\alu|LessThan0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|LessThan0~45_cout\ = CARRY((\regfile|rs_mem|readData[22]~16_combout\ & (\mux2|muxout[22]~15_combout\ & !\alu|LessThan0~43_cout\)) # (!\regfile|rs_mem|readData[22]~16_combout\ & ((\mux2|muxout[22]~15_combout\) # (!\alu|LessThan0~43_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|readData[22]~16_combout\,
	datab => \mux2|muxout[22]~15_combout\,
	datad => VCC,
	cin => \alu|LessThan0~43_cout\,
	cout => \alu|LessThan0~45_cout\);

-- Location: LCCOMB_X63_Y33_N14
\alu|LessThan0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|LessThan0~47_cout\ = CARRY((\mux2|muxout[23]~14_combout\ & (\regfile|rs_mem|readData[23]~15_combout\ & !\alu|LessThan0~45_cout\)) # (!\mux2|muxout[23]~14_combout\ & ((\regfile|rs_mem|readData[23]~15_combout\) # (!\alu|LessThan0~45_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[23]~14_combout\,
	datab => \regfile|rs_mem|readData[23]~15_combout\,
	datad => VCC,
	cin => \alu|LessThan0~45_cout\,
	cout => \alu|LessThan0~47_cout\);

-- Location: LCCOMB_X63_Y33_N16
\alu|LessThan0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|LessThan0~49_cout\ = CARRY((\mux2|muxout[24]~13_combout\ & ((!\alu|LessThan0~47_cout\) # (!\regfile|rs_mem|readData[24]~14_combout\))) # (!\mux2|muxout[24]~13_combout\ & (!\regfile|rs_mem|readData[24]~14_combout\ & !\alu|LessThan0~47_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[24]~13_combout\,
	datab => \regfile|rs_mem|readData[24]~14_combout\,
	datad => VCC,
	cin => \alu|LessThan0~47_cout\,
	cout => \alu|LessThan0~49_cout\);

-- Location: LCCOMB_X63_Y33_N18
\alu|LessThan0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|LessThan0~51_cout\ = CARRY((\regfile|rs_mem|readData[25]~13_combout\ & ((!\alu|LessThan0~49_cout\) # (!\mux2|muxout[25]~12_combout\))) # (!\regfile|rs_mem|readData[25]~13_combout\ & (!\mux2|muxout[25]~12_combout\ & !\alu|LessThan0~49_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|readData[25]~13_combout\,
	datab => \mux2|muxout[25]~12_combout\,
	datad => VCC,
	cin => \alu|LessThan0~49_cout\,
	cout => \alu|LessThan0~51_cout\);

-- Location: LCCOMB_X63_Y33_N20
\alu|LessThan0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|LessThan0~53_cout\ = CARRY((\regfile|rs_mem|readData[26]~12_combout\ & (\mux2|muxout[26]~11_combout\ & !\alu|LessThan0~51_cout\)) # (!\regfile|rs_mem|readData[26]~12_combout\ & ((\mux2|muxout[26]~11_combout\) # (!\alu|LessThan0~51_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|readData[26]~12_combout\,
	datab => \mux2|muxout[26]~11_combout\,
	datad => VCC,
	cin => \alu|LessThan0~51_cout\,
	cout => \alu|LessThan0~53_cout\);

-- Location: LCCOMB_X63_Y33_N22
\alu|LessThan0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|LessThan0~55_cout\ = CARRY((\mux2|muxout[27]~10_combout\ & (\regfile|rs_mem|readData[27]~11_combout\ & !\alu|LessThan0~53_cout\)) # (!\mux2|muxout[27]~10_combout\ & ((\regfile|rs_mem|readData[27]~11_combout\) # (!\alu|LessThan0~53_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[27]~10_combout\,
	datab => \regfile|rs_mem|readData[27]~11_combout\,
	datad => VCC,
	cin => \alu|LessThan0~53_cout\,
	cout => \alu|LessThan0~55_cout\);

-- Location: LCCOMB_X63_Y33_N24
\alu|LessThan0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|LessThan0~57_cout\ = CARRY((\mux2|muxout[28]~9_combout\ & ((!\alu|LessThan0~55_cout\) # (!\regfile|rs_mem|readData[28]~10_combout\))) # (!\mux2|muxout[28]~9_combout\ & (!\regfile|rs_mem|readData[28]~10_combout\ & !\alu|LessThan0~55_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[28]~9_combout\,
	datab => \regfile|rs_mem|readData[28]~10_combout\,
	datad => VCC,
	cin => \alu|LessThan0~55_cout\,
	cout => \alu|LessThan0~57_cout\);

-- Location: LCCOMB_X63_Y33_N26
\alu|LessThan0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|LessThan0~59_cout\ = CARRY((\regfile|rs_mem|readData[29]~9_combout\ & ((!\alu|LessThan0~57_cout\) # (!\mux2|muxout[29]~8_combout\))) # (!\regfile|rs_mem|readData[29]~9_combout\ & (!\mux2|muxout[29]~8_combout\ & !\alu|LessThan0~57_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|readData[29]~9_combout\,
	datab => \mux2|muxout[29]~8_combout\,
	datad => VCC,
	cin => \alu|LessThan0~57_cout\,
	cout => \alu|LessThan0~59_cout\);

-- Location: LCCOMB_X63_Y33_N28
\alu|LessThan0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|LessThan0~61_cout\ = CARRY((\regfile|rs_mem|readData[30]~8_combout\ & (\mux2|muxout[30]~7_combout\ & !\alu|LessThan0~59_cout\)) # (!\regfile|rs_mem|readData[30]~8_combout\ & ((\mux2|muxout[30]~7_combout\) # (!\alu|LessThan0~59_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|readData[30]~8_combout\,
	datab => \mux2|muxout[30]~7_combout\,
	datad => VCC,
	cin => \alu|LessThan0~59_cout\,
	cout => \alu|LessThan0~61_cout\);

-- Location: LCCOMB_X63_Y33_N30
\alu|LessThan0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|LessThan0~62_combout\ = (\regfile|rs_mem|readData[31]~7_combout\ & ((\alu|LessThan0~61_cout\) # (!\mux2|muxout[31]~6_combout\))) # (!\regfile|rs_mem|readData[31]~7_combout\ & (\alu|LessThan0~61_cout\ & !\mux2|muxout[31]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \regfile|rs_mem|readData[31]~7_combout\,
	datad => \mux2|muxout[31]~6_combout\,
	cin => \alu|LessThan0~61_cout\,
	combout => \alu|LessThan0~62_combout\);

-- Location: LCCOMB_X69_Y31_N0
\alu|Add0|auto_generated|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|_~4_combout\ = \alu|Equal0~12_combout\ $ (((\mux2|muxout[0]~1_combout\) # ((\mux2|muxout[1]~0_combout\ & \regfile|rt_mem|s_memory~1071_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[1]~0_combout\,
	datab => \mux2|muxout[0]~1_combout\,
	datac => \alu|Equal0~12_combout\,
	datad => \regfile|rt_mem|s_memory~1071_combout\,
	combout => \alu|Add0|auto_generated|_~4_combout\);

-- Location: LCCOMB_X69_Y31_N16
\alu|Add0|auto_generated|result_int[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|result_int[0]~1_cout\ = CARRY(\alu|Equal0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|Equal0~12_combout\,
	datad => VCC,
	cout => \alu|Add0|auto_generated|result_int[0]~1_cout\);

-- Location: LCCOMB_X69_Y31_N18
\alu|Add0|auto_generated|result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0|auto_generated|result_int[1]~2_combout\ = (\regfile|rs_mem|readData[0]~6_combout\ & ((\alu|Add0|auto_generated|_~4_combout\ & (\alu|Add0|auto_generated|result_int[0]~1_cout\ & VCC)) # (!\alu|Add0|auto_generated|_~4_combout\ & 
-- (!\alu|Add0|auto_generated|result_int[0]~1_cout\)))) # (!\regfile|rs_mem|readData[0]~6_combout\ & ((\alu|Add0|auto_generated|_~4_combout\ & (!\alu|Add0|auto_generated|result_int[0]~1_cout\)) # (!\alu|Add0|auto_generated|_~4_combout\ & 
-- ((\alu|Add0|auto_generated|result_int[0]~1_cout\) # (GND)))))
-- \alu|Add0|auto_generated|result_int[1]~3\ = CARRY((\regfile|rs_mem|readData[0]~6_combout\ & (!\alu|Add0|auto_generated|_~4_combout\ & !\alu|Add0|auto_generated|result_int[0]~1_cout\)) # (!\regfile|rs_mem|readData[0]~6_combout\ & 
-- ((!\alu|Add0|auto_generated|result_int[0]~1_cout\) # (!\alu|Add0|auto_generated|_~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|readData[0]~6_combout\,
	datab => \alu|Add0|auto_generated|_~4_combout\,
	datad => VCC,
	cin => \alu|Add0|auto_generated|result_int[0]~1_cout\,
	combout => \alu|Add0|auto_generated|result_int[1]~2_combout\,
	cout => \alu|Add0|auto_generated|result_int[1]~3\);

-- Location: LCCOMB_X62_Y33_N6
\alu|Mux31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux31~1_combout\ = (\alu|Mux31~0_combout\ & (((\alu|LessThan0~62_combout\)) # (!\alucontrol|Mux4~1_combout\))) # (!\alu|Mux31~0_combout\ & (\alucontrol|Mux4~1_combout\ & ((\alu|Add0|auto_generated|result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux31~0_combout\,
	datab => \alucontrol|Mux4~1_combout\,
	datac => \alu|LessThan0~62_combout\,
	datad => \alu|Add0|auto_generated|result_int[1]~2_combout\,
	combout => \alu|Mux31~1_combout\);

-- Location: LCCOMB_X65_Y33_N18
\regfile|rs_mem|s_memory~422feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~422feeder_combout\ = \alu|Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux31~1_combout\,
	combout => \regfile|rs_mem|s_memory~422feeder_combout\);

-- Location: FF_X65_Y33_N19
\regfile|rs_mem|s_memory~422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~422feeder_combout\,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~422_q\);

-- Location: FF_X66_Y32_N7
\regfile|rs_mem|s_memory~294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~294_q\);

-- Location: LCCOMB_X66_Y32_N6
\regfile|rs_mem|s_memory~1063\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1063_combout\ = (\instmem|Mux4~0_combout\ & ((\instmem|Mux3~1_combout\ & (\regfile|rs_mem|s_memory~422_q\)) # (!\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~294_q\))))) # (!\instmem|Mux4~0_combout\ & 
-- (((\instmem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~422_q\,
	datab => \instmem|Mux4~0_combout\,
	datac => \regfile|rs_mem|s_memory~294_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1063_combout\);

-- Location: FF_X69_Y33_N31
\regfile|rs_mem|s_memory~486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~486_q\);

-- Location: LCCOMB_X66_Y31_N4
\regfile|rs_mem|s_memory~166feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~166feeder_combout\ = \alu|Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux31~1_combout\,
	combout => \regfile|rs_mem|s_memory~166feeder_combout\);

-- Location: FF_X66_Y31_N5
\regfile|rs_mem|s_memory~166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~166feeder_combout\,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~166_q\);

-- Location: FF_X65_Y33_N9
\regfile|rs_mem|s_memory~358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~358_q\);

-- Location: LCCOMB_X65_Y33_N8
\regfile|rs_mem|readData[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[0]~1_combout\ = (\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|s_memory~358_q\))) # (!\instmem|Mux7~2_combout\ & (\regfile|rs_mem|s_memory~166_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile|rs_mem|s_memory~166_q\,
	datac => \regfile|rs_mem|s_memory~358_q\,
	datad => \instmem|Mux7~2_combout\,
	combout => \regfile|rs_mem|readData[0]~1_combout\);

-- Location: LCCOMB_X69_Y33_N30
\regfile|rs_mem|readData[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[0]~2_combout\ = (\regfile|rs_mem|s_memory~1063_combout\ & ((\instmem|Mux4~0_combout\) # ((\regfile|rs_mem|s_memory~486_q\)))) # (!\regfile|rs_mem|s_memory~1063_combout\ & (!\instmem|Mux4~0_combout\ & 
-- ((\regfile|rs_mem|readData[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~1063_combout\,
	datab => \instmem|Mux4~0_combout\,
	datac => \regfile|rs_mem|s_memory~486_q\,
	datad => \regfile|rs_mem|readData[0]~1_combout\,
	combout => \regfile|rs_mem|readData[0]~2_combout\);

-- Location: LCCOMB_X68_Y29_N14
\regfile|rs_mem|s_memory~390feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~390feeder_combout\ = \alu|Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux31~1_combout\,
	combout => \regfile|rs_mem|s_memory~390feeder_combout\);

-- Location: FF_X68_Y29_N15
\regfile|rs_mem|s_memory~390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~390feeder_combout\,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~390_q\);

-- Location: FF_X68_Y29_N5
\regfile|rs_mem|s_memory~518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~518_q\);

-- Location: LCCOMB_X62_Y33_N26
\regfile|rs_mem|s_memory~454feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~454feeder_combout\ = \alu|Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux31~1_combout\,
	combout => \regfile|rs_mem|s_memory~454feeder_combout\);

-- Location: FF_X62_Y33_N27
\regfile|rs_mem|s_memory~454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~454feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~454_q\);

-- Location: FF_X68_Y33_N23
\regfile|rs_mem|s_memory~326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~326_q\);

-- Location: LCCOMB_X68_Y33_N22
\regfile|rs_mem|s_memory~1062\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1062_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~454_q\) # ((!\instmem|Mux4~0_combout\)))) # (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~326_q\ & \instmem|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~454_q\,
	datab => \instmem|Mux3~1_combout\,
	datac => \regfile|rs_mem|s_memory~326_q\,
	datad => \instmem|Mux4~0_combout\,
	combout => \regfile|rs_mem|s_memory~1062_combout\);

-- Location: LCCOMB_X68_Y29_N4
\regfile|rs_mem|readData[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[0]~0_combout\ = (\instmem|Mux4~0_combout\ & (((\regfile|rs_mem|s_memory~1062_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~1062_combout\ & ((\regfile|rs_mem|s_memory~518_q\))) # 
-- (!\regfile|rs_mem|s_memory~1062_combout\ & (\regfile|rs_mem|s_memory~390_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~0_combout\,
	datab => \regfile|rs_mem|s_memory~390_q\,
	datac => \regfile|rs_mem|s_memory~518_q\,
	datad => \regfile|rs_mem|s_memory~1062_combout\,
	combout => \regfile|rs_mem|readData[0]~0_combout\);

-- Location: LCCOMB_X69_Y32_N26
\regfile|rs_mem|readData[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[0]~3_combout\ = (\instmem|Mux1~0_combout\ & ((\regfile|rs_mem|readData[0]~0_combout\))) # (!\instmem|Mux1~0_combout\ & (\regfile|rs_mem|readData[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instmem|Mux1~0_combout\,
	datac => \regfile|rs_mem|readData[0]~2_combout\,
	datad => \regfile|rs_mem|readData[0]~0_combout\,
	combout => \regfile|rs_mem|readData[0]~3_combout\);

-- Location: LCCOMB_X69_Y33_N0
\regfile|rs_mem|s_memory~262feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~262feeder_combout\ = \alu|Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux31~1_combout\,
	combout => \regfile|rs_mem|s_memory~262feeder_combout\);

-- Location: FF_X69_Y33_N1
\regfile|rs_mem|s_memory~262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~262feeder_combout\,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~262_q\);

-- Location: FF_X69_Y34_N21
\regfile|rs_mem|s_memory~198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~198_q\);

-- Location: LCCOMB_X65_Y32_N28
\regfile|rs_mem|s_memory~134feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~134feeder_combout\ = \alu|Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux31~1_combout\,
	combout => \regfile|rs_mem|s_memory~134feeder_combout\);

-- Location: FF_X65_Y32_N29
\regfile|rs_mem|s_memory~134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~134feeder_combout\,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~134_q\);

-- Location: FF_X65_Y32_N3
\regfile|rs_mem|s_memory~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~70_q\);

-- Location: LCCOMB_X65_Y32_N2
\regfile|rs_mem|s_memory~1064\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1064_combout\ = (\instmem|Mux4~0_combout\ & (((\regfile|rs_mem|s_memory~70_q\ & !\instmem|Mux3~1_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~134_q\) # ((\instmem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~0_combout\,
	datab => \regfile|rs_mem|s_memory~134_q\,
	datac => \regfile|rs_mem|s_memory~70_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1064_combout\);

-- Location: LCCOMB_X69_Y34_N20
\regfile|rs_mem|s_memory~1065\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1065_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~1064_combout\ & (\regfile|rs_mem|s_memory~262_q\)) # (!\regfile|rs_mem|s_memory~1064_combout\ & ((\regfile|rs_mem|s_memory~198_q\))))) # 
-- (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~1064_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux3~1_combout\,
	datab => \regfile|rs_mem|s_memory~262_q\,
	datac => \regfile|rs_mem|s_memory~198_q\,
	datad => \regfile|rs_mem|s_memory~1064_combout\,
	combout => \regfile|rs_mem|s_memory~1065_combout\);

-- Location: LCCOMB_X62_Y33_N12
\regfile|rs_mem|s_memory~230feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~230feeder_combout\ = \alu|Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux31~1_combout\,
	combout => \regfile|rs_mem|s_memory~230feeder_combout\);

-- Location: FF_X62_Y33_N13
\regfile|rs_mem|s_memory~230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~230feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~230_q\);

-- Location: LCCOMB_X61_Y30_N8
\regfile|rs_mem|s_memory~102feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~102feeder_combout\ = \alu|Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux31~1_combout\,
	combout => \regfile|rs_mem|s_memory~102feeder_combout\);

-- Location: FF_X61_Y30_N9
\regfile|rs_mem|s_memory~102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|rs_mem|s_memory~102feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~102_q\);

-- Location: FF_X69_Y32_N9
\regfile|rs_mem|s_memory~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rs_mem|s_memory~38_q\);

-- Location: LCCOMB_X69_Y32_N8
\regfile|rs_mem|s_memory~1066\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|s_memory~1066_combout\ = (\instmem|Mux4~0_combout\ & (((\regfile|rs_mem|s_memory~38_q\ & !\instmem|Mux3~1_combout\)))) # (!\instmem|Mux4~0_combout\ & ((\regfile|rs_mem|s_memory~102_q\) # ((\instmem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~102_q\,
	datab => \instmem|Mux4~0_combout\,
	datac => \regfile|rs_mem|s_memory~38_q\,
	datad => \instmem|Mux3~1_combout\,
	combout => \regfile|rs_mem|s_memory~1066_combout\);

-- Location: LCCOMB_X69_Y32_N6
\regfile|rs_mem|readData[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[0]~4_combout\ = (\instmem|Mux3~1_combout\ & ((\regfile|rs_mem|s_memory~1066_combout\ & (\regfile|rs_mem|s_memory~230_q\)) # (!\regfile|rs_mem|s_memory~1066_combout\ & ((\regfile|rs_mem|readData[0]~1_combout\))))) # 
-- (!\instmem|Mux3~1_combout\ & (((\regfile|rs_mem|s_memory~1066_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rs_mem|s_memory~230_q\,
	datab => \instmem|Mux3~1_combout\,
	datac => \regfile|rs_mem|s_memory~1066_combout\,
	datad => \regfile|rs_mem|readData[0]~1_combout\,
	combout => \regfile|rs_mem|readData[0]~4_combout\);

-- Location: LCCOMB_X69_Y32_N12
\regfile|rs_mem|readData[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[0]~5_combout\ = (\instmem|Mux1~0_combout\ & (\regfile|rs_mem|s_memory~1065_combout\)) # (!\instmem|Mux1~0_combout\ & ((\regfile|rs_mem|readData[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instmem|Mux1~0_combout\,
	datac => \regfile|rs_mem|s_memory~1065_combout\,
	datad => \regfile|rs_mem|readData[0]~4_combout\,
	combout => \regfile|rs_mem|readData[0]~5_combout\);

-- Location: LCCOMB_X69_Y32_N30
\regfile|rs_mem|readData[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|rs_mem|readData[0]~6_combout\ = (!\regfile|rs_mem|Equal0~0_combout\ & ((\instmem|Mux7~2_combout\ & (\regfile|rs_mem|readData[0]~3_combout\)) # (!\instmem|Mux7~2_combout\ & ((\regfile|rs_mem|readData[0]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~2_combout\,
	datab => \regfile|rs_mem|Equal0~0_combout\,
	datac => \regfile|rs_mem|readData[0]~3_combout\,
	datad => \regfile|rs_mem|readData[0]~5_combout\,
	combout => \regfile|rs_mem|readData[0]~6_combout\);

-- Location: LCCOMB_X69_Y31_N14
\mux3|muxout[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout[1]~0_combout\ = (!\alucontrol|Mux5~5_combout\ & (!\alucontrol|Mux5~4_combout\ & ((\alu|Add0|auto_generated|result_int[2]~4_combout\) # (!\alucontrol|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|Mux5~5_combout\,
	datab => \alucontrol|Mux4~1_combout\,
	datac => \alucontrol|Mux5~4_combout\,
	datad => \alu|Add0|auto_generated|result_int[2]~4_combout\,
	combout => \mux3|muxout[1]~0_combout\);

-- Location: LCCOMB_X69_Y31_N12
\mux3|muxout[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux3|muxout\(1) = (\mux3|muxout[1]~0_combout\ & ((\alucontrol|Mux4~1_combout\) # ((\mux2|muxout[1]~42_combout\ & \regfile|rs_mem|readData[1]~49_combout\)))) # (!\mux3|muxout[1]~0_combout\ & (!\alucontrol|Mux4~1_combout\ & ((\mux2|muxout[1]~42_combout\) # 
-- (\regfile|rs_mem|readData[1]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux2|muxout[1]~42_combout\,
	datab => \mux3|muxout[1]~0_combout\,
	datac => \alucontrol|Mux4~1_combout\,
	datad => \regfile|rs_mem|readData[1]~49_combout\,
	combout => \mux3|muxout\(1));

-- Location: FF_X62_Y30_N31
\regfile|du_mem|s_memory~167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(1),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~167_q\);

-- Location: LCCOMB_X62_Y30_N28
\regfile|du_mem|s_memory~231feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~231feeder_combout\ = \mux3|muxout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(1),
	combout => \regfile|du_mem|s_memory~231feeder_combout\);

-- Location: FF_X62_Y30_N29
\regfile|du_mem|s_memory~231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~231feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~231_q\);

-- Location: LCCOMB_X62_Y30_N30
\regfile|du_mem|s_memory~1254\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1254_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\) # ((\regfile|du_mem|s_memory~231_q\)))) # (!\display|s_addrCounters[2][1]~q\ & (!\display|s_addrCounters[2][0]~q\ & 
-- (\regfile|du_mem|s_memory~167_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~167_q\,
	datad => \regfile|du_mem|s_memory~231_q\,
	combout => \regfile|du_mem|s_memory~1254_combout\);

-- Location: LCCOMB_X65_Y26_N28
\regfile|du_mem|s_memory~199feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~199feeder_combout\ = \mux3|muxout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(1),
	combout => \regfile|du_mem|s_memory~199feeder_combout\);

-- Location: FF_X65_Y26_N29
\regfile|du_mem|s_memory~199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~199feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~199_q\);

-- Location: FF_X65_Y26_N11
\regfile|du_mem|s_memory~263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(1),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~263_q\);

-- Location: LCCOMB_X65_Y26_N10
\regfile|du_mem|s_memory~1255\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1255_combout\ = (\regfile|du_mem|s_memory~1254_combout\ & (((\regfile|du_mem|s_memory~263_q\) # (!\display|s_addrCounters[2][0]~q\)))) # (!\regfile|du_mem|s_memory~1254_combout\ & (\regfile|du_mem|s_memory~199_q\ & 
-- ((\display|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1254_combout\,
	datab => \regfile|du_mem|s_memory~199_q\,
	datac => \regfile|du_mem|s_memory~263_q\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \regfile|du_mem|s_memory~1255_combout\);

-- Location: FF_X61_Y34_N27
\regfile|du_mem|s_memory~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(1),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~39_q\);

-- Location: LCCOMB_X61_Y34_N20
\regfile|du_mem|s_memory~71feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~71feeder_combout\ = \mux3|muxout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(1),
	combout => \regfile|du_mem|s_memory~71feeder_combout\);

-- Location: FF_X61_Y34_N21
\regfile|du_mem|s_memory~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~71feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~71_q\);

-- Location: LCCOMB_X61_Y34_N26
\regfile|du_mem|s_memory~1256\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1256_combout\ = (\display|s_addrCounters[2][1]~q\ & (\display|s_addrCounters[2][0]~q\)) # (!\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~71_q\))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~39_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~39_q\,
	datad => \regfile|du_mem|s_memory~71_q\,
	combout => \regfile|du_mem|s_memory~1256_combout\);

-- Location: FF_X65_Y28_N19
\regfile|du_mem|s_memory~135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(1),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~135_q\);

-- Location: LCCOMB_X65_Y28_N12
\regfile|du_mem|s_memory~103feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~103feeder_combout\ = \mux3|muxout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(1),
	combout => \regfile|du_mem|s_memory~103feeder_combout\);

-- Location: FF_X65_Y28_N13
\regfile|du_mem|s_memory~103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~103feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~103_q\);

-- Location: LCCOMB_X65_Y28_N18
\regfile|du_mem|s_memory~1257\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1257_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~1256_combout\ & (\regfile|du_mem|s_memory~135_q\)) # (!\regfile|du_mem|s_memory~1256_combout\ & ((\regfile|du_mem|s_memory~103_q\))))) # 
-- (!\display|s_addrCounters[2][1]~q\ & (\regfile|du_mem|s_memory~1256_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \regfile|du_mem|s_memory~1256_combout\,
	datac => \regfile|du_mem|s_memory~135_q\,
	datad => \regfile|du_mem|s_memory~103_q\,
	combout => \regfile|du_mem|s_memory~1257_combout\);

-- Location: LCCOMB_X73_Y26_N24
\regfile|du_mem|s_memory~1258\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1258_combout\ = (\display|s_addrCounters[2][3]~q\ & (((\display|s_addrCounters[2][2]~q\)))) # (!\display|s_addrCounters[2][3]~q\ & ((\display|s_addrCounters[2][2]~q\ & (\regfile|du_mem|s_memory~1255_combout\)) # 
-- (!\display|s_addrCounters[2][2]~q\ & ((\regfile|du_mem|s_memory~1257_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][3]~q\,
	datab => \regfile|du_mem|s_memory~1255_combout\,
	datac => \regfile|du_mem|s_memory~1257_combout\,
	datad => \display|s_addrCounters[2][2]~q\,
	combout => \regfile|du_mem|s_memory~1258_combout\);

-- Location: LCCOMB_X61_Y32_N26
\regfile|du_mem|s_memory~487feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~487feeder_combout\ = \mux3|muxout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(1),
	combout => \regfile|du_mem|s_memory~487feeder_combout\);

-- Location: FF_X61_Y32_N27
\regfile|du_mem|s_memory~487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~487feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~487_q\);

-- Location: FF_X61_Y32_N17
\regfile|du_mem|s_memory~423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(1),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~423_q\);

-- Location: LCCOMB_X61_Y32_N16
\regfile|du_mem|s_memory~1259\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1259_combout\ = (\display|s_addrCounters[2][0]~q\ & (((\display|s_addrCounters[2][1]~q\)))) # (!\display|s_addrCounters[2][0]~q\ & ((\display|s_addrCounters[2][1]~q\ & (\regfile|du_mem|s_memory~487_q\)) # 
-- (!\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~423_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~487_q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~423_q\,
	datad => \display|s_addrCounters[2][1]~q\,
	combout => \regfile|du_mem|s_memory~1259_combout\);

-- Location: FF_X61_Y28_N27
\regfile|du_mem|s_memory~519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(1),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~519_q\);

-- Location: LCCOMB_X61_Y28_N20
\regfile|du_mem|s_memory~455feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~455feeder_combout\ = \mux3|muxout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(1),
	combout => \regfile|du_mem|s_memory~455feeder_combout\);

-- Location: FF_X61_Y28_N21
\regfile|du_mem|s_memory~455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~455feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~455_q\);

-- Location: LCCOMB_X61_Y28_N26
\regfile|du_mem|s_memory~1260\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1260_combout\ = (\regfile|du_mem|s_memory~1259_combout\ & (((\regfile|du_mem|s_memory~519_q\)) # (!\display|s_addrCounters[2][0]~q\))) # (!\regfile|du_mem|s_memory~1259_combout\ & (\display|s_addrCounters[2][0]~q\ & 
-- ((\regfile|du_mem|s_memory~455_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1259_combout\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~519_q\,
	datad => \regfile|du_mem|s_memory~455_q\,
	combout => \regfile|du_mem|s_memory~1260_combout\);

-- Location: FF_X61_Y29_N7
\regfile|du_mem|s_memory~295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(1),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~295_q\);

-- Location: LCCOMB_X61_Y29_N0
\regfile|du_mem|s_memory~327feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~327feeder_combout\ = \mux3|muxout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(1),
	combout => \regfile|du_mem|s_memory~327feeder_combout\);

-- Location: FF_X61_Y29_N1
\regfile|du_mem|s_memory~327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~327feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~327_q\);

-- Location: LCCOMB_X61_Y29_N6
\regfile|du_mem|s_memory~1252\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1252_combout\ = (\display|s_addrCounters[2][1]~q\ & (\display|s_addrCounters[2][0]~q\)) # (!\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~327_q\))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~295_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~295_q\,
	datad => \regfile|du_mem|s_memory~327_q\,
	combout => \regfile|du_mem|s_memory~1252_combout\);

-- Location: FF_X73_Y26_N5
\regfile|du_mem|s_memory~359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(1),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~359_q\);

-- Location: FF_X73_Y26_N19
\regfile|du_mem|s_memory~391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(1),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~391_q\);

-- Location: LCCOMB_X73_Y26_N18
\regfile|du_mem|s_memory~1253\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1253_combout\ = (\regfile|du_mem|s_memory~1252_combout\ & (((\regfile|du_mem|s_memory~391_q\) # (!\display|s_addrCounters[2][1]~q\)))) # (!\regfile|du_mem|s_memory~1252_combout\ & (\regfile|du_mem|s_memory~359_q\ & 
-- ((\display|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1252_combout\,
	datab => \regfile|du_mem|s_memory~359_q\,
	datac => \regfile|du_mem|s_memory~391_q\,
	datad => \display|s_addrCounters[2][1]~q\,
	combout => \regfile|du_mem|s_memory~1253_combout\);

-- Location: LCCOMB_X73_Y26_N2
\regfile|du_mem|s_memory~1261\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1261_combout\ = (\display|s_addrCounters[2][3]~q\ & ((\regfile|du_mem|s_memory~1258_combout\ & (\regfile|du_mem|s_memory~1260_combout\)) # (!\regfile|du_mem|s_memory~1258_combout\ & ((\regfile|du_mem|s_memory~1253_combout\))))) # 
-- (!\display|s_addrCounters[2][3]~q\ & (\regfile|du_mem|s_memory~1258_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][3]~q\,
	datab => \regfile|du_mem|s_memory~1258_combout\,
	datac => \regfile|du_mem|s_memory~1260_combout\,
	datad => \regfile|du_mem|s_memory~1253_combout\,
	combout => \regfile|du_mem|s_memory~1261_combout\);

-- Location: LCCOMB_X76_Y28_N20
\regfile|du_mem|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|Equal0~0_combout\ = (!\display|s_addrCounters[2][1]~q\ & (!\display|s_addrCounters[2][3]~q\ & (!\display|s_addrCounters[2][0]~q\ & !\display|s_addrCounters[2][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][3]~q\,
	datac => \display|s_addrCounters[2][0]~q\,
	datad => \display|s_addrCounters[2][2]~q\,
	combout => \regfile|du_mem|Equal0~0_combout\);

-- Location: LCCOMB_X73_Y26_N4
\regfile|du_mem|readData[1]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|readData[1]~65_combout\ = (!\display|s_addrCounters[2][4]~q\ & (\regfile|du_mem|s_memory~1261_combout\ & !\regfile|du_mem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][4]~q\,
	datab => \regfile|du_mem|s_memory~1261_combout\,
	datad => \regfile|du_mem|Equal0~0_combout\,
	combout => \regfile|du_mem|readData[1]~65_combout\);

-- Location: LCCOMB_X80_Y33_N12
\display|Mux36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux36~0_combout\ = (\SW[0]~input_o\ & (\instmem|Mux42~6_combout\ & (!\SW[1]~input_o\))) # (!\SW[0]~input_o\ & (((\SW[1]~input_o\ & \regfile|du_mem|readData[1]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \instmem|Mux42~6_combout\,
	datac => \SW[1]~input_o\,
	datad => \regfile|du_mem|readData[1]~65_combout\,
	combout => \display|Mux36~0_combout\);

-- Location: LCCOMB_X61_Y32_N14
\regfile|du_mem|s_memory~488feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~488feeder_combout\ = \alu|Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux29~1_combout\,
	combout => \regfile|du_mem|s_memory~488feeder_combout\);

-- Location: FF_X61_Y32_N15
\regfile|du_mem|s_memory~488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~488feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~488_q\);

-- Location: LCCOMB_X61_Y28_N0
\regfile|du_mem|s_memory~456feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~456feeder_combout\ = \alu|Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux29~1_combout\,
	combout => \regfile|du_mem|s_memory~456feeder_combout\);

-- Location: FF_X61_Y28_N1
\regfile|du_mem|s_memory~456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~456feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~456_q\);

-- Location: FF_X61_Y32_N5
\regfile|du_mem|s_memory~424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~424_q\);

-- Location: LCCOMB_X61_Y32_N4
\regfile|du_mem|s_memory~1269\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1269_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~456_q\) # ((\display|s_addrCounters[2][1]~q\)))) # (!\display|s_addrCounters[2][0]~q\ & (((\regfile|du_mem|s_memory~424_q\ & 
-- !\display|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~456_q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~424_q\,
	datad => \display|s_addrCounters[2][1]~q\,
	combout => \regfile|du_mem|s_memory~1269_combout\);

-- Location: FF_X61_Y28_N3
\regfile|du_mem|s_memory~520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~520_q\);

-- Location: LCCOMB_X61_Y28_N2
\regfile|du_mem|s_memory~1270\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1270_combout\ = (\regfile|du_mem|s_memory~1269_combout\ & (((\regfile|du_mem|s_memory~520_q\) # (!\display|s_addrCounters[2][1]~q\)))) # (!\regfile|du_mem|s_memory~1269_combout\ & (\regfile|du_mem|s_memory~488_q\ & 
-- ((\display|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~488_q\,
	datab => \regfile|du_mem|s_memory~1269_combout\,
	datac => \regfile|du_mem|s_memory~520_q\,
	datad => \display|s_addrCounters[2][1]~q\,
	combout => \regfile|du_mem|s_memory~1270_combout\);

-- Location: LCCOMB_X61_Y30_N20
\regfile|du_mem|s_memory~104feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~104feeder_combout\ = \alu|Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux29~1_combout\,
	combout => \regfile|du_mem|s_memory~104feeder_combout\);

-- Location: FF_X61_Y30_N21
\regfile|du_mem|s_memory~104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~104feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~104_q\);

-- Location: FF_X62_Y32_N23
\regfile|du_mem|s_memory~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~40_q\);

-- Location: LCCOMB_X62_Y32_N22
\regfile|du_mem|s_memory~1266\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1266_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~104_q\) # ((\display|s_addrCounters[2][0]~q\)))) # (!\display|s_addrCounters[2][1]~q\ & (((\regfile|du_mem|s_memory~40_q\ & 
-- !\display|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~104_q\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~40_q\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \regfile|du_mem|s_memory~1266_combout\);

-- Location: FF_X61_Y30_N7
\regfile|du_mem|s_memory~136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~136_q\);

-- Location: LCCOMB_X62_Y32_N4
\regfile|du_mem|s_memory~72feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~72feeder_combout\ = \alu|Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux29~1_combout\,
	combout => \regfile|du_mem|s_memory~72feeder_combout\);

-- Location: FF_X62_Y32_N5
\regfile|du_mem|s_memory~72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~72feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~72_q\);

-- Location: LCCOMB_X61_Y30_N6
\regfile|du_mem|s_memory~1267\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1267_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~1266_combout\ & (\regfile|du_mem|s_memory~136_q\)) # (!\regfile|du_mem|s_memory~1266_combout\ & ((\regfile|du_mem|s_memory~72_q\))))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~1266_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \regfile|du_mem|s_memory~1266_combout\,
	datac => \regfile|du_mem|s_memory~136_q\,
	datad => \regfile|du_mem|s_memory~72_q\,
	combout => \regfile|du_mem|s_memory~1267_combout\);

-- Location: LCCOMB_X61_Y29_N8
\regfile|du_mem|s_memory~328feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~328feeder_combout\ = \alu|Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux29~1_combout\,
	combout => \regfile|du_mem|s_memory~328feeder_combout\);

-- Location: FF_X61_Y29_N9
\regfile|du_mem|s_memory~328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~328feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~328_q\);

-- Location: FF_X62_Y29_N11
\regfile|du_mem|s_memory~392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~392_q\);

-- Location: FF_X61_Y29_N3
\regfile|du_mem|s_memory~296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~296_q\);

-- Location: LCCOMB_X65_Y30_N16
\regfile|du_mem|s_memory~360feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~360feeder_combout\ = \alu|Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux29~1_combout\,
	combout => \regfile|du_mem|s_memory~360feeder_combout\);

-- Location: FF_X65_Y30_N17
\regfile|du_mem|s_memory~360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~360feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~360_q\);

-- Location: LCCOMB_X61_Y29_N2
\regfile|du_mem|s_memory~1264\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1264_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\) # ((\regfile|du_mem|s_memory~360_q\)))) # (!\display|s_addrCounters[2][1]~q\ & (!\display|s_addrCounters[2][0]~q\ & 
-- (\regfile|du_mem|s_memory~296_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~296_q\,
	datad => \regfile|du_mem|s_memory~360_q\,
	combout => \regfile|du_mem|s_memory~1264_combout\);

-- Location: LCCOMB_X62_Y29_N10
\regfile|du_mem|s_memory~1265\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1265_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~1264_combout\ & ((\regfile|du_mem|s_memory~392_q\))) # (!\regfile|du_mem|s_memory~1264_combout\ & (\regfile|du_mem|s_memory~328_q\)))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (((\regfile|du_mem|s_memory~1264_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~328_q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~392_q\,
	datad => \regfile|du_mem|s_memory~1264_combout\,
	combout => \regfile|du_mem|s_memory~1265_combout\);

-- Location: LCCOMB_X61_Y30_N4
\regfile|du_mem|s_memory~1268\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1268_combout\ = (\display|s_addrCounters[2][2]~q\ & (((\display|s_addrCounters[2][3]~q\)))) # (!\display|s_addrCounters[2][2]~q\ & ((\display|s_addrCounters[2][3]~q\ & ((\regfile|du_mem|s_memory~1265_combout\))) # 
-- (!\display|s_addrCounters[2][3]~q\ & (\regfile|du_mem|s_memory~1267_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1267_combout\,
	datab => \regfile|du_mem|s_memory~1265_combout\,
	datac => \display|s_addrCounters[2][2]~q\,
	datad => \display|s_addrCounters[2][3]~q\,
	combout => \regfile|du_mem|s_memory~1268_combout\);

-- Location: FF_X62_Y30_N9
\regfile|du_mem|s_memory~168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~168_q\);

-- Location: LCCOMB_X63_Y30_N4
\regfile|du_mem|s_memory~200feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~200feeder_combout\ = \alu|Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux29~1_combout\,
	combout => \regfile|du_mem|s_memory~200feeder_combout\);

-- Location: FF_X63_Y30_N5
\regfile|du_mem|s_memory~200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~200feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~200_q\);

-- Location: LCCOMB_X62_Y30_N8
\regfile|du_mem|s_memory~1262\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1262_combout\ = (\display|s_addrCounters[2][1]~q\ & (\display|s_addrCounters[2][0]~q\)) # (!\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~200_q\))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~168_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~168_q\,
	datad => \regfile|du_mem|s_memory~200_q\,
	combout => \regfile|du_mem|s_memory~1262_combout\);

-- Location: FF_X63_Y30_N15
\regfile|du_mem|s_memory~264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~264_q\);

-- Location: LCCOMB_X63_Y31_N28
\regfile|du_mem|s_memory~232feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~232feeder_combout\ = \alu|Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux29~1_combout\,
	combout => \regfile|du_mem|s_memory~232feeder_combout\);

-- Location: FF_X63_Y31_N29
\regfile|du_mem|s_memory~232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~232feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~232_q\);

-- Location: LCCOMB_X63_Y30_N14
\regfile|du_mem|s_memory~1263\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1263_combout\ = (\regfile|du_mem|s_memory~1262_combout\ & (((\regfile|du_mem|s_memory~264_q\)) # (!\display|s_addrCounters[2][1]~q\))) # (!\regfile|du_mem|s_memory~1262_combout\ & (\display|s_addrCounters[2][1]~q\ & 
-- ((\regfile|du_mem|s_memory~232_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1262_combout\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~264_q\,
	datad => \regfile|du_mem|s_memory~232_q\,
	combout => \regfile|du_mem|s_memory~1263_combout\);

-- Location: LCCOMB_X61_Y30_N22
\regfile|du_mem|s_memory~1271\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1271_combout\ = (\regfile|du_mem|s_memory~1268_combout\ & ((\regfile|du_mem|s_memory~1270_combout\) # ((!\display|s_addrCounters[2][2]~q\)))) # (!\regfile|du_mem|s_memory~1268_combout\ & (((\display|s_addrCounters[2][2]~q\ & 
-- \regfile|du_mem|s_memory~1263_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1270_combout\,
	datab => \regfile|du_mem|s_memory~1268_combout\,
	datac => \display|s_addrCounters[2][2]~q\,
	datad => \regfile|du_mem|s_memory~1263_combout\,
	combout => \regfile|du_mem|s_memory~1271_combout\);

-- Location: LCCOMB_X74_Y30_N8
\regfile|du_mem|readData[2]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|readData[2]~66_combout\ = (!\regfile|du_mem|Equal0~0_combout\ & (!\display|s_addrCounters[2][4]~q\ & \regfile|du_mem|s_memory~1271_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|Equal0~0_combout\,
	datab => \display|s_addrCounters[2][4]~q\,
	datad => \regfile|du_mem|s_memory~1271_combout\,
	combout => \regfile|du_mem|readData[2]~66_combout\);

-- Location: LCCOMB_X84_Y26_N0
\display|Mux35~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux35~3_combout\ = (\display|s_addrCounters[1][2]~q\ & (!\display|s_addrCounters[1][3]~q\)) # (!\display|s_addrCounters[1][2]~q\ & (\display|s_addrCounters[1][3]~q\ & (\display|s_addrCounters[1][0]~q\ $ (\display|s_addrCounters[1][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[1][2]~q\,
	datab => \display|s_addrCounters[1][3]~q\,
	datac => \display|s_addrCounters[1][0]~q\,
	datad => \display|s_addrCounters[1][1]~q\,
	combout => \display|Mux35~3_combout\);

-- Location: LCCOMB_X84_Y26_N2
\display|Mux35~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux35~8_combout\ = (\display|Mux35~3_combout\ & (!\display|s_addrCounters[1][4]~q\ & !\display|s_addrCounters[1][5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display|Mux35~3_combout\,
	datac => \display|s_addrCounters[1][4]~q\,
	datad => \display|s_addrCounters[1][5]~q\,
	combout => \display|Mux35~8_combout\);

-- Location: LCCOMB_X80_Y33_N14
\display|Mux35~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux35~6_combout\ = (\SW[0]~input_o\ & (!\SW[1]~input_o\ & \display|Mux35~8_combout\)) # (!\SW[0]~input_o\ & (\SW[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datac => \SW[1]~input_o\,
	datad => \display|Mux35~8_combout\,
	combout => \display|Mux35~6_combout\);

-- Location: LCCOMB_X80_Y33_N24
\display|Mux35~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux35~7_combout\ = (\display|Mux35~6_combout\ & ((\regfile|du_mem|readData[2]~66_combout\) # ((\SW[0]~input_o\)))) # (!\display|Mux35~6_combout\ & (((\pcupd|s_pc\(2) & !\SW[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|readData[2]~66_combout\,
	datab => \display|Mux35~6_combout\,
	datac => \pcupd|s_pc\(2),
	datad => \SW[0]~input_o\,
	combout => \display|Mux35~7_combout\);

-- Location: LCCOMB_X61_Y32_N22
\regfile|du_mem|s_memory~489feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~489feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux28~1_combout\,
	combout => \regfile|du_mem|s_memory~489feeder_combout\);

-- Location: FF_X61_Y32_N23
\regfile|du_mem|s_memory~489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~489feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~489_q\);

-- Location: FF_X61_Y32_N25
\regfile|du_mem|s_memory~425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~425_q\);

-- Location: LCCOMB_X61_Y32_N24
\regfile|du_mem|s_memory~1279\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1279_combout\ = (\display|s_addrCounters[2][0]~q\ & (((\display|s_addrCounters[2][1]~q\)))) # (!\display|s_addrCounters[2][0]~q\ & ((\display|s_addrCounters[2][1]~q\ & (\regfile|du_mem|s_memory~489_q\)) # 
-- (!\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~425_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~489_q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~425_q\,
	datad => \display|s_addrCounters[2][1]~q\,
	combout => \regfile|du_mem|s_memory~1279_combout\);

-- Location: FF_X61_Y28_N7
\regfile|du_mem|s_memory~521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~521_q\);

-- Location: LCCOMB_X61_Y28_N16
\regfile|du_mem|s_memory~457feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~457feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux28~1_combout\,
	combout => \regfile|du_mem|s_memory~457feeder_combout\);

-- Location: FF_X61_Y28_N17
\regfile|du_mem|s_memory~457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~457feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~457_q\);

-- Location: LCCOMB_X61_Y28_N6
\regfile|du_mem|s_memory~1280\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1280_combout\ = (\regfile|du_mem|s_memory~1279_combout\ & (((\regfile|du_mem|s_memory~521_q\)) # (!\display|s_addrCounters[2][0]~q\))) # (!\regfile|du_mem|s_memory~1279_combout\ & (\display|s_addrCounters[2][0]~q\ & 
-- ((\regfile|du_mem|s_memory~457_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1279_combout\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~521_q\,
	datad => \regfile|du_mem|s_memory~457_q\,
	combout => \regfile|du_mem|s_memory~1280_combout\);

-- Location: FF_X62_Y30_N5
\regfile|du_mem|s_memory~169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~169_q\);

-- Location: LCCOMB_X62_Y30_N2
\regfile|du_mem|s_memory~233feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~233feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux28~1_combout\,
	combout => \regfile|du_mem|s_memory~233feeder_combout\);

-- Location: FF_X62_Y30_N3
\regfile|du_mem|s_memory~233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~233feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~233_q\);

-- Location: LCCOMB_X62_Y30_N4
\regfile|du_mem|s_memory~1274\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1274_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\) # ((\regfile|du_mem|s_memory~233_q\)))) # (!\display|s_addrCounters[2][1]~q\ & (!\display|s_addrCounters[2][0]~q\ & 
-- (\regfile|du_mem|s_memory~169_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~169_q\,
	datad => \regfile|du_mem|s_memory~233_q\,
	combout => \regfile|du_mem|s_memory~1274_combout\);

-- Location: LCCOMB_X65_Y26_N8
\regfile|du_mem|s_memory~201feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~201feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux28~1_combout\,
	combout => \regfile|du_mem|s_memory~201feeder_combout\);

-- Location: FF_X65_Y26_N9
\regfile|du_mem|s_memory~201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~201feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~201_q\);

-- Location: FF_X65_Y26_N19
\regfile|du_mem|s_memory~265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~265_q\);

-- Location: LCCOMB_X65_Y26_N18
\regfile|du_mem|s_memory~1275\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1275_combout\ = (\regfile|du_mem|s_memory~1274_combout\ & (((\regfile|du_mem|s_memory~265_q\) # (!\display|s_addrCounters[2][0]~q\)))) # (!\regfile|du_mem|s_memory~1274_combout\ & (\regfile|du_mem|s_memory~201_q\ & 
-- ((\display|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1274_combout\,
	datab => \regfile|du_mem|s_memory~201_q\,
	datac => \regfile|du_mem|s_memory~265_q\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \regfile|du_mem|s_memory~1275_combout\);

-- Location: FF_X61_Y34_N19
\regfile|du_mem|s_memory~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~41_q\);

-- Location: LCCOMB_X61_Y34_N24
\regfile|du_mem|s_memory~73feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~73feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux28~1_combout\,
	combout => \regfile|du_mem|s_memory~73feeder_combout\);

-- Location: FF_X61_Y34_N25
\regfile|du_mem|s_memory~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~73feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~73_q\);

-- Location: LCCOMB_X61_Y34_N18
\regfile|du_mem|s_memory~1276\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1276_combout\ = (\display|s_addrCounters[2][1]~q\ & (\display|s_addrCounters[2][0]~q\)) # (!\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~73_q\))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~41_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~41_q\,
	datad => \regfile|du_mem|s_memory~73_q\,
	combout => \regfile|du_mem|s_memory~1276_combout\);

-- Location: FF_X65_Y28_N15
\regfile|du_mem|s_memory~137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~137_q\);

-- Location: LCCOMB_X65_Y28_N28
\regfile|du_mem|s_memory~105feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~105feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux28~1_combout\,
	combout => \regfile|du_mem|s_memory~105feeder_combout\);

-- Location: FF_X65_Y28_N29
\regfile|du_mem|s_memory~105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~105feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~105_q\);

-- Location: LCCOMB_X65_Y28_N14
\regfile|du_mem|s_memory~1277\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1277_combout\ = (\regfile|du_mem|s_memory~1276_combout\ & (((\regfile|du_mem|s_memory~137_q\)) # (!\display|s_addrCounters[2][1]~q\))) # (!\regfile|du_mem|s_memory~1276_combout\ & (\display|s_addrCounters[2][1]~q\ & 
-- ((\regfile|du_mem|s_memory~105_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1276_combout\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~137_q\,
	datad => \regfile|du_mem|s_memory~105_q\,
	combout => \regfile|du_mem|s_memory~1277_combout\);

-- Location: LCCOMB_X65_Y28_N24
\regfile|du_mem|s_memory~1278\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1278_combout\ = (\display|s_addrCounters[2][2]~q\ & ((\regfile|du_mem|s_memory~1275_combout\) # ((\display|s_addrCounters[2][3]~q\)))) # (!\display|s_addrCounters[2][2]~q\ & (((\regfile|du_mem|s_memory~1277_combout\ & 
-- !\display|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1275_combout\,
	datab => \display|s_addrCounters[2][2]~q\,
	datac => \regfile|du_mem|s_memory~1277_combout\,
	datad => \display|s_addrCounters[2][3]~q\,
	combout => \regfile|du_mem|s_memory~1278_combout\);

-- Location: FF_X61_Y29_N27
\regfile|du_mem|s_memory~297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~297_q\);

-- Location: LCCOMB_X61_Y29_N24
\regfile|du_mem|s_memory~329feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~329feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux28~1_combout\,
	combout => \regfile|du_mem|s_memory~329feeder_combout\);

-- Location: FF_X61_Y29_N25
\regfile|du_mem|s_memory~329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~329feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~329_q\);

-- Location: LCCOMB_X61_Y29_N26
\regfile|du_mem|s_memory~1272\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1272_combout\ = (\display|s_addrCounters[2][1]~q\ & (\display|s_addrCounters[2][0]~q\)) # (!\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~329_q\))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~297_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~297_q\,
	datad => \regfile|du_mem|s_memory~329_q\,
	combout => \regfile|du_mem|s_memory~1272_combout\);

-- Location: FF_X75_Y28_N11
\regfile|du_mem|s_memory~393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~393_q\);

-- Location: LCCOMB_X75_Y28_N12
\regfile|du_mem|s_memory~361feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~361feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux28~1_combout\,
	combout => \regfile|du_mem|s_memory~361feeder_combout\);

-- Location: FF_X75_Y28_N13
\regfile|du_mem|s_memory~361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~361feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~361_q\);

-- Location: LCCOMB_X75_Y28_N10
\regfile|du_mem|s_memory~1273\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1273_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~1272_combout\ & (\regfile|du_mem|s_memory~393_q\)) # (!\regfile|du_mem|s_memory~1272_combout\ & ((\regfile|du_mem|s_memory~361_q\))))) # 
-- (!\display|s_addrCounters[2][1]~q\ & (\regfile|du_mem|s_memory~1272_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \regfile|du_mem|s_memory~1272_combout\,
	datac => \regfile|du_mem|s_memory~393_q\,
	datad => \regfile|du_mem|s_memory~361_q\,
	combout => \regfile|du_mem|s_memory~1273_combout\);

-- Location: LCCOMB_X68_Y28_N20
\regfile|du_mem|s_memory~1281\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1281_combout\ = (\regfile|du_mem|s_memory~1278_combout\ & ((\regfile|du_mem|s_memory~1280_combout\) # ((!\display|s_addrCounters[2][3]~q\)))) # (!\regfile|du_mem|s_memory~1278_combout\ & (((\display|s_addrCounters[2][3]~q\ & 
-- \regfile|du_mem|s_memory~1273_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1280_combout\,
	datab => \regfile|du_mem|s_memory~1278_combout\,
	datac => \display|s_addrCounters[2][3]~q\,
	datad => \regfile|du_mem|s_memory~1273_combout\,
	combout => \regfile|du_mem|s_memory~1281_combout\);

-- Location: LCCOMB_X80_Y26_N28
\regfile|du_mem|readData[1]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|readData[1]~64_combout\ = (!\regfile|du_mem|Equal0~0_combout\ & !\display|s_addrCounters[2][4]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile|du_mem|Equal0~0_combout\,
	datac => \display|s_addrCounters[2][4]~q\,
	combout => \regfile|du_mem|readData[1]~64_combout\);

-- Location: LCCOMB_X84_Y26_N8
\instmem|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux29~0_combout\ = (!\display|s_addrCounters[1][2]~q\ & (!\display|s_addrCounters[1][1]~q\ & (!\display|s_addrCounters[1][4]~q\ & !\display|s_addrCounters[1][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[1][2]~q\,
	datab => \display|s_addrCounters[1][1]~q\,
	datac => \display|s_addrCounters[1][4]~q\,
	datad => \display|s_addrCounters[1][5]~q\,
	combout => \instmem|Mux29~0_combout\);

-- Location: LCCOMB_X80_Y33_N18
\display|Mux34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux34~0_combout\ = (\SW[0]~input_o\ & (((\SW[1]~input_o\) # (\instmem|Mux29~0_combout\)))) # (!\SW[0]~input_o\ & (\pcupd|s_pc\(3) & (!\SW[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \pcupd|s_pc\(3),
	datac => \SW[1]~input_o\,
	datad => \instmem|Mux29~0_combout\,
	combout => \display|Mux34~0_combout\);

-- Location: LCCOMB_X80_Y33_N8
\display|Mux34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux34~1_combout\ = (\SW[1]~input_o\ & (\regfile|du_mem|s_memory~1281_combout\ & (\regfile|du_mem|readData[1]~64_combout\ & !\display|Mux34~0_combout\))) # (!\SW[1]~input_o\ & (((\display|Mux34~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \regfile|du_mem|s_memory~1281_combout\,
	datac => \regfile|du_mem|readData[1]~64_combout\,
	datad => \display|Mux34~0_combout\,
	combout => \display|Mux34~1_combout\);

-- Location: LCCOMB_X81_Y26_N18
\instmem|Mux43~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux43~2_combout\ = (\display|s_addrCounters[1][1]~q\ & (!\display|s_addrCounters[1][0]~q\ & (\display|s_addrCounters[1][2]~q\ $ (\display|s_addrCounters[1][3]~q\)))) # (!\display|s_addrCounters[1][1]~q\ & (\display|s_addrCounters[1][0]~q\ & 
-- ((!\display|s_addrCounters[1][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[1][1]~q\,
	datab => \display|s_addrCounters[1][0]~q\,
	datac => \display|s_addrCounters[1][2]~q\,
	datad => \display|s_addrCounters[1][3]~q\,
	combout => \instmem|Mux43~2_combout\);

-- Location: LCCOMB_X62_Y33_N20
\regfile|du_mem|s_memory~454feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~454feeder_combout\ = \alu|Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux31~1_combout\,
	combout => \regfile|du_mem|s_memory~454feeder_combout\);

-- Location: FF_X62_Y33_N21
\regfile|du_mem|s_memory~454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~454feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~454_q\);

-- Location: FF_X61_Y32_N1
\regfile|du_mem|s_memory~422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~422_q\);

-- Location: LCCOMB_X61_Y32_N0
\regfile|du_mem|s_memory~1249\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1249_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~454_q\) # ((\display|s_addrCounters[2][1]~q\)))) # (!\display|s_addrCounters[2][0]~q\ & (((\regfile|du_mem|s_memory~422_q\ & 
-- !\display|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~454_q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~422_q\,
	datad => \display|s_addrCounters[2][1]~q\,
	combout => \regfile|du_mem|s_memory~1249_combout\);

-- Location: FF_X61_Y33_N23
\regfile|du_mem|s_memory~518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~518_q\);

-- Location: LCCOMB_X61_Y33_N28
\regfile|du_mem|s_memory~486feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~486feeder_combout\ = \alu|Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux31~1_combout\,
	combout => \regfile|du_mem|s_memory~486feeder_combout\);

-- Location: FF_X61_Y33_N29
\regfile|du_mem|s_memory~486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~486feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~486_q\);

-- Location: LCCOMB_X61_Y33_N22
\regfile|du_mem|s_memory~1250\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1250_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~1249_combout\ & (\regfile|du_mem|s_memory~518_q\)) # (!\regfile|du_mem|s_memory~1249_combout\ & ((\regfile|du_mem|s_memory~486_q\))))) # 
-- (!\display|s_addrCounters[2][1]~q\ & (\regfile|du_mem|s_memory~1249_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \regfile|du_mem|s_memory~1249_combout\,
	datac => \regfile|du_mem|s_memory~518_q\,
	datad => \regfile|du_mem|s_memory~486_q\,
	combout => \regfile|du_mem|s_memory~1250_combout\);

-- Location: LCCOMB_X61_Y34_N12
\regfile|du_mem|s_memory~70feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~70feeder_combout\ = \alu|Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux31~1_combout\,
	combout => \regfile|du_mem|s_memory~70feeder_combout\);

-- Location: FF_X61_Y34_N13
\regfile|du_mem|s_memory~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~70feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~70_q\);

-- Location: FF_X61_Y30_N31
\regfile|du_mem|s_memory~134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~134_q\);

-- Location: LCCOMB_X61_Y30_N16
\regfile|du_mem|s_memory~102feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~102feeder_combout\ = \alu|Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux31~1_combout\,
	combout => \regfile|du_mem|s_memory~102feeder_combout\);

-- Location: FF_X61_Y30_N17
\regfile|du_mem|s_memory~102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~102feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~102_q\);

-- Location: FF_X61_Y34_N15
\regfile|du_mem|s_memory~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~38_q\);

-- Location: LCCOMB_X61_Y34_N14
\regfile|du_mem|s_memory~1246\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1246_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~102_q\) # ((\display|s_addrCounters[2][0]~q\)))) # (!\display|s_addrCounters[2][1]~q\ & (((\regfile|du_mem|s_memory~38_q\ & 
-- !\display|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~102_q\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~38_q\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \regfile|du_mem|s_memory~1246_combout\);

-- Location: LCCOMB_X61_Y30_N30
\regfile|du_mem|s_memory~1247\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1247_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~1246_combout\ & ((\regfile|du_mem|s_memory~134_q\))) # (!\regfile|du_mem|s_memory~1246_combout\ & (\regfile|du_mem|s_memory~70_q\)))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (((\regfile|du_mem|s_memory~1246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \regfile|du_mem|s_memory~70_q\,
	datac => \regfile|du_mem|s_memory~134_q\,
	datad => \regfile|du_mem|s_memory~1246_combout\,
	combout => \regfile|du_mem|s_memory~1247_combout\);

-- Location: FF_X61_Y29_N15
\regfile|du_mem|s_memory~294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~294_q\);

-- Location: FF_X69_Y29_N1
\regfile|du_mem|s_memory~358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~358_q\);

-- Location: LCCOMB_X61_Y29_N14
\regfile|du_mem|s_memory~1244\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1244_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\) # ((\regfile|du_mem|s_memory~358_q\)))) # (!\display|s_addrCounters[2][1]~q\ & (!\display|s_addrCounters[2][0]~q\ & 
-- (\regfile|du_mem|s_memory~294_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~294_q\,
	datad => \regfile|du_mem|s_memory~358_q\,
	combout => \regfile|du_mem|s_memory~1244_combout\);

-- Location: FF_X62_Y29_N9
\regfile|du_mem|s_memory~390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~390_q\);

-- Location: LCCOMB_X61_Y29_N12
\regfile|du_mem|s_memory~326feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~326feeder_combout\ = \alu|Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux31~1_combout\,
	combout => \regfile|du_mem|s_memory~326feeder_combout\);

-- Location: FF_X61_Y29_N13
\regfile|du_mem|s_memory~326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~326feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~326_q\);

-- Location: LCCOMB_X62_Y29_N8
\regfile|du_mem|s_memory~1245\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1245_combout\ = (\regfile|du_mem|s_memory~1244_combout\ & (((\regfile|du_mem|s_memory~390_q\)) # (!\display|s_addrCounters[2][0]~q\))) # (!\regfile|du_mem|s_memory~1244_combout\ & (\display|s_addrCounters[2][0]~q\ & 
-- ((\regfile|du_mem|s_memory~326_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1244_combout\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~390_q\,
	datad => \regfile|du_mem|s_memory~326_q\,
	combout => \regfile|du_mem|s_memory~1245_combout\);

-- Location: LCCOMB_X61_Y30_N0
\regfile|du_mem|s_memory~1248\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1248_combout\ = (\display|s_addrCounters[2][3]~q\ & (((\display|s_addrCounters[2][2]~q\) # (\regfile|du_mem|s_memory~1245_combout\)))) # (!\display|s_addrCounters[2][3]~q\ & (\regfile|du_mem|s_memory~1247_combout\ & 
-- (!\display|s_addrCounters[2][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1247_combout\,
	datab => \display|s_addrCounters[2][3]~q\,
	datac => \display|s_addrCounters[2][2]~q\,
	datad => \regfile|du_mem|s_memory~1245_combout\,
	combout => \regfile|du_mem|s_memory~1248_combout\);

-- Location: LCCOMB_X62_Y30_N20
\regfile|du_mem|s_memory~230feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~230feeder_combout\ = \alu|Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux31~1_combout\,
	combout => \regfile|du_mem|s_memory~230feeder_combout\);

-- Location: FF_X62_Y30_N21
\regfile|du_mem|s_memory~230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~230feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~230_q\);

-- Location: FF_X63_Y30_N27
\regfile|du_mem|s_memory~262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~262_q\);

-- Location: FF_X62_Y30_N23
\regfile|du_mem|s_memory~166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~166_q\);

-- Location: LCCOMB_X63_Y30_N24
\regfile|du_mem|s_memory~198feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~198feeder_combout\ = \alu|Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux31~1_combout\,
	combout => \regfile|du_mem|s_memory~198feeder_combout\);

-- Location: FF_X63_Y30_N25
\regfile|du_mem|s_memory~198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~198feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~198_q\);

-- Location: LCCOMB_X62_Y30_N22
\regfile|du_mem|s_memory~1242\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1242_combout\ = (\display|s_addrCounters[2][1]~q\ & (\display|s_addrCounters[2][0]~q\)) # (!\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~198_q\))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~166_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~166_q\,
	datad => \regfile|du_mem|s_memory~198_q\,
	combout => \regfile|du_mem|s_memory~1242_combout\);

-- Location: LCCOMB_X63_Y30_N26
\regfile|du_mem|s_memory~1243\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1243_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~1242_combout\ & ((\regfile|du_mem|s_memory~262_q\))) # (!\regfile|du_mem|s_memory~1242_combout\ & (\regfile|du_mem|s_memory~230_q\)))) # 
-- (!\display|s_addrCounters[2][1]~q\ & (((\regfile|du_mem|s_memory~1242_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~230_q\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~262_q\,
	datad => \regfile|du_mem|s_memory~1242_combout\,
	combout => \regfile|du_mem|s_memory~1243_combout\);

-- Location: LCCOMB_X61_Y30_N14
\regfile|du_mem|s_memory~1251\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1251_combout\ = (\regfile|du_mem|s_memory~1248_combout\ & ((\regfile|du_mem|s_memory~1250_combout\) # ((!\display|s_addrCounters[2][2]~q\)))) # (!\regfile|du_mem|s_memory~1248_combout\ & (((\display|s_addrCounters[2][2]~q\ & 
-- \regfile|du_mem|s_memory~1243_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1250_combout\,
	datab => \regfile|du_mem|s_memory~1248_combout\,
	datac => \display|s_addrCounters[2][2]~q\,
	datad => \regfile|du_mem|s_memory~1243_combout\,
	combout => \regfile|du_mem|s_memory~1251_combout\);

-- Location: LCCOMB_X81_Y26_N12
\display|Mux37~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux37~1_combout\ = (\SW[0]~input_o\) # ((!\regfile|du_mem|Equal0~0_combout\ & (!\display|s_addrCounters[2][4]~q\ & \regfile|du_mem|s_memory~1251_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|Equal0~0_combout\,
	datab => \display|s_addrCounters[2][4]~q\,
	datac => \regfile|du_mem|s_memory~1251_combout\,
	datad => \SW[0]~input_o\,
	combout => \display|Mux37~1_combout\);

-- Location: LCCOMB_X81_Y26_N30
\display|Mux37~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux37~2_combout\ = (\SW[1]~input_o\ & \display|Mux37~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW[1]~input_o\,
	datad => \display|Mux37~1_combout\,
	combout => \display|Mux37~2_combout\);

-- Location: LCCOMB_X81_Y26_N28
\instmem|Mux26~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux26~4_combout\ = (!\display|s_addrCounters[1][4]~q\ & !\display|s_addrCounters[1][5]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display|s_addrCounters[1][4]~q\,
	datad => \display|s_addrCounters[1][5]~q\,
	combout => \instmem|Mux26~4_combout\);

-- Location: LCCOMB_X81_Y26_N24
\display|Mux37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux37~0_combout\ = (\SW[0]~input_o\ & (\instmem|Mux43~2_combout\ & (!\display|Mux37~2_combout\ & \instmem|Mux26~4_combout\))) # (!\SW[0]~input_o\ & (((\display|Mux37~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \instmem|Mux43~2_combout\,
	datac => \display|Mux37~2_combout\,
	datad => \instmem|Mux26~4_combout\,
	combout => \display|Mux37~0_combout\);

-- Location: LCCOMB_X80_Y33_N22
\display|Mux52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux52~0_combout\ = (\display|Mux35~7_combout\ & (!\display|Mux36~0_combout\ & (\display|Mux34~1_combout\ $ (!\display|Mux37~0_combout\)))) # (!\display|Mux35~7_combout\ & (\display|Mux37~0_combout\ & (\display|Mux36~0_combout\ $ 
-- (!\display|Mux34~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux36~0_combout\,
	datab => \display|Mux35~7_combout\,
	datac => \display|Mux34~1_combout\,
	datad => \display|Mux37~0_combout\,
	combout => \display|Mux52~0_combout\);

-- Location: LCCOMB_X80_Y33_N4
\display|Mux51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux51~0_combout\ = (\display|Mux36~0_combout\ & ((\display|Mux37~0_combout\ & ((\display|Mux34~1_combout\))) # (!\display|Mux37~0_combout\ & (\display|Mux35~7_combout\)))) # (!\display|Mux36~0_combout\ & (\display|Mux35~7_combout\ & 
-- (\display|Mux34~1_combout\ $ (\display|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux36~0_combout\,
	datab => \display|Mux35~7_combout\,
	datac => \display|Mux34~1_combout\,
	datad => \display|Mux37~0_combout\,
	combout => \display|Mux51~0_combout\);

-- Location: LCCOMB_X80_Y33_N10
\display|Mux50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux50~0_combout\ = (\display|Mux35~7_combout\ & (\display|Mux34~1_combout\ & ((\display|Mux36~0_combout\) # (!\display|Mux37~0_combout\)))) # (!\display|Mux35~7_combout\ & (\display|Mux36~0_combout\ & (!\display|Mux34~1_combout\ & 
-- !\display|Mux37~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux36~0_combout\,
	datab => \display|Mux35~7_combout\,
	datac => \display|Mux34~1_combout\,
	datad => \display|Mux37~0_combout\,
	combout => \display|Mux50~0_combout\);

-- Location: LCCOMB_X80_Y33_N0
\display|Mux49~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux49~0_combout\ = (\display|Mux36~0_combout\ & ((\display|Mux35~7_combout\ & ((\display|Mux37~0_combout\))) # (!\display|Mux35~7_combout\ & (\display|Mux34~1_combout\ & !\display|Mux37~0_combout\)))) # (!\display|Mux36~0_combout\ & 
-- (!\display|Mux34~1_combout\ & (\display|Mux35~7_combout\ $ (\display|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux36~0_combout\,
	datab => \display|Mux35~7_combout\,
	datac => \display|Mux34~1_combout\,
	datad => \display|Mux37~0_combout\,
	combout => \display|Mux49~0_combout\);

-- Location: LCCOMB_X80_Y33_N2
\display|Mux48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux48~0_combout\ = (\display|Mux36~0_combout\ & (((!\display|Mux34~1_combout\ & \display|Mux37~0_combout\)))) # (!\display|Mux36~0_combout\ & ((\display|Mux35~7_combout\ & (!\display|Mux34~1_combout\)) # (!\display|Mux35~7_combout\ & 
-- ((\display|Mux37~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux36~0_combout\,
	datab => \display|Mux35~7_combout\,
	datac => \display|Mux34~1_combout\,
	datad => \display|Mux37~0_combout\,
	combout => \display|Mux48~0_combout\);

-- Location: LCCOMB_X80_Y33_N28
\display|Mux47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux47~0_combout\ = (\display|Mux36~0_combout\ & (!\display|Mux34~1_combout\ & ((\display|Mux37~0_combout\) # (!\display|Mux35~7_combout\)))) # (!\display|Mux36~0_combout\ & (\display|Mux37~0_combout\ & (\display|Mux35~7_combout\ $ 
-- (!\display|Mux34~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux36~0_combout\,
	datab => \display|Mux35~7_combout\,
	datac => \display|Mux34~1_combout\,
	datad => \display|Mux37~0_combout\,
	combout => \display|Mux47~0_combout\);

-- Location: LCCOMB_X80_Y33_N26
\display|Mux46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux46~0_combout\ = (\display|Mux37~0_combout\ & ((\display|Mux34~1_combout\) # (\display|Mux36~0_combout\ $ (\display|Mux35~7_combout\)))) # (!\display|Mux37~0_combout\ & ((\display|Mux36~0_combout\) # (\display|Mux35~7_combout\ $ 
-- (\display|Mux34~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux36~0_combout\,
	datab => \display|Mux35~7_combout\,
	datac => \display|Mux34~1_combout\,
	datad => \display|Mux37~0_combout\,
	combout => \display|Mux46~0_combout\);

-- Location: LCCOMB_X84_Y24_N10
\instmem|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux28~1_combout\ = (!\display|s_addrCounters[1][0]~q\ & \display|s_addrCounters[1][3]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display|s_addrCounters[1][0]~q\,
	datad => \display|s_addrCounters[1][3]~q\,
	combout => \instmem|Mux28~1_combout\);

-- Location: LCCOMB_X61_Y32_N6
\regfile|du_mem|s_memory~490feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~490feeder_combout\ = \alu|Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux27~1_combout\,
	combout => \regfile|du_mem|s_memory~490feeder_combout\);

-- Location: FF_X61_Y32_N7
\regfile|du_mem|s_memory~490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~490feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~490_q\);

-- Location: FF_X61_Y28_N23
\regfile|du_mem|s_memory~522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~522_q\);

-- Location: LCCOMB_X61_Y28_N28
\regfile|du_mem|s_memory~458feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~458feeder_combout\ = \alu|Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux27~1_combout\,
	combout => \regfile|du_mem|s_memory~458feeder_combout\);

-- Location: FF_X61_Y28_N29
\regfile|du_mem|s_memory~458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~458feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~458_q\);

-- Location: FF_X61_Y32_N21
\regfile|du_mem|s_memory~426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~426_q\);

-- Location: LCCOMB_X61_Y32_N20
\regfile|du_mem|s_memory~1289\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1289_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~458_q\) # ((\display|s_addrCounters[2][1]~q\)))) # (!\display|s_addrCounters[2][0]~q\ & (((\regfile|du_mem|s_memory~426_q\ & 
-- !\display|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~458_q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~426_q\,
	datad => \display|s_addrCounters[2][1]~q\,
	combout => \regfile|du_mem|s_memory~1289_combout\);

-- Location: LCCOMB_X61_Y28_N22
\regfile|du_mem|s_memory~1290\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1290_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~1289_combout\ & ((\regfile|du_mem|s_memory~522_q\))) # (!\regfile|du_mem|s_memory~1289_combout\ & (\regfile|du_mem|s_memory~490_q\)))) # 
-- (!\display|s_addrCounters[2][1]~q\ & (((\regfile|du_mem|s_memory~1289_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~490_q\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~522_q\,
	datad => \regfile|du_mem|s_memory~1289_combout\,
	combout => \regfile|du_mem|s_memory~1290_combout\);

-- Location: LCCOMB_X67_Y26_N12
\regfile|du_mem|s_memory~234feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~234feeder_combout\ = \alu|Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux27~1_combout\,
	combout => \regfile|du_mem|s_memory~234feeder_combout\);

-- Location: FF_X67_Y26_N13
\regfile|du_mem|s_memory~234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~234feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~234_q\);

-- Location: FF_X62_Y30_N15
\regfile|du_mem|s_memory~170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~170_q\);

-- Location: LCCOMB_X63_Y30_N28
\regfile|du_mem|s_memory~202feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~202feeder_combout\ = \alu|Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux27~1_combout\,
	combout => \regfile|du_mem|s_memory~202feeder_combout\);

-- Location: FF_X63_Y30_N29
\regfile|du_mem|s_memory~202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~202feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~202_q\);

-- Location: LCCOMB_X62_Y30_N14
\regfile|du_mem|s_memory~1282\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1282_combout\ = (\display|s_addrCounters[2][1]~q\ & (\display|s_addrCounters[2][0]~q\)) # (!\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~202_q\))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~170_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~170_q\,
	datad => \regfile|du_mem|s_memory~202_q\,
	combout => \regfile|du_mem|s_memory~1282_combout\);

-- Location: FF_X67_Y26_N27
\regfile|du_mem|s_memory~266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~266_q\);

-- Location: LCCOMB_X67_Y26_N26
\regfile|du_mem|s_memory~1283\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1283_combout\ = (\regfile|du_mem|s_memory~1282_combout\ & (((\regfile|du_mem|s_memory~266_q\) # (!\display|s_addrCounters[2][1]~q\)))) # (!\regfile|du_mem|s_memory~1282_combout\ & (\regfile|du_mem|s_memory~234_q\ & 
-- ((\display|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~234_q\,
	datab => \regfile|du_mem|s_memory~1282_combout\,
	datac => \regfile|du_mem|s_memory~266_q\,
	datad => \display|s_addrCounters[2][1]~q\,
	combout => \regfile|du_mem|s_memory~1283_combout\);

-- Location: LCCOMB_X61_Y30_N28
\regfile|du_mem|s_memory~106feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~106feeder_combout\ = \alu|Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux27~1_combout\,
	combout => \regfile|du_mem|s_memory~106feeder_combout\);

-- Location: FF_X61_Y30_N29
\regfile|du_mem|s_memory~106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~106feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~106_q\);

-- Location: FF_X61_Y34_N7
\regfile|du_mem|s_memory~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~42_q\);

-- Location: LCCOMB_X61_Y34_N6
\regfile|du_mem|s_memory~1286\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1286_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~106_q\) # ((\display|s_addrCounters[2][0]~q\)))) # (!\display|s_addrCounters[2][1]~q\ & (((\regfile|du_mem|s_memory~42_q\ & 
-- !\display|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~106_q\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~42_q\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \regfile|du_mem|s_memory~1286_combout\);

-- Location: FF_X61_Y30_N19
\regfile|du_mem|s_memory~138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~138_q\);

-- Location: LCCOMB_X61_Y34_N16
\regfile|du_mem|s_memory~74feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~74feeder_combout\ = \alu|Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux27~1_combout\,
	combout => \regfile|du_mem|s_memory~74feeder_combout\);

-- Location: FF_X61_Y34_N17
\regfile|du_mem|s_memory~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~74feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~74_q\);

-- Location: LCCOMB_X61_Y30_N18
\regfile|du_mem|s_memory~1287\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1287_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~1286_combout\ & (\regfile|du_mem|s_memory~138_q\)) # (!\regfile|du_mem|s_memory~1286_combout\ & ((\regfile|du_mem|s_memory~74_q\))))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~1286_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \regfile|du_mem|s_memory~1286_combout\,
	datac => \regfile|du_mem|s_memory~138_q\,
	datad => \regfile|du_mem|s_memory~74_q\,
	combout => \regfile|du_mem|s_memory~1287_combout\);

-- Location: LCCOMB_X66_Y26_N8
\regfile|du_mem|s_memory~362feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~362feeder_combout\ = \alu|Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux27~1_combout\,
	combout => \regfile|du_mem|s_memory~362feeder_combout\);

-- Location: FF_X66_Y26_N9
\regfile|du_mem|s_memory~362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~362feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~362_q\);

-- Location: FF_X63_Y26_N7
\regfile|du_mem|s_memory~298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~298_q\);

-- Location: LCCOMB_X63_Y26_N6
\regfile|du_mem|s_memory~1284\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1284_combout\ = (\display|s_addrCounters[2][0]~q\ & (((\display|s_addrCounters[2][1]~q\)))) # (!\display|s_addrCounters[2][0]~q\ & ((\display|s_addrCounters[2][1]~q\ & (\regfile|du_mem|s_memory~362_q\)) # 
-- (!\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~298_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \regfile|du_mem|s_memory~362_q\,
	datac => \regfile|du_mem|s_memory~298_q\,
	datad => \display|s_addrCounters[2][1]~q\,
	combout => \regfile|du_mem|s_memory~1284_combout\);

-- Location: FF_X66_Y26_N15
\regfile|du_mem|s_memory~394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~394_q\);

-- Location: LCCOMB_X63_Y26_N24
\regfile|du_mem|s_memory~330feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~330feeder_combout\ = \alu|Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux27~1_combout\,
	combout => \regfile|du_mem|s_memory~330feeder_combout\);

-- Location: FF_X63_Y26_N25
\regfile|du_mem|s_memory~330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~330feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~330_q\);

-- Location: LCCOMB_X66_Y26_N14
\regfile|du_mem|s_memory~1285\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1285_combout\ = (\regfile|du_mem|s_memory~1284_combout\ & (((\regfile|du_mem|s_memory~394_q\)) # (!\display|s_addrCounters[2][0]~q\))) # (!\regfile|du_mem|s_memory~1284_combout\ & (\display|s_addrCounters[2][0]~q\ & 
-- ((\regfile|du_mem|s_memory~330_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1284_combout\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~394_q\,
	datad => \regfile|du_mem|s_memory~330_q\,
	combout => \regfile|du_mem|s_memory~1285_combout\);

-- Location: LCCOMB_X67_Y26_N16
\regfile|du_mem|s_memory~1288\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1288_combout\ = (\display|s_addrCounters[2][3]~q\ & (((\display|s_addrCounters[2][2]~q\) # (\regfile|du_mem|s_memory~1285_combout\)))) # (!\display|s_addrCounters[2][3]~q\ & (\regfile|du_mem|s_memory~1287_combout\ & 
-- (!\display|s_addrCounters[2][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1287_combout\,
	datab => \display|s_addrCounters[2][3]~q\,
	datac => \display|s_addrCounters[2][2]~q\,
	datad => \regfile|du_mem|s_memory~1285_combout\,
	combout => \regfile|du_mem|s_memory~1288_combout\);

-- Location: LCCOMB_X67_Y26_N30
\regfile|du_mem|s_memory~1291\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1291_combout\ = (\display|s_addrCounters[2][2]~q\ & ((\regfile|du_mem|s_memory~1288_combout\ & (\regfile|du_mem|s_memory~1290_combout\)) # (!\regfile|du_mem|s_memory~1288_combout\ & ((\regfile|du_mem|s_memory~1283_combout\))))) # 
-- (!\display|s_addrCounters[2][2]~q\ & (((\regfile|du_mem|s_memory~1288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][2]~q\,
	datab => \regfile|du_mem|s_memory~1290_combout\,
	datac => \regfile|du_mem|s_memory~1283_combout\,
	datad => \regfile|du_mem|s_memory~1288_combout\,
	combout => \regfile|du_mem|s_memory~1291_combout\);

-- Location: LCCOMB_X80_Y26_N14
\regfile|du_mem|readData[4]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|readData[4]~67_combout\ = (!\display|s_addrCounters[2][4]~q\ & (\regfile|du_mem|s_memory~1291_combout\ & !\regfile|du_mem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display|s_addrCounters[2][4]~q\,
	datac => \regfile|du_mem|s_memory~1291_combout\,
	datad => \regfile|du_mem|Equal0~0_combout\,
	combout => \regfile|du_mem|readData[4]~67_combout\);

-- Location: LCCOMB_X81_Y26_N26
\display|Mux33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux33~0_combout\ = (\SW[0]~input_o\ & (\SW[1]~input_o\)) # (!\SW[0]~input_o\ & ((\SW[1]~input_o\ & ((\regfile|du_mem|readData[4]~67_combout\))) # (!\SW[1]~input_o\ & (\pcupd|s_pc\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \SW[1]~input_o\,
	datac => \pcupd|s_pc\(4),
	datad => \regfile|du_mem|readData[4]~67_combout\,
	combout => \display|Mux33~0_combout\);

-- Location: LCCOMB_X84_Y24_N4
\display|Mux33~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux33~1_combout\ = (\display|Mux33~0_combout\ & (((!\SW[0]~input_o\)))) # (!\display|Mux33~0_combout\ & (!\instmem|Mux28~1_combout\ & (\instmem|Mux29~0_combout\ & \SW[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux28~1_combout\,
	datab => \display|Mux33~0_combout\,
	datac => \instmem|Mux29~0_combout\,
	datad => \SW[0]~input_o\,
	combout => \display|Mux33~1_combout\);

-- Location: LCCOMB_X84_Y26_N26
\instmem|Mux38~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux38~2_combout\ = (!\display|s_addrCounters[1][0]~q\ & ((\display|s_addrCounters[1][2]~q\ & (\display|s_addrCounters[1][3]~q\)) # (!\display|s_addrCounters[1][2]~q\ & (!\display|s_addrCounters[1][3]~q\ & !\display|s_addrCounters[1][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[1][2]~q\,
	datab => \display|s_addrCounters[1][3]~q\,
	datac => \display|s_addrCounters[1][0]~q\,
	datad => \display|s_addrCounters[1][1]~q\,
	combout => \instmem|Mux38~2_combout\);

-- Location: LCCOMB_X84_Y26_N12
\instmem|Mux32~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux32~4_combout\ = (\display|s_addrCounters[1][3]~q\ & (\display|s_addrCounters[1][0]~q\ & ((\display|s_addrCounters[1][2]~q\) # (\display|s_addrCounters[1][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[1][2]~q\,
	datab => \display|s_addrCounters[1][3]~q\,
	datac => \display|s_addrCounters[1][0]~q\,
	datad => \display|s_addrCounters[1][1]~q\,
	combout => \instmem|Mux32~4_combout\);

-- Location: LCCOMB_X84_Y26_N24
\instmem|Mux38~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux38~3_combout\ = (\instmem|Mux38~2_combout\) # ((\display|s_addrCounters[1][5]~q\) # ((\display|s_addrCounters[1][4]~q\) # (\instmem|Mux32~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux38~2_combout\,
	datab => \display|s_addrCounters[1][5]~q\,
	datac => \display|s_addrCounters[1][4]~q\,
	datad => \instmem|Mux32~4_combout\,
	combout => \instmem|Mux38~3_combout\);

-- Location: LCCOMB_X80_Y33_N20
\display|Mux32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux32~0_combout\ = (\SW[1]~input_o\ & (((\SW[0]~input_o\)))) # (!\SW[1]~input_o\ & ((\SW[0]~input_o\ & ((!\instmem|Mux38~3_combout\))) # (!\SW[0]~input_o\ & (\pcupd|s_pc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(5),
	datab => \instmem|Mux38~3_combout\,
	datac => \SW[1]~input_o\,
	datad => \SW[0]~input_o\,
	combout => \display|Mux32~0_combout\);

-- Location: LCCOMB_X61_Y32_N18
\regfile|du_mem|s_memory~491feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~491feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux26~1_combout\,
	combout => \regfile|du_mem|s_memory~491feeder_combout\);

-- Location: FF_X61_Y32_N19
\regfile|du_mem|s_memory~491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~491feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~491_q\);

-- Location: FF_X61_Y32_N9
\regfile|du_mem|s_memory~427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~427_q\);

-- Location: LCCOMB_X61_Y32_N8
\regfile|du_mem|s_memory~1299\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1299_combout\ = (\display|s_addrCounters[2][0]~q\ & (((\display|s_addrCounters[2][1]~q\)))) # (!\display|s_addrCounters[2][0]~q\ & ((\display|s_addrCounters[2][1]~q\ & (\regfile|du_mem|s_memory~491_q\)) # 
-- (!\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~427_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~491_q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~427_q\,
	datad => \display|s_addrCounters[2][1]~q\,
	combout => \regfile|du_mem|s_memory~1299_combout\);

-- Location: FF_X61_Y28_N31
\regfile|du_mem|s_memory~523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~523_q\);

-- Location: LCCOMB_X61_Y28_N24
\regfile|du_mem|s_memory~459feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~459feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux26~1_combout\,
	combout => \regfile|du_mem|s_memory~459feeder_combout\);

-- Location: FF_X61_Y28_N25
\regfile|du_mem|s_memory~459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~459feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~459_q\);

-- Location: LCCOMB_X61_Y28_N30
\regfile|du_mem|s_memory~1300\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1300_combout\ = (\regfile|du_mem|s_memory~1299_combout\ & (((\regfile|du_mem|s_memory~523_q\)) # (!\display|s_addrCounters[2][0]~q\))) # (!\regfile|du_mem|s_memory~1299_combout\ & (\display|s_addrCounters[2][0]~q\ & 
-- ((\regfile|du_mem|s_memory~459_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1299_combout\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~523_q\,
	datad => \regfile|du_mem|s_memory~459_q\,
	combout => \regfile|du_mem|s_memory~1300_combout\);

-- Location: LCCOMB_X61_Y29_N4
\regfile|du_mem|s_memory~331feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~331feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux26~1_combout\,
	combout => \regfile|du_mem|s_memory~331feeder_combout\);

-- Location: FF_X61_Y29_N5
\regfile|du_mem|s_memory~331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~331feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~331_q\);

-- Location: FF_X61_Y29_N11
\regfile|du_mem|s_memory~299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~299_q\);

-- Location: LCCOMB_X61_Y29_N10
\regfile|du_mem|s_memory~1292\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1292_combout\ = (\display|s_addrCounters[2][1]~q\ & (((\display|s_addrCounters[2][0]~q\)))) # (!\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~331_q\)) # 
-- (!\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~299_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \regfile|du_mem|s_memory~331_q\,
	datac => \regfile|du_mem|s_memory~299_q\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \regfile|du_mem|s_memory~1292_combout\);

-- Location: FF_X75_Y28_N31
\regfile|du_mem|s_memory~395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~395_q\);

-- Location: LCCOMB_X75_Y28_N20
\regfile|du_mem|s_memory~363feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~363feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux26~1_combout\,
	combout => \regfile|du_mem|s_memory~363feeder_combout\);

-- Location: FF_X75_Y28_N21
\regfile|du_mem|s_memory~363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~363feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~363_q\);

-- Location: LCCOMB_X75_Y28_N30
\regfile|du_mem|s_memory~1293\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1293_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~1292_combout\ & (\regfile|du_mem|s_memory~395_q\)) # (!\regfile|du_mem|s_memory~1292_combout\ & ((\regfile|du_mem|s_memory~363_q\))))) # 
-- (!\display|s_addrCounters[2][1]~q\ & (\regfile|du_mem|s_memory~1292_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \regfile|du_mem|s_memory~1292_combout\,
	datac => \regfile|du_mem|s_memory~395_q\,
	datad => \regfile|du_mem|s_memory~363_q\,
	combout => \regfile|du_mem|s_memory~1293_combout\);

-- Location: LCCOMB_X65_Y28_N26
\regfile|du_mem|s_memory~107feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~107feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux26~1_combout\,
	combout => \regfile|du_mem|s_memory~107feeder_combout\);

-- Location: FF_X65_Y28_N27
\regfile|du_mem|s_memory~107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~107feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~107_q\);

-- Location: FF_X65_Y28_N9
\regfile|du_mem|s_memory~139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~139_q\);

-- Location: FF_X62_Y32_N19
\regfile|du_mem|s_memory~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~43_q\);

-- Location: LCCOMB_X62_Y32_N28
\regfile|du_mem|s_memory~75feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~75feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux26~1_combout\,
	combout => \regfile|du_mem|s_memory~75feeder_combout\);

-- Location: FF_X62_Y32_N29
\regfile|du_mem|s_memory~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~75feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~75_q\);

-- Location: LCCOMB_X62_Y32_N18
\regfile|du_mem|s_memory~1296\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1296_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\display|s_addrCounters[2][1]~q\) # ((\regfile|du_mem|s_memory~75_q\)))) # (!\display|s_addrCounters[2][0]~q\ & (!\display|s_addrCounters[2][1]~q\ & 
-- (\regfile|du_mem|s_memory~43_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~43_q\,
	datad => \regfile|du_mem|s_memory~75_q\,
	combout => \regfile|du_mem|s_memory~1296_combout\);

-- Location: LCCOMB_X65_Y28_N8
\regfile|du_mem|s_memory~1297\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1297_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~1296_combout\ & ((\regfile|du_mem|s_memory~139_q\))) # (!\regfile|du_mem|s_memory~1296_combout\ & (\regfile|du_mem|s_memory~107_q\)))) # 
-- (!\display|s_addrCounters[2][1]~q\ & (((\regfile|du_mem|s_memory~1296_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~107_q\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~139_q\,
	datad => \regfile|du_mem|s_memory~1296_combout\,
	combout => \regfile|du_mem|s_memory~1297_combout\);

-- Location: FF_X62_Y30_N27
\regfile|du_mem|s_memory~171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~171_q\);

-- Location: LCCOMB_X62_Y30_N24
\regfile|du_mem|s_memory~235feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~235feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux26~1_combout\,
	combout => \regfile|du_mem|s_memory~235feeder_combout\);

-- Location: FF_X62_Y30_N25
\regfile|du_mem|s_memory~235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~235feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~235_q\);

-- Location: LCCOMB_X62_Y30_N26
\regfile|du_mem|s_memory~1294\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1294_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\) # ((\regfile|du_mem|s_memory~235_q\)))) # (!\display|s_addrCounters[2][1]~q\ & (!\display|s_addrCounters[2][0]~q\ & 
-- (\regfile|du_mem|s_memory~171_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~171_q\,
	datad => \regfile|du_mem|s_memory~235_q\,
	combout => \regfile|du_mem|s_memory~1294_combout\);

-- Location: LCCOMB_X67_Y35_N4
\regfile|du_mem|s_memory~203feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~203feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux26~1_combout\,
	combout => \regfile|du_mem|s_memory~203feeder_combout\);

-- Location: FF_X67_Y35_N5
\regfile|du_mem|s_memory~203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~203feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~203_q\);

-- Location: FF_X67_Y35_N11
\regfile|du_mem|s_memory~267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~267_q\);

-- Location: LCCOMB_X67_Y35_N10
\regfile|du_mem|s_memory~1295\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1295_combout\ = (\regfile|du_mem|s_memory~1294_combout\ & (((\regfile|du_mem|s_memory~267_q\) # (!\display|s_addrCounters[2][0]~q\)))) # (!\regfile|du_mem|s_memory~1294_combout\ & (\regfile|du_mem|s_memory~203_q\ & 
-- ((\display|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1294_combout\,
	datab => \regfile|du_mem|s_memory~203_q\,
	datac => \regfile|du_mem|s_memory~267_q\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \regfile|du_mem|s_memory~1295_combout\);

-- Location: LCCOMB_X75_Y27_N20
\regfile|du_mem|s_memory~1298\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1298_combout\ = (\display|s_addrCounters[2][3]~q\ & (((\display|s_addrCounters[2][2]~q\)))) # (!\display|s_addrCounters[2][3]~q\ & ((\display|s_addrCounters[2][2]~q\ & ((\regfile|du_mem|s_memory~1295_combout\))) # 
-- (!\display|s_addrCounters[2][2]~q\ & (\regfile|du_mem|s_memory~1297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1297_combout\,
	datab => \regfile|du_mem|s_memory~1295_combout\,
	datac => \display|s_addrCounters[2][3]~q\,
	datad => \display|s_addrCounters[2][2]~q\,
	combout => \regfile|du_mem|s_memory~1298_combout\);

-- Location: LCCOMB_X75_Y27_N22
\regfile|du_mem|s_memory~1301\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1301_combout\ = (\display|s_addrCounters[2][3]~q\ & ((\regfile|du_mem|s_memory~1298_combout\ & (\regfile|du_mem|s_memory~1300_combout\)) # (!\regfile|du_mem|s_memory~1298_combout\ & ((\regfile|du_mem|s_memory~1293_combout\))))) # 
-- (!\display|s_addrCounters[2][3]~q\ & (((\regfile|du_mem|s_memory~1298_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1300_combout\,
	datab => \display|s_addrCounters[2][3]~q\,
	datac => \regfile|du_mem|s_memory~1293_combout\,
	datad => \regfile|du_mem|s_memory~1298_combout\,
	combout => \regfile|du_mem|s_memory~1301_combout\);

-- Location: LCCOMB_X80_Y33_N30
\display|Mux32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux32~1_combout\ = (\SW[1]~input_o\ & (!\display|Mux32~0_combout\ & (\regfile|du_mem|readData[1]~64_combout\ & \regfile|du_mem|s_memory~1301_combout\))) # (!\SW[1]~input_o\ & (\display|Mux32~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \display|Mux32~0_combout\,
	datac => \regfile|du_mem|readData[1]~64_combout\,
	datad => \regfile|du_mem|s_memory~1301_combout\,
	combout => \display|Mux32~1_combout\);

-- Location: LCCOMB_X81_Y24_N0
\instmem|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux28~0_combout\ = (!\display|s_addrCounters[1][5]~q\ & (!\display|s_addrCounters[1][4]~q\ & !\display|s_addrCounters[1][2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[1][5]~q\,
	datac => \display|s_addrCounters[1][4]~q\,
	datad => \display|s_addrCounters[1][2]~q\,
	combout => \instmem|Mux28~0_combout\);

-- Location: LCCOMB_X84_Y26_N10
\instmem|Mux26~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux26~5_combout\ = (!\display|s_addrCounters[1][4]~q\ & (!\display|s_addrCounters[1][5]~q\ & (\display|s_addrCounters[1][3]~q\ & !\display|s_addrCounters[1][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[1][4]~q\,
	datab => \display|s_addrCounters[1][5]~q\,
	datac => \display|s_addrCounters[1][3]~q\,
	datad => \display|s_addrCounters[1][2]~q\,
	combout => \instmem|Mux26~5_combout\);

-- Location: LCCOMB_X80_Y24_N8
\instmem|Mux33~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux33~1_combout\ = (\display|s_addrCounters[1][1]~q\ & (((\display|s_addrCounters[1][0]~q\) # (!\instmem|Mux26~5_combout\)))) # (!\display|s_addrCounters[1][1]~q\ & (((!\display|s_addrCounters[1][0]~q\)) # (!\instmem|Mux28~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[1][1]~q\,
	datab => \instmem|Mux28~0_combout\,
	datac => \display|s_addrCounters[1][0]~q\,
	datad => \instmem|Mux26~5_combout\,
	combout => \instmem|Mux33~1_combout\);

-- Location: LCCOMB_X80_Y24_N2
\display|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux30~0_combout\ = (\SW[1]~input_o\ & (\SW[0]~input_o\)) # (!\SW[1]~input_o\ & ((\SW[0]~input_o\ & ((!\instmem|Mux33~1_combout\))) # (!\SW[0]~input_o\ & (\pcupd|s_pc\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \SW[0]~input_o\,
	datac => \pcupd|s_pc\(7),
	datad => \instmem|Mux33~1_combout\,
	combout => \display|Mux30~0_combout\);

-- Location: LCCOMB_X65_Y27_N0
\regfile|du_mem|s_memory~461feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~461feeder_combout\ = \alu|Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux24~1_combout\,
	combout => \regfile|du_mem|s_memory~461feeder_combout\);

-- Location: FF_X65_Y27_N1
\regfile|du_mem|s_memory~461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~461feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~461_q\);

-- Location: FF_X61_Y28_N9
\regfile|du_mem|s_memory~525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~525_q\);

-- Location: LCCOMB_X61_Y32_N10
\regfile|du_mem|s_memory~493feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~493feeder_combout\ = \alu|Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux24~1_combout\,
	combout => \regfile|du_mem|s_memory~493feeder_combout\);

-- Location: FF_X61_Y32_N11
\regfile|du_mem|s_memory~493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~493feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~493_q\);

-- Location: FF_X61_Y32_N29
\regfile|du_mem|s_memory~429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~429_q\);

-- Location: LCCOMB_X61_Y32_N28
\regfile|du_mem|s_memory~1319\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1319_combout\ = (\display|s_addrCounters[2][0]~q\ & (((\display|s_addrCounters[2][1]~q\)))) # (!\display|s_addrCounters[2][0]~q\ & ((\display|s_addrCounters[2][1]~q\ & (\regfile|du_mem|s_memory~493_q\)) # 
-- (!\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~429_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~493_q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~429_q\,
	datad => \display|s_addrCounters[2][1]~q\,
	combout => \regfile|du_mem|s_memory~1319_combout\);

-- Location: LCCOMB_X61_Y28_N8
\regfile|du_mem|s_memory~1320\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1320_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~1319_combout\ & ((\regfile|du_mem|s_memory~525_q\))) # (!\regfile|du_mem|s_memory~1319_combout\ & (\regfile|du_mem|s_memory~461_q\)))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (((\regfile|du_mem|s_memory~1319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~461_q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~525_q\,
	datad => \regfile|du_mem|s_memory~1319_combout\,
	combout => \regfile|du_mem|s_memory~1320_combout\);

-- Location: FF_X66_Y27_N17
\regfile|du_mem|s_memory~173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~173_q\);

-- Location: LCCOMB_X67_Y27_N28
\regfile|du_mem|s_memory~237feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~237feeder_combout\ = \alu|Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux24~1_combout\,
	combout => \regfile|du_mem|s_memory~237feeder_combout\);

-- Location: FF_X67_Y27_N29
\regfile|du_mem|s_memory~237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~237feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~237_q\);

-- Location: LCCOMB_X66_Y27_N16
\regfile|du_mem|s_memory~1314\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1314_combout\ = (\display|s_addrCounters[2][0]~q\ & (\display|s_addrCounters[2][1]~q\)) # (!\display|s_addrCounters[2][0]~q\ & ((\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~237_q\))) # 
-- (!\display|s_addrCounters[2][1]~q\ & (\regfile|du_mem|s_memory~173_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~173_q\,
	datad => \regfile|du_mem|s_memory~237_q\,
	combout => \regfile|du_mem|s_memory~1314_combout\);

-- Location: LCCOMB_X67_Y35_N0
\regfile|du_mem|s_memory~205feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~205feeder_combout\ = \alu|Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux24~1_combout\,
	combout => \regfile|du_mem|s_memory~205feeder_combout\);

-- Location: FF_X67_Y35_N1
\regfile|du_mem|s_memory~205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~205feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~205_q\);

-- Location: FF_X67_Y35_N23
\regfile|du_mem|s_memory~269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~269_q\);

-- Location: LCCOMB_X67_Y35_N22
\regfile|du_mem|s_memory~1315\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1315_combout\ = (\regfile|du_mem|s_memory~1314_combout\ & (((\regfile|du_mem|s_memory~269_q\) # (!\display|s_addrCounters[2][0]~q\)))) # (!\regfile|du_mem|s_memory~1314_combout\ & (\regfile|du_mem|s_memory~205_q\ & 
-- ((\display|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1314_combout\,
	datab => \regfile|du_mem|s_memory~205_q\,
	datac => \regfile|du_mem|s_memory~269_q\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \regfile|du_mem|s_memory~1315_combout\);

-- Location: LCCOMB_X68_Y26_N12
\regfile|du_mem|s_memory~109feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~109feeder_combout\ = \alu|Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux24~1_combout\,
	combout => \regfile|du_mem|s_memory~109feeder_combout\);

-- Location: FF_X68_Y26_N13
\regfile|du_mem|s_memory~109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~109feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~109_q\);

-- Location: FF_X69_Y26_N1
\regfile|du_mem|s_memory~141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~141_q\);

-- Location: LCCOMB_X74_Y26_N16
\regfile|du_mem|s_memory~77feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~77feeder_combout\ = \alu|Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux24~1_combout\,
	combout => \regfile|du_mem|s_memory~77feeder_combout\);

-- Location: FF_X74_Y26_N17
\regfile|du_mem|s_memory~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~77feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~77_q\);

-- Location: FF_X68_Y26_N15
\regfile|du_mem|s_memory~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~45_q\);

-- Location: LCCOMB_X68_Y26_N14
\regfile|du_mem|s_memory~1316\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1316_combout\ = (\display|s_addrCounters[2][1]~q\ & (((\display|s_addrCounters[2][0]~q\)))) # (!\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~77_q\)) # 
-- (!\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~45_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \regfile|du_mem|s_memory~77_q\,
	datac => \regfile|du_mem|s_memory~45_q\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \regfile|du_mem|s_memory~1316_combout\);

-- Location: LCCOMB_X69_Y26_N0
\regfile|du_mem|s_memory~1317\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1317_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~1316_combout\ & ((\regfile|du_mem|s_memory~141_q\))) # (!\regfile|du_mem|s_memory~1316_combout\ & (\regfile|du_mem|s_memory~109_q\)))) # 
-- (!\display|s_addrCounters[2][1]~q\ & (((\regfile|du_mem|s_memory~1316_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~109_q\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~141_q\,
	datad => \regfile|du_mem|s_memory~1316_combout\,
	combout => \regfile|du_mem|s_memory~1317_combout\);

-- Location: LCCOMB_X77_Y26_N24
\regfile|du_mem|s_memory~1318\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1318_combout\ = (\display|s_addrCounters[2][3]~q\ & (((\display|s_addrCounters[2][2]~q\)))) # (!\display|s_addrCounters[2][3]~q\ & ((\display|s_addrCounters[2][2]~q\ & (\regfile|du_mem|s_memory~1315_combout\)) # 
-- (!\display|s_addrCounters[2][2]~q\ & ((\regfile|du_mem|s_memory~1317_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1315_combout\,
	datab => \regfile|du_mem|s_memory~1317_combout\,
	datac => \display|s_addrCounters[2][3]~q\,
	datad => \display|s_addrCounters[2][2]~q\,
	combout => \regfile|du_mem|s_memory~1318_combout\);

-- Location: LCCOMB_X77_Y29_N24
\regfile|du_mem|s_memory~365feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~365feeder_combout\ = \alu|Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux24~1_combout\,
	combout => \regfile|du_mem|s_memory~365feeder_combout\);

-- Location: FF_X77_Y29_N25
\regfile|du_mem|s_memory~365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~365feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~365_q\);

-- Location: FF_X77_Y26_N19
\regfile|du_mem|s_memory~397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~397_q\);

-- Location: LCCOMB_X77_Y26_N8
\regfile|du_mem|s_memory~333feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~333feeder_combout\ = \alu|Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux24~1_combout\,
	combout => \regfile|du_mem|s_memory~333feeder_combout\);

-- Location: FF_X77_Y26_N9
\regfile|du_mem|s_memory~333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~333feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~333_q\);

-- Location: FF_X77_Y29_N11
\regfile|du_mem|s_memory~301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~301_q\);

-- Location: LCCOMB_X77_Y29_N10
\regfile|du_mem|s_memory~1312\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1312_combout\ = (\display|s_addrCounters[2][1]~q\ & (((\display|s_addrCounters[2][0]~q\)))) # (!\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~333_q\)) # 
-- (!\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~301_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~333_q\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~301_q\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \regfile|du_mem|s_memory~1312_combout\);

-- Location: LCCOMB_X77_Y26_N18
\regfile|du_mem|s_memory~1313\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1313_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~1312_combout\ & ((\regfile|du_mem|s_memory~397_q\))) # (!\regfile|du_mem|s_memory~1312_combout\ & (\regfile|du_mem|s_memory~365_q\)))) # 
-- (!\display|s_addrCounters[2][1]~q\ & (((\regfile|du_mem|s_memory~1312_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~365_q\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~397_q\,
	datad => \regfile|du_mem|s_memory~1312_combout\,
	combout => \regfile|du_mem|s_memory~1313_combout\);

-- Location: LCCOMB_X77_Y26_N26
\regfile|du_mem|s_memory~1321\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1321_combout\ = (\regfile|du_mem|s_memory~1318_combout\ & ((\regfile|du_mem|s_memory~1320_combout\) # ((!\display|s_addrCounters[2][3]~q\)))) # (!\regfile|du_mem|s_memory~1318_combout\ & (((\display|s_addrCounters[2][3]~q\ & 
-- \regfile|du_mem|s_memory~1313_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1320_combout\,
	datab => \regfile|du_mem|s_memory~1318_combout\,
	datac => \display|s_addrCounters[2][3]~q\,
	datad => \regfile|du_mem|s_memory~1313_combout\,
	combout => \regfile|du_mem|s_memory~1321_combout\);

-- Location: LCCOMB_X80_Y24_N4
\display|Mux30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux30~1_combout\ = (\SW[1]~input_o\ & (!\display|Mux30~0_combout\ & (\regfile|du_mem|s_memory~1321_combout\ & \regfile|du_mem|readData[1]~64_combout\))) # (!\SW[1]~input_o\ & (\display|Mux30~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \display|Mux30~0_combout\,
	datac => \regfile|du_mem|s_memory~1321_combout\,
	datad => \regfile|du_mem|readData[1]~64_combout\,
	combout => \display|Mux30~1_combout\);

-- Location: LCCOMB_X84_Y24_N14
\instmem|Mux33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux33~0_combout\ = (\display|s_addrCounters[1][0]~q\ & !\instmem|Mux29~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display|s_addrCounters[1][0]~q\,
	datac => \instmem|Mux29~0_combout\,
	combout => \instmem|Mux33~0_combout\);

-- Location: LCCOMB_X84_Y26_N28
\instmem|Mux37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux37~0_combout\ = (!\display|s_addrCounters[1][0]~q\ & ((!\instmem|Mux26~5_combout\) # (!\display|s_addrCounters[1][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display|s_addrCounters[1][1]~q\,
	datac => \display|s_addrCounters[1][0]~q\,
	datad => \instmem|Mux26~5_combout\,
	combout => \instmem|Mux37~0_combout\);

-- Location: FF_X66_Y27_N31
\regfile|du_mem|s_memory~172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~172_q\);

-- Location: LCCOMB_X66_Y27_N0
\regfile|du_mem|s_memory~204feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~204feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux25~1_combout\,
	combout => \regfile|du_mem|s_memory~204feeder_combout\);

-- Location: FF_X66_Y27_N1
\regfile|du_mem|s_memory~204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~204feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~204_q\);

-- Location: LCCOMB_X66_Y27_N30
\regfile|du_mem|s_memory~1302\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1302_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\display|s_addrCounters[2][1]~q\) # ((\regfile|du_mem|s_memory~204_q\)))) # (!\display|s_addrCounters[2][0]~q\ & (!\display|s_addrCounters[2][1]~q\ & 
-- (\regfile|du_mem|s_memory~172_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~172_q\,
	datad => \regfile|du_mem|s_memory~204_q\,
	combout => \regfile|du_mem|s_memory~1302_combout\);

-- Location: FF_X67_Y26_N25
\regfile|du_mem|s_memory~236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~236_q\);

-- Location: FF_X67_Y26_N23
\regfile|du_mem|s_memory~268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~268_q\);

-- Location: LCCOMB_X67_Y26_N22
\regfile|du_mem|s_memory~1303\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1303_combout\ = (\regfile|du_mem|s_memory~1302_combout\ & (((\regfile|du_mem|s_memory~268_q\) # (!\display|s_addrCounters[2][1]~q\)))) # (!\regfile|du_mem|s_memory~1302_combout\ & (\regfile|du_mem|s_memory~236_q\ & 
-- ((\display|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1302_combout\,
	datab => \regfile|du_mem|s_memory~236_q\,
	datac => \regfile|du_mem|s_memory~268_q\,
	datad => \display|s_addrCounters[2][1]~q\,
	combout => \regfile|du_mem|s_memory~1303_combout\);

-- Location: LCCOMB_X63_Y27_N28
\regfile|du_mem|s_memory~492feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~492feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux25~1_combout\,
	combout => \regfile|du_mem|s_memory~492feeder_combout\);

-- Location: FF_X63_Y27_N29
\regfile|du_mem|s_memory~492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~492feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~492_q\);

-- Location: FF_X63_Y27_N31
\regfile|du_mem|s_memory~524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~524_q\);

-- Location: FF_X62_Y35_N19
\regfile|du_mem|s_memory~428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~428_q\);

-- Location: LCCOMB_X62_Y35_N28
\regfile|du_mem|s_memory~460feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~460feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux25~1_combout\,
	combout => \regfile|du_mem|s_memory~460feeder_combout\);

-- Location: FF_X62_Y35_N29
\regfile|du_mem|s_memory~460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~460feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~460_q\);

-- Location: LCCOMB_X62_Y35_N18
\regfile|du_mem|s_memory~1309\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1309_combout\ = (\display|s_addrCounters[2][1]~q\ & (\display|s_addrCounters[2][0]~q\)) # (!\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~460_q\))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~428_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~428_q\,
	datad => \regfile|du_mem|s_memory~460_q\,
	combout => \regfile|du_mem|s_memory~1309_combout\);

-- Location: LCCOMB_X63_Y27_N30
\regfile|du_mem|s_memory~1310\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1310_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~1309_combout\ & ((\regfile|du_mem|s_memory~524_q\))) # (!\regfile|du_mem|s_memory~1309_combout\ & (\regfile|du_mem|s_memory~492_q\)))) # 
-- (!\display|s_addrCounters[2][1]~q\ & (((\regfile|du_mem|s_memory~1309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \regfile|du_mem|s_memory~492_q\,
	datac => \regfile|du_mem|s_memory~524_q\,
	datad => \regfile|du_mem|s_memory~1309_combout\,
	combout => \regfile|du_mem|s_memory~1310_combout\);

-- Location: LCCOMB_X65_Y35_N20
\regfile|du_mem|s_memory~108feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~108feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux25~1_combout\,
	combout => \regfile|du_mem|s_memory~108feeder_combout\);

-- Location: FF_X65_Y35_N21
\regfile|du_mem|s_memory~108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~108feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~108_q\);

-- Location: FF_X61_Y34_N5
\regfile|du_mem|s_memory~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~44_q\);

-- Location: LCCOMB_X61_Y34_N4
\regfile|du_mem|s_memory~1306\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1306_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~108_q\) # ((\display|s_addrCounters[2][0]~q\)))) # (!\display|s_addrCounters[2][1]~q\ & (((\regfile|du_mem|s_memory~44_q\ & 
-- !\display|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~108_q\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~44_q\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \regfile|du_mem|s_memory~1306_combout\);

-- Location: FF_X62_Y27_N31
\regfile|du_mem|s_memory~140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~140_q\);

-- Location: LCCOMB_X62_Y27_N28
\regfile|du_mem|s_memory~76feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~76feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux25~1_combout\,
	combout => \regfile|du_mem|s_memory~76feeder_combout\);

-- Location: FF_X62_Y27_N29
\regfile|du_mem|s_memory~76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~76feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~76_q\);

-- Location: LCCOMB_X62_Y27_N30
\regfile|du_mem|s_memory~1307\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1307_combout\ = (\regfile|du_mem|s_memory~1306_combout\ & (((\regfile|du_mem|s_memory~140_q\)) # (!\display|s_addrCounters[2][0]~q\))) # (!\regfile|du_mem|s_memory~1306_combout\ & (\display|s_addrCounters[2][0]~q\ & 
-- ((\regfile|du_mem|s_memory~76_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1306_combout\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~140_q\,
	datad => \regfile|du_mem|s_memory~76_q\,
	combout => \regfile|du_mem|s_memory~1307_combout\);

-- Location: FF_X61_Y29_N17
\regfile|du_mem|s_memory~300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~300_q\);

-- Location: LCCOMB_X62_Y29_N28
\regfile|du_mem|s_memory~364feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~364feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux25~1_combout\,
	combout => \regfile|du_mem|s_memory~364feeder_combout\);

-- Location: FF_X62_Y29_N29
\regfile|du_mem|s_memory~364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~364feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~364_q\);

-- Location: LCCOMB_X61_Y29_N16
\regfile|du_mem|s_memory~1304\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1304_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\) # ((\regfile|du_mem|s_memory~364_q\)))) # (!\display|s_addrCounters[2][1]~q\ & (!\display|s_addrCounters[2][0]~q\ & 
-- (\regfile|du_mem|s_memory~300_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~300_q\,
	datad => \regfile|du_mem|s_memory~364_q\,
	combout => \regfile|du_mem|s_memory~1304_combout\);

-- Location: LCCOMB_X69_Y35_N4
\regfile|du_mem|s_memory~332feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~332feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux25~1_combout\,
	combout => \regfile|du_mem|s_memory~332feeder_combout\);

-- Location: FF_X69_Y35_N5
\regfile|du_mem|s_memory~332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~332feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~332_q\);

-- Location: FF_X66_Y26_N13
\regfile|du_mem|s_memory~396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~396_q\);

-- Location: LCCOMB_X66_Y26_N12
\regfile|du_mem|s_memory~1305\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1305_combout\ = (\regfile|du_mem|s_memory~1304_combout\ & (((\regfile|du_mem|s_memory~396_q\) # (!\display|s_addrCounters[2][0]~q\)))) # (!\regfile|du_mem|s_memory~1304_combout\ & (\regfile|du_mem|s_memory~332_q\ & 
-- ((\display|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1304_combout\,
	datab => \regfile|du_mem|s_memory~332_q\,
	datac => \regfile|du_mem|s_memory~396_q\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \regfile|du_mem|s_memory~1305_combout\);

-- Location: LCCOMB_X67_Y26_N20
\regfile|du_mem|s_memory~1308\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1308_combout\ = (\display|s_addrCounters[2][3]~q\ & (((\display|s_addrCounters[2][2]~q\) # (\regfile|du_mem|s_memory~1305_combout\)))) # (!\display|s_addrCounters[2][3]~q\ & (\regfile|du_mem|s_memory~1307_combout\ & 
-- (!\display|s_addrCounters[2][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1307_combout\,
	datab => \display|s_addrCounters[2][3]~q\,
	datac => \display|s_addrCounters[2][2]~q\,
	datad => \regfile|du_mem|s_memory~1305_combout\,
	combout => \regfile|du_mem|s_memory~1308_combout\);

-- Location: LCCOMB_X67_Y26_N10
\regfile|du_mem|s_memory~1311\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1311_combout\ = (\display|s_addrCounters[2][2]~q\ & ((\regfile|du_mem|s_memory~1308_combout\ & ((\regfile|du_mem|s_memory~1310_combout\))) # (!\regfile|du_mem|s_memory~1308_combout\ & (\regfile|du_mem|s_memory~1303_combout\)))) # 
-- (!\display|s_addrCounters[2][2]~q\ & (((\regfile|du_mem|s_memory~1308_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1303_combout\,
	datab => \regfile|du_mem|s_memory~1310_combout\,
	datac => \display|s_addrCounters[2][2]~q\,
	datad => \regfile|du_mem|s_memory~1308_combout\,
	combout => \regfile|du_mem|s_memory~1311_combout\);

-- Location: LCCOMB_X67_Y26_N24
\regfile|du_mem|readData[6]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|readData[6]~68_combout\ = (\regfile|du_mem|s_memory~1311_combout\ & (!\display|s_addrCounters[2][4]~q\ & !\regfile|du_mem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1311_combout\,
	datab => \display|s_addrCounters[2][4]~q\,
	datad => \regfile|du_mem|Equal0~0_combout\,
	combout => \regfile|du_mem|readData[6]~68_combout\);

-- Location: LCCOMB_X85_Y24_N28
\display|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux31~0_combout\ = (\SW[1]~input_o\ & (((\SW[0]~input_o\) # (\regfile|du_mem|readData[6]~68_combout\)))) # (!\SW[1]~input_o\ & (\pcupd|s_pc\(6) & (!\SW[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(6),
	datab => \SW[1]~input_o\,
	datac => \SW[0]~input_o\,
	datad => \regfile|du_mem|readData[6]~68_combout\,
	combout => \display|Mux31~0_combout\);

-- Location: LCCOMB_X85_Y24_N2
\display|Mux31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux31~1_combout\ = (\SW[0]~input_o\ & (!\instmem|Mux33~0_combout\ & (!\instmem|Mux37~0_combout\ & !\display|Mux31~0_combout\))) # (!\SW[0]~input_o\ & (((\display|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux33~0_combout\,
	datab => \instmem|Mux37~0_combout\,
	datac => \SW[0]~input_o\,
	datad => \display|Mux31~0_combout\,
	combout => \display|Mux31~1_combout\);

-- Location: LCCOMB_X111_Y28_N28
\display|Mux59~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux59~0_combout\ = (\display|Mux30~1_combout\ & (\display|Mux33~1_combout\ & (\display|Mux32~1_combout\ $ (\display|Mux31~1_combout\)))) # (!\display|Mux30~1_combout\ & (!\display|Mux32~1_combout\ & (\display|Mux33~1_combout\ $ 
-- (\display|Mux31~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux33~1_combout\,
	datab => \display|Mux32~1_combout\,
	datac => \display|Mux30~1_combout\,
	datad => \display|Mux31~1_combout\,
	combout => \display|Mux59~0_combout\);

-- Location: LCCOMB_X111_Y28_N10
\display|Mux58~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux58~0_combout\ = (\display|Mux32~1_combout\ & ((\display|Mux33~1_combout\ & (\display|Mux30~1_combout\)) # (!\display|Mux33~1_combout\ & ((\display|Mux31~1_combout\))))) # (!\display|Mux32~1_combout\ & (\display|Mux31~1_combout\ & 
-- (\display|Mux33~1_combout\ $ (\display|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux33~1_combout\,
	datab => \display|Mux32~1_combout\,
	datac => \display|Mux30~1_combout\,
	datad => \display|Mux31~1_combout\,
	combout => \display|Mux58~0_combout\);

-- Location: LCCOMB_X111_Y28_N16
\display|Mux57~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux57~0_combout\ = (\display|Mux30~1_combout\ & (\display|Mux31~1_combout\ & ((\display|Mux32~1_combout\) # (!\display|Mux33~1_combout\)))) # (!\display|Mux30~1_combout\ & (!\display|Mux33~1_combout\ & (\display|Mux32~1_combout\ & 
-- !\display|Mux31~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux33~1_combout\,
	datab => \display|Mux32~1_combout\,
	datac => \display|Mux30~1_combout\,
	datad => \display|Mux31~1_combout\,
	combout => \display|Mux57~0_combout\);

-- Location: LCCOMB_X111_Y28_N22
\display|Mux56~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux56~0_combout\ = (\display|Mux32~1_combout\ & ((\display|Mux33~1_combout\ & ((\display|Mux31~1_combout\))) # (!\display|Mux33~1_combout\ & (\display|Mux30~1_combout\ & !\display|Mux31~1_combout\)))) # (!\display|Mux32~1_combout\ & 
-- (!\display|Mux30~1_combout\ & (\display|Mux33~1_combout\ $ (\display|Mux31~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux33~1_combout\,
	datab => \display|Mux32~1_combout\,
	datac => \display|Mux30~1_combout\,
	datad => \display|Mux31~1_combout\,
	combout => \display|Mux56~0_combout\);

-- Location: LCCOMB_X111_Y28_N4
\display|Mux55~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux55~0_combout\ = (\display|Mux32~1_combout\ & (\display|Mux33~1_combout\ & (!\display|Mux30~1_combout\))) # (!\display|Mux32~1_combout\ & ((\display|Mux31~1_combout\ & ((!\display|Mux30~1_combout\))) # (!\display|Mux31~1_combout\ & 
-- (\display|Mux33~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux33~1_combout\,
	datab => \display|Mux32~1_combout\,
	datac => \display|Mux30~1_combout\,
	datad => \display|Mux31~1_combout\,
	combout => \display|Mux55~0_combout\);

-- Location: LCCOMB_X111_Y28_N14
\display|Mux54~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux54~0_combout\ = (\display|Mux33~1_combout\ & (\display|Mux30~1_combout\ $ (((\display|Mux32~1_combout\) # (!\display|Mux31~1_combout\))))) # (!\display|Mux33~1_combout\ & (\display|Mux32~1_combout\ & (!\display|Mux30~1_combout\ & 
-- !\display|Mux31~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux33~1_combout\,
	datab => \display|Mux32~1_combout\,
	datac => \display|Mux30~1_combout\,
	datad => \display|Mux31~1_combout\,
	combout => \display|Mux54~0_combout\);

-- Location: LCCOMB_X111_Y28_N12
\display|Mux53~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux53~0_combout\ = (\display|Mux33~1_combout\ & ((\display|Mux30~1_combout\) # (\display|Mux32~1_combout\ $ (\display|Mux31~1_combout\)))) # (!\display|Mux33~1_combout\ & ((\display|Mux32~1_combout\) # (\display|Mux30~1_combout\ $ 
-- (\display|Mux31~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux33~1_combout\,
	datab => \display|Mux32~1_combout\,
	datac => \display|Mux30~1_combout\,
	datad => \display|Mux31~1_combout\,
	combout => \display|Mux53~0_combout\);

-- Location: FF_X65_Y27_N17
\regfile|du_mem|s_memory~432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(10),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~432_q\);

-- Location: LCCOMB_X65_Y27_N10
\regfile|du_mem|s_memory~464feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~464feeder_combout\ = \mux3|muxout\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(10),
	combout => \regfile|du_mem|s_memory~464feeder_combout\);

-- Location: FF_X65_Y27_N11
\regfile|du_mem|s_memory~464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~464feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~464_q\);

-- Location: LCCOMB_X65_Y27_N16
\regfile|du_mem|s_memory~1349\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1349_combout\ = (\display|s_addrCounters[2][1]~q\ & (\display|s_addrCounters[2][0]~q\)) # (!\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~464_q\))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~432_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~432_q\,
	datad => \regfile|du_mem|s_memory~464_q\,
	combout => \regfile|du_mem|s_memory~1349_combout\);

-- Location: LCCOMB_X73_Y27_N24
\regfile|du_mem|s_memory~496feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~496feeder_combout\ = \mux3|muxout\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(10),
	combout => \regfile|du_mem|s_memory~496feeder_combout\);

-- Location: FF_X73_Y27_N25
\regfile|du_mem|s_memory~496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~496feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~496_q\);

-- Location: FF_X74_Y27_N27
\regfile|du_mem|s_memory~528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(10),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~528_q\);

-- Location: LCCOMB_X74_Y27_N26
\regfile|du_mem|s_memory~1350\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1350_combout\ = (\regfile|du_mem|s_memory~1349_combout\ & (((\regfile|du_mem|s_memory~528_q\) # (!\display|s_addrCounters[2][1]~q\)))) # (!\regfile|du_mem|s_memory~1349_combout\ & (\regfile|du_mem|s_memory~496_q\ & 
-- ((\display|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1349_combout\,
	datab => \regfile|du_mem|s_memory~496_q\,
	datac => \regfile|du_mem|s_memory~528_q\,
	datad => \display|s_addrCounters[2][1]~q\,
	combout => \regfile|du_mem|s_memory~1350_combout\);

-- Location: LCCOMB_X67_Y27_N16
\regfile|du_mem|s_memory~240feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~240feeder_combout\ = \mux3|muxout\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(10),
	combout => \regfile|du_mem|s_memory~240feeder_combout\);

-- Location: FF_X67_Y27_N17
\regfile|du_mem|s_memory~240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~240feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~240_q\);

-- Location: FF_X67_Y27_N31
\regfile|du_mem|s_memory~272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(10),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~272_q\);

-- Location: FF_X66_Y27_N15
\regfile|du_mem|s_memory~176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(10),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~176_q\);

-- Location: LCCOMB_X63_Y30_N30
\regfile|du_mem|s_memory~208feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~208feeder_combout\ = \mux3|muxout\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(10),
	combout => \regfile|du_mem|s_memory~208feeder_combout\);

-- Location: FF_X63_Y30_N31
\regfile|du_mem|s_memory~208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~208feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~208_q\);

-- Location: LCCOMB_X66_Y27_N14
\regfile|du_mem|s_memory~1342\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1342_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\display|s_addrCounters[2][1]~q\) # ((\regfile|du_mem|s_memory~208_q\)))) # (!\display|s_addrCounters[2][0]~q\ & (!\display|s_addrCounters[2][1]~q\ & 
-- (\regfile|du_mem|s_memory~176_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~176_q\,
	datad => \regfile|du_mem|s_memory~208_q\,
	combout => \regfile|du_mem|s_memory~1342_combout\);

-- Location: LCCOMB_X67_Y27_N30
\regfile|du_mem|s_memory~1343\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1343_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~1342_combout\ & ((\regfile|du_mem|s_memory~272_q\))) # (!\regfile|du_mem|s_memory~1342_combout\ & (\regfile|du_mem|s_memory~240_q\)))) # 
-- (!\display|s_addrCounters[2][1]~q\ & (((\regfile|du_mem|s_memory~1342_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \regfile|du_mem|s_memory~240_q\,
	datac => \regfile|du_mem|s_memory~272_q\,
	datad => \regfile|du_mem|s_memory~1342_combout\,
	combout => \regfile|du_mem|s_memory~1343_combout\);

-- Location: FF_X68_Y26_N5
\regfile|du_mem|s_memory~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(10),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~48_q\);

-- Location: LCCOMB_X68_Y26_N18
\regfile|du_mem|s_memory~112feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~112feeder_combout\ = \mux3|muxout\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(10),
	combout => \regfile|du_mem|s_memory~112feeder_combout\);

-- Location: FF_X68_Y26_N19
\regfile|du_mem|s_memory~112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~112feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~112_q\);

-- Location: LCCOMB_X68_Y26_N4
\regfile|du_mem|s_memory~1346\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1346_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\) # ((\regfile|du_mem|s_memory~112_q\)))) # (!\display|s_addrCounters[2][1]~q\ & (!\display|s_addrCounters[2][0]~q\ & 
-- (\regfile|du_mem|s_memory~48_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~48_q\,
	datad => \regfile|du_mem|s_memory~112_q\,
	combout => \regfile|du_mem|s_memory~1346_combout\);

-- Location: FF_X77_Y31_N27
\regfile|du_mem|s_memory~144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(10),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~144_q\);

-- Location: LCCOMB_X77_Y31_N20
\regfile|du_mem|s_memory~80feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~80feeder_combout\ = \mux3|muxout\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(10),
	combout => \regfile|du_mem|s_memory~80feeder_combout\);

-- Location: FF_X77_Y31_N21
\regfile|du_mem|s_memory~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~80feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~80_q\);

-- Location: LCCOMB_X77_Y31_N26
\regfile|du_mem|s_memory~1347\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1347_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~1346_combout\ & (\regfile|du_mem|s_memory~144_q\)) # (!\regfile|du_mem|s_memory~1346_combout\ & ((\regfile|du_mem|s_memory~80_q\))))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~1346_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \regfile|du_mem|s_memory~1346_combout\,
	datac => \regfile|du_mem|s_memory~144_q\,
	datad => \regfile|du_mem|s_memory~80_q\,
	combout => \regfile|du_mem|s_memory~1347_combout\);

-- Location: LCCOMB_X69_Y35_N0
\regfile|du_mem|s_memory~336feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~336feeder_combout\ = \mux3|muxout\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(10),
	combout => \regfile|du_mem|s_memory~336feeder_combout\);

-- Location: FF_X69_Y35_N1
\regfile|du_mem|s_memory~336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~336feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~336_q\);

-- Location: FF_X72_Y27_N17
\regfile|du_mem|s_memory~304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(10),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~304_q\);

-- Location: LCCOMB_X72_Y28_N0
\regfile|du_mem|s_memory~368feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~368feeder_combout\ = \mux3|muxout\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(10),
	combout => \regfile|du_mem|s_memory~368feeder_combout\);

-- Location: FF_X72_Y28_N1
\regfile|du_mem|s_memory~368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~368feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~368_q\);

-- Location: LCCOMB_X72_Y27_N16
\regfile|du_mem|s_memory~1344\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1344_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\) # ((\regfile|du_mem|s_memory~368_q\)))) # (!\display|s_addrCounters[2][1]~q\ & (!\display|s_addrCounters[2][0]~q\ & 
-- (\regfile|du_mem|s_memory~304_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~304_q\,
	datad => \regfile|du_mem|s_memory~368_q\,
	combout => \regfile|du_mem|s_memory~1344_combout\);

-- Location: FF_X72_Y31_N7
\regfile|du_mem|s_memory~400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(10),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~400_q\);

-- Location: LCCOMB_X72_Y31_N6
\regfile|du_mem|s_memory~1345\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1345_combout\ = (\regfile|du_mem|s_memory~1344_combout\ & (((\regfile|du_mem|s_memory~400_q\) # (!\display|s_addrCounters[2][0]~q\)))) # (!\regfile|du_mem|s_memory~1344_combout\ & (\regfile|du_mem|s_memory~336_q\ & 
-- ((\display|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~336_q\,
	datab => \regfile|du_mem|s_memory~1344_combout\,
	datac => \regfile|du_mem|s_memory~400_q\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \regfile|du_mem|s_memory~1345_combout\);

-- Location: LCCOMB_X77_Y31_N24
\regfile|du_mem|s_memory~1348\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1348_combout\ = (\display|s_addrCounters[2][2]~q\ & (((\display|s_addrCounters[2][3]~q\)))) # (!\display|s_addrCounters[2][2]~q\ & ((\display|s_addrCounters[2][3]~q\ & ((\regfile|du_mem|s_memory~1345_combout\))) # 
-- (!\display|s_addrCounters[2][3]~q\ & (\regfile|du_mem|s_memory~1347_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1347_combout\,
	datab => \display|s_addrCounters[2][2]~q\,
	datac => \display|s_addrCounters[2][3]~q\,
	datad => \regfile|du_mem|s_memory~1345_combout\,
	combout => \regfile|du_mem|s_memory~1348_combout\);

-- Location: LCCOMB_X76_Y30_N28
\regfile|du_mem|s_memory~1351\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1351_combout\ = (\display|s_addrCounters[2][2]~q\ & ((\regfile|du_mem|s_memory~1348_combout\ & (\regfile|du_mem|s_memory~1350_combout\)) # (!\regfile|du_mem|s_memory~1348_combout\ & ((\regfile|du_mem|s_memory~1343_combout\))))) # 
-- (!\display|s_addrCounters[2][2]~q\ & (((\regfile|du_mem|s_memory~1348_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1350_combout\,
	datab => \display|s_addrCounters[2][2]~q\,
	datac => \regfile|du_mem|s_memory~1343_combout\,
	datad => \regfile|du_mem|s_memory~1348_combout\,
	combout => \regfile|du_mem|s_memory~1351_combout\);

-- Location: LCCOMB_X74_Y30_N28
\regfile|du_mem|readData[10]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|readData[10]~70_combout\ = (!\regfile|du_mem|Equal0~0_combout\ & (!\display|s_addrCounters[2][4]~q\ & \regfile|du_mem|s_memory~1351_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|Equal0~0_combout\,
	datab => \display|s_addrCounters[2][4]~q\,
	datad => \regfile|du_mem|s_memory~1351_combout\,
	combout => \regfile|du_mem|readData[10]~70_combout\);

-- Location: LCCOMB_X74_Y32_N14
\pcupd|s_pc[8]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupd|s_pc[8]~42_combout\ = (\pcupd|s_pc\(8) & (\pcupd|s_pc[7]~41\ $ (GND))) # (!\pcupd|s_pc\(8) & (!\pcupd|s_pc[7]~41\ & VCC))
-- \pcupd|s_pc[8]~43\ = CARRY((\pcupd|s_pc\(8) & !\pcupd|s_pc[7]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcupd|s_pc\(8),
	datad => VCC,
	cin => \pcupd|s_pc[7]~41\,
	combout => \pcupd|s_pc[8]~42_combout\,
	cout => \pcupd|s_pc[8]~43\);

-- Location: FF_X74_Y32_N15
\pcupd|s_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \pcupd|s_pc[8]~42_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupd|s_pc\(8));

-- Location: LCCOMB_X74_Y32_N16
\pcupd|s_pc[9]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupd|s_pc[9]~44_combout\ = (\pcupd|s_pc\(9) & (!\pcupd|s_pc[8]~43\)) # (!\pcupd|s_pc\(9) & ((\pcupd|s_pc[8]~43\) # (GND)))
-- \pcupd|s_pc[9]~45\ = CARRY((!\pcupd|s_pc[8]~43\) # (!\pcupd|s_pc\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcupd|s_pc\(9),
	datad => VCC,
	cin => \pcupd|s_pc[8]~43\,
	combout => \pcupd|s_pc[9]~44_combout\,
	cout => \pcupd|s_pc[9]~45\);

-- Location: FF_X74_Y32_N17
\pcupd|s_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \pcupd|s_pc[9]~44_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupd|s_pc\(9));

-- Location: LCCOMB_X74_Y32_N18
\pcupd|s_pc[10]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupd|s_pc[10]~46_combout\ = (\pcupd|s_pc\(10) & (\pcupd|s_pc[9]~45\ $ (GND))) # (!\pcupd|s_pc\(10) & (!\pcupd|s_pc[9]~45\ & VCC))
-- \pcupd|s_pc[10]~47\ = CARRY((\pcupd|s_pc\(10) & !\pcupd|s_pc[9]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcupd|s_pc\(10),
	datad => VCC,
	cin => \pcupd|s_pc[9]~45\,
	combout => \pcupd|s_pc[10]~46_combout\,
	cout => \pcupd|s_pc[10]~47\);

-- Location: FF_X74_Y32_N19
\pcupd|s_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \pcupd|s_pc[10]~46_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupd|s_pc\(10));

-- Location: LCCOMB_X85_Y24_N20
\display|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux27~0_combout\ = (\SW[0]~input_o\ & (((\SW[1]~input_o\)))) # (!\SW[0]~input_o\ & ((\SW[1]~input_o\ & (\regfile|du_mem|readData[10]~70_combout\)) # (!\SW[1]~input_o\ & ((\pcupd|s_pc\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|readData[10]~70_combout\,
	datab => \pcupd|s_pc\(10),
	datac => \SW[0]~input_o\,
	datad => \SW[1]~input_o\,
	combout => \display|Mux27~0_combout\);

-- Location: LCCOMB_X85_Y24_N10
\display|Mux27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux27~1_combout\ = (\SW[0]~input_o\ & (!\instmem|Mux33~0_combout\ & (!\instmem|Mux37~0_combout\ & !\display|Mux27~0_combout\))) # (!\SW[0]~input_o\ & (((\display|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux33~0_combout\,
	datab => \instmem|Mux37~0_combout\,
	datac => \SW[0]~input_o\,
	datad => \display|Mux27~0_combout\,
	combout => \display|Mux27~1_combout\);

-- Location: LCCOMB_X81_Y26_N16
\instmem|Mux26~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux26~6_combout\ = ((\display|s_addrCounters[1][3]~q\ & ((\display|s_addrCounters[1][1]~q\) # (\display|s_addrCounters[1][2]~q\)))) # (!\instmem|Mux26~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[1][1]~q\,
	datab => \instmem|Mux26~4_combout\,
	datac => \display|s_addrCounters[1][2]~q\,
	datad => \display|s_addrCounters[1][3]~q\,
	combout => \instmem|Mux26~6_combout\);

-- Location: LCCOMB_X80_Y24_N14
\instmem|Mux37~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux37~1_combout\ = (\display|s_addrCounters[1][0]~q\ & (((\instmem|Mux26~6_combout\)))) # (!\display|s_addrCounters[1][0]~q\ & (((!\instmem|Mux26~5_combout\)) # (!\display|s_addrCounters[1][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[1][1]~q\,
	datab => \instmem|Mux26~6_combout\,
	datac => \display|s_addrCounters[1][0]~q\,
	datad => \instmem|Mux26~5_combout\,
	combout => \instmem|Mux37~1_combout\);

-- Location: LCCOMB_X74_Y32_N20
\pcupd|s_pc[11]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupd|s_pc[11]~48_combout\ = (\pcupd|s_pc\(11) & (!\pcupd|s_pc[10]~47\)) # (!\pcupd|s_pc\(11) & ((\pcupd|s_pc[10]~47\) # (GND)))
-- \pcupd|s_pc[11]~49\ = CARRY((!\pcupd|s_pc[10]~47\) # (!\pcupd|s_pc\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcupd|s_pc\(11),
	datad => VCC,
	cin => \pcupd|s_pc[10]~47\,
	combout => \pcupd|s_pc[11]~48_combout\,
	cout => \pcupd|s_pc[11]~49\);

-- Location: FF_X74_Y32_N21
\pcupd|s_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \pcupd|s_pc[11]~48_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupd|s_pc\(11));

-- Location: LCCOMB_X85_Y24_N12
\display|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux26~0_combout\ = (\SW[0]~input_o\ & (((\SW[1]~input_o\)) # (!\instmem|Mux37~1_combout\))) # (!\SW[0]~input_o\ & (((\pcupd|s_pc\(11) & !\SW[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux37~1_combout\,
	datab => \SW[0]~input_o\,
	datac => \pcupd|s_pc\(11),
	datad => \SW[1]~input_o\,
	combout => \display|Mux26~0_combout\);

-- Location: LCCOMB_X73_Y26_N16
\regfile|du_mem|s_memory~401feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~401feeder_combout\ = \mux3|muxout\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(11),
	combout => \regfile|du_mem|s_memory~401feeder_combout\);

-- Location: FF_X73_Y26_N17
\regfile|du_mem|s_memory~401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~401feeder_combout\,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~401_q\);

-- Location: LCCOMB_X77_Y29_N4
\regfile|du_mem|s_memory~369feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~369feeder_combout\ = \mux3|muxout\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(11),
	combout => \regfile|du_mem|s_memory~369feeder_combout\);

-- Location: FF_X77_Y29_N5
\regfile|du_mem|s_memory~369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~369feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~369_q\);

-- Location: FF_X77_Y29_N27
\regfile|du_mem|s_memory~305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(11),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~305_q\);

-- Location: LCCOMB_X76_Y33_N0
\regfile|du_mem|s_memory~337feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~337feeder_combout\ = \mux3|muxout\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(11),
	combout => \regfile|du_mem|s_memory~337feeder_combout\);

-- Location: FF_X76_Y33_N1
\regfile|du_mem|s_memory~337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~337feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~337_q\);

-- Location: LCCOMB_X77_Y29_N26
\regfile|du_mem|s_memory~1352\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1352_combout\ = (\display|s_addrCounters[2][1]~q\ & (\display|s_addrCounters[2][0]~q\)) # (!\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~337_q\))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~305_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~305_q\,
	datad => \regfile|du_mem|s_memory~337_q\,
	combout => \regfile|du_mem|s_memory~1352_combout\);

-- Location: LCCOMB_X77_Y26_N12
\regfile|du_mem|s_memory~1353\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1353_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~1352_combout\ & (\regfile|du_mem|s_memory~401_q\)) # (!\regfile|du_mem|s_memory~1352_combout\ & ((\regfile|du_mem|s_memory~369_q\))))) # 
-- (!\display|s_addrCounters[2][1]~q\ & (((\regfile|du_mem|s_memory~1352_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~401_q\,
	datab => \regfile|du_mem|s_memory~369_q\,
	datac => \display|s_addrCounters[2][1]~q\,
	datad => \regfile|du_mem|s_memory~1352_combout\,
	combout => \regfile|du_mem|s_memory~1353_combout\);

-- Location: LCCOMB_X74_Y26_N6
\regfile|du_mem|s_memory~81feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~81feeder_combout\ = \mux3|muxout\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(11),
	combout => \regfile|du_mem|s_memory~81feeder_combout\);

-- Location: FF_X74_Y26_N7
\regfile|du_mem|s_memory~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~81feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~81_q\);

-- Location: FF_X70_Y26_N5
\regfile|du_mem|s_memory~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(11),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~49_q\);

-- Location: LCCOMB_X70_Y26_N4
\regfile|du_mem|s_memory~1356\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1356_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~81_q\) # ((\display|s_addrCounters[2][1]~q\)))) # (!\display|s_addrCounters[2][0]~q\ & (((\regfile|du_mem|s_memory~49_q\ & 
-- !\display|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~81_q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~49_q\,
	datad => \display|s_addrCounters[2][1]~q\,
	combout => \regfile|du_mem|s_memory~1356_combout\);

-- Location: FF_X69_Y26_N21
\regfile|du_mem|s_memory~145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(11),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~145_q\);

-- Location: LCCOMB_X70_Y26_N18
\regfile|du_mem|s_memory~113feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~113feeder_combout\ = \mux3|muxout\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(11),
	combout => \regfile|du_mem|s_memory~113feeder_combout\);

-- Location: FF_X70_Y26_N19
\regfile|du_mem|s_memory~113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~113feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~113_q\);

-- Location: LCCOMB_X69_Y26_N20
\regfile|du_mem|s_memory~1357\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1357_combout\ = (\regfile|du_mem|s_memory~1356_combout\ & (((\regfile|du_mem|s_memory~145_q\)) # (!\display|s_addrCounters[2][1]~q\))) # (!\regfile|du_mem|s_memory~1356_combout\ & (\display|s_addrCounters[2][1]~q\ & 
-- ((\regfile|du_mem|s_memory~113_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1356_combout\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~145_q\,
	datad => \regfile|du_mem|s_memory~113_q\,
	combout => \regfile|du_mem|s_memory~1357_combout\);

-- Location: LCCOMB_X66_Y27_N28
\regfile|du_mem|s_memory~209feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~209feeder_combout\ = \mux3|muxout\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(11),
	combout => \regfile|du_mem|s_memory~209feeder_combout\);

-- Location: FF_X66_Y27_N29
\regfile|du_mem|s_memory~209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~209feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~209_q\);

-- Location: FF_X67_Y27_N7
\regfile|du_mem|s_memory~273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(11),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~273_q\);

-- Location: FF_X66_Y27_N3
\regfile|du_mem|s_memory~177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(11),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~177_q\);

-- Location: LCCOMB_X67_Y27_N24
\regfile|du_mem|s_memory~241feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~241feeder_combout\ = \mux3|muxout\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(11),
	combout => \regfile|du_mem|s_memory~241feeder_combout\);

-- Location: FF_X67_Y27_N25
\regfile|du_mem|s_memory~241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~241feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~241_q\);

-- Location: LCCOMB_X66_Y27_N2
\regfile|du_mem|s_memory~1354\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1354_combout\ = (\display|s_addrCounters[2][0]~q\ & (\display|s_addrCounters[2][1]~q\)) # (!\display|s_addrCounters[2][0]~q\ & ((\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~241_q\))) # 
-- (!\display|s_addrCounters[2][1]~q\ & (\regfile|du_mem|s_memory~177_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~177_q\,
	datad => \regfile|du_mem|s_memory~241_q\,
	combout => \regfile|du_mem|s_memory~1354_combout\);

-- Location: LCCOMB_X67_Y27_N6
\regfile|du_mem|s_memory~1355\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1355_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~1354_combout\ & ((\regfile|du_mem|s_memory~273_q\))) # (!\regfile|du_mem|s_memory~1354_combout\ & (\regfile|du_mem|s_memory~209_q\)))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (((\regfile|du_mem|s_memory~1354_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \regfile|du_mem|s_memory~209_q\,
	datac => \regfile|du_mem|s_memory~273_q\,
	datad => \regfile|du_mem|s_memory~1354_combout\,
	combout => \regfile|du_mem|s_memory~1355_combout\);

-- Location: LCCOMB_X74_Y26_N28
\regfile|du_mem|s_memory~1358\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1358_combout\ = (\display|s_addrCounters[2][2]~q\ & (((\regfile|du_mem|s_memory~1355_combout\) # (\display|s_addrCounters[2][3]~q\)))) # (!\display|s_addrCounters[2][2]~q\ & (\regfile|du_mem|s_memory~1357_combout\ & 
-- ((!\display|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][2]~q\,
	datab => \regfile|du_mem|s_memory~1357_combout\,
	datac => \regfile|du_mem|s_memory~1355_combout\,
	datad => \display|s_addrCounters[2][3]~q\,
	combout => \regfile|du_mem|s_memory~1358_combout\);

-- Location: FF_X72_Y27_N31
\regfile|du_mem|s_memory~433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(11),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~433_q\);

-- Location: FF_X69_Y31_N21
\regfile|du_mem|s_memory~497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(11),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~497_q\);

-- Location: LCCOMB_X72_Y27_N30
\regfile|du_mem|s_memory~1359\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1359_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\) # ((\regfile|du_mem|s_memory~497_q\)))) # (!\display|s_addrCounters[2][1]~q\ & (!\display|s_addrCounters[2][0]~q\ & 
-- (\regfile|du_mem|s_memory~433_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~433_q\,
	datad => \regfile|du_mem|s_memory~497_q\,
	combout => \regfile|du_mem|s_memory~1359_combout\);

-- Location: LCCOMB_X74_Y29_N20
\regfile|du_mem|s_memory~465feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~465feeder_combout\ = \mux3|muxout\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(11),
	combout => \regfile|du_mem|s_memory~465feeder_combout\);

-- Location: FF_X74_Y29_N21
\regfile|du_mem|s_memory~465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~465feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~465_q\);

-- Location: FF_X74_Y27_N29
\regfile|du_mem|s_memory~529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(11),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~529_q\);

-- Location: LCCOMB_X74_Y27_N28
\regfile|du_mem|s_memory~1360\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1360_combout\ = (\regfile|du_mem|s_memory~1359_combout\ & (((\regfile|du_mem|s_memory~529_q\) # (!\display|s_addrCounters[2][0]~q\)))) # (!\regfile|du_mem|s_memory~1359_combout\ & (\regfile|du_mem|s_memory~465_q\ & 
-- ((\display|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1359_combout\,
	datab => \regfile|du_mem|s_memory~465_q\,
	datac => \regfile|du_mem|s_memory~529_q\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \regfile|du_mem|s_memory~1360_combout\);

-- Location: LCCOMB_X77_Y26_N6
\regfile|du_mem|s_memory~1361\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1361_combout\ = (\regfile|du_mem|s_memory~1358_combout\ & (((\regfile|du_mem|s_memory~1360_combout\) # (!\display|s_addrCounters[2][3]~q\)))) # (!\regfile|du_mem|s_memory~1358_combout\ & (\regfile|du_mem|s_memory~1353_combout\ & 
-- (\display|s_addrCounters[2][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1353_combout\,
	datab => \regfile|du_mem|s_memory~1358_combout\,
	datac => \display|s_addrCounters[2][3]~q\,
	datad => \regfile|du_mem|s_memory~1360_combout\,
	combout => \regfile|du_mem|s_memory~1361_combout\);

-- Location: LCCOMB_X85_Y24_N14
\display|Mux26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux26~1_combout\ = (\display|Mux26~0_combout\ & (!\SW[1]~input_o\)) # (!\display|Mux26~0_combout\ & (\SW[1]~input_o\ & (\regfile|du_mem|s_memory~1361_combout\ & \regfile|du_mem|readData[1]~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux26~0_combout\,
	datab => \SW[1]~input_o\,
	datac => \regfile|du_mem|s_memory~1361_combout\,
	datad => \regfile|du_mem|readData[1]~64_combout\,
	combout => \display|Mux26~1_combout\);

-- Location: FF_X66_Y27_N25
\regfile|du_mem|s_memory~175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(9),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~175_q\);

-- Location: LCCOMB_X67_Y27_N2
\regfile|du_mem|s_memory~239feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~239feeder_combout\ = \mux3|muxout\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(9),
	combout => \regfile|du_mem|s_memory~239feeder_combout\);

-- Location: FF_X67_Y27_N3
\regfile|du_mem|s_memory~239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~239feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~239_q\);

-- Location: LCCOMB_X66_Y27_N24
\regfile|du_mem|s_memory~1334\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1334_combout\ = (\display|s_addrCounters[2][0]~q\ & (\display|s_addrCounters[2][1]~q\)) # (!\display|s_addrCounters[2][0]~q\ & ((\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~239_q\))) # 
-- (!\display|s_addrCounters[2][1]~q\ & (\regfile|du_mem|s_memory~175_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~175_q\,
	datad => \regfile|du_mem|s_memory~239_q\,
	combout => \regfile|du_mem|s_memory~1334_combout\);

-- Location: LCCOMB_X65_Y26_N16
\regfile|du_mem|s_memory~207feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~207feeder_combout\ = \mux3|muxout\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(9),
	combout => \regfile|du_mem|s_memory~207feeder_combout\);

-- Location: FF_X65_Y26_N17
\regfile|du_mem|s_memory~207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~207feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~207_q\);

-- Location: FF_X65_Y26_N7
\regfile|du_mem|s_memory~271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(9),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~271_q\);

-- Location: LCCOMB_X65_Y26_N6
\regfile|du_mem|s_memory~1335\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1335_combout\ = (\regfile|du_mem|s_memory~1334_combout\ & (((\regfile|du_mem|s_memory~271_q\) # (!\display|s_addrCounters[2][0]~q\)))) # (!\regfile|du_mem|s_memory~1334_combout\ & (\regfile|du_mem|s_memory~207_q\ & 
-- ((\display|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1334_combout\,
	datab => \regfile|du_mem|s_memory~207_q\,
	datac => \regfile|du_mem|s_memory~271_q\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \regfile|du_mem|s_memory~1335_combout\);

-- Location: LCCOMB_X68_Y26_N26
\regfile|du_mem|s_memory~111feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~111feeder_combout\ = \mux3|muxout\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(9),
	combout => \regfile|du_mem|s_memory~111feeder_combout\);

-- Location: FF_X68_Y26_N27
\regfile|du_mem|s_memory~111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~111feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~111_q\);

-- Location: FF_X69_Y26_N13
\regfile|du_mem|s_memory~143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(9),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~143_q\);

-- Location: FF_X68_Y26_N25
\regfile|du_mem|s_memory~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(9),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~47_q\);

-- Location: LCCOMB_X69_Y26_N18
\regfile|du_mem|s_memory~79feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~79feeder_combout\ = \mux3|muxout\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(9),
	combout => \regfile|du_mem|s_memory~79feeder_combout\);

-- Location: FF_X69_Y26_N19
\regfile|du_mem|s_memory~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~79feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~79_q\);

-- Location: LCCOMB_X68_Y26_N24
\regfile|du_mem|s_memory~1336\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1336_combout\ = (\display|s_addrCounters[2][1]~q\ & (\display|s_addrCounters[2][0]~q\)) # (!\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~79_q\))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~47_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~47_q\,
	datad => \regfile|du_mem|s_memory~79_q\,
	combout => \regfile|du_mem|s_memory~1336_combout\);

-- Location: LCCOMB_X69_Y26_N12
\regfile|du_mem|s_memory~1337\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1337_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~1336_combout\ & ((\regfile|du_mem|s_memory~143_q\))) # (!\regfile|du_mem|s_memory~1336_combout\ & (\regfile|du_mem|s_memory~111_q\)))) # 
-- (!\display|s_addrCounters[2][1]~q\ & (((\regfile|du_mem|s_memory~1336_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~111_q\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~143_q\,
	datad => \regfile|du_mem|s_memory~1336_combout\,
	combout => \regfile|du_mem|s_memory~1337_combout\);

-- Location: LCCOMB_X69_Y26_N10
\regfile|du_mem|s_memory~1338\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1338_combout\ = (\display|s_addrCounters[2][3]~q\ & (\display|s_addrCounters[2][2]~q\)) # (!\display|s_addrCounters[2][3]~q\ & ((\display|s_addrCounters[2][2]~q\ & (\regfile|du_mem|s_memory~1335_combout\)) # 
-- (!\display|s_addrCounters[2][2]~q\ & ((\regfile|du_mem|s_memory~1337_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][3]~q\,
	datab => \display|s_addrCounters[2][2]~q\,
	datac => \regfile|du_mem|s_memory~1335_combout\,
	datad => \regfile|du_mem|s_memory~1337_combout\,
	combout => \regfile|du_mem|s_memory~1338_combout\);

-- Location: LCCOMB_X65_Y27_N26
\regfile|du_mem|s_memory~463feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~463feeder_combout\ = \mux3|muxout\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(9),
	combout => \regfile|du_mem|s_memory~463feeder_combout\);

-- Location: FF_X65_Y27_N27
\regfile|du_mem|s_memory~463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~463feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~463_q\);

-- Location: FF_X65_Y27_N29
\regfile|du_mem|s_memory~431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(9),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~431_q\);

-- Location: LCCOMB_X65_Y30_N30
\regfile|du_mem|s_memory~495feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~495feeder_combout\ = \mux3|muxout\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(9),
	combout => \regfile|du_mem|s_memory~495feeder_combout\);

-- Location: FF_X65_Y30_N31
\regfile|du_mem|s_memory~495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~495feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~495_q\);

-- Location: LCCOMB_X65_Y27_N28
\regfile|du_mem|s_memory~1339\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1339_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\) # ((\regfile|du_mem|s_memory~495_q\)))) # (!\display|s_addrCounters[2][1]~q\ & (!\display|s_addrCounters[2][0]~q\ & 
-- (\regfile|du_mem|s_memory~431_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~431_q\,
	datad => \regfile|du_mem|s_memory~495_q\,
	combout => \regfile|du_mem|s_memory~1339_combout\);

-- Location: FF_X67_Y29_N5
\regfile|du_mem|s_memory~527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(9),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~527_q\);

-- Location: LCCOMB_X67_Y29_N4
\regfile|du_mem|s_memory~1340\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1340_combout\ = (\regfile|du_mem|s_memory~1339_combout\ & (((\regfile|du_mem|s_memory~527_q\) # (!\display|s_addrCounters[2][0]~q\)))) # (!\regfile|du_mem|s_memory~1339_combout\ & (\regfile|du_mem|s_memory~463_q\ & 
-- ((\display|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~463_q\,
	datab => \regfile|du_mem|s_memory~1339_combout\,
	datac => \regfile|du_mem|s_memory~527_q\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \regfile|du_mem|s_memory~1340_combout\);

-- Location: FF_X76_Y33_N15
\regfile|du_mem|s_memory~303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(9),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~303_q\);

-- Location: LCCOMB_X76_Y33_N12
\regfile|du_mem|s_memory~335feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~335feeder_combout\ = \mux3|muxout\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(9),
	combout => \regfile|du_mem|s_memory~335feeder_combout\);

-- Location: FF_X76_Y33_N13
\regfile|du_mem|s_memory~335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~335feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~335_q\);

-- Location: LCCOMB_X76_Y33_N14
\regfile|du_mem|s_memory~1332\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1332_combout\ = (\display|s_addrCounters[2][1]~q\ & (\display|s_addrCounters[2][0]~q\)) # (!\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~335_q\))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~303_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~303_q\,
	datad => \regfile|du_mem|s_memory~335_q\,
	combout => \regfile|du_mem|s_memory~1332_combout\);

-- Location: FF_X77_Y26_N29
\regfile|du_mem|s_memory~399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(9),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~399_q\);

-- Location: LCCOMB_X66_Y26_N22
\regfile|du_mem|s_memory~367feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~367feeder_combout\ = \mux3|muxout\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(9),
	combout => \regfile|du_mem|s_memory~367feeder_combout\);

-- Location: FF_X66_Y26_N23
\regfile|du_mem|s_memory~367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~367feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~367_q\);

-- Location: LCCOMB_X77_Y26_N28
\regfile|du_mem|s_memory~1333\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1333_combout\ = (\regfile|du_mem|s_memory~1332_combout\ & (((\regfile|du_mem|s_memory~399_q\)) # (!\display|s_addrCounters[2][1]~q\))) # (!\regfile|du_mem|s_memory~1332_combout\ & (\display|s_addrCounters[2][1]~q\ & 
-- ((\regfile|du_mem|s_memory~367_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1332_combout\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~399_q\,
	datad => \regfile|du_mem|s_memory~367_q\,
	combout => \regfile|du_mem|s_memory~1333_combout\);

-- Location: LCCOMB_X77_Y26_N22
\regfile|du_mem|s_memory~1341\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1341_combout\ = (\regfile|du_mem|s_memory~1338_combout\ & (((\regfile|du_mem|s_memory~1340_combout\)) # (!\display|s_addrCounters[2][3]~q\))) # (!\regfile|du_mem|s_memory~1338_combout\ & (\display|s_addrCounters[2][3]~q\ & 
-- ((\regfile|du_mem|s_memory~1333_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1338_combout\,
	datab => \display|s_addrCounters[2][3]~q\,
	datac => \regfile|du_mem|s_memory~1340_combout\,
	datad => \regfile|du_mem|s_memory~1333_combout\,
	combout => \regfile|du_mem|s_memory~1341_combout\);

-- Location: LCCOMB_X84_Y24_N24
\display|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux28~0_combout\ = (\SW[1]~input_o\ & (\SW[0]~input_o\)) # (!\SW[1]~input_o\ & ((\SW[0]~input_o\ & ((!\instmem|Mux33~1_combout\))) # (!\SW[0]~input_o\ & (\pcupd|s_pc\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \SW[0]~input_o\,
	datac => \pcupd|s_pc\(9),
	datad => \instmem|Mux33~1_combout\,
	combout => \display|Mux28~0_combout\);

-- Location: LCCOMB_X84_Y24_N26
\display|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux28~1_combout\ = (\SW[1]~input_o\ & (\regfile|du_mem|s_memory~1341_combout\ & (\regfile|du_mem|readData[1]~64_combout\ & !\display|Mux28~0_combout\))) # (!\SW[1]~input_o\ & (((\display|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \regfile|du_mem|s_memory~1341_combout\,
	datac => \regfile|du_mem|readData[1]~64_combout\,
	datad => \display|Mux28~0_combout\,
	combout => \display|Mux28~1_combout\);

-- Location: LCCOMB_X74_Y28_N28
\regfile|du_mem|s_memory~238feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~238feeder_combout\ = \mux3|muxout\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(8),
	combout => \regfile|du_mem|s_memory~238feeder_combout\);

-- Location: FF_X74_Y28_N29
\regfile|du_mem|s_memory~238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~238feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~238_q\);

-- Location: FF_X74_Y27_N21
\regfile|du_mem|s_memory~270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(8),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~270_q\);

-- Location: LCCOMB_X66_Y27_N6
\regfile|du_mem|s_memory~206feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~206feeder_combout\ = \mux3|muxout\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(8),
	combout => \regfile|du_mem|s_memory~206feeder_combout\);

-- Location: FF_X66_Y27_N7
\regfile|du_mem|s_memory~206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~206feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~206_q\);

-- Location: FF_X69_Y27_N13
\regfile|du_mem|s_memory~174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(8),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~174_q\);

-- Location: LCCOMB_X69_Y27_N12
\regfile|du_mem|s_memory~1322\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1322_combout\ = (\display|s_addrCounters[2][1]~q\ & (((\display|s_addrCounters[2][0]~q\)))) # (!\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~206_q\)) # 
-- (!\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~174_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~206_q\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~174_q\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \regfile|du_mem|s_memory~1322_combout\);

-- Location: LCCOMB_X74_Y27_N20
\regfile|du_mem|s_memory~1323\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1323_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~1322_combout\ & ((\regfile|du_mem|s_memory~270_q\))) # (!\regfile|du_mem|s_memory~1322_combout\ & (\regfile|du_mem|s_memory~238_q\)))) # 
-- (!\display|s_addrCounters[2][1]~q\ & (((\regfile|du_mem|s_memory~1322_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \regfile|du_mem|s_memory~238_q\,
	datac => \regfile|du_mem|s_memory~270_q\,
	datad => \regfile|du_mem|s_memory~1322_combout\,
	combout => \regfile|du_mem|s_memory~1323_combout\);

-- Location: FF_X70_Y31_N21
\regfile|du_mem|s_memory~494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(8),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~494_q\);

-- Location: FF_X70_Y31_N31
\regfile|du_mem|s_memory~526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(8),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~526_q\);

-- Location: FF_X65_Y27_N9
\regfile|du_mem|s_memory~430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(8),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~430_q\);

-- Location: LCCOMB_X65_Y27_N18
\regfile|du_mem|s_memory~462feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~462feeder_combout\ = \mux3|muxout\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(8),
	combout => \regfile|du_mem|s_memory~462feeder_combout\);

-- Location: FF_X65_Y27_N19
\regfile|du_mem|s_memory~462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~462feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~462_q\);

-- Location: LCCOMB_X65_Y27_N8
\regfile|du_mem|s_memory~1329\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1329_combout\ = (\display|s_addrCounters[2][1]~q\ & (\display|s_addrCounters[2][0]~q\)) # (!\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~462_q\))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~430_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~430_q\,
	datad => \regfile|du_mem|s_memory~462_q\,
	combout => \regfile|du_mem|s_memory~1329_combout\);

-- Location: LCCOMB_X70_Y31_N30
\regfile|du_mem|s_memory~1330\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1330_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~1329_combout\ & ((\regfile|du_mem|s_memory~526_q\))) # (!\regfile|du_mem|s_memory~1329_combout\ & (\regfile|du_mem|s_memory~494_q\)))) # 
-- (!\display|s_addrCounters[2][1]~q\ & (((\regfile|du_mem|s_memory~1329_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~494_q\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~526_q\,
	datad => \regfile|du_mem|s_memory~1329_combout\,
	combout => \regfile|du_mem|s_memory~1330_combout\);

-- Location: LCCOMB_X69_Y35_N30
\regfile|du_mem|s_memory~334feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~334feeder_combout\ = \mux3|muxout\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(8),
	combout => \regfile|du_mem|s_memory~334feeder_combout\);

-- Location: FF_X69_Y35_N31
\regfile|du_mem|s_memory~334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~334feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~334_q\);

-- Location: FF_X73_Y31_N25
\regfile|du_mem|s_memory~302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(8),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~302_q\);

-- Location: LCCOMB_X67_Y31_N12
\regfile|du_mem|s_memory~366feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~366feeder_combout\ = \mux3|muxout\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(8),
	combout => \regfile|du_mem|s_memory~366feeder_combout\);

-- Location: FF_X67_Y31_N13
\regfile|du_mem|s_memory~366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~366feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~366_q\);

-- Location: LCCOMB_X73_Y31_N24
\regfile|du_mem|s_memory~1324\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1324_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\) # ((\regfile|du_mem|s_memory~366_q\)))) # (!\display|s_addrCounters[2][1]~q\ & (!\display|s_addrCounters[2][0]~q\ & 
-- (\regfile|du_mem|s_memory~302_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~302_q\,
	datad => \regfile|du_mem|s_memory~366_q\,
	combout => \regfile|du_mem|s_memory~1324_combout\);

-- Location: FF_X72_Y31_N21
\regfile|du_mem|s_memory~398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(8),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~398_q\);

-- Location: LCCOMB_X72_Y31_N20
\regfile|du_mem|s_memory~1325\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1325_combout\ = (\regfile|du_mem|s_memory~1324_combout\ & (((\regfile|du_mem|s_memory~398_q\) # (!\display|s_addrCounters[2][0]~q\)))) # (!\regfile|du_mem|s_memory~1324_combout\ & (\regfile|du_mem|s_memory~334_q\ & 
-- ((\display|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~334_q\,
	datab => \regfile|du_mem|s_memory~1324_combout\,
	datac => \regfile|du_mem|s_memory~398_q\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \regfile|du_mem|s_memory~1325_combout\);

-- Location: LCCOMB_X68_Y26_N16
\regfile|du_mem|s_memory~110feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~110feeder_combout\ = \mux3|muxout\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(8),
	combout => \regfile|du_mem|s_memory~110feeder_combout\);

-- Location: FF_X68_Y26_N17
\regfile|du_mem|s_memory~110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~110feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~110_q\);

-- Location: FF_X70_Y26_N13
\regfile|du_mem|s_memory~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(8),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~46_q\);

-- Location: LCCOMB_X70_Y26_N12
\regfile|du_mem|s_memory~1326\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1326_combout\ = (\display|s_addrCounters[2][0]~q\ & (((\display|s_addrCounters[2][1]~q\)))) # (!\display|s_addrCounters[2][0]~q\ & ((\display|s_addrCounters[2][1]~q\ & (\regfile|du_mem|s_memory~110_q\)) # 
-- (!\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~46_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~110_q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~46_q\,
	datad => \display|s_addrCounters[2][1]~q\,
	combout => \regfile|du_mem|s_memory~1326_combout\);

-- Location: LCCOMB_X77_Y31_N16
\regfile|du_mem|s_memory~78feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~78feeder_combout\ = \mux3|muxout\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(8),
	combout => \regfile|du_mem|s_memory~78feeder_combout\);

-- Location: FF_X77_Y31_N17
\regfile|du_mem|s_memory~78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~78feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~78_q\);

-- Location: FF_X77_Y31_N11
\regfile|du_mem|s_memory~142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(8),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~142_q\);

-- Location: LCCOMB_X77_Y31_N10
\regfile|du_mem|s_memory~1327\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1327_combout\ = (\regfile|du_mem|s_memory~1326_combout\ & (((\regfile|du_mem|s_memory~142_q\) # (!\display|s_addrCounters[2][0]~q\)))) # (!\regfile|du_mem|s_memory~1326_combout\ & (\regfile|du_mem|s_memory~78_q\ & 
-- ((\display|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1326_combout\,
	datab => \regfile|du_mem|s_memory~78_q\,
	datac => \regfile|du_mem|s_memory~142_q\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \regfile|du_mem|s_memory~1327_combout\);

-- Location: LCCOMB_X77_Y31_N12
\regfile|du_mem|s_memory~1328\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1328_combout\ = (\display|s_addrCounters[2][2]~q\ & (((\display|s_addrCounters[2][3]~q\)))) # (!\display|s_addrCounters[2][2]~q\ & ((\display|s_addrCounters[2][3]~q\ & (\regfile|du_mem|s_memory~1325_combout\)) # 
-- (!\display|s_addrCounters[2][3]~q\ & ((\regfile|du_mem|s_memory~1327_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1325_combout\,
	datab => \display|s_addrCounters[2][2]~q\,
	datac => \display|s_addrCounters[2][3]~q\,
	datad => \regfile|du_mem|s_memory~1327_combout\,
	combout => \regfile|du_mem|s_memory~1328_combout\);

-- Location: LCCOMB_X77_Y31_N30
\regfile|du_mem|s_memory~1331\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1331_combout\ = (\display|s_addrCounters[2][2]~q\ & ((\regfile|du_mem|s_memory~1328_combout\ & ((\regfile|du_mem|s_memory~1330_combout\))) # (!\regfile|du_mem|s_memory~1328_combout\ & (\regfile|du_mem|s_memory~1323_combout\)))) # 
-- (!\display|s_addrCounters[2][2]~q\ & (((\regfile|du_mem|s_memory~1328_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1323_combout\,
	datab => \display|s_addrCounters[2][2]~q\,
	datac => \regfile|du_mem|s_memory~1330_combout\,
	datad => \regfile|du_mem|s_memory~1328_combout\,
	combout => \regfile|du_mem|s_memory~1331_combout\);

-- Location: LCCOMB_X80_Y26_N12
\regfile|du_mem|readData[8]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|readData[8]~69_combout\ = (!\display|s_addrCounters[2][4]~q\ & (\regfile|du_mem|s_memory~1331_combout\ & !\regfile|du_mem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display|s_addrCounters[2][4]~q\,
	datac => \regfile|du_mem|s_memory~1331_combout\,
	datad => \regfile|du_mem|Equal0~0_combout\,
	combout => \regfile|du_mem|readData[8]~69_combout\);

-- Location: LCCOMB_X85_Y24_N24
\display|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux29~0_combout\ = (\SW[0]~input_o\ & (((\SW[1]~input_o\)))) # (!\SW[0]~input_o\ & ((\SW[1]~input_o\ & ((\regfile|du_mem|readData[8]~69_combout\))) # (!\SW[1]~input_o\ & (\pcupd|s_pc\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(8),
	datab => \SW[0]~input_o\,
	datac => \SW[1]~input_o\,
	datad => \regfile|du_mem|readData[8]~69_combout\,
	combout => \display|Mux29~0_combout\);

-- Location: LCCOMB_X85_Y24_N18
\display|Mux29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux29~1_combout\ = (\SW[0]~input_o\ & (!\instmem|Mux33~0_combout\ & (!\instmem|Mux37~0_combout\ & !\display|Mux29~0_combout\))) # (!\SW[0]~input_o\ & (((\display|Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux33~0_combout\,
	datab => \instmem|Mux37~0_combout\,
	datac => \SW[0]~input_o\,
	datad => \display|Mux29~0_combout\,
	combout => \display|Mux29~1_combout\);

-- Location: LCCOMB_X85_Y24_N0
\display|Mux66~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux66~0_combout\ = (\display|Mux27~1_combout\ & (!\display|Mux28~1_combout\ & (\display|Mux26~1_combout\ $ (!\display|Mux29~1_combout\)))) # (!\display|Mux27~1_combout\ & (\display|Mux29~1_combout\ & (\display|Mux26~1_combout\ $ 
-- (!\display|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux27~1_combout\,
	datab => \display|Mux26~1_combout\,
	datac => \display|Mux28~1_combout\,
	datad => \display|Mux29~1_combout\,
	combout => \display|Mux66~0_combout\);

-- Location: LCCOMB_X85_Y24_N26
\display|Mux65~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux65~0_combout\ = (\display|Mux26~1_combout\ & ((\display|Mux29~1_combout\ & ((\display|Mux28~1_combout\))) # (!\display|Mux29~1_combout\ & (\display|Mux27~1_combout\)))) # (!\display|Mux26~1_combout\ & (\display|Mux27~1_combout\ & 
-- (\display|Mux28~1_combout\ $ (\display|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux27~1_combout\,
	datab => \display|Mux26~1_combout\,
	datac => \display|Mux28~1_combout\,
	datad => \display|Mux29~1_combout\,
	combout => \display|Mux65~0_combout\);

-- Location: LCCOMB_X85_Y24_N16
\display|Mux64~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux64~0_combout\ = (\display|Mux27~1_combout\ & (\display|Mux26~1_combout\ & ((\display|Mux28~1_combout\) # (!\display|Mux29~1_combout\)))) # (!\display|Mux27~1_combout\ & (!\display|Mux26~1_combout\ & (\display|Mux28~1_combout\ & 
-- !\display|Mux29~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux27~1_combout\,
	datab => \display|Mux26~1_combout\,
	datac => \display|Mux28~1_combout\,
	datad => \display|Mux29~1_combout\,
	combout => \display|Mux64~0_combout\);

-- Location: LCCOMB_X85_Y24_N30
\display|Mux63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux63~0_combout\ = (\display|Mux28~1_combout\ & ((\display|Mux27~1_combout\ & ((\display|Mux29~1_combout\))) # (!\display|Mux27~1_combout\ & (\display|Mux26~1_combout\ & !\display|Mux29~1_combout\)))) # (!\display|Mux28~1_combout\ & 
-- (!\display|Mux26~1_combout\ & (\display|Mux27~1_combout\ $ (\display|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux27~1_combout\,
	datab => \display|Mux26~1_combout\,
	datac => \display|Mux28~1_combout\,
	datad => \display|Mux29~1_combout\,
	combout => \display|Mux63~0_combout\);

-- Location: LCCOMB_X85_Y24_N4
\display|Mux62~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux62~0_combout\ = (\display|Mux28~1_combout\ & (((!\display|Mux26~1_combout\ & \display|Mux29~1_combout\)))) # (!\display|Mux28~1_combout\ & ((\display|Mux27~1_combout\ & (!\display|Mux26~1_combout\)) # (!\display|Mux27~1_combout\ & 
-- ((\display|Mux29~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux27~1_combout\,
	datab => \display|Mux26~1_combout\,
	datac => \display|Mux28~1_combout\,
	datad => \display|Mux29~1_combout\,
	combout => \display|Mux62~0_combout\);

-- Location: LCCOMB_X85_Y24_N22
\display|Mux61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux61~0_combout\ = (\display|Mux27~1_combout\ & (\display|Mux29~1_combout\ & (\display|Mux26~1_combout\ $ (\display|Mux28~1_combout\)))) # (!\display|Mux27~1_combout\ & (!\display|Mux26~1_combout\ & ((\display|Mux28~1_combout\) # 
-- (\display|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux27~1_combout\,
	datab => \display|Mux26~1_combout\,
	datac => \display|Mux28~1_combout\,
	datad => \display|Mux29~1_combout\,
	combout => \display|Mux61~0_combout\);

-- Location: LCCOMB_X85_Y24_N8
\display|Mux60~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux60~0_combout\ = (\display|Mux29~1_combout\ & ((\display|Mux26~1_combout\) # (\display|Mux27~1_combout\ $ (\display|Mux28~1_combout\)))) # (!\display|Mux29~1_combout\ & ((\display|Mux28~1_combout\) # (\display|Mux27~1_combout\ $ 
-- (\display|Mux26~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux27~1_combout\,
	datab => \display|Mux26~1_combout\,
	datac => \display|Mux28~1_combout\,
	datad => \display|Mux29~1_combout\,
	combout => \display|Mux60~0_combout\);

-- Location: LCCOMB_X83_Y25_N2
\instmem|Mux34~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux34~3_combout\ = (\display|s_addrCounters[1][2]~q\ & (\display|s_addrCounters[1][1]~q\ & ((!\display|s_addrCounters[1][3]~q\)))) # (!\display|s_addrCounters[1][2]~q\ & ((\display|s_addrCounters[1][0]~q\ & (!\display|s_addrCounters[1][1]~q\)) # 
-- (!\display|s_addrCounters[1][0]~q\ & ((\display|s_addrCounters[1][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[1][2]~q\,
	datab => \display|s_addrCounters[1][1]~q\,
	datac => \display|s_addrCounters[1][0]~q\,
	datad => \display|s_addrCounters[1][3]~q\,
	combout => \instmem|Mux34~3_combout\);

-- Location: LCCOMB_X91_Y25_N10
\instmem|Mux34~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux34~6_combout\ = (!\display|s_addrCounters[1][4]~q\ & (\instmem|Mux34~3_combout\ & !\display|s_addrCounters[1][5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display|s_addrCounters[1][4]~q\,
	datac => \instmem|Mux34~3_combout\,
	datad => \display|s_addrCounters[1][5]~q\,
	combout => \instmem|Mux34~6_combout\);

-- Location: LCCOMB_X74_Y32_N22
\pcupd|s_pc[12]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupd|s_pc[12]~50_combout\ = (\pcupd|s_pc\(12) & (\pcupd|s_pc[11]~49\ $ (GND))) # (!\pcupd|s_pc\(12) & (!\pcupd|s_pc[11]~49\ & VCC))
-- \pcupd|s_pc[12]~51\ = CARRY((\pcupd|s_pc\(12) & !\pcupd|s_pc[11]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(12),
	datad => VCC,
	cin => \pcupd|s_pc[11]~49\,
	combout => \pcupd|s_pc[12]~50_combout\,
	cout => \pcupd|s_pc[12]~51\);

-- Location: FF_X74_Y32_N23
\pcupd|s_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \pcupd|s_pc[12]~50_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupd|s_pc\(12));

-- Location: LCCOMB_X74_Y32_N24
\pcupd|s_pc[13]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupd|s_pc[13]~52_combout\ = (\pcupd|s_pc\(13) & (!\pcupd|s_pc[12]~51\)) # (!\pcupd|s_pc\(13) & ((\pcupd|s_pc[12]~51\) # (GND)))
-- \pcupd|s_pc[13]~53\ = CARRY((!\pcupd|s_pc[12]~51\) # (!\pcupd|s_pc\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcupd|s_pc\(13),
	datad => VCC,
	cin => \pcupd|s_pc[12]~51\,
	combout => \pcupd|s_pc[13]~52_combout\,
	cout => \pcupd|s_pc[13]~53\);

-- Location: FF_X74_Y32_N25
\pcupd|s_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \pcupd|s_pc[13]~52_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupd|s_pc\(13));

-- Location: LCCOMB_X74_Y32_N26
\pcupd|s_pc[14]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupd|s_pc[14]~54_combout\ = (\pcupd|s_pc\(14) & (\pcupd|s_pc[13]~53\ $ (GND))) # (!\pcupd|s_pc\(14) & (!\pcupd|s_pc[13]~53\ & VCC))
-- \pcupd|s_pc[14]~55\ = CARRY((\pcupd|s_pc\(14) & !\pcupd|s_pc[13]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(14),
	datad => VCC,
	cin => \pcupd|s_pc[13]~53\,
	combout => \pcupd|s_pc[14]~54_combout\,
	cout => \pcupd|s_pc[14]~55\);

-- Location: FF_X74_Y32_N27
\pcupd|s_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \pcupd|s_pc[14]~54_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupd|s_pc\(14));

-- Location: FF_X72_Y34_N1
\regfile|du_mem|s_memory~468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(14),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~468_q\);

-- Location: FF_X73_Y28_N9
\regfile|du_mem|s_memory~436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(14),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~436_q\);

-- Location: LCCOMB_X73_Y28_N8
\regfile|du_mem|s_memory~1389\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1389_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~468_q\) # ((\display|s_addrCounters[2][1]~q\)))) # (!\display|s_addrCounters[2][0]~q\ & (((\regfile|du_mem|s_memory~436_q\ & 
-- !\display|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \regfile|du_mem|s_memory~468_q\,
	datac => \regfile|du_mem|s_memory~436_q\,
	datad => \display|s_addrCounters[2][1]~q\,
	combout => \regfile|du_mem|s_memory~1389_combout\);

-- Location: LCCOMB_X73_Y27_N28
\regfile|du_mem|s_memory~500feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~500feeder_combout\ = \mux3|muxout\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(14),
	combout => \regfile|du_mem|s_memory~500feeder_combout\);

-- Location: FF_X73_Y27_N29
\regfile|du_mem|s_memory~500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~500feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~500_q\);

-- Location: FF_X74_Y27_N17
\regfile|du_mem|s_memory~532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(14),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~532_q\);

-- Location: LCCOMB_X74_Y27_N16
\regfile|du_mem|s_memory~1390\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1390_combout\ = (\regfile|du_mem|s_memory~1389_combout\ & (((\regfile|du_mem|s_memory~532_q\) # (!\display|s_addrCounters[2][1]~q\)))) # (!\regfile|du_mem|s_memory~1389_combout\ & (\regfile|du_mem|s_memory~500_q\ & 
-- ((\display|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1389_combout\,
	datab => \regfile|du_mem|s_memory~500_q\,
	datac => \regfile|du_mem|s_memory~532_q\,
	datad => \display|s_addrCounters[2][1]~q\,
	combout => \regfile|du_mem|s_memory~1390_combout\);

-- Location: FF_X79_Y30_N19
\regfile|du_mem|s_memory~180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(14),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~180_q\);

-- Location: LCCOMB_X79_Y30_N28
\regfile|du_mem|s_memory~212feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~212feeder_combout\ = \mux3|muxout\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(14),
	combout => \regfile|du_mem|s_memory~212feeder_combout\);

-- Location: FF_X79_Y30_N29
\regfile|du_mem|s_memory~212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~212feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~212_q\);

-- Location: LCCOMB_X79_Y30_N18
\regfile|du_mem|s_memory~1382\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1382_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\display|s_addrCounters[2][1]~q\) # ((\regfile|du_mem|s_memory~212_q\)))) # (!\display|s_addrCounters[2][0]~q\ & (!\display|s_addrCounters[2][1]~q\ & 
-- (\regfile|du_mem|s_memory~180_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~180_q\,
	datad => \regfile|du_mem|s_memory~212_q\,
	combout => \regfile|du_mem|s_memory~1382_combout\);

-- Location: FF_X74_Y27_N7
\regfile|du_mem|s_memory~276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(14),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~276_q\);

-- Location: LCCOMB_X75_Y27_N24
\regfile|du_mem|s_memory~244feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~244feeder_combout\ = \mux3|muxout\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(14),
	combout => \regfile|du_mem|s_memory~244feeder_combout\);

-- Location: FF_X75_Y27_N25
\regfile|du_mem|s_memory~244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~244feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~244_q\);

-- Location: LCCOMB_X74_Y27_N6
\regfile|du_mem|s_memory~1383\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1383_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~1382_combout\ & (\regfile|du_mem|s_memory~276_q\)) # (!\regfile|du_mem|s_memory~1382_combout\ & ((\regfile|du_mem|s_memory~244_q\))))) # 
-- (!\display|s_addrCounters[2][1]~q\ & (\regfile|du_mem|s_memory~1382_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \regfile|du_mem|s_memory~1382_combout\,
	datac => \regfile|du_mem|s_memory~276_q\,
	datad => \regfile|du_mem|s_memory~244_q\,
	combout => \regfile|du_mem|s_memory~1383_combout\);

-- Location: LCCOMB_X75_Y28_N8
\regfile|du_mem|s_memory~372feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~372feeder_combout\ = \mux3|muxout\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(14),
	combout => \regfile|du_mem|s_memory~372feeder_combout\);

-- Location: FF_X75_Y28_N9
\regfile|du_mem|s_memory~372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~372feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~372_q\);

-- Location: FF_X72_Y27_N13
\regfile|du_mem|s_memory~308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(14),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~308_q\);

-- Location: LCCOMB_X72_Y27_N12
\regfile|du_mem|s_memory~1384\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1384_combout\ = (\display|s_addrCounters[2][0]~q\ & (((\display|s_addrCounters[2][1]~q\)))) # (!\display|s_addrCounters[2][0]~q\ & ((\display|s_addrCounters[2][1]~q\ & (\regfile|du_mem|s_memory~372_q\)) # 
-- (!\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~308_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~372_q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~308_q\,
	datad => \display|s_addrCounters[2][1]~q\,
	combout => \regfile|du_mem|s_memory~1384_combout\);

-- Location: FF_X72_Y30_N27
\regfile|du_mem|s_memory~404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(14),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~404_q\);

-- Location: LCCOMB_X68_Y34_N18
\regfile|du_mem|s_memory~340feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~340feeder_combout\ = \mux3|muxout\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(14),
	combout => \regfile|du_mem|s_memory~340feeder_combout\);

-- Location: FF_X68_Y34_N19
\regfile|du_mem|s_memory~340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~340feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~340_q\);

-- Location: LCCOMB_X72_Y30_N26
\regfile|du_mem|s_memory~1385\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1385_combout\ = (\regfile|du_mem|s_memory~1384_combout\ & (((\regfile|du_mem|s_memory~404_q\)) # (!\display|s_addrCounters[2][0]~q\))) # (!\regfile|du_mem|s_memory~1384_combout\ & (\display|s_addrCounters[2][0]~q\ & 
-- ((\regfile|du_mem|s_memory~340_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1384_combout\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~404_q\,
	datad => \regfile|du_mem|s_memory~340_q\,
	combout => \regfile|du_mem|s_memory~1385_combout\);

-- Location: LCCOMB_X77_Y30_N24
\regfile|du_mem|s_memory~116feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~116feeder_combout\ = \mux3|muxout\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(14),
	combout => \regfile|du_mem|s_memory~116feeder_combout\);

-- Location: FF_X77_Y30_N25
\regfile|du_mem|s_memory~116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~116feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~116_q\);

-- Location: FF_X76_Y30_N3
\regfile|du_mem|s_memory~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(14),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~52_q\);

-- Location: LCCOMB_X76_Y30_N2
\regfile|du_mem|s_memory~1386\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1386_combout\ = (\display|s_addrCounters[2][0]~q\ & (((\display|s_addrCounters[2][1]~q\)))) # (!\display|s_addrCounters[2][0]~q\ & ((\display|s_addrCounters[2][1]~q\ & (\regfile|du_mem|s_memory~116_q\)) # 
-- (!\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~52_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \regfile|du_mem|s_memory~116_q\,
	datac => \regfile|du_mem|s_memory~52_q\,
	datad => \display|s_addrCounters[2][1]~q\,
	combout => \regfile|du_mem|s_memory~1386_combout\);

-- Location: FF_X76_Y30_N17
\regfile|du_mem|s_memory~148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(14),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~148_q\);

-- Location: FF_X76_Y32_N29
\regfile|du_mem|s_memory~84\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(14),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~84_q\);

-- Location: LCCOMB_X76_Y30_N16
\regfile|du_mem|s_memory~1387\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1387_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~1386_combout\ & (\regfile|du_mem|s_memory~148_q\)) # (!\regfile|du_mem|s_memory~1386_combout\ & ((\regfile|du_mem|s_memory~84_q\))))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~1386_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \regfile|du_mem|s_memory~1386_combout\,
	datac => \regfile|du_mem|s_memory~148_q\,
	datad => \regfile|du_mem|s_memory~84_q\,
	combout => \regfile|du_mem|s_memory~1387_combout\);

-- Location: LCCOMB_X76_Y30_N30
\regfile|du_mem|s_memory~1388\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1388_combout\ = (\display|s_addrCounters[2][3]~q\ & ((\display|s_addrCounters[2][2]~q\) # ((\regfile|du_mem|s_memory~1385_combout\)))) # (!\display|s_addrCounters[2][3]~q\ & (!\display|s_addrCounters[2][2]~q\ & 
-- ((\regfile|du_mem|s_memory~1387_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][3]~q\,
	datab => \display|s_addrCounters[2][2]~q\,
	datac => \regfile|du_mem|s_memory~1385_combout\,
	datad => \regfile|du_mem|s_memory~1387_combout\,
	combout => \regfile|du_mem|s_memory~1388_combout\);

-- Location: LCCOMB_X77_Y27_N12
\regfile|du_mem|s_memory~1391\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1391_combout\ = (\display|s_addrCounters[2][2]~q\ & ((\regfile|du_mem|s_memory~1388_combout\ & (\regfile|du_mem|s_memory~1390_combout\)) # (!\regfile|du_mem|s_memory~1388_combout\ & ((\regfile|du_mem|s_memory~1383_combout\))))) # 
-- (!\display|s_addrCounters[2][2]~q\ & (((\regfile|du_mem|s_memory~1388_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1390_combout\,
	datab => \regfile|du_mem|s_memory~1383_combout\,
	datac => \display|s_addrCounters[2][2]~q\,
	datad => \regfile|du_mem|s_memory~1388_combout\,
	combout => \regfile|du_mem|s_memory~1391_combout\);

-- Location: LCCOMB_X81_Y26_N0
\regfile|du_mem|readData[14]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|readData[14]~72_combout\ = (!\display|s_addrCounters[2][4]~q\ & (!\regfile|du_mem|Equal0~0_combout\ & \regfile|du_mem|s_memory~1391_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display|s_addrCounters[2][4]~q\,
	datac => \regfile|du_mem|Equal0~0_combout\,
	datad => \regfile|du_mem|s_memory~1391_combout\,
	combout => \regfile|du_mem|readData[14]~72_combout\);

-- Location: LCCOMB_X91_Y25_N0
\display|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux23~0_combout\ = (\SW[1]~input_o\ & (((\SW[0]~input_o\) # (\regfile|du_mem|readData[14]~72_combout\)))) # (!\SW[1]~input_o\ & (\pcupd|s_pc\(14) & (!\SW[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \pcupd|s_pc\(14),
	datac => \SW[0]~input_o\,
	datad => \regfile|du_mem|readData[14]~72_combout\,
	combout => \display|Mux23~0_combout\);

-- Location: LCCOMB_X91_Y25_N6
\display|Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux23~1_combout\ = (\SW[0]~input_o\ & (\instmem|Mux34~6_combout\ & !\display|Mux23~0_combout\)) # (!\SW[0]~input_o\ & ((\display|Mux23~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux34~6_combout\,
	datac => \SW[0]~input_o\,
	datad => \display|Mux23~0_combout\,
	combout => \display|Mux23~1_combout\);

-- Location: LCCOMB_X74_Y26_N22
\regfile|du_mem|s_memory~83feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~83feeder_combout\ = \mux3|muxout\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(13),
	combout => \regfile|du_mem|s_memory~83feeder_combout\);

-- Location: FF_X74_Y26_N23
\regfile|du_mem|s_memory~83\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~83feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~83_q\);

-- Location: FF_X70_Y26_N3
\regfile|du_mem|s_memory~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(13),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~51_q\);

-- Location: LCCOMB_X70_Y26_N2
\regfile|du_mem|s_memory~1376\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1376_combout\ = (\display|s_addrCounters[2][1]~q\ & (((\display|s_addrCounters[2][0]~q\)))) # (!\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~83_q\)) # 
-- (!\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~51_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \regfile|du_mem|s_memory~83_q\,
	datac => \regfile|du_mem|s_memory~51_q\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \regfile|du_mem|s_memory~1376_combout\);

-- Location: FF_X69_Y26_N7
\regfile|du_mem|s_memory~147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(13),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~147_q\);

-- Location: LCCOMB_X68_Y26_N22
\regfile|du_mem|s_memory~115feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~115feeder_combout\ = \mux3|muxout\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(13),
	combout => \regfile|du_mem|s_memory~115feeder_combout\);

-- Location: FF_X68_Y26_N23
\regfile|du_mem|s_memory~115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~115feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~115_q\);

-- Location: LCCOMB_X69_Y26_N6
\regfile|du_mem|s_memory~1377\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1377_combout\ = (\regfile|du_mem|s_memory~1376_combout\ & (((\regfile|du_mem|s_memory~147_q\)) # (!\display|s_addrCounters[2][1]~q\))) # (!\regfile|du_mem|s_memory~1376_combout\ & (\display|s_addrCounters[2][1]~q\ & 
-- ((\regfile|du_mem|s_memory~115_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1376_combout\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~147_q\,
	datad => \regfile|du_mem|s_memory~115_q\,
	combout => \regfile|du_mem|s_memory~1377_combout\);

-- Location: LCCOMB_X62_Y30_N16
\regfile|du_mem|s_memory~243feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~243feeder_combout\ = \mux3|muxout\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(13),
	combout => \regfile|du_mem|s_memory~243feeder_combout\);

-- Location: FF_X62_Y30_N17
\regfile|du_mem|s_memory~243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~243feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~243_q\);

-- Location: FF_X63_Y31_N3
\regfile|du_mem|s_memory~179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(13),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~179_q\);

-- Location: LCCOMB_X63_Y31_N2
\regfile|du_mem|s_memory~1374\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1374_combout\ = (\display|s_addrCounters[2][0]~q\ & (((\display|s_addrCounters[2][1]~q\)))) # (!\display|s_addrCounters[2][0]~q\ & ((\display|s_addrCounters[2][1]~q\ & (\regfile|du_mem|s_memory~243_q\)) # 
-- (!\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~179_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~243_q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~179_q\,
	datad => \display|s_addrCounters[2][1]~q\,
	combout => \regfile|du_mem|s_memory~1374_combout\);

-- Location: FF_X67_Y35_N3
\regfile|du_mem|s_memory~275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(13),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~275_q\);

-- Location: LCCOMB_X67_Y35_N24
\regfile|du_mem|s_memory~211feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~211feeder_combout\ = \mux3|muxout\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(13),
	combout => \regfile|du_mem|s_memory~211feeder_combout\);

-- Location: FF_X67_Y35_N25
\regfile|du_mem|s_memory~211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~211feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~211_q\);

-- Location: LCCOMB_X67_Y35_N2
\regfile|du_mem|s_memory~1375\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1375_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~1374_combout\ & (\regfile|du_mem|s_memory~275_q\)) # (!\regfile|du_mem|s_memory~1374_combout\ & ((\regfile|du_mem|s_memory~211_q\))))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~1374_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \regfile|du_mem|s_memory~1374_combout\,
	datac => \regfile|du_mem|s_memory~275_q\,
	datad => \regfile|du_mem|s_memory~211_q\,
	combout => \regfile|du_mem|s_memory~1375_combout\);

-- Location: LCCOMB_X70_Y25_N16
\regfile|du_mem|s_memory~1378\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1378_combout\ = (\display|s_addrCounters[2][3]~q\ & (\display|s_addrCounters[2][2]~q\)) # (!\display|s_addrCounters[2][3]~q\ & ((\display|s_addrCounters[2][2]~q\ & ((\regfile|du_mem|s_memory~1375_combout\))) # 
-- (!\display|s_addrCounters[2][2]~q\ & (\regfile|du_mem|s_memory~1377_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][3]~q\,
	datab => \display|s_addrCounters[2][2]~q\,
	datac => \regfile|du_mem|s_memory~1377_combout\,
	datad => \regfile|du_mem|s_memory~1375_combout\,
	combout => \regfile|du_mem|s_memory~1378_combout\);

-- Location: LCCOMB_X65_Y30_N28
\regfile|du_mem|s_memory~371feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~371feeder_combout\ = \mux3|muxout\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(13),
	combout => \regfile|du_mem|s_memory~371feeder_combout\);

-- Location: FF_X65_Y30_N29
\regfile|du_mem|s_memory~371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~371feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~371_q\);

-- Location: FF_X73_Y26_N31
\regfile|du_mem|s_memory~403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(13),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~403_q\);

-- Location: FF_X72_Y27_N29
\regfile|du_mem|s_memory~307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(13),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~307_q\);

-- Location: LCCOMB_X76_Y26_N0
\regfile|du_mem|s_memory~339feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~339feeder_combout\ = \mux3|muxout\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(13),
	combout => \regfile|du_mem|s_memory~339feeder_combout\);

-- Location: FF_X76_Y26_N1
\regfile|du_mem|s_memory~339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~339feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~339_q\);

-- Location: LCCOMB_X72_Y27_N28
\regfile|du_mem|s_memory~1372\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1372_combout\ = (\display|s_addrCounters[2][1]~q\ & (\display|s_addrCounters[2][0]~q\)) # (!\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~339_q\))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~307_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~307_q\,
	datad => \regfile|du_mem|s_memory~339_q\,
	combout => \regfile|du_mem|s_memory~1372_combout\);

-- Location: LCCOMB_X73_Y26_N30
\regfile|du_mem|s_memory~1373\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1373_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~1372_combout\ & ((\regfile|du_mem|s_memory~403_q\))) # (!\regfile|du_mem|s_memory~1372_combout\ & (\regfile|du_mem|s_memory~371_q\)))) # 
-- (!\display|s_addrCounters[2][1]~q\ & (((\regfile|du_mem|s_memory~1372_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \regfile|du_mem|s_memory~371_q\,
	datac => \regfile|du_mem|s_memory~403_q\,
	datad => \regfile|du_mem|s_memory~1372_combout\,
	combout => \regfile|du_mem|s_memory~1373_combout\);

-- Location: FF_X72_Y27_N15
\regfile|du_mem|s_memory~435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(13),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~435_q\);

-- Location: LCCOMB_X73_Y27_N26
\regfile|du_mem|s_memory~499feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~499feeder_combout\ = \mux3|muxout\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(13),
	combout => \regfile|du_mem|s_memory~499feeder_combout\);

-- Location: FF_X73_Y27_N27
\regfile|du_mem|s_memory~499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~499feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~499_q\);

-- Location: LCCOMB_X72_Y27_N14
\regfile|du_mem|s_memory~1379\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1379_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\) # ((\regfile|du_mem|s_memory~499_q\)))) # (!\display|s_addrCounters[2][1]~q\ & (!\display|s_addrCounters[2][0]~q\ & 
-- (\regfile|du_mem|s_memory~435_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~435_q\,
	datad => \regfile|du_mem|s_memory~499_q\,
	combout => \regfile|du_mem|s_memory~1379_combout\);

-- Location: FF_X70_Y30_N1
\regfile|du_mem|s_memory~531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(13),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~531_q\);

-- Location: LCCOMB_X70_Y33_N24
\regfile|du_mem|s_memory~467feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~467feeder_combout\ = \mux3|muxout\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(13),
	combout => \regfile|du_mem|s_memory~467feeder_combout\);

-- Location: FF_X70_Y33_N25
\regfile|du_mem|s_memory~467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~467feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~467_q\);

-- Location: LCCOMB_X70_Y30_N0
\regfile|du_mem|s_memory~1380\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1380_combout\ = (\regfile|du_mem|s_memory~1379_combout\ & (((\regfile|du_mem|s_memory~531_q\)) # (!\display|s_addrCounters[2][0]~q\))) # (!\regfile|du_mem|s_memory~1379_combout\ & (\display|s_addrCounters[2][0]~q\ & 
-- ((\regfile|du_mem|s_memory~467_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1379_combout\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~531_q\,
	datad => \regfile|du_mem|s_memory~467_q\,
	combout => \regfile|du_mem|s_memory~1380_combout\);

-- Location: LCCOMB_X70_Y25_N10
\regfile|du_mem|s_memory~1381\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1381_combout\ = (\display|s_addrCounters[2][3]~q\ & ((\regfile|du_mem|s_memory~1378_combout\ & ((\regfile|du_mem|s_memory~1380_combout\))) # (!\regfile|du_mem|s_memory~1378_combout\ & (\regfile|du_mem|s_memory~1373_combout\)))) # 
-- (!\display|s_addrCounters[2][3]~q\ & (\regfile|du_mem|s_memory~1378_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][3]~q\,
	datab => \regfile|du_mem|s_memory~1378_combout\,
	datac => \regfile|du_mem|s_memory~1373_combout\,
	datad => \regfile|du_mem|s_memory~1380_combout\,
	combout => \regfile|du_mem|s_memory~1381_combout\);

-- Location: LCCOMB_X84_Y26_N30
\instmem|Mux35~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux35~3_combout\ = (\display|s_addrCounters[1][2]~q\ & (!\display|s_addrCounters[1][3]~q\ & ((!\display|s_addrCounters[1][1]~q\)))) # (!\display|s_addrCounters[1][2]~q\ & ((\display|s_addrCounters[1][0]~q\ & ((!\display|s_addrCounters[1][1]~q\) # 
-- (!\display|s_addrCounters[1][3]~q\))) # (!\display|s_addrCounters[1][0]~q\ & ((\display|s_addrCounters[1][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[1][2]~q\,
	datab => \display|s_addrCounters[1][3]~q\,
	datac => \display|s_addrCounters[1][0]~q\,
	datad => \display|s_addrCounters[1][1]~q\,
	combout => \instmem|Mux35~3_combout\);

-- Location: LCCOMB_X91_Y25_N20
\instmem|Mux35~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux35~6_combout\ = (!\display|s_addrCounters[1][4]~q\ & (\instmem|Mux35~3_combout\ & !\display|s_addrCounters[1][5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display|s_addrCounters[1][4]~q\,
	datac => \instmem|Mux35~3_combout\,
	datad => \display|s_addrCounters[1][5]~q\,
	combout => \instmem|Mux35~6_combout\);

-- Location: LCCOMB_X91_Y25_N12
\display|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux24~0_combout\ = (\SW[0]~input_o\ & (((\SW[1]~input_o\) # (\instmem|Mux35~6_combout\)))) # (!\SW[0]~input_o\ & (\pcupd|s_pc\(13) & (!\SW[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \pcupd|s_pc\(13),
	datac => \SW[1]~input_o\,
	datad => \instmem|Mux35~6_combout\,
	combout => \display|Mux24~0_combout\);

-- Location: LCCOMB_X91_Y25_N2
\display|Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux24~1_combout\ = (\SW[1]~input_o\ & (\regfile|du_mem|s_memory~1381_combout\ & (\regfile|du_mem|readData[1]~64_combout\ & !\display|Mux24~0_combout\))) # (!\SW[1]~input_o\ & (((\display|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \regfile|du_mem|s_memory~1381_combout\,
	datac => \regfile|du_mem|readData[1]~64_combout\,
	datad => \display|Mux24~0_combout\,
	combout => \display|Mux24~1_combout\);

-- Location: FF_X67_Y30_N25
\regfile|du_mem|s_memory~469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(15),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~469_q\);

-- Location: FF_X63_Y28_N21
\regfile|du_mem|s_memory~533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(15),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~533_q\);

-- Location: LCCOMB_X75_Y30_N28
\regfile|du_mem|s_memory~501feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~501feeder_combout\ = \mux3|muxout\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(15),
	combout => \regfile|du_mem|s_memory~501feeder_combout\);

-- Location: FF_X75_Y30_N29
\regfile|du_mem|s_memory~501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~501feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~501_q\);

-- Location: FF_X73_Y28_N27
\regfile|du_mem|s_memory~437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(15),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~437_q\);

-- Location: LCCOMB_X73_Y28_N26
\regfile|du_mem|s_memory~1399\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1399_combout\ = (\display|s_addrCounters[2][0]~q\ & (((\display|s_addrCounters[2][1]~q\)))) # (!\display|s_addrCounters[2][0]~q\ & ((\display|s_addrCounters[2][1]~q\ & (\regfile|du_mem|s_memory~501_q\)) # 
-- (!\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~437_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \regfile|du_mem|s_memory~501_q\,
	datac => \regfile|du_mem|s_memory~437_q\,
	datad => \display|s_addrCounters[2][1]~q\,
	combout => \regfile|du_mem|s_memory~1399_combout\);

-- Location: LCCOMB_X63_Y28_N20
\regfile|du_mem|s_memory~1400\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1400_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~1399_combout\ & ((\regfile|du_mem|s_memory~533_q\))) # (!\regfile|du_mem|s_memory~1399_combout\ & (\regfile|du_mem|s_memory~469_q\)))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (((\regfile|du_mem|s_memory~1399_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~469_q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~533_q\,
	datad => \regfile|du_mem|s_memory~1399_combout\,
	combout => \regfile|du_mem|s_memory~1400_combout\);

-- Location: LCCOMB_X75_Y28_N18
\regfile|du_mem|s_memory~373feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~373feeder_combout\ = \mux3|muxout\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(15),
	combout => \regfile|du_mem|s_memory~373feeder_combout\);

-- Location: FF_X75_Y28_N19
\regfile|du_mem|s_memory~373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~373feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~373_q\);

-- Location: FF_X75_Y28_N5
\regfile|du_mem|s_memory~405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(15),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~405_q\);

-- Location: FF_X76_Y33_N21
\regfile|du_mem|s_memory~309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(15),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~309_q\);

-- Location: LCCOMB_X76_Y33_N18
\regfile|du_mem|s_memory~341feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~341feeder_combout\ = \mux3|muxout\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(15),
	combout => \regfile|du_mem|s_memory~341feeder_combout\);

-- Location: FF_X76_Y33_N19
\regfile|du_mem|s_memory~341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~341feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~341_q\);

-- Location: LCCOMB_X76_Y33_N20
\regfile|du_mem|s_memory~1392\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1392_combout\ = (\display|s_addrCounters[2][1]~q\ & (\display|s_addrCounters[2][0]~q\)) # (!\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~341_q\))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~309_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~309_q\,
	datad => \regfile|du_mem|s_memory~341_q\,
	combout => \regfile|du_mem|s_memory~1392_combout\);

-- Location: LCCOMB_X75_Y28_N4
\regfile|du_mem|s_memory~1393\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1393_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~1392_combout\ & ((\regfile|du_mem|s_memory~405_q\))) # (!\regfile|du_mem|s_memory~1392_combout\ & (\regfile|du_mem|s_memory~373_q\)))) # 
-- (!\display|s_addrCounters[2][1]~q\ & (((\regfile|du_mem|s_memory~1392_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \regfile|du_mem|s_memory~373_q\,
	datac => \regfile|du_mem|s_memory~405_q\,
	datad => \regfile|du_mem|s_memory~1392_combout\,
	combout => \regfile|du_mem|s_memory~1393_combout\);

-- Location: LCCOMB_X65_Y28_N10
\regfile|du_mem|s_memory~117feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~117feeder_combout\ = \mux3|muxout\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(15),
	combout => \regfile|du_mem|s_memory~117feeder_combout\);

-- Location: FF_X65_Y28_N11
\regfile|du_mem|s_memory~117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~117feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~117_q\);

-- Location: FF_X65_Y28_N5
\regfile|du_mem|s_memory~149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(15),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~149_q\);

-- Location: FF_X62_Y32_N27
\regfile|du_mem|s_memory~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(15),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~53_q\);

-- Location: LCCOMB_X62_Y32_N20
\regfile|du_mem|s_memory~85feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~85feeder_combout\ = \mux3|muxout\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(15),
	combout => \regfile|du_mem|s_memory~85feeder_combout\);

-- Location: FF_X62_Y32_N21
\regfile|du_mem|s_memory~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~85feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~85_q\);

-- Location: LCCOMB_X62_Y32_N26
\regfile|du_mem|s_memory~1396\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1396_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\display|s_addrCounters[2][1]~q\) # ((\regfile|du_mem|s_memory~85_q\)))) # (!\display|s_addrCounters[2][0]~q\ & (!\display|s_addrCounters[2][1]~q\ & 
-- (\regfile|du_mem|s_memory~53_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~53_q\,
	datad => \regfile|du_mem|s_memory~85_q\,
	combout => \regfile|du_mem|s_memory~1396_combout\);

-- Location: LCCOMB_X65_Y28_N4
\regfile|du_mem|s_memory~1397\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1397_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~1396_combout\ & ((\regfile|du_mem|s_memory~149_q\))) # (!\regfile|du_mem|s_memory~1396_combout\ & (\regfile|du_mem|s_memory~117_q\)))) # 
-- (!\display|s_addrCounters[2][1]~q\ & (((\regfile|du_mem|s_memory~1396_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~117_q\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~149_q\,
	datad => \regfile|du_mem|s_memory~1396_combout\,
	combout => \regfile|du_mem|s_memory~1397_combout\);

-- Location: LCCOMB_X65_Y26_N4
\regfile|du_mem|s_memory~213feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~213feeder_combout\ = \mux3|muxout\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(15),
	combout => \regfile|du_mem|s_memory~213feeder_combout\);

-- Location: FF_X65_Y26_N5
\regfile|du_mem|s_memory~213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~213feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~213_q\);

-- Location: FF_X68_Y36_N23
\regfile|du_mem|s_memory~181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(15),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~181_q\);

-- Location: LCCOMB_X68_Y36_N0
\regfile|du_mem|s_memory~245feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~245feeder_combout\ = \mux3|muxout\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(15),
	combout => \regfile|du_mem|s_memory~245feeder_combout\);

-- Location: FF_X68_Y36_N1
\regfile|du_mem|s_memory~245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~245feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~245_q\);

-- Location: LCCOMB_X68_Y36_N22
\regfile|du_mem|s_memory~1394\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1394_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\) # ((\regfile|du_mem|s_memory~245_q\)))) # (!\display|s_addrCounters[2][1]~q\ & (!\display|s_addrCounters[2][0]~q\ & 
-- (\regfile|du_mem|s_memory~181_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~181_q\,
	datad => \regfile|du_mem|s_memory~245_q\,
	combout => \regfile|du_mem|s_memory~1394_combout\);

-- Location: FF_X65_Y26_N31
\regfile|du_mem|s_memory~277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(15),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~277_q\);

-- Location: LCCOMB_X65_Y26_N30
\regfile|du_mem|s_memory~1395\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1395_combout\ = (\regfile|du_mem|s_memory~1394_combout\ & (((\regfile|du_mem|s_memory~277_q\) # (!\display|s_addrCounters[2][0]~q\)))) # (!\regfile|du_mem|s_memory~1394_combout\ & (\regfile|du_mem|s_memory~213_q\ & 
-- ((\display|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~213_q\,
	datab => \regfile|du_mem|s_memory~1394_combout\,
	datac => \regfile|du_mem|s_memory~277_q\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \regfile|du_mem|s_memory~1395_combout\);

-- Location: LCCOMB_X65_Y28_N30
\regfile|du_mem|s_memory~1398\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1398_combout\ = (\display|s_addrCounters[2][3]~q\ & (((\display|s_addrCounters[2][2]~q\)))) # (!\display|s_addrCounters[2][3]~q\ & ((\display|s_addrCounters[2][2]~q\ & ((\regfile|du_mem|s_memory~1395_combout\))) # 
-- (!\display|s_addrCounters[2][2]~q\ & (\regfile|du_mem|s_memory~1397_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][3]~q\,
	datab => \regfile|du_mem|s_memory~1397_combout\,
	datac => \display|s_addrCounters[2][2]~q\,
	datad => \regfile|du_mem|s_memory~1395_combout\,
	combout => \regfile|du_mem|s_memory~1398_combout\);

-- Location: LCCOMB_X65_Y28_N20
\regfile|du_mem|s_memory~1401\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1401_combout\ = (\regfile|du_mem|s_memory~1398_combout\ & ((\regfile|du_mem|s_memory~1400_combout\) # ((!\display|s_addrCounters[2][3]~q\)))) # (!\regfile|du_mem|s_memory~1398_combout\ & (((\regfile|du_mem|s_memory~1393_combout\ & 
-- \display|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1400_combout\,
	datab => \regfile|du_mem|s_memory~1393_combout\,
	datac => \regfile|du_mem|s_memory~1398_combout\,
	datad => \display|s_addrCounters[2][3]~q\,
	combout => \regfile|du_mem|s_memory~1401_combout\);

-- Location: LCCOMB_X74_Y32_N28
\pcupd|s_pc[15]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupd|s_pc[15]~56_combout\ = (\pcupd|s_pc\(15) & (!\pcupd|s_pc[14]~55\)) # (!\pcupd|s_pc\(15) & ((\pcupd|s_pc[14]~55\) # (GND)))
-- \pcupd|s_pc[15]~57\ = CARRY((!\pcupd|s_pc[14]~55\) # (!\pcupd|s_pc\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcupd|s_pc\(15),
	datad => VCC,
	cin => \pcupd|s_pc[14]~55\,
	combout => \pcupd|s_pc[15]~56_combout\,
	cout => \pcupd|s_pc[15]~57\);

-- Location: FF_X74_Y32_N29
\pcupd|s_pc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \pcupd|s_pc[15]~56_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupd|s_pc\(15));

-- Location: LCCOMB_X84_Y24_N12
\display|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux22~0_combout\ = (\SW[1]~input_o\ & (\SW[0]~input_o\)) # (!\SW[1]~input_o\ & ((\SW[0]~input_o\ & ((!\instmem|Mux33~1_combout\))) # (!\SW[0]~input_o\ & (\pcupd|s_pc\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \SW[0]~input_o\,
	datac => \pcupd|s_pc\(15),
	datad => \instmem|Mux33~1_combout\,
	combout => \display|Mux22~0_combout\);

-- Location: LCCOMB_X84_Y24_N22
\display|Mux22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux22~1_combout\ = (\SW[1]~input_o\ & (\regfile|du_mem|s_memory~1401_combout\ & (\regfile|du_mem|readData[1]~64_combout\ & !\display|Mux22~0_combout\))) # (!\SW[1]~input_o\ & (((\display|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \regfile|du_mem|s_memory~1401_combout\,
	datac => \regfile|du_mem|readData[1]~64_combout\,
	datad => \display|Mux22~0_combout\,
	combout => \display|Mux22~1_combout\);

-- Location: LCCOMB_X83_Y25_N28
\instmem|Mux36~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux36~3_combout\ = (\display|s_addrCounters[1][2]~q\ & (!\display|s_addrCounters[1][1]~q\ & ((!\display|s_addrCounters[1][3]~q\)))) # (!\display|s_addrCounters[1][2]~q\ & ((\display|s_addrCounters[1][0]~q\ & (!\display|s_addrCounters[1][1]~q\)) # 
-- (!\display|s_addrCounters[1][0]~q\ & ((\display|s_addrCounters[1][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[1][2]~q\,
	datab => \display|s_addrCounters[1][1]~q\,
	datac => \display|s_addrCounters[1][0]~q\,
	datad => \display|s_addrCounters[1][3]~q\,
	combout => \instmem|Mux36~3_combout\);

-- Location: LCCOMB_X91_Y25_N26
\instmem|Mux36~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux36~6_combout\ = (!\display|s_addrCounters[1][4]~q\ & (\instmem|Mux36~3_combout\ & !\display|s_addrCounters[1][5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display|s_addrCounters[1][4]~q\,
	datac => \instmem|Mux36~3_combout\,
	datad => \display|s_addrCounters[1][5]~q\,
	combout => \instmem|Mux36~6_combout\);

-- Location: LCCOMB_X66_Y27_N4
\regfile|du_mem|s_memory~210feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~210feeder_combout\ = \mux3|muxout\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(12),
	combout => \regfile|du_mem|s_memory~210feeder_combout\);

-- Location: FF_X66_Y27_N5
\regfile|du_mem|s_memory~210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~210feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~210_q\);

-- Location: FF_X66_Y27_N19
\regfile|du_mem|s_memory~178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(12),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~178_q\);

-- Location: LCCOMB_X66_Y27_N18
\regfile|du_mem|s_memory~1362\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1362_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~210_q\) # ((\display|s_addrCounters[2][1]~q\)))) # (!\display|s_addrCounters[2][0]~q\ & (((\regfile|du_mem|s_memory~178_q\ & 
-- !\display|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \regfile|du_mem|s_memory~210_q\,
	datac => \regfile|du_mem|s_memory~178_q\,
	datad => \display|s_addrCounters[2][1]~q\,
	combout => \regfile|du_mem|s_memory~1362_combout\);

-- Location: FF_X67_Y27_N11
\regfile|du_mem|s_memory~274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(12),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~274_q\);

-- Location: LCCOMB_X67_Y27_N0
\regfile|du_mem|s_memory~242feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~242feeder_combout\ = \mux3|muxout\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(12),
	combout => \regfile|du_mem|s_memory~242feeder_combout\);

-- Location: FF_X67_Y27_N1
\regfile|du_mem|s_memory~242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~242feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~242_q\);

-- Location: LCCOMB_X67_Y27_N10
\regfile|du_mem|s_memory~1363\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1363_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~1362_combout\ & (\regfile|du_mem|s_memory~274_q\)) # (!\regfile|du_mem|s_memory~1362_combout\ & ((\regfile|du_mem|s_memory~242_q\))))) # 
-- (!\display|s_addrCounters[2][1]~q\ & (\regfile|du_mem|s_memory~1362_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \regfile|du_mem|s_memory~1362_combout\,
	datac => \regfile|du_mem|s_memory~274_q\,
	datad => \regfile|du_mem|s_memory~242_q\,
	combout => \regfile|du_mem|s_memory~1363_combout\);

-- Location: FF_X65_Y27_N25
\regfile|du_mem|s_memory~434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(12),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~434_q\);

-- Location: LCCOMB_X65_Y27_N2
\regfile|du_mem|s_memory~466feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~466feeder_combout\ = \mux3|muxout\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(12),
	combout => \regfile|du_mem|s_memory~466feeder_combout\);

-- Location: FF_X65_Y27_N3
\regfile|du_mem|s_memory~466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~466feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~466_q\);

-- Location: LCCOMB_X65_Y27_N24
\regfile|du_mem|s_memory~1369\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1369_combout\ = (\display|s_addrCounters[2][1]~q\ & (\display|s_addrCounters[2][0]~q\)) # (!\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~466_q\))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~434_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~434_q\,
	datad => \regfile|du_mem|s_memory~466_q\,
	combout => \regfile|du_mem|s_memory~1369_combout\);

-- Location: FF_X66_Y25_N15
\regfile|du_mem|s_memory~530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(12),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~530_q\);

-- Location: LCCOMB_X66_Y25_N28
\regfile|du_mem|s_memory~498feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~498feeder_combout\ = \mux3|muxout\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(12),
	combout => \regfile|du_mem|s_memory~498feeder_combout\);

-- Location: FF_X66_Y25_N29
\regfile|du_mem|s_memory~498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~498feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~498_q\);

-- Location: LCCOMB_X66_Y25_N14
\regfile|du_mem|s_memory~1370\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1370_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~1369_combout\ & (\regfile|du_mem|s_memory~530_q\)) # (!\regfile|du_mem|s_memory~1369_combout\ & ((\regfile|du_mem|s_memory~498_q\))))) # 
-- (!\display|s_addrCounters[2][1]~q\ & (\regfile|du_mem|s_memory~1369_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \regfile|du_mem|s_memory~1369_combout\,
	datac => \regfile|du_mem|s_memory~530_q\,
	datad => \regfile|du_mem|s_memory~498_q\,
	combout => \regfile|du_mem|s_memory~1370_combout\);

-- Location: LCCOMB_X68_Y26_N2
\regfile|du_mem|s_memory~114feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~114feeder_combout\ = \mux3|muxout\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(12),
	combout => \regfile|du_mem|s_memory~114feeder_combout\);

-- Location: FF_X68_Y26_N3
\regfile|du_mem|s_memory~114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~114feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~114_q\);

-- Location: FF_X68_Y26_N29
\regfile|du_mem|s_memory~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(12),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~50_q\);

-- Location: LCCOMB_X68_Y26_N28
\regfile|du_mem|s_memory~1366\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1366_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~114_q\) # ((\display|s_addrCounters[2][0]~q\)))) # (!\display|s_addrCounters[2][1]~q\ & (((\regfile|du_mem|s_memory~50_q\ & 
-- !\display|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \regfile|du_mem|s_memory~114_q\,
	datac => \regfile|du_mem|s_memory~50_q\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \regfile|du_mem|s_memory~1366_combout\);

-- Location: FF_X75_Y26_N31
\regfile|du_mem|s_memory~146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(12),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~146_q\);

-- Location: LCCOMB_X75_Y26_N28
\regfile|du_mem|s_memory~82feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~82feeder_combout\ = \mux3|muxout\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(12),
	combout => \regfile|du_mem|s_memory~82feeder_combout\);

-- Location: FF_X75_Y26_N29
\regfile|du_mem|s_memory~82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~82feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~82_q\);

-- Location: LCCOMB_X75_Y26_N30
\regfile|du_mem|s_memory~1367\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1367_combout\ = (\regfile|du_mem|s_memory~1366_combout\ & (((\regfile|du_mem|s_memory~146_q\)) # (!\display|s_addrCounters[2][0]~q\))) # (!\regfile|du_mem|s_memory~1366_combout\ & (\display|s_addrCounters[2][0]~q\ & 
-- ((\regfile|du_mem|s_memory~82_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1366_combout\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~146_q\,
	datad => \regfile|du_mem|s_memory~82_q\,
	combout => \regfile|du_mem|s_memory~1367_combout\);

-- Location: LCCOMB_X68_Y34_N12
\regfile|du_mem|s_memory~338feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~338feeder_combout\ = \mux3|muxout\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(12),
	combout => \regfile|du_mem|s_memory~338feeder_combout\);

-- Location: FF_X68_Y34_N13
\regfile|du_mem|s_memory~338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~338feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~338_q\);

-- Location: FF_X72_Y30_N25
\regfile|du_mem|s_memory~402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(12),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~402_q\);

-- Location: LCCOMB_X77_Y29_N8
\regfile|du_mem|s_memory~370feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~370feeder_combout\ = \mux3|muxout\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(12),
	combout => \regfile|du_mem|s_memory~370feeder_combout\);

-- Location: FF_X77_Y29_N9
\regfile|du_mem|s_memory~370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~370feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~370_q\);

-- Location: FF_X77_Y29_N7
\regfile|du_mem|s_memory~306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(12),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~306_q\);

-- Location: LCCOMB_X77_Y29_N6
\regfile|du_mem|s_memory~1364\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1364_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~370_q\) # ((\display|s_addrCounters[2][0]~q\)))) # (!\display|s_addrCounters[2][1]~q\ & (((\regfile|du_mem|s_memory~306_q\ & 
-- !\display|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~370_q\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~306_q\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \regfile|du_mem|s_memory~1364_combout\);

-- Location: LCCOMB_X72_Y30_N24
\regfile|du_mem|s_memory~1365\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1365_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~1364_combout\ & ((\regfile|du_mem|s_memory~402_q\))) # (!\regfile|du_mem|s_memory~1364_combout\ & (\regfile|du_mem|s_memory~338_q\)))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (((\regfile|du_mem|s_memory~1364_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~338_q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~402_q\,
	datad => \regfile|du_mem|s_memory~1364_combout\,
	combout => \regfile|du_mem|s_memory~1365_combout\);

-- Location: LCCOMB_X70_Y25_N20
\regfile|du_mem|s_memory~1368\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1368_combout\ = (\display|s_addrCounters[2][3]~q\ & (((\regfile|du_mem|s_memory~1365_combout\) # (\display|s_addrCounters[2][2]~q\)))) # (!\display|s_addrCounters[2][3]~q\ & (\regfile|du_mem|s_memory~1367_combout\ & 
-- ((!\display|s_addrCounters[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][3]~q\,
	datab => \regfile|du_mem|s_memory~1367_combout\,
	datac => \regfile|du_mem|s_memory~1365_combout\,
	datad => \display|s_addrCounters[2][2]~q\,
	combout => \regfile|du_mem|s_memory~1368_combout\);

-- Location: LCCOMB_X70_Y25_N6
\regfile|du_mem|s_memory~1371\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1371_combout\ = (\display|s_addrCounters[2][2]~q\ & ((\regfile|du_mem|s_memory~1368_combout\ & ((\regfile|du_mem|s_memory~1370_combout\))) # (!\regfile|du_mem|s_memory~1368_combout\ & (\regfile|du_mem|s_memory~1363_combout\)))) # 
-- (!\display|s_addrCounters[2][2]~q\ & (((\regfile|du_mem|s_memory~1368_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1363_combout\,
	datab => \display|s_addrCounters[2][2]~q\,
	datac => \regfile|du_mem|s_memory~1370_combout\,
	datad => \regfile|du_mem|s_memory~1368_combout\,
	combout => \regfile|du_mem|s_memory~1371_combout\);

-- Location: LCCOMB_X70_Y25_N4
\regfile|du_mem|readData[12]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|readData[12]~71_combout\ = (!\display|s_addrCounters[2][4]~q\ & (!\regfile|du_mem|Equal0~0_combout\ & \regfile|du_mem|s_memory~1371_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display|s_addrCounters[2][4]~q\,
	datac => \regfile|du_mem|Equal0~0_combout\,
	datad => \regfile|du_mem|s_memory~1371_combout\,
	combout => \regfile|du_mem|readData[12]~71_combout\);

-- Location: LCCOMB_X91_Y25_N16
\display|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux25~0_combout\ = (\SW[1]~input_o\ & (((\SW[0]~input_o\) # (\regfile|du_mem|readData[12]~71_combout\)))) # (!\SW[1]~input_o\ & (\pcupd|s_pc\(12) & (!\SW[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \pcupd|s_pc\(12),
	datac => \SW[0]~input_o\,
	datad => \regfile|du_mem|readData[12]~71_combout\,
	combout => \display|Mux25~0_combout\);

-- Location: LCCOMB_X91_Y25_N18
\display|Mux25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux25~1_combout\ = (\SW[0]~input_o\ & (\instmem|Mux36~6_combout\ & !\display|Mux25~0_combout\)) # (!\SW[0]~input_o\ & ((\display|Mux25~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux36~6_combout\,
	datac => \SW[0]~input_o\,
	datad => \display|Mux25~0_combout\,
	combout => \display|Mux25~1_combout\);

-- Location: LCCOMB_X91_Y25_N24
\display|Mux73~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux73~0_combout\ = (\display|Mux23~1_combout\ & (!\display|Mux24~1_combout\ & (\display|Mux22~1_combout\ $ (!\display|Mux25~1_combout\)))) # (!\display|Mux23~1_combout\ & (\display|Mux25~1_combout\ & (\display|Mux24~1_combout\ $ 
-- (!\display|Mux22~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux23~1_combout\,
	datab => \display|Mux24~1_combout\,
	datac => \display|Mux22~1_combout\,
	datad => \display|Mux25~1_combout\,
	combout => \display|Mux73~0_combout\);

-- Location: LCCOMB_X91_Y25_N22
\display|Mux72~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux72~0_combout\ = (\display|Mux24~1_combout\ & ((\display|Mux25~1_combout\ & ((\display|Mux22~1_combout\))) # (!\display|Mux25~1_combout\ & (\display|Mux23~1_combout\)))) # (!\display|Mux24~1_combout\ & (\display|Mux23~1_combout\ & 
-- (\display|Mux22~1_combout\ $ (\display|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux23~1_combout\,
	datab => \display|Mux24~1_combout\,
	datac => \display|Mux22~1_combout\,
	datad => \display|Mux25~1_combout\,
	combout => \display|Mux72~0_combout\);

-- Location: LCCOMB_X91_Y25_N28
\display|Mux71~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux71~0_combout\ = (\display|Mux23~1_combout\ & (\display|Mux22~1_combout\ & ((\display|Mux24~1_combout\) # (!\display|Mux25~1_combout\)))) # (!\display|Mux23~1_combout\ & (\display|Mux24~1_combout\ & (!\display|Mux22~1_combout\ & 
-- !\display|Mux25~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux23~1_combout\,
	datab => \display|Mux24~1_combout\,
	datac => \display|Mux22~1_combout\,
	datad => \display|Mux25~1_combout\,
	combout => \display|Mux71~0_combout\);

-- Location: LCCOMB_X91_Y25_N14
\display|Mux70~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux70~0_combout\ = (\display|Mux24~1_combout\ & ((\display|Mux23~1_combout\ & ((\display|Mux25~1_combout\))) # (!\display|Mux23~1_combout\ & (\display|Mux22~1_combout\ & !\display|Mux25~1_combout\)))) # (!\display|Mux24~1_combout\ & 
-- (!\display|Mux22~1_combout\ & (\display|Mux23~1_combout\ $ (\display|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux23~1_combout\,
	datab => \display|Mux24~1_combout\,
	datac => \display|Mux22~1_combout\,
	datad => \display|Mux25~1_combout\,
	combout => \display|Mux70~0_combout\);

-- Location: LCCOMB_X91_Y25_N4
\display|Mux69~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux69~0_combout\ = (\display|Mux24~1_combout\ & (((!\display|Mux22~1_combout\ & \display|Mux25~1_combout\)))) # (!\display|Mux24~1_combout\ & ((\display|Mux23~1_combout\ & (!\display|Mux22~1_combout\)) # (!\display|Mux23~1_combout\ & 
-- ((\display|Mux25~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux23~1_combout\,
	datab => \display|Mux24~1_combout\,
	datac => \display|Mux22~1_combout\,
	datad => \display|Mux25~1_combout\,
	combout => \display|Mux69~0_combout\);

-- Location: LCCOMB_X91_Y25_N30
\display|Mux68~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux68~0_combout\ = (\display|Mux23~1_combout\ & (\display|Mux25~1_combout\ & (\display|Mux24~1_combout\ $ (\display|Mux22~1_combout\)))) # (!\display|Mux23~1_combout\ & (!\display|Mux22~1_combout\ & ((\display|Mux24~1_combout\) # 
-- (\display|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux23~1_combout\,
	datab => \display|Mux24~1_combout\,
	datac => \display|Mux22~1_combout\,
	datad => \display|Mux25~1_combout\,
	combout => \display|Mux68~0_combout\);

-- Location: LCCOMB_X91_Y25_N8
\display|Mux67~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux67~0_combout\ = (\display|Mux25~1_combout\ & ((\display|Mux22~1_combout\) # (\display|Mux23~1_combout\ $ (\display|Mux24~1_combout\)))) # (!\display|Mux25~1_combout\ & ((\display|Mux24~1_combout\) # (\display|Mux23~1_combout\ $ 
-- (\display|Mux22~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux23~1_combout\,
	datab => \display|Mux24~1_combout\,
	datac => \display|Mux22~1_combout\,
	datad => \display|Mux25~1_combout\,
	combout => \display|Mux67~0_combout\);

-- Location: FF_X79_Y30_N31
\regfile|du_mem|s_memory~182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(16),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~182_q\);

-- Location: LCCOMB_X79_Y30_N20
\regfile|du_mem|s_memory~214feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~214feeder_combout\ = \mux3|muxout\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(16),
	combout => \regfile|du_mem|s_memory~214feeder_combout\);

-- Location: FF_X79_Y30_N21
\regfile|du_mem|s_memory~214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~214feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~214_q\);

-- Location: LCCOMB_X79_Y30_N30
\regfile|du_mem|s_memory~1402\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1402_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\display|s_addrCounters[2][1]~q\) # ((\regfile|du_mem|s_memory~214_q\)))) # (!\display|s_addrCounters[2][0]~q\ & (!\display|s_addrCounters[2][1]~q\ & 
-- (\regfile|du_mem|s_memory~182_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~182_q\,
	datad => \regfile|du_mem|s_memory~214_q\,
	combout => \regfile|du_mem|s_memory~1402_combout\);

-- Location: FF_X74_Y27_N15
\regfile|du_mem|s_memory~278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(16),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~278_q\);

-- Location: LCCOMB_X74_Y28_N2
\regfile|du_mem|s_memory~246feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~246feeder_combout\ = \mux3|muxout\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(16),
	combout => \regfile|du_mem|s_memory~246feeder_combout\);

-- Location: FF_X74_Y28_N3
\regfile|du_mem|s_memory~246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~246feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~246_q\);

-- Location: LCCOMB_X74_Y27_N14
\regfile|du_mem|s_memory~1403\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1403_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~1402_combout\ & (\regfile|du_mem|s_memory~278_q\)) # (!\regfile|du_mem|s_memory~1402_combout\ & ((\regfile|du_mem|s_memory~246_q\))))) # 
-- (!\display|s_addrCounters[2][1]~q\ & (\regfile|du_mem|s_memory~1402_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \regfile|du_mem|s_memory~1402_combout\,
	datac => \regfile|du_mem|s_memory~278_q\,
	datad => \regfile|du_mem|s_memory~246_q\,
	combout => \regfile|du_mem|s_memory~1403_combout\);

-- Location: LCCOMB_X77_Y30_N4
\regfile|du_mem|s_memory~470feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~470feeder_combout\ = \mux3|muxout\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(16),
	combout => \regfile|du_mem|s_memory~470feeder_combout\);

-- Location: FF_X77_Y30_N5
\regfile|du_mem|s_memory~470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~470feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~470_q\);

-- Location: FF_X75_Y30_N7
\regfile|du_mem|s_memory~438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(16),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~438_q\);

-- Location: LCCOMB_X75_Y30_N6
\regfile|du_mem|s_memory~1409\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1409_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~470_q\) # ((\display|s_addrCounters[2][1]~q\)))) # (!\display|s_addrCounters[2][0]~q\ & (((\regfile|du_mem|s_memory~438_q\ & 
-- !\display|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~470_q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~438_q\,
	datad => \display|s_addrCounters[2][1]~q\,
	combout => \regfile|du_mem|s_memory~1409_combout\);

-- Location: FF_X74_Y27_N5
\regfile|du_mem|s_memory~534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(16),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~534_q\);

-- Location: LCCOMB_X73_Y27_N14
\regfile|du_mem|s_memory~502feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~502feeder_combout\ = \mux3|muxout\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(16),
	combout => \regfile|du_mem|s_memory~502feeder_combout\);

-- Location: FF_X73_Y27_N15
\regfile|du_mem|s_memory~502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~502feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~502_q\);

-- Location: LCCOMB_X74_Y27_N4
\regfile|du_mem|s_memory~1410\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1410_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~1409_combout\ & (\regfile|du_mem|s_memory~534_q\)) # (!\regfile|du_mem|s_memory~1409_combout\ & ((\regfile|du_mem|s_memory~502_q\))))) # 
-- (!\display|s_addrCounters[2][1]~q\ & (\regfile|du_mem|s_memory~1409_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \regfile|du_mem|s_memory~1409_combout\,
	datac => \regfile|du_mem|s_memory~534_q\,
	datad => \regfile|du_mem|s_memory~502_q\,
	combout => \regfile|du_mem|s_memory~1410_combout\);

-- Location: LCCOMB_X73_Y29_N0
\regfile|du_mem|s_memory~86feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~86feeder_combout\ = \mux3|muxout\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(16),
	combout => \regfile|du_mem|s_memory~86feeder_combout\);

-- Location: FF_X73_Y29_N1
\regfile|du_mem|s_memory~86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~86feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~86_q\);

-- Location: FF_X76_Y30_N19
\regfile|du_mem|s_memory~150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(16),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~150_q\);

-- Location: FF_X76_Y30_N13
\regfile|du_mem|s_memory~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(16),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~54_q\);

-- Location: LCCOMB_X77_Y30_N22
\regfile|du_mem|s_memory~118feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~118feeder_combout\ = \mux3|muxout\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(16),
	combout => \regfile|du_mem|s_memory~118feeder_combout\);

-- Location: FF_X77_Y30_N23
\regfile|du_mem|s_memory~118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~118feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~118_q\);

-- Location: LCCOMB_X76_Y30_N12
\regfile|du_mem|s_memory~1406\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1406_combout\ = (\display|s_addrCounters[2][0]~q\ & (\display|s_addrCounters[2][1]~q\)) # (!\display|s_addrCounters[2][0]~q\ & ((\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~118_q\))) # 
-- (!\display|s_addrCounters[2][1]~q\ & (\regfile|du_mem|s_memory~54_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~54_q\,
	datad => \regfile|du_mem|s_memory~118_q\,
	combout => \regfile|du_mem|s_memory~1406_combout\);

-- Location: LCCOMB_X76_Y30_N18
\regfile|du_mem|s_memory~1407\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1407_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~1406_combout\ & ((\regfile|du_mem|s_memory~150_q\))) # (!\regfile|du_mem|s_memory~1406_combout\ & (\regfile|du_mem|s_memory~86_q\)))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (((\regfile|du_mem|s_memory~1406_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \regfile|du_mem|s_memory~86_q\,
	datac => \regfile|du_mem|s_memory~150_q\,
	datad => \regfile|du_mem|s_memory~1406_combout\,
	combout => \regfile|du_mem|s_memory~1407_combout\);

-- Location: LCCOMB_X76_Y33_N10
\regfile|du_mem|s_memory~342feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~342feeder_combout\ = \mux3|muxout\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(16),
	combout => \regfile|du_mem|s_memory~342feeder_combout\);

-- Location: FF_X76_Y33_N11
\regfile|du_mem|s_memory~342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~342feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~342_q\);

-- Location: FF_X74_Y33_N7
\regfile|du_mem|s_memory~406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(16),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~406_q\);

-- Location: FF_X76_Y33_N25
\regfile|du_mem|s_memory~310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(16),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~310_q\);

-- Location: LCCOMB_X74_Y33_N28
\regfile|du_mem|s_memory~374feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~374feeder_combout\ = \mux3|muxout\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(16),
	combout => \regfile|du_mem|s_memory~374feeder_combout\);

-- Location: FF_X74_Y33_N29
\regfile|du_mem|s_memory~374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~374feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~374_q\);

-- Location: LCCOMB_X76_Y33_N24
\regfile|du_mem|s_memory~1404\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1404_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\) # ((\regfile|du_mem|s_memory~374_q\)))) # (!\display|s_addrCounters[2][1]~q\ & (!\display|s_addrCounters[2][0]~q\ & 
-- (\regfile|du_mem|s_memory~310_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~310_q\,
	datad => \regfile|du_mem|s_memory~374_q\,
	combout => \regfile|du_mem|s_memory~1404_combout\);

-- Location: LCCOMB_X74_Y33_N6
\regfile|du_mem|s_memory~1405\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1405_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~1404_combout\ & ((\regfile|du_mem|s_memory~406_q\))) # (!\regfile|du_mem|s_memory~1404_combout\ & (\regfile|du_mem|s_memory~342_q\)))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (((\regfile|du_mem|s_memory~1404_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~342_q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~406_q\,
	datad => \regfile|du_mem|s_memory~1404_combout\,
	combout => \regfile|du_mem|s_memory~1405_combout\);

-- Location: LCCOMB_X75_Y27_N6
\regfile|du_mem|s_memory~1408\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1408_combout\ = (\display|s_addrCounters[2][2]~q\ & (((\display|s_addrCounters[2][3]~q\)))) # (!\display|s_addrCounters[2][2]~q\ & ((\display|s_addrCounters[2][3]~q\ & ((\regfile|du_mem|s_memory~1405_combout\))) # 
-- (!\display|s_addrCounters[2][3]~q\ & (\regfile|du_mem|s_memory~1407_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][2]~q\,
	datab => \regfile|du_mem|s_memory~1407_combout\,
	datac => \display|s_addrCounters[2][3]~q\,
	datad => \regfile|du_mem|s_memory~1405_combout\,
	combout => \regfile|du_mem|s_memory~1408_combout\);

-- Location: LCCOMB_X75_Y27_N4
\regfile|du_mem|s_memory~1411\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1411_combout\ = (\display|s_addrCounters[2][2]~q\ & ((\regfile|du_mem|s_memory~1408_combout\ & ((\regfile|du_mem|s_memory~1410_combout\))) # (!\regfile|du_mem|s_memory~1408_combout\ & (\regfile|du_mem|s_memory~1403_combout\)))) # 
-- (!\display|s_addrCounters[2][2]~q\ & (((\regfile|du_mem|s_memory~1408_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][2]~q\,
	datab => \regfile|du_mem|s_memory~1403_combout\,
	datac => \regfile|du_mem|s_memory~1410_combout\,
	datad => \regfile|du_mem|s_memory~1408_combout\,
	combout => \regfile|du_mem|s_memory~1411_combout\);

-- Location: LCCOMB_X79_Y23_N10
\regfile|du_mem|readData[16]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|readData[16]~73_combout\ = (!\display|s_addrCounters[2][4]~q\ & (!\regfile|du_mem|Equal0~0_combout\ & \regfile|du_mem|s_memory~1411_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][4]~q\,
	datac => \regfile|du_mem|Equal0~0_combout\,
	datad => \regfile|du_mem|s_memory~1411_combout\,
	combout => \regfile|du_mem|readData[16]~73_combout\);

-- Location: LCCOMB_X74_Y32_N30
\pcupd|s_pc[16]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupd|s_pc[16]~58_combout\ = (\pcupd|s_pc\(16) & (\pcupd|s_pc[15]~57\ $ (GND))) # (!\pcupd|s_pc\(16) & (!\pcupd|s_pc[15]~57\ & VCC))
-- \pcupd|s_pc[16]~59\ = CARRY((\pcupd|s_pc\(16) & !\pcupd|s_pc[15]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(16),
	datad => VCC,
	cin => \pcupd|s_pc[15]~57\,
	combout => \pcupd|s_pc[16]~58_combout\,
	cout => \pcupd|s_pc[16]~59\);

-- Location: FF_X74_Y32_N31
\pcupd|s_pc[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \pcupd|s_pc[16]~58_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupd|s_pc\(16));

-- Location: LCCOMB_X79_Y23_N20
\display|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux21~0_combout\ = (\SW[0]~input_o\ & (((\SW[1]~input_o\)))) # (!\SW[0]~input_o\ & ((\SW[1]~input_o\ & (\regfile|du_mem|readData[16]~73_combout\)) # (!\SW[1]~input_o\ & ((\pcupd|s_pc\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|readData[16]~73_combout\,
	datab => \SW[0]~input_o\,
	datac => \pcupd|s_pc\(16),
	datad => \SW[1]~input_o\,
	combout => \display|Mux21~0_combout\);

-- Location: LCCOMB_X84_Y26_N18
\instmem|Mux32~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux32~6_combout\ = (!\instmem|Mux32~4_combout\ & (!\display|s_addrCounters[1][4]~q\ & !\display|s_addrCounters[1][5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux32~4_combout\,
	datac => \display|s_addrCounters[1][4]~q\,
	datad => \display|s_addrCounters[1][5]~q\,
	combout => \instmem|Mux32~6_combout\);

-- Location: LCCOMB_X84_Y26_N14
\instmem|Mux32~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux32~5_combout\ = (!\display|s_addrCounters[1][0]~q\ & (\display|s_addrCounters[1][3]~q\ $ (((!\display|s_addrCounters[1][2]~q\ & !\display|s_addrCounters[1][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[1][2]~q\,
	datab => \display|s_addrCounters[1][3]~q\,
	datac => \display|s_addrCounters[1][0]~q\,
	datad => \display|s_addrCounters[1][1]~q\,
	combout => \instmem|Mux32~5_combout\);

-- Location: LCCOMB_X80_Y23_N12
\display|Mux21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux21~1_combout\ = (\SW[0]~input_o\ & (!\display|Mux21~0_combout\ & (\instmem|Mux32~6_combout\ & !\instmem|Mux32~5_combout\))) # (!\SW[0]~input_o\ & (\display|Mux21~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \display|Mux21~0_combout\,
	datac => \instmem|Mux32~6_combout\,
	datad => \instmem|Mux32~5_combout\,
	combout => \display|Mux21~1_combout\);

-- Location: LCCOMB_X75_Y30_N4
\regfile|du_mem|s_memory~505feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~505feeder_combout\ = \mux3|muxout\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(19),
	combout => \regfile|du_mem|s_memory~505feeder_combout\);

-- Location: FF_X75_Y30_N5
\regfile|du_mem|s_memory~505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~505feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~505_q\);

-- Location: FF_X75_Y30_N11
\regfile|du_mem|s_memory~441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(19),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~441_q\);

-- Location: LCCOMB_X75_Y30_N10
\regfile|du_mem|s_memory~1439\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1439_combout\ = (\display|s_addrCounters[2][0]~q\ & (((\display|s_addrCounters[2][1]~q\)))) # (!\display|s_addrCounters[2][0]~q\ & ((\display|s_addrCounters[2][1]~q\ & (\regfile|du_mem|s_memory~505_q\)) # 
-- (!\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~441_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \regfile|du_mem|s_memory~505_q\,
	datac => \regfile|du_mem|s_memory~441_q\,
	datad => \display|s_addrCounters[2][1]~q\,
	combout => \regfile|du_mem|s_memory~1439_combout\);

-- Location: FF_X69_Y34_N27
\regfile|du_mem|s_memory~537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(19),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~537_q\);

-- Location: FF_X69_Y28_N1
\regfile|du_mem|s_memory~473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(19),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~473_q\);

-- Location: LCCOMB_X69_Y34_N26
\regfile|du_mem|s_memory~1440\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1440_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~1439_combout\ & (\regfile|du_mem|s_memory~537_q\)) # (!\regfile|du_mem|s_memory~1439_combout\ & ((\regfile|du_mem|s_memory~473_q\))))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~1439_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \regfile|du_mem|s_memory~1439_combout\,
	datac => \regfile|du_mem|s_memory~537_q\,
	datad => \regfile|du_mem|s_memory~473_q\,
	combout => \regfile|du_mem|s_memory~1440_combout\);

-- Location: FF_X77_Y28_N17
\regfile|du_mem|s_memory~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(19),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~57_q\);

-- Location: LCCOMB_X77_Y28_N18
\regfile|du_mem|s_memory~89feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~89feeder_combout\ = \mux3|muxout\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(19),
	combout => \regfile|du_mem|s_memory~89feeder_combout\);

-- Location: FF_X77_Y28_N19
\regfile|du_mem|s_memory~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~89feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~89_q\);

-- Location: LCCOMB_X77_Y28_N16
\regfile|du_mem|s_memory~1436\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1436_combout\ = (\display|s_addrCounters[2][1]~q\ & (\display|s_addrCounters[2][0]~q\)) # (!\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~89_q\))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~57_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~57_q\,
	datad => \regfile|du_mem|s_memory~89_q\,
	combout => \regfile|du_mem|s_memory~1436_combout\);

-- Location: FF_X77_Y31_N23
\regfile|du_mem|s_memory~153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(19),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~153_q\);

-- Location: LCCOMB_X74_Y34_N18
\regfile|du_mem|s_memory~121feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~121feeder_combout\ = \mux3|muxout\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(19),
	combout => \regfile|du_mem|s_memory~121feeder_combout\);

-- Location: FF_X74_Y34_N19
\regfile|du_mem|s_memory~121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~121feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~121_q\);

-- Location: LCCOMB_X77_Y31_N22
\regfile|du_mem|s_memory~1437\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1437_combout\ = (\regfile|du_mem|s_memory~1436_combout\ & (((\regfile|du_mem|s_memory~153_q\)) # (!\display|s_addrCounters[2][1]~q\))) # (!\regfile|du_mem|s_memory~1436_combout\ & (\display|s_addrCounters[2][1]~q\ & 
-- ((\regfile|du_mem|s_memory~121_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1436_combout\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~153_q\,
	datad => \regfile|du_mem|s_memory~121_q\,
	combout => \regfile|du_mem|s_memory~1437_combout\);

-- Location: LCCOMB_X68_Y36_N12
\regfile|du_mem|s_memory~249feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~249feeder_combout\ = \mux3|muxout\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(19),
	combout => \regfile|du_mem|s_memory~249feeder_combout\);

-- Location: FF_X68_Y36_N13
\regfile|du_mem|s_memory~249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~249feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~249_q\);

-- Location: FF_X68_Y36_N27
\regfile|du_mem|s_memory~185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(19),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~185_q\);

-- Location: LCCOMB_X68_Y36_N26
\regfile|du_mem|s_memory~1434\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1434_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~249_q\) # ((\display|s_addrCounters[2][0]~q\)))) # (!\display|s_addrCounters[2][1]~q\ & (((\regfile|du_mem|s_memory~185_q\ & 
-- !\display|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~249_q\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~185_q\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \regfile|du_mem|s_memory~1434_combout\);

-- Location: FF_X76_Y34_N9
\regfile|du_mem|s_memory~281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(19),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~281_q\);

-- Location: FF_X69_Y34_N25
\regfile|du_mem|s_memory~217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \mux3|muxout\(19),
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~217_q\);

-- Location: LCCOMB_X76_Y34_N8
\regfile|du_mem|s_memory~1435\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1435_combout\ = (\regfile|du_mem|s_memory~1434_combout\ & (((\regfile|du_mem|s_memory~281_q\)) # (!\display|s_addrCounters[2][0]~q\))) # (!\regfile|du_mem|s_memory~1434_combout\ & (\display|s_addrCounters[2][0]~q\ & 
-- ((\regfile|du_mem|s_memory~217_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1434_combout\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~281_q\,
	datad => \regfile|du_mem|s_memory~217_q\,
	combout => \regfile|du_mem|s_memory~1435_combout\);

-- Location: LCCOMB_X77_Y31_N8
\regfile|du_mem|s_memory~1438\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1438_combout\ = (\display|s_addrCounters[2][2]~q\ & (((\display|s_addrCounters[2][3]~q\) # (\regfile|du_mem|s_memory~1435_combout\)))) # (!\display|s_addrCounters[2][2]~q\ & (\regfile|du_mem|s_memory~1437_combout\ & 
-- (!\display|s_addrCounters[2][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1437_combout\,
	datab => \display|s_addrCounters[2][2]~q\,
	datac => \display|s_addrCounters[2][3]~q\,
	datad => \regfile|du_mem|s_memory~1435_combout\,
	combout => \regfile|du_mem|s_memory~1438_combout\);

-- Location: LCCOMB_X76_Y33_N30
\regfile|du_mem|s_memory~345feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~345feeder_combout\ = \mux3|muxout\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(19),
	combout => \regfile|du_mem|s_memory~345feeder_combout\);

-- Location: FF_X76_Y33_N31
\regfile|du_mem|s_memory~345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~345feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~345_q\);

-- Location: FF_X76_Y33_N17
\regfile|du_mem|s_memory~313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(19),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~313_q\);

-- Location: LCCOMB_X76_Y33_N16
\regfile|du_mem|s_memory~1432\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1432_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~345_q\) # ((\display|s_addrCounters[2][1]~q\)))) # (!\display|s_addrCounters[2][0]~q\ & (((\regfile|du_mem|s_memory~313_q\ & 
-- !\display|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~345_q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~313_q\,
	datad => \display|s_addrCounters[2][1]~q\,
	combout => \regfile|du_mem|s_memory~1432_combout\);

-- Location: FF_X66_Y26_N27
\regfile|du_mem|s_memory~409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(19),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~409_q\);

-- Location: LCCOMB_X66_Y26_N16
\regfile|du_mem|s_memory~377feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~377feeder_combout\ = \mux3|muxout\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(19),
	combout => \regfile|du_mem|s_memory~377feeder_combout\);

-- Location: FF_X66_Y26_N17
\regfile|du_mem|s_memory~377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~377feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~377_q\);

-- Location: LCCOMB_X66_Y26_N26
\regfile|du_mem|s_memory~1433\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1433_combout\ = (\regfile|du_mem|s_memory~1432_combout\ & (((\regfile|du_mem|s_memory~409_q\)) # (!\display|s_addrCounters[2][1]~q\))) # (!\regfile|du_mem|s_memory~1432_combout\ & (\display|s_addrCounters[2][1]~q\ & 
-- ((\regfile|du_mem|s_memory~377_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1432_combout\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~409_q\,
	datad => \regfile|du_mem|s_memory~377_q\,
	combout => \regfile|du_mem|s_memory~1433_combout\);

-- Location: LCCOMB_X74_Y26_N30
\regfile|du_mem|s_memory~1441\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1441_combout\ = (\regfile|du_mem|s_memory~1438_combout\ & ((\regfile|du_mem|s_memory~1440_combout\) # ((!\display|s_addrCounters[2][3]~q\)))) # (!\regfile|du_mem|s_memory~1438_combout\ & (((\regfile|du_mem|s_memory~1433_combout\ & 
-- \display|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1440_combout\,
	datab => \regfile|du_mem|s_memory~1438_combout\,
	datac => \regfile|du_mem|s_memory~1433_combout\,
	datad => \display|s_addrCounters[2][3]~q\,
	combout => \regfile|du_mem|s_memory~1441_combout\);

-- Location: LCCOMB_X74_Y31_N0
\pcupd|s_pc[17]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupd|s_pc[17]~60_combout\ = (\pcupd|s_pc\(17) & (!\pcupd|s_pc[16]~59\)) # (!\pcupd|s_pc\(17) & ((\pcupd|s_pc[16]~59\) # (GND)))
-- \pcupd|s_pc[17]~61\ = CARRY((!\pcupd|s_pc[16]~59\) # (!\pcupd|s_pc\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcupd|s_pc\(17),
	datad => VCC,
	cin => \pcupd|s_pc[16]~59\,
	combout => \pcupd|s_pc[17]~60_combout\,
	cout => \pcupd|s_pc[17]~61\);

-- Location: FF_X74_Y31_N1
\pcupd|s_pc[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \pcupd|s_pc[17]~60_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupd|s_pc\(17));

-- Location: LCCOMB_X74_Y31_N2
\pcupd|s_pc[18]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupd|s_pc[18]~62_combout\ = (\pcupd|s_pc\(18) & (\pcupd|s_pc[17]~61\ $ (GND))) # (!\pcupd|s_pc\(18) & (!\pcupd|s_pc[17]~61\ & VCC))
-- \pcupd|s_pc[18]~63\ = CARRY((\pcupd|s_pc\(18) & !\pcupd|s_pc[17]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcupd|s_pc\(18),
	datad => VCC,
	cin => \pcupd|s_pc[17]~61\,
	combout => \pcupd|s_pc[18]~62_combout\,
	cout => \pcupd|s_pc[18]~63\);

-- Location: FF_X74_Y31_N3
\pcupd|s_pc[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \pcupd|s_pc[18]~62_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupd|s_pc\(18));

-- Location: LCCOMB_X74_Y31_N4
\pcupd|s_pc[19]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupd|s_pc[19]~64_combout\ = (\pcupd|s_pc\(19) & (!\pcupd|s_pc[18]~63\)) # (!\pcupd|s_pc\(19) & ((\pcupd|s_pc[18]~63\) # (GND)))
-- \pcupd|s_pc[19]~65\ = CARRY((!\pcupd|s_pc[18]~63\) # (!\pcupd|s_pc\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcupd|s_pc\(19),
	datad => VCC,
	cin => \pcupd|s_pc[18]~63\,
	combout => \pcupd|s_pc[19]~64_combout\,
	cout => \pcupd|s_pc[19]~65\);

-- Location: FF_X74_Y31_N5
\pcupd|s_pc[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \pcupd|s_pc[19]~64_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupd|s_pc\(19));

-- Location: LCCOMB_X80_Y24_N30
\instmem|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux27~0_combout\ = (\instmem|Mux28~0_combout\ & (\display|s_addrCounters[1][3]~q\ & (\display|s_addrCounters[1][1]~q\ $ (\display|s_addrCounters[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[1][1]~q\,
	datab => \instmem|Mux28~0_combout\,
	datac => \display|s_addrCounters[1][0]~q\,
	datad => \display|s_addrCounters[1][3]~q\,
	combout => \instmem|Mux27~0_combout\);

-- Location: LCCOMB_X80_Y23_N10
\display|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux18~0_combout\ = (\SW[1]~input_o\ & (((\SW[0]~input_o\)))) # (!\SW[1]~input_o\ & ((\SW[0]~input_o\ & ((\instmem|Mux27~0_combout\))) # (!\SW[0]~input_o\ & (\pcupd|s_pc\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \pcupd|s_pc\(19),
	datac => \instmem|Mux27~0_combout\,
	datad => \SW[0]~input_o\,
	combout => \display|Mux18~0_combout\);

-- Location: LCCOMB_X80_Y23_N20
\display|Mux18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux18~1_combout\ = (\SW[1]~input_o\ & (\regfile|du_mem|s_memory~1441_combout\ & (\regfile|du_mem|readData[1]~64_combout\ & !\display|Mux18~0_combout\))) # (!\SW[1]~input_o\ & (((\display|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \regfile|du_mem|s_memory~1441_combout\,
	datac => \regfile|du_mem|readData[1]~64_combout\,
	datad => \display|Mux18~0_combout\,
	combout => \display|Mux18~1_combout\);

-- Location: FF_X74_Y30_N7
\regfile|du_mem|s_memory~440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(18),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~440_q\);

-- Location: FF_X73_Y30_N9
\regfile|du_mem|s_memory~472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(18),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~472_q\);

-- Location: LCCOMB_X74_Y30_N6
\regfile|du_mem|s_memory~1429\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1429_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\display|s_addrCounters[2][1]~q\) # ((\regfile|du_mem|s_memory~472_q\)))) # (!\display|s_addrCounters[2][0]~q\ & (!\display|s_addrCounters[2][1]~q\ & 
-- (\regfile|du_mem|s_memory~440_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~440_q\,
	datad => \regfile|du_mem|s_memory~472_q\,
	combout => \regfile|du_mem|s_memory~1429_combout\);

-- Location: LCCOMB_X74_Y30_N16
\regfile|du_mem|s_memory~504feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~504feeder_combout\ = \mux3|muxout\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(18),
	combout => \regfile|du_mem|s_memory~504feeder_combout\);

-- Location: FF_X74_Y30_N17
\regfile|du_mem|s_memory~504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~504feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~504_q\);

-- Location: FF_X73_Y30_N23
\regfile|du_mem|s_memory~536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(18),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~536_q\);

-- Location: LCCOMB_X73_Y30_N22
\regfile|du_mem|s_memory~1430\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1430_combout\ = (\regfile|du_mem|s_memory~1429_combout\ & (((\regfile|du_mem|s_memory~536_q\) # (!\display|s_addrCounters[2][1]~q\)))) # (!\regfile|du_mem|s_memory~1429_combout\ & (\regfile|du_mem|s_memory~504_q\ & 
-- ((\display|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1429_combout\,
	datab => \regfile|du_mem|s_memory~504_q\,
	datac => \regfile|du_mem|s_memory~536_q\,
	datad => \display|s_addrCounters[2][1]~q\,
	combout => \regfile|du_mem|s_memory~1430_combout\);

-- Location: FF_X76_Y33_N29
\regfile|du_mem|s_memory~312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(18),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~312_q\);

-- Location: LCCOMB_X74_Y33_N16
\regfile|du_mem|s_memory~376feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~376feeder_combout\ = \mux3|muxout\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(18),
	combout => \regfile|du_mem|s_memory~376feeder_combout\);

-- Location: FF_X74_Y33_N17
\regfile|du_mem|s_memory~376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~376feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~376_q\);

-- Location: LCCOMB_X76_Y33_N28
\regfile|du_mem|s_memory~1424\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1424_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\) # ((\regfile|du_mem|s_memory~376_q\)))) # (!\display|s_addrCounters[2][1]~q\ & (!\display|s_addrCounters[2][0]~q\ & 
-- (\regfile|du_mem|s_memory~312_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~312_q\,
	datad => \regfile|du_mem|s_memory~376_q\,
	combout => \regfile|du_mem|s_memory~1424_combout\);

-- Location: LCCOMB_X76_Y33_N26
\regfile|du_mem|s_memory~344feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~344feeder_combout\ = \mux3|muxout\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(18),
	combout => \regfile|du_mem|s_memory~344feeder_combout\);

-- Location: FF_X76_Y33_N27
\regfile|du_mem|s_memory~344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~344feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~344_q\);

-- Location: FF_X74_Y33_N3
\regfile|du_mem|s_memory~408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(18),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~408_q\);

-- Location: LCCOMB_X74_Y33_N2
\regfile|du_mem|s_memory~1425\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1425_combout\ = (\regfile|du_mem|s_memory~1424_combout\ & (((\regfile|du_mem|s_memory~408_q\) # (!\display|s_addrCounters[2][0]~q\)))) # (!\regfile|du_mem|s_memory~1424_combout\ & (\regfile|du_mem|s_memory~344_q\ & 
-- ((\display|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1424_combout\,
	datab => \regfile|du_mem|s_memory~344_q\,
	datac => \regfile|du_mem|s_memory~408_q\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \regfile|du_mem|s_memory~1425_combout\);

-- Location: LCCOMB_X74_Y26_N26
\regfile|du_mem|s_memory~88feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~88feeder_combout\ = \mux3|muxout\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(18),
	combout => \regfile|du_mem|s_memory~88feeder_combout\);

-- Location: FF_X74_Y26_N27
\regfile|du_mem|s_memory~88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~88feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~88_q\);

-- Location: FF_X77_Y28_N5
\regfile|du_mem|s_memory~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(18),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~56_q\);

-- Location: LCCOMB_X77_Y30_N6
\regfile|du_mem|s_memory~120feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~120feeder_combout\ = \mux3|muxout\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(18),
	combout => \regfile|du_mem|s_memory~120feeder_combout\);

-- Location: FF_X77_Y30_N7
\regfile|du_mem|s_memory~120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~120feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~120_q\);

-- Location: LCCOMB_X77_Y28_N4
\regfile|du_mem|s_memory~1426\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1426_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\) # ((\regfile|du_mem|s_memory~120_q\)))) # (!\display|s_addrCounters[2][1]~q\ & (!\display|s_addrCounters[2][0]~q\ & 
-- (\regfile|du_mem|s_memory~56_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~56_q\,
	datad => \regfile|du_mem|s_memory~120_q\,
	combout => \regfile|du_mem|s_memory~1426_combout\);

-- Location: FF_X74_Y26_N1
\regfile|du_mem|s_memory~152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(18),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~152_q\);

-- Location: LCCOMB_X74_Y26_N0
\regfile|du_mem|s_memory~1427\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1427_combout\ = (\regfile|du_mem|s_memory~1426_combout\ & (((\regfile|du_mem|s_memory~152_q\) # (!\display|s_addrCounters[2][0]~q\)))) # (!\regfile|du_mem|s_memory~1426_combout\ & (\regfile|du_mem|s_memory~88_q\ & 
-- ((\display|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~88_q\,
	datab => \regfile|du_mem|s_memory~1426_combout\,
	datac => \regfile|du_mem|s_memory~152_q\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \regfile|du_mem|s_memory~1427_combout\);

-- Location: LCCOMB_X75_Y27_N14
\regfile|du_mem|s_memory~1428\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1428_combout\ = (\display|s_addrCounters[2][3]~q\ & ((\regfile|du_mem|s_memory~1425_combout\) # ((\display|s_addrCounters[2][2]~q\)))) # (!\display|s_addrCounters[2][3]~q\ & (((\regfile|du_mem|s_memory~1427_combout\ & 
-- !\display|s_addrCounters[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1425_combout\,
	datab => \display|s_addrCounters[2][3]~q\,
	datac => \regfile|du_mem|s_memory~1427_combout\,
	datad => \display|s_addrCounters[2][2]~q\,
	combout => \regfile|du_mem|s_memory~1428_combout\);

-- Location: LCCOMB_X75_Y27_N26
\regfile|du_mem|s_memory~248feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~248feeder_combout\ = \mux3|muxout\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(18),
	combout => \regfile|du_mem|s_memory~248feeder_combout\);

-- Location: FF_X75_Y27_N27
\regfile|du_mem|s_memory~248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~248feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~248_q\);

-- Location: FF_X75_Y27_N29
\regfile|du_mem|s_memory~280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(18),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~280_q\);

-- Location: FF_X79_Y30_N27
\regfile|du_mem|s_memory~184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(18),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~184_q\);

-- Location: LCCOMB_X79_Y30_N12
\regfile|du_mem|s_memory~216feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~216feeder_combout\ = \mux3|muxout\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(18),
	combout => \regfile|du_mem|s_memory~216feeder_combout\);

-- Location: FF_X79_Y30_N13
\regfile|du_mem|s_memory~216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~216feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~216_q\);

-- Location: LCCOMB_X79_Y30_N26
\regfile|du_mem|s_memory~1422\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1422_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\display|s_addrCounters[2][1]~q\) # ((\regfile|du_mem|s_memory~216_q\)))) # (!\display|s_addrCounters[2][0]~q\ & (!\display|s_addrCounters[2][1]~q\ & 
-- (\regfile|du_mem|s_memory~184_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~184_q\,
	datad => \regfile|du_mem|s_memory~216_q\,
	combout => \regfile|du_mem|s_memory~1422_combout\);

-- Location: LCCOMB_X75_Y27_N28
\regfile|du_mem|s_memory~1423\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1423_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~1422_combout\ & ((\regfile|du_mem|s_memory~280_q\))) # (!\regfile|du_mem|s_memory~1422_combout\ & (\regfile|du_mem|s_memory~248_q\)))) # 
-- (!\display|s_addrCounters[2][1]~q\ & (((\regfile|du_mem|s_memory~1422_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~248_q\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~280_q\,
	datad => \regfile|du_mem|s_memory~1422_combout\,
	combout => \regfile|du_mem|s_memory~1423_combout\);

-- Location: LCCOMB_X75_Y27_N16
\regfile|du_mem|s_memory~1431\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1431_combout\ = (\display|s_addrCounters[2][2]~q\ & ((\regfile|du_mem|s_memory~1428_combout\ & (\regfile|du_mem|s_memory~1430_combout\)) # (!\regfile|du_mem|s_memory~1428_combout\ & ((\regfile|du_mem|s_memory~1423_combout\))))) # 
-- (!\display|s_addrCounters[2][2]~q\ & (((\regfile|du_mem|s_memory~1428_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][2]~q\,
	datab => \regfile|du_mem|s_memory~1430_combout\,
	datac => \regfile|du_mem|s_memory~1428_combout\,
	datad => \regfile|du_mem|s_memory~1423_combout\,
	combout => \regfile|du_mem|s_memory~1431_combout\);

-- Location: LCCOMB_X75_Y27_N18
\regfile|du_mem|readData[18]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|readData[18]~74_combout\ = (!\display|s_addrCounters[2][4]~q\ & (!\regfile|du_mem|Equal0~0_combout\ & \regfile|du_mem|s_memory~1431_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][4]~q\,
	datab => \regfile|du_mem|Equal0~0_combout\,
	datad => \regfile|du_mem|s_memory~1431_combout\,
	combout => \regfile|du_mem|readData[18]~74_combout\);

-- Location: LCCOMB_X79_Y23_N18
\display|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux19~0_combout\ = (\SW[0]~input_o\ & (((\SW[1]~input_o\)))) # (!\SW[0]~input_o\ & ((\SW[1]~input_o\ & (\regfile|du_mem|readData[18]~74_combout\)) # (!\SW[1]~input_o\ & ((\pcupd|s_pc\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|readData[18]~74_combout\,
	datab => \SW[0]~input_o\,
	datac => \pcupd|s_pc\(18),
	datad => \SW[1]~input_o\,
	combout => \display|Mux19~0_combout\);

-- Location: LCCOMB_X80_Y24_N0
\instmem|Mux28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux28~2_combout\ = (\display|s_addrCounters[1][1]~q\ & (\instmem|Mux28~0_combout\ & (!\display|s_addrCounters[1][0]~q\ & \display|s_addrCounters[1][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[1][1]~q\,
	datab => \instmem|Mux28~0_combout\,
	datac => \display|s_addrCounters[1][0]~q\,
	datad => \display|s_addrCounters[1][3]~q\,
	combout => \instmem|Mux28~2_combout\);

-- Location: LCCOMB_X79_Y23_N4
\display|Mux19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux19~1_combout\ = (\display|Mux19~0_combout\ & (!\SW[0]~input_o\)) # (!\display|Mux19~0_combout\ & (\SW[0]~input_o\ & \instmem|Mux28~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display|Mux19~0_combout\,
	datac => \SW[0]~input_o\,
	datad => \instmem|Mux28~2_combout\,
	combout => \display|Mux19~1_combout\);

-- Location: LCCOMB_X80_Y23_N18
\display|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux20~0_combout\ = (\SW[1]~input_o\ & (((\SW[0]~input_o\)))) # (!\SW[1]~input_o\ & ((\SW[0]~input_o\ & (!\instmem|Mux26~6_combout\)) # (!\SW[0]~input_o\ & ((\pcupd|s_pc\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \instmem|Mux26~6_combout\,
	datac => \pcupd|s_pc\(17),
	datad => \SW[0]~input_o\,
	combout => \display|Mux20~0_combout\);

-- Location: LCCOMB_X74_Y25_N0
\regfile|du_mem|s_memory~119feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~119feeder_combout\ = \mux3|muxout\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(17),
	combout => \regfile|du_mem|s_memory~119feeder_combout\);

-- Location: FF_X74_Y25_N1
\regfile|du_mem|s_memory~119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~119feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~119_q\);

-- Location: FF_X74_Y26_N25
\regfile|du_mem|s_memory~151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(17),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~151_q\);

-- Location: FF_X77_Y28_N31
\regfile|du_mem|s_memory~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(17),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~55_q\);

-- Location: LCCOMB_X77_Y28_N28
\regfile|du_mem|s_memory~87feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~87feeder_combout\ = \mux3|muxout\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(17),
	combout => \regfile|du_mem|s_memory~87feeder_combout\);

-- Location: FF_X77_Y28_N29
\regfile|du_mem|s_memory~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~87feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~87_q\);

-- Location: LCCOMB_X77_Y28_N30
\regfile|du_mem|s_memory~1416\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1416_combout\ = (\display|s_addrCounters[2][1]~q\ & (\display|s_addrCounters[2][0]~q\)) # (!\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~87_q\))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~55_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~55_q\,
	datad => \regfile|du_mem|s_memory~87_q\,
	combout => \regfile|du_mem|s_memory~1416_combout\);

-- Location: LCCOMB_X74_Y26_N24
\regfile|du_mem|s_memory~1417\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1417_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~1416_combout\ & ((\regfile|du_mem|s_memory~151_q\))) # (!\regfile|du_mem|s_memory~1416_combout\ & (\regfile|du_mem|s_memory~119_q\)))) # 
-- (!\display|s_addrCounters[2][1]~q\ & (((\regfile|du_mem|s_memory~1416_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \regfile|du_mem|s_memory~119_q\,
	datac => \regfile|du_mem|s_memory~151_q\,
	datad => \regfile|du_mem|s_memory~1416_combout\,
	combout => \regfile|du_mem|s_memory~1417_combout\);

-- Location: LCCOMB_X74_Y28_N4
\regfile|du_mem|s_memory~247feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~247feeder_combout\ = \mux3|muxout\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(17),
	combout => \regfile|du_mem|s_memory~247feeder_combout\);

-- Location: FF_X74_Y28_N5
\regfile|du_mem|s_memory~247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~247feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~247_q\);

-- Location: FF_X74_Y28_N31
\regfile|du_mem|s_memory~183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(17),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~183_q\);

-- Location: LCCOMB_X74_Y28_N30
\regfile|du_mem|s_memory~1414\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1414_combout\ = (\display|s_addrCounters[2][0]~q\ & (((\display|s_addrCounters[2][1]~q\)))) # (!\display|s_addrCounters[2][0]~q\ & ((\display|s_addrCounters[2][1]~q\ & (\regfile|du_mem|s_memory~247_q\)) # 
-- (!\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~183_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \regfile|du_mem|s_memory~247_q\,
	datac => \regfile|du_mem|s_memory~183_q\,
	datad => \display|s_addrCounters[2][1]~q\,
	combout => \regfile|du_mem|s_memory~1414_combout\);

-- Location: LCCOMB_X77_Y27_N14
\regfile|du_mem|s_memory~215feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~215feeder_combout\ = \mux3|muxout\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(17),
	combout => \regfile|du_mem|s_memory~215feeder_combout\);

-- Location: FF_X77_Y27_N15
\regfile|du_mem|s_memory~215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~215feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~215_q\);

-- Location: FF_X74_Y27_N23
\regfile|du_mem|s_memory~279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(17),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~279_q\);

-- Location: LCCOMB_X74_Y27_N22
\regfile|du_mem|s_memory~1415\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1415_combout\ = (\regfile|du_mem|s_memory~1414_combout\ & (((\regfile|du_mem|s_memory~279_q\) # (!\display|s_addrCounters[2][0]~q\)))) # (!\regfile|du_mem|s_memory~1414_combout\ & (\regfile|du_mem|s_memory~215_q\ & 
-- ((\display|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1414_combout\,
	datab => \regfile|du_mem|s_memory~215_q\,
	datac => \regfile|du_mem|s_memory~279_q\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \regfile|du_mem|s_memory~1415_combout\);

-- Location: LCCOMB_X75_Y27_N10
\regfile|du_mem|s_memory~1418\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1418_combout\ = (\display|s_addrCounters[2][2]~q\ & (((\display|s_addrCounters[2][3]~q\) # (\regfile|du_mem|s_memory~1415_combout\)))) # (!\display|s_addrCounters[2][2]~q\ & (\regfile|du_mem|s_memory~1417_combout\ & 
-- (!\display|s_addrCounters[2][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][2]~q\,
	datab => \regfile|du_mem|s_memory~1417_combout\,
	datac => \display|s_addrCounters[2][3]~q\,
	datad => \regfile|du_mem|s_memory~1415_combout\,
	combout => \regfile|du_mem|s_memory~1418_combout\);

-- Location: LCCOMB_X74_Y29_N30
\regfile|du_mem|s_memory~471feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~471feeder_combout\ = \mux3|muxout\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(17),
	combout => \regfile|du_mem|s_memory~471feeder_combout\);

-- Location: FF_X74_Y29_N31
\regfile|du_mem|s_memory~471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~471feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~471_q\);

-- Location: LCCOMB_X73_Y28_N28
\regfile|du_mem|s_memory~503feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~503feeder_combout\ = \mux3|muxout\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(17),
	combout => \regfile|du_mem|s_memory~503feeder_combout\);

-- Location: FF_X73_Y28_N29
\regfile|du_mem|s_memory~503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~503feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~503_q\);

-- Location: FF_X73_Y28_N23
\regfile|du_mem|s_memory~439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(17),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~439_q\);

-- Location: LCCOMB_X73_Y28_N22
\regfile|du_mem|s_memory~1419\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1419_combout\ = (\display|s_addrCounters[2][0]~q\ & (((\display|s_addrCounters[2][1]~q\)))) # (!\display|s_addrCounters[2][0]~q\ & ((\display|s_addrCounters[2][1]~q\ & (\regfile|du_mem|s_memory~503_q\)) # 
-- (!\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~439_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \regfile|du_mem|s_memory~503_q\,
	datac => \regfile|du_mem|s_memory~439_q\,
	datad => \display|s_addrCounters[2][1]~q\,
	combout => \regfile|du_mem|s_memory~1419_combout\);

-- Location: FF_X73_Y29_N27
\regfile|du_mem|s_memory~535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(17),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~535_q\);

-- Location: LCCOMB_X73_Y29_N26
\regfile|du_mem|s_memory~1420\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1420_combout\ = (\regfile|du_mem|s_memory~1419_combout\ & (((\regfile|du_mem|s_memory~535_q\) # (!\display|s_addrCounters[2][0]~q\)))) # (!\regfile|du_mem|s_memory~1419_combout\ & (\regfile|du_mem|s_memory~471_q\ & 
-- ((\display|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~471_q\,
	datab => \regfile|du_mem|s_memory~1419_combout\,
	datac => \regfile|du_mem|s_memory~535_q\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \regfile|du_mem|s_memory~1420_combout\);

-- Location: LCCOMB_X75_Y28_N26
\regfile|du_mem|s_memory~375feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~375feeder_combout\ = \mux3|muxout\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(17),
	combout => \regfile|du_mem|s_memory~375feeder_combout\);

-- Location: FF_X75_Y28_N27
\regfile|du_mem|s_memory~375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~375feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~375_q\);

-- Location: FF_X76_Y33_N9
\regfile|du_mem|s_memory~311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(17),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~311_q\);

-- Location: LCCOMB_X76_Y33_N6
\regfile|du_mem|s_memory~343feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~343feeder_combout\ = \mux3|muxout\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(17),
	combout => \regfile|du_mem|s_memory~343feeder_combout\);

-- Location: FF_X76_Y33_N7
\regfile|du_mem|s_memory~343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~343feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~343_q\);

-- Location: LCCOMB_X76_Y33_N8
\regfile|du_mem|s_memory~1412\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1412_combout\ = (\display|s_addrCounters[2][1]~q\ & (\display|s_addrCounters[2][0]~q\)) # (!\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~343_q\))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~311_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~311_q\,
	datad => \regfile|du_mem|s_memory~343_q\,
	combout => \regfile|du_mem|s_memory~1412_combout\);

-- Location: FF_X75_Y28_N29
\regfile|du_mem|s_memory~407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(17),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~407_q\);

-- Location: LCCOMB_X75_Y28_N28
\regfile|du_mem|s_memory~1413\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1413_combout\ = (\regfile|du_mem|s_memory~1412_combout\ & (((\regfile|du_mem|s_memory~407_q\) # (!\display|s_addrCounters[2][1]~q\)))) # (!\regfile|du_mem|s_memory~1412_combout\ & (\regfile|du_mem|s_memory~375_q\ & 
-- ((\display|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~375_q\,
	datab => \regfile|du_mem|s_memory~1412_combout\,
	datac => \regfile|du_mem|s_memory~407_q\,
	datad => \display|s_addrCounters[2][1]~q\,
	combout => \regfile|du_mem|s_memory~1413_combout\);

-- Location: LCCOMB_X75_Y27_N12
\regfile|du_mem|s_memory~1421\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1421_combout\ = (\regfile|du_mem|s_memory~1418_combout\ & (((\regfile|du_mem|s_memory~1420_combout\)) # (!\display|s_addrCounters[2][3]~q\))) # (!\regfile|du_mem|s_memory~1418_combout\ & (\display|s_addrCounters[2][3]~q\ & 
-- ((\regfile|du_mem|s_memory~1413_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1418_combout\,
	datab => \display|s_addrCounters[2][3]~q\,
	datac => \regfile|du_mem|s_memory~1420_combout\,
	datad => \regfile|du_mem|s_memory~1413_combout\,
	combout => \regfile|du_mem|s_memory~1421_combout\);

-- Location: LCCOMB_X80_Y23_N16
\display|Mux20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux20~1_combout\ = (\SW[1]~input_o\ & (!\display|Mux20~0_combout\ & (\regfile|du_mem|readData[1]~64_combout\ & \regfile|du_mem|s_memory~1421_combout\))) # (!\SW[1]~input_o\ & (\display|Mux20~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \display|Mux20~0_combout\,
	datac => \regfile|du_mem|readData[1]~64_combout\,
	datad => \regfile|du_mem|s_memory~1421_combout\,
	combout => \display|Mux20~1_combout\);

-- Location: LCCOMB_X80_Y23_N2
\display|Mux80~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux80~0_combout\ = (\display|Mux18~1_combout\ & (\display|Mux21~1_combout\ & (\display|Mux19~1_combout\ $ (\display|Mux20~1_combout\)))) # (!\display|Mux18~1_combout\ & (!\display|Mux20~1_combout\ & (\display|Mux21~1_combout\ $ 
-- (\display|Mux19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux21~1_combout\,
	datab => \display|Mux18~1_combout\,
	datac => \display|Mux19~1_combout\,
	datad => \display|Mux20~1_combout\,
	combout => \display|Mux80~0_combout\);

-- Location: LCCOMB_X84_Y23_N26
\display|Mux42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux42~0_combout\ = (\SW[1]~input_o\ & ((\SW[0]~input_o\ & ((\display|s_addrCounters[3][1]~q\))) # (!\SW[0]~input_o\ & (\display|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][3]~q\,
	datab => \SW[1]~input_o\,
	datac => \SW[0]~input_o\,
	datad => \display|s_addrCounters[3][1]~q\,
	combout => \display|Mux42~0_combout\);

-- Location: LCCOMB_X84_Y23_N0
\display|Mux42~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux42~1_combout\ = (\display|Mux42~0_combout\) # ((\SW[0]~input_o\ & (!\SW[1]~input_o\ & \display|s_addrCounters[1][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux42~0_combout\,
	datab => \SW[0]~input_o\,
	datac => \SW[1]~input_o\,
	datad => \display|s_addrCounters[1][1]~q\,
	combout => \display|Mux42~1_combout\);

-- Location: LCCOMB_X84_Y24_N18
\display|Mux43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux43~0_combout\ = (\SW[1]~input_o\ & ((\SW[0]~input_o\ & ((\display|s_addrCounters[3][0]~q\))) # (!\SW[0]~input_o\ & (\display|s_addrCounters[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \SW[0]~input_o\,
	datac => \display|s_addrCounters[2][2]~q\,
	datad => \display|s_addrCounters[3][0]~q\,
	combout => \display|Mux43~0_combout\);

-- Location: LCCOMB_X84_Y24_N8
\display|Mux43~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux43~1_combout\ = (\display|Mux43~0_combout\) # ((!\SW[1]~input_o\ & (\SW[0]~input_o\ & \display|s_addrCounters[1][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \display|Mux43~0_combout\,
	datac => \SW[0]~input_o\,
	datad => \display|s_addrCounters[1][0]~q\,
	combout => \display|Mux43~1_combout\);

-- Location: LCCOMB_X84_Y23_N28
\display|Mux45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux45~0_combout\ = (\SW[1]~input_o\ & (!\SW[0]~input_o\ & \display|s_addrCounters[2][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[1]~input_o\,
	datac => \SW[0]~input_o\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \display|Mux45~0_combout\);

-- Location: LCCOMB_X85_Y19_N28
\display|Mux44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux44~0_combout\ = (\SW[1]~input_o\ & (!\SW[0]~input_o\ & \display|s_addrCounters[2][1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \SW[0]~input_o\,
	datac => \display|s_addrCounters[2][1]~q\,
	combout => \display|Mux44~0_combout\);

-- Location: LCCOMB_X85_Y19_N2
\display|Mux122~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux122~0_combout\ = (\display|Mux42~1_combout\ & (\display|Mux45~0_combout\ & (\display|Mux43~1_combout\ $ (\display|Mux44~0_combout\)))) # (!\display|Mux42~1_combout\ & (!\display|Mux44~0_combout\ & (\display|Mux43~1_combout\ $ 
-- (\display|Mux45~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux42~1_combout\,
	datab => \display|Mux43~1_combout\,
	datac => \display|Mux45~0_combout\,
	datad => \display|Mux44~0_combout\,
	combout => \display|Mux122~0_combout\);

-- Location: IOIBUF_X115_Y14_N8
\SW[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(17),
	o => \SW[17]~input_o\);

-- Location: LCCOMB_X85_Y19_N0
\display|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Decoder0~0_combout\ = (!\SW[1]~input_o\ & !\SW[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datac => \SW[0]~input_o\,
	combout => \display|Decoder0~0_combout\);

-- Location: LCCOMB_X85_Y19_N6
\display|disp4[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|disp4[0]~0_combout\ = (\SW[17]~input_o\ & (((\display|Mux122~0_combout\) # (\display|Decoder0~0_combout\)))) # (!\SW[17]~input_o\ & (\display|Mux80~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux80~0_combout\,
	datab => \display|Mux122~0_combout\,
	datac => \SW[17]~input_o\,
	datad => \display|Decoder0~0_combout\,
	combout => \display|disp4[0]~0_combout\);

-- Location: LCCOMB_X80_Y23_N0
\display|Mux79~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux79~0_combout\ = (\display|Mux18~1_combout\ & ((\display|Mux21~1_combout\ & ((\display|Mux20~1_combout\))) # (!\display|Mux21~1_combout\ & (\display|Mux19~1_combout\)))) # (!\display|Mux18~1_combout\ & (\display|Mux19~1_combout\ & 
-- (\display|Mux21~1_combout\ $ (\display|Mux20~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux21~1_combout\,
	datab => \display|Mux18~1_combout\,
	datac => \display|Mux19~1_combout\,
	datad => \display|Mux20~1_combout\,
	combout => \display|Mux79~0_combout\);

-- Location: LCCOMB_X85_Y19_N4
\display|Mux121~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux121~0_combout\ = (\display|Mux42~1_combout\ & ((\display|Mux45~0_combout\ & ((\display|Mux44~0_combout\))) # (!\display|Mux45~0_combout\ & (\display|Mux43~1_combout\)))) # (!\display|Mux42~1_combout\ & (\display|Mux43~1_combout\ & 
-- (\display|Mux45~0_combout\ $ (\display|Mux44~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux42~1_combout\,
	datab => \display|Mux43~1_combout\,
	datac => \display|Mux45~0_combout\,
	datad => \display|Mux44~0_combout\,
	combout => \display|Mux121~0_combout\);

-- Location: LCCOMB_X85_Y19_N18
\display|disp4[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|disp4[1]~1_combout\ = (\SW[17]~input_o\ & (((\display|Mux121~0_combout\) # (\display|Decoder0~0_combout\)))) # (!\SW[17]~input_o\ & (\display|Mux79~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux79~0_combout\,
	datab => \SW[17]~input_o\,
	datac => \display|Mux121~0_combout\,
	datad => \display|Decoder0~0_combout\,
	combout => \display|disp4[1]~1_combout\);

-- Location: LCCOMB_X80_Y23_N30
\display|Mux78~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux78~0_combout\ = (\display|Mux18~1_combout\ & (\display|Mux19~1_combout\ & ((\display|Mux20~1_combout\) # (!\display|Mux21~1_combout\)))) # (!\display|Mux18~1_combout\ & (!\display|Mux21~1_combout\ & (!\display|Mux19~1_combout\ & 
-- \display|Mux20~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux21~1_combout\,
	datab => \display|Mux18~1_combout\,
	datac => \display|Mux19~1_combout\,
	datad => \display|Mux20~1_combout\,
	combout => \display|Mux78~0_combout\);

-- Location: LCCOMB_X85_Y19_N16
\display|Mux120~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux120~0_combout\ = (\display|Mux42~1_combout\ & (\display|Mux43~1_combout\ & ((\display|Mux44~0_combout\) # (!\display|Mux45~0_combout\)))) # (!\display|Mux42~1_combout\ & (!\display|Mux43~1_combout\ & (!\display|Mux45~0_combout\ & 
-- \display|Mux44~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux42~1_combout\,
	datab => \display|Mux43~1_combout\,
	datac => \display|Mux45~0_combout\,
	datad => \display|Mux44~0_combout\,
	combout => \display|Mux120~0_combout\);

-- Location: LCCOMB_X85_Y19_N30
\display|disp4[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|disp4[2]~2_combout\ = (\SW[17]~input_o\ & (((\display|Mux120~0_combout\) # (\display|Decoder0~0_combout\)))) # (!\SW[17]~input_o\ & (\display|Mux78~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux78~0_combout\,
	datab => \display|Mux120~0_combout\,
	datac => \SW[17]~input_o\,
	datad => \display|Decoder0~0_combout\,
	combout => \display|disp4[2]~2_combout\);

-- Location: LCCOMB_X80_Y23_N8
\display|Mux77~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux77~0_combout\ = (\display|Mux20~1_combout\ & ((\display|Mux21~1_combout\ & ((\display|Mux19~1_combout\))) # (!\display|Mux21~1_combout\ & (\display|Mux18~1_combout\ & !\display|Mux19~1_combout\)))) # (!\display|Mux20~1_combout\ & 
-- (!\display|Mux18~1_combout\ & (\display|Mux21~1_combout\ $ (\display|Mux19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux21~1_combout\,
	datab => \display|Mux18~1_combout\,
	datac => \display|Mux19~1_combout\,
	datad => \display|Mux20~1_combout\,
	combout => \display|Mux77~0_combout\);

-- Location: LCCOMB_X85_Y19_N24
\display|Mux119~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux119~0_combout\ = (\display|Mux44~0_combout\ & ((\display|Mux43~1_combout\ & ((\display|Mux45~0_combout\))) # (!\display|Mux43~1_combout\ & (\display|Mux42~1_combout\ & !\display|Mux45~0_combout\)))) # (!\display|Mux44~0_combout\ & 
-- (!\display|Mux42~1_combout\ & (\display|Mux43~1_combout\ $ (\display|Mux45~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux42~1_combout\,
	datab => \display|Mux43~1_combout\,
	datac => \display|Mux45~0_combout\,
	datad => \display|Mux44~0_combout\,
	combout => \display|Mux119~0_combout\);

-- Location: LCCOMB_X85_Y19_N14
\display|disp4[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|disp4[3]~3_combout\ = (\SW[17]~input_o\ & (((\display|Mux119~0_combout\) # (\display|Decoder0~0_combout\)))) # (!\SW[17]~input_o\ & (\display|Mux77~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux77~0_combout\,
	datab => \display|Mux119~0_combout\,
	datac => \SW[17]~input_o\,
	datad => \display|Decoder0~0_combout\,
	combout => \display|disp4[3]~3_combout\);

-- Location: LCCOMB_X85_Y19_N12
\display|Mux118~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux118~0_combout\ = (\display|Mux44~0_combout\ & (!\display|Mux42~1_combout\ & ((\display|Mux45~0_combout\)))) # (!\display|Mux44~0_combout\ & ((\display|Mux43~1_combout\ & (!\display|Mux42~1_combout\)) # (!\display|Mux43~1_combout\ & 
-- ((\display|Mux45~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux42~1_combout\,
	datab => \display|Mux43~1_combout\,
	datac => \display|Mux45~0_combout\,
	datad => \display|Mux44~0_combout\,
	combout => \display|Mux118~0_combout\);

-- Location: LCCOMB_X80_Y23_N22
\display|Mux76~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux76~0_combout\ = (\display|Mux20~1_combout\ & (\display|Mux21~1_combout\ & (!\display|Mux18~1_combout\))) # (!\display|Mux20~1_combout\ & ((\display|Mux19~1_combout\ & ((!\display|Mux18~1_combout\))) # (!\display|Mux19~1_combout\ & 
-- (\display|Mux21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux21~1_combout\,
	datab => \display|Mux18~1_combout\,
	datac => \display|Mux19~1_combout\,
	datad => \display|Mux20~1_combout\,
	combout => \display|Mux76~0_combout\);

-- Location: LCCOMB_X85_Y19_N22
\display|disp4[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|disp4[4]~4_combout\ = (\SW[17]~input_o\ & ((\display|Mux118~0_combout\) # ((\display|Decoder0~0_combout\)))) # (!\SW[17]~input_o\ & (((\display|Mux76~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux118~0_combout\,
	datab => \display|Mux76~0_combout\,
	datac => \SW[17]~input_o\,
	datad => \display|Decoder0~0_combout\,
	combout => \display|disp4[4]~4_combout\);

-- Location: LCCOMB_X80_Y23_N28
\display|Mux75~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux75~0_combout\ = (\display|Mux21~1_combout\ & (\display|Mux18~1_combout\ $ (((\display|Mux20~1_combout\) # (!\display|Mux19~1_combout\))))) # (!\display|Mux21~1_combout\ & (!\display|Mux18~1_combout\ & (!\display|Mux19~1_combout\ & 
-- \display|Mux20~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux21~1_combout\,
	datab => \display|Mux18~1_combout\,
	datac => \display|Mux19~1_combout\,
	datad => \display|Mux20~1_combout\,
	combout => \display|Mux75~0_combout\);

-- Location: LCCOMB_X85_Y19_N20
\display|Mux117~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux117~0_combout\ = (\display|Mux43~1_combout\ & (\display|Mux45~0_combout\ & (\display|Mux42~1_combout\ $ (\display|Mux44~0_combout\)))) # (!\display|Mux43~1_combout\ & (!\display|Mux42~1_combout\ & ((\display|Mux45~0_combout\) # 
-- (\display|Mux44~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux42~1_combout\,
	datab => \display|Mux43~1_combout\,
	datac => \display|Mux45~0_combout\,
	datad => \display|Mux44~0_combout\,
	combout => \display|Mux117~0_combout\);

-- Location: LCCOMB_X85_Y19_N10
\display|disp4[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|disp4[5]~5_combout\ = (\SW[17]~input_o\ & (((\display|Mux117~0_combout\) # (\display|Decoder0~0_combout\)))) # (!\SW[17]~input_o\ & (\display|Mux75~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux75~0_combout\,
	datab => \display|Mux117~0_combout\,
	datac => \SW[17]~input_o\,
	datad => \display|Decoder0~0_combout\,
	combout => \display|disp4[5]~5_combout\);

-- Location: LCCOMB_X80_Y23_N6
\display|Mux74~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux74~0_combout\ = (\display|Mux21~1_combout\ & ((\display|Mux18~1_combout\) # (\display|Mux19~1_combout\ $ (\display|Mux20~1_combout\)))) # (!\display|Mux21~1_combout\ & ((\display|Mux20~1_combout\) # (\display|Mux18~1_combout\ $ 
-- (\display|Mux19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux21~1_combout\,
	datab => \display|Mux18~1_combout\,
	datac => \display|Mux19~1_combout\,
	datad => \display|Mux20~1_combout\,
	combout => \display|Mux74~0_combout\);

-- Location: LCCOMB_X85_Y19_N8
\display|Mux116~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux116~0_combout\ = (\display|Mux45~0_combout\ & ((\display|Mux42~1_combout\) # (\display|Mux43~1_combout\ $ (\display|Mux44~0_combout\)))) # (!\display|Mux45~0_combout\ & ((\display|Mux44~0_combout\) # (\display|Mux42~1_combout\ $ 
-- (\display|Mux43~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux42~1_combout\,
	datab => \display|Mux43~1_combout\,
	datac => \display|Mux45~0_combout\,
	datad => \display|Mux44~0_combout\,
	combout => \display|Mux116~0_combout\);

-- Location: LCCOMB_X85_Y19_N26
\display|disp4[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|disp4[6]~6_combout\ = (\SW[17]~input_o\ & (((!\display|Mux116~0_combout\ & !\display|Decoder0~0_combout\)))) # (!\SW[17]~input_o\ & (!\display|Mux74~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux74~0_combout\,
	datab => \display|Mux116~0_combout\,
	datac => \SW[17]~input_o\,
	datad => \display|Decoder0~0_combout\,
	combout => \display|disp4[6]~6_combout\);

-- Location: LCCOMB_X84_Y23_N14
\display|Mux41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux41~0_combout\ = (\SW[1]~input_o\ & ((\SW[0]~input_o\ & (\display|s_addrCounters[3][2]~q\)) # (!\SW[0]~input_o\ & ((\display|s_addrCounters[2][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[3][2]~q\,
	datab => \SW[0]~input_o\,
	datac => \SW[1]~input_o\,
	datad => \display|s_addrCounters[2][4]~q\,
	combout => \display|Mux41~0_combout\);

-- Location: LCCOMB_X84_Y23_N8
\display|Mux41~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux41~1_combout\ = (\display|Mux41~0_combout\) # ((\SW[0]~input_o\ & (!\SW[1]~input_o\ & \display|s_addrCounters[1][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux41~0_combout\,
	datab => \SW[0]~input_o\,
	datac => \SW[1]~input_o\,
	datad => \display|s_addrCounters[1][2]~q\,
	combout => \display|Mux41~1_combout\);

-- Location: LCCOMB_X79_Y11_N0
\display|Mux115~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux115~0_combout\ = (\display|Mux39~0_combout\ & (!\display|Mux40~0_combout\ & (\display|Mux41~1_combout\ $ (!\display|Mux38~0_combout\)))) # (!\display|Mux39~0_combout\ & (\display|Mux41~1_combout\ & (\display|Mux40~0_combout\ $ 
-- (!\display|Mux38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux39~0_combout\,
	datab => \display|Mux40~0_combout\,
	datac => \display|Mux41~1_combout\,
	datad => \display|Mux38~0_combout\,
	combout => \display|Mux115~0_combout\);

-- Location: LCCOMB_X74_Y31_N6
\pcupd|s_pc[20]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupd|s_pc[20]~66_combout\ = (\pcupd|s_pc\(20) & (\pcupd|s_pc[19]~65\ $ (GND))) # (!\pcupd|s_pc\(20) & (!\pcupd|s_pc[19]~65\ & VCC))
-- \pcupd|s_pc[20]~67\ = CARRY((\pcupd|s_pc\(20) & !\pcupd|s_pc[19]~65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(20),
	datad => VCC,
	cin => \pcupd|s_pc[19]~65\,
	combout => \pcupd|s_pc[20]~66_combout\,
	cout => \pcupd|s_pc[20]~67\);

-- Location: FF_X74_Y31_N7
\pcupd|s_pc[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \pcupd|s_pc[20]~66_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupd|s_pc\(20));

-- Location: FF_X69_Y34_N9
\regfile|du_mem|s_memory~218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \mux3|muxout\(20),
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~218_q\);

-- Location: FF_X70_Y35_N9
\regfile|du_mem|s_memory~186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(20),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~186_q\);

-- Location: LCCOMB_X70_Y35_N8
\regfile|du_mem|s_memory~1442\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1442_combout\ = (\display|s_addrCounters[2][1]~q\ & (((\display|s_addrCounters[2][0]~q\)))) # (!\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~218_q\)) # 
-- (!\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~186_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \regfile|du_mem|s_memory~218_q\,
	datac => \regfile|du_mem|s_memory~186_q\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \regfile|du_mem|s_memory~1442_combout\);

-- Location: FF_X76_Y28_N29
\regfile|du_mem|s_memory~282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(20),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~282_q\);

-- Location: LCCOMB_X76_Y28_N18
\regfile|du_mem|s_memory~250feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~250feeder_combout\ = \mux3|muxout\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(20),
	combout => \regfile|du_mem|s_memory~250feeder_combout\);

-- Location: FF_X76_Y28_N19
\regfile|du_mem|s_memory~250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~250feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~250_q\);

-- Location: LCCOMB_X76_Y28_N28
\regfile|du_mem|s_memory~1443\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1443_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~1442_combout\ & (\regfile|du_mem|s_memory~282_q\)) # (!\regfile|du_mem|s_memory~1442_combout\ & ((\regfile|du_mem|s_memory~250_q\))))) # 
-- (!\display|s_addrCounters[2][1]~q\ & (\regfile|du_mem|s_memory~1442_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \regfile|du_mem|s_memory~1442_combout\,
	datac => \regfile|du_mem|s_memory~282_q\,
	datad => \regfile|du_mem|s_memory~250_q\,
	combout => \regfile|du_mem|s_memory~1443_combout\);

-- Location: LCCOMB_X70_Y36_N22
\regfile|du_mem|s_memory~90feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~90feeder_combout\ = \mux3|muxout\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(20),
	combout => \regfile|du_mem|s_memory~90feeder_combout\);

-- Location: FF_X70_Y36_N23
\regfile|du_mem|s_memory~90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~90feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~90_q\);

-- Location: FF_X74_Y34_N15
\regfile|du_mem|s_memory~154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(20),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~154_q\);

-- Location: LCCOMB_X74_Y34_N4
\regfile|du_mem|s_memory~122feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~122feeder_combout\ = \mux3|muxout\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(20),
	combout => \regfile|du_mem|s_memory~122feeder_combout\);

-- Location: FF_X74_Y34_N5
\regfile|du_mem|s_memory~122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~122feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~122_q\);

-- Location: FF_X69_Y32_N5
\regfile|du_mem|s_memory~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(20),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~58_q\);

-- Location: LCCOMB_X69_Y32_N4
\regfile|du_mem|s_memory~1446\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1446_combout\ = (\display|s_addrCounters[2][0]~q\ & (((\display|s_addrCounters[2][1]~q\)))) # (!\display|s_addrCounters[2][0]~q\ & ((\display|s_addrCounters[2][1]~q\ & (\regfile|du_mem|s_memory~122_q\)) # 
-- (!\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~58_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \regfile|du_mem|s_memory~122_q\,
	datac => \regfile|du_mem|s_memory~58_q\,
	datad => \display|s_addrCounters[2][1]~q\,
	combout => \regfile|du_mem|s_memory~1446_combout\);

-- Location: LCCOMB_X74_Y34_N14
\regfile|du_mem|s_memory~1447\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1447_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~1446_combout\ & ((\regfile|du_mem|s_memory~154_q\))) # (!\regfile|du_mem|s_memory~1446_combout\ & (\regfile|du_mem|s_memory~90_q\)))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (((\regfile|du_mem|s_memory~1446_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \regfile|du_mem|s_memory~90_q\,
	datac => \regfile|du_mem|s_memory~154_q\,
	datad => \regfile|du_mem|s_memory~1446_combout\,
	combout => \regfile|du_mem|s_memory~1447_combout\);

-- Location: LCCOMB_X70_Y36_N20
\regfile|du_mem|s_memory~346feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~346feeder_combout\ = \mux3|muxout\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(20),
	combout => \regfile|du_mem|s_memory~346feeder_combout\);

-- Location: FF_X70_Y36_N21
\regfile|du_mem|s_memory~346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~346feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~346_q\);

-- Location: FF_X73_Y34_N3
\regfile|du_mem|s_memory~410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(20),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~410_q\);

-- Location: LCCOMB_X65_Y30_N22
\regfile|du_mem|s_memory~378feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~378feeder_combout\ = \mux3|muxout\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(20),
	combout => \regfile|du_mem|s_memory~378feeder_combout\);

-- Location: FF_X65_Y30_N23
\regfile|du_mem|s_memory~378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~378feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~378_q\);

-- Location: FF_X73_Y34_N29
\regfile|du_mem|s_memory~314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(20),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~314_q\);

-- Location: LCCOMB_X73_Y34_N28
\regfile|du_mem|s_memory~1444\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1444_combout\ = (\display|s_addrCounters[2][0]~q\ & (((\display|s_addrCounters[2][1]~q\)))) # (!\display|s_addrCounters[2][0]~q\ & ((\display|s_addrCounters[2][1]~q\ & (\regfile|du_mem|s_memory~378_q\)) # 
-- (!\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~314_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~378_q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~314_q\,
	datad => \display|s_addrCounters[2][1]~q\,
	combout => \regfile|du_mem|s_memory~1444_combout\);

-- Location: LCCOMB_X73_Y34_N2
\regfile|du_mem|s_memory~1445\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1445_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~1444_combout\ & ((\regfile|du_mem|s_memory~410_q\))) # (!\regfile|du_mem|s_memory~1444_combout\ & (\regfile|du_mem|s_memory~346_q\)))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (((\regfile|du_mem|s_memory~1444_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~346_q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~410_q\,
	datad => \regfile|du_mem|s_memory~1444_combout\,
	combout => \regfile|du_mem|s_memory~1445_combout\);

-- Location: LCCOMB_X76_Y28_N26
\regfile|du_mem|s_memory~1448\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1448_combout\ = (\display|s_addrCounters[2][2]~q\ & (((\display|s_addrCounters[2][3]~q\)))) # (!\display|s_addrCounters[2][2]~q\ & ((\display|s_addrCounters[2][3]~q\ & ((\regfile|du_mem|s_memory~1445_combout\))) # 
-- (!\display|s_addrCounters[2][3]~q\ & (\regfile|du_mem|s_memory~1447_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][2]~q\,
	datab => \regfile|du_mem|s_memory~1447_combout\,
	datac => \regfile|du_mem|s_memory~1445_combout\,
	datad => \display|s_addrCounters[2][3]~q\,
	combout => \regfile|du_mem|s_memory~1448_combout\);

-- Location: LCCOMB_X69_Y33_N4
\regfile|du_mem|s_memory~506feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~506feeder_combout\ = \mux3|muxout\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(20),
	combout => \regfile|du_mem|s_memory~506feeder_combout\);

-- Location: FF_X69_Y33_N5
\regfile|du_mem|s_memory~506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~506feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~506_q\);

-- Location: FF_X69_Y34_N31
\regfile|du_mem|s_memory~538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(20),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~538_q\);

-- Location: FF_X65_Y33_N5
\regfile|du_mem|s_memory~442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(20),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~442_q\);

-- Location: LCCOMB_X69_Y36_N0
\regfile|du_mem|s_memory~474feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~474feeder_combout\ = \mux3|muxout\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(20),
	combout => \regfile|du_mem|s_memory~474feeder_combout\);

-- Location: FF_X69_Y36_N1
\regfile|du_mem|s_memory~474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~474feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~474_q\);

-- Location: LCCOMB_X65_Y33_N4
\regfile|du_mem|s_memory~1449\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1449_combout\ = (\display|s_addrCounters[2][1]~q\ & (\display|s_addrCounters[2][0]~q\)) # (!\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~474_q\))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~442_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~442_q\,
	datad => \regfile|du_mem|s_memory~474_q\,
	combout => \regfile|du_mem|s_memory~1449_combout\);

-- Location: LCCOMB_X69_Y34_N30
\regfile|du_mem|s_memory~1450\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1450_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~1449_combout\ & ((\regfile|du_mem|s_memory~538_q\))) # (!\regfile|du_mem|s_memory~1449_combout\ & (\regfile|du_mem|s_memory~506_q\)))) # 
-- (!\display|s_addrCounters[2][1]~q\ & (((\regfile|du_mem|s_memory~1449_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~506_q\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~538_q\,
	datad => \regfile|du_mem|s_memory~1449_combout\,
	combout => \regfile|du_mem|s_memory~1450_combout\);

-- Location: LCCOMB_X76_Y28_N16
\regfile|du_mem|s_memory~1451\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1451_combout\ = (\display|s_addrCounters[2][2]~q\ & ((\regfile|du_mem|s_memory~1448_combout\ & ((\regfile|du_mem|s_memory~1450_combout\))) # (!\regfile|du_mem|s_memory~1448_combout\ & (\regfile|du_mem|s_memory~1443_combout\)))) # 
-- (!\display|s_addrCounters[2][2]~q\ & (((\regfile|du_mem|s_memory~1448_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][2]~q\,
	datab => \regfile|du_mem|s_memory~1443_combout\,
	datac => \regfile|du_mem|s_memory~1448_combout\,
	datad => \regfile|du_mem|s_memory~1450_combout\,
	combout => \regfile|du_mem|s_memory~1451_combout\);

-- Location: LCCOMB_X76_Y28_N10
\regfile|du_mem|readData[20]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|readData[20]~75_combout\ = (!\display|s_addrCounters[2][4]~q\ & (!\regfile|du_mem|Equal0~0_combout\ & \regfile|du_mem|s_memory~1451_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][4]~q\,
	datab => \regfile|du_mem|Equal0~0_combout\,
	datad => \regfile|du_mem|s_memory~1451_combout\,
	combout => \regfile|du_mem|readData[20]~75_combout\);

-- Location: LCCOMB_X75_Y18_N8
\display|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux17~0_combout\ = (!\SW[0]~input_o\ & ((\SW[1]~input_o\ & ((\regfile|du_mem|readData[20]~75_combout\))) # (!\SW[1]~input_o\ & (\pcupd|s_pc\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(20),
	datab => \SW[0]~input_o\,
	datac => \SW[1]~input_o\,
	datad => \regfile|du_mem|readData[20]~75_combout\,
	combout => \display|Mux17~0_combout\);

-- Location: LCCOMB_X74_Y31_N8
\pcupd|s_pc[21]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupd|s_pc[21]~68_combout\ = (\pcupd|s_pc\(21) & (!\pcupd|s_pc[20]~67\)) # (!\pcupd|s_pc\(21) & ((\pcupd|s_pc[20]~67\) # (GND)))
-- \pcupd|s_pc[21]~69\ = CARRY((!\pcupd|s_pc[20]~67\) # (!\pcupd|s_pc\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcupd|s_pc\(21),
	datad => VCC,
	cin => \pcupd|s_pc[20]~67\,
	combout => \pcupd|s_pc[21]~68_combout\,
	cout => \pcupd|s_pc[21]~69\);

-- Location: FF_X74_Y31_N9
\pcupd|s_pc[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \pcupd|s_pc[21]~68_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupd|s_pc\(21));

-- Location: LCCOMB_X74_Y31_N10
\pcupd|s_pc[22]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupd|s_pc[22]~70_combout\ = (\pcupd|s_pc\(22) & (\pcupd|s_pc[21]~69\ $ (GND))) # (!\pcupd|s_pc\(22) & (!\pcupd|s_pc[21]~69\ & VCC))
-- \pcupd|s_pc[22]~71\ = CARRY((\pcupd|s_pc\(22) & !\pcupd|s_pc[21]~69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(22),
	datad => VCC,
	cin => \pcupd|s_pc[21]~69\,
	combout => \pcupd|s_pc[22]~70_combout\,
	cout => \pcupd|s_pc[22]~71\);

-- Location: FF_X74_Y31_N11
\pcupd|s_pc[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \pcupd|s_pc[22]~70_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupd|s_pc\(22));

-- Location: LCCOMB_X74_Y31_N12
\pcupd|s_pc[23]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupd|s_pc[23]~72_combout\ = (\pcupd|s_pc\(23) & (!\pcupd|s_pc[22]~71\)) # (!\pcupd|s_pc\(23) & ((\pcupd|s_pc[22]~71\) # (GND)))
-- \pcupd|s_pc[23]~73\ = CARRY((!\pcupd|s_pc[22]~71\) # (!\pcupd|s_pc\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(23),
	datad => VCC,
	cin => \pcupd|s_pc[22]~71\,
	combout => \pcupd|s_pc[23]~72_combout\,
	cout => \pcupd|s_pc[23]~73\);

-- Location: FF_X74_Y31_N13
\pcupd|s_pc[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \pcupd|s_pc[23]~72_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupd|s_pc\(23));

-- Location: LCCOMB_X80_Y24_N28
\instmem|Mux29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux29~1_combout\ = (!\display|s_addrCounters[1][1]~q\ & (\instmem|Mux28~0_combout\ & (\display|s_addrCounters[1][0]~q\ & \display|s_addrCounters[1][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[1][1]~q\,
	datab => \instmem|Mux28~0_combout\,
	datac => \display|s_addrCounters[1][0]~q\,
	datad => \display|s_addrCounters[1][3]~q\,
	combout => \instmem|Mux29~1_combout\);

-- Location: LCCOMB_X80_Y24_N26
\display|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux14~0_combout\ = (\SW[1]~input_o\ & (\SW[0]~input_o\)) # (!\SW[1]~input_o\ & ((\SW[0]~input_o\ & ((\instmem|Mux29~1_combout\))) # (!\SW[0]~input_o\ & (\pcupd|s_pc\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \SW[0]~input_o\,
	datac => \pcupd|s_pc\(23),
	datad => \instmem|Mux29~1_combout\,
	combout => \display|Mux14~0_combout\);

-- Location: FF_X69_Y28_N15
\regfile|du_mem|s_memory~477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \mux3|muxout\(23),
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~477_q\);

-- Location: FF_X69_Y28_N5
\regfile|du_mem|s_memory~541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(23),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~541_q\);

-- Location: FF_X72_Y27_N1
\regfile|du_mem|s_memory~445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(23),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~445_q\);

-- Location: LCCOMB_X73_Y27_N16
\regfile|du_mem|s_memory~509feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~509feeder_combout\ = \mux3|muxout\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(23),
	combout => \regfile|du_mem|s_memory~509feeder_combout\);

-- Location: FF_X73_Y27_N17
\regfile|du_mem|s_memory~509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~509feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~509_q\);

-- Location: LCCOMB_X72_Y27_N0
\regfile|du_mem|s_memory~1479\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1479_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\) # ((\regfile|du_mem|s_memory~509_q\)))) # (!\display|s_addrCounters[2][1]~q\ & (!\display|s_addrCounters[2][0]~q\ & 
-- (\regfile|du_mem|s_memory~445_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~445_q\,
	datad => \regfile|du_mem|s_memory~509_q\,
	combout => \regfile|du_mem|s_memory~1479_combout\);

-- Location: LCCOMB_X69_Y28_N4
\regfile|du_mem|s_memory~1480\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1480_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~1479_combout\ & ((\regfile|du_mem|s_memory~541_q\))) # (!\regfile|du_mem|s_memory~1479_combout\ & (\regfile|du_mem|s_memory~477_q\)))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (((\regfile|du_mem|s_memory~1479_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \regfile|du_mem|s_memory~477_q\,
	datac => \regfile|du_mem|s_memory~541_q\,
	datad => \regfile|du_mem|s_memory~1479_combout\,
	combout => \regfile|du_mem|s_memory~1480_combout\);

-- Location: LCCOMB_X77_Y30_N20
\regfile|du_mem|s_memory~125feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~125feeder_combout\ = \mux3|muxout\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(23),
	combout => \regfile|du_mem|s_memory~125feeder_combout\);

-- Location: FF_X77_Y30_N21
\regfile|du_mem|s_memory~125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~125feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~125_q\);

-- Location: FF_X77_Y28_N21
\regfile|du_mem|s_memory~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(23),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~61_q\);

-- Location: LCCOMB_X77_Y28_N2
\regfile|du_mem|s_memory~93feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~93feeder_combout\ = \mux3|muxout\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(23),
	combout => \regfile|du_mem|s_memory~93feeder_combout\);

-- Location: FF_X77_Y28_N3
\regfile|du_mem|s_memory~93\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~93feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~93_q\);

-- Location: LCCOMB_X77_Y28_N20
\regfile|du_mem|s_memory~1476\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1476_combout\ = (\display|s_addrCounters[2][1]~q\ & (\display|s_addrCounters[2][0]~q\)) # (!\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~93_q\))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~61_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~61_q\,
	datad => \regfile|du_mem|s_memory~93_q\,
	combout => \regfile|du_mem|s_memory~1476_combout\);

-- Location: FF_X76_Y30_N9
\regfile|du_mem|s_memory~157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(23),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~157_q\);

-- Location: LCCOMB_X76_Y30_N8
\regfile|du_mem|s_memory~1477\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1477_combout\ = (\regfile|du_mem|s_memory~1476_combout\ & (((\regfile|du_mem|s_memory~157_q\) # (!\display|s_addrCounters[2][1]~q\)))) # (!\regfile|du_mem|s_memory~1476_combout\ & (\regfile|du_mem|s_memory~125_q\ & 
-- ((\display|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~125_q\,
	datab => \regfile|du_mem|s_memory~1476_combout\,
	datac => \regfile|du_mem|s_memory~157_q\,
	datad => \display|s_addrCounters[2][1]~q\,
	combout => \regfile|du_mem|s_memory~1477_combout\);

-- Location: FF_X74_Y28_N27
\regfile|du_mem|s_memory~189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(23),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~189_q\);

-- Location: LCCOMB_X74_Y28_N20
\regfile|du_mem|s_memory~253feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~253feeder_combout\ = \mux3|muxout\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(23),
	combout => \regfile|du_mem|s_memory~253feeder_combout\);

-- Location: FF_X74_Y28_N21
\regfile|du_mem|s_memory~253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~253feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~253_q\);

-- Location: LCCOMB_X74_Y28_N26
\regfile|du_mem|s_memory~1474\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1474_combout\ = (\display|s_addrCounters[2][0]~q\ & (\display|s_addrCounters[2][1]~q\)) # (!\display|s_addrCounters[2][0]~q\ & ((\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~253_q\))) # 
-- (!\display|s_addrCounters[2][1]~q\ & (\regfile|du_mem|s_memory~189_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~189_q\,
	datad => \regfile|du_mem|s_memory~253_q\,
	combout => \regfile|du_mem|s_memory~1474_combout\);

-- Location: FF_X76_Y28_N31
\regfile|du_mem|s_memory~285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(23),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~285_q\);

-- Location: LCCOMB_X76_Y31_N6
\regfile|du_mem|s_memory~221feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~221feeder_combout\ = \mux3|muxout\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(23),
	combout => \regfile|du_mem|s_memory~221feeder_combout\);

-- Location: FF_X76_Y31_N7
\regfile|du_mem|s_memory~221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~221feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~221_q\);

-- Location: LCCOMB_X76_Y28_N30
\regfile|du_mem|s_memory~1475\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1475_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~1474_combout\ & (\regfile|du_mem|s_memory~285_q\)) # (!\regfile|du_mem|s_memory~1474_combout\ & ((\regfile|du_mem|s_memory~221_q\))))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~1474_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \regfile|du_mem|s_memory~1474_combout\,
	datac => \regfile|du_mem|s_memory~285_q\,
	datad => \regfile|du_mem|s_memory~221_q\,
	combout => \regfile|du_mem|s_memory~1475_combout\);

-- Location: LCCOMB_X76_Y28_N24
\regfile|du_mem|s_memory~1478\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1478_combout\ = (\display|s_addrCounters[2][2]~q\ & (((\regfile|du_mem|s_memory~1475_combout\) # (\display|s_addrCounters[2][3]~q\)))) # (!\display|s_addrCounters[2][2]~q\ & (\regfile|du_mem|s_memory~1477_combout\ & 
-- ((!\display|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][2]~q\,
	datab => \regfile|du_mem|s_memory~1477_combout\,
	datac => \regfile|du_mem|s_memory~1475_combout\,
	datad => \display|s_addrCounters[2][3]~q\,
	combout => \regfile|du_mem|s_memory~1478_combout\);

-- Location: FF_X72_Y27_N23
\regfile|du_mem|s_memory~317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(23),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~317_q\);

-- Location: LCCOMB_X68_Y34_N16
\regfile|du_mem|s_memory~349feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~349feeder_combout\ = \mux3|muxout\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(23),
	combout => \regfile|du_mem|s_memory~349feeder_combout\);

-- Location: FF_X68_Y34_N17
\regfile|du_mem|s_memory~349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~349feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~349_q\);

-- Location: LCCOMB_X72_Y27_N22
\regfile|du_mem|s_memory~1472\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1472_combout\ = (\display|s_addrCounters[2][1]~q\ & (\display|s_addrCounters[2][0]~q\)) # (!\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~349_q\))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~317_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~317_q\,
	datad => \regfile|du_mem|s_memory~349_q\,
	combout => \regfile|du_mem|s_memory~1472_combout\);

-- Location: FF_X75_Y28_N17
\regfile|du_mem|s_memory~413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(23),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~413_q\);

-- Location: LCCOMB_X75_Y28_N2
\regfile|du_mem|s_memory~381feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~381feeder_combout\ = \mux3|muxout\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(23),
	combout => \regfile|du_mem|s_memory~381feeder_combout\);

-- Location: FF_X75_Y28_N3
\regfile|du_mem|s_memory~381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~381feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~381_q\);

-- Location: LCCOMB_X75_Y28_N16
\regfile|du_mem|s_memory~1473\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1473_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~1472_combout\ & (\regfile|du_mem|s_memory~413_q\)) # (!\regfile|du_mem|s_memory~1472_combout\ & ((\regfile|du_mem|s_memory~381_q\))))) # 
-- (!\display|s_addrCounters[2][1]~q\ & (\regfile|du_mem|s_memory~1472_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \regfile|du_mem|s_memory~1472_combout\,
	datac => \regfile|du_mem|s_memory~413_q\,
	datad => \regfile|du_mem|s_memory~381_q\,
	combout => \regfile|du_mem|s_memory~1473_combout\);

-- Location: LCCOMB_X76_Y28_N14
\regfile|du_mem|s_memory~1481\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1481_combout\ = (\regfile|du_mem|s_memory~1478_combout\ & ((\regfile|du_mem|s_memory~1480_combout\) # ((!\display|s_addrCounters[2][3]~q\)))) # (!\regfile|du_mem|s_memory~1478_combout\ & (((\regfile|du_mem|s_memory~1473_combout\ & 
-- \display|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1480_combout\,
	datab => \regfile|du_mem|s_memory~1478_combout\,
	datac => \regfile|du_mem|s_memory~1473_combout\,
	datad => \display|s_addrCounters[2][3]~q\,
	combout => \regfile|du_mem|s_memory~1481_combout\);

-- Location: LCCOMB_X80_Y24_N16
\display|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux14~1_combout\ = (\display|Mux14~0_combout\ & (((!\SW[1]~input_o\)))) # (!\display|Mux14~0_combout\ & (\regfile|du_mem|s_memory~1481_combout\ & (\SW[1]~input_o\ & \regfile|du_mem|readData[1]~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux14~0_combout\,
	datab => \regfile|du_mem|s_memory~1481_combout\,
	datac => \SW[1]~input_o\,
	datad => \regfile|du_mem|readData[1]~64_combout\,
	combout => \display|Mux14~1_combout\);

-- Location: LCCOMB_X65_Y27_N30
\regfile|du_mem|s_memory~475feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~475feeder_combout\ = \mux3|muxout\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(21),
	combout => \regfile|du_mem|s_memory~475feeder_combout\);

-- Location: FF_X65_Y27_N31
\regfile|du_mem|s_memory~475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~475feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~475_q\);

-- Location: FF_X68_Y30_N31
\regfile|du_mem|s_memory~539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(21),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~539_q\);

-- Location: LCCOMB_X68_Y28_N2
\regfile|du_mem|s_memory~507feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~507feeder_combout\ = \mux3|muxout\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(21),
	combout => \regfile|du_mem|s_memory~507feeder_combout\);

-- Location: FF_X68_Y28_N3
\regfile|du_mem|s_memory~507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~507feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~507_q\);

-- Location: FF_X69_Y27_N1
\regfile|du_mem|s_memory~443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(21),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~443_q\);

-- Location: LCCOMB_X69_Y27_N0
\regfile|du_mem|s_memory~1459\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1459_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~507_q\) # ((\display|s_addrCounters[2][0]~q\)))) # (!\display|s_addrCounters[2][1]~q\ & (((\regfile|du_mem|s_memory~443_q\ & 
-- !\display|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~507_q\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~443_q\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \regfile|du_mem|s_memory~1459_combout\);

-- Location: LCCOMB_X68_Y30_N30
\regfile|du_mem|s_memory~1460\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1460_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~1459_combout\ & ((\regfile|du_mem|s_memory~539_q\))) # (!\regfile|du_mem|s_memory~1459_combout\ & (\regfile|du_mem|s_memory~475_q\)))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (((\regfile|du_mem|s_memory~1459_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~475_q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~539_q\,
	datad => \regfile|du_mem|s_memory~1459_combout\,
	combout => \regfile|du_mem|s_memory~1460_combout\);

-- Location: FF_X68_Y30_N5
\regfile|du_mem|s_memory~315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(21),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~315_q\);

-- Location: LCCOMB_X68_Y34_N2
\regfile|du_mem|s_memory~347feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~347feeder_combout\ = \mux3|muxout\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(21),
	combout => \regfile|du_mem|s_memory~347feeder_combout\);

-- Location: FF_X68_Y34_N3
\regfile|du_mem|s_memory~347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~347feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~347_q\);

-- Location: LCCOMB_X68_Y30_N4
\regfile|du_mem|s_memory~1452\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1452_combout\ = (\display|s_addrCounters[2][1]~q\ & (\display|s_addrCounters[2][0]~q\)) # (!\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~347_q\))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~315_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~315_q\,
	datad => \regfile|du_mem|s_memory~347_q\,
	combout => \regfile|du_mem|s_memory~1452_combout\);

-- Location: FF_X72_Y30_N13
\regfile|du_mem|s_memory~411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(21),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~411_q\);

-- Location: LCCOMB_X68_Y34_N24
\regfile|du_mem|s_memory~379feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~379feeder_combout\ = \mux3|muxout\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(21),
	combout => \regfile|du_mem|s_memory~379feeder_combout\);

-- Location: FF_X68_Y34_N25
\regfile|du_mem|s_memory~379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~379feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~379_q\);

-- Location: LCCOMB_X72_Y30_N12
\regfile|du_mem|s_memory~1453\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1453_combout\ = (\regfile|du_mem|s_memory~1452_combout\ & (((\regfile|du_mem|s_memory~411_q\)) # (!\display|s_addrCounters[2][1]~q\))) # (!\regfile|du_mem|s_memory~1452_combout\ & (\display|s_addrCounters[2][1]~q\ & 
-- ((\regfile|du_mem|s_memory~379_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1452_combout\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~411_q\,
	datad => \regfile|du_mem|s_memory~379_q\,
	combout => \regfile|du_mem|s_memory~1453_combout\);

-- Location: LCCOMB_X68_Y26_N20
\regfile|du_mem|s_memory~123feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~123feeder_combout\ = \mux3|muxout\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(21),
	combout => \regfile|du_mem|s_memory~123feeder_combout\);

-- Location: FF_X68_Y26_N21
\regfile|du_mem|s_memory~123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~123feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~123_q\);

-- Location: FF_X74_Y26_N15
\regfile|du_mem|s_memory~155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(21),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~155_q\);

-- Location: LCCOMB_X74_Y26_N12
\regfile|du_mem|s_memory~91feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~91feeder_combout\ = \mux3|muxout\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(21),
	combout => \regfile|du_mem|s_memory~91feeder_combout\);

-- Location: FF_X74_Y26_N13
\regfile|du_mem|s_memory~91\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~91feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~91_q\);

-- Location: FF_X70_Y26_N1
\regfile|du_mem|s_memory~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(21),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~59_q\);

-- Location: LCCOMB_X70_Y26_N0
\regfile|du_mem|s_memory~1456\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1456_combout\ = (\display|s_addrCounters[2][1]~q\ & (((\display|s_addrCounters[2][0]~q\)))) # (!\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~91_q\)) # 
-- (!\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~59_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \regfile|du_mem|s_memory~91_q\,
	datac => \regfile|du_mem|s_memory~59_q\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \regfile|du_mem|s_memory~1456_combout\);

-- Location: LCCOMB_X74_Y26_N14
\regfile|du_mem|s_memory~1457\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1457_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~1456_combout\ & ((\regfile|du_mem|s_memory~155_q\))) # (!\regfile|du_mem|s_memory~1456_combout\ & (\regfile|du_mem|s_memory~123_q\)))) # 
-- (!\display|s_addrCounters[2][1]~q\ & (((\regfile|du_mem|s_memory~1456_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \regfile|du_mem|s_memory~123_q\,
	datac => \regfile|du_mem|s_memory~155_q\,
	datad => \regfile|du_mem|s_memory~1456_combout\,
	combout => \regfile|du_mem|s_memory~1457_combout\);

-- Location: LCCOMB_X72_Y26_N20
\regfile|du_mem|s_memory~219feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~219feeder_combout\ = \mux3|muxout\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(21),
	combout => \regfile|du_mem|s_memory~219feeder_combout\);

-- Location: FF_X72_Y26_N21
\regfile|du_mem|s_memory~219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~219feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~219_q\);

-- Location: FF_X74_Y27_N13
\regfile|du_mem|s_memory~283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(21),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~283_q\);

-- Location: LCCOMB_X67_Y27_N12
\regfile|du_mem|s_memory~251feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~251feeder_combout\ = \mux3|muxout\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(21),
	combout => \regfile|du_mem|s_memory~251feeder_combout\);

-- Location: FF_X67_Y27_N13
\regfile|du_mem|s_memory~251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~251feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~251_q\);

-- Location: FF_X69_Y27_N19
\regfile|du_mem|s_memory~187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(21),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~187_q\);

-- Location: LCCOMB_X69_Y27_N18
\regfile|du_mem|s_memory~1454\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1454_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~251_q\) # ((\display|s_addrCounters[2][0]~q\)))) # (!\display|s_addrCounters[2][1]~q\ & (((\regfile|du_mem|s_memory~187_q\ & 
-- !\display|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~251_q\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~187_q\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \regfile|du_mem|s_memory~1454_combout\);

-- Location: LCCOMB_X74_Y27_N12
\regfile|du_mem|s_memory~1455\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1455_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~1454_combout\ & ((\regfile|du_mem|s_memory~283_q\))) # (!\regfile|du_mem|s_memory~1454_combout\ & (\regfile|du_mem|s_memory~219_q\)))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (((\regfile|du_mem|s_memory~1454_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \regfile|du_mem|s_memory~219_q\,
	datac => \regfile|du_mem|s_memory~283_q\,
	datad => \regfile|du_mem|s_memory~1454_combout\,
	combout => \regfile|du_mem|s_memory~1455_combout\);

-- Location: LCCOMB_X80_Y26_N18
\regfile|du_mem|s_memory~1458\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1458_combout\ = (\display|s_addrCounters[2][2]~q\ & (((\display|s_addrCounters[2][3]~q\) # (\regfile|du_mem|s_memory~1455_combout\)))) # (!\display|s_addrCounters[2][2]~q\ & (\regfile|du_mem|s_memory~1457_combout\ & 
-- (!\display|s_addrCounters[2][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][2]~q\,
	datab => \regfile|du_mem|s_memory~1457_combout\,
	datac => \display|s_addrCounters[2][3]~q\,
	datad => \regfile|du_mem|s_memory~1455_combout\,
	combout => \regfile|du_mem|s_memory~1458_combout\);

-- Location: LCCOMB_X80_Y26_N4
\regfile|du_mem|s_memory~1461\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1461_combout\ = (\display|s_addrCounters[2][3]~q\ & ((\regfile|du_mem|s_memory~1458_combout\ & (\regfile|du_mem|s_memory~1460_combout\)) # (!\regfile|du_mem|s_memory~1458_combout\ & ((\regfile|du_mem|s_memory~1453_combout\))))) # 
-- (!\display|s_addrCounters[2][3]~q\ & (((\regfile|du_mem|s_memory~1458_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1460_combout\,
	datab => \regfile|du_mem|s_memory~1453_combout\,
	datac => \display|s_addrCounters[2][3]~q\,
	datad => \regfile|du_mem|s_memory~1458_combout\,
	combout => \regfile|du_mem|s_memory~1461_combout\);

-- Location: LCCOMB_X80_Y24_N24
\display|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux16~0_combout\ = (\SW[1]~input_o\ & (\SW[0]~input_o\)) # (!\SW[1]~input_o\ & ((\SW[0]~input_o\ & ((\instmem|Mux27~0_combout\))) # (!\SW[0]~input_o\ & (\pcupd|s_pc\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \SW[0]~input_o\,
	datac => \pcupd|s_pc\(21),
	datad => \instmem|Mux27~0_combout\,
	combout => \display|Mux16~0_combout\);

-- Location: LCCOMB_X80_Y24_N18
\display|Mux16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux16~1_combout\ = (\display|Mux16~0_combout\ & (((!\SW[1]~input_o\)))) # (!\display|Mux16~0_combout\ & (\regfile|du_mem|s_memory~1461_combout\ & (\SW[1]~input_o\ & \regfile|du_mem|readData[1]~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1461_combout\,
	datab => \display|Mux16~0_combout\,
	datac => \SW[1]~input_o\,
	datad => \regfile|du_mem|readData[1]~64_combout\,
	combout => \display|Mux16~1_combout\);

-- Location: LCCOMB_X73_Y27_N20
\regfile|du_mem|s_memory~508feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~508feeder_combout\ = \mux3|muxout\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(22),
	combout => \regfile|du_mem|s_memory~508feeder_combout\);

-- Location: FF_X73_Y27_N21
\regfile|du_mem|s_memory~508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~508feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~508_q\);

-- Location: FF_X72_Y30_N21
\regfile|du_mem|s_memory~540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(22),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~540_q\);

-- Location: FF_X72_Y27_N5
\regfile|du_mem|s_memory~444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(22),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~444_q\);

-- Location: LCCOMB_X73_Y27_N18
\regfile|du_mem|s_memory~476feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~476feeder_combout\ = \mux3|muxout\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(22),
	combout => \regfile|du_mem|s_memory~476feeder_combout\);

-- Location: FF_X73_Y27_N19
\regfile|du_mem|s_memory~476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~476feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~476_q\);

-- Location: LCCOMB_X72_Y27_N4
\regfile|du_mem|s_memory~1469\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1469_combout\ = (\display|s_addrCounters[2][1]~q\ & (\display|s_addrCounters[2][0]~q\)) # (!\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~476_q\))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~444_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~444_q\,
	datad => \regfile|du_mem|s_memory~476_q\,
	combout => \regfile|du_mem|s_memory~1469_combout\);

-- Location: LCCOMB_X72_Y30_N20
\regfile|du_mem|s_memory~1470\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1470_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~1469_combout\ & ((\regfile|du_mem|s_memory~540_q\))) # (!\regfile|du_mem|s_memory~1469_combout\ & (\regfile|du_mem|s_memory~508_q\)))) # 
-- (!\display|s_addrCounters[2][1]~q\ & (((\regfile|du_mem|s_memory~1469_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~508_q\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~540_q\,
	datad => \regfile|du_mem|s_memory~1469_combout\,
	combout => \regfile|du_mem|s_memory~1470_combout\);

-- Location: LCCOMB_X70_Y26_N26
\regfile|du_mem|s_memory~124feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~124feeder_combout\ = \mux3|muxout\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(22),
	combout => \regfile|du_mem|s_memory~124feeder_combout\);

-- Location: FF_X70_Y26_N27
\regfile|du_mem|s_memory~124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~124feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~124_q\);

-- Location: FF_X70_Y26_N17
\regfile|du_mem|s_memory~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(22),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~60_q\);

-- Location: LCCOMB_X70_Y26_N16
\regfile|du_mem|s_memory~1466\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1466_combout\ = (\display|s_addrCounters[2][0]~q\ & (((\display|s_addrCounters[2][1]~q\)))) # (!\display|s_addrCounters[2][0]~q\ & ((\display|s_addrCounters[2][1]~q\ & (\regfile|du_mem|s_memory~124_q\)) # 
-- (!\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~60_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~124_q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~60_q\,
	datad => \display|s_addrCounters[2][1]~q\,
	combout => \regfile|du_mem|s_memory~1466_combout\);

-- Location: FF_X75_Y26_N15
\regfile|du_mem|s_memory~156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(22),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~156_q\);

-- Location: LCCOMB_X75_Y26_N12
\regfile|du_mem|s_memory~92feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~92feeder_combout\ = \mux3|muxout\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(22),
	combout => \regfile|du_mem|s_memory~92feeder_combout\);

-- Location: FF_X75_Y26_N13
\regfile|du_mem|s_memory~92\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~92feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~92_q\);

-- Location: LCCOMB_X75_Y26_N14
\regfile|du_mem|s_memory~1467\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1467_combout\ = (\regfile|du_mem|s_memory~1466_combout\ & (((\regfile|du_mem|s_memory~156_q\)) # (!\display|s_addrCounters[2][0]~q\))) # (!\regfile|du_mem|s_memory~1466_combout\ & (\display|s_addrCounters[2][0]~q\ & 
-- ((\regfile|du_mem|s_memory~92_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1466_combout\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~156_q\,
	datad => \regfile|du_mem|s_memory~92_q\,
	combout => \regfile|du_mem|s_memory~1467_combout\);

-- Location: LCCOMB_X76_Y33_N22
\regfile|du_mem|s_memory~348feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~348feeder_combout\ = \mux3|muxout\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(22),
	combout => \regfile|du_mem|s_memory~348feeder_combout\);

-- Location: FF_X76_Y33_N23
\regfile|du_mem|s_memory~348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~348feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~348_q\);

-- Location: FF_X72_Y30_N23
\regfile|du_mem|s_memory~412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(22),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~412_q\);

-- Location: LCCOMB_X72_Y28_N30
\regfile|du_mem|s_memory~380feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~380feeder_combout\ = \mux3|muxout\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(22),
	combout => \regfile|du_mem|s_memory~380feeder_combout\);

-- Location: FF_X72_Y28_N31
\regfile|du_mem|s_memory~380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~380feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~380_q\);

-- Location: FF_X72_Y27_N27
\regfile|du_mem|s_memory~316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(22),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~316_q\);

-- Location: LCCOMB_X72_Y27_N26
\regfile|du_mem|s_memory~1464\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1464_combout\ = (\display|s_addrCounters[2][0]~q\ & (((\display|s_addrCounters[2][1]~q\)))) # (!\display|s_addrCounters[2][0]~q\ & ((\display|s_addrCounters[2][1]~q\ & (\regfile|du_mem|s_memory~380_q\)) # 
-- (!\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~316_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~380_q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~316_q\,
	datad => \display|s_addrCounters[2][1]~q\,
	combout => \regfile|du_mem|s_memory~1464_combout\);

-- Location: LCCOMB_X72_Y30_N22
\regfile|du_mem|s_memory~1465\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1465_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~1464_combout\ & ((\regfile|du_mem|s_memory~412_q\))) # (!\regfile|du_mem|s_memory~1464_combout\ & (\regfile|du_mem|s_memory~348_q\)))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (((\regfile|du_mem|s_memory~1464_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~348_q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~412_q\,
	datad => \regfile|du_mem|s_memory~1464_combout\,
	combout => \regfile|du_mem|s_memory~1465_combout\);

-- Location: LCCOMB_X80_Y26_N26
\regfile|du_mem|s_memory~1468\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1468_combout\ = (\display|s_addrCounters[2][2]~q\ & (\display|s_addrCounters[2][3]~q\)) # (!\display|s_addrCounters[2][2]~q\ & ((\display|s_addrCounters[2][3]~q\ & ((\regfile|du_mem|s_memory~1465_combout\))) # 
-- (!\display|s_addrCounters[2][3]~q\ & (\regfile|du_mem|s_memory~1467_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][2]~q\,
	datab => \display|s_addrCounters[2][3]~q\,
	datac => \regfile|du_mem|s_memory~1467_combout\,
	datad => \regfile|du_mem|s_memory~1465_combout\,
	combout => \regfile|du_mem|s_memory~1468_combout\);

-- Location: FF_X72_Y26_N29
\regfile|du_mem|s_memory~188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(22),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~188_q\);

-- Location: LCCOMB_X72_Y26_N18
\regfile|du_mem|s_memory~220feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~220feeder_combout\ = \mux3|muxout\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(22),
	combout => \regfile|du_mem|s_memory~220feeder_combout\);

-- Location: FF_X72_Y26_N19
\regfile|du_mem|s_memory~220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~220feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~220_q\);

-- Location: LCCOMB_X72_Y26_N28
\regfile|du_mem|s_memory~1462\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1462_combout\ = (\display|s_addrCounters[2][1]~q\ & (\display|s_addrCounters[2][0]~q\)) # (!\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~220_q\))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~188_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~188_q\,
	datad => \regfile|du_mem|s_memory~220_q\,
	combout => \regfile|du_mem|s_memory~1462_combout\);

-- Location: FF_X75_Y27_N31
\regfile|du_mem|s_memory~284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(22),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~284_q\);

-- Location: LCCOMB_X76_Y31_N4
\regfile|du_mem|s_memory~252feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~252feeder_combout\ = \mux3|muxout\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(22),
	combout => \regfile|du_mem|s_memory~252feeder_combout\);

-- Location: FF_X76_Y31_N5
\regfile|du_mem|s_memory~252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~252feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~252_q\);

-- Location: LCCOMB_X75_Y27_N30
\regfile|du_mem|s_memory~1463\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1463_combout\ = (\regfile|du_mem|s_memory~1462_combout\ & (((\regfile|du_mem|s_memory~284_q\)) # (!\display|s_addrCounters[2][1]~q\))) # (!\regfile|du_mem|s_memory~1462_combout\ & (\display|s_addrCounters[2][1]~q\ & 
-- ((\regfile|du_mem|s_memory~252_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1462_combout\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~284_q\,
	datad => \regfile|du_mem|s_memory~252_q\,
	combout => \regfile|du_mem|s_memory~1463_combout\);

-- Location: LCCOMB_X80_Y26_N24
\regfile|du_mem|s_memory~1471\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1471_combout\ = (\display|s_addrCounters[2][2]~q\ & ((\regfile|du_mem|s_memory~1468_combout\ & (\regfile|du_mem|s_memory~1470_combout\)) # (!\regfile|du_mem|s_memory~1468_combout\ & ((\regfile|du_mem|s_memory~1463_combout\))))) # 
-- (!\display|s_addrCounters[2][2]~q\ & (((\regfile|du_mem|s_memory~1468_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][2]~q\,
	datab => \regfile|du_mem|s_memory~1470_combout\,
	datac => \regfile|du_mem|s_memory~1468_combout\,
	datad => \regfile|du_mem|s_memory~1463_combout\,
	combout => \regfile|du_mem|s_memory~1471_combout\);

-- Location: LCCOMB_X81_Y26_N2
\regfile|du_mem|readData[22]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|readData[22]~76_combout\ = (!\display|s_addrCounters[2][4]~q\ & (!\regfile|du_mem|Equal0~0_combout\ & \regfile|du_mem|s_memory~1471_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display|s_addrCounters[2][4]~q\,
	datac => \regfile|du_mem|Equal0~0_combout\,
	datad => \regfile|du_mem|s_memory~1471_combout\,
	combout => \regfile|du_mem|readData[22]~76_combout\);

-- Location: LCCOMB_X81_Y26_N8
\display|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux15~0_combout\ = (\SW[0]~input_o\ & (\SW[1]~input_o\)) # (!\SW[0]~input_o\ & ((\SW[1]~input_o\ & ((\regfile|du_mem|readData[22]~76_combout\))) # (!\SW[1]~input_o\ & (\pcupd|s_pc\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \SW[1]~input_o\,
	datac => \pcupd|s_pc\(22),
	datad => \regfile|du_mem|readData[22]~76_combout\,
	combout => \display|Mux15~0_combout\);

-- Location: LCCOMB_X81_Y26_N10
\instmem|Mux26~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux26~7_combout\ = \display|s_addrCounters[1][3]~q\ $ (((\display|s_addrCounters[1][1]~q\) # (\display|s_addrCounters[1][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[1][1]~q\,
	datac => \display|s_addrCounters[1][2]~q\,
	datad => \display|s_addrCounters[1][3]~q\,
	combout => \instmem|Mux26~7_combout\);

-- Location: LCCOMB_X81_Y26_N22
\display|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux15~1_combout\ = (\SW[0]~input_o\ & (\instmem|Mux26~4_combout\ & (!\display|Mux15~0_combout\ & \instmem|Mux26~7_combout\))) # (!\SW[0]~input_o\ & (((\display|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \instmem|Mux26~4_combout\,
	datac => \display|Mux15~0_combout\,
	datad => \instmem|Mux26~7_combout\,
	combout => \display|Mux15~1_combout\);

-- Location: LCCOMB_X80_Y11_N20
\display|Mux87~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux87~0_combout\ = (\display|Mux14~1_combout\ & (\display|Mux17~0_combout\ & (\display|Mux16~1_combout\ $ (\display|Mux15~1_combout\)))) # (!\display|Mux14~1_combout\ & (!\display|Mux16~1_combout\ & (\display|Mux17~0_combout\ $ 
-- (\display|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux17~0_combout\,
	datab => \display|Mux14~1_combout\,
	datac => \display|Mux16~1_combout\,
	datad => \display|Mux15~1_combout\,
	combout => \display|Mux87~0_combout\);

-- Location: LCCOMB_X79_Y11_N26
\display|disp5[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|disp5[0]~0_combout\ = (\SW[17]~input_o\ & ((\display|Decoder0~0_combout\) # ((\display|Mux115~0_combout\)))) # (!\SW[17]~input_o\ & (((\display|Mux87~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Decoder0~0_combout\,
	datab => \display|Mux115~0_combout\,
	datac => \display|Mux87~0_combout\,
	datad => \SW[17]~input_o\,
	combout => \display|disp5[0]~0_combout\);

-- Location: LCCOMB_X79_Y11_N20
\display|Mux114~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux114~0_combout\ = (\display|Mux40~0_combout\ & ((\display|Mux41~1_combout\ & ((\display|Mux38~0_combout\))) # (!\display|Mux41~1_combout\ & (\display|Mux39~0_combout\)))) # (!\display|Mux40~0_combout\ & (\display|Mux39~0_combout\ & 
-- (\display|Mux41~1_combout\ $ (\display|Mux38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux39~0_combout\,
	datab => \display|Mux40~0_combout\,
	datac => \display|Mux41~1_combout\,
	datad => \display|Mux38~0_combout\,
	combout => \display|Mux114~0_combout\);

-- Location: LCCOMB_X80_Y11_N30
\display|Mux86~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux86~0_combout\ = (\display|Mux14~1_combout\ & ((\display|Mux17~0_combout\ & (\display|Mux16~1_combout\)) # (!\display|Mux17~0_combout\ & ((\display|Mux15~1_combout\))))) # (!\display|Mux14~1_combout\ & (\display|Mux15~1_combout\ & 
-- (\display|Mux17~0_combout\ $ (\display|Mux16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux17~0_combout\,
	datab => \display|Mux14~1_combout\,
	datac => \display|Mux16~1_combout\,
	datad => \display|Mux15~1_combout\,
	combout => \display|Mux86~0_combout\);

-- Location: LCCOMB_X79_Y11_N18
\display|disp5[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|disp5[1]~1_combout\ = (\SW[17]~input_o\ & ((\display|Mux114~0_combout\) # ((\display|Decoder0~0_combout\)))) # (!\SW[17]~input_o\ & (((\display|Mux86~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[17]~input_o\,
	datab => \display|Mux114~0_combout\,
	datac => \display|Mux86~0_combout\,
	datad => \display|Decoder0~0_combout\,
	combout => \display|disp5[1]~1_combout\);

-- Location: LCCOMB_X79_Y11_N16
\display|Mux113~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux113~0_combout\ = (\display|Mux39~0_combout\ & (\display|Mux38~0_combout\ & ((\display|Mux40~0_combout\) # (!\display|Mux41~1_combout\)))) # (!\display|Mux39~0_combout\ & (\display|Mux40~0_combout\ & (!\display|Mux41~1_combout\ & 
-- !\display|Mux38~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux39~0_combout\,
	datab => \display|Mux40~0_combout\,
	datac => \display|Mux41~1_combout\,
	datad => \display|Mux38~0_combout\,
	combout => \display|Mux113~0_combout\);

-- Location: LCCOMB_X80_Y11_N0
\display|Mux85~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux85~0_combout\ = (\display|Mux14~1_combout\ & (\display|Mux15~1_combout\ & ((\display|Mux16~1_combout\) # (!\display|Mux17~0_combout\)))) # (!\display|Mux14~1_combout\ & (!\display|Mux17~0_combout\ & (\display|Mux16~1_combout\ & 
-- !\display|Mux15~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux17~0_combout\,
	datab => \display|Mux14~1_combout\,
	datac => \display|Mux16~1_combout\,
	datad => \display|Mux15~1_combout\,
	combout => \display|Mux85~0_combout\);

-- Location: LCCOMB_X79_Y11_N14
\display|disp5[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|disp5[2]~2_combout\ = (\SW[17]~input_o\ & ((\display|Mux113~0_combout\) # ((\display|Decoder0~0_combout\)))) # (!\SW[17]~input_o\ & (((\display|Mux85~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[17]~input_o\,
	datab => \display|Mux113~0_combout\,
	datac => \display|Mux85~0_combout\,
	datad => \display|Decoder0~0_combout\,
	combout => \display|disp5[2]~2_combout\);

-- Location: LCCOMB_X79_Y11_N24
\display|Mux112~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux112~0_combout\ = (\display|Mux40~0_combout\ & ((\display|Mux39~0_combout\ & (\display|Mux41~1_combout\)) # (!\display|Mux39~0_combout\ & (!\display|Mux41~1_combout\ & \display|Mux38~0_combout\)))) # (!\display|Mux40~0_combout\ & 
-- (!\display|Mux38~0_combout\ & (\display|Mux39~0_combout\ $ (\display|Mux41~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux39~0_combout\,
	datab => \display|Mux40~0_combout\,
	datac => \display|Mux41~1_combout\,
	datad => \display|Mux38~0_combout\,
	combout => \display|Mux112~0_combout\);

-- Location: LCCOMB_X80_Y11_N10
\display|Mux84~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux84~0_combout\ = (\display|Mux16~1_combout\ & ((\display|Mux17~0_combout\ & ((\display|Mux15~1_combout\))) # (!\display|Mux17~0_combout\ & (\display|Mux14~1_combout\ & !\display|Mux15~1_combout\)))) # (!\display|Mux16~1_combout\ & 
-- (!\display|Mux14~1_combout\ & (\display|Mux17~0_combout\ $ (\display|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux17~0_combout\,
	datab => \display|Mux14~1_combout\,
	datac => \display|Mux16~1_combout\,
	datad => \display|Mux15~1_combout\,
	combout => \display|Mux84~0_combout\);

-- Location: LCCOMB_X79_Y11_N30
\display|disp5[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|disp5[3]~3_combout\ = (\SW[17]~input_o\ & ((\display|Mux112~0_combout\) # ((\display|Decoder0~0_combout\)))) # (!\SW[17]~input_o\ & (((\display|Mux84~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[17]~input_o\,
	datab => \display|Mux112~0_combout\,
	datac => \display|Mux84~0_combout\,
	datad => \display|Decoder0~0_combout\,
	combout => \display|disp5[3]~3_combout\);

-- Location: LCCOMB_X80_Y11_N28
\display|Mux83~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux83~0_combout\ = (\display|Mux16~1_combout\ & (\display|Mux17~0_combout\ & (!\display|Mux14~1_combout\))) # (!\display|Mux16~1_combout\ & ((\display|Mux15~1_combout\ & ((!\display|Mux14~1_combout\))) # (!\display|Mux15~1_combout\ & 
-- (\display|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux17~0_combout\,
	datab => \display|Mux14~1_combout\,
	datac => \display|Mux16~1_combout\,
	datad => \display|Mux15~1_combout\,
	combout => \display|Mux83~0_combout\);

-- Location: LCCOMB_X79_Y11_N8
\display|Mux111~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux111~0_combout\ = (\display|Mux40~0_combout\ & (((\display|Mux41~1_combout\ & !\display|Mux38~0_combout\)))) # (!\display|Mux40~0_combout\ & ((\display|Mux39~0_combout\ & ((!\display|Mux38~0_combout\))) # (!\display|Mux39~0_combout\ & 
-- (\display|Mux41~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux39~0_combout\,
	datab => \display|Mux40~0_combout\,
	datac => \display|Mux41~1_combout\,
	datad => \display|Mux38~0_combout\,
	combout => \display|Mux111~0_combout\);

-- Location: LCCOMB_X79_Y11_N22
\display|disp5[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|disp5[4]~4_combout\ = (\SW[17]~input_o\ & (((\display|Mux111~0_combout\) # (\display|Decoder0~0_combout\)))) # (!\SW[17]~input_o\ & (\display|Mux83~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[17]~input_o\,
	datab => \display|Mux83~0_combout\,
	datac => \display|Mux111~0_combout\,
	datad => \display|Decoder0~0_combout\,
	combout => \display|disp5[4]~4_combout\);

-- Location: LCCOMB_X80_Y11_N18
\display|Mux82~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux82~0_combout\ = (\display|Mux17~0_combout\ & (\display|Mux14~1_combout\ $ (((\display|Mux16~1_combout\) # (!\display|Mux15~1_combout\))))) # (!\display|Mux17~0_combout\ & (!\display|Mux14~1_combout\ & (\display|Mux16~1_combout\ & 
-- !\display|Mux15~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux17~0_combout\,
	datab => \display|Mux14~1_combout\,
	datac => \display|Mux16~1_combout\,
	datad => \display|Mux15~1_combout\,
	combout => \display|Mux82~0_combout\);

-- Location: LCCOMB_X79_Y11_N4
\display|Mux110~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux110~0_combout\ = (\display|Mux39~0_combout\ & (\display|Mux41~1_combout\ & (\display|Mux40~0_combout\ $ (\display|Mux38~0_combout\)))) # (!\display|Mux39~0_combout\ & (!\display|Mux38~0_combout\ & ((\display|Mux40~0_combout\) # 
-- (\display|Mux41~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux39~0_combout\,
	datab => \display|Mux40~0_combout\,
	datac => \display|Mux41~1_combout\,
	datad => \display|Mux38~0_combout\,
	combout => \display|Mux110~0_combout\);

-- Location: LCCOMB_X79_Y11_N6
\display|disp5[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|disp5[5]~5_combout\ = (\SW[17]~input_o\ & (((\display|Mux110~0_combout\) # (\display|Decoder0~0_combout\)))) # (!\SW[17]~input_o\ & (\display|Mux82~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[17]~input_o\,
	datab => \display|Mux82~0_combout\,
	datac => \display|Mux110~0_combout\,
	datad => \display|Decoder0~0_combout\,
	combout => \display|disp5[5]~5_combout\);

-- Location: LCCOMB_X79_Y11_N28
\display|Mux109~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux109~0_combout\ = (\display|Mux41~1_combout\ & ((\display|Mux38~0_combout\) # (\display|Mux39~0_combout\ $ (\display|Mux40~0_combout\)))) # (!\display|Mux41~1_combout\ & ((\display|Mux40~0_combout\) # (\display|Mux39~0_combout\ $ 
-- (\display|Mux38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux39~0_combout\,
	datab => \display|Mux40~0_combout\,
	datac => \display|Mux41~1_combout\,
	datad => \display|Mux38~0_combout\,
	combout => \display|Mux109~0_combout\);

-- Location: LCCOMB_X80_Y11_N8
\display|Mux81~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux81~0_combout\ = (\display|Mux17~0_combout\ & ((\display|Mux14~1_combout\) # (\display|Mux16~1_combout\ $ (\display|Mux15~1_combout\)))) # (!\display|Mux17~0_combout\ & ((\display|Mux16~1_combout\) # (\display|Mux14~1_combout\ $ 
-- (\display|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux17~0_combout\,
	datab => \display|Mux14~1_combout\,
	datac => \display|Mux16~1_combout\,
	datad => \display|Mux15~1_combout\,
	combout => \display|Mux81~0_combout\);

-- Location: LCCOMB_X79_Y11_N10
\display|disp5[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|disp5[6]~6_combout\ = (\SW[17]~input_o\ & (!\display|Mux109~0_combout\ & ((!\display|Decoder0~0_combout\)))) # (!\SW[17]~input_o\ & (((!\display|Mux81~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[17]~input_o\,
	datab => \display|Mux109~0_combout\,
	datac => \display|Mux81~0_combout\,
	datad => \display|Decoder0~0_combout\,
	combout => \display|disp5[6]~6_combout\);

-- Location: LCCOMB_X74_Y31_N14
\pcupd|s_pc[24]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupd|s_pc[24]~74_combout\ = (\pcupd|s_pc\(24) & (\pcupd|s_pc[23]~73\ $ (GND))) # (!\pcupd|s_pc\(24) & (!\pcupd|s_pc[23]~73\ & VCC))
-- \pcupd|s_pc[24]~75\ = CARRY((\pcupd|s_pc\(24) & !\pcupd|s_pc[23]~73\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcupd|s_pc\(24),
	datad => VCC,
	cin => \pcupd|s_pc[23]~73\,
	combout => \pcupd|s_pc[24]~74_combout\,
	cout => \pcupd|s_pc[24]~75\);

-- Location: FF_X74_Y31_N15
\pcupd|s_pc[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \pcupd|s_pc[24]~74_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupd|s_pc\(24));

-- Location: LCCOMB_X74_Y31_N16
\pcupd|s_pc[25]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupd|s_pc[25]~76_combout\ = (\pcupd|s_pc\(25) & (!\pcupd|s_pc[24]~75\)) # (!\pcupd|s_pc\(25) & ((\pcupd|s_pc[24]~75\) # (GND)))
-- \pcupd|s_pc[25]~77\ = CARRY((!\pcupd|s_pc[24]~75\) # (!\pcupd|s_pc\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcupd|s_pc\(25),
	datad => VCC,
	cin => \pcupd|s_pc[24]~75\,
	combout => \pcupd|s_pc[25]~76_combout\,
	cout => \pcupd|s_pc[25]~77\);

-- Location: FF_X74_Y31_N17
\pcupd|s_pc[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \pcupd|s_pc[25]~76_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupd|s_pc\(25));

-- Location: LCCOMB_X74_Y31_N18
\pcupd|s_pc[26]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupd|s_pc[26]~78_combout\ = (\pcupd|s_pc\(26) & (\pcupd|s_pc[25]~77\ $ (GND))) # (!\pcupd|s_pc\(26) & (!\pcupd|s_pc[25]~77\ & VCC))
-- \pcupd|s_pc[26]~79\ = CARRY((\pcupd|s_pc\(26) & !\pcupd|s_pc[25]~77\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcupd|s_pc\(26),
	datad => VCC,
	cin => \pcupd|s_pc[25]~77\,
	combout => \pcupd|s_pc[26]~78_combout\,
	cout => \pcupd|s_pc[26]~79\);

-- Location: FF_X74_Y31_N19
\pcupd|s_pc[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \pcupd|s_pc[26]~78_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupd|s_pc\(26));

-- Location: LCCOMB_X74_Y31_N20
\pcupd|s_pc[27]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupd|s_pc[27]~80_combout\ = (\pcupd|s_pc\(27) & (!\pcupd|s_pc[26]~79\)) # (!\pcupd|s_pc\(27) & ((\pcupd|s_pc[26]~79\) # (GND)))
-- \pcupd|s_pc[27]~81\ = CARRY((!\pcupd|s_pc[26]~79\) # (!\pcupd|s_pc\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcupd|s_pc\(27),
	datad => VCC,
	cin => \pcupd|s_pc[26]~79\,
	combout => \pcupd|s_pc[27]~80_combout\,
	cout => \pcupd|s_pc[27]~81\);

-- Location: FF_X74_Y31_N21
\pcupd|s_pc[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \pcupd|s_pc[27]~80_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupd|s_pc\(27));

-- Location: LCCOMB_X80_Y23_N14
\display|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux10~0_combout\ = (\SW[1]~input_o\ & (((\SW[0]~input_o\)))) # (!\SW[1]~input_o\ & ((\SW[0]~input_o\ & ((\instmem|Mux27~0_combout\))) # (!\SW[0]~input_o\ & (\pcupd|s_pc\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \pcupd|s_pc\(27),
	datac => \instmem|Mux27~0_combout\,
	datad => \SW[0]~input_o\,
	combout => \display|Mux10~0_combout\);

-- Location: FF_X68_Y26_N1
\regfile|du_mem|s_memory~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[27]~21_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~65_q\);

-- Location: LCCOMB_X69_Y26_N4
\regfile|du_mem|s_memory~97feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~97feeder_combout\ = \mux3|muxout[27]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[27]~21_combout\,
	combout => \regfile|du_mem|s_memory~97feeder_combout\);

-- Location: FF_X69_Y26_N5
\regfile|du_mem|s_memory~97\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~97feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~97_q\);

-- Location: LCCOMB_X68_Y26_N0
\regfile|du_mem|s_memory~1516\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1516_combout\ = (\display|s_addrCounters[2][1]~q\ & (\display|s_addrCounters[2][0]~q\)) # (!\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~97_q\))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~65_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~65_q\,
	datad => \regfile|du_mem|s_memory~97_q\,
	combout => \regfile|du_mem|s_memory~1516_combout\);

-- Location: FF_X69_Y26_N15
\regfile|du_mem|s_memory~161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[27]~21_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~161_q\);

-- Location: LCCOMB_X68_Y26_N30
\regfile|du_mem|s_memory~129feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~129feeder_combout\ = \mux3|muxout[27]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[27]~21_combout\,
	combout => \regfile|du_mem|s_memory~129feeder_combout\);

-- Location: FF_X68_Y26_N31
\regfile|du_mem|s_memory~129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~129feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~129_q\);

-- Location: LCCOMB_X69_Y26_N14
\regfile|du_mem|s_memory~1517\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1517_combout\ = (\regfile|du_mem|s_memory~1516_combout\ & (((\regfile|du_mem|s_memory~161_q\)) # (!\display|s_addrCounters[2][1]~q\))) # (!\regfile|du_mem|s_memory~1516_combout\ & (\display|s_addrCounters[2][1]~q\ & 
-- ((\regfile|du_mem|s_memory~129_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1516_combout\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~161_q\,
	datad => \regfile|du_mem|s_memory~129_q\,
	combout => \regfile|du_mem|s_memory~1517_combout\);

-- Location: FF_X67_Y29_N15
\regfile|du_mem|s_memory~225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \mux3|muxout[27]~21_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~225_q\);

-- Location: FF_X66_Y27_N21
\regfile|du_mem|s_memory~193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[27]~21_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~193_q\);

-- Location: LCCOMB_X67_Y27_N22
\regfile|du_mem|s_memory~257feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~257feeder_combout\ = \mux3|muxout[27]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[27]~21_combout\,
	combout => \regfile|du_mem|s_memory~257feeder_combout\);

-- Location: FF_X67_Y27_N23
\regfile|du_mem|s_memory~257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~257feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~257_q\);

-- Location: LCCOMB_X66_Y27_N20
\regfile|du_mem|s_memory~1514\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1514_combout\ = (\display|s_addrCounters[2][0]~q\ & (\display|s_addrCounters[2][1]~q\)) # (!\display|s_addrCounters[2][0]~q\ & ((\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~257_q\))) # 
-- (!\display|s_addrCounters[2][1]~q\ & (\regfile|du_mem|s_memory~193_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~193_q\,
	datad => \regfile|du_mem|s_memory~257_q\,
	combout => \regfile|du_mem|s_memory~1514_combout\);

-- Location: FF_X67_Y27_N9
\regfile|du_mem|s_memory~289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[27]~21_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~289_q\);

-- Location: LCCOMB_X67_Y27_N8
\regfile|du_mem|s_memory~1515\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1515_combout\ = (\regfile|du_mem|s_memory~1514_combout\ & (((\regfile|du_mem|s_memory~289_q\) # (!\display|s_addrCounters[2][0]~q\)))) # (!\regfile|du_mem|s_memory~1514_combout\ & (\regfile|du_mem|s_memory~225_q\ & 
-- ((\display|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~225_q\,
	datab => \regfile|du_mem|s_memory~1514_combout\,
	datac => \regfile|du_mem|s_memory~289_q\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \regfile|du_mem|s_memory~1515_combout\);

-- Location: LCCOMB_X67_Y29_N12
\regfile|du_mem|s_memory~1518\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1518_combout\ = (\display|s_addrCounters[2][3]~q\ & (((\display|s_addrCounters[2][2]~q\)))) # (!\display|s_addrCounters[2][3]~q\ & ((\display|s_addrCounters[2][2]~q\ & ((\regfile|du_mem|s_memory~1515_combout\))) # 
-- (!\display|s_addrCounters[2][2]~q\ & (\regfile|du_mem|s_memory~1517_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1517_combout\,
	datab => \regfile|du_mem|s_memory~1515_combout\,
	datac => \display|s_addrCounters[2][3]~q\,
	datad => \display|s_addrCounters[2][2]~q\,
	combout => \regfile|du_mem|s_memory~1518_combout\);

-- Location: FF_X70_Y27_N31
\regfile|du_mem|s_memory~321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[27]~21_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~321_q\);

-- Location: FF_X68_Y33_N29
\regfile|du_mem|s_memory~353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[27]~21_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~353_q\);

-- Location: LCCOMB_X70_Y27_N30
\regfile|du_mem|s_memory~1512\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1512_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\display|s_addrCounters[2][1]~q\) # ((\regfile|du_mem|s_memory~353_q\)))) # (!\display|s_addrCounters[2][0]~q\ & (!\display|s_addrCounters[2][1]~q\ & 
-- (\regfile|du_mem|s_memory~321_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~321_q\,
	datad => \regfile|du_mem|s_memory~353_q\,
	combout => \regfile|du_mem|s_memory~1512_combout\);

-- Location: FF_X66_Y26_N7
\regfile|du_mem|s_memory~417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[27]~21_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~417_q\);

-- Location: LCCOMB_X66_Y26_N20
\regfile|du_mem|s_memory~385feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~385feeder_combout\ = \mux3|muxout[27]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[27]~21_combout\,
	combout => \regfile|du_mem|s_memory~385feeder_combout\);

-- Location: FF_X66_Y26_N21
\regfile|du_mem|s_memory~385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~385feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~385_q\);

-- Location: LCCOMB_X66_Y26_N6
\regfile|du_mem|s_memory~1513\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1513_combout\ = (\regfile|du_mem|s_memory~1512_combout\ & (((\regfile|du_mem|s_memory~417_q\)) # (!\display|s_addrCounters[2][1]~q\))) # (!\regfile|du_mem|s_memory~1512_combout\ & (\display|s_addrCounters[2][1]~q\ & 
-- ((\regfile|du_mem|s_memory~385_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1512_combout\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~417_q\,
	datad => \regfile|du_mem|s_memory~385_q\,
	combout => \regfile|du_mem|s_memory~1513_combout\);

-- Location: LCCOMB_X67_Y30_N30
\regfile|du_mem|s_memory~481feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~481feeder_combout\ = \mux3|muxout[27]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout[27]~21_combout\,
	combout => \regfile|du_mem|s_memory~481feeder_combout\);

-- Location: FF_X67_Y30_N31
\regfile|du_mem|s_memory~481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~481feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~481_q\);

-- Location: FF_X72_Y27_N3
\regfile|du_mem|s_memory~449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[27]~21_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~449_q\);

-- Location: LCCOMB_X73_Y27_N6
\regfile|du_mem|s_memory~513feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~513feeder_combout\ = \mux3|muxout[27]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[27]~21_combout\,
	combout => \regfile|du_mem|s_memory~513feeder_combout\);

-- Location: FF_X73_Y27_N7
\regfile|du_mem|s_memory~513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~513feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~513_q\);

-- Location: LCCOMB_X72_Y27_N2
\regfile|du_mem|s_memory~1519\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1519_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\) # ((\regfile|du_mem|s_memory~513_q\)))) # (!\display|s_addrCounters[2][1]~q\ & (!\display|s_addrCounters[2][0]~q\ & 
-- (\regfile|du_mem|s_memory~449_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~449_q\,
	datad => \regfile|du_mem|s_memory~513_q\,
	combout => \regfile|du_mem|s_memory~1519_combout\);

-- Location: FF_X67_Y29_N7
\regfile|du_mem|s_memory~545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[27]~21_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~545_q\);

-- Location: LCCOMB_X67_Y29_N6
\regfile|du_mem|s_memory~1520\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1520_combout\ = (\regfile|du_mem|s_memory~1519_combout\ & (((\regfile|du_mem|s_memory~545_q\) # (!\display|s_addrCounters[2][0]~q\)))) # (!\regfile|du_mem|s_memory~1519_combout\ & (\regfile|du_mem|s_memory~481_q\ & 
-- ((\display|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~481_q\,
	datab => \regfile|du_mem|s_memory~1519_combout\,
	datac => \regfile|du_mem|s_memory~545_q\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \regfile|du_mem|s_memory~1520_combout\);

-- Location: LCCOMB_X67_Y29_N8
\regfile|du_mem|s_memory~1521\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1521_combout\ = (\regfile|du_mem|s_memory~1518_combout\ & (((\regfile|du_mem|s_memory~1520_combout\)) # (!\display|s_addrCounters[2][3]~q\))) # (!\regfile|du_mem|s_memory~1518_combout\ & (\display|s_addrCounters[2][3]~q\ & 
-- (\regfile|du_mem|s_memory~1513_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1518_combout\,
	datab => \display|s_addrCounters[2][3]~q\,
	datac => \regfile|du_mem|s_memory~1513_combout\,
	datad => \regfile|du_mem|s_memory~1520_combout\,
	combout => \regfile|du_mem|s_memory~1521_combout\);

-- Location: LCCOMB_X80_Y23_N24
\display|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux10~1_combout\ = (\SW[1]~input_o\ & (!\display|Mux10~0_combout\ & (\regfile|du_mem|readData[1]~64_combout\ & \regfile|du_mem|s_memory~1521_combout\))) # (!\SW[1]~input_o\ & (\display|Mux10~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \display|Mux10~0_combout\,
	datac => \regfile|du_mem|readData[1]~64_combout\,
	datad => \regfile|du_mem|s_memory~1521_combout\,
	combout => \display|Mux10~1_combout\);

-- Location: FF_X70_Y27_N21
\regfile|du_mem|s_memory~319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(25),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~319_q\);

-- Location: FF_X68_Y34_N27
\regfile|du_mem|s_memory~351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(25),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~351_q\);

-- Location: LCCOMB_X70_Y27_N20
\regfile|du_mem|s_memory~1492\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1492_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\display|s_addrCounters[2][1]~q\) # ((\regfile|du_mem|s_memory~351_q\)))) # (!\display|s_addrCounters[2][0]~q\ & (!\display|s_addrCounters[2][1]~q\ & 
-- (\regfile|du_mem|s_memory~319_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~319_q\,
	datad => \regfile|du_mem|s_memory~351_q\,
	combout => \regfile|du_mem|s_memory~1492_combout\);

-- Location: FF_X73_Y26_N15
\regfile|du_mem|s_memory~415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(25),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~415_q\);

-- Location: FF_X73_Y26_N13
\regfile|du_mem|s_memory~383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(25),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~383_q\);

-- Location: LCCOMB_X73_Y26_N14
\regfile|du_mem|s_memory~1493\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1493_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~1492_combout\ & (\regfile|du_mem|s_memory~415_q\)) # (!\regfile|du_mem|s_memory~1492_combout\ & ((\regfile|du_mem|s_memory~383_q\))))) # 
-- (!\display|s_addrCounters[2][1]~q\ & (\regfile|du_mem|s_memory~1492_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \regfile|du_mem|s_memory~1492_combout\,
	datac => \regfile|du_mem|s_memory~415_q\,
	datad => \regfile|du_mem|s_memory~383_q\,
	combout => \regfile|du_mem|s_memory~1493_combout\);

-- Location: FF_X72_Y27_N9
\regfile|du_mem|s_memory~447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(25),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~447_q\);

-- Location: LCCOMB_X73_Y27_N4
\regfile|du_mem|s_memory~511feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~511feeder_combout\ = \mux3|muxout\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(25),
	combout => \regfile|du_mem|s_memory~511feeder_combout\);

-- Location: FF_X73_Y27_N5
\regfile|du_mem|s_memory~511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~511feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~511_q\);

-- Location: LCCOMB_X72_Y27_N8
\regfile|du_mem|s_memory~1499\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1499_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\) # ((\regfile|du_mem|s_memory~511_q\)))) # (!\display|s_addrCounters[2][1]~q\ & (!\display|s_addrCounters[2][0]~q\ & 
-- (\regfile|du_mem|s_memory~447_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~447_q\,
	datad => \regfile|du_mem|s_memory~511_q\,
	combout => \regfile|du_mem|s_memory~1499_combout\);

-- Location: FF_X70_Y30_N27
\regfile|du_mem|s_memory~543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(25),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~543_q\);

-- Location: LCCOMB_X69_Y28_N22
\regfile|du_mem|s_memory~479feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~479feeder_combout\ = \mux3|muxout\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(25),
	combout => \regfile|du_mem|s_memory~479feeder_combout\);

-- Location: FF_X69_Y28_N23
\regfile|du_mem|s_memory~479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~479feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~479_q\);

-- Location: LCCOMB_X70_Y30_N26
\regfile|du_mem|s_memory~1500\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1500_combout\ = (\regfile|du_mem|s_memory~1499_combout\ & (((\regfile|du_mem|s_memory~543_q\)) # (!\display|s_addrCounters[2][0]~q\))) # (!\regfile|du_mem|s_memory~1499_combout\ & (\display|s_addrCounters[2][0]~q\ & 
-- ((\regfile|du_mem|s_memory~479_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1499_combout\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~543_q\,
	datad => \regfile|du_mem|s_memory~479_q\,
	combout => \regfile|du_mem|s_memory~1500_combout\);

-- Location: LCCOMB_X77_Y30_N26
\regfile|du_mem|s_memory~127feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~127feeder_combout\ = \mux3|muxout\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(25),
	combout => \regfile|du_mem|s_memory~127feeder_combout\);

-- Location: FF_X77_Y30_N27
\regfile|du_mem|s_memory~127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~127feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~127_q\);

-- Location: FF_X74_Y26_N19
\regfile|du_mem|s_memory~159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(25),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~159_q\);

-- Location: LCCOMB_X74_Y26_N4
\regfile|du_mem|s_memory~95feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~95feeder_combout\ = \mux3|muxout\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(25),
	combout => \regfile|du_mem|s_memory~95feeder_combout\);

-- Location: FF_X74_Y26_N5
\regfile|du_mem|s_memory~95\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~95feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~95_q\);

-- Location: FF_X70_Y26_N7
\regfile|du_mem|s_memory~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(25),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~63_q\);

-- Location: LCCOMB_X70_Y26_N6
\regfile|du_mem|s_memory~1496\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1496_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~95_q\) # ((\display|s_addrCounters[2][1]~q\)))) # (!\display|s_addrCounters[2][0]~q\ & (((\regfile|du_mem|s_memory~63_q\ & 
-- !\display|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~95_q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~63_q\,
	datad => \display|s_addrCounters[2][1]~q\,
	combout => \regfile|du_mem|s_memory~1496_combout\);

-- Location: LCCOMB_X74_Y26_N18
\regfile|du_mem|s_memory~1497\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1497_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~1496_combout\ & ((\regfile|du_mem|s_memory~159_q\))) # (!\regfile|du_mem|s_memory~1496_combout\ & (\regfile|du_mem|s_memory~127_q\)))) # 
-- (!\display|s_addrCounters[2][1]~q\ & (((\regfile|du_mem|s_memory~1496_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \regfile|du_mem|s_memory~127_q\,
	datac => \regfile|du_mem|s_memory~159_q\,
	datad => \regfile|du_mem|s_memory~1496_combout\,
	combout => \regfile|du_mem|s_memory~1497_combout\);

-- Location: FF_X69_Y30_N17
\regfile|du_mem|s_memory~255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(25),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~255_q\);

-- Location: FF_X69_Y27_N27
\regfile|du_mem|s_memory~191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(25),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~191_q\);

-- Location: LCCOMB_X69_Y27_N26
\regfile|du_mem|s_memory~1494\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1494_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~255_q\) # ((\display|s_addrCounters[2][0]~q\)))) # (!\display|s_addrCounters[2][1]~q\ & (((\regfile|du_mem|s_memory~191_q\ & 
-- !\display|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~255_q\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~191_q\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \regfile|du_mem|s_memory~1494_combout\);

-- Location: FF_X74_Y27_N19
\regfile|du_mem|s_memory~287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(25),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~287_q\);

-- Location: LCCOMB_X79_Y30_N4
\regfile|du_mem|s_memory~223feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~223feeder_combout\ = \mux3|muxout\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(25),
	combout => \regfile|du_mem|s_memory~223feeder_combout\);

-- Location: FF_X79_Y30_N5
\regfile|du_mem|s_memory~223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~223feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~223_q\);

-- Location: LCCOMB_X74_Y27_N18
\regfile|du_mem|s_memory~1495\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1495_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~1494_combout\ & (\regfile|du_mem|s_memory~287_q\)) # (!\regfile|du_mem|s_memory~1494_combout\ & ((\regfile|du_mem|s_memory~223_q\))))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~1494_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \regfile|du_mem|s_memory~1494_combout\,
	datac => \regfile|du_mem|s_memory~287_q\,
	datad => \regfile|du_mem|s_memory~223_q\,
	combout => \regfile|du_mem|s_memory~1495_combout\);

-- Location: LCCOMB_X75_Y27_N8
\regfile|du_mem|s_memory~1498\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1498_combout\ = (\display|s_addrCounters[2][2]~q\ & (((\display|s_addrCounters[2][3]~q\) # (\regfile|du_mem|s_memory~1495_combout\)))) # (!\display|s_addrCounters[2][2]~q\ & (\regfile|du_mem|s_memory~1497_combout\ & 
-- (!\display|s_addrCounters[2][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][2]~q\,
	datab => \regfile|du_mem|s_memory~1497_combout\,
	datac => \display|s_addrCounters[2][3]~q\,
	datad => \regfile|du_mem|s_memory~1495_combout\,
	combout => \regfile|du_mem|s_memory~1498_combout\);

-- Location: LCCOMB_X73_Y26_N20
\regfile|du_mem|s_memory~1501\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1501_combout\ = (\display|s_addrCounters[2][3]~q\ & ((\regfile|du_mem|s_memory~1498_combout\ & ((\regfile|du_mem|s_memory~1500_combout\))) # (!\regfile|du_mem|s_memory~1498_combout\ & (\regfile|du_mem|s_memory~1493_combout\)))) # 
-- (!\display|s_addrCounters[2][3]~q\ & (((\regfile|du_mem|s_memory~1498_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][3]~q\,
	datab => \regfile|du_mem|s_memory~1493_combout\,
	datac => \regfile|du_mem|s_memory~1500_combout\,
	datad => \regfile|du_mem|s_memory~1498_combout\,
	combout => \regfile|du_mem|s_memory~1501_combout\);

-- Location: LCCOMB_X73_Y26_N12
\regfile|du_mem|readData[25]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|readData[25]~78_combout\ = (!\display|s_addrCounters[2][4]~q\ & (\regfile|du_mem|s_memory~1501_combout\ & !\regfile|du_mem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][4]~q\,
	datab => \regfile|du_mem|s_memory~1501_combout\,
	datad => \regfile|du_mem|Equal0~0_combout\,
	combout => \regfile|du_mem|readData[25]~78_combout\);

-- Location: LCCOMB_X80_Y23_N4
\display|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux12~0_combout\ = (!\SW[0]~input_o\ & ((\SW[1]~input_o\ & ((\regfile|du_mem|readData[25]~78_combout\))) # (!\SW[1]~input_o\ & (\pcupd|s_pc\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \pcupd|s_pc\(25),
	datac => \regfile|du_mem|readData[25]~78_combout\,
	datad => \SW[0]~input_o\,
	combout => \display|Mux12~0_combout\);

-- Location: LCCOMB_X76_Y28_N0
\regfile|du_mem|s_memory~254feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~254feeder_combout\ = \mux3|muxout\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(24),
	combout => \regfile|du_mem|s_memory~254feeder_combout\);

-- Location: FF_X76_Y28_N1
\regfile|du_mem|s_memory~254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~254feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~254_q\);

-- Location: FF_X76_Y28_N7
\regfile|du_mem|s_memory~286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(24),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~286_q\);

-- Location: FF_X72_Y26_N1
\regfile|du_mem|s_memory~190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(24),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~190_q\);

-- Location: LCCOMB_X72_Y26_N10
\regfile|du_mem|s_memory~222feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~222feeder_combout\ = \mux3|muxout\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(24),
	combout => \regfile|du_mem|s_memory~222feeder_combout\);

-- Location: FF_X72_Y26_N11
\regfile|du_mem|s_memory~222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~222feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~222_q\);

-- Location: LCCOMB_X72_Y26_N0
\regfile|du_mem|s_memory~1482\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1482_combout\ = (\display|s_addrCounters[2][1]~q\ & (\display|s_addrCounters[2][0]~q\)) # (!\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~222_q\))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~190_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~190_q\,
	datad => \regfile|du_mem|s_memory~222_q\,
	combout => \regfile|du_mem|s_memory~1482_combout\);

-- Location: LCCOMB_X76_Y28_N6
\regfile|du_mem|s_memory~1483\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1483_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~1482_combout\ & ((\regfile|du_mem|s_memory~286_q\))) # (!\regfile|du_mem|s_memory~1482_combout\ & (\regfile|du_mem|s_memory~254_q\)))) # 
-- (!\display|s_addrCounters[2][1]~q\ & (((\regfile|du_mem|s_memory~1482_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \regfile|du_mem|s_memory~254_q\,
	datac => \regfile|du_mem|s_memory~286_q\,
	datad => \regfile|du_mem|s_memory~1482_combout\,
	combout => \regfile|du_mem|s_memory~1483_combout\);

-- Location: FF_X70_Y26_N21
\regfile|du_mem|s_memory~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(24),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~62_q\);

-- Location: LCCOMB_X70_Y26_N10
\regfile|du_mem|s_memory~126feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~126feeder_combout\ = \mux3|muxout\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(24),
	combout => \regfile|du_mem|s_memory~126feeder_combout\);

-- Location: FF_X70_Y26_N11
\regfile|du_mem|s_memory~126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~126feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~126_q\);

-- Location: LCCOMB_X70_Y26_N20
\regfile|du_mem|s_memory~1486\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1486_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\) # ((\regfile|du_mem|s_memory~126_q\)))) # (!\display|s_addrCounters[2][1]~q\ & (!\display|s_addrCounters[2][0]~q\ & 
-- (\regfile|du_mem|s_memory~62_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~62_q\,
	datad => \regfile|du_mem|s_memory~126_q\,
	combout => \regfile|du_mem|s_memory~1486_combout\);

-- Location: LCCOMB_X74_Y26_N20
\regfile|du_mem|s_memory~94feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~94feeder_combout\ = \mux3|muxout\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(24),
	combout => \regfile|du_mem|s_memory~94feeder_combout\);

-- Location: FF_X74_Y26_N21
\regfile|du_mem|s_memory~94\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~94feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~94_q\);

-- Location: FF_X74_Y26_N3
\regfile|du_mem|s_memory~158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(24),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~158_q\);

-- Location: LCCOMB_X74_Y26_N2
\regfile|du_mem|s_memory~1487\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1487_combout\ = (\regfile|du_mem|s_memory~1486_combout\ & (((\regfile|du_mem|s_memory~158_q\) # (!\display|s_addrCounters[2][0]~q\)))) # (!\regfile|du_mem|s_memory~1486_combout\ & (\regfile|du_mem|s_memory~94_q\ & 
-- ((\display|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1486_combout\,
	datab => \regfile|du_mem|s_memory~94_q\,
	datac => \regfile|du_mem|s_memory~158_q\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \regfile|du_mem|s_memory~1487_combout\);

-- Location: LCCOMB_X72_Y28_N4
\regfile|du_mem|s_memory~382feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~382feeder_combout\ = \mux3|muxout\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(24),
	combout => \regfile|du_mem|s_memory~382feeder_combout\);

-- Location: FF_X72_Y28_N5
\regfile|du_mem|s_memory~382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~382feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~382_q\);

-- Location: FF_X72_Y27_N19
\regfile|du_mem|s_memory~318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(24),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~318_q\);

-- Location: LCCOMB_X72_Y27_N18
\regfile|du_mem|s_memory~1484\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1484_combout\ = (\display|s_addrCounters[2][0]~q\ & (((\display|s_addrCounters[2][1]~q\)))) # (!\display|s_addrCounters[2][0]~q\ & ((\display|s_addrCounters[2][1]~q\ & (\regfile|du_mem|s_memory~382_q\)) # 
-- (!\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~318_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~382_q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~318_q\,
	datad => \display|s_addrCounters[2][1]~q\,
	combout => \regfile|du_mem|s_memory~1484_combout\);

-- Location: LCCOMB_X72_Y36_N28
\regfile|du_mem|s_memory~350feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~350feeder_combout\ = \mux3|muxout\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(24),
	combout => \regfile|du_mem|s_memory~350feeder_combout\);

-- Location: FF_X72_Y36_N29
\regfile|du_mem|s_memory~350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~350feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~350_q\);

-- Location: FF_X72_Y31_N5
\regfile|du_mem|s_memory~414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(24),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~414_q\);

-- Location: LCCOMB_X72_Y31_N4
\regfile|du_mem|s_memory~1485\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1485_combout\ = (\regfile|du_mem|s_memory~1484_combout\ & (((\regfile|du_mem|s_memory~414_q\) # (!\display|s_addrCounters[2][0]~q\)))) # (!\regfile|du_mem|s_memory~1484_combout\ & (\regfile|du_mem|s_memory~350_q\ & 
-- ((\display|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1484_combout\,
	datab => \regfile|du_mem|s_memory~350_q\,
	datac => \regfile|du_mem|s_memory~414_q\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \regfile|du_mem|s_memory~1485_combout\);

-- Location: LCCOMB_X73_Y29_N4
\regfile|du_mem|s_memory~1488\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1488_combout\ = (\display|s_addrCounters[2][3]~q\ & (((\display|s_addrCounters[2][2]~q\) # (\regfile|du_mem|s_memory~1485_combout\)))) # (!\display|s_addrCounters[2][3]~q\ & (\regfile|du_mem|s_memory~1487_combout\ & 
-- (!\display|s_addrCounters[2][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][3]~q\,
	datab => \regfile|du_mem|s_memory~1487_combout\,
	datac => \display|s_addrCounters[2][2]~q\,
	datad => \regfile|du_mem|s_memory~1485_combout\,
	combout => \regfile|du_mem|s_memory~1488_combout\);

-- Location: LCCOMB_X73_Y27_N10
\regfile|du_mem|s_memory~510feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~510feeder_combout\ = \mux3|muxout\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(24),
	combout => \regfile|du_mem|s_memory~510feeder_combout\);

-- Location: FF_X73_Y27_N11
\regfile|du_mem|s_memory~510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~510feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~510_q\);

-- Location: FF_X73_Y29_N3
\regfile|du_mem|s_memory~542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(24),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~542_q\);

-- Location: FF_X76_Y27_N23
\regfile|du_mem|s_memory~446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(24),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~446_q\);

-- Location: LCCOMB_X76_Y27_N28
\regfile|du_mem|s_memory~478feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~478feeder_combout\ = \mux3|muxout\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(24),
	combout => \regfile|du_mem|s_memory~478feeder_combout\);

-- Location: FF_X76_Y27_N29
\regfile|du_mem|s_memory~478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~478feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~478_q\);

-- Location: LCCOMB_X76_Y27_N22
\regfile|du_mem|s_memory~1489\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1489_combout\ = (\display|s_addrCounters[2][1]~q\ & (\display|s_addrCounters[2][0]~q\)) # (!\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~478_q\))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~446_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~446_q\,
	datad => \regfile|du_mem|s_memory~478_q\,
	combout => \regfile|du_mem|s_memory~1489_combout\);

-- Location: LCCOMB_X73_Y29_N2
\regfile|du_mem|s_memory~1490\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1490_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~1489_combout\ & ((\regfile|du_mem|s_memory~542_q\))) # (!\regfile|du_mem|s_memory~1489_combout\ & (\regfile|du_mem|s_memory~510_q\)))) # 
-- (!\display|s_addrCounters[2][1]~q\ & (((\regfile|du_mem|s_memory~1489_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \regfile|du_mem|s_memory~510_q\,
	datac => \regfile|du_mem|s_memory~542_q\,
	datad => \regfile|du_mem|s_memory~1489_combout\,
	combout => \regfile|du_mem|s_memory~1490_combout\);

-- Location: LCCOMB_X73_Y29_N8
\regfile|du_mem|s_memory~1491\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1491_combout\ = (\display|s_addrCounters[2][2]~q\ & ((\regfile|du_mem|s_memory~1488_combout\ & ((\regfile|du_mem|s_memory~1490_combout\))) # (!\regfile|du_mem|s_memory~1488_combout\ & (\regfile|du_mem|s_memory~1483_combout\)))) # 
-- (!\display|s_addrCounters[2][2]~q\ & (((\regfile|du_mem|s_memory~1488_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][2]~q\,
	datab => \regfile|du_mem|s_memory~1483_combout\,
	datac => \regfile|du_mem|s_memory~1488_combout\,
	datad => \regfile|du_mem|s_memory~1490_combout\,
	combout => \regfile|du_mem|s_memory~1491_combout\);

-- Location: LCCOMB_X79_Y23_N12
\regfile|du_mem|readData[24]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|readData[24]~77_combout\ = (!\display|s_addrCounters[2][4]~q\ & (!\regfile|du_mem|Equal0~0_combout\ & \regfile|du_mem|s_memory~1491_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][4]~q\,
	datac => \regfile|du_mem|Equal0~0_combout\,
	datad => \regfile|du_mem|s_memory~1491_combout\,
	combout => \regfile|du_mem|readData[24]~77_combout\);

-- Location: LCCOMB_X79_Y23_N30
\display|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux13~0_combout\ = (\SW[0]~input_o\ & (((\SW[1]~input_o\)))) # (!\SW[0]~input_o\ & ((\SW[1]~input_o\ & (\regfile|du_mem|readData[24]~77_combout\)) # (!\SW[1]~input_o\ & ((\pcupd|s_pc\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|readData[24]~77_combout\,
	datab => \SW[0]~input_o\,
	datac => \pcupd|s_pc\(24),
	datad => \SW[1]~input_o\,
	combout => \display|Mux13~0_combout\);

-- Location: LCCOMB_X79_Y23_N28
\display|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux13~1_combout\ = (\SW[0]~input_o\ & (!\display|Mux13~0_combout\ & \instmem|Mux28~2_combout\)) # (!\SW[0]~input_o\ & (\display|Mux13~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[0]~input_o\,
	datac => \display|Mux13~0_combout\,
	datad => \instmem|Mux28~2_combout\,
	combout => \display|Mux13~1_combout\);

-- Location: LCCOMB_X68_Y28_N16
\regfile|du_mem|s_memory~512feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~512feeder_combout\ = \mux3|muxout\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(26),
	combout => \regfile|du_mem|s_memory~512feeder_combout\);

-- Location: FF_X68_Y28_N17
\regfile|du_mem|s_memory~512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~512feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~512_q\);

-- Location: FF_X72_Y29_N17
\regfile|du_mem|s_memory~480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(26),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~480_q\);

-- Location: FF_X70_Y29_N9
\regfile|du_mem|s_memory~448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(26),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~448_q\);

-- Location: LCCOMB_X70_Y29_N8
\regfile|du_mem|s_memory~1509\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1509_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~480_q\) # ((\display|s_addrCounters[2][1]~q\)))) # (!\display|s_addrCounters[2][0]~q\ & (((\regfile|du_mem|s_memory~448_q\ & 
-- !\display|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~480_q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~448_q\,
	datad => \display|s_addrCounters[2][1]~q\,
	combout => \regfile|du_mem|s_memory~1509_combout\);

-- Location: FF_X70_Y29_N19
\regfile|du_mem|s_memory~544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(26),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~544_q\);

-- Location: LCCOMB_X70_Y29_N18
\regfile|du_mem|s_memory~1510\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1510_combout\ = (\regfile|du_mem|s_memory~1509_combout\ & (((\regfile|du_mem|s_memory~544_q\) # (!\display|s_addrCounters[2][1]~q\)))) # (!\regfile|du_mem|s_memory~1509_combout\ & (\regfile|du_mem|s_memory~512_q\ & 
-- ((\display|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~512_q\,
	datab => \regfile|du_mem|s_memory~1509_combout\,
	datac => \regfile|du_mem|s_memory~544_q\,
	datad => \display|s_addrCounters[2][1]~q\,
	combout => \regfile|du_mem|s_memory~1510_combout\);

-- Location: LCCOMB_X69_Y35_N22
\regfile|du_mem|s_memory~352feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~352feeder_combout\ = \mux3|muxout\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(26),
	combout => \regfile|du_mem|s_memory~352feeder_combout\);

-- Location: FF_X69_Y35_N23
\regfile|du_mem|s_memory~352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~352feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~352_q\);

-- Location: LCCOMB_X77_Y29_N12
\regfile|du_mem|s_memory~384feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~384feeder_combout\ = \mux3|muxout\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(26),
	combout => \regfile|du_mem|s_memory~384feeder_combout\);

-- Location: FF_X77_Y29_N13
\regfile|du_mem|s_memory~384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~384feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~384_q\);

-- Location: FF_X77_Y29_N23
\regfile|du_mem|s_memory~320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(26),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~320_q\);

-- Location: LCCOMB_X77_Y29_N22
\regfile|du_mem|s_memory~1504\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1504_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~384_q\) # ((\display|s_addrCounters[2][0]~q\)))) # (!\display|s_addrCounters[2][1]~q\ & (((\regfile|du_mem|s_memory~320_q\ & 
-- !\display|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~384_q\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~320_q\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \regfile|du_mem|s_memory~1504_combout\);

-- Location: FF_X74_Y33_N21
\regfile|du_mem|s_memory~416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(26),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~416_q\);

-- Location: LCCOMB_X74_Y33_N20
\regfile|du_mem|s_memory~1505\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1505_combout\ = (\regfile|du_mem|s_memory~1504_combout\ & (((\regfile|du_mem|s_memory~416_q\) # (!\display|s_addrCounters[2][0]~q\)))) # (!\regfile|du_mem|s_memory~1504_combout\ & (\regfile|du_mem|s_memory~352_q\ & 
-- ((\display|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~352_q\,
	datab => \regfile|du_mem|s_memory~1504_combout\,
	datac => \regfile|du_mem|s_memory~416_q\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \regfile|du_mem|s_memory~1505_combout\);

-- Location: LCCOMB_X69_Y26_N28
\regfile|du_mem|s_memory~96feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~96feeder_combout\ = \mux3|muxout\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(26),
	combout => \regfile|du_mem|s_memory~96feeder_combout\);

-- Location: FF_X69_Y26_N29
\regfile|du_mem|s_memory~96\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~96feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~96_q\);

-- Location: FF_X69_Y26_N31
\regfile|du_mem|s_memory~160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(26),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~160_q\);

-- Location: LCCOMB_X70_Y26_N28
\regfile|du_mem|s_memory~128feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~128feeder_combout\ = \mux3|muxout\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(26),
	combout => \regfile|du_mem|s_memory~128feeder_combout\);

-- Location: FF_X70_Y26_N29
\regfile|du_mem|s_memory~128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~128feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~128_q\);

-- Location: FF_X70_Y26_N23
\regfile|du_mem|s_memory~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(26),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~64_q\);

-- Location: LCCOMB_X70_Y26_N22
\regfile|du_mem|s_memory~1506\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1506_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~128_q\) # ((\display|s_addrCounters[2][0]~q\)))) # (!\display|s_addrCounters[2][1]~q\ & (((\regfile|du_mem|s_memory~64_q\ & 
-- !\display|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \regfile|du_mem|s_memory~128_q\,
	datac => \regfile|du_mem|s_memory~64_q\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \regfile|du_mem|s_memory~1506_combout\);

-- Location: LCCOMB_X69_Y26_N30
\regfile|du_mem|s_memory~1507\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1507_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~1506_combout\ & ((\regfile|du_mem|s_memory~160_q\))) # (!\regfile|du_mem|s_memory~1506_combout\ & (\regfile|du_mem|s_memory~96_q\)))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (((\regfile|du_mem|s_memory~1506_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \regfile|du_mem|s_memory~96_q\,
	datac => \regfile|du_mem|s_memory~160_q\,
	datad => \regfile|du_mem|s_memory~1506_combout\,
	combout => \regfile|du_mem|s_memory~1507_combout\);

-- Location: LCCOMB_X73_Y26_N10
\regfile|du_mem|s_memory~1508\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1508_combout\ = (\display|s_addrCounters[2][3]~q\ & ((\display|s_addrCounters[2][2]~q\) # ((\regfile|du_mem|s_memory~1505_combout\)))) # (!\display|s_addrCounters[2][3]~q\ & (!\display|s_addrCounters[2][2]~q\ & 
-- ((\regfile|du_mem|s_memory~1507_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][3]~q\,
	datab => \display|s_addrCounters[2][2]~q\,
	datac => \regfile|du_mem|s_memory~1505_combout\,
	datad => \regfile|du_mem|s_memory~1507_combout\,
	combout => \regfile|du_mem|s_memory~1508_combout\);

-- Location: LCCOMB_X72_Y26_N30
\regfile|du_mem|s_memory~224feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~224feeder_combout\ = \mux3|muxout\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout\(26),
	combout => \regfile|du_mem|s_memory~224feeder_combout\);

-- Location: FF_X72_Y26_N31
\regfile|du_mem|s_memory~224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~224feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~224_q\);

-- Location: FF_X72_Y26_N5
\regfile|du_mem|s_memory~192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(26),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~192_q\);

-- Location: LCCOMB_X72_Y26_N4
\regfile|du_mem|s_memory~1502\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1502_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~224_q\) # ((\display|s_addrCounters[2][1]~q\)))) # (!\display|s_addrCounters[2][0]~q\ & (((\regfile|du_mem|s_memory~192_q\ & 
-- !\display|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~224_q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~192_q\,
	datad => \display|s_addrCounters[2][1]~q\,
	combout => \regfile|du_mem|s_memory~1502_combout\);

-- Location: FF_X76_Y28_N9
\regfile|du_mem|s_memory~288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout\(26),
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~288_q\);

-- Location: LCCOMB_X76_Y29_N8
\regfile|du_mem|s_memory~256feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~256feeder_combout\ = \mux3|muxout\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout\(26),
	combout => \regfile|du_mem|s_memory~256feeder_combout\);

-- Location: FF_X76_Y29_N9
\regfile|du_mem|s_memory~256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~256feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~256_q\);

-- Location: LCCOMB_X76_Y28_N8
\regfile|du_mem|s_memory~1503\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1503_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~1502_combout\ & (\regfile|du_mem|s_memory~288_q\)) # (!\regfile|du_mem|s_memory~1502_combout\ & ((\regfile|du_mem|s_memory~256_q\))))) # 
-- (!\display|s_addrCounters[2][1]~q\ & (\regfile|du_mem|s_memory~1502_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \regfile|du_mem|s_memory~1502_combout\,
	datac => \regfile|du_mem|s_memory~288_q\,
	datad => \regfile|du_mem|s_memory~256_q\,
	combout => \regfile|du_mem|s_memory~1503_combout\);

-- Location: LCCOMB_X76_Y28_N2
\regfile|du_mem|s_memory~1511\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1511_combout\ = (\regfile|du_mem|s_memory~1508_combout\ & ((\regfile|du_mem|s_memory~1510_combout\) # ((!\display|s_addrCounters[2][2]~q\)))) # (!\regfile|du_mem|s_memory~1508_combout\ & (((\regfile|du_mem|s_memory~1503_combout\ & 
-- \display|s_addrCounters[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1510_combout\,
	datab => \regfile|du_mem|s_memory~1508_combout\,
	datac => \regfile|du_mem|s_memory~1503_combout\,
	datad => \display|s_addrCounters[2][2]~q\,
	combout => \regfile|du_mem|s_memory~1511_combout\);

-- Location: LCCOMB_X76_Y28_N4
\regfile|du_mem|readData[26]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|readData[26]~79_combout\ = (!\display|s_addrCounters[2][4]~q\ & (!\regfile|du_mem|Equal0~0_combout\ & \regfile|du_mem|s_memory~1511_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][4]~q\,
	datab => \regfile|du_mem|Equal0~0_combout\,
	datad => \regfile|du_mem|s_memory~1511_combout\,
	combout => \regfile|du_mem|readData[26]~79_combout\);

-- Location: LCCOMB_X76_Y12_N28
\display|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux11~0_combout\ = (!\SW[0]~input_o\ & ((\SW[1]~input_o\ & ((\regfile|du_mem|readData[26]~79_combout\))) # (!\SW[1]~input_o\ & (\pcupd|s_pc\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \SW[0]~input_o\,
	datac => \pcupd|s_pc\(26),
	datad => \regfile|du_mem|readData[26]~79_combout\,
	combout => \display|Mux11~0_combout\);

-- Location: LCCOMB_X76_Y12_N6
\display|Mux94~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux94~0_combout\ = (\display|Mux10~1_combout\ & (\display|Mux13~1_combout\ & (\display|Mux12~0_combout\ $ (\display|Mux11~0_combout\)))) # (!\display|Mux10~1_combout\ & (!\display|Mux12~0_combout\ & (\display|Mux13~1_combout\ $ 
-- (\display|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux10~1_combout\,
	datab => \display|Mux12~0_combout\,
	datac => \display|Mux13~1_combout\,
	datad => \display|Mux11~0_combout\,
	combout => \display|Mux94~0_combout\);

-- Location: LCCOMB_X76_Y12_N0
\display|disp6[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|disp6[0]~0_combout\ = (\SW[17]~input_o\ & (\SW[1]~input_o\ & (\SW[0]~input_o\))) # (!\SW[17]~input_o\ & (((\display|Mux94~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \SW[17]~input_o\,
	datac => \SW[0]~input_o\,
	datad => \display|Mux94~0_combout\,
	combout => \display|disp6[0]~0_combout\);

-- Location: LCCOMB_X76_Y12_N18
\display|Mux93~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux93~0_combout\ = (\display|Mux10~1_combout\ & ((\display|Mux13~1_combout\ & (\display|Mux12~0_combout\)) # (!\display|Mux13~1_combout\ & ((\display|Mux11~0_combout\))))) # (!\display|Mux10~1_combout\ & (\display|Mux11~0_combout\ & 
-- (\display|Mux12~0_combout\ $ (\display|Mux13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux10~1_combout\,
	datab => \display|Mux12~0_combout\,
	datac => \display|Mux13~1_combout\,
	datad => \display|Mux11~0_combout\,
	combout => \display|Mux93~0_combout\);

-- Location: LCCOMB_X76_Y12_N4
\display|disp6[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|disp6[1]~1_combout\ = (\SW[17]~input_o\ & (\SW[1]~input_o\ $ ((\SW[0]~input_o\)))) # (!\SW[17]~input_o\ & (((\display|Mux93~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \SW[17]~input_o\,
	datac => \SW[0]~input_o\,
	datad => \display|Mux93~0_combout\,
	combout => \display|disp6[1]~1_combout\);

-- Location: LCCOMB_X76_Y12_N22
\display|Mux92~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux92~0_combout\ = (\display|Mux10~1_combout\ & (\display|Mux11~0_combout\ & ((\display|Mux12~0_combout\) # (!\display|Mux13~1_combout\)))) # (!\display|Mux10~1_combout\ & (\display|Mux12~0_combout\ & (!\display|Mux13~1_combout\ & 
-- !\display|Mux11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux10~1_combout\,
	datab => \display|Mux12~0_combout\,
	datac => \display|Mux13~1_combout\,
	datad => \display|Mux11~0_combout\,
	combout => \display|Mux92~0_combout\);

-- Location: LCCOMB_X76_Y12_N24
\display|disp6[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|disp6[2]~2_combout\ = (\SW[17]~input_o\ & (((!\SW[1]~input_o\) # (!\SW[0]~input_o\)))) # (!\SW[17]~input_o\ & (\display|Mux92~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux92~0_combout\,
	datab => \SW[17]~input_o\,
	datac => \SW[0]~input_o\,
	datad => \SW[1]~input_o\,
	combout => \display|disp6[2]~2_combout\);

-- Location: LCCOMB_X76_Y12_N30
\display|Mux91~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux91~0_combout\ = (\display|Mux12~0_combout\ & ((\display|Mux13~1_combout\ & ((\display|Mux11~0_combout\))) # (!\display|Mux13~1_combout\ & (\display|Mux10~1_combout\ & !\display|Mux11~0_combout\)))) # (!\display|Mux12~0_combout\ & 
-- (!\display|Mux10~1_combout\ & (\display|Mux13~1_combout\ $ (\display|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux10~1_combout\,
	datab => \display|Mux12~0_combout\,
	datac => \display|Mux13~1_combout\,
	datad => \display|Mux11~0_combout\,
	combout => \display|Mux91~0_combout\);

-- Location: LCCOMB_X76_Y12_N12
\display|disp6[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|disp6[3]~3_combout\ = (\SW[17]~input_o\ & ((!\SW[0]~input_o\))) # (!\SW[17]~input_o\ & (\display|Mux91~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux91~0_combout\,
	datab => \SW[17]~input_o\,
	datac => \SW[0]~input_o\,
	combout => \display|disp6[3]~3_combout\);

-- Location: LCCOMB_X76_Y12_N26
\display|Mux90~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux90~0_combout\ = (\display|Mux12~0_combout\ & (!\display|Mux10~1_combout\ & (\display|Mux13~1_combout\))) # (!\display|Mux12~0_combout\ & ((\display|Mux11~0_combout\ & (!\display|Mux10~1_combout\)) # (!\display|Mux11~0_combout\ & 
-- ((\display|Mux13~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux10~1_combout\,
	datab => \display|Mux12~0_combout\,
	datac => \display|Mux13~1_combout\,
	datad => \display|Mux11~0_combout\,
	combout => \display|Mux90~0_combout\);

-- Location: LCCOMB_X76_Y12_N20
\display|disp6[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|disp6[4]~4_combout\ = (!\SW[17]~input_o\ & \display|Mux90~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[17]~input_o\,
	datac => \display|Mux90~0_combout\,
	combout => \display|disp6[4]~4_combout\);

-- Location: LCCOMB_X76_Y12_N2
\display|Mux89~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux89~0_combout\ = (\display|Mux12~0_combout\ & (!\display|Mux10~1_combout\ & ((\display|Mux13~1_combout\) # (!\display|Mux11~0_combout\)))) # (!\display|Mux12~0_combout\ & (\display|Mux13~1_combout\ & (\display|Mux10~1_combout\ $ 
-- (!\display|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux10~1_combout\,
	datab => \display|Mux12~0_combout\,
	datac => \display|Mux13~1_combout\,
	datad => \display|Mux11~0_combout\,
	combout => \display|Mux89~0_combout\);

-- Location: LCCOMB_X76_Y12_N16
\display|disp6[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|disp6[5]~5_combout\ = (\SW[17]~input_o\ & (\SW[1]~input_o\ & (\SW[0]~input_o\))) # (!\SW[17]~input_o\ & (((\display|Mux89~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \SW[17]~input_o\,
	datac => \SW[0]~input_o\,
	datad => \display|Mux89~0_combout\,
	combout => \display|disp6[5]~5_combout\);

-- Location: LCCOMB_X76_Y12_N10
\display|Mux88~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux88~0_combout\ = (\display|Mux13~1_combout\ & ((\display|Mux10~1_combout\) # (\display|Mux12~0_combout\ $ (\display|Mux11~0_combout\)))) # (!\display|Mux13~1_combout\ & ((\display|Mux12~0_combout\) # (\display|Mux10~1_combout\ $ 
-- (\display|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux10~1_combout\,
	datab => \display|Mux12~0_combout\,
	datac => \display|Mux13~1_combout\,
	datad => \display|Mux11~0_combout\,
	combout => \display|Mux88~0_combout\);

-- Location: LCCOMB_X76_Y12_N8
\display|disp6[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|disp6[6]~6_combout\ = (\SW[17]~input_o\ & (!\SW[1]~input_o\ & (\SW[0]~input_o\))) # (!\SW[17]~input_o\ & (((!\display|Mux88~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \SW[17]~input_o\,
	datac => \SW[0]~input_o\,
	datad => \display|Mux88~0_combout\,
	combout => \display|disp6[6]~6_combout\);

-- Location: LCCOMB_X74_Y31_N22
\pcupd|s_pc[28]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupd|s_pc[28]~82_combout\ = (\pcupd|s_pc\(28) & (\pcupd|s_pc[27]~81\ $ (GND))) # (!\pcupd|s_pc\(28) & (!\pcupd|s_pc[27]~81\ & VCC))
-- \pcupd|s_pc[28]~83\ = CARRY((\pcupd|s_pc\(28) & !\pcupd|s_pc[27]~81\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(28),
	datad => VCC,
	cin => \pcupd|s_pc[27]~81\,
	combout => \pcupd|s_pc[28]~82_combout\,
	cout => \pcupd|s_pc[28]~83\);

-- Location: FF_X74_Y31_N23
\pcupd|s_pc[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \pcupd|s_pc[28]~82_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupd|s_pc\(28));

-- Location: LCCOMB_X74_Y31_N24
\pcupd|s_pc[29]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupd|s_pc[29]~84_combout\ = (\pcupd|s_pc\(29) & (!\pcupd|s_pc[28]~83\)) # (!\pcupd|s_pc\(29) & ((\pcupd|s_pc[28]~83\) # (GND)))
-- \pcupd|s_pc[29]~85\ = CARRY((!\pcupd|s_pc[28]~83\) # (!\pcupd|s_pc\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcupd|s_pc\(29),
	datad => VCC,
	cin => \pcupd|s_pc[28]~83\,
	combout => \pcupd|s_pc[29]~84_combout\,
	cout => \pcupd|s_pc[29]~85\);

-- Location: FF_X74_Y31_N25
\pcupd|s_pc[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \pcupd|s_pc[29]~84_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupd|s_pc\(29));

-- Location: LCCOMB_X80_Y24_N10
\instmem|Mux26~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux26~8_combout\ = (\display|s_addrCounters[1][1]~q\ $ (((!\display|s_addrCounters[1][0]~q\ & \display|s_addrCounters[1][3]~q\)))) # (!\instmem|Mux28~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[1][1]~q\,
	datab => \instmem|Mux28~0_combout\,
	datac => \display|s_addrCounters[1][0]~q\,
	datad => \display|s_addrCounters[1][3]~q\,
	combout => \instmem|Mux26~8_combout\);

-- Location: LCCOMB_X80_Y24_N20
\display|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux8~0_combout\ = (\SW[1]~input_o\ & (\SW[0]~input_o\)) # (!\SW[1]~input_o\ & ((\SW[0]~input_o\ & ((!\instmem|Mux26~8_combout\))) # (!\SW[0]~input_o\ & (\pcupd|s_pc\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \SW[0]~input_o\,
	datac => \pcupd|s_pc\(29),
	datad => \instmem|Mux26~8_combout\,
	combout => \display|Mux8~0_combout\);

-- Location: LCCOMB_X70_Y35_N18
\regfile|du_mem|s_memory~259feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~259feeder_combout\ = \mux3|muxout[29]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[29]~25_combout\,
	combout => \regfile|du_mem|s_memory~259feeder_combout\);

-- Location: FF_X70_Y35_N19
\regfile|du_mem|s_memory~259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~259feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~259_q\);

-- Location: FF_X70_Y35_N25
\regfile|du_mem|s_memory~195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[29]~25_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~195_q\);

-- Location: LCCOMB_X70_Y35_N24
\regfile|du_mem|s_memory~1534\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1534_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~259_q\) # ((\display|s_addrCounters[2][0]~q\)))) # (!\display|s_addrCounters[2][1]~q\ & (((\regfile|du_mem|s_memory~195_q\ & 
-- !\display|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \regfile|du_mem|s_memory~259_q\,
	datac => \regfile|du_mem|s_memory~195_q\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \regfile|du_mem|s_memory~1534_combout\);

-- Location: FF_X65_Y26_N15
\regfile|du_mem|s_memory~291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[29]~25_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~291_q\);

-- Location: LCCOMB_X65_Y26_N20
\regfile|du_mem|s_memory~227feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~227feeder_combout\ = \mux3|muxout[29]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout[29]~25_combout\,
	combout => \regfile|du_mem|s_memory~227feeder_combout\);

-- Location: FF_X65_Y26_N21
\regfile|du_mem|s_memory~227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~227feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~227_q\);

-- Location: LCCOMB_X65_Y26_N14
\regfile|du_mem|s_memory~1535\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1535_combout\ = (\regfile|du_mem|s_memory~1534_combout\ & (((\regfile|du_mem|s_memory~291_q\)) # (!\display|s_addrCounters[2][0]~q\))) # (!\regfile|du_mem|s_memory~1534_combout\ & (\display|s_addrCounters[2][0]~q\ & 
-- ((\regfile|du_mem|s_memory~227_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1534_combout\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~291_q\,
	datad => \regfile|du_mem|s_memory~227_q\,
	combout => \regfile|du_mem|s_memory~1535_combout\);

-- Location: LCCOMB_X65_Y28_N22
\regfile|du_mem|s_memory~131feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~131feeder_combout\ = \mux3|muxout[29]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[29]~25_combout\,
	combout => \regfile|du_mem|s_memory~131feeder_combout\);

-- Location: FF_X65_Y28_N23
\regfile|du_mem|s_memory~131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~131feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~131_q\);

-- Location: FF_X65_Y28_N1
\regfile|du_mem|s_memory~163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[29]~25_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~163_q\);

-- Location: FF_X77_Y28_N25
\regfile|du_mem|s_memory~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[29]~25_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~67_q\);

-- Location: LCCOMB_X77_Y28_N6
\regfile|du_mem|s_memory~99feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~99feeder_combout\ = \mux3|muxout[29]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout[29]~25_combout\,
	combout => \regfile|du_mem|s_memory~99feeder_combout\);

-- Location: FF_X77_Y28_N7
\regfile|du_mem|s_memory~99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~99feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~99_q\);

-- Location: LCCOMB_X77_Y28_N24
\regfile|du_mem|s_memory~1536\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1536_combout\ = (\display|s_addrCounters[2][1]~q\ & (\display|s_addrCounters[2][0]~q\)) # (!\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~99_q\))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~67_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~67_q\,
	datad => \regfile|du_mem|s_memory~99_q\,
	combout => \regfile|du_mem|s_memory~1536_combout\);

-- Location: LCCOMB_X65_Y28_N0
\regfile|du_mem|s_memory~1537\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1537_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~1536_combout\ & ((\regfile|du_mem|s_memory~163_q\))) # (!\regfile|du_mem|s_memory~1536_combout\ & (\regfile|du_mem|s_memory~131_q\)))) # 
-- (!\display|s_addrCounters[2][1]~q\ & (((\regfile|du_mem|s_memory~1536_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~131_q\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~163_q\,
	datad => \regfile|du_mem|s_memory~1536_combout\,
	combout => \regfile|du_mem|s_memory~1537_combout\);

-- Location: LCCOMB_X70_Y25_N12
\regfile|du_mem|s_memory~1538\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1538_combout\ = (\display|s_addrCounters[2][3]~q\ & (\display|s_addrCounters[2][2]~q\)) # (!\display|s_addrCounters[2][3]~q\ & ((\display|s_addrCounters[2][2]~q\ & (\regfile|du_mem|s_memory~1535_combout\)) # 
-- (!\display|s_addrCounters[2][2]~q\ & ((\regfile|du_mem|s_memory~1537_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][3]~q\,
	datab => \display|s_addrCounters[2][2]~q\,
	datac => \regfile|du_mem|s_memory~1535_combout\,
	datad => \regfile|du_mem|s_memory~1537_combout\,
	combout => \regfile|du_mem|s_memory~1538_combout\);

-- Location: LCCOMB_X61_Y28_N10
\regfile|du_mem|s_memory~483feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~483feeder_combout\ = \mux3|muxout[29]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[29]~25_combout\,
	combout => \regfile|du_mem|s_memory~483feeder_combout\);

-- Location: FF_X61_Y28_N11
\regfile|du_mem|s_memory~483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~483feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~483_q\);

-- Location: FF_X61_Y28_N13
\regfile|du_mem|s_memory~547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[29]~25_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~547_q\);

-- Location: LCCOMB_X73_Y28_N24
\regfile|du_mem|s_memory~515feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~515feeder_combout\ = \mux3|muxout[29]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[29]~25_combout\,
	combout => \regfile|du_mem|s_memory~515feeder_combout\);

-- Location: FF_X73_Y28_N25
\regfile|du_mem|s_memory~515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~515feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~515_q\);

-- Location: FF_X73_Y28_N3
\regfile|du_mem|s_memory~451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[29]~25_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~451_q\);

-- Location: LCCOMB_X73_Y28_N2
\regfile|du_mem|s_memory~1539\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1539_combout\ = (\display|s_addrCounters[2][0]~q\ & (((\display|s_addrCounters[2][1]~q\)))) # (!\display|s_addrCounters[2][0]~q\ & ((\display|s_addrCounters[2][1]~q\ & (\regfile|du_mem|s_memory~515_q\)) # 
-- (!\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~451_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \regfile|du_mem|s_memory~515_q\,
	datac => \regfile|du_mem|s_memory~451_q\,
	datad => \display|s_addrCounters[2][1]~q\,
	combout => \regfile|du_mem|s_memory~1539_combout\);

-- Location: LCCOMB_X61_Y28_N12
\regfile|du_mem|s_memory~1540\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1540_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~1539_combout\ & ((\regfile|du_mem|s_memory~547_q\))) # (!\regfile|du_mem|s_memory~1539_combout\ & (\regfile|du_mem|s_memory~483_q\)))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (((\regfile|du_mem|s_memory~1539_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~483_q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~547_q\,
	datad => \regfile|du_mem|s_memory~1539_combout\,
	combout => \regfile|du_mem|s_memory~1540_combout\);

-- Location: FF_X61_Y29_N29
\regfile|du_mem|s_memory~323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[29]~25_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~323_q\);

-- Location: LCCOMB_X61_Y29_N18
\regfile|du_mem|s_memory~355feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~355feeder_combout\ = \mux3|muxout[29]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[29]~25_combout\,
	combout => \regfile|du_mem|s_memory~355feeder_combout\);

-- Location: FF_X61_Y29_N19
\regfile|du_mem|s_memory~355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~355feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~355_q\);

-- Location: LCCOMB_X61_Y29_N28
\regfile|du_mem|s_memory~1532\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1532_combout\ = (\display|s_addrCounters[2][1]~q\ & (\display|s_addrCounters[2][0]~q\)) # (!\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~355_q\))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~323_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~323_q\,
	datad => \regfile|du_mem|s_memory~355_q\,
	combout => \regfile|du_mem|s_memory~1532_combout\);

-- Location: FF_X70_Y25_N3
\regfile|du_mem|s_memory~419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[29]~25_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~419_q\);

-- Location: LCCOMB_X70_Y25_N28
\regfile|du_mem|s_memory~387feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~387feeder_combout\ = \mux3|muxout[29]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[29]~25_combout\,
	combout => \regfile|du_mem|s_memory~387feeder_combout\);

-- Location: FF_X70_Y25_N29
\regfile|du_mem|s_memory~387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~387feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~387_q\);

-- Location: LCCOMB_X70_Y25_N2
\regfile|du_mem|s_memory~1533\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1533_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~1532_combout\ & (\regfile|du_mem|s_memory~419_q\)) # (!\regfile|du_mem|s_memory~1532_combout\ & ((\regfile|du_mem|s_memory~387_q\))))) # 
-- (!\display|s_addrCounters[2][1]~q\ & (\regfile|du_mem|s_memory~1532_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \regfile|du_mem|s_memory~1532_combout\,
	datac => \regfile|du_mem|s_memory~419_q\,
	datad => \regfile|du_mem|s_memory~387_q\,
	combout => \regfile|du_mem|s_memory~1533_combout\);

-- Location: LCCOMB_X70_Y25_N30
\regfile|du_mem|s_memory~1541\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1541_combout\ = (\regfile|du_mem|s_memory~1538_combout\ & ((\regfile|du_mem|s_memory~1540_combout\) # ((!\display|s_addrCounters[2][3]~q\)))) # (!\regfile|du_mem|s_memory~1538_combout\ & (((\display|s_addrCounters[2][3]~q\ & 
-- \regfile|du_mem|s_memory~1533_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1538_combout\,
	datab => \regfile|du_mem|s_memory~1540_combout\,
	datac => \display|s_addrCounters[2][3]~q\,
	datad => \regfile|du_mem|s_memory~1533_combout\,
	combout => \regfile|du_mem|s_memory~1541_combout\);

-- Location: LCCOMB_X80_Y24_N22
\display|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux8~1_combout\ = (\SW[1]~input_o\ & (!\display|Mux8~0_combout\ & (\regfile|du_mem|s_memory~1541_combout\ & \regfile|du_mem|readData[1]~64_combout\))) # (!\SW[1]~input_o\ & (\display|Mux8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \display|Mux8~0_combout\,
	datac => \regfile|du_mem|s_memory~1541_combout\,
	datad => \regfile|du_mem|readData[1]~64_combout\,
	combout => \display|Mux8~1_combout\);

-- Location: LCCOMB_X74_Y31_N26
\pcupd|s_pc[30]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupd|s_pc[30]~86_combout\ = (\pcupd|s_pc\(30) & (\pcupd|s_pc[29]~85\ $ (GND))) # (!\pcupd|s_pc\(30) & (!\pcupd|s_pc[29]~85\ & VCC))
-- \pcupd|s_pc[30]~87\ = CARRY((\pcupd|s_pc\(30) & !\pcupd|s_pc[29]~85\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(30),
	datad => VCC,
	cin => \pcupd|s_pc[29]~85\,
	combout => \pcupd|s_pc[30]~86_combout\,
	cout => \pcupd|s_pc[30]~87\);

-- Location: FF_X74_Y31_N27
\pcupd|s_pc[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \pcupd|s_pc[30]~86_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupd|s_pc\(30));

-- Location: LCCOMB_X74_Y31_N28
\pcupd|s_pc[31]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupd|s_pc[31]~88_combout\ = \pcupd|s_pc[30]~87\ $ (\pcupd|s_pc\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \pcupd|s_pc\(31),
	cin => \pcupd|s_pc[30]~87\,
	combout => \pcupd|s_pc[31]~88_combout\);

-- Location: FF_X74_Y31_N29
\pcupd|s_pc[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \pcupd|s_pc[31]~88_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupd|s_pc\(31));

-- Location: FF_X73_Y26_N9
\regfile|du_mem|s_memory~389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[31]~29_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~389_q\);

-- Location: FF_X73_Y26_N7
\regfile|du_mem|s_memory~421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[31]~29_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~421_q\);

-- Location: LCCOMB_X61_Y29_N22
\regfile|du_mem|s_memory~357feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~357feeder_combout\ = \mux3|muxout[31]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[31]~29_combout\,
	combout => \regfile|du_mem|s_memory~357feeder_combout\);

-- Location: FF_X61_Y29_N23
\regfile|du_mem|s_memory~357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~357feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~357_q\);

-- Location: FF_X61_Y29_N21
\regfile|du_mem|s_memory~325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[31]~29_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~325_q\);

-- Location: LCCOMB_X61_Y29_N20
\regfile|du_mem|s_memory~1552\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1552_combout\ = (\display|s_addrCounters[2][1]~q\ & (((\display|s_addrCounters[2][0]~q\)))) # (!\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~357_q\)) # 
-- (!\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~325_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \regfile|du_mem|s_memory~357_q\,
	datac => \regfile|du_mem|s_memory~325_q\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \regfile|du_mem|s_memory~1552_combout\);

-- Location: LCCOMB_X73_Y26_N6
\regfile|du_mem|s_memory~1553\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1553_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~1552_combout\ & ((\regfile|du_mem|s_memory~421_q\))) # (!\regfile|du_mem|s_memory~1552_combout\ & (\regfile|du_mem|s_memory~389_q\)))) # 
-- (!\display|s_addrCounters[2][1]~q\ & (((\regfile|du_mem|s_memory~1552_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \regfile|du_mem|s_memory~389_q\,
	datac => \regfile|du_mem|s_memory~421_q\,
	datad => \regfile|du_mem|s_memory~1552_combout\,
	combout => \regfile|du_mem|s_memory~1553_combout\);

-- Location: FF_X62_Y32_N11
\regfile|du_mem|s_memory~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[31]~29_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~69_q\);

-- Location: LCCOMB_X62_Y32_N0
\regfile|du_mem|s_memory~101feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~101feeder_combout\ = \mux3|muxout[31]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[31]~29_combout\,
	combout => \regfile|du_mem|s_memory~101feeder_combout\);

-- Location: FF_X62_Y32_N1
\regfile|du_mem|s_memory~101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~101feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~101_q\);

-- Location: LCCOMB_X62_Y32_N10
\regfile|du_mem|s_memory~1556\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1556_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\display|s_addrCounters[2][1]~q\) # ((\regfile|du_mem|s_memory~101_q\)))) # (!\display|s_addrCounters[2][0]~q\ & (!\display|s_addrCounters[2][1]~q\ & 
-- (\regfile|du_mem|s_memory~69_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~69_q\,
	datad => \regfile|du_mem|s_memory~101_q\,
	combout => \regfile|du_mem|s_memory~1556_combout\);

-- Location: FF_X65_Y28_N17
\regfile|du_mem|s_memory~165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[31]~29_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~165_q\);

-- Location: LCCOMB_X65_Y28_N6
\regfile|du_mem|s_memory~133feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~133feeder_combout\ = \mux3|muxout[31]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout[31]~29_combout\,
	combout => \regfile|du_mem|s_memory~133feeder_combout\);

-- Location: FF_X65_Y28_N7
\regfile|du_mem|s_memory~133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~133feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~133_q\);

-- Location: LCCOMB_X65_Y28_N16
\regfile|du_mem|s_memory~1557\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1557_combout\ = (\regfile|du_mem|s_memory~1556_combout\ & (((\regfile|du_mem|s_memory~165_q\)) # (!\display|s_addrCounters[2][1]~q\))) # (!\regfile|du_mem|s_memory~1556_combout\ & (\display|s_addrCounters[2][1]~q\ & 
-- ((\regfile|du_mem|s_memory~133_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1556_combout\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~165_q\,
	datad => \regfile|du_mem|s_memory~133_q\,
	combout => \regfile|du_mem|s_memory~1557_combout\);

-- Location: LCCOMB_X63_Y31_N8
\regfile|du_mem|s_memory~261feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~261feeder_combout\ = \mux3|muxout[31]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout[31]~29_combout\,
	combout => \regfile|du_mem|s_memory~261feeder_combout\);

-- Location: FF_X63_Y31_N9
\regfile|du_mem|s_memory~261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~261feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~261_q\);

-- Location: FF_X63_Y31_N19
\regfile|du_mem|s_memory~197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[31]~29_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~197_q\);

-- Location: LCCOMB_X63_Y31_N18
\regfile|du_mem|s_memory~1554\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1554_combout\ = (\display|s_addrCounters[2][0]~q\ & (((\display|s_addrCounters[2][1]~q\)))) # (!\display|s_addrCounters[2][0]~q\ & ((\display|s_addrCounters[2][1]~q\ & (\regfile|du_mem|s_memory~261_q\)) # 
-- (!\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~197_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~261_q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~197_q\,
	datad => \display|s_addrCounters[2][1]~q\,
	combout => \regfile|du_mem|s_memory~1554_combout\);

-- Location: FF_X75_Y31_N31
\regfile|du_mem|s_memory~293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[31]~29_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~293_q\);

-- Location: LCCOMB_X75_Y31_N28
\regfile|du_mem|s_memory~229feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~229feeder_combout\ = \mux3|muxout[31]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[31]~29_combout\,
	combout => \regfile|du_mem|s_memory~229feeder_combout\);

-- Location: FF_X75_Y31_N29
\regfile|du_mem|s_memory~229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~229feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~229_q\);

-- Location: LCCOMB_X75_Y31_N30
\regfile|du_mem|s_memory~1555\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1555_combout\ = (\regfile|du_mem|s_memory~1554_combout\ & (((\regfile|du_mem|s_memory~293_q\)) # (!\display|s_addrCounters[2][0]~q\))) # (!\regfile|du_mem|s_memory~1554_combout\ & (\display|s_addrCounters[2][0]~q\ & 
-- ((\regfile|du_mem|s_memory~229_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1554_combout\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~293_q\,
	datad => \regfile|du_mem|s_memory~229_q\,
	combout => \regfile|du_mem|s_memory~1555_combout\);

-- Location: LCCOMB_X73_Y26_N28
\regfile|du_mem|s_memory~1558\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1558_combout\ = (\display|s_addrCounters[2][2]~q\ & (((\regfile|du_mem|s_memory~1555_combout\) # (\display|s_addrCounters[2][3]~q\)))) # (!\display|s_addrCounters[2][2]~q\ & (\regfile|du_mem|s_memory~1557_combout\ & 
-- ((!\display|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1557_combout\,
	datab => \display|s_addrCounters[2][2]~q\,
	datac => \regfile|du_mem|s_memory~1555_combout\,
	datad => \display|s_addrCounters[2][3]~q\,
	combout => \regfile|du_mem|s_memory~1558_combout\);

-- Location: LCCOMB_X61_Y32_N30
\regfile|du_mem|s_memory~517feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~517feeder_combout\ = \mux3|muxout[31]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[31]~29_combout\,
	combout => \regfile|du_mem|s_memory~517feeder_combout\);

-- Location: FF_X61_Y32_N31
\regfile|du_mem|s_memory~517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~517feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~517_q\);

-- Location: FF_X61_Y32_N13
\regfile|du_mem|s_memory~453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[31]~29_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~453_q\);

-- Location: LCCOMB_X61_Y32_N12
\regfile|du_mem|s_memory~1559\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1559_combout\ = (\display|s_addrCounters[2][0]~q\ & (((\display|s_addrCounters[2][1]~q\)))) # (!\display|s_addrCounters[2][0]~q\ & ((\display|s_addrCounters[2][1]~q\ & (\regfile|du_mem|s_memory~517_q\)) # 
-- (!\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~453_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~517_q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~453_q\,
	datad => \display|s_addrCounters[2][1]~q\,
	combout => \regfile|du_mem|s_memory~1559_combout\);

-- Location: FF_X61_Y28_N5
\regfile|du_mem|s_memory~549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[31]~29_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~549_q\);

-- Location: LCCOMB_X61_Y28_N18
\regfile|du_mem|s_memory~485feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~485feeder_combout\ = \mux3|muxout[31]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[31]~29_combout\,
	combout => \regfile|du_mem|s_memory~485feeder_combout\);

-- Location: FF_X61_Y28_N19
\regfile|du_mem|s_memory~485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~485feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~485_q\);

-- Location: LCCOMB_X61_Y28_N4
\regfile|du_mem|s_memory~1560\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1560_combout\ = (\regfile|du_mem|s_memory~1559_combout\ & (((\regfile|du_mem|s_memory~549_q\)) # (!\display|s_addrCounters[2][0]~q\))) # (!\regfile|du_mem|s_memory~1559_combout\ & (\display|s_addrCounters[2][0]~q\ & 
-- ((\regfile|du_mem|s_memory~485_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1559_combout\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~549_q\,
	datad => \regfile|du_mem|s_memory~485_q\,
	combout => \regfile|du_mem|s_memory~1560_combout\);

-- Location: LCCOMB_X73_Y26_N22
\regfile|du_mem|s_memory~1561\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1561_combout\ = (\regfile|du_mem|s_memory~1558_combout\ & (((\regfile|du_mem|s_memory~1560_combout\) # (!\display|s_addrCounters[2][3]~q\)))) # (!\regfile|du_mem|s_memory~1558_combout\ & (\regfile|du_mem|s_memory~1553_combout\ & 
-- ((\display|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1553_combout\,
	datab => \regfile|du_mem|s_memory~1558_combout\,
	datac => \regfile|du_mem|s_memory~1560_combout\,
	datad => \display|s_addrCounters[2][3]~q\,
	combout => \regfile|du_mem|s_memory~1561_combout\);

-- Location: LCCOMB_X73_Y26_N26
\regfile|du_mem|readData[31]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|readData[31]~82_combout\ = (!\display|s_addrCounters[2][4]~q\ & (\regfile|du_mem|s_memory~1561_combout\ & !\regfile|du_mem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][4]~q\,
	datac => \regfile|du_mem|s_memory~1561_combout\,
	datad => \regfile|du_mem|Equal0~0_combout\,
	combout => \regfile|du_mem|readData[31]~82_combout\);

-- Location: LCCOMB_X74_Y16_N18
\display|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux6~0_combout\ = (!\SW[0]~input_o\ & ((\SW[1]~input_o\ & ((\regfile|du_mem|readData[31]~82_combout\))) # (!\SW[1]~input_o\ & (\pcupd|s_pc\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupd|s_pc\(31),
	datab => \SW[0]~input_o\,
	datac => \SW[1]~input_o\,
	datad => \regfile|du_mem|readData[31]~82_combout\,
	combout => \display|Mux6~0_combout\);

-- Location: FF_X66_Y27_N13
\regfile|du_mem|s_memory~196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[30]~27_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~196_q\);

-- Location: LCCOMB_X66_Y27_N10
\regfile|du_mem|s_memory~228feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~228feeder_combout\ = \mux3|muxout[30]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout[30]~27_combout\,
	combout => \regfile|du_mem|s_memory~228feeder_combout\);

-- Location: FF_X66_Y27_N11
\regfile|du_mem|s_memory~228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~228feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~228_q\);

-- Location: LCCOMB_X66_Y27_N12
\regfile|du_mem|s_memory~1542\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1542_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\display|s_addrCounters[2][1]~q\) # ((\regfile|du_mem|s_memory~228_q\)))) # (!\display|s_addrCounters[2][0]~q\ & (!\display|s_addrCounters[2][1]~q\ & 
-- (\regfile|du_mem|s_memory~196_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~196_q\,
	datad => \regfile|du_mem|s_memory~228_q\,
	combout => \regfile|du_mem|s_memory~1542_combout\);

-- Location: LCCOMB_X67_Y26_N28
\regfile|du_mem|s_memory~260feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~260feeder_combout\ = \mux3|muxout[30]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[30]~27_combout\,
	combout => \regfile|du_mem|s_memory~260feeder_combout\);

-- Location: FF_X67_Y26_N29
\regfile|du_mem|s_memory~260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~260feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~260_q\);

-- Location: FF_X67_Y26_N15
\regfile|du_mem|s_memory~292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[30]~27_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~292_q\);

-- Location: LCCOMB_X67_Y26_N14
\regfile|du_mem|s_memory~1543\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1543_combout\ = (\regfile|du_mem|s_memory~1542_combout\ & (((\regfile|du_mem|s_memory~292_q\) # (!\display|s_addrCounters[2][1]~q\)))) # (!\regfile|du_mem|s_memory~1542_combout\ & (\regfile|du_mem|s_memory~260_q\ & 
-- ((\display|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1542_combout\,
	datab => \regfile|du_mem|s_memory~260_q\,
	datac => \regfile|du_mem|s_memory~292_q\,
	datad => \display|s_addrCounters[2][1]~q\,
	combout => \regfile|du_mem|s_memory~1543_combout\);

-- Location: FF_X65_Y27_N15
\regfile|du_mem|s_memory~452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[30]~27_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~452_q\);

-- Location: LCCOMB_X65_Y27_N4
\regfile|du_mem|s_memory~484feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~484feeder_combout\ = \mux3|muxout[30]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[30]~27_combout\,
	combout => \regfile|du_mem|s_memory~484feeder_combout\);

-- Location: FF_X65_Y27_N5
\regfile|du_mem|s_memory~484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~484feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~484_q\);

-- Location: LCCOMB_X65_Y27_N14
\regfile|du_mem|s_memory~1549\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1549_combout\ = (\display|s_addrCounters[2][1]~q\ & (\display|s_addrCounters[2][0]~q\)) # (!\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~484_q\))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~452_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~452_q\,
	datad => \regfile|du_mem|s_memory~484_q\,
	combout => \regfile|du_mem|s_memory~1549_combout\);

-- Location: FF_X70_Y31_N27
\regfile|du_mem|s_memory~548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[30]~27_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~548_q\);

-- Location: LCCOMB_X70_Y31_N0
\regfile|du_mem|s_memory~516feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~516feeder_combout\ = \mux3|muxout[30]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[30]~27_combout\,
	combout => \regfile|du_mem|s_memory~516feeder_combout\);

-- Location: FF_X70_Y31_N1
\regfile|du_mem|s_memory~516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~516feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~516_q\);

-- Location: LCCOMB_X70_Y31_N26
\regfile|du_mem|s_memory~1550\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1550_combout\ = (\regfile|du_mem|s_memory~1549_combout\ & (((\regfile|du_mem|s_memory~548_q\)) # (!\display|s_addrCounters[2][1]~q\))) # (!\regfile|du_mem|s_memory~1549_combout\ & (\display|s_addrCounters[2][1]~q\ & 
-- ((\regfile|du_mem|s_memory~516_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1549_combout\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~548_q\,
	datad => \regfile|du_mem|s_memory~516_q\,
	combout => \regfile|du_mem|s_memory~1550_combout\);

-- Location: LCCOMB_X77_Y26_N16
\regfile|du_mem|s_memory~356feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~356feeder_combout\ = \mux3|muxout[30]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout[30]~27_combout\,
	combout => \regfile|du_mem|s_memory~356feeder_combout\);

-- Location: FF_X77_Y26_N17
\regfile|du_mem|s_memory~356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~356feeder_combout\,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~356_q\);

-- Location: FF_X77_Y26_N31
\regfile|du_mem|s_memory~420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[30]~27_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~420_q\);

-- Location: LCCOMB_X77_Y29_N28
\regfile|du_mem|s_memory~388feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~388feeder_combout\ = \mux3|muxout[30]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[30]~27_combout\,
	combout => \regfile|du_mem|s_memory~388feeder_combout\);

-- Location: FF_X77_Y29_N29
\regfile|du_mem|s_memory~388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~388feeder_combout\,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~388_q\);

-- Location: FF_X77_Y29_N31
\regfile|du_mem|s_memory~324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[30]~27_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~324_q\);

-- Location: LCCOMB_X77_Y29_N30
\regfile|du_mem|s_memory~1544\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1544_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~388_q\) # ((\display|s_addrCounters[2][0]~q\)))) # (!\display|s_addrCounters[2][1]~q\ & (((\regfile|du_mem|s_memory~324_q\ & 
-- !\display|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \regfile|du_mem|s_memory~388_q\,
	datac => \regfile|du_mem|s_memory~324_q\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \regfile|du_mem|s_memory~1544_combout\);

-- Location: LCCOMB_X77_Y26_N30
\regfile|du_mem|s_memory~1545\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1545_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~1544_combout\ & ((\regfile|du_mem|s_memory~420_q\))) # (!\regfile|du_mem|s_memory~1544_combout\ & (\regfile|du_mem|s_memory~356_q\)))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (((\regfile|du_mem|s_memory~1544_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \regfile|du_mem|s_memory~356_q\,
	datac => \regfile|du_mem|s_memory~420_q\,
	datad => \regfile|du_mem|s_memory~1544_combout\,
	combout => \regfile|du_mem|s_memory~1545_combout\);

-- Location: LCCOMB_X69_Y26_N24
\regfile|du_mem|s_memory~100feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~100feeder_combout\ = \mux3|muxout[30]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[30]~27_combout\,
	combout => \regfile|du_mem|s_memory~100feeder_combout\);

-- Location: FF_X69_Y26_N25
\regfile|du_mem|s_memory~100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~100feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~100_q\);

-- Location: FF_X69_Y26_N27
\regfile|du_mem|s_memory~164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[30]~27_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~164_q\);

-- Location: FF_X68_Y26_N9
\regfile|du_mem|s_memory~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[30]~27_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~68_q\);

-- Location: LCCOMB_X68_Y26_N10
\regfile|du_mem|s_memory~132feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~132feeder_combout\ = \mux3|muxout[30]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[30]~27_combout\,
	combout => \regfile|du_mem|s_memory~132feeder_combout\);

-- Location: FF_X68_Y26_N11
\regfile|du_mem|s_memory~132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~132feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~132_q\);

-- Location: LCCOMB_X68_Y26_N8
\regfile|du_mem|s_memory~1546\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1546_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\) # ((\regfile|du_mem|s_memory~132_q\)))) # (!\display|s_addrCounters[2][1]~q\ & (!\display|s_addrCounters[2][0]~q\ & 
-- (\regfile|du_mem|s_memory~68_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~68_q\,
	datad => \regfile|du_mem|s_memory~132_q\,
	combout => \regfile|du_mem|s_memory~1546_combout\);

-- Location: LCCOMB_X69_Y26_N26
\regfile|du_mem|s_memory~1547\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1547_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~1546_combout\ & ((\regfile|du_mem|s_memory~164_q\))) # (!\regfile|du_mem|s_memory~1546_combout\ & (\regfile|du_mem|s_memory~100_q\)))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (((\regfile|du_mem|s_memory~1546_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \regfile|du_mem|s_memory~100_q\,
	datac => \regfile|du_mem|s_memory~164_q\,
	datad => \regfile|du_mem|s_memory~1546_combout\,
	combout => \regfile|du_mem|s_memory~1547_combout\);

-- Location: LCCOMB_X77_Y26_N20
\regfile|du_mem|s_memory~1548\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1548_combout\ = (\display|s_addrCounters[2][3]~q\ & ((\regfile|du_mem|s_memory~1545_combout\) # ((\display|s_addrCounters[2][2]~q\)))) # (!\display|s_addrCounters[2][3]~q\ & (((\regfile|du_mem|s_memory~1547_combout\ & 
-- !\display|s_addrCounters[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1545_combout\,
	datab => \display|s_addrCounters[2][3]~q\,
	datac => \regfile|du_mem|s_memory~1547_combout\,
	datad => \display|s_addrCounters[2][2]~q\,
	combout => \regfile|du_mem|s_memory~1548_combout\);

-- Location: LCCOMB_X77_Y26_N10
\regfile|du_mem|s_memory~1551\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1551_combout\ = (\display|s_addrCounters[2][2]~q\ & ((\regfile|du_mem|s_memory~1548_combout\ & ((\regfile|du_mem|s_memory~1550_combout\))) # (!\regfile|du_mem|s_memory~1548_combout\ & (\regfile|du_mem|s_memory~1543_combout\)))) # 
-- (!\display|s_addrCounters[2][2]~q\ & (((\regfile|du_mem|s_memory~1548_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1543_combout\,
	datab => \display|s_addrCounters[2][2]~q\,
	datac => \regfile|du_mem|s_memory~1550_combout\,
	datad => \regfile|du_mem|s_memory~1548_combout\,
	combout => \regfile|du_mem|s_memory~1551_combout\);

-- Location: LCCOMB_X80_Y26_N6
\regfile|du_mem|readData[30]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|readData[30]~81_combout\ = (!\regfile|du_mem|Equal0~0_combout\ & (!\display|s_addrCounters[2][4]~q\ & \regfile|du_mem|s_memory~1551_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile|du_mem|Equal0~0_combout\,
	datac => \display|s_addrCounters[2][4]~q\,
	datad => \regfile|du_mem|s_memory~1551_combout\,
	combout => \regfile|du_mem|readData[30]~81_combout\);

-- Location: LCCOMB_X80_Y23_N26
\display|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux7~0_combout\ = (!\SW[0]~input_o\ & ((\SW[1]~input_o\ & ((\regfile|du_mem|readData[30]~81_combout\))) # (!\SW[1]~input_o\ & (\pcupd|s_pc\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \pcupd|s_pc\(30),
	datac => \SW[1]~input_o\,
	datad => \regfile|du_mem|readData[30]~81_combout\,
	combout => \display|Mux7~0_combout\);

-- Location: FF_X72_Y27_N25
\regfile|du_mem|s_memory~450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[28]~23_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~450_q\);

-- Location: LCCOMB_X73_Y27_N22
\regfile|du_mem|s_memory~482feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~482feeder_combout\ = \mux3|muxout[28]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[28]~23_combout\,
	combout => \regfile|du_mem|s_memory~482feeder_combout\);

-- Location: FF_X73_Y27_N23
\regfile|du_mem|s_memory~482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~482feeder_combout\,
	ena => \regfile|du_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~482_q\);

-- Location: LCCOMB_X72_Y27_N24
\regfile|du_mem|s_memory~1529\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1529_combout\ = (\display|s_addrCounters[2][1]~q\ & (\display|s_addrCounters[2][0]~q\)) # (!\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~482_q\))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~450_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~450_q\,
	datad => \regfile|du_mem|s_memory~482_q\,
	combout => \regfile|du_mem|s_memory~1529_combout\);

-- Location: FF_X67_Y29_N3
\regfile|du_mem|s_memory~546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[28]~23_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~546_q\);

-- Location: LCCOMB_X73_Y27_N12
\regfile|du_mem|s_memory~514feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~514feeder_combout\ = \mux3|muxout[28]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[28]~23_combout\,
	combout => \regfile|du_mem|s_memory~514feeder_combout\);

-- Location: FF_X73_Y27_N13
\regfile|du_mem|s_memory~514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~514feeder_combout\,
	ena => \regfile|du_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~514_q\);

-- Location: LCCOMB_X67_Y29_N2
\regfile|du_mem|s_memory~1530\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1530_combout\ = (\regfile|du_mem|s_memory~1529_combout\ & (((\regfile|du_mem|s_memory~546_q\)) # (!\display|s_addrCounters[2][1]~q\))) # (!\regfile|du_mem|s_memory~1529_combout\ & (\display|s_addrCounters[2][1]~q\ & 
-- ((\regfile|du_mem|s_memory~514_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1529_combout\,
	datab => \display|s_addrCounters[2][1]~q\,
	datac => \regfile|du_mem|s_memory~546_q\,
	datad => \regfile|du_mem|s_memory~514_q\,
	combout => \regfile|du_mem|s_memory~1530_combout\);

-- Location: FF_X69_Y29_N3
\regfile|du_mem|s_memory~386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[28]~23_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~386_q\);

-- Location: FF_X68_Y30_N13
\regfile|du_mem|s_memory~322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[28]~23_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~322_q\);

-- Location: LCCOMB_X68_Y30_N12
\regfile|du_mem|s_memory~1524\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1524_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~386_q\) # ((\display|s_addrCounters[2][0]~q\)))) # (!\display|s_addrCounters[2][1]~q\ & (((\regfile|du_mem|s_memory~322_q\ & 
-- !\display|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \regfile|du_mem|s_memory~386_q\,
	datac => \regfile|du_mem|s_memory~322_q\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \regfile|du_mem|s_memory~1524_combout\);

-- Location: FF_X68_Y29_N9
\regfile|du_mem|s_memory~418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[28]~23_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~418_q\);

-- Location: FF_X68_Y33_N15
\regfile|du_mem|s_memory~354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[28]~23_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~354_q\);

-- Location: LCCOMB_X68_Y29_N8
\regfile|du_mem|s_memory~1525\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1525_combout\ = (\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~1524_combout\ & (\regfile|du_mem|s_memory~418_q\)) # (!\regfile|du_mem|s_memory~1524_combout\ & ((\regfile|du_mem|s_memory~354_q\))))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~1524_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][0]~q\,
	datab => \regfile|du_mem|s_memory~1524_combout\,
	datac => \regfile|du_mem|s_memory~418_q\,
	datad => \regfile|du_mem|s_memory~354_q\,
	combout => \regfile|du_mem|s_memory~1525_combout\);

-- Location: LCCOMB_X70_Y26_N8
\regfile|du_mem|s_memory~130feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~130feeder_combout\ = \mux3|muxout[28]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[28]~23_combout\,
	combout => \regfile|du_mem|s_memory~130feeder_combout\);

-- Location: FF_X70_Y26_N9
\regfile|du_mem|s_memory~130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~130feeder_combout\,
	ena => \regfile|du_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~130_q\);

-- Location: FF_X70_Y26_N31
\regfile|du_mem|s_memory~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[28]~23_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1579_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~66_q\);

-- Location: LCCOMB_X70_Y26_N30
\regfile|du_mem|s_memory~1526\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1526_combout\ = (\display|s_addrCounters[2][1]~q\ & ((\regfile|du_mem|s_memory~130_q\) # ((\display|s_addrCounters[2][0]~q\)))) # (!\display|s_addrCounters[2][1]~q\ & (((\regfile|du_mem|s_memory~66_q\ & 
-- !\display|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \regfile|du_mem|s_memory~130_q\,
	datac => \regfile|du_mem|s_memory~66_q\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \regfile|du_mem|s_memory~1526_combout\);

-- Location: LCCOMB_X74_Y26_N8
\regfile|du_mem|s_memory~98feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~98feeder_combout\ = \mux3|muxout[28]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[28]~23_combout\,
	combout => \regfile|du_mem|s_memory~98feeder_combout\);

-- Location: FF_X74_Y26_N9
\regfile|du_mem|s_memory~98\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~98feeder_combout\,
	ena => \regfile|du_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~98_q\);

-- Location: FF_X74_Y26_N11
\regfile|du_mem|s_memory~162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[28]~23_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~162_q\);

-- Location: LCCOMB_X74_Y26_N10
\regfile|du_mem|s_memory~1527\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1527_combout\ = (\regfile|du_mem|s_memory~1526_combout\ & (((\regfile|du_mem|s_memory~162_q\) # (!\display|s_addrCounters[2][0]~q\)))) # (!\regfile|du_mem|s_memory~1526_combout\ & (\regfile|du_mem|s_memory~98_q\ & 
-- ((\display|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1526_combout\,
	datab => \regfile|du_mem|s_memory~98_q\,
	datac => \regfile|du_mem|s_memory~162_q\,
	datad => \display|s_addrCounters[2][0]~q\,
	combout => \regfile|du_mem|s_memory~1527_combout\);

-- Location: LCCOMB_X67_Y26_N4
\regfile|du_mem|s_memory~1528\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1528_combout\ = (\display|s_addrCounters[2][2]~q\ & (((\display|s_addrCounters[2][3]~q\)))) # (!\display|s_addrCounters[2][2]~q\ & ((\display|s_addrCounters[2][3]~q\ & (\regfile|du_mem|s_memory~1525_combout\)) # 
-- (!\display|s_addrCounters[2][3]~q\ & ((\regfile|du_mem|s_memory~1527_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][2]~q\,
	datab => \regfile|du_mem|s_memory~1525_combout\,
	datac => \display|s_addrCounters[2][3]~q\,
	datad => \regfile|du_mem|s_memory~1527_combout\,
	combout => \regfile|du_mem|s_memory~1528_combout\);

-- Location: FF_X72_Y26_N13
\regfile|du_mem|s_memory~194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[28]~23_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~194_q\);

-- Location: LCCOMB_X72_Y26_N6
\regfile|du_mem|s_memory~226feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~226feeder_combout\ = \mux3|muxout[28]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux3|muxout[28]~23_combout\,
	combout => \regfile|du_mem|s_memory~226feeder_combout\);

-- Location: FF_X72_Y26_N7
\regfile|du_mem|s_memory~226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~226feeder_combout\,
	ena => \regfile|du_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~226_q\);

-- Location: LCCOMB_X72_Y26_N12
\regfile|du_mem|s_memory~1522\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1522_combout\ = (\display|s_addrCounters[2][1]~q\ & (\display|s_addrCounters[2][0]~q\)) # (!\display|s_addrCounters[2][1]~q\ & ((\display|s_addrCounters[2][0]~q\ & ((\regfile|du_mem|s_memory~226_q\))) # 
-- (!\display|s_addrCounters[2][0]~q\ & (\regfile|du_mem|s_memory~194_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][1]~q\,
	datab => \display|s_addrCounters[2][0]~q\,
	datac => \regfile|du_mem|s_memory~194_q\,
	datad => \regfile|du_mem|s_memory~226_q\,
	combout => \regfile|du_mem|s_memory~1522_combout\);

-- Location: LCCOMB_X67_Y26_N0
\regfile|du_mem|s_memory~258feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~258feeder_combout\ = \mux3|muxout[28]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux3|muxout[28]~23_combout\,
	combout => \regfile|du_mem|s_memory~258feeder_combout\);

-- Location: FF_X67_Y26_N1
\regfile|du_mem|s_memory~258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	d => \regfile|du_mem|s_memory~258feeder_combout\,
	ena => \regfile|du_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~258_q\);

-- Location: FF_X67_Y26_N19
\regfile|du_mem|s_memory~290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debncer|s_pulsedOut~clkctrl_outclk\,
	asdata => \mux3|muxout[28]~23_combout\,
	sload => VCC,
	ena => \regfile|du_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|du_mem|s_memory~290_q\);

-- Location: LCCOMB_X67_Y26_N18
\regfile|du_mem|s_memory~1523\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1523_combout\ = (\regfile|du_mem|s_memory~1522_combout\ & (((\regfile|du_mem|s_memory~290_q\) # (!\display|s_addrCounters[2][1]~q\)))) # (!\regfile|du_mem|s_memory~1522_combout\ & (\regfile|du_mem|s_memory~258_q\ & 
-- ((\display|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1522_combout\,
	datab => \regfile|du_mem|s_memory~258_q\,
	datac => \regfile|du_mem|s_memory~290_q\,
	datad => \display|s_addrCounters[2][1]~q\,
	combout => \regfile|du_mem|s_memory~1523_combout\);

-- Location: LCCOMB_X67_Y26_N2
\regfile|du_mem|s_memory~1531\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|s_memory~1531_combout\ = (\regfile|du_mem|s_memory~1528_combout\ & ((\regfile|du_mem|s_memory~1530_combout\) # ((!\display|s_addrCounters[2][2]~q\)))) # (!\regfile|du_mem|s_memory~1528_combout\ & (((\display|s_addrCounters[2][2]~q\ & 
-- \regfile|du_mem|s_memory~1523_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1530_combout\,
	datab => \regfile|du_mem|s_memory~1528_combout\,
	datac => \display|s_addrCounters[2][2]~q\,
	datad => \regfile|du_mem|s_memory~1523_combout\,
	combout => \regfile|du_mem|s_memory~1531_combout\);

-- Location: LCCOMB_X67_Y26_N6
\regfile|du_mem|readData[28]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \regfile|du_mem|readData[28]~80_combout\ = (\regfile|du_mem|s_memory~1531_combout\ & (!\display|s_addrCounters[2][4]~q\ & !\regfile|du_mem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile|du_mem|s_memory~1531_combout\,
	datac => \display|s_addrCounters[2][4]~q\,
	datad => \regfile|du_mem|Equal0~0_combout\,
	combout => \regfile|du_mem|readData[28]~80_combout\);

-- Location: LCCOMB_X74_Y16_N24
\display|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux9~0_combout\ = (!\SW[0]~input_o\ & ((\SW[1]~input_o\ & (\regfile|du_mem|readData[28]~80_combout\)) # (!\SW[1]~input_o\ & ((\pcupd|s_pc\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|readData[28]~80_combout\,
	datab => \SW[1]~input_o\,
	datac => \pcupd|s_pc\(28),
	datad => \SW[0]~input_o\,
	combout => \display|Mux9~0_combout\);

-- Location: LCCOMB_X74_Y16_N20
\display|Mux101~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux101~0_combout\ = (\display|Mux6~0_combout\ & (\display|Mux9~0_combout\ & (\display|Mux8~1_combout\ $ (\display|Mux7~0_combout\)))) # (!\display|Mux6~0_combout\ & (!\display|Mux8~1_combout\ & (\display|Mux7~0_combout\ $ 
-- (\display|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux8~1_combout\,
	datab => \display|Mux6~0_combout\,
	datac => \display|Mux7~0_combout\,
	datad => \display|Mux9~0_combout\,
	combout => \display|Mux101~0_combout\);

-- Location: LCCOMB_X74_Y16_N26
\display|disp7[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|disp7[0]~0_combout\ = (!\SW[17]~input_o\ & \display|Mux101~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW[17]~input_o\,
	datad => \display|Mux101~0_combout\,
	combout => \display|disp7[0]~0_combout\);

-- Location: LCCOMB_X74_Y16_N8
\display|Mux100~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux100~0_combout\ = (\display|Mux8~1_combout\ & ((\display|Mux9~0_combout\ & (\display|Mux6~0_combout\)) # (!\display|Mux9~0_combout\ & ((\display|Mux7~0_combout\))))) # (!\display|Mux8~1_combout\ & (\display|Mux7~0_combout\ & 
-- (\display|Mux6~0_combout\ $ (\display|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux8~1_combout\,
	datab => \display|Mux6~0_combout\,
	datac => \display|Mux7~0_combout\,
	datad => \display|Mux9~0_combout\,
	combout => \display|Mux100~0_combout\);

-- Location: LCCOMB_X74_Y16_N22
\display|disp7[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|disp7[1]~1_combout\ = (\display|Mux100~0_combout\) # (\SW[17]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display|Mux100~0_combout\,
	datac => \SW[17]~input_o\,
	combout => \display|disp7[1]~1_combout\);

-- Location: LCCOMB_X74_Y16_N4
\display|Mux99~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux99~0_combout\ = (\display|Mux6~0_combout\ & (\display|Mux7~0_combout\ & ((\display|Mux8~1_combout\) # (!\display|Mux9~0_combout\)))) # (!\display|Mux6~0_combout\ & (\display|Mux8~1_combout\ & (!\display|Mux7~0_combout\ & 
-- !\display|Mux9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux8~1_combout\,
	datab => \display|Mux6~0_combout\,
	datac => \display|Mux7~0_combout\,
	datad => \display|Mux9~0_combout\,
	combout => \display|Mux99~0_combout\);

-- Location: LCCOMB_X74_Y16_N10
\display|disp7[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|disp7[2]~2_combout\ = (\display|Mux99~0_combout\) # (\SW[17]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display|Mux99~0_combout\,
	datac => \SW[17]~input_o\,
	combout => \display|disp7[2]~2_combout\);

-- Location: LCCOMB_X74_Y16_N28
\display|Mux98~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux98~0_combout\ = (\display|Mux8~1_combout\ & ((\display|Mux7~0_combout\ & ((\display|Mux9~0_combout\))) # (!\display|Mux7~0_combout\ & (\display|Mux6~0_combout\ & !\display|Mux9~0_combout\)))) # (!\display|Mux8~1_combout\ & 
-- (!\display|Mux6~0_combout\ & (\display|Mux7~0_combout\ $ (\display|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux8~1_combout\,
	datab => \display|Mux6~0_combout\,
	datac => \display|Mux7~0_combout\,
	datad => \display|Mux9~0_combout\,
	combout => \display|Mux98~0_combout\);

-- Location: LCCOMB_X74_Y16_N2
\display|disp7[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|disp7[3]~3_combout\ = (!\SW[17]~input_o\ & \display|Mux98~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW[17]~input_o\,
	datad => \display|Mux98~0_combout\,
	combout => \display|disp7[3]~3_combout\);

-- Location: LCCOMB_X74_Y16_N16
\display|Mux97~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux97~0_combout\ = (\display|Mux8~1_combout\ & (!\display|Mux6~0_combout\ & ((\display|Mux9~0_combout\)))) # (!\display|Mux8~1_combout\ & ((\display|Mux7~0_combout\ & (!\display|Mux6~0_combout\)) # (!\display|Mux7~0_combout\ & 
-- ((\display|Mux9~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux8~1_combout\,
	datab => \display|Mux6~0_combout\,
	datac => \display|Mux7~0_combout\,
	datad => \display|Mux9~0_combout\,
	combout => \display|Mux97~0_combout\);

-- Location: LCCOMB_X74_Y16_N14
\display|disp7[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|disp7[4]~4_combout\ = (\SW[17]~input_o\) # (\display|Mux97~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW[17]~input_o\,
	datad => \display|Mux97~0_combout\,
	combout => \display|disp7[4]~4_combout\);

-- Location: LCCOMB_X74_Y16_N0
\display|Mux96~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux96~0_combout\ = (\display|Mux8~1_combout\ & (!\display|Mux6~0_combout\ & ((\display|Mux9~0_combout\) # (!\display|Mux7~0_combout\)))) # (!\display|Mux8~1_combout\ & (\display|Mux9~0_combout\ & (\display|Mux6~0_combout\ $ 
-- (!\display|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux8~1_combout\,
	datab => \display|Mux6~0_combout\,
	datac => \display|Mux7~0_combout\,
	datad => \display|Mux9~0_combout\,
	combout => \display|Mux96~0_combout\);

-- Location: LCCOMB_X74_Y16_N30
\display|disp7[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|disp7[5]~5_combout\ = (\SW[17]~input_o\) # (\display|Mux96~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW[17]~input_o\,
	datad => \display|Mux96~0_combout\,
	combout => \display|disp7[5]~5_combout\);

-- Location: LCCOMB_X74_Y16_N12
\display|Mux95~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|Mux95~0_combout\ = (\display|Mux9~0_combout\ & ((\display|Mux6~0_combout\) # (\display|Mux8~1_combout\ $ (\display|Mux7~0_combout\)))) # (!\display|Mux9~0_combout\ & ((\display|Mux8~1_combout\) # (\display|Mux6~0_combout\ $ 
-- (\display|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|Mux8~1_combout\,
	datab => \display|Mux6~0_combout\,
	datac => \display|Mux7~0_combout\,
	datad => \display|Mux9~0_combout\,
	combout => \display|Mux95~0_combout\);

-- Location: LCCOMB_X74_Y16_N6
\display|disp7[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \display|disp7[6]~6_combout\ = (\SW[17]~input_o\) # (\display|Mux95~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW[17]~input_o\,
	datad => \display|Mux95~0_combout\,
	combout => \display|disp7[6]~6_combout\);

-- Location: LCCOMB_X70_Y25_N0
\regfile|du_mem|readData[29]~83\ : cycloneive_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|Equal0~0_combout\,
	datab => \display|s_addrCounters[2][4]~q\,
	datac => \regfile|du_mem|s_memory~1541_combout\,
	combout => \regfile|du_mem|readData[29]~83_combout\);

-- Location: LCCOMB_X80_Y26_N0
\regfile|du_mem|readData[27]~84\ : cycloneive_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1521_combout\,
	datac => \display|s_addrCounters[2][4]~q\,
	datad => \regfile|du_mem|Equal0~0_combout\,
	combout => \regfile|du_mem|readData[27]~84_combout\);

-- Location: LCCOMB_X80_Y26_N2
\regfile|du_mem|readData[23]~85\ : cycloneive_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile|du_mem|Equal0~0_combout\,
	datac => \display|s_addrCounters[2][4]~q\,
	datad => \regfile|du_mem|s_memory~1481_combout\,
	combout => \regfile|du_mem|readData[23]~85_combout\);

-- Location: LCCOMB_X80_Y26_N8
\regfile|du_mem|readData[21]~86\ : cycloneive_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display|s_addrCounters[2][4]~q\,
	datac => \regfile|du_mem|s_memory~1461_combout\,
	datad => \regfile|du_mem|Equal0~0_combout\,
	combout => \regfile|du_mem|readData[21]~86_combout\);

-- Location: LCCOMB_X80_Y26_N10
\regfile|du_mem|readData[19]~87\ : cycloneive_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1441_combout\,
	datab => \regfile|du_mem|Equal0~0_combout\,
	datac => \display|s_addrCounters[2][4]~q\,
	combout => \regfile|du_mem|readData[19]~87_combout\);

-- Location: LCCOMB_X75_Y27_N0
\regfile|du_mem|readData[17]~88\ : cycloneive_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][4]~q\,
	datac => \regfile|du_mem|Equal0~0_combout\,
	datad => \regfile|du_mem|s_memory~1421_combout\,
	combout => \regfile|du_mem|readData[17]~88_combout\);

-- Location: LCCOMB_X70_Y25_N8
\regfile|du_mem|readData[15]~89\ : cycloneive_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|Equal0~0_combout\,
	datac => \display|s_addrCounters[2][4]~q\,
	datad => \regfile|du_mem|s_memory~1401_combout\,
	combout => \regfile|du_mem|readData[15]~89_combout\);

-- Location: LCCOMB_X70_Y25_N14
\regfile|du_mem|readData[13]~90\ : cycloneive_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1381_combout\,
	datab => \display|s_addrCounters[2][4]~q\,
	datac => \regfile|du_mem|Equal0~0_combout\,
	combout => \regfile|du_mem|readData[13]~90_combout\);

-- Location: LCCOMB_X77_Y26_N4
\regfile|du_mem|readData[11]~91\ : cycloneive_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][4]~q\,
	datab => \regfile|du_mem|Equal0~0_combout\,
	datad => \regfile|du_mem|s_memory~1361_combout\,
	combout => \regfile|du_mem|readData[11]~91_combout\);

-- Location: LCCOMB_X77_Y26_N0
\regfile|du_mem|readData[9]~92\ : cycloneive_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1341_combout\,
	datab => \regfile|du_mem|Equal0~0_combout\,
	datad => \display|s_addrCounters[2][4]~q\,
	combout => \regfile|du_mem|readData[9]~92_combout\);

-- Location: LCCOMB_X77_Y26_N2
\regfile|du_mem|readData[7]~93\ : cycloneive_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1321_combout\,
	datab => \regfile|du_mem|Equal0~0_combout\,
	datad => \display|s_addrCounters[2][4]~q\,
	combout => \regfile|du_mem|readData[7]~93_combout\);

-- Location: LCCOMB_X75_Y27_N2
\regfile|du_mem|readData[5]~94\ : cycloneive_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display|s_addrCounters[2][4]~q\,
	datab => \regfile|du_mem|Equal0~0_combout\,
	datac => \regfile|du_mem|s_memory~1301_combout\,
	combout => \regfile|du_mem|readData[5]~94_combout\);

-- Location: LCCOMB_X80_Y26_N16
\regfile|du_mem|readData[3]~95\ : cycloneive_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile|du_mem|Equal0~0_combout\,
	datac => \display|s_addrCounters[2][4]~q\,
	datad => \regfile|du_mem|s_memory~1281_combout\,
	combout => \regfile|du_mem|readData[3]~95_combout\);

-- Location: LCCOMB_X73_Y26_N8
\regfile|du_mem|readData[0]~96\ : cycloneive_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|du_mem|s_memory~1251_combout\,
	datab => \regfile|du_mem|Equal0~0_combout\,
	datad => \display|s_addrCounters[2][4]~q\,
	combout => \regfile|du_mem|readData[0]~96_combout\);

-- Location: LCCOMB_X81_Y26_N4
\instmem|Mux43~3\ : cycloneive_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instmem|Mux43~2_combout\,
	datac => \display|s_addrCounters[1][4]~q\,
	datad => \display|s_addrCounters[1][5]~q\,
	combout => \instmem|Mux43~3_combout\);

-- Location: LCCOMB_X35_Y30_N0
\~GND\ : cycloneive_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
;

-- Location: LCCOMB_X81_Y26_N6
\instmem|Mux26~6_wirecell\ : cycloneive_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instmem|Mux26~6_combout\,
	combout => \instmem|Mux26~6_wirecell_combout\);

-- Location: LCCOMB_X80_Y24_N6
\instmem|Mux26~8_wirecell\ : cycloneive_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instmem|Mux26~8_combout\,
	combout => \instmem|Mux26~8_wirecell_combout\);

-- Location: LCCOMB_X81_Y26_N14
\instmem|Mux26~9_wirecell\ : cycloneive_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instmem|Mux26~9_combout\,
	combout => \instmem|Mux26~9_wirecell_combout\);

-- Location: LCCOMB_X84_Y26_N4
\instmem|Mux32~7_wirecell\ : cycloneive_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instmem|Mux32~7_combout\,
	combout => \instmem|Mux32~7_wirecell_combout\);

-- Location: LCCOMB_X84_Y24_N2
\instmem|Mux33~1_wirecell\ : cycloneive_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instmem|Mux33~1_combout\,
	combout => \instmem|Mux33~1_wirecell_combout\);

-- Location: LCCOMB_X85_Y24_N6
\instmem|Mux37~1_wirecell\ : cycloneive_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instmem|Mux37~1_combout\,
	combout => \instmem|Mux37~1_wirecell_combout\);

-- Location: LCCOMB_X80_Y33_N6
\instmem|Mux38~3_wirecell\ : cycloneive_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instmem|Mux38~3_combout\,
	combout => \instmem|Mux38~3_wirecell_combout\);

-- Location: LCCOMB_X84_Y24_N6
\instmem|Mux39~2_wirecell\ : cycloneive_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instmem|Mux39~2_combout\,
	combout => \instmem|Mux39~2_wirecell_combout\);

-- Location: IOIBUF_X115_Y15_N8
\SW[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: IOIBUF_X115_Y13_N8
\SW[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: IOIBUF_X115_Y18_N8
\SW[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: IOIBUF_X115_Y11_N8
\SW[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: IOIBUF_X115_Y10_N1
\SW[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: IOIBUF_X115_Y4_N22
\SW[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: IOIBUF_X115_Y16_N8
\SW[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: IOIBUF_X115_Y4_N15
\SW[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(10),
	o => \SW[10]~input_o\);

-- Location: IOIBUF_X115_Y5_N15
\SW[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(11),
	o => \SW[11]~input_o\);

-- Location: IOIBUF_X115_Y7_N15
\SW[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(12),
	o => \SW[12]~input_o\);

-- Location: IOIBUF_X115_Y9_N22
\SW[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(13),
	o => \SW[13]~input_o\);

-- Location: IOIBUF_X115_Y10_N8
\SW[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(14),
	o => \SW[14]~input_o\);

-- Location: IOIBUF_X115_Y6_N15
\SW[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(15),
	o => \SW[15]~input_o\);

-- Location: IOIBUF_X115_Y13_N1
\SW[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(16),
	o => \SW[16]~input_o\);

ww_LEDR(0) <= \LEDR[0]~output_o\;

ww_LEDR(1) <= \LEDR[1]~output_o\;

ww_LEDR(2) <= \LEDR[2]~output_o\;

ww_LEDR(3) <= \LEDR[3]~output_o\;

ww_LEDR(4) <= \LEDR[4]~output_o\;

ww_LEDR(5) <= \LEDR[5]~output_o\;

ww_LEDR(6) <= \LEDR[6]~output_o\;

ww_LEDR(7) <= \LEDR[7]~output_o\;

ww_LEDR(8) <= \LEDR[8]~output_o\;

ww_LEDR(9) <= \LEDR[9]~output_o\;

ww_LEDR(10) <= \LEDR[10]~output_o\;

ww_LEDR(11) <= \LEDR[11]~output_o\;

ww_LEDR(12) <= \LEDR[12]~output_o\;

ww_LEDR(13) <= \LEDR[13]~output_o\;

ww_LEDR(14) <= \LEDR[14]~output_o\;

ww_LEDR(15) <= \LEDR[15]~output_o\;

ww_LEDR(16) <= \LEDR[16]~output_o\;

ww_LEDR(17) <= \LEDR[17]~output_o\;

ww_LEDG(0) <= \LEDG[0]~output_o\;

ww_LEDG(1) <= \LEDG[1]~output_o\;

ww_LEDG(2) <= \LEDG[2]~output_o\;

ww_LEDG(3) <= \LEDG[3]~output_o\;

ww_LEDG(4) <= \LEDG[4]~output_o\;

ww_LEDG(5) <= \LEDG[5]~output_o\;

ww_LEDG(6) <= \LEDG[6]~output_o\;

ww_LEDG(7) <= \LEDG[7]~output_o\;

ww_LEDG(8) <= \LEDG[8]~output_o\;

ww_HEX0(0) <= \HEX0[0]~output_o\;

ww_HEX0(1) <= \HEX0[1]~output_o\;

ww_HEX0(2) <= \HEX0[2]~output_o\;

ww_HEX0(3) <= \HEX0[3]~output_o\;

ww_HEX0(4) <= \HEX0[4]~output_o\;

ww_HEX0(5) <= \HEX0[5]~output_o\;

ww_HEX0(6) <= \HEX0[6]~output_o\;

ww_HEX1(0) <= \HEX1[0]~output_o\;

ww_HEX1(1) <= \HEX1[1]~output_o\;

ww_HEX1(2) <= \HEX1[2]~output_o\;

ww_HEX1(3) <= \HEX1[3]~output_o\;

ww_HEX1(4) <= \HEX1[4]~output_o\;

ww_HEX1(5) <= \HEX1[5]~output_o\;

ww_HEX1(6) <= \HEX1[6]~output_o\;

ww_HEX2(0) <= \HEX2[0]~output_o\;

ww_HEX2(1) <= \HEX2[1]~output_o\;

ww_HEX2(2) <= \HEX2[2]~output_o\;

ww_HEX2(3) <= \HEX2[3]~output_o\;

ww_HEX2(4) <= \HEX2[4]~output_o\;

ww_HEX2(5) <= \HEX2[5]~output_o\;

ww_HEX2(6) <= \HEX2[6]~output_o\;

ww_HEX3(0) <= \HEX3[0]~output_o\;

ww_HEX3(1) <= \HEX3[1]~output_o\;

ww_HEX3(2) <= \HEX3[2]~output_o\;

ww_HEX3(3) <= \HEX3[3]~output_o\;

ww_HEX3(4) <= \HEX3[4]~output_o\;

ww_HEX3(5) <= \HEX3[5]~output_o\;

ww_HEX3(6) <= \HEX3[6]~output_o\;

ww_HEX4(0) <= \HEX4[0]~output_o\;

ww_HEX4(1) <= \HEX4[1]~output_o\;

ww_HEX4(2) <= \HEX4[2]~output_o\;

ww_HEX4(3) <= \HEX4[3]~output_o\;

ww_HEX4(4) <= \HEX4[4]~output_o\;

ww_HEX4(5) <= \HEX4[5]~output_o\;

ww_HEX4(6) <= \HEX4[6]~output_o\;

ww_HEX5(0) <= \HEX5[0]~output_o\;

ww_HEX5(1) <= \HEX5[1]~output_o\;

ww_HEX5(2) <= \HEX5[2]~output_o\;

ww_HEX5(3) <= \HEX5[3]~output_o\;

ww_HEX5(4) <= \HEX5[4]~output_o\;

ww_HEX5(5) <= \HEX5[5]~output_o\;

ww_HEX5(6) <= \HEX5[6]~output_o\;

ww_HEX6(0) <= \HEX6[0]~output_o\;

ww_HEX6(1) <= \HEX6[1]~output_o\;

ww_HEX6(2) <= \HEX6[2]~output_o\;

ww_HEX6(3) <= \HEX6[3]~output_o\;

ww_HEX6(4) <= \HEX6[4]~output_o\;

ww_HEX6(5) <= \HEX6[5]~output_o\;

ww_HEX6(6) <= \HEX6[6]~output_o\;

ww_HEX7(0) <= \HEX7[0]~output_o\;

ww_HEX7(1) <= \HEX7[1]~output_o\;

ww_HEX7(2) <= \HEX7[2]~output_o\;

ww_HEX7(3) <= \HEX7[3]~output_o\;

ww_HEX7(4) <= \HEX7[4]~output_o\;

ww_HEX7(5) <= \HEX7[5]~output_o\;

ww_HEX7(6) <= \HEX7[6]~output_o\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_5__gl_output\ <= \display|s_addrCounters[3][5]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_5__gl_output\ <= \display|s_addrCounters[1][5]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_4__gl_output\ <= \display|s_addrCounters[3][4]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFaddr_4__gl_output\ <= \display|s_addrCounters[2][4]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_4__gl_output\ <= \display|s_addrCounters[1][4]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_3__gl_output\ <= \display|s_addrCounters[3][3]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFaddr_3__gl_output\ <= \display|s_addrCounters[2][3]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_3__gl_output\ <= \display|s_addrCounters[1][3]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_2__gl_output\ <= \display|s_addrCounters[3][2]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFaddr_2__gl_output\ <= \display|s_addrCounters[2][2]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_2__gl_output\ <= \display|s_addrCounters[1][2]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_1__gl_output\ <= \display|s_addrCounters[3][1]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFaddr_1__gl_output\ <= \display|s_addrCounters[2][1]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_1__gl_output\ <= \display|s_addrCounters[1][1]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_0__gl_output\ <= \display|s_addrCounters[3][0]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFaddr_0__gl_output\ <= \display|s_addrCounters[2][0]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_0__gl_output\ <= \display|s_addrCounters[1][0]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_31__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_31__gl_output\ <= \regfile|du_mem|readData[31]~82_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_31__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_31__gl_output\ <= \pcupd|s_pc\(31);

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_30__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_30__gl_output\ <= \regfile|du_mem|readData[30]~81_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_30__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_30__gl_output\ <= \pcupd|s_pc\(30);

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_29__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_29__gl_output\ <= \regfile|du_mem|readData[29]~83_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_29__gl_output\ <= \instmem|Mux26~8_wirecell_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_29__gl_output\ <= \pcupd|s_pc\(29);

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_28__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_28__gl_output\ <= \regfile|du_mem|readData[28]~80_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_28__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_28__gl_output\ <= \pcupd|s_pc\(28);

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_27__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_27__gl_output\ <= \regfile|du_mem|readData[27]~84_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_27__gl_output\ <= \instmem|Mux27~0_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_27__gl_output\ <= \pcupd|s_pc\(27);

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_26__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_26__gl_output\ <= \regfile|du_mem|readData[26]~79_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_26__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_26__gl_output\ <= \pcupd|s_pc\(26);

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_25__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_25__gl_output\ <= \regfile|du_mem|readData[25]~78_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_25__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_25__gl_output\ <= \pcupd|s_pc\(25);

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_24__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_24__gl_output\ <= \regfile|du_mem|readData[24]~77_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_24__gl_output\ <= \instmem|Mux28~2_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_24__gl_output\ <= \pcupd|s_pc\(24);

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_23__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_23__gl_output\ <= \regfile|du_mem|readData[23]~85_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_23__gl_output\ <= \instmem|Mux29~1_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_23__gl_output\ <= \pcupd|s_pc\(23);

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_22__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_22__gl_output\ <= \regfile|du_mem|readData[22]~76_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_22__gl_output\ <= \instmem|Mux26~9_wirecell_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_22__gl_output\ <= \pcupd|s_pc\(22);

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_21__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_21__gl_output\ <= \regfile|du_mem|readData[21]~86_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_21__gl_output\ <= \instmem|Mux27~0_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_21__gl_output\ <= \pcupd|s_pc\(21);

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_20__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_20__gl_output\ <= \regfile|du_mem|readData[20]~75_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_20__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_20__gl_output\ <= \pcupd|s_pc\(20);

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_19__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_19__gl_output\ <= \regfile|du_mem|readData[19]~87_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_19__gl_output\ <= \instmem|Mux27~0_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_19__gl_output\ <= \pcupd|s_pc\(19);

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_18__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_18__gl_output\ <= \regfile|du_mem|readData[18]~74_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_18__gl_output\ <= \instmem|Mux28~2_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_18__gl_output\ <= \pcupd|s_pc\(18);

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_17__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_17__gl_output\ <= \regfile|du_mem|readData[17]~88_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_17__gl_output\ <= \instmem|Mux26~6_wirecell_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_17__gl_output\ <= \pcupd|s_pc\(17);

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_16__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_16__gl_output\ <= \regfile|du_mem|readData[16]~73_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_16__gl_output\ <= \instmem|Mux32~7_wirecell_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_16__gl_output\ <= \pcupd|s_pc\(16);

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_15__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_15__gl_output\ <= \regfile|du_mem|readData[15]~89_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_15__gl_output\ <= \instmem|Mux33~1_wirecell_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_15__gl_output\ <= \pcupd|s_pc\(15);

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_14__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_14__gl_output\ <= \regfile|du_mem|readData[14]~72_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_14__gl_output\ <= \instmem|Mux34~6_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_14__gl_output\ <= \pcupd|s_pc\(14);

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_13__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_13__gl_output\ <= \regfile|du_mem|readData[13]~90_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_13__gl_output\ <= \instmem|Mux35~6_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_13__gl_output\ <= \pcupd|s_pc\(13);

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_12__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_12__gl_output\ <= \regfile|du_mem|readData[12]~71_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_12__gl_output\ <= \instmem|Mux36~6_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_12__gl_output\ <= \pcupd|s_pc\(12);

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_11__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_11__gl_output\ <= \regfile|du_mem|readData[11]~91_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_11__gl_output\ <= \instmem|Mux37~1_wirecell_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_11__gl_output\ <= \pcupd|s_pc\(11);

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_10__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_10__gl_output\ <= \regfile|du_mem|readData[10]~70_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_10__gl_output\ <= \instmem|Mux33~1_wirecell_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_10__gl_output\ <= \pcupd|s_pc\(10);

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_9__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_9__gl_output\ <= \regfile|du_mem|readData[9]~92_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_9__gl_output\ <= \instmem|Mux33~1_wirecell_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_9__gl_output\ <= \pcupd|s_pc\(9);

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_8__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_8__gl_output\ <= \regfile|du_mem|readData[8]~69_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_8__gl_output\ <= \instmem|Mux33~1_wirecell_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_8__gl_output\ <= \pcupd|s_pc\(8);

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_7__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_7__gl_output\ <= \regfile|du_mem|readData[7]~93_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_7__gl_output\ <= \instmem|Mux33~1_wirecell_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_7__gl_output\ <= \pcupd|s_pc\(7);

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_6__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_6__gl_output\ <= \regfile|du_mem|readData[6]~68_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_6__gl_output\ <= \instmem|Mux33~1_wirecell_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_6__gl_output\ <= \pcupd|s_pc\(6);

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_5__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_5__gl_output\ <= \regfile|du_mem|readData[5]~94_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_5__gl_output\ <= \instmem|Mux38~3_wirecell_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_5__gl_output\ <= \pcupd|s_pc\(5);

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_4__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_4__gl_output\ <= \regfile|du_mem|readData[4]~67_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_4__gl_output\ <= \instmem|Mux39~2_wirecell_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_4__gl_output\ <= \pcupd|s_pc\(4);

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_3__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_3__gl_output\ <= \regfile|du_mem|readData[3]~95_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_3__gl_output\ <= \instmem|Mux29~0_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_3__gl_output\ <= \pcupd|s_pc\(3);

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_2__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_2__gl_output\ <= \regfile|du_mem|readData[2]~66_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_2__gl_output\ <= \display|Mux35~8_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_2__gl_output\ <= \pcupd|s_pc\(2);

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_1__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_1__gl_output\ <= \regfile|du_mem|readData[1]~65_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_1__gl_output\ <= \instmem|Mux42~6_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_1__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_0__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_0__gl_output\ <= \regfile|du_mem|readData[0]~96_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_0__gl_output\ <= \instmem|Mux43~3_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_0__gl_output\ <= \~GND~combout\;
END structure;


