- ğŸ‘‹ Hi, Iâ€™m @shreyanshsharma639
- ğŸ‘€ Iâ€™m interested in VLSI 
- ğŸŒ± Iâ€™m currently learning SYSTEM VERILOG
- ğŸ’ï¸ Iâ€™m looking to collaborate on RTL Design.Verification
- ğŸ“«  reach me at shreyanshsharma639@gmail.com

<!---
shreyanshsharma639/shreyanshsharma639 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
