m255
K4
z2
!s11f MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
vdecadeUpDown
Z0 !s110 1637576703
!i10b 1
!s100 Xi37oa46dnIe^1HTncU9J0
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
I34l46T95zR`NE5P1?Ho=A3
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dD:/Documents/NIT-K/02_SecondYear/EC204/Lab7/question2
w1637576447
8D:/Documents/NIT-K/02_SecondYear/EC204/Lab7/question2/decadeUpDown.v
FD:/Documents/NIT-K/02_SecondYear/EC204/Lab7/question2/decadeUpDown.v
!i122 19
L0 1 32
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1637576703.000000
!s107 D:/Documents/NIT-K/02_SecondYear/EC204/Lab7/question2/decadeUpDown.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Documents/NIT-K/02_SecondYear/EC204/Lab7/question2/decadeUpDown.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
ndecade@up@down
vdecimalUpDown
R0
!i10b 1
!s100 ;W=3P^OKfVbaHA8A;6G0h0
R1
IdU26gPH66OHf@IO]VCgC]3
R2
R3
w1637576558
8D:/Documents/NIT-K/02_SecondYear/EC204/Lab7/question2/question2.v
FD:/Documents/NIT-K/02_SecondYear/EC204/Lab7/question2/question2.v
FdecadeUpDown.v
!i122 18
L0 1 44
R4
r1
!s85 0
31
R5
!s107 decadeUpDown.v|D:/Documents/NIT-K/02_SecondYear/EC204/Lab7/question2/question2.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Documents/NIT-K/02_SecondYear/EC204/Lab7/question2/question2.v|
!i113 1
R6
R7
ndecimal@up@down
