tst r0, r1 
mvnne r2, r3 
mvn r3, r1 
mov r0, r2 
eor r1, r0, r3, lsr #6 
