INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'hecaslab' on host 'desktop-72ou1bp' (Windows NT_amd64 version 6.2) on Sun Dec 20 20:05:56 +0800 2020
INFO: [HLS 200-10] In directory 'D:/R03943135/MSOC/self/HLx_Examples/DSP/fir_example'
Sourcing Tcl script 'D:/R03943135/MSOC/self/HLx_Examples/DSP/fir_example/hls_fir1ch_prj/solution1_a/csynth.tcl'
INFO: [HLS 200-10] Opening project 'D:/R03943135/MSOC/self/HLx_Examples/DSP/fir_example/hls_fir1ch_prj'.
INFO: [HLS 200-10] Adding design file 'fir.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'data' to the project
INFO: [HLS 200-10] Adding test bench file 'fir_test.cpp' to the project
INFO: [HLS 200-10] Opening solution 'D:/R03943135/MSOC/self/HLx_Examples/DSP/fir_example/hls_fir1ch_prj/solution1_a'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 186.926 ; gain = 93.469
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 186.926 ; gain = 93.469
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 186.926 ; gain = 93.469
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 186.926 ; gain = 93.469
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fir_filter' (fir.cpp:3).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Shift_Accum_Loop' (fir.cpp:14) because its parent loop or function is pipelined.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'Shift_Accum_Loop' (fir.cpp:15:1) in function 'fir_filter'.
INFO: [HLS 200-489] Unrolling loop 'Shift_Accum_Loop' (fir.cpp:14) in function 'fir_filter' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'c.V' (fir.cpp:3) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_reg.V'  in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'fir_filter' (fir.cpp:3)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 186.926 ; gain = 93.469
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 186.926 ; gain = 93.469
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir_filter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir_filter'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.214 seconds; current allocated memory: 111.205 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 111.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_filter/x_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_filter/c_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_filter/c_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_filter/c_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_filter/c_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_filter/c_4_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_filter/c_5_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_filter/c_6_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_filter/c_7_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_filter/c_8_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_filter/c_9_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_filter/c_10_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_filter/c_11_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_filter/c_12_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_filter/c_13_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_filter/c_14_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_filter/c_15_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir_filter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'shift_reg_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_V_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'fir_filter_mul_mul_18s_18s_36_1_1' to 'fir_filter_mul_mubkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'fir_filter_mul_mubkb': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_filter'.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 112.619 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 186.926 ; gain = 93.469
INFO: [VHDL 208-304] Generating VHDL RTL for fir_filter.
INFO: [VLOG 209-307] Generating Verilog RTL for fir_filter.
INFO: [HLS 200-112] Total elapsed time: 12.749 seconds; peak allocated memory: 112.619 MB.
