
4_2_Inkrementaler_Drehgeber.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000012  00800100  000008ce  00000962  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000008ce  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000a  00800112  00800112  00000974  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000974  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000009a4  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000338  00000000  00000000  000009e4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002334  00000000  00000000  00000d1c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000e8d  00000000  00000000  00003050  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000165f  00000000  00000000  00003edd  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000888  00000000  00000000  0000553c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000097f  00000000  00000000  00005dc4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001cfe  00000000  00000000  00006743  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000308  00000000  00000000  00008441  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 dd 01 	jmp	0x3ba	; 0x3ba <__vector_1>
   8:	0c 94 16 02 	jmp	0x42c	; 0x42c <__vector_2>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  38:	0c 94 42 02 	jmp	0x484	; 0x484 <__vector_14>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 75 02 	jmp	0x4ea	; 0x4ea <__vector_18>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	ee ec       	ldi	r30, 0xCE	; 206
  7c:	f8 e0       	ldi	r31, 0x08	; 8
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	a2 31       	cpi	r26, 0x12	; 18
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	a2 e1       	ldi	r26, 0x12	; 18
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	ac 31       	cpi	r26, 0x1C	; 28
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 32 01 	call	0x264	; 0x264 <main>
  9e:	0c 94 65 04 	jmp	0x8ca	; 0x8ca <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <ext_interrupt_isr>:
  }
}

void ext_interrupt_isr(void)
{   
  if (bit_read(Sensor,B1_A) == 0)
  a6:	62 e0       	ldi	r22, 0x02	; 2
  a8:	8b e2       	ldi	r24, 0x2B	; 43
  aa:	90 e0       	ldi	r25, 0x00	; 0
  ac:	0e 94 05 03 	call	0x60a	; 0x60a <bit_read>
  b0:	81 11       	cpse	r24, r1
  b2:	29 c0       	rjmp	.+82     	; 0x106 <ext_interrupt_isr+0x60>
  {  // Interrupt bei fallender Flanke an A
    if (bit_read(Sensor,B1_B) == 1)
  b4:	63 e0       	ldi	r22, 0x03	; 3
  b6:	8b e2       	ldi	r24, 0x2B	; 43
  b8:	90 e0       	ldi	r25, 0x00	; 0
  ba:	0e 94 05 03 	call	0x60a	; 0x60a <bit_read>
  be:	81 30       	cpi	r24, 0x01	; 1
  c0:	89 f4       	brne	.+34     	; 0xe4 <ext_interrupt_isr+0x3e>
    {
      if (counts != 0)  counts--;
  c2:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <__data_end>
  c6:	90 91 13 01 	lds	r25, 0x0113	; 0x800113 <__data_end+0x1>
  ca:	89 2b       	or	r24, r25
  cc:	09 f4       	brne	.+2      	; 0xd0 <ext_interrupt_isr+0x2a>
  ce:	42 c0       	rjmp	.+132    	; 0x154 <ext_interrupt_isr+0xae>
  d0:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <__data_end>
  d4:	90 91 13 01 	lds	r25, 0x0113	; 0x800113 <__data_end+0x1>
  d8:	01 97       	sbiw	r24, 0x01	; 1
  da:	90 93 13 01 	sts	0x0113, r25	; 0x800113 <__data_end+0x1>
  de:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <__data_end>
  e2:	08 95       	ret
    }
    else
    {
      if (counts < MAXCOUNTS ) counts++;
  e4:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <__data_end>
  e8:	90 91 13 01 	lds	r25, 0x0113	; 0x800113 <__data_end+0x1>
  ec:	80 3d       	cpi	r24, 0xD0	; 208
  ee:	97 40       	sbci	r25, 0x07	; 7
  f0:	88 f5       	brcc	.+98     	; 0x154 <ext_interrupt_isr+0xae>
  f2:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <__data_end>
  f6:	90 91 13 01 	lds	r25, 0x0113	; 0x800113 <__data_end+0x1>
  fa:	01 96       	adiw	r24, 0x01	; 1
  fc:	90 93 13 01 	sts	0x0113, r25	; 0x800113 <__data_end+0x1>
 100:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <__data_end>
 104:	08 95       	ret
    }
  }  
  else
  {  //Interrupt bei steigender Flanke an A
    if (bit_read(Sensor,B1_B) == 0)
 106:	63 e0       	ldi	r22, 0x03	; 3
 108:	8b e2       	ldi	r24, 0x2B	; 43
 10a:	90 e0       	ldi	r25, 0x00	; 0
 10c:	0e 94 05 03 	call	0x60a	; 0x60a <bit_read>
 110:	81 11       	cpse	r24, r1
 112:	10 c0       	rjmp	.+32     	; 0x134 <ext_interrupt_isr+0x8e>
    {
      if (counts != 0)  counts--;
 114:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <__data_end>
 118:	90 91 13 01 	lds	r25, 0x0113	; 0x800113 <__data_end+0x1>
 11c:	89 2b       	or	r24, r25
 11e:	d1 f0       	breq	.+52     	; 0x154 <ext_interrupt_isr+0xae>
 120:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <__data_end>
 124:	90 91 13 01 	lds	r25, 0x0113	; 0x800113 <__data_end+0x1>
 128:	01 97       	sbiw	r24, 0x01	; 1
 12a:	90 93 13 01 	sts	0x0113, r25	; 0x800113 <__data_end+0x1>
 12e:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <__data_end>
 132:	08 95       	ret
    }
    else
    {
      if (counts < MAXCOUNTS ) counts++;
 134:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <__data_end>
 138:	90 91 13 01 	lds	r25, 0x0113	; 0x800113 <__data_end+0x1>
 13c:	80 3d       	cpi	r24, 0xD0	; 208
 13e:	97 40       	sbci	r25, 0x07	; 7
 140:	48 f4       	brcc	.+18     	; 0x154 <ext_interrupt_isr+0xae>
 142:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <__data_end>
 146:	90 91 13 01 	lds	r25, 0x0113	; 0x800113 <__data_end+0x1>
 14a:	01 96       	adiw	r24, 0x01	; 1
 14c:	90 93 13 01 	sts	0x0113, r25	; 0x800113 <__data_end+0x1>
 150:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <__data_end>
 154:	08 95       	ret

00000156 <ext_interrupt1_isr>:
  }
}

void ext_interrupt1_isr(void)
{       
  if (bit_read(Sensor,B1_B) == 0) 
 156:	63 e0       	ldi	r22, 0x03	; 3
 158:	8b e2       	ldi	r24, 0x2B	; 43
 15a:	90 e0       	ldi	r25, 0x00	; 0
 15c:	0e 94 05 03 	call	0x60a	; 0x60a <bit_read>
 160:	81 11       	cpse	r24, r1
 162:	29 c0       	rjmp	.+82     	; 0x1b6 <ext_interrupt1_isr+0x60>
  {  // Interrupt bei fallender Flanke an B
    if (bit_read(Sensor,B1_A) == 0)
 164:	62 e0       	ldi	r22, 0x02	; 2
 166:	8b e2       	ldi	r24, 0x2B	; 43
 168:	90 e0       	ldi	r25, 0x00	; 0
 16a:	0e 94 05 03 	call	0x60a	; 0x60a <bit_read>
 16e:	81 11       	cpse	r24, r1
 170:	11 c0       	rjmp	.+34     	; 0x194 <ext_interrupt1_isr+0x3e>
    {
      if (counts != 0)  counts--;
 172:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <__data_end>
 176:	90 91 13 01 	lds	r25, 0x0113	; 0x800113 <__data_end+0x1>
 17a:	89 2b       	or	r24, r25
 17c:	09 f4       	brne	.+2      	; 0x180 <ext_interrupt1_isr+0x2a>
 17e:	42 c0       	rjmp	.+132    	; 0x204 <ext_interrupt1_isr+0xae>
 180:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <__data_end>
 184:	90 91 13 01 	lds	r25, 0x0113	; 0x800113 <__data_end+0x1>
 188:	01 97       	sbiw	r24, 0x01	; 1
 18a:	90 93 13 01 	sts	0x0113, r25	; 0x800113 <__data_end+0x1>
 18e:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <__data_end>
 192:	08 95       	ret
    }
    else  
    {
      if (counts < MAXCOUNTS ) counts++;
 194:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <__data_end>
 198:	90 91 13 01 	lds	r25, 0x0113	; 0x800113 <__data_end+0x1>
 19c:	80 3d       	cpi	r24, 0xD0	; 208
 19e:	97 40       	sbci	r25, 0x07	; 7
 1a0:	88 f5       	brcc	.+98     	; 0x204 <ext_interrupt1_isr+0xae>
 1a2:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <__data_end>
 1a6:	90 91 13 01 	lds	r25, 0x0113	; 0x800113 <__data_end+0x1>
 1aa:	01 96       	adiw	r24, 0x01	; 1
 1ac:	90 93 13 01 	sts	0x0113, r25	; 0x800113 <__data_end+0x1>
 1b0:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <__data_end>
 1b4:	08 95       	ret
    }
  }
  else   
  {  // Interrupt bei steigender Flanke an B
    if (bit_read(Sensor,B1_A) == 1)
 1b6:	62 e0       	ldi	r22, 0x02	; 2
 1b8:	8b e2       	ldi	r24, 0x2B	; 43
 1ba:	90 e0       	ldi	r25, 0x00	; 0
 1bc:	0e 94 05 03 	call	0x60a	; 0x60a <bit_read>
 1c0:	81 30       	cpi	r24, 0x01	; 1
 1c2:	81 f4       	brne	.+32     	; 0x1e4 <ext_interrupt1_isr+0x8e>
    {
      if (counts != 0)  counts--;
 1c4:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <__data_end>
 1c8:	90 91 13 01 	lds	r25, 0x0113	; 0x800113 <__data_end+0x1>
 1cc:	89 2b       	or	r24, r25
 1ce:	d1 f0       	breq	.+52     	; 0x204 <ext_interrupt1_isr+0xae>
 1d0:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <__data_end>
 1d4:	90 91 13 01 	lds	r25, 0x0113	; 0x800113 <__data_end+0x1>
 1d8:	01 97       	sbiw	r24, 0x01	; 1
 1da:	90 93 13 01 	sts	0x0113, r25	; 0x800113 <__data_end+0x1>
 1de:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <__data_end>
 1e2:	08 95       	ret
    }
    else
    {
      if (counts < MAXCOUNTS ) counts++;
 1e4:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <__data_end>
 1e8:	90 91 13 01 	lds	r25, 0x0113	; 0x800113 <__data_end+0x1>
 1ec:	80 3d       	cpi	r24, 0xD0	; 208
 1ee:	97 40       	sbci	r25, 0x07	; 7
 1f0:	48 f4       	brcc	.+18     	; 0x204 <ext_interrupt1_isr+0xae>
 1f2:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <__data_end>
 1f6:	90 91 13 01 	lds	r25, 0x0113	; 0x800113 <__data_end+0x1>
 1fa:	01 96       	adiw	r24, 0x01	; 1
 1fc:	90 93 13 01 	sts	0x0113, r25	; 0x800113 <__data_end+0x1>
 200:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <__data_end>
 204:	08 95       	ret

00000206 <setup>:

volatile uint16_t counts = 0;

void setup (void)
{  /* Initialisierungen */
  bit_init(Sensor,B1_B,IN);
 206:	40 e0       	ldi	r20, 0x00	; 0
 208:	63 e0       	ldi	r22, 0x03	; 3
 20a:	8b e2       	ldi	r24, 0x2B	; 43
 20c:	90 e0       	ldi	r25, 0x00	; 0
 20e:	0e 94 9c 02 	call	0x538	; 0x538 <bit_init>
  bit_init(Sensor,B1_A,IN);
 212:	40 e0       	ldi	r20, 0x00	; 0
 214:	62 e0       	ldi	r22, 0x02	; 2
 216:	8b e2       	ldi	r24, 0x2B	; 43
 218:	90 e0       	ldi	r25, 0x00	; 0
 21a:	0e 94 9c 02 	call	0x538	; 0x538 <bit_init>
  bit_init(Reset,Taster,IN);
 21e:	40 e0       	ldi	r20, 0x00	; 0
 220:	65 e2       	ldi	r22, 0x25	; 37
 222:	82 e0       	ldi	r24, 0x02	; 2
 224:	90 e0       	ldi	r25, 0x00	; 0
 226:	0e 94 9c 02 	call	0x538	; 0x538 <bit_init>
  
  lcd_init();
 22a:	0e 94 69 03 	call	0x6d2	; 0x6d2 <lcd_init>
  lcd_clear();
 22e:	0e 94 91 03 	call	0x722	; 0x722 <lcd_clear>
  lcd_setcursor(1,1);
 232:	61 e0       	ldi	r22, 0x01	; 1
 234:	81 e0       	ldi	r24, 0x01	; 1
 236:	0e 94 95 03 	call	0x72a	; 0x72a <lcd_setcursor>
  lcd_print("counts =");
 23a:	80 e0       	ldi	r24, 0x00	; 0
 23c:	91 e0       	ldi	r25, 0x01	; 1
 23e:	0e 94 df 03 	call	0x7be	; 0x7be <lcd_print>
  lcd_setcursor(2,1);
 242:	61 e0       	ldi	r22, 0x01	; 1
 244:	82 e0       	ldi	r24, 0x02	; 2
 246:	0e 94 95 03 	call	0x72a	; 0x72a <lcd_setcursor>
  lcd_print("turns  =");
 24a:	89 e0       	ldi	r24, 0x09	; 9
 24c:	91 e0       	ldi	r25, 0x01	; 1
 24e:	0e 94 df 03 	call	0x7be	; 0x7be <lcd_print>
  ext_interrupt_init(ext_interrupt_isr);
 252:	83 e5       	ldi	r24, 0x53	; 83
 254:	90 e0       	ldi	r25, 0x00	; 0
 256:	0e 94 d0 01 	call	0x3a0	; 0x3a0 <ext_interrupt_init>
  ext_interrupt1_init(ext_interrupt1_isr);
 25a:	8b ea       	ldi	r24, 0xAB	; 171
 25c:	90 e0       	ldi	r25, 0x00	; 0
 25e:	0e 94 09 02 	call	0x412	; 0x412 <ext_interrupt1_init>
 262:	08 95       	ret

00000264 <main>:
}

// Funktion main()
void main(void)
{
 264:	cf 93       	push	r28
 266:	df 93       	push	r29
 268:	00 d0       	rcall	.+0      	; 0x26a <main+0x6>
 26a:	cd b7       	in	r28, 0x3d	; 61
 26c:	de b7       	in	r29, 0x3e	; 62
  volatile uint16_t turns, wert;

  setup();
 26e:	0e 94 03 01 	call	0x206	; 0x206 <setup>
  ext_interrupt_enable();
 272:	0e 94 06 02 	call	0x40c	; 0x40c <ext_interrupt_enable>
  ext_interrupt1_enable();
 276:	0e 94 3f 02 	call	0x47e	; 0x47e <ext_interrupt1_enable>
  
  while(1)                          // Endlosschleife loop()
  {
    lcd_setcursor(1,9);
 27a:	69 e0       	ldi	r22, 0x09	; 9
 27c:	81 e0       	ldi	r24, 0x01	; 1
 27e:	0e 94 95 03 	call	0x72a	; 0x72a <lcd_setcursor>
    lcd_int(counts);
 282:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <__data_end>
 286:	90 91 13 01 	lds	r25, 0x0113	; 0x800113 <__data_end+0x1>
 28a:	0e 94 ee 03 	call	0x7dc	; 0x7dc <lcd_int>
    turns = counts / M;
 28e:	20 91 12 01 	lds	r18, 0x0112	; 0x800112 <__data_end>
 292:	30 91 13 01 	lds	r19, 0x0113	; 0x800113 <__data_end+0x1>
 296:	ab ea       	ldi	r26, 0xAB	; 171
 298:	ba ea       	ldi	r27, 0xAA	; 170
 29a:	0e 94 56 04 	call	0x8ac	; 0x8ac <__umulhisi3>
 29e:	00 24       	eor	r0, r0
 2a0:	88 0f       	add	r24, r24
 2a2:	99 1f       	adc	r25, r25
 2a4:	00 1c       	adc	r0, r0
 2a6:	88 0f       	add	r24, r24
 2a8:	99 1f       	adc	r25, r25
 2aa:	00 1c       	adc	r0, r0
 2ac:	89 2f       	mov	r24, r25
 2ae:	90 2d       	mov	r25, r0
 2b0:	9a 83       	std	Y+2, r25	; 0x02
 2b2:	89 83       	std	Y+1, r24	; 0x01
    lcd_setcursor(2,9);		
 2b4:	69 e0       	ldi	r22, 0x09	; 9
 2b6:	82 e0       	ldi	r24, 0x02	; 2
 2b8:	0e 94 95 03 	call	0x72a	; 0x72a <lcd_setcursor>
    lcd_int(turns);
 2bc:	89 81       	ldd	r24, Y+1	; 0x01
 2be:	9a 81       	ldd	r25, Y+2	; 0x02
 2c0:	0e 94 ee 03 	call	0x7dc	; 0x7dc <lcd_int>

    if (!bit_read(Taster,Reset)) counts = 0;  // Reset, wenn Drehknopf gedrückt!
 2c4:	62 e0       	ldi	r22, 0x02	; 2
 2c6:	85 e2       	ldi	r24, 0x25	; 37
 2c8:	90 e0       	ldi	r25, 0x00	; 0
 2ca:	0e 94 05 03 	call	0x60a	; 0x60a <bit_read>
 2ce:	81 11       	cpse	r24, r1
 2d0:	d4 cf       	rjmp	.-88     	; 0x27a <main+0x16>
 2d2:	10 92 13 01 	sts	0x0113, r1	; 0x800113 <__data_end+0x1>
 2d6:	10 92 12 01 	sts	0x0112, r1	; 0x800112 <__data_end>
 2da:	cf cf       	rjmp	.-98     	; 0x27a <main+0x16>

000002dc <i2c_init>:
	#ifdef _ATMEGA328_
		#ifdef _ATMEGA328PB_
		  TWSR0 &= ~((1<<TWPS0)|(1<<TWPS1));	// Prescaler = 1
		  TWBR0 = ((F_CPU / _I2C_FREQUENZ_) - 16) / 2;
		#else
		  TWSR &= ~((1<<TWPS0)|(1<<TWPS1));	// Prescaler = 1
 2dc:	e9 eb       	ldi	r30, 0xB9	; 185
 2de:	f0 e0       	ldi	r31, 0x00	; 0
 2e0:	80 81       	ld	r24, Z
 2e2:	8c 7f       	andi	r24, 0xFC	; 252
 2e4:	80 83       	st	Z, r24
		  TWBR = ((F_CPU / _I2C_FREQUENZ_) - 16) / 2;
 2e6:	80 ec       	ldi	r24, 0xC0	; 192
 2e8:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__DATA_REGION_ORIGIN__+0x58>
 2ec:	08 95       	ret

000002ee <i2c_start>:
			TWCR0 = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);		// Control Register
			/*wait, until start condition has been sent --> ACK*/
			while (!(TWCR0 & (1<<TWINT)));
		#else
			/*writing a one to TWINT clears it, TWSTA=Start, TWEN=TWI-enable*/
			TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);		// Control Register
 2ee:	84 ea       	ldi	r24, 0xA4	; 164
 2f0:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
			/*wait, until start condition has been sent --> ACK*/
			while (!(TWCR & (1<<TWINT)));
 2f4:	ec eb       	ldi	r30, 0xBC	; 188
 2f6:	f0 e0       	ldi	r31, 0x00	; 0
 2f8:	80 81       	ld	r24, Z
 2fa:	88 23       	and	r24, r24
 2fc:	ec f7       	brge	.-6      	; 0x2f8 <i2c_start+0xa>
		#endif
	#endif
}
 2fe:	08 95       	ret

00000300 <i2c_stop>:
  	#ifdef _ATMEGA328PB_
  	  /*writing a one to TWINT clears it, TWSTO=Stop, TWEN=TWI-enable*/
  	  TWCR0 = (1<<TWINT) | (1<<TWSTO) | (1<<TWEN);
    #else
		  /*writing a one to TWINT clears it, TWSTO=Stop, TWEN=TWI-enable*/
		  TWCR = (1<<TWINT) | (1<<TWSTO) | (1<<TWEN);
 300:	84 e9       	ldi	r24, 0x94	; 148
 302:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
 306:	08 95       	ret

00000308 <i2c_write>:
      if (((TWSR0 & 0xf8)== 0x18) || ((TWSR0 & 0xf8)== 0x28)) return ACK;
      if (((TWSR0 & 0xf8)== 0x20) || ((TWSR0 & 0xf8)== 0x30)) return NACK;
      return 0;	//Status Register
    #else
		  /*TWDR contains byte to send*/
		  TWDR = byte;
 308:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
		  /*send content of TWDR*/
		  TWCR = (1<<TWINT) | (1<<TWEN);
 30c:	84 e8       	ldi	r24, 0x84	; 132
 30e:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
		  /*wait, until byte has been sent --> ACK*/
		  while (!(TWCR & (1<<TWINT)));
 312:	ec eb       	ldi	r30, 0xBC	; 188
 314:	f0 e0       	ldi	r31, 0x00	; 0
 316:	80 81       	ld	r24, Z
 318:	88 23       	and	r24, r24
 31a:	ec f7       	brge	.-6      	; 0x316 <i2c_write+0xe>
		  // Abfrage der TWI-Statuscodes (ATmega128 Manual S.214)
		  if (((TWSR & 0xf8)== 0x18) || ((TWSR & 0xf8)== 0x28)) return ACK;
 31c:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
 320:	88 7f       	andi	r24, 0xF8	; 248
 322:	88 31       	cpi	r24, 0x18	; 24
 324:	91 f0       	breq	.+36     	; 0x34a <i2c_write+0x42>
 326:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
 32a:	88 7f       	andi	r24, 0xF8	; 248
 32c:	88 32       	cpi	r24, 0x28	; 40
 32e:	79 f0       	breq	.+30     	; 0x34e <i2c_write+0x46>
		  if (((TWSR & 0xf8)== 0x20) || ((TWSR & 0xf8)== 0x30)) return NACK;
 330:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
 334:	88 7f       	andi	r24, 0xF8	; 248
 336:	80 32       	cpi	r24, 0x20	; 32
 338:	61 f0       	breq	.+24     	; 0x352 <i2c_write+0x4a>
 33a:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
		  /*send content of TWDR*/
		  TWCR = (1<<TWINT) | (1<<TWEN);
		  /*wait, until byte has been sent --> ACK*/
		  while (!(TWCR & (1<<TWINT)));
		  // Abfrage der TWI-Statuscodes (ATmega128 Manual S.214)
		  if (((TWSR & 0xf8)== 0x18) || ((TWSR & 0xf8)== 0x28)) return ACK;
 33e:	98 7f       	andi	r25, 0xF8	; 248
 340:	81 e0       	ldi	r24, 0x01	; 1
 342:	90 33       	cpi	r25, 0x30	; 48
 344:	39 f0       	breq	.+14     	; 0x354 <i2c_write+0x4c>
 346:	80 e0       	ldi	r24, 0x00	; 0
 348:	08 95       	ret
 34a:	80 e0       	ldi	r24, 0x00	; 0
 34c:	08 95       	ret
 34e:	80 e0       	ldi	r24, 0x00	; 0
 350:	08 95       	ret
		  if (((TWSR & 0xf8)== 0x20) || ((TWSR & 0xf8)== 0x30)) return NACK;
 352:	81 e0       	ldi	r24, 0x01	; 1
		  return 0;	//Status Register
    #endif
	#endif
}
 354:	08 95       	ret

00000356 <delay_100us>:

void delay_100us( uint16_t mikrosekunden)
{
	uint16_t n = 0;

	while(n < mikrosekunden)
 356:	00 97       	sbiw	r24, 0x00	; 0
 358:	61 f0       	breq	.+24     	; 0x372 <delay_100us+0x1c>
 35a:	20 e0       	ldi	r18, 0x00	; 0
 35c:	30 e0       	ldi	r19, 0x00	; 0
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
 35e:	40 e9       	ldi	r20, 0x90	; 144
 360:	51 e0       	ldi	r21, 0x01	; 1
 362:	fa 01       	movw	r30, r20
 364:	31 97       	sbiw	r30, 0x01	; 1
 366:	f1 f7       	brne	.-4      	; 0x364 <delay_100us+0xe>
	{
		_delay_us(100);
		n++;
 368:	2f 5f       	subi	r18, 0xFF	; 255
 36a:	3f 4f       	sbci	r19, 0xFF	; 255

void delay_100us( uint16_t mikrosekunden)
{
	uint16_t n = 0;

	while(n < mikrosekunden)
 36c:	82 17       	cp	r24, r18
 36e:	93 07       	cpc	r25, r19
 370:	c1 f7       	brne	.-16     	; 0x362 <delay_100us+0xc>
 372:	08 95       	ret

00000374 <delay_ms>:
		n++;
	}
}

void delay_ms( uint16_t millisekunden)
{
 374:	0f 93       	push	r16
 376:	1f 93       	push	r17
 378:	cf 93       	push	r28
 37a:	df 93       	push	r29
	uint16_t n = 0;
	
	while(n < millisekunden)
 37c:	00 97       	sbiw	r24, 0x00	; 0
 37e:	59 f0       	breq	.+22     	; 0x396 <delay_ms+0x22>
 380:	8c 01       	movw	r16, r24
 382:	c0 e0       	ldi	r28, 0x00	; 0
 384:	d0 e0       	ldi	r29, 0x00	; 0
	{
		delay_100us(10);
 386:	8a e0       	ldi	r24, 0x0A	; 10
 388:	90 e0       	ldi	r25, 0x00	; 0
 38a:	0e 94 ab 01 	call	0x356	; 0x356 <delay_100us>
		n++;
 38e:	21 96       	adiw	r28, 0x01	; 1

void delay_ms( uint16_t millisekunden)
{
	uint16_t n = 0;
	
	while(n < millisekunden)
 390:	0c 17       	cp	r16, r28
 392:	1d 07       	cpc	r17, r29
 394:	c1 f7       	brne	.-16     	; 0x386 <delay_ms+0x12>
	{
		delay_100us(10);
		n++;
	}
}
 396:	df 91       	pop	r29
 398:	cf 91       	pop	r28
 39a:	1f 91       	pop	r17
 39c:	0f 91       	pop	r16
 39e:	08 95       	ret

000003a0 <ext_interrupt_init>:

void serial_interrupt_init( void (*sr) (void))
{ 
	rs232_init();  // Serielle Schnittstelle initialisieren
	my_datareceived = sr;
}
 3a0:	90 93 17 01 	sts	0x0117, r25	; 0x800117 <my_interrupt0+0x1>
 3a4:	80 93 16 01 	sts	0x0116, r24	; 0x800116 <my_interrupt0>
 3a8:	e9 e6       	ldi	r30, 0x69	; 105
 3aa:	f0 e0       	ldi	r31, 0x00	; 0
 3ac:	80 81       	ld	r24, Z
 3ae:	8d 7f       	andi	r24, 0xFD	; 253
 3b0:	80 83       	st	Z, r24
 3b2:	80 81       	ld	r24, Z
 3b4:	81 60       	ori	r24, 0x01	; 1
 3b6:	80 83       	st	Z, r24
 3b8:	08 95       	ret

000003ba <__vector_1>:
 3ba:	1f 92       	push	r1
 3bc:	0f 92       	push	r0
 3be:	0f b6       	in	r0, 0x3f	; 63
 3c0:	0f 92       	push	r0
 3c2:	11 24       	eor	r1, r1
 3c4:	2f 93       	push	r18
 3c6:	3f 93       	push	r19
 3c8:	4f 93       	push	r20
 3ca:	5f 93       	push	r21
 3cc:	6f 93       	push	r22
 3ce:	7f 93       	push	r23
 3d0:	8f 93       	push	r24
 3d2:	9f 93       	push	r25
 3d4:	af 93       	push	r26
 3d6:	bf 93       	push	r27
 3d8:	ef 93       	push	r30
 3da:	ff 93       	push	r31
 3dc:	e8 98       	cbi	0x1d, 0	; 29
 3de:	e0 91 16 01 	lds	r30, 0x0116	; 0x800116 <my_interrupt0>
 3e2:	f0 91 17 01 	lds	r31, 0x0117	; 0x800117 <my_interrupt0+0x1>
 3e6:	09 95       	icall
 3e8:	e8 9a       	sbi	0x1d, 0	; 29
 3ea:	ff 91       	pop	r31
 3ec:	ef 91       	pop	r30
 3ee:	bf 91       	pop	r27
 3f0:	af 91       	pop	r26
 3f2:	9f 91       	pop	r25
 3f4:	8f 91       	pop	r24
 3f6:	7f 91       	pop	r23
 3f8:	6f 91       	pop	r22
 3fa:	5f 91       	pop	r21
 3fc:	4f 91       	pop	r20
 3fe:	3f 91       	pop	r19
 400:	2f 91       	pop	r18
 402:	0f 90       	pop	r0
 404:	0f be       	out	0x3f, r0	; 63
 406:	0f 90       	pop	r0
 408:	1f 90       	pop	r1
 40a:	18 95       	reti

0000040c <ext_interrupt_enable>:
 40c:	e8 9a       	sbi	0x1d, 0	; 29
 40e:	78 94       	sei
 410:	08 95       	ret

00000412 <ext_interrupt1_init>:
 412:	90 93 1b 01 	sts	0x011B, r25	; 0x80011b <my_interrupt1+0x1>
 416:	80 93 1a 01 	sts	0x011A, r24	; 0x80011a <my_interrupt1>
 41a:	e9 e6       	ldi	r30, 0x69	; 105
 41c:	f0 e0       	ldi	r31, 0x00	; 0
 41e:	80 81       	ld	r24, Z
 420:	87 7f       	andi	r24, 0xF7	; 247
 422:	80 83       	st	Z, r24
 424:	80 81       	ld	r24, Z
 426:	84 60       	ori	r24, 0x04	; 4
 428:	80 83       	st	Z, r24
 42a:	08 95       	ret

0000042c <__vector_2>:
 42c:	1f 92       	push	r1
 42e:	0f 92       	push	r0
 430:	0f b6       	in	r0, 0x3f	; 63
 432:	0f 92       	push	r0
 434:	11 24       	eor	r1, r1
 436:	2f 93       	push	r18
 438:	3f 93       	push	r19
 43a:	4f 93       	push	r20
 43c:	5f 93       	push	r21
 43e:	6f 93       	push	r22
 440:	7f 93       	push	r23
 442:	8f 93       	push	r24
 444:	9f 93       	push	r25
 446:	af 93       	push	r26
 448:	bf 93       	push	r27
 44a:	ef 93       	push	r30
 44c:	ff 93       	push	r31
 44e:	e9 98       	cbi	0x1d, 1	; 29
 450:	e0 91 1a 01 	lds	r30, 0x011A	; 0x80011a <my_interrupt1>
 454:	f0 91 1b 01 	lds	r31, 0x011B	; 0x80011b <my_interrupt1+0x1>
 458:	09 95       	icall
 45a:	e9 9a       	sbi	0x1d, 1	; 29
 45c:	ff 91       	pop	r31
 45e:	ef 91       	pop	r30
 460:	bf 91       	pop	r27
 462:	af 91       	pop	r26
 464:	9f 91       	pop	r25
 466:	8f 91       	pop	r24
 468:	7f 91       	pop	r23
 46a:	6f 91       	pop	r22
 46c:	5f 91       	pop	r21
 46e:	4f 91       	pop	r20
 470:	3f 91       	pop	r19
 472:	2f 91       	pop	r18
 474:	0f 90       	pop	r0
 476:	0f be       	out	0x3f, r0	; 63
 478:	0f 90       	pop	r0
 47a:	1f 90       	pop	r1
 47c:	18 95       	reti

0000047e <ext_interrupt1_enable>:
 47e:	e9 9a       	sbi	0x1d, 1	; 29
 480:	78 94       	sei
 482:	08 95       	ret

00000484 <__vector_14>:
 484:	1f 92       	push	r1
 486:	0f 92       	push	r0
 488:	0f b6       	in	r0, 0x3f	; 63
 48a:	0f 92       	push	r0
 48c:	11 24       	eor	r1, r1
 48e:	2f 93       	push	r18
 490:	3f 93       	push	r19
 492:	4f 93       	push	r20
 494:	5f 93       	push	r21
 496:	6f 93       	push	r22
 498:	7f 93       	push	r23
 49a:	8f 93       	push	r24
 49c:	9f 93       	push	r25
 49e:	af 93       	push	r26
 4a0:	bf 93       	push	r27
 4a2:	cf 93       	push	r28
 4a4:	df 93       	push	r29
 4a6:	ef 93       	push	r30
 4a8:	ff 93       	push	r31
 4aa:	ce e6       	ldi	r28, 0x6E	; 110
 4ac:	d0 e0       	ldi	r29, 0x00	; 0
 4ae:	88 81       	ld	r24, Y
 4b0:	8d 7f       	andi	r24, 0xFD	; 253
 4b2:	88 83       	st	Y, r24
 4b4:	e0 91 14 01 	lds	r30, 0x0114	; 0x800114 <my_timer>
 4b8:	f0 91 15 01 	lds	r31, 0x0115	; 0x800115 <my_timer+0x1>
 4bc:	09 95       	icall
 4be:	88 81       	ld	r24, Y
 4c0:	82 60       	ori	r24, 0x02	; 2
 4c2:	88 83       	st	Y, r24
 4c4:	ff 91       	pop	r31
 4c6:	ef 91       	pop	r30
 4c8:	df 91       	pop	r29
 4ca:	cf 91       	pop	r28
 4cc:	bf 91       	pop	r27
 4ce:	af 91       	pop	r26
 4d0:	9f 91       	pop	r25
 4d2:	8f 91       	pop	r24
 4d4:	7f 91       	pop	r23
 4d6:	6f 91       	pop	r22
 4d8:	5f 91       	pop	r21
 4da:	4f 91       	pop	r20
 4dc:	3f 91       	pop	r19
 4de:	2f 91       	pop	r18
 4e0:	0f 90       	pop	r0
 4e2:	0f be       	out	0x3f, r0	; 63
 4e4:	0f 90       	pop	r0
 4e6:	1f 90       	pop	r1
 4e8:	18 95       	reti

000004ea <__vector_18>:

ISR(USART_RX_vect)                  // Interrupt-Vektor
{
 4ea:	1f 92       	push	r1
 4ec:	0f 92       	push	r0
 4ee:	0f b6       	in	r0, 0x3f	; 63
 4f0:	0f 92       	push	r0
 4f2:	11 24       	eor	r1, r1
 4f4:	2f 93       	push	r18
 4f6:	3f 93       	push	r19
 4f8:	4f 93       	push	r20
 4fa:	5f 93       	push	r21
 4fc:	6f 93       	push	r22
 4fe:	7f 93       	push	r23
 500:	8f 93       	push	r24
 502:	9f 93       	push	r25
 504:	af 93       	push	r26
 506:	bf 93       	push	r27
 508:	ef 93       	push	r30
 50a:	ff 93       	push	r31
	//UCSR0B &= ~(1<<RXCIE0);         // Empfangsinterrupt ausschalten
	my_datareceived();                // Aufruf der Benutzer-ISR
 50c:	e0 91 18 01 	lds	r30, 0x0118	; 0x800118 <my_datareceived>
 510:	f0 91 19 01 	lds	r31, 0x0119	; 0x800119 <my_datareceived+0x1>
 514:	09 95       	icall
  //UCSR0B |= (1<<RXCIE0);          // Empfangsinterrupt einschalten
}
 516:	ff 91       	pop	r31
 518:	ef 91       	pop	r30
 51a:	bf 91       	pop	r27
 51c:	af 91       	pop	r26
 51e:	9f 91       	pop	r25
 520:	8f 91       	pop	r24
 522:	7f 91       	pop	r23
 524:	6f 91       	pop	r22
 526:	5f 91       	pop	r21
 528:	4f 91       	pop	r20
 52a:	3f 91       	pop	r19
 52c:	2f 91       	pop	r18
 52e:	0f 90       	pop	r0
 530:	0f be       	out	0x3f, r0	; 63
 532:	0f 90       	pop	r0
 534:	1f 90       	pop	r1
 536:	18 95       	reti

00000538 <bit_init>:
  if      (byte_adr == &PORTD)   DDRD = reg_config;
  else if (byte_adr == &PORTB)   DDRB = reg_config;
  else if (byte_adr == &PORTC)   DDRC = reg_config;

  #ifndef NOPULLUPS
   if (direction == IN) *byte_adr = 0xff;	// interne Pullups aktivieren
 538:	41 30       	cpi	r20, 0x01	; 1
 53a:	51 f5       	brne	.+84     	; 0x590 <bit_init+0x58>
 53c:	8b 32       	cpi	r24, 0x2B	; 43
 53e:	91 05       	cpc	r25, r1
 540:	59 f4       	brne	.+22     	; 0x558 <bit_init+0x20>
 542:	2a b1       	in	r18, 0x0a	; 10
 544:	81 e0       	ldi	r24, 0x01	; 1
 546:	90 e0       	ldi	r25, 0x00	; 0
 548:	02 c0       	rjmp	.+4      	; 0x54e <bit_init+0x16>
 54a:	88 0f       	add	r24, r24
 54c:	99 1f       	adc	r25, r25
 54e:	6a 95       	dec	r22
 550:	e2 f7       	brpl	.-8      	; 0x54a <bit_init+0x12>
 552:	82 2b       	or	r24, r18
 554:	8a b9       	out	0x0a, r24	; 10
 556:	08 95       	ret
 558:	85 32       	cpi	r24, 0x25	; 37
 55a:	91 05       	cpc	r25, r1
 55c:	59 f4       	brne	.+22     	; 0x574 <bit_init+0x3c>
 55e:	24 b1       	in	r18, 0x04	; 4
 560:	81 e0       	ldi	r24, 0x01	; 1
 562:	90 e0       	ldi	r25, 0x00	; 0
 564:	02 c0       	rjmp	.+4      	; 0x56a <bit_init+0x32>
 566:	88 0f       	add	r24, r24
 568:	99 1f       	adc	r25, r25
 56a:	6a 95       	dec	r22
 56c:	e2 f7       	brpl	.-8      	; 0x566 <bit_init+0x2e>
 56e:	82 2b       	or	r24, r18
 570:	84 b9       	out	0x04, r24	; 4
 572:	08 95       	ret
 574:	88 97       	sbiw	r24, 0x28	; 40
 576:	09 f0       	breq	.+2      	; 0x57a <bit_init+0x42>
 578:	47 c0       	rjmp	.+142    	; 0x608 <bit_init+0xd0>
 57a:	27 b1       	in	r18, 0x07	; 7
 57c:	81 e0       	ldi	r24, 0x01	; 1
 57e:	90 e0       	ldi	r25, 0x00	; 0
 580:	02 c0       	rjmp	.+4      	; 0x586 <bit_init+0x4e>
 582:	88 0f       	add	r24, r24
 584:	99 1f       	adc	r25, r25
 586:	6a 95       	dec	r22
 588:	e2 f7       	brpl	.-8      	; 0x582 <bit_init+0x4a>
 58a:	82 2b       	or	r24, r18
 58c:	87 b9       	out	0x07, r24	; 7
 58e:	08 95       	ret
 590:	8b 32       	cpi	r24, 0x2B	; 43
 592:	91 05       	cpc	r25, r1
 594:	69 f4       	brne	.+26     	; 0x5b0 <bit_init+0x78>
 596:	5a b1       	in	r21, 0x0a	; 10
 598:	21 e0       	ldi	r18, 0x01	; 1
 59a:	30 e0       	ldi	r19, 0x00	; 0
 59c:	06 2e       	mov	r0, r22
 59e:	02 c0       	rjmp	.+4      	; 0x5a4 <bit_init+0x6c>
 5a0:	22 0f       	add	r18, r18
 5a2:	33 1f       	adc	r19, r19
 5a4:	0a 94       	dec	r0
 5a6:	e2 f7       	brpl	.-8      	; 0x5a0 <bit_init+0x68>
 5a8:	20 95       	com	r18
 5aa:	25 23       	and	r18, r21
 5ac:	2a b9       	out	0x0a, r18	; 10
 5ae:	1f c0       	rjmp	.+62     	; 0x5ee <bit_init+0xb6>
 5b0:	85 32       	cpi	r24, 0x25	; 37
 5b2:	91 05       	cpc	r25, r1
 5b4:	69 f4       	brne	.+26     	; 0x5d0 <bit_init+0x98>
 5b6:	54 b1       	in	r21, 0x04	; 4
 5b8:	21 e0       	ldi	r18, 0x01	; 1
 5ba:	30 e0       	ldi	r19, 0x00	; 0
 5bc:	06 2e       	mov	r0, r22
 5be:	02 c0       	rjmp	.+4      	; 0x5c4 <bit_init+0x8c>
 5c0:	22 0f       	add	r18, r18
 5c2:	33 1f       	adc	r19, r19
 5c4:	0a 94       	dec	r0
 5c6:	e2 f7       	brpl	.-8      	; 0x5c0 <bit_init+0x88>
 5c8:	20 95       	com	r18
 5ca:	25 23       	and	r18, r21
 5cc:	24 b9       	out	0x04, r18	; 4
 5ce:	0f c0       	rjmp	.+30     	; 0x5ee <bit_init+0xb6>
 5d0:	88 32       	cpi	r24, 0x28	; 40
 5d2:	91 05       	cpc	r25, r1
 5d4:	61 f4       	brne	.+24     	; 0x5ee <bit_init+0xb6>
 5d6:	57 b1       	in	r21, 0x07	; 7
 5d8:	21 e0       	ldi	r18, 0x01	; 1
 5da:	30 e0       	ldi	r19, 0x00	; 0
 5dc:	06 2e       	mov	r0, r22
 5de:	02 c0       	rjmp	.+4      	; 0x5e4 <bit_init+0xac>
 5e0:	22 0f       	add	r18, r18
 5e2:	33 1f       	adc	r19, r19
 5e4:	0a 94       	dec	r0
 5e6:	e2 f7       	brpl	.-8      	; 0x5e0 <bit_init+0xa8>
 5e8:	20 95       	com	r18
 5ea:	25 23       	and	r18, r21
 5ec:	27 b9       	out	0x07, r18	; 7
 5ee:	41 11       	cpse	r20, r1
 5f0:	0b c0       	rjmp	.+22     	; 0x608 <bit_init+0xd0>
 5f2:	fc 01       	movw	r30, r24
 5f4:	40 81       	ld	r20, Z
 5f6:	21 e0       	ldi	r18, 0x01	; 1
 5f8:	30 e0       	ldi	r19, 0x00	; 0
 5fa:	02 c0       	rjmp	.+4      	; 0x600 <bit_init+0xc8>
 5fc:	22 0f       	add	r18, r18
 5fe:	33 1f       	adc	r19, r19
 600:	6a 95       	dec	r22
 602:	e2 f7       	brpl	.-8      	; 0x5fc <bit_init+0xc4>
 604:	24 2b       	or	r18, r20
 606:	20 83       	st	Z, r18
 608:	08 95       	ret

0000060a <bit_read>:
  #endif
}

uint8_t bit_read(volatile uint8_t *byte_adr, uint8_t bit_nr)
{
  if      (byte_adr == &PORTD)   return ((PIND>>bit_nr) & 0x01);
 60a:	8b 32       	cpi	r24, 0x2B	; 43
 60c:	91 05       	cpc	r25, r1
 60e:	49 f4       	brne	.+18     	; 0x622 <bit_read+0x18>
 610:	89 b1       	in	r24, 0x09	; 9
 612:	90 e0       	ldi	r25, 0x00	; 0
 614:	02 c0       	rjmp	.+4      	; 0x61a <bit_read+0x10>
 616:	95 95       	asr	r25
 618:	87 95       	ror	r24
 61a:	6a 95       	dec	r22
 61c:	e2 f7       	brpl	.-8      	; 0x616 <bit_read+0xc>
 61e:	81 70       	andi	r24, 0x01	; 1
 620:	08 95       	ret
  else if (byte_adr == &PORTB)   return ((PINB>>bit_nr) & 0x01);
 622:	85 32       	cpi	r24, 0x25	; 37
 624:	91 05       	cpc	r25, r1
 626:	49 f4       	brne	.+18     	; 0x63a <bit_read+0x30>
 628:	83 b1       	in	r24, 0x03	; 3
 62a:	90 e0       	ldi	r25, 0x00	; 0
 62c:	02 c0       	rjmp	.+4      	; 0x632 <bit_read+0x28>
 62e:	95 95       	asr	r25
 630:	87 95       	ror	r24
 632:	6a 95       	dec	r22
 634:	e2 f7       	brpl	.-8      	; 0x62e <bit_read+0x24>
 636:	81 70       	andi	r24, 0x01	; 1
 638:	08 95       	ret
  else if (byte_adr == &PORTC)   return ((PINC>>bit_nr) & 0x01);
 63a:	88 97       	sbiw	r24, 0x28	; 40
 63c:	49 f4       	brne	.+18     	; 0x650 <bit_read+0x46>
 63e:	86 b1       	in	r24, 0x06	; 6
 640:	90 e0       	ldi	r25, 0x00	; 0
 642:	02 c0       	rjmp	.+4      	; 0x648 <bit_read+0x3e>
 644:	95 95       	asr	r25
 646:	87 95       	ror	r24
 648:	6a 95       	dec	r22
 64a:	e2 f7       	brpl	.-8      	; 0x644 <bit_read+0x3a>
 64c:	81 70       	andi	r24, 0x01	; 1
 64e:	08 95       	ret
  else return 0;
 650:	80 e0       	ldi	r24, 0x00	; 0
}
 652:	08 95       	ret

00000654 <lcd_waitwhilebusy>:
  while (n > 0)                           // Ausgabe auf das Display (umgekehrt)
  {
    n--;
    lcd_char(buffer[n]);
  }
}
 654:	8a e0       	ldi	r24, 0x0A	; 10
 656:	90 e0       	ldi	r25, 0x00	; 0
 658:	0e 94 ab 01 	call	0x356	; 0x356 <delay_100us>
 65c:	08 95       	ret

0000065e <port_out>:
 65e:	cf 93       	push	r28
 660:	c8 2f       	mov	r28, r24
 662:	0e 94 77 01 	call	0x2ee	; 0x2ee <i2c_start>
 666:	8e e4       	ldi	r24, 0x4E	; 78
 668:	0e 94 84 01 	call	0x308	; 0x308 <i2c_write>
 66c:	8c 2f       	mov	r24, r28
 66e:	0e 94 84 01 	call	0x308	; 0x308 <i2c_write>
 672:	0e 94 80 01 	call	0x300	; 0x300 <i2c_stop>
 676:	cf 91       	pop	r28
 678:	08 95       	ret

0000067a <lowlevel_write>:
 67a:	cf 93       	push	r28
 67c:	c8 2f       	mov	r28, r24
 67e:	8c 60       	ori	r24, 0x0C	; 12
 680:	0e 94 2f 03 	call	0x65e	; 0x65e <port_out>
 684:	8c 2f       	mov	r24, r28
 686:	8b 7f       	andi	r24, 0xFB	; 251
 688:	88 60       	ori	r24, 0x08	; 8
 68a:	0e 94 2f 03 	call	0x65e	; 0x65e <port_out>
 68e:	cf 91       	pop	r28
 690:	08 95       	ret

00000692 <lcd_befehl>:
 692:	cf 93       	push	r28
 694:	c8 2f       	mov	r28, r24
 696:	0e 94 2a 03 	call	0x654	; 0x654 <lcd_waitwhilebusy>
 69a:	8c 2f       	mov	r24, r28
 69c:	80 7f       	andi	r24, 0xF0	; 240
 69e:	0e 94 3d 03 	call	0x67a	; 0x67a <lowlevel_write>
 6a2:	8c 2f       	mov	r24, r28
 6a4:	82 95       	swap	r24
 6a6:	80 7f       	andi	r24, 0xF0	; 240
 6a8:	0e 94 3d 03 	call	0x67a	; 0x67a <lowlevel_write>
 6ac:	cf 91       	pop	r28
 6ae:	08 95       	ret

000006b0 <lcd_daten>:
 6b0:	cf 93       	push	r28
 6b2:	c8 2f       	mov	r28, r24
 6b4:	0e 94 2a 03 	call	0x654	; 0x654 <lcd_waitwhilebusy>
 6b8:	8c 2f       	mov	r24, r28
 6ba:	80 7f       	andi	r24, 0xF0	; 240
 6bc:	81 60       	ori	r24, 0x01	; 1
 6be:	0e 94 3d 03 	call	0x67a	; 0x67a <lowlevel_write>
 6c2:	8c 2f       	mov	r24, r28
 6c4:	82 95       	swap	r24
 6c6:	80 7f       	andi	r24, 0xF0	; 240
 6c8:	81 60       	ori	r24, 0x01	; 1
 6ca:	0e 94 3d 03 	call	0x67a	; 0x67a <lowlevel_write>
 6ce:	cf 91       	pop	r28
 6d0:	08 95       	ret

000006d2 <lcd_init>:
 6d2:	8c e3       	ldi	r24, 0x3C	; 60
 6d4:	90 e0       	ldi	r25, 0x00	; 0
 6d6:	0e 94 ba 01 	call	0x374	; 0x374 <delay_ms>
 6da:	0e 94 6e 01 	call	0x2dc	; 0x2dc <i2c_init>
 6de:	80 e3       	ldi	r24, 0x30	; 48
 6e0:	0e 94 3d 03 	call	0x67a	; 0x67a <lowlevel_write>
 6e4:	84 e1       	ldi	r24, 0x14	; 20
 6e6:	90 e0       	ldi	r25, 0x00	; 0
 6e8:	0e 94 ba 01 	call	0x374	; 0x374 <delay_ms>
 6ec:	80 e3       	ldi	r24, 0x30	; 48
 6ee:	0e 94 3d 03 	call	0x67a	; 0x67a <lowlevel_write>
 6f2:	8a e0       	ldi	r24, 0x0A	; 10
 6f4:	90 e0       	ldi	r25, 0x00	; 0
 6f6:	0e 94 ba 01 	call	0x374	; 0x374 <delay_ms>
 6fa:	80 e3       	ldi	r24, 0x30	; 48
 6fc:	0e 94 3d 03 	call	0x67a	; 0x67a <lowlevel_write>
 700:	8a e0       	ldi	r24, 0x0A	; 10
 702:	90 e0       	ldi	r25, 0x00	; 0
 704:	0e 94 ba 01 	call	0x374	; 0x374 <delay_ms>
 708:	80 e2       	ldi	r24, 0x20	; 32
 70a:	0e 94 3d 03 	call	0x67a	; 0x67a <lowlevel_write>
 70e:	88 e2       	ldi	r24, 0x28	; 40
 710:	0e 94 49 03 	call	0x692	; 0x692 <lcd_befehl>
 714:	8c e0       	ldi	r24, 0x0C	; 12
 716:	0e 94 49 03 	call	0x692	; 0x692 <lcd_befehl>
 71a:	84 e1       	ldi	r24, 0x14	; 20
 71c:	0e 94 49 03 	call	0x692	; 0x692 <lcd_befehl>
 720:	08 95       	ret

00000722 <lcd_clear>:
 722:	81 e0       	ldi	r24, 0x01	; 1
 724:	0e 94 49 03 	call	0x692	; 0x692 <lcd_befehl>
 728:	08 95       	ret

0000072a <lcd_setcursor>:
 72a:	83 30       	cpi	r24, 0x03	; 3
 72c:	31 f0       	breq	.+12     	; 0x73a <lcd_setcursor+0x10>
 72e:	84 30       	cpi	r24, 0x04	; 4
 730:	31 f0       	breq	.+12     	; 0x73e <lcd_setcursor+0x14>
 732:	82 30       	cpi	r24, 0x02	; 2
 734:	31 f4       	brne	.+12     	; 0x742 <lcd_setcursor+0x18>
 736:	90 e4       	ldi	r25, 0x40	; 64
 738:	05 c0       	rjmp	.+10     	; 0x744 <lcd_setcursor+0x1a>
 73a:	90 e1       	ldi	r25, 0x10	; 16
 73c:	03 c0       	rjmp	.+6      	; 0x744 <lcd_setcursor+0x1a>
 73e:	90 e5       	ldi	r25, 0x50	; 80
 740:	01 c0       	rjmp	.+2      	; 0x744 <lcd_setcursor+0x1a>
 742:	90 e0       	ldi	r25, 0x00	; 0
 744:	8f ef       	ldi	r24, 0xFF	; 255
 746:	86 0f       	add	r24, r22
 748:	89 0f       	add	r24, r25
 74a:	80 68       	ori	r24, 0x80	; 128
 74c:	0e 94 49 03 	call	0x692	; 0x692 <lcd_befehl>
 750:	08 95       	ret

00000752 <lcd_lookup>:
 752:	86 3d       	cpi	r24, 0xD6	; 214
 754:	09 f1       	breq	.+66     	; 0x798 <lcd_lookup+0x46>
 756:	68 f4       	brcc	.+26     	; 0x772 <lcd_lookup+0x20>
 758:	80 3b       	cpi	r24, 0xB0	; 176
 75a:	51 f1       	breq	.+84     	; 0x7b0 <lcd_lookup+0x5e>
 75c:	28 f4       	brcc	.+10     	; 0x768 <lcd_lookup+0x16>
 75e:	8c 35       	cpi	r24, 0x5C	; 92
 760:	19 f1       	breq	.+70     	; 0x7a8 <lcd_lookup+0x56>
 762:	80 38       	cpi	r24, 0x80	; 128
 764:	19 f1       	breq	.+70     	; 0x7ac <lcd_lookup+0x5a>
 766:	08 95       	ret
 768:	85 3b       	cpi	r24, 0xB5	; 181
 76a:	e1 f0       	breq	.+56     	; 0x7a4 <lcd_lookup+0x52>
 76c:	84 3c       	cpi	r24, 0xC4	; 196
 76e:	71 f0       	breq	.+28     	; 0x78c <lcd_lookup+0x3a>
 770:	08 95       	ret
 772:	84 3e       	cpi	r24, 0xE4	; 228
 774:	59 f0       	breq	.+22     	; 0x78c <lcd_lookup+0x3a>
 776:	28 f4       	brcc	.+10     	; 0x782 <lcd_lookup+0x30>
 778:	8c 3d       	cpi	r24, 0xDC	; 220
 77a:	81 f0       	breq	.+32     	; 0x79c <lcd_lookup+0x4a>
 77c:	8f 3d       	cpi	r24, 0xDF	; 223
 77e:	81 f0       	breq	.+32     	; 0x7a0 <lcd_lookup+0x4e>
 780:	08 95       	ret
 782:	86 3f       	cpi	r24, 0xF6	; 246
 784:	29 f0       	breq	.+10     	; 0x790 <lcd_lookup+0x3e>
 786:	8c 3f       	cpi	r24, 0xFC	; 252
 788:	29 f0       	breq	.+10     	; 0x794 <lcd_lookup+0x42>
 78a:	08 95       	ret
 78c:	81 ee       	ldi	r24, 0xE1	; 225
 78e:	08 95       	ret
 790:	8f ee       	ldi	r24, 0xEF	; 239
 792:	08 95       	ret
 794:	85 ef       	ldi	r24, 0xF5	; 245
 796:	08 95       	ret
 798:	8f ee       	ldi	r24, 0xEF	; 239
 79a:	08 95       	ret
 79c:	85 ef       	ldi	r24, 0xF5	; 245
 79e:	08 95       	ret
 7a0:	82 ee       	ldi	r24, 0xE2	; 226
 7a2:	08 95       	ret
 7a4:	84 ee       	ldi	r24, 0xE4	; 228
 7a6:	08 95       	ret
 7a8:	84 ea       	ldi	r24, 0xA4	; 164
 7aa:	08 95       	ret
 7ac:	83 ed       	ldi	r24, 0xD3	; 211
 7ae:	08 95       	ret
 7b0:	8f ed       	ldi	r24, 0xDF	; 223
 7b2:	08 95       	ret

000007b4 <lcd_char>:
 7b4:	0e 94 a9 03 	call	0x752	; 0x752 <lcd_lookup>
 7b8:	0e 94 58 03 	call	0x6b0	; 0x6b0 <lcd_daten>
 7bc:	08 95       	ret

000007be <lcd_print>:
 7be:	cf 93       	push	r28
 7c0:	df 93       	push	r29
 7c2:	ec 01       	movw	r28, r24
 7c4:	88 81       	ld	r24, Y
 7c6:	88 23       	and	r24, r24
 7c8:	31 f0       	breq	.+12     	; 0x7d6 <lcd_print+0x18>
 7ca:	21 96       	adiw	r28, 0x01	; 1
 7cc:	0e 94 da 03 	call	0x7b4	; 0x7b4 <lcd_char>
 7d0:	89 91       	ld	r24, Y+
 7d2:	81 11       	cpse	r24, r1
 7d4:	fb cf       	rjmp	.-10     	; 0x7cc <lcd_print+0xe>
 7d6:	df 91       	pop	r29
 7d8:	cf 91       	pop	r28
 7da:	08 95       	ret

000007dc <lcd_int>:
                 Display. Führende Nullen werden zu blank.
Eingang:         Byte
Ausgang:         ---
==============================================================*/
void lcd_int(uint16_t val)
{	
 7dc:	0f 93       	push	r16
 7de:	1f 93       	push	r17
 7e0:	cf 93       	push	r28
 7e2:	df 93       	push	r29
 7e4:	00 d0       	rcall	.+0      	; 0x7e6 <lcd_int+0xa>
 7e6:	00 d0       	rcall	.+0      	; 0x7e8 <lcd_int+0xc>
 7e8:	1f 92       	push	r1
 7ea:	cd b7       	in	r28, 0x3d	; 61
 7ec:	de b7       	in	r29, 0x3e	; 62
 7ee:	fc 01       	movw	r30, r24
  uint8_t buffer[5];
  uint8_t n = 0;	
 7f0:	80 e0       	ldi	r24, 0x00	; 0
	
  do
  {
    buffer[n++] = val%10 + '0';
 7f2:	41 e0       	ldi	r20, 0x01	; 1
 7f4:	48 0f       	add	r20, r24
 7f6:	01 e0       	ldi	r16, 0x01	; 1
 7f8:	10 e0       	ldi	r17, 0x00	; 0
 7fa:	0c 0f       	add	r16, r28
 7fc:	1d 1f       	adc	r17, r29
 7fe:	08 0f       	add	r16, r24
 800:	11 1d       	adc	r17, r1
 802:	9f 01       	movw	r18, r30
 804:	ad ec       	ldi	r26, 0xCD	; 205
 806:	bc ec       	ldi	r27, 0xCC	; 204
 808:	0e 94 56 04 	call	0x8ac	; 0x8ac <__umulhisi3>
 80c:	96 95       	lsr	r25
 80e:	87 95       	ror	r24
 810:	96 95       	lsr	r25
 812:	87 95       	ror	r24
 814:	96 95       	lsr	r25
 816:	87 95       	ror	r24
 818:	9c 01       	movw	r18, r24
 81a:	22 0f       	add	r18, r18
 81c:	33 1f       	adc	r19, r19
 81e:	88 0f       	add	r24, r24
 820:	99 1f       	adc	r25, r25
 822:	88 0f       	add	r24, r24
 824:	99 1f       	adc	r25, r25
 826:	88 0f       	add	r24, r24
 828:	99 1f       	adc	r25, r25
 82a:	82 0f       	add	r24, r18
 82c:	93 1f       	adc	r25, r19
 82e:	9f 01       	movw	r18, r30
 830:	28 1b       	sub	r18, r24
 832:	39 0b       	sbc	r19, r25
 834:	c9 01       	movw	r24, r18
 836:	80 5d       	subi	r24, 0xD0	; 208
 838:	d8 01       	movw	r26, r16
 83a:	8c 93       	st	X, r24
  } while ((val /= 10) > 0);
 83c:	9f 01       	movw	r18, r30
 83e:	ad ec       	ldi	r26, 0xCD	; 205
 840:	bc ec       	ldi	r27, 0xCC	; 204
 842:	0e 94 56 04 	call	0x8ac	; 0x8ac <__umulhisi3>
 846:	fc 01       	movw	r30, r24
 848:	f6 95       	lsr	r31
 84a:	e7 95       	ror	r30
 84c:	f6 95       	lsr	r31
 84e:	e7 95       	ror	r30
 850:	f6 95       	lsr	r31
 852:	e7 95       	ror	r30
  uint8_t buffer[5];
  uint8_t n = 0;	
	
  do
  {
    buffer[n++] = val%10 + '0';
 854:	84 2f       	mov	r24, r20
  } while ((val /= 10) > 0);
 856:	30 97       	sbiw	r30, 0x00	; 0
 858:	61 f6       	brne	.-104    	; 0x7f2 <lcd_int+0x16>
		
  while (n<5)                   // Rest von buffer mit blank füllen
 85a:	45 30       	cpi	r20, 0x05	; 5
 85c:	70 f4       	brcc	.+28     	; 0x87a <lcd_int+0x9e>
  {
    buffer[n++] = ' ';					
 85e:	80 e2       	ldi	r24, 0x20	; 32
 860:	11 e0       	ldi	r17, 0x01	; 1
 862:	14 0f       	add	r17, r20
 864:	e1 e0       	ldi	r30, 0x01	; 1
 866:	f0 e0       	ldi	r31, 0x00	; 0
 868:	ec 0f       	add	r30, r28
 86a:	fd 1f       	adc	r31, r29
 86c:	e4 0f       	add	r30, r20
 86e:	f1 1d       	adc	r31, r1
 870:	80 83       	st	Z, r24
 872:	41 2f       	mov	r20, r17
  do
  {
    buffer[n++] = val%10 + '0';
  } while ((val /= 10) > 0);
		
  while (n<5)                   // Rest von buffer mit blank füllen
 874:	15 30       	cpi	r17, 0x05	; 5
 876:	a1 f7       	brne	.-24     	; 0x860 <lcd_int+0x84>
 878:	03 c0       	rjmp	.+6      	; 0x880 <lcd_int+0xa4>
  {
    buffer[n++] = ' ';					
  }

  while (n > 0)                 // Ausgabe auf das Display (umgekehrt)
 87a:	44 23       	and	r20, r20
 87c:	69 f0       	breq	.+26     	; 0x898 <lcd_int+0xbc>
  uint8_t buffer[5];
  uint8_t n = 0;	
	
  do
  {
    buffer[n++] = val%10 + '0';
 87e:	14 2f       	mov	r17, r20
    buffer[n++] = ' ';					
  }

  while (n > 0)                 // Ausgabe auf das Display (umgekehrt)
  {
    n--;
 880:	11 50       	subi	r17, 0x01	; 1
    lcd_char(buffer[n]);
 882:	e1 e0       	ldi	r30, 0x01	; 1
 884:	f0 e0       	ldi	r31, 0x00	; 0
 886:	ec 0f       	add	r30, r28
 888:	fd 1f       	adc	r31, r29
 88a:	e1 0f       	add	r30, r17
 88c:	f1 1d       	adc	r31, r1
 88e:	80 81       	ld	r24, Z
 890:	0e 94 da 03 	call	0x7b4	; 0x7b4 <lcd_char>
  while (n<5)                   // Rest von buffer mit blank füllen
  {
    buffer[n++] = ' ';					
  }

  while (n > 0)                 // Ausgabe auf das Display (umgekehrt)
 894:	11 11       	cpse	r17, r1
 896:	f4 cf       	rjmp	.-24     	; 0x880 <lcd_int+0xa4>
  {
    n--;
    lcd_char(buffer[n]);
  }
}
 898:	0f 90       	pop	r0
 89a:	0f 90       	pop	r0
 89c:	0f 90       	pop	r0
 89e:	0f 90       	pop	r0
 8a0:	0f 90       	pop	r0
 8a2:	df 91       	pop	r29
 8a4:	cf 91       	pop	r28
 8a6:	1f 91       	pop	r17
 8a8:	0f 91       	pop	r16
 8aa:	08 95       	ret

000008ac <__umulhisi3>:
 8ac:	a2 9f       	mul	r26, r18
 8ae:	b0 01       	movw	r22, r0
 8b0:	b3 9f       	mul	r27, r19
 8b2:	c0 01       	movw	r24, r0
 8b4:	a3 9f       	mul	r26, r19
 8b6:	70 0d       	add	r23, r0
 8b8:	81 1d       	adc	r24, r1
 8ba:	11 24       	eor	r1, r1
 8bc:	91 1d       	adc	r25, r1
 8be:	b2 9f       	mul	r27, r18
 8c0:	70 0d       	add	r23, r0
 8c2:	81 1d       	adc	r24, r1
 8c4:	11 24       	eor	r1, r1
 8c6:	91 1d       	adc	r25, r1
 8c8:	08 95       	ret

000008ca <_exit>:
 8ca:	f8 94       	cli

000008cc <__stop_program>:
 8cc:	ff cf       	rjmp	.-2      	; 0x8cc <__stop_program>
