#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Apr 11 02:31:32 2019
# Process ID: 13872
# Current directory: C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10164 C:\Users\Jon\Desktop\capstone\RISC-V-Processor\rv32i_pipelined\rv32i_pipelined.xpr
# Log file: C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined/vivado.log
# Journal file: C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 744.074 ; gain = 139.711
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd}
Adding cell -- xilinx.com:module_ref:ALU:1.0 - ALU_0
Adding cell -- xilinx.com:module_ref:Descrambler:1.0 - Descrambler_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:module_ref:brach_logic:1.0 - brach_logic_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:module_ref:debounce:1.0 - debounce_0
Adding cell -- xilinx.com:module_ref:hazard_count:1.0 - hazard_count_0
Adding cell -- xilinx.com:module_ref:hazard_logic:1.0 - hazard_logic_0
Adding cell -- xilinx.com:module_ref:instruction_clear:1.0 - instruction_clear_0
Adding cell -- xilinx.com:module_ref:mux_output:1.0 - mux_output_0
Adding cell -- xilinx.com:module_ref:mux_reg_descr_alu:1.0 - mux_reg_descr_alu_0
Adding cell -- xilinx.com:module_ref:mux_reg_pc_alu:1.0 - mux_reg_pc_alu_0
Adding cell -- xilinx.com:module_ref:mux_reg_write:1.0 - mux_reg_write_0
Adding cell -- xilinx.com:module_ref:pc_logic:1.0 - pc_logic_0
Adding cell -- xilinx.com:module_ref:program_counter:1.0 - program_counter_1
Adding cell -- xilinx.com:module_ref:stage_DE:1.0 - stage_DE_0
Adding cell -- xilinx.com:module_ref:stage_EM:1.0 - stage_EM_0
Adding cell -- xilinx.com:module_ref:stage_FD:1.0 - stage_FD_0
Adding cell -- xilinx.com:module_ref:stage_MW:1.0 - stage_MW_0
Adding cell -- xilinx.com:module_ref:RV32I:1.0 - RV32I_0
Adding cell -- xilinx.com:module_ref:alu_signals:1.0 - alu_signals_0
Adding cell -- xilinx.com:module_ref:pc_shift_down:1.0 - pc_shift_down_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_1
Adding cell -- xilinx.com:module_ref:post_memory_logic:1.0 - post_memory_logic_0
Adding cell -- xilinx.com:module_ref:clock_div:1.0 - clock_div_0
Adding cell -- xilinx.com:module_ref:clock_div:1.0 - clock_div_1
Adding cell -- xilinx.com:module_ref:pre_memory_logic:1.0 - pre_memory_logic_0
Adding cell -- xilinx.com:module_ref:terminal_tld:1.0 - terminal_tld_0
Adding cell -- xilinx.com:module_ref:registers:1.0 - registers_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /blk_mem_gen_0/ena(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /blk_mem_gen_0/enb(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /hazard_count_0/clk_en(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /program_counter_1/clk_en(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /stage_DE_0/clk_en(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /stage_EM_0/clk_en(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /stage_FD_0/clk_en(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /stage_MW_0/clk_en(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /blk_mem_gen_1/ena(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /registers_0/clk_en(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /debounce_0/dbnc(undef) and /program_counter_1/rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_1/div_clk(clk) and /blk_mem_gen_1/enb(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_1/div_clk(clk) and /terminal_tld_0/clk_en(undef)
Successfully read diagram <RV32I_pipelined> from BD file <C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd>
close [ open C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/new/input_handler.vhd w ]
add_files C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/new/input_handler.vhd
update_compile_order -fileset sources_1
create_bd_cell -type module -reference input_handler input_handler_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property location {13 5759 1193} [get_bd_cells input_handler_0]
open_bd_design {C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd}
open_bd_design {C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd}
open_bd_design {C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd}
open_bd_design {C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd}
create_bd_cell -type module -reference input_handler input_handler_1
delete_bd_objs [get_bd_cells input_handler_1]
open_bd_design {C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd}
open_bd_design {C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd}
open_bd_design {C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd}
regenerate_bd_layout
open_bd_design {C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd}
open_bd_design {C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd}
create_bd_port -dir I -from 3 -to 0 -type data btn
connect_bd_net [get_bd_ports btn] [get_bd_pins input_handler_0/btn]
create_bd_port -dir I -from 3 -to 0 -type data sw
connect_bd_net [get_bd_ports sw] [get_bd_pins input_handler_0/sw]
open_bd_design {C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd}
regenerate_bd_layout
regenerate_bd_layout
update_module_reference RV32I_pipelined_registers_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd'
INFO: [IP_Flow 19-1972] Upgraded RV32I_pipelined_registers_0_0 from registers_v1_0 1.0 to registers_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'input_regout'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'RV32I_pipelined_registers_0_0'. These changes may impact your design.
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /registers_0_upgraded_ipi/clk_en(undef)
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'RV32I_pipelined_registers_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\Jon\Desktop\capstone\RISC-V-Processor\rv32i_pipelined\rv32i_pipelined.srcs\sources_1\bd\RV32I_pipelined\RV32I_pipelined.bd> 
Wrote  : <C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/ui/bd_190b32e9.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 965.535 ; gain = 0.000
connect_bd_net [get_bd_pins input_handler_0/input_regout] [get_bd_pins registers_0/input_regout]
delete_bd_objs [get_bd_nets btn_0_1]
delete_bd_objs [get_bd_ports btn3]
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets debounce_0_dbnc] [get_bd_cells debounce_0]
delete_bd_objs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 976.035 ; gain = 1.016
update_compile_order -fileset sources_1
save_bd_design
Wrote  : <C:\Users\Jon\Desktop\capstone\RISC-V-Processor\rv32i_pipelined\rv32i_pipelined.srcs\sources_1\bd\RV32I_pipelined\RV32I_pipelined.bd> 
Wrote  : <C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/ui/bd_190b32e9.ui> 
set_property location {1 233 837} [get_bd_cells input_handler_0]
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
update_module_reference RV32I_pipelined_registers_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd'
INFO: [IP_Flow 19-1972] Upgraded RV32I_pipelined_registers_0_0 from registers_v1_0 1.0 to registers_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /registers_0_upgraded_ipi/clk_en(undef)
Wrote  : <C:\Users\Jon\Desktop\capstone\RISC-V-Processor\rv32i_pipelined\rv32i_pipelined.srcs\sources_1\bd\RV32I_pipelined\RV32I_pipelined.bd> 
Wrote  : <C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/ui/bd_190b32e9.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:45 . Memory (MB): peak = 1080.043 ; gain = 0.000
update_module_reference {RV32I_pipelined_input_handler_0_0 RV32I_pipelined_input_handler_1_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd'
INFO: [IP_Flow 19-1972] Upgraded RV32I_pipelined_input_handler_0_0 from input_handler_v1_0 1.0 to input_handler_v1_0 1.0
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'clk' (xilinx.com:signal:clock:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'RV32I_pipelined_input_handler_0_0'.
WARNING: [IP_Flow 19-4698] Upgrade has added port 'clk'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'RV32I_pipelined_input_handler_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'RV32I_pipelined_input_handler_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\Jon\Desktop\capstone\RISC-V-Processor\rv32i_pipelined\rv32i_pipelined.srcs\sources_1\bd\RV32I_pipelined\RV32I_pipelined.bd> 
Wrote  : <C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/ui/bd_190b32e9.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:01:27 . Memory (MB): peak = 1080.043 ; gain = 0.000
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins input_handler_0/clk] [get_bd_pins clk_wiz_0/clk_out1]
update_module_reference {RV32I_pipelined_input_handler_1_0 RV32I_pipelined_input_handler_0_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd'
INFO: [IP_Flow 19-1972] Upgraded RV32I_pipelined_input_handler_0_0 from input_handler_v1_0 1.0 to input_handler_v1_0 1.0
Wrote  : <C:\Users\Jon\Desktop\capstone\RISC-V-Processor\rv32i_pipelined\rv32i_pipelined.srcs\sources_1\bd\RV32I_pipelined\RV32I_pipelined.bd> 
close [ open C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/new/clock_div_programmable.vhd w ]
add_files C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/new/clock_div_programmable.vhd
update_compile_order -fileset sources_1
update_module_reference {RV32I_pipelined_input_handler_0_0 RV32I_pipelined_input_handler_1_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd'
INFO: [IP_Flow 19-1972] Upgraded RV32I_pipelined_input_handler_0_0 from input_handler_v1_0 1.0 to input_handler_v1_0 1.0
Wrote  : <C:\Users\Jon\Desktop\capstone\RISC-V-Processor\rv32i_pipelined\rv32i_pipelined.srcs\sources_1\bd\RV32I_pipelined\RV32I_pipelined.bd> 
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 11 15:15:17 2019...
