#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Mar 27 03:06:08 2019
# Process ID: 12640
# Current directory: E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20832 E:\ECE532\WorkSpace\IPU_proj\Verification\MB_Validation\MB_Validation.xpr
# Log file: E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/vivado.log
# Journal file: E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0324-1715'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/WorkSpace/IPU_proj/IP_Space'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0325-0030'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 981.852 ; gain = 220.512
update_compile_order -fileset sources_1
open_bd_design {E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/vi_sys.bd}
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:user:IPU:2.9 - IPU_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <vi_sys> from BD file <E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/vi_sys.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1084.813 ; gain = 91.742
set_property  ip_repo_paths  {e:/ECE532/WorkSpace/IPU_proj/Packaged/0324-1715 E:/ECE532/WorkSpace/IPU_proj/Packaged/0327-0230 e:/ECE532/WorkSpace/IPU_proj/IP_Space e:/ECE532/WorkSpace/IPU_proj/Packaged/0325-0030} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0324-1715'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0327-0230'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/WorkSpace/IPU_proj/IP_Space'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0325-0030'.
set_property  ip_repo_paths  {e:/ECE532/WorkSpace/IPU_proj/Packaged/0324-1715 e:/ECE532/WorkSpace/IPU_proj/Packaged/0327-0230 e:/ECE532/WorkSpace/IPU_proj/Packaged/0325-0030} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0324-1715'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0327-0230'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0325-0030'.
update_ip_catalog
update_ip_catalog
open_bd_design {E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/vi_sys.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:IPU:2.10 [get_ips  vi_sys_IPU_0_0] -log ip_upgrade.log
Upgrading 'E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/vi_sys.bd'
INFO: [IP_Flow 19-1972] Upgraded vi_sys_IPU_0_0 from IPU_v2_9 2.9 to IPU_v2_10 2.10
Wrote  : <E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/vi_sys.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips vi_sys_IPU_0_0] -no_script -sync -force -quiet
generate_target all [get_files  E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/vi_sys.bd]
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
Wrote  : <E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/vi_sys.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/synth/vi_sys.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/sim/vi_sys.v
VHDL Output written to : E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/hdl/vi_sys_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [BD 41-1029] Generation completed for the IP Integrator block IPU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
Exporting to file E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/hw_handoff/vi_sys.hwh
Generated Block Design Tcl file E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/hw_handoff/vi_sys_bd.tcl
Generated Hardware Definition File E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/synth/vi_sys.hwdef
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1539.949 ; gain = 284.109
catch { config_ip_cache -export [get_ips -all vi_sys_IPU_0_0] }
export_ip_user_files -of_objects [get_files E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/vi_sys.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/vi_sys.bd]
launch_runs -jobs 6 vi_sys_IPU_0_0_synth_1
[Wed Mar 27 03:09:33 2019] Launched vi_sys_IPU_0_0_synth_1...
Run output will be captured here: E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.runs/vi_sys_IPU_0_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/vi_sys.bd] -directory E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.ip_user_files/sim_scripts -ip_user_files_dir E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.ip_user_files -ipstatic_source_dir E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.cache/compile_simlib/modelsim} {questa=E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.cache/compile_simlib/questa} {riviera=E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.cache/compile_simlib/riviera} {activehdl=E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 6
[Wed Mar 27 03:13:51 2019] Launched synth_1...
Run output will be captured here: E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Wed Mar 27 03:16:58 2019] Launched impl_1...
Run output will be captured here: E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_IPU_0_0/vi_sys_IPU_0_0.dcp' for cell 'vi_sys_i/IPU_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_axi_bram_ctrl_0_0/vi_sys_axi_bram_ctrl_0_0.dcp' for cell 'vi_sys_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_axi_uartlite_0_0/vi_sys_axi_uartlite_0_0.dcp' for cell 'vi_sys_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_blk_mem_gen_0_0/vi_sys_blk_mem_gen_0_0.dcp' for cell 'vi_sys_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_clk_wiz_1_0/vi_sys_clk_wiz_1_0.dcp' for cell 'vi_sys_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_mdm_1_0/vi_sys_mdm_1_0.dcp' for cell 'vi_sys_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_microblaze_0_0/vi_sys_microblaze_0_0.dcp' for cell 'vi_sys_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_microblaze_0_axi_intc_0/vi_sys_microblaze_0_axi_intc_0.dcp' for cell 'vi_sys_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_microblaze_0_xlconcat_0/vi_sys_microblaze_0_xlconcat_0.dcp' for cell 'vi_sys_i/microblaze_0_xlconcat'
INFO: [Project 1-454] Reading design checkpoint 'e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_rst_clk_wiz_1_100M_0/vi_sys_rst_clk_wiz_1_100M_0.dcp' for cell 'vi_sys_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_xbar_1/vi_sys_xbar_1.dcp' for cell 'vi_sys_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_xbar_0/vi_sys_xbar_0.dcp' for cell 'vi_sys_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_dlmb_bram_if_cntlr_0/vi_sys_dlmb_bram_if_cntlr_0.dcp' for cell 'vi_sys_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_dlmb_v10_0/vi_sys_dlmb_v10_0.dcp' for cell 'vi_sys_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_ilmb_bram_if_cntlr_0/vi_sys_ilmb_bram_if_cntlr_0.dcp' for cell 'vi_sys_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_ilmb_v10_0/vi_sys_ilmb_v10_0.dcp' for cell 'vi_sys_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_lmb_bram_0/vi_sys_lmb_bram_0.dcp' for cell 'vi_sys_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 627 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_microblaze_0_0/vi_sys_microblaze_0_0.xdc] for cell 'vi_sys_i/microblaze_0/U0'
Finished Parsing XDC File [e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_microblaze_0_0/vi_sys_microblaze_0_0.xdc] for cell 'vi_sys_i/microblaze_0/U0'
Parsing XDC File [e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_microblaze_0_axi_intc_0/vi_sys_microblaze_0_axi_intc_0.xdc] for cell 'vi_sys_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_microblaze_0_axi_intc_0/vi_sys_microblaze_0_axi_intc_0.xdc] for cell 'vi_sys_i/microblaze_0_axi_intc/U0'
Parsing XDC File [e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_mdm_1_0/vi_sys_mdm_1_0.xdc] for cell 'vi_sys_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_mdm_1_0/vi_sys_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2307.281 ; gain = 560.121
Finished Parsing XDC File [e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_mdm_1_0/vi_sys_mdm_1_0.xdc] for cell 'vi_sys_i/mdm_1/U0'
Parsing XDC File [e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_clk_wiz_1_0/vi_sys_clk_wiz_1_0_board.xdc] for cell 'vi_sys_i/clk_wiz_1/inst'
Finished Parsing XDC File [e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_clk_wiz_1_0/vi_sys_clk_wiz_1_0_board.xdc] for cell 'vi_sys_i/clk_wiz_1/inst'
Parsing XDC File [e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_clk_wiz_1_0/vi_sys_clk_wiz_1_0.xdc] for cell 'vi_sys_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_clk_wiz_1_0/vi_sys_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_clk_wiz_1_0/vi_sys_clk_wiz_1_0.xdc] for cell 'vi_sys_i/clk_wiz_1/inst'
Parsing XDC File [e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_rst_clk_wiz_1_100M_0/vi_sys_rst_clk_wiz_1_100M_0_board.xdc] for cell 'vi_sys_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_rst_clk_wiz_1_100M_0/vi_sys_rst_clk_wiz_1_100M_0_board.xdc] for cell 'vi_sys_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_rst_clk_wiz_1_100M_0/vi_sys_rst_clk_wiz_1_100M_0.xdc] for cell 'vi_sys_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_rst_clk_wiz_1_100M_0/vi_sys_rst_clk_wiz_1_100M_0.xdc] for cell 'vi_sys_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_axi_uartlite_0_0/vi_sys_axi_uartlite_0_0_board.xdc] for cell 'vi_sys_i/axi_uartlite_0/U0'
Finished Parsing XDC File [e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_axi_uartlite_0_0/vi_sys_axi_uartlite_0_0_board.xdc] for cell 'vi_sys_i/axi_uartlite_0/U0'
Parsing XDC File [e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_axi_uartlite_0_0/vi_sys_axi_uartlite_0_0.xdc] for cell 'vi_sys_i/axi_uartlite_0/U0'
Finished Parsing XDC File [e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_axi_uartlite_0_0/vi_sys_axi_uartlite_0_0.xdc] for cell 'vi_sys_i/axi_uartlite_0/U0'
Parsing XDC File [e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_dlmb_v10_0/vi_sys_dlmb_v10_0.xdc] for cell 'vi_sys_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_dlmb_v10_0/vi_sys_dlmb_v10_0.xdc] for cell 'vi_sys_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_ilmb_v10_0/vi_sys_ilmb_v10_0.xdc] for cell 'vi_sys_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_ilmb_v10_0/vi_sys_ilmb_v10_0.xdc] for cell 'vi_sys_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/constrs_1/new/vi_sys_constraints.xdc]
Finished Parsing XDC File [E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/constrs_1/new/vi_sys_constraints.xdc]
Parsing XDC File [e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_microblaze_0_axi_intc_0/vi_sys_microblaze_0_axi_intc_0_clocks.xdc] for cell 'vi_sys_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_microblaze_0_axi_intc_0/vi_sys_microblaze_0_axi_intc_0_clocks.xdc] for cell 'vi_sys_i/microblaze_0_axi_intc/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'vi_sys_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

open_run: Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2308.668 ; gain = 764.523
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2394.129 ; gain = 85.461
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 626 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.621 . Memory (MB): peak = 2431.957 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.621 . Memory (MB): peak = 2431.957 ; gain = 0.000
Generating merged BMM file for the design top 'vi_sys_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  SRLC16E => SRL16E: 1 instances

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2431.957 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Mar 27 03:22:08 2019] Launched impl_1...
Run output will be captured here: E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.runs/impl_1/runme.log
file copy -force E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.runs/impl_1/vi_sys_wrapper.sysdef E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.sdk/vi_sys_wrapper.hdf

INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
report_drc -name drc_1 -ruledecks {default}
Command: report_drc -name drc_1 -ruledecks default
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc completed successfully
launch_sdk -workspace E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.sdk -hwspec E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.sdk/vi_sys_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.sdk -hwspec E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.sdk/vi_sys_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/vi_sys.bd}
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
open_bd_design {E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/vi_sys.bd}
file copy -force E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.runs/impl_1/vi_sys_wrapper.sysdef E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.sdk/vi_sys_wrapper.hdf

launch_sdk -workspace E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.sdk -hwspec E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.sdk/vi_sys_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.sdk -hwspec E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.sdk/vi_sys_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Mar 27 03:41:41 2019] Launched impl_1...
Run output will be captured here: E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.runs/impl_1/runme.log
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
file mkdir E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.sdk
file copy -force E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.runs/impl_1/vi_sys_wrapper.sysdef E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.sdk/vi_sys_wrapper.hdf

launch_sdk -workspace E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.sdk -hwspec E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.sdk/vi_sys_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.sdk -hwspec E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.sdk/vi_sys_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 27 04:06:58 2019...
