Release 9.1i - xst J.30
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.36 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.36 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: schema3_1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "schema3_1.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "schema3_1"
Output Format                      : NGC
Target Device                      : xc3s2000-5-fg456

---- Source Options
Top Module Name                    : schema3_1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : schema3_1.lso
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "schema3_1.vf" in library work
Module <schema3_1> compiled
No errors in compilation
Analysis of file <"schema3_1.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <schema3_1> in library <work>.

WARNING:Xst:2591 - "schema3_1.vf" line 90: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "schema3_1.vf" line 107: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "schema3_1.vf" line 93: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "schema3_1.vf" line 102: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "schema3_1.vf" line 102: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "schema3_1.vf" line 102: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <schema3_1>.
Module <schema3_1> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <FF1> in unit <schema3_1>.
    Set user-defined property "INIT =  0" for instance <FF2> in unit <schema3_1>.
    Set user-defined property "INIT =  0" for instance <FF3> in unit <schema3_1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_149> in unit <schema3_1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <XLXI_149> in unit <schema3_1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <XLXI_149> in unit <schema3_1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_149> in unit <schema3_1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_150> in unit <schema3_1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <XLXI_150> in unit <schema3_1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_150> in unit <schema3_1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_183> in unit <schema3_1>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_183> in unit <schema3_1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_183> in unit <schema3_1>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_183> in unit <schema3_1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <XLXI_218> in unit <schema3_1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_218> in unit <schema3_1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <XLXI_218> in unit <schema3_1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_218> in unit <schema3_1>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <schema3_1>.
    Related source file is "schema3_1.vf".
Unit <schema3_1> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '3s2000.nph' in environment C:\Xilinx91i.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 3
 Flip-Flops                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <schema3_1> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block schema3_1, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3
 Flip-Flops                                            : 3

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : schema3_1.ngr
Top Level Output File Name         : schema3_1
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 4

Cell Usage :
# BELS                             : 19
#      AND2B1                      : 3
#      AND3B1                      : 4
#      AND3B2                      : 3
#      AND3B3                      : 1
#      AND4B3                      : 1
#      BUF                         : 3
#      OR2                         : 1
#      OR3                         : 2
#      OR4                         : 1
# FlipFlops/Latches                : 3
#      FDC                         : 3
# IO Buffers                       : 4
#      IBUF                        : 2
#      IBUFG                       : 1
#      OBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s2000fg456-5 

 Number of Slices:                       2  out of  20480     0%  
 Number of Slice Flip Flops:             3  out of  40960     0%  
 Number of IOs:                          4
 Number of bonded IOBs:                  4  out of    333     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
IN_C                               | IBUFG                  | 3     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
IN_RST                             | IBUF                   | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.237ns (Maximum Frequency: 190.951MHz)
   Minimum input arrival time before clock: 4.175ns
   Maximum output required time after clock: 9.970ns
   Maximum combinational path delay: 8.908ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'IN_C'
  Clock period: 5.237ns (frequency: 190.951MHz)
  Total number of paths / destination ports: 21 / 3
-------------------------------------------------------------------------
Delay:               5.237ns (Levels of Logic = 3)
  Source:            FF3 (FF)
  Destination:       FF1 (FF)
  Source Clock:      IN_C rising
  Destination Clock: IN_C rising

  Data Path: FF3 to FF1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.626   0.681  FF3 (XLXN_386)
     BUF:I->O              9   0.479   0.955  XLXI_151 (Q<3>)
     AND3B1:I2->O          1   0.479   0.681  XLXI_86 (XLXN_472)
     OR3:I1->O             1   0.479   0.681  XLXI_223 (XLXN_471)
     FDC:D                     0.176          FF1
    ----------------------------------------
    Total                      5.237ns (2.239ns logic, 2.998ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'IN_C'
  Total number of paths / destination ports: 8 / 3
-------------------------------------------------------------------------
Offset:              4.175ns (Levels of Logic = 3)
  Source:            IN_X (PAD)
  Destination:       FF1 (FF)
  Destination Clock: IN_C rising

  Data Path: IN_X to FF1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   0.715   0.964  XLXI_149 (X)
     AND3B1:I1->O          1   0.479   0.681  XLXI_86 (XLXN_472)
     OR3:I1->O             1   0.479   0.681  XLXI_223 (XLXN_471)
     FDC:D                     0.176          FF1
    ----------------------------------------
    Total                      4.175ns (1.849ns logic, 2.326ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'IN_C'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              9.970ns (Levels of Logic = 4)
  Source:            FF3 (FF)
  Destination:       Y (PAD)
  Source Clock:      IN_C rising

  Data Path: FF3 to Y
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.626   0.681  FF3 (XLXN_386)
     BUF:I->O              9   0.479   0.955  XLXI_151 (Q<3>)
     AND3B2:I2->O          1   0.479   0.681  XLXI_233 (XLXN_493)
     OR2:I0->O             1   0.479   0.681  XLXI_231 (XLXN_457)
     OBUF:I->O                 4.909          XLXI_183 (Y)
    ----------------------------------------
    Total                      9.970ns (6.972ns logic, 2.998ns route)
                                       (69.9% logic, 30.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               8.908ns (Levels of Logic = 4)
  Source:            IN_X (PAD)
  Destination:       Y (PAD)

  Data Path: IN_X to Y
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   0.715   0.964  XLXI_149 (X)
     AND2B1:I1->O          1   0.479   0.681  XLXI_232 (XLXN_492)
     OR2:I1->O             1   0.479   0.681  XLXI_231 (XLXN_457)
     OBUF:I->O                 4.909          XLXI_183 (Y)
    ----------------------------------------
    Total                      8.908ns (6.582ns logic, 2.326ns route)
                                       (73.9% logic, 26.1% route)

=========================================================================
CPU : 2.72 / 3.09 s | Elapsed : 3.00 / 3.00 s
 
--> 

Total memory usage is 169292 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    0 (   0 filtered)

