{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 05 14:43:32 2022 " "Info: Processing started: Sat Nov 05 14:43:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off trabalho_ula -c trabalho_ula --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off trabalho_ula -c trabalho_ula --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "input_a\[0\] zero_out 20.435 ns Longest " "Info: Longest tpd from source pin \"input_a\[0\]\" to destination pin \"zero_out\" is 20.435 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns input_a\[0\] 1 PIN PIN_B9 8 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B9; Fanout = 8; PIN Node = 'input_a\[0\]'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_a[0] } "NODE_NAME" } } { "trabalho_ula.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/trabalho_ula.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.728 ns) + CELL(0.504 ns) 7.082 ns Add0~1 2 COMB LCCOMB_X33_Y24_N14 2 " "Info: 2: + IC(5.728 ns) + CELL(0.504 ns) = 7.082 ns; Loc. = LCCOMB_X33_Y24_N14; Fanout = 2; COMB Node = 'Add0~1'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.232 ns" { input_a[0] Add0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/users/pedro/downloads/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.492 ns Add0~2 3 COMB LCCOMB_X33_Y24_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.410 ns) = 7.492 ns; Loc. = LCCOMB_X33_Y24_N16; Fanout = 2; COMB Node = 'Add0~2'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add0~1 Add0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/users/pedro/downloads/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.450 ns) + CELL(0.438 ns) 9.380 ns Add1~8 4 COMB LCCOMB_X43_Y25_N28 2 " "Info: 4: + IC(1.450 ns) + CELL(0.438 ns) = 9.380 ns; Loc. = LCCOMB_X43_Y25_N28; Fanout = 2; COMB Node = 'Add1~8'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { Add0~2 Add1~8 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/users/pedro/downloads/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.414 ns) 10.494 ns Add1~10 5 COMB LCCOMB_X42_Y25_N16 2 " "Info: 5: + IC(0.700 ns) + CELL(0.414 ns) = 10.494 ns; Loc. = LCCOMB_X42_Y25_N16; Fanout = 2; COMB Node = 'Add1~10'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { Add1~8 Add1~10 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/users/pedro/downloads/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.565 ns Add1~14 6 COMB LCCOMB_X42_Y25_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 10.565 ns; Loc. = LCCOMB_X42_Y25_N18; Fanout = 2; COMB Node = 'Add1~14'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~10 Add1~14 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/users/pedro/downloads/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.636 ns Add1~18 7 COMB LCCOMB_X42_Y25_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 10.636 ns; Loc. = LCCOMB_X42_Y25_N20; Fanout = 2; COMB Node = 'Add1~18'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~14 Add1~18 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/users/pedro/downloads/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.707 ns Add1~22 8 COMB LCCOMB_X42_Y25_N22 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 10.707 ns; Loc. = LCCOMB_X42_Y25_N22; Fanout = 2; COMB Node = 'Add1~22'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~18 Add1~22 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/users/pedro/downloads/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.117 ns Add1~25 9 COMB LCCOMB_X42_Y25_N24 1 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 11.117 ns; Loc. = LCCOMB_X42_Y25_N24; Fanout = 1; COMB Node = 'Add1~25'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add1~22 Add1~25 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/users/pedro/downloads/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.420 ns) 11.977 ns Mux2~4 10 COMB LCCOMB_X43_Y25_N22 1 " "Info: 10: + IC(0.440 ns) + CELL(0.420 ns) = 11.977 ns; Loc. = LCCOMB_X43_Y25_N22; Fanout = 1; COMB Node = 'Mux2~4'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { Add1~25 Mux2~4 } "NODE_NAME" } } { "trabalho_ula.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/trabalho_ula.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.708 ns) + CELL(0.419 ns) 14.104 ns Mux2~5 11 COMB LCCOMB_X29_Y24_N16 1 " "Info: 11: + IC(1.708 ns) + CELL(0.419 ns) = 14.104 ns; Loc. = LCCOMB_X29_Y24_N16; Fanout = 1; COMB Node = 'Mux2~5'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.127 ns" { Mux2~4 Mux2~5 } "NODE_NAME" } } { "trabalho_ula.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/trabalho_ula.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.438 ns) 14.812 ns Mux2~6 12 COMB LCCOMB_X29_Y24_N10 2 " "Info: 12: + IC(0.270 ns) + CELL(0.438 ns) = 14.812 ns; Loc. = LCCOMB_X29_Y24_N10; Fanout = 2; COMB Node = 'Mux2~6'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { Mux2~5 Mux2~6 } "NODE_NAME" } } { "trabalho_ula.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/trabalho_ula.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.398 ns) 15.485 ns Equal0~1 13 COMB LCCOMB_X29_Y24_N28 1 " "Info: 13: + IC(0.275 ns) + CELL(0.398 ns) = 15.485 ns; Loc. = LCCOMB_X29_Y24_N28; Fanout = 1; COMB Node = 'Equal0~1'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { Mux2~6 Equal0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/users/pedro/downloads/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.385 ns) 16.118 ns Equal0~2 14 COMB LCCOMB_X29_Y24_N22 1 " "Info: 14: + IC(0.248 ns) + CELL(0.385 ns) = 16.118 ns; Loc. = LCCOMB_X29_Y24_N22; Fanout = 1; COMB Node = 'Equal0~2'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { Equal0~1 Equal0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/users/pedro/downloads/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.529 ns) + CELL(2.788 ns) 20.435 ns zero_out 15 PIN PIN_E12 0 " "Info: 15: + IC(1.529 ns) + CELL(2.788 ns) = 20.435 ns; Loc. = PIN_E12; Fanout = 0; PIN Node = 'zero_out'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { Equal0~2 zero_out } "NODE_NAME" } } { "trabalho_ula.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/trabalho_ula.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.087 ns ( 39.57 % ) " "Info: Total cell delay = 8.087 ns ( 39.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.348 ns ( 60.43 % ) " "Info: Total interconnect delay = 12.348 ns ( 60.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.435 ns" { input_a[0] Add0~1 Add0~2 Add1~8 Add1~10 Add1~14 Add1~18 Add1~22 Add1~25 Mux2~4 Mux2~5 Mux2~6 Equal0~1 Equal0~2 zero_out } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "20.435 ns" { input_a[0] {} input_a[0]~combout {} Add0~1 {} Add0~2 {} Add1~8 {} Add1~10 {} Add1~14 {} Add1~18 {} Add1~22 {} Add1~25 {} Mux2~4 {} Mux2~5 {} Mux2~6 {} Equal0~1 {} Equal0~2 {} zero_out {} } { 0.000ns 0.000ns 5.728ns 0.000ns 1.450ns 0.700ns 0.000ns 0.000ns 0.000ns 0.000ns 0.440ns 1.708ns 0.270ns 0.275ns 0.248ns 1.529ns } { 0.000ns 0.850ns 0.504ns 0.410ns 0.438ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.420ns 0.419ns 0.438ns 0.398ns 0.385ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Peak virtual memory: 175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 05 14:43:32 2022 " "Info: Processing ended: Sat Nov 05 14:43:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
