module alu (
    input  wire [31:0] a,
    input  wire [31:0] b,
    input  wire [3:0]  operation,
    output reg  [31:0] result
);

    always @(*) begin
        case (operation)

            4'b0000: result = a + b;                              // ADD
            4'b0001: result = a - b;                              // SUB
            4'b0010: result = a & b;                              // AND
            4'b0011: result = a | b;                              // OR
            4'b0100: result = a ^ b;                              // XOR
            4'b0101: result = a << b[4:0];                        // SLL
            4'b0110: result = a >> b[4:0];                        // SRL
            4'b0111: result = $signed(a) >>> b[4:0];              // SRA
            4'b1000: result = {31'b0, $signed(a) < $signed(b)};   // SLT
            4'b1001: result = {31'b0, a < b};                     // SLTU

            default: result = 32'b0;

        endcase
    end

endmodule
