Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date             : Fri Dec 22 02:37:20 2017
| Host             : Chill running 64-bit major release  (build 9200)
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.803        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.656        |
| Device Static (W)        | 0.148        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 64.2         |
| Junction Temperature (C) | 45.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.088 |       14 |       --- |             --- |
| Slice Logic              |     0.020 |    31767 |       --- |             --- |
|   LUT as Logic           |     0.017 |     9812 |     53200 |           18.44 |
|   Register               |     0.002 |    17329 |    106400 |           16.29 |
|   CARRY4                 |     0.001 |      395 |     13300 |            2.97 |
|   F7/F8 Muxes            |    <0.001 |      379 |     53200 |            0.71 |
|   LUT as Distributed RAM |    <0.001 |       42 |     17400 |            0.24 |
|   LUT as Shift Register  |    <0.001 |      365 |     17400 |            2.10 |
|   Others                 |    <0.001 |     1116 |       --- |             --- |
| Signals                  |     0.034 |    24047 |       --- |             --- |
| Block RAM                |     0.016 |       14 |       140 |           10.00 |
| MMCM                     |     0.194 |        2 |         4 |           50.00 |
| DSPs                     |     0.003 |       18 |       220 |            8.18 |
| I/O                      |     0.044 |       22 |       125 |           17.60 |
| PS7                      |     1.256 |        1 |       --- |             --- |
| Static Power             |     0.148 |          |           |                 |
| Total                    |     1.803 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.184 |       0.168 |      0.016 |
| Vccaux    |       1.800 |     0.139 |       0.123 |      0.016 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.679 |       0.647 |      0.031 |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------------------+---------------------------------------------------------------------------------+-----------------+
| Clock                  | Domain                                                                          | Constraint (ns) |
+------------------------+---------------------------------------------------------------------------------+-----------------+
| CLKFBIN                | system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKFBIN             |             8.3 |
| CLK_OUT_5x_hdmi_clk    | system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk |             1.7 |
| I                      | system_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/I                |             2.0 |
| I                      | system_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_5X_O                     |             2.0 |
| axi_dynclk_0_PXL_CLK_O | system_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                        |            10.0 |
| clk_fpga_0             | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                       |            10.0 |
| clk_fpga_1             | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]                       |             7.0 |
| clk_fpga_2             | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]                       |             5.0 |
| hdmi_in_PixelClk       | system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]  |             8.3 |
| hdmi_in_clk_p          | hdmi_in_clk_p                                                                   |             8.3 |
| mmcm_fbclk_out         | system_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_fbclk_out   |            10.0 |
+------------------------+---------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                    | Power (W) |
+---------------------------------------------------------------------------------------------------------+-----------+
| system_wrapper                                                                                          |     1.656 |
|   hdmi_in_ddc_scl_iobuf                                                                                 |     0.000 |
|   hdmi_in_ddc_sda_iobuf                                                                                 |     0.000 |
|   hdmi_out_ddc_scl_iobuf                                                                                |     0.004 |
|   hdmi_out_ddc_sda_iobuf                                                                                |     0.004 |
|   system_i                                                                                              |     1.647 |
|     proc_sys_reset_fclk1                                                                                |    <0.001 |
|       U0                                                                                                |    <0.001 |
|         EXT_LPF                                                                                         |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                     |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                     |    <0.001 |
|         SEQ                                                                                             |    <0.001 |
|           SEQ_COUNTER                                                                                   |    <0.001 |
|     processing_system7_0                                                                                |     1.259 |
|       inst                                                                                              |     1.259 |
|     processing_system7_0_axi_periph                                                                     |     0.012 |
|       m00_couplers                                                                                      |     0.005 |
|         auto_pc                                                                                         |     0.005 |
|           inst                                                                                          |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                        |     0.005 |
|               RD.ar_channel_0                                                                           |     0.001 |
|                 ar_cmd_fsm_0                                                                            |    <0.001 |
|                 cmd_translator_0                                                                        |    <0.001 |
|                   incr_cmd_0                                                                            |    <0.001 |
|                   wrap_cmd_0                                                                            |    <0.001 |
|               RD.r_channel_0                                                                            |     0.001 |
|                 rd_data_fifo_0                                                                          |    <0.001 |
|                 transaction_fifo_0                                                                      |    <0.001 |
|               SI_REG                                                                                    |     0.002 |
|                 gen_simple_ar.ar_pipe                                                                   |    <0.001 |
|                 gen_simple_aw.aw_pipe                                                                   |    <0.001 |
|                 gen_simple_b.b_pipe                                                                     |    <0.001 |
|                 gen_simple_r.r_pipe                                                                     |    <0.001 |
|               WR.aw_channel_0                                                                           |    <0.001 |
|                 aw_cmd_fsm_0                                                                            |    <0.001 |
|                 cmd_translator_0                                                                        |    <0.001 |
|                   incr_cmd_0                                                                            |    <0.001 |
|                   wrap_cmd_0                                                                            |    <0.001 |
|               WR.b_channel_0                                                                            |    <0.001 |
|                 bid_fifo_0                                                                              |    <0.001 |
|                 bresp_fifo_0                                                                            |    <0.001 |
|       s00_couplers                                                                                      |     0.000 |
|         auto_pc                                                                                         |     0.000 |
|       xbar                                                                                              |     0.006 |
|         inst                                                                                            |     0.006 |
|           gen_samd.crossbar_samd                                                                        |     0.006 |
|             addr_arbiter_ar                                                                             |    <0.001 |
|             addr_arbiter_aw                                                                             |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                                          |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                            |    <0.001 |
|               gen_simple_b.b_pipe                                                                       |    <0.001 |
|               gen_simple_r.r_pipe                                                                       |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                                            |    <0.001 |
|               gen_simple_b.b_pipe                                                                       |    <0.001 |
|               gen_simple_r.r_pipe                                                                       |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                                                            |    <0.001 |
|               gen_simple_b.b_pipe                                                                       |    <0.001 |
|               gen_simple_r.r_pipe                                                                       |    <0.001 |
|             gen_master_slots[3].reg_slice_mi                                                            |    <0.001 |
|               gen_simple_b.b_pipe                                                                       |    <0.001 |
|               gen_simple_r.r_pipe                                                                       |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                             |     0.001 |
|               gen_multi_thread.arbiter_resp_inst                                                        |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                                            |     0.002 |
|               gen_multi_thread.arbiter_resp_inst                                                        |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                                              |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                                              |    <0.001 |
|               wrouter_aw_fifo                                                                           |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                          |    <0.001 |
|             splitter_aw_mi                                                                              |    <0.001 |
|     rst_processing_system7_0_fclk0                                                                      |    <0.001 |
|       U0                                                                                                |    <0.001 |
|         EXT_LPF                                                                                         |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                     |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                     |    <0.001 |
|         SEQ                                                                                             |    <0.001 |
|           SEQ_COUNTER                                                                                   |    <0.001 |
|     system_interrupts                                                                                   |    <0.001 |
|       U0                                                                                                |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                 |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                            |    <0.001 |
|             I_DECODER                                                                                   |    <0.001 |
|         INTC_CORE_I                                                                                     |    <0.001 |
|     video                                                                                               |     0.375 |
|       axi_interconnect_0                                                                                |     0.012 |
|         m01_couplers                                                                                    |     0.001 |
|           auto_cc                                                                                       |     0.001 |
|             inst                                                                                        |     0.001 |
|               gen_clock_conv.gen_async_lite_conv.ar_handshake                                           |    <0.001 |
|                 handshake                                                                               |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.aw_handshake                                           |    <0.001 |
|                 handshake                                                                               |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.b_handshake                                            |    <0.001 |
|                 handshake                                                                               |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.r_handshake                                            |    <0.001 |
|                 handshake                                                                               |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.w_handshake                                            |    <0.001 |
|                 handshake                                                                               |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|         m02_couplers                                                                                    |     0.001 |
|           auto_cc                                                                                       |     0.001 |
|             inst                                                                                        |     0.001 |
|               gen_clock_conv.gen_async_lite_conv.ar_handshake                                           |    <0.001 |
|                 handshake                                                                               |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.aw_handshake                                           |    <0.001 |
|                 handshake                                                                               |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.b_handshake                                            |    <0.001 |
|                 handshake                                                                               |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.r_handshake                                            |    <0.001 |
|                 handshake                                                                               |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.w_handshake                                            |    <0.001 |
|                 handshake                                                                               |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|         m06_couplers                                                                                    |     0.001 |
|           auto_cc                                                                                       |     0.001 |
|             inst                                                                                        |     0.001 |
|               gen_clock_conv.gen_async_lite_conv.ar_handshake                                           |    <0.001 |
|                 handshake                                                                               |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.aw_handshake                                           |    <0.001 |
|                 handshake                                                                               |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.b_handshake                                            |    <0.001 |
|                 handshake                                                                               |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.r_handshake                                            |    <0.001 |
|                 handshake                                                                               |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.w_handshake                                            |    <0.001 |
|                 handshake                                                                               |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|         m07_couplers                                                                                    |     0.001 |
|           auto_cc                                                                                       |     0.001 |
|             inst                                                                                        |     0.001 |
|               gen_clock_conv.gen_async_lite_conv.ar_handshake                                           |    <0.001 |
|                 handshake                                                                               |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.aw_handshake                                           |    <0.001 |
|                 handshake                                                                               |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.b_handshake                                            |    <0.001 |
|                 handshake                                                                               |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.r_handshake                                            |    <0.001 |
|                 handshake                                                                               |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.w_handshake                                            |    <0.001 |
|                 handshake                                                                               |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|         s00_couplers                                                                                    |     0.006 |
|           auto_pc                                                                                       |     0.006 |
|             inst                                                                                        |     0.006 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                                      |     0.006 |
|                 RD.ar_channel_0                                                                         |     0.001 |
|                   ar_cmd_fsm_0                                                                          |    <0.001 |
|                   cmd_translator_0                                                                      |    <0.001 |
|                     incr_cmd_0                                                                          |    <0.001 |
|                     wrap_cmd_0                                                                          |    <0.001 |
|                 RD.r_channel_0                                                                          |     0.001 |
|                   rd_data_fifo_0                                                                        |    <0.001 |
|                   transaction_fifo_0                                                                    |    <0.001 |
|                 SI_REG                                                                                  |     0.002 |
|                   gen_simple_ar.ar_pipe                                                                 |    <0.001 |
|                   gen_simple_aw.aw_pipe                                                                 |    <0.001 |
|                   gen_simple_b.b_pipe                                                                   |    <0.001 |
|                   gen_simple_r.r_pipe                                                                   |    <0.001 |
|                 WR.aw_channel_0                                                                         |     0.001 |
|                   aw_cmd_fsm_0                                                                          |    <0.001 |
|                   cmd_translator_0                                                                      |    <0.001 |
|                     incr_cmd_0                                                                          |    <0.001 |
|                     wrap_cmd_0                                                                          |    <0.001 |
|                 WR.b_channel_0                                                                          |    <0.001 |
|                   bid_fifo_0                                                                            |    <0.001 |
|                   bresp_fifo_0                                                                          |    <0.001 |
|         xbar                                                                                            |     0.001 |
|           inst                                                                                          |     0.001 |
|             gen_sasd.crossbar_sasd_0                                                                    |     0.001 |
|               addr_arbiter_inst                                                                         |    <0.001 |
|               gen_decerr.decerr_slave_inst                                                              |    <0.001 |
|               reg_slice_r                                                                               |    <0.001 |
|               splitter_ar                                                                               |    <0.001 |
|               splitter_aw                                                                               |    <0.001 |
|       axi_mem_intercon                                                                                  |     0.007 |
|         m00_couplers                                                                                    |     0.002 |
|           auto_pc                                                                                       |     0.002 |
|             inst                                                                                        |     0.002 |
|               gen_axi4_axi3.axi3_conv_inst                                                              |     0.002 |
|                 USE_READ.USE_SPLIT_R.read_addr_inst                                                     |    <0.001 |
|                   USE_R_CHANNEL.cmd_queue                                                               |    <0.001 |
|                     inst                                                                                |    <0.001 |
|                       fifo_gen_inst                                                                     |    <0.001 |
|                         inst_fifo_gen                                                                   |    <0.001 |
|                           gconvfifo.rf                                                                  |    <0.001 |
|                             grf.rf                                                                      |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                                 gr1.gr1_int.rfwft                                                       |    <0.001 |
|                                 grss.rsts                                                               |    <0.001 |
|                                 rpntr                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                                 gwss.wsts                                                               |    <0.001 |
|                                 wpntr                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                                 gdm.dm_gen.dm                                                           |    <0.001 |
|                                   RAM_reg_0_31_0_0                                                      |    <0.001 |
|                               rstblk                                                                    |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |    <0.001 |
|                 USE_WRITE.USE_SPLIT_W.write_resp_inst                                                   |    <0.001 |
|                 USE_WRITE.write_addr_inst                                                               |     0.001 |
|                   USE_BURSTS.cmd_queue                                                                  |    <0.001 |
|                     inst                                                                                |    <0.001 |
|                       fifo_gen_inst                                                                     |    <0.001 |
|                         inst_fifo_gen                                                                   |    <0.001 |
|                           gconvfifo.rf                                                                  |    <0.001 |
|                             grf.rf                                                                      |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                                 gr1.gr1_int.rfwft                                                       |    <0.001 |
|                                 grss.rsts                                                               |    <0.001 |
|                                 rpntr                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                                 gwss.wsts                                                               |    <0.001 |
|                                 wpntr                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                                 gdm.dm_gen.dm                                                           |    <0.001 |
|                                   RAM_reg_0_31_0_4                                                      |    <0.001 |
|                               rstblk                                                                    |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |    <0.001 |
|                   USE_B_CHANNEL.cmd_b_queue                                                             |    <0.001 |
|                     inst                                                                                |    <0.001 |
|                       fifo_gen_inst                                                                     |    <0.001 |
|                         inst_fifo_gen                                                                   |    <0.001 |
|                           gconvfifo.rf                                                                  |    <0.001 |
|                             grf.rf                                                                      |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                                 gr1.gr1_int.rfwft                                                       |    <0.001 |
|                                 grss.rsts                                                               |    <0.001 |
|                                 rpntr                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                                 gwss.wsts                                                               |    <0.001 |
|                                 wpntr                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                                 gdm.dm_gen.dm                                                           |    <0.001 |
|                                   RAM_reg_0_31_0_4                                                      |    <0.001 |
|                               rstblk                                                                    |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |    <0.001 |
|                 USE_WRITE.write_data_inst                                                               |    <0.001 |
|         s01_couplers                                                                                    |     0.002 |
|           auto_us                                                                                       |     0.002 |
|             inst                                                                                        |     0.002 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                             |     0.002 |
|                 USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                  |    <0.001 |
|                   gen_simple_r.r_pipe                                                                   |    <0.001 |
|                 USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                          |    <0.001 |
|                 USE_READ.read_addr_inst                                                                 |    <0.001 |
|                   GEN_CMD_QUEUE.cmd_queue                                                               |    <0.001 |
|                 si_register_slice_inst                                                                  |    <0.001 |
|                   gen_simple_ar.ar_pipe                                                                 |    <0.001 |
|         xbar                                                                                            |     0.002 |
|           inst                                                                                          |     0.002 |
|             gen_samd.crossbar_samd                                                                      |     0.002 |
|               addr_arbiter_ar                                                                           |    <0.001 |
|               addr_arbiter_aw                                                                           |    <0.001 |
|               gen_decerr_slave.decerr_slave_inst                                                        |    <0.001 |
|               gen_master_slots[0].gen_mi_write.wdata_mux_w                                              |    <0.001 |
|                 gen_wmux.wmux_aw_fifo                                                                   |    <0.001 |
|               gen_master_slots[0].reg_slice_mi                                                          |     0.001 |
|                 gen_simple_b.b_pipe                                                                     |    <0.001 |
|                 gen_simple_r.r_pipe                                                                     |     0.001 |
|               gen_master_slots[1].gen_mi_write.wdata_mux_w                                              |    <0.001 |
|                 gen_wmux.wmux_aw_fifo                                                                   |    <0.001 |
|               gen_master_slots[1].reg_slice_mi                                                          |    <0.001 |
|                 gen_simple_b.b_pipe                                                                     |    <0.001 |
|                 gen_simple_r.r_pipe                                                                     |    <0.001 |
|               gen_slave_slots[0].gen_si_write.si_transactor_aw                                          |    <0.001 |
|               gen_slave_slots[0].gen_si_write.splitter_aw_si                                            |    <0.001 |
|               gen_slave_slots[0].gen_si_write.wdata_router_w                                            |    <0.001 |
|                 wrouter_aw_fifo                                                                         |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                        |    <0.001 |
|               gen_slave_slots[1].gen_si_read.si_transactor_ar                                           |    <0.001 |
|               splitter_aw_mi                                                                            |    <0.001 |
|       axi_vdma                                                                                          |     0.024 |
|         U0                                                                                              |     0.024 |
|           AXI_LITE_REG_INTERFACE_I                                                                      |     0.002 |
|             GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                               |     0.002 |
|               GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I                            |    <0.001 |
|               GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I                            |    <0.001 |
|             GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I                     |    <0.001 |
|             GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I                     |    <0.001 |
|           GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR                                                      |     0.002 |
|             I_CMDSTS                                                                                    |    <0.001 |
|             I_SM                                                                                        |    <0.001 |
|             I_STS_MNGR                                                                                  |    <0.001 |
|             VIDEO_GENLOCK_I                                                                             |    <0.001 |
|               GENLOCK_FOR_SLAVE.GENLOCK_MUX_I                                                           |    <0.001 |
|             VIDEO_REG_I                                                                                 |    <0.001 |
|               GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                      |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I                                                                |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I                                                           |    <0.001 |
|             GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO                           |    <0.001 |
|               fg_inst                                                                                   |    <0.001 |
|                 inst_fifo_gen                                                                           |    <0.001 |
|                   gconvfifo.rf                                                                          |    <0.001 |
|                     grf.rf                                                                              |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                         gr1.gr1_int.rfwft                                                               |    <0.001 |
|                         grss.rsts                                                                       |    <0.001 |
|                           c1                                                                            |     0.000 |
|                           c2                                                                            |    <0.001 |
|                         rpntr                                                                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                         gwss.wsts                                                                       |    <0.001 |
|                           c0                                                                            |    <0.001 |
|                           c1                                                                            |     0.000 |
|                         wpntr                                                                           |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                         gbm.gbmg.gbmgb.ngecc.bmg                                                        |    <0.001 |
|                           inst_blk_mem_gen                                                              |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen                                        |    <0.001 |
|                               valid.cstr                                                                |    <0.001 |
|                                 ramloop[0].ram.r                                                        |    <0.001 |
|                                   prim_noinit.ram                                                       |    <0.001 |
|             GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID                                               |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I                                                      |     0.001 |
|             GEN_REG_DIRECT_MODE.REGDIRECT_I                                                             |    <0.001 |
|             I_DMA_REGISTER                                                                              |    <0.001 |
|             LITE_READ_MUX_I                                                                             |     0.000 |
|           GEN_SPRT_FOR_MM2S.MM2S_SOF_I                                                                  |    <0.001 |
|           GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF                                 |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR                                                  |     0.002 |
|             I_CMDSTS                                                                                    |    <0.001 |
|             I_SM                                                                                        |    <0.001 |
|             I_STS_MNGR                                                                                  |    <0.001 |
|             VIDEO_GENLOCK_I                                                                             |    <0.001 |
|               GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.GREY_CODER_I                                      |    <0.001 |
|             VIDEO_REG_I                                                                                 |    <0.001 |
|               GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                      |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I                                                                |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I                                                           |    <0.001 |
|             GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO |    <0.001 |
|               fg_inst                                                                                   |    <0.001 |
|                 inst_fifo_gen                                                                           |    <0.001 |
|                   gconvfifo.rf                                                                          |    <0.001 |
|                     grf.rf                                                                              |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                         gr1.gr1_int.rfwft                                                               |    <0.001 |
|                         grss.rsts                                                                       |    <0.001 |
|                           c1                                                                            |    <0.001 |
|                           c2                                                                            |     0.000 |
|                         rpntr                                                                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                         gwss.wsts                                                                       |    <0.001 |
|                           c0                                                                            |    <0.001 |
|                           c1                                                                            |     0.000 |
|                         wpntr                                                                           |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                         gbm.gbmg.gbmgb.ngecc.bmg                                                        |    <0.001 |
|                           inst_blk_mem_gen                                                              |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen                                        |    <0.001 |
|                               valid.cstr                                                                |    <0.001 |
|                                 ramloop[0].ram.r                                                        |    <0.001 |
|                                   prim_noinit.ram                                                       |    <0.001 |
|                                 ramloop[1].ram.r                                                        |    <0.001 |
|                                   prim_noinit.ram                                                       |    <0.001 |
|                                 ramloop[2].ram.r                                                        |    <0.001 |
|                                   prim_noinit.ram                                                       |    <0.001 |
|                                 ramloop[3].ram.r                                                        |    <0.001 |
|                                   prim_noinit.ram                                                       |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I                                                      |     0.001 |
|             GEN_REG_DIRECT_MODE.REGDIRECT_I                                                             |    <0.001 |
|             I_DMA_REGISTER                                                                              |    <0.001 |
|             LITE_READ_MUX_I                                                                             |     0.000 |
|           GEN_SPRT_FOR_S2MM.S2MM_SOF_I                                                                  |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I                                                              |    <0.001 |
|           I_AXI_DMA_INTRPT                                                                              |    <0.001 |
|           I_PRMRY_DATAMOVER                                                                             |     0.011 |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                           |     0.002 |
|               I_ADDR_CNTL                                                                               |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                          |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_CMD_STATUS                                                                              |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|                 I_CMD_FIFO                                                                              |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_MSTR_PCC                                                                                |     0.001 |
|               I_RD_DATA_CNTL                                                                            |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_RD_STATUS_CNTLR                                                                         |    <0.001 |
|               I_RESET                                                                                   |    <0.001 |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                           |     0.008 |
|               GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                       |     0.003 |
|                 ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                   |    <0.001 |
|                 I_DATA_FIFO                                                                             |     0.001 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                           |     0.001 |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                |     0.001 |
|                       xpm_fifo_base_inst                                                                |     0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                                 |    <0.001 |
|                         rdp_inst                                                                        |    <0.001 |
|                         rdpp1_inst                                                                      |    <0.001 |
|                         wrp_inst                                                                        |    <0.001 |
|                         wrpp1_inst                                                                      |    <0.001 |
|                         xpm_fifo_rst_inst                                                               |    <0.001 |
|                 I_XD_FIFO                                                                               |    <0.001 |
|                   NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                       |    <0.001 |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                |    <0.001 |
|                       xpm_fifo_base_inst                                                                |    <0.001 |
|                         gen_fwft.rdpp1_inst                                                             |    <0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                     |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_15_6_10                                    |    <0.001 |
|                         rdp_inst                                                                        |    <0.001 |
|                         rdpp1_inst                                                                      |    <0.001 |
|                         wrp_inst                                                                        |    <0.001 |
|                         wrpp1_inst                                                                      |    <0.001 |
|                         xpm_fifo_rst_inst                                                               |    <0.001 |
|               GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                     |     0.002 |
|               GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                    |     0.001 |
|                 GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                      |     0.001 |
|                   I_MSSAI_SKID_BUF                                                                      |    <0.001 |
|                   I_TSTRB_FIFO                                                                          |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                            |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                  |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                         |    <0.001 |
|                         DYNSHREG_F_I                                                                    |    <0.001 |
|                   SLICE_INSERTION                                                                       |    <0.001 |
|                 I_DRE_CNTL_FIFO                                                                         |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_ADDR_CNTL                                                                               |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                          |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_CMD_STATUS                                                                              |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|                 I_CMD_FIFO                                                                              |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_RESET                                                                                   |    <0.001 |
|               I_S2MM_MMAP_SKID_BUF                                                                      |    <0.001 |
|               I_WR_DATA_CNTL                                                                            |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_WR_STATUS_CNTLR                                                                         |    <0.001 |
|                 GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                         |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|           I_RST_MODULE                                                                                  |     0.001 |
|             GEN_RESET_FOR_MM2S.RESET_I                                                                  |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                         |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                        |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                         |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                        |    <0.001 |
|               GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                      |    <0.001 |
|               GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                      |    <0.001 |
|             GEN_RESET_FOR_S2MM.RESET_I                                                                  |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                         |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                        |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                         |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                        |    <0.001 |
|               GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                      |    <0.001 |
|               GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                      |    <0.001 |
|       hdmi_in                                                                                           |     0.159 |
|         axis_register_slice_0                                                                           |    <0.001 |
|           inst                                                                                          |    <0.001 |
|             axisc_register_slice_0                                                                      |    <0.001 |
|         color_convert                                                                                   |     0.004 |
|           inst                                                                                          |     0.004 |
|             color_convert_AXILiteS_s_axi_U                                                              |    <0.001 |
|             color_convert_mac_muladd_8ns_10s_19s_20_1_U5                                                |    <0.001 |
|               color_convert_mac_muladd_8ns_10s_19s_20_1_DSP48_1_U                                       |    <0.001 |
|             color_convert_mac_muladd_8ns_10s_19s_20_1_U6                                                |    <0.001 |
|               color_convert_mac_muladd_8ns_10s_19s_20_1_DSP48_1_U                                       |    <0.001 |
|             color_convert_mac_muladd_8ns_10s_19s_20_1_U9                                                |    <0.001 |
|               color_convert_mac_muladd_8ns_10s_19s_20_1_DSP48_1_U                                       |    <0.001 |
|             color_convert_mul_8ns_10s_18_2_U1                                                           |     0.000 |
|               color_convert_mul_8ns_10s_18_2_MulnS_0_U                                                  |     0.000 |
|             color_convert_mul_8ns_10s_18_2_U2                                                           |     0.000 |
|               color_convert_mul_8ns_10s_18_2_MulnS_0_U                                                  |     0.000 |
|             color_convert_mul_8ns_10s_18_2_U3                                                           |     0.000 |
|               color_convert_mul_8ns_10s_18_2_MulnS_0_U                                                  |     0.000 |
|         frontend                                                                                        |     0.149 |
|           axi_gpio_hdmiin                                                                               |    <0.001 |
|             U0                                                                                          |    <0.001 |
|               AXI_LITE_IPIF_I                                                                           |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|                   I_DECODER                                                                             |    <0.001 |
|               INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                                        |    <0.001 |
|               gpio_core_1                                                                               |    <0.001 |
|                 Dual.INPUT_DOUBLE_REGS4                                                                 |    <0.001 |
|                 Dual.INPUT_DOUBLE_REGS5                                                                 |    <0.001 |
|           dvi2rgb_0                                                                                     |     0.129 |
|             U0                                                                                          |     0.129 |
|               DataDecoders[0].DecoderX                                                                  |     0.012 |
|                 ChannelBondX                                                                            |    <0.001 |
|                   pFIFO_reg_0_31_0_5                                                                    |    <0.001 |
|                   pFIFO_reg_0_31_6_9                                                                    |    <0.001 |
|                 InputSERDES_X                                                                           |     0.011 |
|                 PhaseAlignX                                                                             |    <0.001 |
|                 SyncBaseOvf                                                                             |    <0.001 |
|                   SyncAsyncx                                                                            |    <0.001 |
|                 SyncBaseRst                                                                             |    <0.001 |
|                   SyncAsyncx                                                                            |    <0.001 |
|               DataDecoders[1].DecoderX                                                                  |     0.012 |
|                 ChannelBondX                                                                            |    <0.001 |
|                   pFIFO_reg_0_31_0_5                                                                    |    <0.001 |
|                   pFIFO_reg_0_31_6_9                                                                    |    <0.001 |
|                 InputSERDES_X                                                                           |     0.011 |
|                 PhaseAlignX                                                                             |    <0.001 |
|                 SyncBaseOvf                                                                             |    <0.001 |
|                   SyncAsyncx                                                                            |    <0.001 |
|                 SyncBaseRst                                                                             |    <0.001 |
|                   SyncAsyncx                                                                            |    <0.001 |
|               DataDecoders[2].DecoderX                                                                  |     0.012 |
|                 ChannelBondX                                                                            |    <0.001 |
|                   pFIFO_reg_0_31_0_5                                                                    |    <0.001 |
|                   pFIFO_reg_0_31_6_9                                                                    |    <0.001 |
|                 InputSERDES_X                                                                           |     0.011 |
|                 PhaseAlignX                                                                             |    <0.001 |
|                 SyncBaseOvf                                                                             |    <0.001 |
|                   SyncAsyncx                                                                            |    <0.001 |
|                 SyncBaseRst                                                                             |    <0.001 |
|                   SyncAsyncx                                                                            |    <0.001 |
|               GenerateDDC.DDC_EEPROM                                                                    |     0.002 |
|                 I2C_SlaveController                                                                     |     0.002 |
|                   GlitchF_SCL                                                                           |    <0.001 |
|                   GlitchF_SDA                                                                           |    <0.001 |
|                   SyncSCL                                                                               |    <0.001 |
|                   SyncSDA                                                                               |    <0.001 |
|               LockLostReset                                                                             |    <0.001 |
|                 SyncAsyncx                                                                              |    <0.001 |
|               TMDS_ClockingX                                                                            |     0.090 |
|                 LockLostReset                                                                           |    <0.001 |
|                   SyncAsyncx                                                                            |    <0.001 |
|                 MMCM_LockSync                                                                           |    <0.001 |
|                 RdyLostReset                                                                            |    <0.001 |
|                   SyncAsyncx                                                                            |    <0.001 |
|           v_vid_in_axi4s_0                                                                              |     0.002 |
|             inst                                                                                        |     0.002 |
|               COUPLER_INST                                                                              |     0.001 |
|                 generate_async_fifo.FIFO_INST                                                           |     0.001 |
|                   XPM_FIFO_ASYNC_INST                                                                   |     0.001 |
|                     gnuram_async_fifo.xpm_fifo_base_inst                                                |     0.001 |
|                       gen_cdc_pntr.rd_pntr_cdc_inst                                                     |    <0.001 |
|                       gen_cdc_pntr.rpw_gray_reg                                                         |    <0.001 |
|                       gen_cdc_pntr.wpr_gray_reg                                                         |    <0.001 |
|                       gen_cdc_pntr.wr_pntr_cdc_inst                                                     |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                                   |    <0.001 |
|                       rdp_inst                                                                          |    <0.001 |
|                       rdpp1_inst                                                                        |    <0.001 |
|                       rst_d1_inst                                                                       |    <0.001 |
|                       wrp_inst                                                                          |    <0.001 |
|                       wrpp1_inst                                                                        |    <0.001 |
|                       wrpp2_inst                                                                        |    <0.001 |
|                       xpm_fifo_rst_inst                                                                 |    <0.001 |
|                         gen_rst_ic.rrst_rd_inst                                                         |    <0.001 |
|                           gen_pipe_bit[1].pipe_bit_inst                                                 |    <0.001 |
|                           gen_pipe_bit[2].pipe_bit_inst                                                 |    <0.001 |
|                         gen_rst_ic.rrst_wr_inst                                                         |    <0.001 |
|                         gen_rst_ic.wrst_rd_inst                                                         |    <0.001 |
|                         gen_rst_ic.wrst_wr_inst                                                         |    <0.001 |
|                           gen_pipe_bit[0].pipe_bit_inst                                                 |    <0.001 |
|                           gen_pipe_bit[1].pipe_bit_inst                                                 |    <0.001 |
|               FORMATTER_INST                                                                            |    <0.001 |
|           vtc_in                                                                                        |     0.018 |
|             U0                                                                                          |     0.018 |
|               U_TC_TOP                                                                                  |     0.004 |
|                 GEN_DETECTION.U_tc_DET                                                                  |     0.004 |
|               U_VIDEO_CTRL                                                                              |     0.013 |
|                 AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I                                                     |    <0.001 |
|                   I_SLAVE_ATTACHMENT                                                                    |    <0.001 |
|                     I_DECODER                                                                           |    <0.001 |
|                 AXI4_LITE_INTERFACE.CORE_MUX0                                                           |    <0.001 |
|                 AXI4_LITE_INTERFACE.GENR_MUX0                                                           |     0.004 |
|                 AXI4_LITE_INTERFACE.SYNC2PROCCLK_I                                                      |    <0.001 |
|                 AXI4_LITE_INTERFACE.SYNC2VIDCLK_I                                                       |     0.002 |
|         pixel_pack                                                                                      |     0.005 |
|           inst                                                                                          |     0.005 |
|             pixel_pack_AXILiteS_s_axi_U                                                                 |    <0.001 |
|       hdmi_out                                                                                          |     0.140 |
|         axis_register_slice_0                                                                           |    <0.001 |
|           inst                                                                                          |    <0.001 |
|             axisc_register_slice_0                                                                      |    <0.001 |
|         color_convert                                                                                   |     0.006 |
|           inst                                                                                          |     0.006 |
|             color_convert_AXILiteS_s_axi_U                                                              |    <0.001 |
|             color_convert_mac_muladd_8ns_10s_19s_20_1_U5                                                |    <0.001 |
|               color_convert_mac_muladd_8ns_10s_19s_20_1_DSP48_1_U                                       |    <0.001 |
|             color_convert_mac_muladd_8ns_10s_19s_20_1_U6                                                |    <0.001 |
|               color_convert_mac_muladd_8ns_10s_19s_20_1_DSP48_1_U                                       |    <0.001 |
|             color_convert_mac_muladd_8ns_10s_19s_20_1_U9                                                |    <0.001 |
|               color_convert_mac_muladd_8ns_10s_19s_20_1_DSP48_1_U                                       |    <0.001 |
|             color_convert_mul_8ns_10s_18_2_U1                                                           |     0.000 |
|               color_convert_mul_8ns_10s_18_2_MulnS_0_U                                                  |     0.000 |
|             color_convert_mul_8ns_10s_18_2_U2                                                           |     0.000 |
|               color_convert_mul_8ns_10s_18_2_MulnS_0_U                                                  |     0.000 |
|             color_convert_mul_8ns_10s_18_2_U3                                                           |     0.000 |
|               color_convert_mul_8ns_10s_18_2_MulnS_0_U                                                  |     0.000 |
|         frontend                                                                                        |     0.132 |
|           axi_dynclk                                                                                    |     0.110 |
|             U0                                                                                          |     0.110 |
|               Inst_mmcme2_drp                                                                           |     0.108 |
|               axi_dynclk_S00_AXI_inst                                                                   |     0.001 |
|           hdmi_out_hpd_video                                                                            |    <0.001 |
|             U0                                                                                          |    <0.001 |
|               AXI_LITE_IPIF_I                                                                           |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|                   I_DECODER                                                                             |    <0.001 |
|               INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                                        |    <0.001 |
|               gpio_core_1                                                                               |    <0.001 |
|                 Not_Dual.INPUT_DOUBLE_REGS3                                                             |    <0.001 |
|           proc_sys_reset_pixelclk                                                                       |    <0.001 |
|             U0                                                                                          |    <0.001 |
|               EXT_LPF                                                                                   |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                               |    <0.001 |
|                 ACTIVE_LOW_EXT.ACT_LO_EXT                                                               |    <0.001 |
|               SEQ                                                                                       |    <0.001 |
|                 SEQ_COUNTER                                                                             |    <0.001 |
|           rgb2dvi_0                                                                                     |     0.004 |
|             U0                                                                                          |     0.004 |
|               ClockSerializer                                                                           |    <0.001 |
|               DataEncoders[0].DataEncoder                                                               |    <0.001 |
|               DataEncoders[0].DataSerializer                                                            |    <0.001 |
|               DataEncoders[1].DataEncoder                                                               |    <0.001 |
|               DataEncoders[1].DataSerializer                                                            |    <0.001 |
|               DataEncoders[2].DataEncoder                                                               |    <0.001 |
|               DataEncoders[2].DataSerializer                                                            |    <0.001 |
|               LockLostReset                                                                             |    <0.001 |
|                 SyncAsyncx                                                                              |    <0.001 |
|           v_axi4s_vid_out_0                                                                             |     0.004 |
|             inst                                                                                        |     0.004 |
|               COUPLER_INST                                                                              |     0.003 |
|                 generate_async_fifo.FIFO_INST                                                           |     0.003 |
|                   XPM_FIFO_ASYNC_INST                                                                   |     0.003 |
|                     gnuram_async_fifo.xpm_fifo_base_inst                                                |     0.003 |
|                       gen_cdc_pntr.rd_pntr_cdc_inst                                                     |    <0.001 |
|                       gen_cdc_pntr.rpw_gray_reg                                                         |    <0.001 |
|                       gen_cdc_pntr.wpr_gray_reg                                                         |    <0.001 |
|                       gen_cdc_pntr.wpr_gray_reg_dc                                                      |    <0.001 |
|                       gen_cdc_pntr.wr_pntr_cdc_dc_inst                                                  |    <0.001 |
|                       gen_cdc_pntr.wr_pntr_cdc_inst                                                     |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                               |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                                   |     0.001 |
|                       rdp_inst                                                                          |    <0.001 |
|                       rdpp1_inst                                                                        |    <0.001 |
|                       rst_d1_inst                                                                       |    <0.001 |
|                       wrp_inst                                                                          |    <0.001 |
|                       wrpp1_inst                                                                        |    <0.001 |
|                       wrpp2_inst                                                                        |    <0.001 |
|                       xpm_fifo_rst_inst                                                                 |    <0.001 |
|                         gen_rst_ic.rrst_rd_inst                                                         |    <0.001 |
|                           gen_pipe_bit[1].pipe_bit_inst                                                 |    <0.001 |
|                           gen_pipe_bit[2].pipe_bit_inst                                                 |    <0.001 |
|                         gen_rst_ic.rrst_wr_inst                                                         |    <0.001 |
|                         gen_rst_ic.wrst_rd_inst                                                         |    <0.001 |
|                         gen_rst_ic.wrst_wr_inst                                                         |    <0.001 |
|                           gen_pipe_bit[0].pipe_bit_inst                                                 |    <0.001 |
|                           gen_pipe_bit[1].pipe_bit_inst                                                 |    <0.001 |
|               FORMATTER_INST                                                                            |    <0.001 |
|               SYNC_INST                                                                                 |    <0.001 |
|           vtc_out                                                                                       |     0.014 |
|             U0                                                                                          |     0.014 |
|               U_TC_TOP                                                                                  |     0.001 |
|                 GEN_GENERATOR.U_TC_GEN                                                                  |     0.001 |
|               U_VIDEO_CTRL                                                                              |     0.012 |
|                 AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I                                                     |    <0.001 |
|                   I_SLAVE_ATTACHMENT                                                                    |    <0.001 |
|                     I_DECODER                                                                           |    <0.001 |
|                 AXI4_LITE_INTERFACE.CORE_MUX0                                                           |    <0.001 |
|                 AXI4_LITE_INTERFACE.GENR_MUX0                                                           |     0.003 |
|                 AXI4_LITE_INTERFACE.SYNC2PROCCLK_I                                                      |    <0.001 |
|                 AXI4_LITE_INTERFACE.SYNC2VIDCLK_I                                                       |     0.002 |
|         pixel_unpack                                                                                    |     0.001 |
|           inst                                                                                          |     0.001 |
|             pixel_unpack_AXILiteS_s_axi_U                                                               |    <0.001 |
|       stream_0                                                                                          |     0.033 |
|         inst                                                                                            |     0.033 |
|           lb_val_0_U                                                                                    |     0.010 |
|             stream_lb_val_0_ram_U                                                                       |     0.010 |
|           lb_val_1_U                                                                                    |     0.012 |
|             stream_lb_val_0_ram_U                                                                       |     0.012 |
|       xlconcat_0                                                                                        |     0.000 |
+---------------------------------------------------------------------------------------------------------+-----------+


