{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652430478807 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652430478823 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 13 17:27:58 2022 " "Processing started: Fri May 13 17:27:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652430478823 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430478823 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430478823 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "fastclock.qip " "Tcl Script File fastclock.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE fastclock.qip " "set_global_assignment -name QIP_FILE fastclock.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1652430479336 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1652430479336 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652430480148 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652430480148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/2022-simple-team02/processor_middle/szcvjudge16/szcvjudge16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/processor_middle/szcvjudge16/szcvjudge16.v" { { "Info" "ISGN_ENTITY_NAME" "1 SZCVJudge16 " "Found entity 1: SZCVJudge16" {  } { { "../SZCVJudge16/SZCVJudge16.v" "" { Text "C:/Users/admin/2022-simple-team02/processor_middle/SZCVJudge16/SZCVJudge16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430498594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430498594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/2022-simple-team02/processor_middle/szcvcontrol/szcvcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/processor_middle/szcvcontrol/szcvcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 SZCVControl " "Found entity 1: SZCVControl" {  } { { "../SZCVControl/SZCVControl.v" "" { Text "C:/Users/admin/2022-simple-team02/processor_middle/SZCVControl/SZCVControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430498609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430498609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/2022-simple-team02/processor_middle/externaloutput/externaloutput.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/processor_middle/externaloutput/externaloutput.v" { { "Info" "ISGN_ENTITY_NAME" "1 externalOutput " "Found entity 1: externalOutput" {  } { { "../externalOutput/externalOutput.v" "" { Text "C:/Users/admin/2022-simple-team02/processor_middle/externalOutput/externalOutput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430498609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430498609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/2022-simple-team02/processor_middle/signextend/signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/processor_middle/signextend/signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 signExtend " "Found entity 1: signExtend" {  } { { "../signExtend/signExtend.v" "" { Text "C:/Users/admin/2022-simple-team02/processor_middle/signExtend/signExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430498625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430498625 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "out OUT shifter.v(4) " "Verilog HDL Declaration information at shifter.v(4): object \"out\" differs only in case from object \"OUT\" in the same scope" {  } { { "../shifter/shifter.v" "" { Text "C:/Users/admin/2022-simple-team02/processor_middle/shifter/shifter.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652430498641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/2022-simple-team02/processor_middle/shifter/shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/processor_middle/shifter/shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../shifter/shifter.v" "" { Text "C:/Users/admin/2022-simple-team02/processor_middle/shifter/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430498641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430498641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/2022-simple-team02/processor_middle/register16/register16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/processor_middle/register16/register16.v" { { "Info" "ISGN_ENTITY_NAME" "1 register16 " "Found entity 1: register16" {  } { { "../register16/register16.v" "" { Text "C:/Users/admin/2022-simple-team02/processor_middle/register16/register16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430498656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430498656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/2022-simple-team02/processor_middle/register4/register4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/processor_middle/register4/register4.v" { { "Info" "ISGN_ENTITY_NAME" "1 register4 " "Found entity 1: register4" {  } { { "../register4/register4.v" "" { Text "C:/Users/admin/2022-simple-team02/processor_middle/register4/register4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430498656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430498656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/2022-simple-team02/processor_middle/pc/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/processor_middle/pc/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../PC/PC.v" "" { Text "C:/Users/admin/2022-simple-team02/processor_middle/PC/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430498672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430498672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/2022-simple-team02/processor_middle/multiplexer4/multiplexer4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/processor_middle/multiplexer4/multiplexer4.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer4 " "Found entity 1: multiplexer4" {  } { { "../multiplexer4/multiplexer4.v" "" { Text "C:/Users/admin/2022-simple-team02/processor_middle/multiplexer4/multiplexer4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430498687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430498687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/2022-simple-team02/processor_middle/multiplexer16/multiplexer16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/processor_middle/multiplexer16/multiplexer16.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer16 " "Found entity 1: multiplexer16" {  } { { "../multiplexer16/multiplexer16.v" "" { Text "C:/Users/admin/2022-simple-team02/processor_middle/multiplexer16/multiplexer16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430498703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430498703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/2022-simple-team02/processor_middle/multiplexer3/multiplexer3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/processor_middle/multiplexer3/multiplexer3.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer3 " "Found entity 1: multiplexer3" {  } { { "../multiplexer3/multiplexer3.v" "" { Text "C:/Users/admin/2022-simple-team02/processor_middle/multiplexer3/multiplexer3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430498719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430498719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/2022-simple-team02/processor_middle/ir/ir.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/processor_middle/ir/ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "../IR/IR.v" "" { Text "C:/Users/admin/2022-simple-team02/processor_middle/IR/IR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430498734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430498734 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "out OUT alu.v(3) " "Verilog HDL Declaration information at alu.v(3): object \"out\" differs only in case from object \"OUT\" in the same scope" {  } { { "../alu/alu.v" "" { Text "C:/Users/admin/2022-simple-team02/processor_middle/alu/alu.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652430498734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/2022-simple-team02/processor_middle/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/processor_middle/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../alu/alu.v" "" { Text "C:/Users/admin/2022-simple-team02/processor_middle/alu/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430498734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430498734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/2022-simple-team02/processor_middle/phasecounter/phasecounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/processor_middle/phasecounter/phasecounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 phaseCounter " "Found entity 1: phaseCounter" {  } { { "../phaseCounter/phaseCounter.v" "" { Text "C:/Users/admin/2022-simple-team02/processor_middle/phaseCounter/phaseCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430498750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430498750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/2022-simple-team02/processor_middle/control/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/processor_middle/control/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../control/control.v" "" { Text "C:/Users/admin/2022-simple-team02/processor_middle/control/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430498766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430498766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/2022-simple-team02/processor_middle/registerfile/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/processor_middle/registerfile/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "../registerFile/registerFile.v" "" { Text "C:/Users/admin/2022-simple-team02/processor_middle/registerFile/registerFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430498781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430498781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.bdf" "" { Schematic "C:/Users/admin/2022-simple-team02/processor_middle/processor/processor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430498781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430498781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementer.v 1 1 " "Found 1 design units, including 1 entities, in source file incrementer.v" { { "Info" "ISGN_ENTITY_NAME" "1 incrementer " "Found entity 1: incrementer" {  } { { "incrementer.v" "" { Text "C:/Users/admin/2022-simple-team02/processor_middle/processor/incrementer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430498797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430498797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file mainmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainMemory " "Found entity 1: mainMemory" {  } { { "mainMemory.v" "" { Text "C:/Users/admin/2022-simple-team02/processor_middle/processor/mainMemory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430498812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430498812 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652430498940 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "signExtend signExtendD " "Block or symbol \"signExtend\" of instance \"signExtendD\" overlaps another block or symbol" {  } { { "processor.bdf" "" { Schematic "C:/Users/admin/2022-simple-team02/processor_middle/processor/processor.bdf" { { 192 264 424 272 "signExtendD" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1652430498956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "externalOutput externalOutput:exOUT " "Elaborating entity \"externalOutput\" for hierarchy \"externalOutput:exOUT\"" {  } { { "processor.bdf" "exOUT" { Schematic "C:/Users/admin/2022-simple-team02/processor_middle/processor/processor.bdf" { { -16 1896 2104 192 "exOUT" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430498956 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 externalOutput.v(185) " "Verilog HDL assignment warning at externalOutput.v(185): truncated value with size 32 to match size of target (5)" {  } { { "../externalOutput/externalOutput.v" "" { Text "C:/Users/admin/2022-simple-team02/processor_middle/externalOutput/externalOutput.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652430498971 "|processor|externalOutput:exOUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control_inst " "Elaborating entity \"control\" for hierarchy \"control:control_inst\"" {  } { { "processor.bdf" "control_inst" { Schematic "C:/Users/admin/2022-simple-team02/processor_middle/processor/processor.bdf" { { -72 104 328 200 "control_inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430498971 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C control.v(68) " "Verilog HDL or VHDL warning at control.v(68): object \"C\" assigned a value but never read" {  } { { "../control/control.v" "" { Text "C:/Users/admin/2022-simple-team02/processor_middle/control/control.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652430498971 "|processor|control:control_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cond control.v(71) " "Verilog HDL or VHDL warning at control.v(71): object \"cond\" assigned a value but never read" {  } { { "../control/control.v" "" { Text "C:/Users/admin/2022-simple-team02/processor_middle/control/control.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652430498971 "|processor|control:control_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op control.v(74) " "Verilog HDL or VHDL warning at control.v(74): object \"op\" assigned a value but never read" {  } { { "../control/control.v" "" { Text "C:/Users/admin/2022-simple-team02/processor_middle/control/control.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652430498971 "|processor|control:control_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phaseCounter phaseCounter:inst10 " "Elaborating entity \"phaseCounter\" for hierarchy \"phaseCounter:inst10\"" {  } { { "processor.bdf" "inst10" { Schematic "C:/Users/admin/2022-simple-team02/processor_middle/processor/processor.bdf" { { -8 -200 -24 136 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430498971 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_reset phaseCounter.v(12) " "Verilog HDL or VHDL warning at phaseCounter.v(12): object \"not_reset\" assigned a value but never read" {  } { { "../phaseCounter/phaseCounter.v" "" { Text "C:/Users/admin/2022-simple-team02/processor_middle/phaseCounter/phaseCounter.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652430498987 "|processor|phaseCounter:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:IR " "Elaborating entity \"IR\" for hierarchy \"IR:IR\"" {  } { { "processor.bdf" "IR" { Schematic "C:/Users/admin/2022-simple-team02/processor_middle/processor/processor.bdf" { { 248 -160 24 360 "IR" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430498987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainMemory mainMemory:memory " "Elaborating entity \"mainMemory\" for hierarchy \"mainMemory:memory\"" {  } { { "processor.bdf" "memory" { Schematic "C:/Users/admin/2022-simple-team02/processor_middle/processor/processor.bdf" { { -152 1056 1272 -24 "memory" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430499003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mainMemory:memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mainMemory:memory\|altsyncram:altsyncram_component\"" {  } { { "mainMemory.v" "altsyncram_component" { Text "C:/Users/admin/2022-simple-team02/processor_middle/processor/mainMemory.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430499159 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mainMemory:memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mainMemory:memory\|altsyncram:altsyncram_component\"" {  } { { "mainMemory.v" "" { Text "C:/Users/admin/2022-simple-team02/processor_middle/processor/mainMemory.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430499159 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mainMemory:memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"mainMemory:memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652430499159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652430499159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file kisuuprot.mif " "Parameter \"init_file\" = \"kisuuprot.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652430499159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652430499159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652430499159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652430499159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652430499159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652430499159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652430499159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652430499159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652430499159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652430499159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652430499159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652430499159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652430499159 ""}  } { { "mainMemory.v" "" { Text "C:/Users/admin/2022-simple-team02/processor_middle/processor/mainMemory.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652430499159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ok1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5ok1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5ok1 " "Found entity 1: altsyncram_5ok1" {  } { { "db/altsyncram_5ok1.tdf" "" { Text "C:/Users/admin/2022-simple-team02/processor_middle/processor/db/altsyncram_5ok1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430499268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5ok1 mainMemory:memory\|altsyncram:altsyncram_component\|altsyncram_5ok1:auto_generated " "Elaborating entity \"altsyncram_5ok1\" for hierarchy \"mainMemory:memory\|altsyncram:altsyncram_component\|altsyncram_5ok1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430499268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_32b2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_32b2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_32b2 " "Found entity 1: altsyncram_32b2" {  } { { "db/altsyncram_32b2.tdf" "" { Text "C:/Users/admin/2022-simple-team02/processor_middle/processor/db/altsyncram_32b2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430499377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_32b2 mainMemory:memory\|altsyncram:altsyncram_component\|altsyncram_5ok1:auto_generated\|altsyncram_32b2:altsyncram1 " "Elaborating entity \"altsyncram_32b2\" for hierarchy \"mainMemory:memory\|altsyncram:altsyncram_component\|altsyncram_5ok1:auto_generated\|altsyncram_32b2:altsyncram1\"" {  } { { "db/altsyncram_5ok1.tdf" "altsyncram1" { Text "C:/Users/admin/2022-simple-team02/processor_middle/processor/db/altsyncram_5ok1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430499377 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 2048 C:/Users/admin/2022-simple-team02/processor_middle/processor/kisuuprot.mif " "Memory depth (4096) in the design file differs from memory depth (2048) in the Memory Initialization File \"C:/Users/admin/2022-simple-team02/processor_middle/processor/kisuuprot.mif\" -- setting initial value for remaining addresses to 0" {  } { { "mainMemory.v" "" { Text "C:/Users/admin/2022-simple-team02/processor_middle/processor/mainMemory.v" 85 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1652430499409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom mainMemory:memory\|altsyncram:altsyncram_component\|altsyncram_5ok1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"mainMemory:memory\|altsyncram:altsyncram_component\|altsyncram_5ok1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_5ok1.tdf" "mgl_prim2" { Text "C:/Users/admin/2022-simple-team02/processor_middle/processor/db/altsyncram_5ok1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430500365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mainMemory:memory\|altsyncram:altsyncram_component\|altsyncram_5ok1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"mainMemory:memory\|altsyncram:altsyncram_component\|altsyncram_5ok1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_5ok1.tdf" "" { Text "C:/Users/admin/2022-simple-team02/processor_middle/processor/db/altsyncram_5ok1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430500396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mainMemory:memory\|altsyncram:altsyncram_component\|altsyncram_5ok1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"mainMemory:memory\|altsyncram:altsyncram_component\|altsyncram_5ok1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652430500396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652430500396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652430500396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652430500396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652430500396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652430500396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652430500396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652430500396 ""}  } { { "db/altsyncram_5ok1.tdf" "" { Text "C:/Users/admin/2022-simple-team02/processor_middle/processor/db/altsyncram_5ok1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652430500396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter mainMemory:memory\|altsyncram:altsyncram_component\|altsyncram_5ok1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"mainMemory:memory\|altsyncram:altsyncram_component\|altsyncram_5ok1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430500618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl mainMemory:memory\|altsyncram:altsyncram_component\|altsyncram_5ok1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"mainMemory:memory\|altsyncram:altsyncram_component\|altsyncram_5ok1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430500856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr mainMemory:memory\|altsyncram:altsyncram_component\|altsyncram_5ok1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"mainMemory:memory\|altsyncram:altsyncram_component\|altsyncram_5ok1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430501093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer16 multiplexer16:multiplexer_addressSrc " "Elaborating entity \"multiplexer16\" for hierarchy \"multiplexer16:multiplexer_addressSrc\"" {  } { { "processor.bdf" "multiplexer_addressSrc" { Schematic "C:/Users/admin/2022-simple-team02/processor_middle/processor/processor.bdf" { { -40 608 776 72 "multiplexer_addressSrc" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430501189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC " "Elaborating entity \"PC\" for hierarchy \"PC:PC\"" {  } { { "processor.bdf" "PC" { Schematic "C:/Users/admin/2022-simple-team02/processor_middle/processor/processor.bdf" { { 480 -752 -568 592 "PC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430501205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementer incrementer:inst18 " "Elaborating entity \"incrementer\" for hierarchy \"incrementer:inst18\"" {  } { { "processor.bdf" "inst18" { Schematic "C:/Users/admin/2022-simple-team02/processor_middle/processor/processor.bdf" { { 480 -512 -304 560 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430501236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register16 register16:DR " "Elaborating entity \"register16\" for hierarchy \"register16:DR\"" {  } { { "processor.bdf" "DR" { Schematic "C:/Users/admin/2022-simple-team02/processor_middle/processor/processor.bdf" { { 312 1888 2072 424 "DR" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430501252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst19 " "Elaborating entity \"alu\" for hierarchy \"alu:inst19\"" {  } { { "processor.bdf" "inst19" { Schematic "C:/Users/admin/2022-simple-team02/processor_middle/processor/processor.bdf" { { 384 1296 1480 496 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430501283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:inst13 " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:inst13\"" {  } { { "processor.bdf" "inst13" { Schematic "C:/Users/admin/2022-simple-team02/processor_middle/processor/processor.bdf" { { 272 264 480 448 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430501314 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r registerFile.v(15) " "Verilog HDL or VHDL warning at registerFile.v(15): object \"r\" assigned a value but never read" {  } { { "../registerFile/registerFile.v" "" { Text "C:/Users/admin/2022-simple-team02/processor_middle/registerFile/registerFile.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652430501314 "|processor|registerFile:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer3 multiplexer3:multiplexer_regDst " "Elaborating entity \"multiplexer3\" for hierarchy \"multiplexer3:multiplexer_regDst\"" {  } { { "processor.bdf" "multiplexer_regDst" { Schematic "C:/Users/admin/2022-simple-team02/processor_middle/processor/processor.bdf" { { 1200 -200 -40 1312 "multiplexer_regDst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430501361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtend signExtend:signExtendD " "Elaborating entity \"signExtend\" for hierarchy \"signExtend:signExtendD\"" {  } { { "processor.bdf" "signExtendD" { Schematic "C:/Users/admin/2022-simple-team02/processor_middle/processor/processor.bdf" { { 192 264 424 272 "signExtendD" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430501392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:inst21 " "Elaborating entity \"shifter\" for hierarchy \"shifter:inst21\"" {  } { { "processor.bdf" "inst21" { Schematic "C:/Users/admin/2022-simple-team02/processor_middle/processor/processor.bdf" { { 184 1296 1480 296 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430501408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register4 register4:inst7 " "Elaborating entity \"register4\" for hierarchy \"register4:inst7\"" {  } { { "processor.bdf" "inst7" { Schematic "C:/Users/admin/2022-simple-team02/processor_middle/processor/processor.bdf" { { 616 3000 3184 728 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430501439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer4 multiplexer4:inst6 " "Elaborating entity \"multiplexer4\" for hierarchy \"multiplexer4:inst6\"" {  } { { "processor.bdf" "inst6" { Schematic "C:/Users/admin/2022-simple-team02/processor_middle/processor/processor.bdf" { { 616 2696 2856 728 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430501455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SZCVControl SZCVControl:inst " "Elaborating entity \"SZCVControl\" for hierarchy \"SZCVControl:inst\"" {  } { { "processor.bdf" "inst" { Schematic "C:/Users/admin/2022-simple-team02/processor_middle/processor/processor.bdf" { { 848 2560 2784 928 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430501470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SZCVJudge16 SZCVJudge16:inst2 " "Elaborating entity \"SZCVJudge16\" for hierarchy \"SZCVJudge16:inst2\"" {  } { { "processor.bdf" "inst2" { Schematic "C:/Users/admin/2022-simple-team02/processor_middle/processor/processor.bdf" { { 680 2152 2344 760 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430501502 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1652430501852 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.05.13.17:28:30 Progress: Loading sldcbc818cf/alt_sld_fab_wrapper_hw.tcl " "2022.05.13.17:28:30 Progress: Loading sldcbc818cf/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430510029 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430515329 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430515533 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430519056 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430519217 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430519361 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430519536 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430519551 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430519551 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1652430520368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldcbc818cf/alt_sld_fab.v" "" { Text "C:/Users/admin/2022-simple-team02/processor_middle/processor/db/ip/sldcbc818cf/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430520680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430520680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/admin/2022-simple-team02/processor_middle/processor/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430520805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430520805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/admin/2022-simple-team02/processor_middle/processor/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430520821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430520821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/admin/2022-simple-team02/processor_middle/processor/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430520930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430520930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/admin/2022-simple-team02/processor_middle/processor/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430521055 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/admin/2022-simple-team02/processor_middle/processor/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430521055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430521055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/admin/2022-simple-team02/processor_middle/processor/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430521164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430521164 ""}
