library ieeeÃ±
use ieee.std_logic_1164.all;
-- Sumador de 4 bits
Entity adder4bits is
port(
	a, b : in std_logic_vector(3 downto 0);
	cin : std_logic;
	sum : out std_logic_vector(4 downto 0) );
end adder4bits;

architecture a of adder4bits is
component FAVHDL is
port( A, B, Cin : in std_logic;
		Sum, Cout : out std_logic;
	end component;
signal c : std_logic_vector(2 downto 0);
begin 
FAO : FAVHDL port map ( a => a(0),
								b => b(0),
								cin => cin,
								sum => sum(0),
								cout => c(0) );
								
FA1 : FAVHDL port map ( a => a(1),
								b => b(1),
								cin => c(0),
								sum => sum(1),
								cout => c(1) );
								
FA2 : FAVHDL port map ( a => a(2),
								b => b(2),
								cin => c(1),
								sum => sum(2),
								cout => c(2) );
					
FA3 : FAVHDL port map ( a => a(3),
								b => b(3),
								cin => c(2),
								sum => sum(3),
								cout => sum(4) );
end a;
