// Seed: 3527108061
module module_0 (
    output logic id_0,
    input id_1,
    input id_2#(.id_5(1'b0 - 1'b0)),
    input id_3,
    input logic id_4
);
  assign id_0 = 1'b0;
  logic
      id_6,
      id_7 = id_5,
      id_8,
      id_9,
      id_10,
      id_11 = 1'b0,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19 = id_16,
      id_20,
      id_21;
  logic id_22;
  always id_0 = id_22;
  logic id_23 = 1'd0;
  assign id_20 = id_12;
endmodule
