[
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.SimpleLazyModule"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.TLBlockDuringReset"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"NexysVideoHarness.UIntToAnalog_1",
    "name":"UIntToAnalog_1.v",
    "text":"module UIntToAnalog_1 (a, b, b_en);\n  inout [0:0] a;\n  input [0:0] b;\n  input b_en;\n  assign a = b_en ? b : 1'bz;\nendmodule\n"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"NexysVideoHarness.AnalogToUInt_1",
    "name":"AnalogToUInt_1.v",
    "text":"module AnalogToUInt_1 (a, b);\n  inout [0:0] a;\n  output [0:0] b;\n  assign b = a;\nendmodule\n"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"NexysVideoHarness.PowerOnResetFPGAOnly",
    "name":"PowerOnResetFPGAOnly.v",
    "text":"(* keep_hierarchy = \"yes\" *)\nmodule PowerOnResetFPGAOnly(\n  input wire clock,\n  (* dont_touch = \"true\" *) output reg power_on_reset\n);\n  initial begin\n    power_on_reset <= 1'b1;\n  end\n  always @(posedge clock) begin\n    power_on_reset <= 1'b0;\n  end\nendmodule\n"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.InterruptBusWrapper"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.ClockGroupAggregator"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.ClockGroup_2"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.BundleBridgeNexus"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.TLWidthWidget"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.TLInterconnectCoupler"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.TLWidthWidget_1"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.TLInterconnectCoupler_1"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.TLWidthWidget_2"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.TLInterconnectCoupler_2"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.TLWidthWidget_3"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.TLFilter"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.TLInterconnectCoupler_3"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.ClockGroupAggregator_1"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.ClockGroup_3"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.FixedClockBroadcast_1"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.BundleBridgeNexus_1"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.ClockGroupAggregator_2"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.ClockGroup_4"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.FixedClockBroadcast_2"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.BundleBridgeNexus_2"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.TLInterconnectCoupler_4"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"NexysVideoHarness.plusarg_reader",
    "name":"plusarg_reader.v",
    "text":"// See LICENSE.SiFive for license details.\n\n//VCS coverage exclude_file\n\n// No default parameter values are intended, nor does IEEE 1800-2012 require them (clause A.2.4 param_assignment),\n// but Incisive demands them. These default values should never be used.\nmodule plusarg_reader #(\n   parameter FORMAT=\"borked=%d\",\n   parameter WIDTH=1,\n   parameter [WIDTH-1:0] DEFAULT=0\n) (\n   output [WIDTH-1:0] out\n);\n\n`ifdef SYNTHESIS\nassign out = DEFAULT;\n`else\nreg [WIDTH-1:0] myplus;\nassign out = myplus;\n\ninitial begin\n   if (!$value$plusargs(FORMAT, myplus)) myplus = DEFAULT;\nend\n`endif\n\nendmodule\n"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"NexysVideoHarness.plusarg_reader_1",
    "name":"plusarg_reader.v",
    "text":"// See LICENSE.SiFive for license details.\n\n//VCS coverage exclude_file\n\n// No default parameter values are intended, nor does IEEE 1800-2012 require them (clause A.2.4 param_assignment),\n// but Incisive demands them. These default values should never be used.\nmodule plusarg_reader #(\n   parameter FORMAT=\"borked=%d\",\n   parameter WIDTH=1,\n   parameter [WIDTH-1:0] DEFAULT=0\n) (\n   output [WIDTH-1:0] out\n);\n\n`ifdef SYNTHESIS\nassign out = DEFAULT;\n`else\nreg [WIDTH-1:0] myplus;\nassign out = myplus;\n\ninitial begin\n   if (!$value$plusargs(FORMAT, myplus)) myplus = DEFAULT;\nend\n`endif\n\nendmodule\n"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NexysVideoHarness|UARTRx>io"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NexysVideoHarness|UARTTx>io"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.ClockGroupAggregator_3"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.ClockGroup_5"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.BundleBridgeNexus_3"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.TLBuffer_7"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.TLWidthWidget_4"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.TLInterconnectCoupler_6"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.ClockGroupAggregator_4"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.ClockGroup_6"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.FixedClockBroadcast_4"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.BundleBridgeNexus_4"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.TLXbar_6"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.TLBuffer_8"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.TLWidthWidget_5"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.ClockGroupAggregator_5"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.ClockGroup_7"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.FixedClockBroadcast_5"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.BundleBridgeNexus_5"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.TLJbar"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.TLWidthWidget_6"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.TLInterconnectCoupler_8"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.ClockGroupAggregator_6"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.ClockGroup_8"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.FixedClockBroadcast_6"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.BundleBridgeNexus_6"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.TLXbar_7"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.TLWidthWidget_7"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.BundleBridgeNexus_8"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.ClockGroup_9"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"NexysVideoHarness.ClockGroup_10"
  },
  {
    "class":"freechips.rocketchip.util.AddressMapAnnotation",
    "target":"NexysVideoHarness.DigitalTop",
    "mapping":[
      {
        "range":{
          "base":0,
          "size":2147483648
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":true,
          "c":false,
          "a":false
        },
        "names":[
          "lbwif-readwrite@0"
        ]
      },
      {
        "range":{
          "base":2147483648,
          "size":536870912
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":true,
          "c":true,
          "a":false
        },
        "names":[
          "memory@80000000"
        ]
      }
    ],
    "label":"mapping"
  },
  {
    "class":"freechips.rocketchip.util.AddressMapAnnotation",
    "target":"NexysVideoHarness.DigitalTop",
    "mapping":[
      {
        "range":{
          "base":0,
          "size":2147483648
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":true,
          "c":false,
          "a":false
        },
        "names":[
          "lbwif-readwrite@0"
        ]
      },
      {
        "range":{
          "base":2147483648,
          "size":536870912
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":true,
          "c":true,
          "a":false
        },
        "names":[
          "memory@80000000"
        ]
      }
    ],
    "label":"mapping"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NexysVideoHarness|ChipTop>port.bits.out.bits"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NexysVideoHarness|ChipTop>port.bits.out.valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NexysVideoHarness|ChipTop>port.bits.out.ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NexysVideoHarness|ChipTop>port.bits.in.bits"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NexysVideoHarness|ChipTop>port.bits.in.valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NexysVideoHarness|ChipTop>port.bits.in.ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NexysVideoHarness|ChipTop>port.clock"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NexysVideoHarness|ChipTop>tl_slave.0.d.bits.corrupt"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NexysVideoHarness|ChipTop>tl_slave.0.d.bits.data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NexysVideoHarness|ChipTop>tl_slave.0.d.bits.denied"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NexysVideoHarness|ChipTop>tl_slave.0.d.bits.sink"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NexysVideoHarness|ChipTop>tl_slave.0.d.bits.source"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NexysVideoHarness|ChipTop>tl_slave.0.d.bits.size"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NexysVideoHarness|ChipTop>tl_slave.0.d.bits.param"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NexysVideoHarness|ChipTop>tl_slave.0.d.bits.opcode"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NexysVideoHarness|ChipTop>tl_slave.0.d.valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NexysVideoHarness|ChipTop>tl_slave.0.d.ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NexysVideoHarness|ChipTop>tl_slave.0.a.bits.corrupt"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NexysVideoHarness|ChipTop>tl_slave.0.a.bits.data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NexysVideoHarness|ChipTop>tl_slave.0.a.bits.mask"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NexysVideoHarness|ChipTop>tl_slave.0.a.bits.address"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NexysVideoHarness|ChipTop>tl_slave.0.a.bits.source"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NexysVideoHarness|ChipTop>tl_slave.0.a.bits.size"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NexysVideoHarness|ChipTop>tl_slave.0.a.bits.param"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NexysVideoHarness|ChipTop>tl_slave.0.a.bits.opcode"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NexysVideoHarness|ChipTop>tl_slave.0.a.valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NexysVideoHarness|ChipTop>tl_slave.0.a.ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NexysVideoHarness|ChipTop>reset_io"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NexysVideoHarness|ChipTop>clock_uncore"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NexysVideoHarness|ChipTop>clock_serial_tl_clock_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NexysVideoHarness|ChipTop>uart_tsi.tsi2tl_state"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NexysVideoHarness|ChipTop>uart_tsi.dropped"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NexysVideoHarness|ChipTop>uart_tsi.uart.rxd"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NexysVideoHarness|ChipTop>uart_tsi.uart.txd"
  },
  {
    "class":"firrtl.stage.RunFirrtlTransformAnnotation",
    "transform":"firrtl.transforms.BlackBoxSourceHelper"
  }
]