Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Mar 25 21:12:40 2025
| Host         : vivado running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_methodology -file /home/azureuser/btreeBlock/verilog/find/0/vivado/reports/methodology.rpt
| Design       : find
| Device       : xc7z020clg484-3
| Speed File   : -3
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: find
          Floorplan: find
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 12
+-----------+----------+------------------------------------------+--------+
| Rule      | Severity | Description                              | Checks |
+-----------+----------+------------------------------------------+--------+
| TIMING-15 | Warning  | Large hold violation                     | 2      |
| XDCH-2    | Warning  | Same min and max delay values on IO port | 10     |
+-----------+----------+------------------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-15#1 Warning
Large hold violation  
There is a large clock skew of 2.021 ns between Key[2] (clocked by clock) and T_reg[115]/D (clocked by clock) that results in large hold timing violation(s) of -1.008 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#2 Warning
Large hold violation  
There is a large clock skew of 2.021 ns between Key[4] (clocked by clock) and T_reg[117]/D (clocked by clock) that results in large hold timing violation(s) of -1.025 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'Data[0]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clock -max 0.000 [get_ports -filter {DIRECTION == IN && NAME != "clock"}]
/home/azureuser/btreeBlock/vivado/constraints/xc7z020clg484.xdc (Line: 4)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'Data[1]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clock -max 0.000 [get_ports -filter {DIRECTION == IN && NAME != "clock"}]
/home/azureuser/btreeBlock/vivado/constraints/xc7z020clg484.xdc (Line: 4)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'Data[2]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clock -max 0.000 [get_ports -filter {DIRECTION == IN && NAME != "clock"}]
/home/azureuser/btreeBlock/vivado/constraints/xc7z020clg484.xdc (Line: 4)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'Data[3]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clock -max 0.000 [get_ports -filter {DIRECTION == IN && NAME != "clock"}]
/home/azureuser/btreeBlock/vivado/constraints/xc7z020clg484.xdc (Line: 4)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'Key[0]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clock -max 0.000 [get_ports -filter {DIRECTION == IN && NAME != "clock"}]
/home/azureuser/btreeBlock/vivado/constraints/xc7z020clg484.xdc (Line: 4)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'Key[1]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clock -max 0.000 [get_ports -filter {DIRECTION == IN && NAME != "clock"}]
/home/azureuser/btreeBlock/vivado/constraints/xc7z020clg484.xdc (Line: 4)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'Key[2]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clock -max 0.000 [get_ports -filter {DIRECTION == IN && NAME != "clock"}]
/home/azureuser/btreeBlock/vivado/constraints/xc7z020clg484.xdc (Line: 4)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'Key[3]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clock -max 0.000 [get_ports -filter {DIRECTION == IN && NAME != "clock"}]
/home/azureuser/btreeBlock/vivado/constraints/xc7z020clg484.xdc (Line: 4)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'Key[4]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clock -max 0.000 [get_ports -filter {DIRECTION == IN && NAME != "clock"}]
/home/azureuser/btreeBlock/vivado/constraints/xc7z020clg484.xdc (Line: 4)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'reset' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clock -max 0.000 [get_ports -filter {DIRECTION == IN && NAME != "clock"}]
/home/azureuser/btreeBlock/vivado/constraints/xc7z020clg484.xdc (Line: 4)
Related violations: <none>


