
tmphm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008f58  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000200c  080090f8  080090f8  0000a0f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b104  0800b104  0000d350  2**0
                  CONTENTS
  4 .ARM          00000008  0800b104  0800b104  0000c104  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b10c  0800b10c  0000d350  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b10c  0800b10c  0000c10c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b110  0800b110  0000c110  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000350  20000000  0800b114  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000011c0  20000350  0800b464  0000d350  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001510  0800b464  0000d510  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d350  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cf6e  00000000  00000000  0000d380  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000314a  00000000  00000000  0001a2ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c68  00000000  00000000  0001d438  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000934  00000000  00000000  0001e0a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014fee  00000000  00000000  0001e9d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f1cc  00000000  00000000  000339c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000681bd  00000000  00000000  00042b8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000aad4b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d94  00000000  00000000  000aad90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007c  00000000  00000000  000aeb24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000350 	.word	0x20000350
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080090e0 	.word	0x080090e0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000354 	.word	0x20000354
 80001dc:	080090e0 	.word	0x080090e0

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b96a 	b.w	800059c <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	460c      	mov	r4, r1
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d14e      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ec:	4694      	mov	ip, r2
 80002ee:	458c      	cmp	ip, r1
 80002f0:	4686      	mov	lr, r0
 80002f2:	fab2 f282 	clz	r2, r2
 80002f6:	d962      	bls.n	80003be <__udivmoddi4+0xde>
 80002f8:	b14a      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fa:	f1c2 0320 	rsb	r3, r2, #32
 80002fe:	4091      	lsls	r1, r2
 8000300:	fa20 f303 	lsr.w	r3, r0, r3
 8000304:	fa0c fc02 	lsl.w	ip, ip, r2
 8000308:	4319      	orrs	r1, r3
 800030a:	fa00 fe02 	lsl.w	lr, r0, r2
 800030e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000312:	fa1f f68c 	uxth.w	r6, ip
 8000316:	fbb1 f4f7 	udiv	r4, r1, r7
 800031a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800031e:	fb07 1114 	mls	r1, r7, r4, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb04 f106 	mul.w	r1, r4, r6
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f104 30ff 	add.w	r0, r4, #4294967295
 8000336:	f080 8112 	bcs.w	800055e <__udivmoddi4+0x27e>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 810f 	bls.w	800055e <__udivmoddi4+0x27e>
 8000340:	3c02      	subs	r4, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a59      	subs	r1, r3, r1
 8000346:	fa1f f38e 	uxth.w	r3, lr
 800034a:	fbb1 f0f7 	udiv	r0, r1, r7
 800034e:	fb07 1110 	mls	r1, r7, r0, r1
 8000352:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000356:	fb00 f606 	mul.w	r6, r0, r6
 800035a:	429e      	cmp	r6, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x94>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f100 31ff 	add.w	r1, r0, #4294967295
 8000366:	f080 80fc 	bcs.w	8000562 <__udivmoddi4+0x282>
 800036a:	429e      	cmp	r6, r3
 800036c:	f240 80f9 	bls.w	8000562 <__udivmoddi4+0x282>
 8000370:	4463      	add	r3, ip
 8000372:	3802      	subs	r0, #2
 8000374:	1b9b      	subs	r3, r3, r6
 8000376:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800037a:	2100      	movs	r1, #0
 800037c:	b11d      	cbz	r5, 8000386 <__udivmoddi4+0xa6>
 800037e:	40d3      	lsrs	r3, r2
 8000380:	2200      	movs	r2, #0
 8000382:	e9c5 3200 	strd	r3, r2, [r5]
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d905      	bls.n	800039a <__udivmoddi4+0xba>
 800038e:	b10d      	cbz	r5, 8000394 <__udivmoddi4+0xb4>
 8000390:	e9c5 0100 	strd	r0, r1, [r5]
 8000394:	2100      	movs	r1, #0
 8000396:	4608      	mov	r0, r1
 8000398:	e7f5      	b.n	8000386 <__udivmoddi4+0xa6>
 800039a:	fab3 f183 	clz	r1, r3
 800039e:	2900      	cmp	r1, #0
 80003a0:	d146      	bne.n	8000430 <__udivmoddi4+0x150>
 80003a2:	42a3      	cmp	r3, r4
 80003a4:	d302      	bcc.n	80003ac <__udivmoddi4+0xcc>
 80003a6:	4290      	cmp	r0, r2
 80003a8:	f0c0 80f0 	bcc.w	800058c <__udivmoddi4+0x2ac>
 80003ac:	1a86      	subs	r6, r0, r2
 80003ae:	eb64 0303 	sbc.w	r3, r4, r3
 80003b2:	2001      	movs	r0, #1
 80003b4:	2d00      	cmp	r5, #0
 80003b6:	d0e6      	beq.n	8000386 <__udivmoddi4+0xa6>
 80003b8:	e9c5 6300 	strd	r6, r3, [r5]
 80003bc:	e7e3      	b.n	8000386 <__udivmoddi4+0xa6>
 80003be:	2a00      	cmp	r2, #0
 80003c0:	f040 8090 	bne.w	80004e4 <__udivmoddi4+0x204>
 80003c4:	eba1 040c 	sub.w	r4, r1, ip
 80003c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003cc:	fa1f f78c 	uxth.w	r7, ip
 80003d0:	2101      	movs	r1, #1
 80003d2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003d6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003da:	fb08 4416 	mls	r4, r8, r6, r4
 80003de:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003e2:	fb07 f006 	mul.w	r0, r7, r6
 80003e6:	4298      	cmp	r0, r3
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x11c>
 80003ea:	eb1c 0303 	adds.w	r3, ip, r3
 80003ee:	f106 34ff 	add.w	r4, r6, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x11a>
 80003f4:	4298      	cmp	r0, r3
 80003f6:	f200 80cd 	bhi.w	8000594 <__udivmoddi4+0x2b4>
 80003fa:	4626      	mov	r6, r4
 80003fc:	1a1c      	subs	r4, r3, r0
 80003fe:	fa1f f38e 	uxth.w	r3, lr
 8000402:	fbb4 f0f8 	udiv	r0, r4, r8
 8000406:	fb08 4410 	mls	r4, r8, r0, r4
 800040a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800040e:	fb00 f707 	mul.w	r7, r0, r7
 8000412:	429f      	cmp	r7, r3
 8000414:	d908      	bls.n	8000428 <__udivmoddi4+0x148>
 8000416:	eb1c 0303 	adds.w	r3, ip, r3
 800041a:	f100 34ff 	add.w	r4, r0, #4294967295
 800041e:	d202      	bcs.n	8000426 <__udivmoddi4+0x146>
 8000420:	429f      	cmp	r7, r3
 8000422:	f200 80b0 	bhi.w	8000586 <__udivmoddi4+0x2a6>
 8000426:	4620      	mov	r0, r4
 8000428:	1bdb      	subs	r3, r3, r7
 800042a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800042e:	e7a5      	b.n	800037c <__udivmoddi4+0x9c>
 8000430:	f1c1 0620 	rsb	r6, r1, #32
 8000434:	408b      	lsls	r3, r1
 8000436:	fa22 f706 	lsr.w	r7, r2, r6
 800043a:	431f      	orrs	r7, r3
 800043c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000440:	fa04 f301 	lsl.w	r3, r4, r1
 8000444:	ea43 030c 	orr.w	r3, r3, ip
 8000448:	40f4      	lsrs	r4, r6
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	0c38      	lsrs	r0, r7, #16
 8000450:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000454:	fbb4 fef0 	udiv	lr, r4, r0
 8000458:	fa1f fc87 	uxth.w	ip, r7
 800045c:	fb00 441e 	mls	r4, r0, lr, r4
 8000460:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000464:	fb0e f90c 	mul.w	r9, lr, ip
 8000468:	45a1      	cmp	r9, r4
 800046a:	fa02 f201 	lsl.w	r2, r2, r1
 800046e:	d90a      	bls.n	8000486 <__udivmoddi4+0x1a6>
 8000470:	193c      	adds	r4, r7, r4
 8000472:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000476:	f080 8084 	bcs.w	8000582 <__udivmoddi4+0x2a2>
 800047a:	45a1      	cmp	r9, r4
 800047c:	f240 8081 	bls.w	8000582 <__udivmoddi4+0x2a2>
 8000480:	f1ae 0e02 	sub.w	lr, lr, #2
 8000484:	443c      	add	r4, r7
 8000486:	eba4 0409 	sub.w	r4, r4, r9
 800048a:	fa1f f983 	uxth.w	r9, r3
 800048e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000492:	fb00 4413 	mls	r4, r0, r3, r4
 8000496:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800049a:	fb03 fc0c 	mul.w	ip, r3, ip
 800049e:	45a4      	cmp	ip, r4
 80004a0:	d907      	bls.n	80004b2 <__udivmoddi4+0x1d2>
 80004a2:	193c      	adds	r4, r7, r4
 80004a4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004a8:	d267      	bcs.n	800057a <__udivmoddi4+0x29a>
 80004aa:	45a4      	cmp	ip, r4
 80004ac:	d965      	bls.n	800057a <__udivmoddi4+0x29a>
 80004ae:	3b02      	subs	r3, #2
 80004b0:	443c      	add	r4, r7
 80004b2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004b6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ba:	eba4 040c 	sub.w	r4, r4, ip
 80004be:	429c      	cmp	r4, r3
 80004c0:	46ce      	mov	lr, r9
 80004c2:	469c      	mov	ip, r3
 80004c4:	d351      	bcc.n	800056a <__udivmoddi4+0x28a>
 80004c6:	d04e      	beq.n	8000566 <__udivmoddi4+0x286>
 80004c8:	b155      	cbz	r5, 80004e0 <__udivmoddi4+0x200>
 80004ca:	ebb8 030e 	subs.w	r3, r8, lr
 80004ce:	eb64 040c 	sbc.w	r4, r4, ip
 80004d2:	fa04 f606 	lsl.w	r6, r4, r6
 80004d6:	40cb      	lsrs	r3, r1
 80004d8:	431e      	orrs	r6, r3
 80004da:	40cc      	lsrs	r4, r1
 80004dc:	e9c5 6400 	strd	r6, r4, [r5]
 80004e0:	2100      	movs	r1, #0
 80004e2:	e750      	b.n	8000386 <__udivmoddi4+0xa6>
 80004e4:	f1c2 0320 	rsb	r3, r2, #32
 80004e8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ec:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f0:	fa24 f303 	lsr.w	r3, r4, r3
 80004f4:	4094      	lsls	r4, r2
 80004f6:	430c      	orrs	r4, r1
 80004f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004fc:	fa00 fe02 	lsl.w	lr, r0, r2
 8000500:	fa1f f78c 	uxth.w	r7, ip
 8000504:	fbb3 f0f8 	udiv	r0, r3, r8
 8000508:	fb08 3110 	mls	r1, r8, r0, r3
 800050c:	0c23      	lsrs	r3, r4, #16
 800050e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000512:	fb00 f107 	mul.w	r1, r0, r7
 8000516:	4299      	cmp	r1, r3
 8000518:	d908      	bls.n	800052c <__udivmoddi4+0x24c>
 800051a:	eb1c 0303 	adds.w	r3, ip, r3
 800051e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000522:	d22c      	bcs.n	800057e <__udivmoddi4+0x29e>
 8000524:	4299      	cmp	r1, r3
 8000526:	d92a      	bls.n	800057e <__udivmoddi4+0x29e>
 8000528:	3802      	subs	r0, #2
 800052a:	4463      	add	r3, ip
 800052c:	1a5b      	subs	r3, r3, r1
 800052e:	b2a4      	uxth	r4, r4
 8000530:	fbb3 f1f8 	udiv	r1, r3, r8
 8000534:	fb08 3311 	mls	r3, r8, r1, r3
 8000538:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800053c:	fb01 f307 	mul.w	r3, r1, r7
 8000540:	42a3      	cmp	r3, r4
 8000542:	d908      	bls.n	8000556 <__udivmoddi4+0x276>
 8000544:	eb1c 0404 	adds.w	r4, ip, r4
 8000548:	f101 36ff 	add.w	r6, r1, #4294967295
 800054c:	d213      	bcs.n	8000576 <__udivmoddi4+0x296>
 800054e:	42a3      	cmp	r3, r4
 8000550:	d911      	bls.n	8000576 <__udivmoddi4+0x296>
 8000552:	3902      	subs	r1, #2
 8000554:	4464      	add	r4, ip
 8000556:	1ae4      	subs	r4, r4, r3
 8000558:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800055c:	e739      	b.n	80003d2 <__udivmoddi4+0xf2>
 800055e:	4604      	mov	r4, r0
 8000560:	e6f0      	b.n	8000344 <__udivmoddi4+0x64>
 8000562:	4608      	mov	r0, r1
 8000564:	e706      	b.n	8000374 <__udivmoddi4+0x94>
 8000566:	45c8      	cmp	r8, r9
 8000568:	d2ae      	bcs.n	80004c8 <__udivmoddi4+0x1e8>
 800056a:	ebb9 0e02 	subs.w	lr, r9, r2
 800056e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000572:	3801      	subs	r0, #1
 8000574:	e7a8      	b.n	80004c8 <__udivmoddi4+0x1e8>
 8000576:	4631      	mov	r1, r6
 8000578:	e7ed      	b.n	8000556 <__udivmoddi4+0x276>
 800057a:	4603      	mov	r3, r0
 800057c:	e799      	b.n	80004b2 <__udivmoddi4+0x1d2>
 800057e:	4630      	mov	r0, r6
 8000580:	e7d4      	b.n	800052c <__udivmoddi4+0x24c>
 8000582:	46d6      	mov	lr, sl
 8000584:	e77f      	b.n	8000486 <__udivmoddi4+0x1a6>
 8000586:	4463      	add	r3, ip
 8000588:	3802      	subs	r0, #2
 800058a:	e74d      	b.n	8000428 <__udivmoddi4+0x148>
 800058c:	4606      	mov	r6, r0
 800058e:	4623      	mov	r3, r4
 8000590:	4608      	mov	r0, r1
 8000592:	e70f      	b.n	80003b4 <__udivmoddi4+0xd4>
 8000594:	3e02      	subs	r6, #2
 8000596:	4463      	add	r3, ip
 8000598:	e730      	b.n	80003fc <__udivmoddi4+0x11c>
 800059a:	bf00      	nop

0800059c <__aeabi_idiv0>:
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop

080005a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005a0:	b480      	push	{r7}
 80005a2:	b085      	sub	sp, #20
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	f003 0307 	and.w	r3, r3, #7
 80005ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005b0:	4b0c      	ldr	r3, [pc, #48]	@ (80005e4 <__NVIC_SetPriorityGrouping+0x44>)
 80005b2:	68db      	ldr	r3, [r3, #12]
 80005b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005b6:	68ba      	ldr	r2, [r7, #8]
 80005b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80005bc:	4013      	ands	r3, r2
 80005be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005c0:	68fb      	ldr	r3, [r7, #12]
 80005c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005c4:	68bb      	ldr	r3, [r7, #8]
 80005c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80005cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005d2:	4a04      	ldr	r2, [pc, #16]	@ (80005e4 <__NVIC_SetPriorityGrouping+0x44>)
 80005d4:	68bb      	ldr	r3, [r7, #8]
 80005d6:	60d3      	str	r3, [r2, #12]
}
 80005d8:	bf00      	nop
 80005da:	3714      	adds	r7, #20
 80005dc:	46bd      	mov	sp, r7
 80005de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e2:	4770      	bx	lr
 80005e4:	e000ed00 	.word	0xe000ed00

080005e8 <LL_I2C_EnableClockStretching>:
  * @rmtoll CR1          NOSTRETCH     LL_I2C_EnableClockStretching
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx)
{
 80005e8:	b480      	push	{r7}
 80005ea:	b083      	sub	sp, #12
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	601a      	str	r2, [r3, #0]
}
 80005fc:	bf00      	nop
 80005fe:	370c      	adds	r7, #12
 8000600:	46bd      	mov	sp, r7
 8000602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000606:	4770      	bx	lr

08000608 <LL_I2C_DisableGeneralCall>:
  * @rmtoll CR1          ENGC          LL_I2C_DisableGeneralCall
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx)
{
 8000608:	b480      	push	{r7}
 800060a:	b083      	sub	sp, #12
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_ENGC);
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	601a      	str	r2, [r3, #0]
}
 800061c:	bf00      	nop
 800061e:	370c      	adds	r7, #12
 8000620:	46bd      	mov	sp, r7
 8000622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000626:	4770      	bx	lr

08000628 <LL_I2C_SetOwnAddress2>:
  * @param  I2Cx I2C Instance.
  * @param  OwnAddress2 This parameter must be a value between Min_Data=0 and Max_Data=0x7F.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress2(I2C_TypeDef *I2Cx, uint32_t OwnAddress2)
{
 8000628:	b480      	push	{r7}
 800062a:	b083      	sub	sp, #12
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]
 8000630:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->OAR2, I2C_OAR2_ADD2, OwnAddress2);
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	68db      	ldr	r3, [r3, #12]
 8000636:	f023 02fe 	bic.w	r2, r3, #254	@ 0xfe
 800063a:	683b      	ldr	r3, [r7, #0]
 800063c:	431a      	orrs	r2, r3
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	60da      	str	r2, [r3, #12]
}
 8000642:	bf00      	nop
 8000644:	370c      	adds	r7, #12
 8000646:	46bd      	mov	sp, r7
 8000648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064c:	4770      	bx	lr

0800064e <LL_I2C_DisableOwnAddress2>:
  * @rmtoll OAR2         ENDUAL        LL_I2C_DisableOwnAddress2
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx)
{
 800064e:	b480      	push	{r7}
 8000650:	b083      	sub	sp, #12
 8000652:	af00      	add	r7, sp, #0
 8000654:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_ENDUAL);
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	68db      	ldr	r3, [r3, #12]
 800065a:	f023 0201 	bic.w	r2, r3, #1
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	60da      	str	r2, [r3, #12]
}
 8000662:	bf00      	nop
 8000664:	370c      	adds	r7, #12
 8000666:	46bd      	mov	sp, r7
 8000668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066c:	4770      	bx	lr
	...

08000670 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8000670:	b480      	push	{r7}
 8000672:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8000674:	4b05      	ldr	r3, [pc, #20]	@ (800068c <LL_RCC_HSI_Enable+0x1c>)
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	4a04      	ldr	r2, [pc, #16]	@ (800068c <LL_RCC_HSI_Enable+0x1c>)
 800067a:	f043 0301 	orr.w	r3, r3, #1
 800067e:	6013      	str	r3, [r2, #0]
}
 8000680:	bf00      	nop
 8000682:	46bd      	mov	sp, r7
 8000684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000688:	4770      	bx	lr
 800068a:	bf00      	nop
 800068c:	40023800 	.word	0x40023800

08000690 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8000690:	b480      	push	{r7}
 8000692:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8000694:	4b06      	ldr	r3, [pc, #24]	@ (80006b0 <LL_RCC_HSI_IsReady+0x20>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	f003 0302 	and.w	r3, r3, #2
 800069c:	2b02      	cmp	r3, #2
 800069e:	bf0c      	ite	eq
 80006a0:	2301      	moveq	r3, #1
 80006a2:	2300      	movne	r3, #0
 80006a4:	b2db      	uxtb	r3, r3
}
 80006a6:	4618      	mov	r0, r3
 80006a8:	46bd      	mov	sp, r7
 80006aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ae:	4770      	bx	lr
 80006b0:	40023800 	.word	0x40023800

080006b4 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 31
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 80006b4:	b480      	push	{r7}
 80006b6:	b083      	sub	sp, #12
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 80006bc:	4b07      	ldr	r3, [pc, #28]	@ (80006dc <LL_RCC_HSI_SetCalibTrimming+0x28>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	00db      	lsls	r3, r3, #3
 80006c8:	4904      	ldr	r1, [pc, #16]	@ (80006dc <LL_RCC_HSI_SetCalibTrimming+0x28>)
 80006ca:	4313      	orrs	r3, r2
 80006cc:	600b      	str	r3, [r1, #0]
}
 80006ce:	bf00      	nop
 80006d0:	370c      	adds	r7, #12
 80006d2:	46bd      	mov	sp, r7
 80006d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop
 80006dc:	40023800 	.word	0x40023800

080006e0 <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80006e0:	b480      	push	{r7}
 80006e2:	b083      	sub	sp, #12
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80006e8:	4b06      	ldr	r3, [pc, #24]	@ (8000704 <LL_RCC_SetSysClkSource+0x24>)
 80006ea:	689b      	ldr	r3, [r3, #8]
 80006ec:	f023 0203 	bic.w	r2, r3, #3
 80006f0:	4904      	ldr	r1, [pc, #16]	@ (8000704 <LL_RCC_SetSysClkSource+0x24>)
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	4313      	orrs	r3, r2
 80006f6:	608b      	str	r3, [r1, #8]
}
 80006f8:	bf00      	nop
 80006fa:	370c      	adds	r7, #12
 80006fc:	46bd      	mov	sp, r7
 80006fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000702:	4770      	bx	lr
 8000704:	40023800 	.word	0x40023800

08000708 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000708:	b480      	push	{r7}
 800070a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800070c:	4b04      	ldr	r3, [pc, #16]	@ (8000720 <LL_RCC_GetSysClkSource+0x18>)
 800070e:	689b      	ldr	r3, [r3, #8]
 8000710:	f003 030c 	and.w	r3, r3, #12
}
 8000714:	4618      	mov	r0, r3
 8000716:	46bd      	mov	sp, r7
 8000718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071c:	4770      	bx	lr
 800071e:	bf00      	nop
 8000720:	40023800 	.word	0x40023800

08000724 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000724:	b480      	push	{r7}
 8000726:	b083      	sub	sp, #12
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800072c:	4b06      	ldr	r3, [pc, #24]	@ (8000748 <LL_RCC_SetAHBPrescaler+0x24>)
 800072e:	689b      	ldr	r3, [r3, #8]
 8000730:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000734:	4904      	ldr	r1, [pc, #16]	@ (8000748 <LL_RCC_SetAHBPrescaler+0x24>)
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	4313      	orrs	r3, r2
 800073a:	608b      	str	r3, [r1, #8]
}
 800073c:	bf00      	nop
 800073e:	370c      	adds	r7, #12
 8000740:	46bd      	mov	sp, r7
 8000742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000746:	4770      	bx	lr
 8000748:	40023800 	.word	0x40023800

0800074c <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 800074c:	b480      	push	{r7}
 800074e:	b083      	sub	sp, #12
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8000754:	4b06      	ldr	r3, [pc, #24]	@ (8000770 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000756:	689b      	ldr	r3, [r3, #8]
 8000758:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800075c:	4904      	ldr	r1, [pc, #16]	@ (8000770 <LL_RCC_SetAPB1Prescaler+0x24>)
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	4313      	orrs	r3, r2
 8000762:	608b      	str	r3, [r1, #8]
}
 8000764:	bf00      	nop
 8000766:	370c      	adds	r7, #12
 8000768:	46bd      	mov	sp, r7
 800076a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076e:	4770      	bx	lr
 8000770:	40023800 	.word	0x40023800

08000774 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8000774:	b480      	push	{r7}
 8000776:	b083      	sub	sp, #12
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800077c:	4b06      	ldr	r3, [pc, #24]	@ (8000798 <LL_RCC_SetAPB2Prescaler+0x24>)
 800077e:	689b      	ldr	r3, [r3, #8]
 8000780:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8000784:	4904      	ldr	r1, [pc, #16]	@ (8000798 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	4313      	orrs	r3, r2
 800078a:	608b      	str	r3, [r1, #8]
}
 800078c:	bf00      	nop
 800078e:	370c      	adds	r7, #12
 8000790:	46bd      	mov	sp, r7
 8000792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000796:	4770      	bx	lr
 8000798:	40023800 	.word	0x40023800

0800079c <LL_RCC_SetTIMPrescaler>:
  *         @arg @ref LL_RCC_TIM_PRESCALER_TWICE
  *         @arg @ref LL_RCC_TIM_PRESCALER_FOUR_TIMES
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetTIMPrescaler(uint32_t Prescaler)
{
 800079c:	b480      	push	{r7}
 800079e:	b083      	sub	sp, #12
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_TIMPRE, Prescaler);
 80007a4:	4b07      	ldr	r3, [pc, #28]	@ (80007c4 <LL_RCC_SetTIMPrescaler+0x28>)
 80007a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80007aa:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80007ae:	4905      	ldr	r1, [pc, #20]	@ (80007c4 <LL_RCC_SetTIMPrescaler+0x28>)
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	4313      	orrs	r3, r2
 80007b4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
}
 80007b8:	bf00      	nop
 80007ba:	370c      	adds	r7, #12
 80007bc:	46bd      	mov	sp, r7
 80007be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c2:	4770      	bx	lr
 80007c4:	40023800 	.word	0x40023800

080007c8 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80007c8:	b480      	push	{r7}
 80007ca:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80007cc:	4b05      	ldr	r3, [pc, #20]	@ (80007e4 <LL_RCC_PLL_Enable+0x1c>)
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	4a04      	ldr	r2, [pc, #16]	@ (80007e4 <LL_RCC_PLL_Enable+0x1c>)
 80007d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80007d6:	6013      	str	r3, [r2, #0]
}
 80007d8:	bf00      	nop
 80007da:	46bd      	mov	sp, r7
 80007dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e0:	4770      	bx	lr
 80007e2:	bf00      	nop
 80007e4:	40023800 	.word	0x40023800

080007e8 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80007e8:	b480      	push	{r7}
 80007ea:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 80007ec:	4b07      	ldr	r3, [pc, #28]	@ (800080c <LL_RCC_PLL_IsReady+0x24>)
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80007f4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80007f8:	bf0c      	ite	eq
 80007fa:	2301      	moveq	r3, #1
 80007fc:	2300      	movne	r3, #0
 80007fe:	b2db      	uxtb	r3, r3
}
 8000800:	4618      	mov	r0, r3
 8000802:	46bd      	mov	sp, r7
 8000804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000808:	4770      	bx	lr
 800080a:	bf00      	nop
 800080c:	40023800 	.word	0x40023800

08000810 <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)
{
 8000810:	b480      	push	{r7}
 8000812:	b085      	sub	sp, #20
 8000814:	af00      	add	r7, sp, #0
 8000816:	60f8      	str	r0, [r7, #12]
 8000818:	60b9      	str	r1, [r7, #8]
 800081a:	607a      	str	r2, [r7, #4]
 800081c:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 800081e:	4b0d      	ldr	r3, [pc, #52]	@ (8000854 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8000820:	685a      	ldr	r2, [r3, #4]
 8000822:	4b0d      	ldr	r3, [pc, #52]	@ (8000858 <LL_RCC_PLL_ConfigDomain_SYS+0x48>)
 8000824:	4013      	ands	r3, r2
 8000826:	68f9      	ldr	r1, [r7, #12]
 8000828:	68ba      	ldr	r2, [r7, #8]
 800082a:	4311      	orrs	r1, r2
 800082c:	687a      	ldr	r2, [r7, #4]
 800082e:	0192      	lsls	r2, r2, #6
 8000830:	430a      	orrs	r2, r1
 8000832:	4908      	ldr	r1, [pc, #32]	@ (8000854 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8000834:	4313      	orrs	r3, r2
 8000836:	604b      	str	r3, [r1, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 8000838:	4b06      	ldr	r3, [pc, #24]	@ (8000854 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 800083a:	685b      	ldr	r3, [r3, #4]
 800083c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8000840:	4904      	ldr	r1, [pc, #16]	@ (8000854 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8000842:	683b      	ldr	r3, [r7, #0]
 8000844:	4313      	orrs	r3, r2
 8000846:	604b      	str	r3, [r1, #4]
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR, PLLP_R);
#endif /* RCC_PLLR_SYSCLK_SUPPORT */
}
 8000848:	bf00      	nop
 800084a:	3714      	adds	r7, #20
 800084c:	46bd      	mov	sp, r7
 800084e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000852:	4770      	bx	lr
 8000854:	40023800 	.word	0x40023800
 8000858:	ffbf8000 	.word	0xffbf8000

0800085c <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 800085c:	b480      	push	{r7}
 800085e:	b085      	sub	sp, #20
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000864:	4b08      	ldr	r3, [pc, #32]	@ (8000888 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000866:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000868:	4907      	ldr	r1, [pc, #28]	@ (8000888 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	4313      	orrs	r3, r2
 800086e:	630b      	str	r3, [r1, #48]	@ 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000870:	4b05      	ldr	r3, [pc, #20]	@ (8000888 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000872:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	4013      	ands	r3, r2
 8000878:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800087a:	68fb      	ldr	r3, [r7, #12]
}
 800087c:	bf00      	nop
 800087e:	3714      	adds	r7, #20
 8000880:	46bd      	mov	sp, r7
 8000882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000886:	4770      	bx	lr
 8000888:	40023800 	.word	0x40023800

0800088c <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 800088c:	b480      	push	{r7}
 800088e:	b085      	sub	sp, #20
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8000894:	4b08      	ldr	r3, [pc, #32]	@ (80008b8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000896:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000898:	4907      	ldr	r1, [pc, #28]	@ (80008b8 <LL_APB1_GRP1_EnableClock+0x2c>)
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	4313      	orrs	r3, r2
 800089e:	640b      	str	r3, [r1, #64]	@ 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80008a0:	4b05      	ldr	r3, [pc, #20]	@ (80008b8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80008a2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	4013      	ands	r3, r2
 80008a8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80008aa:	68fb      	ldr	r3, [r7, #12]
}
 80008ac:	bf00      	nop
 80008ae:	3714      	adds	r7, #20
 80008b0:	46bd      	mov	sp, r7
 80008b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b6:	4770      	bx	lr
 80008b8:	40023800 	.word	0x40023800

080008bc <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80008bc:	b480      	push	{r7}
 80008be:	b085      	sub	sp, #20
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80008c4:	4b08      	ldr	r3, [pc, #32]	@ (80008e8 <LL_APB2_GRP1_EnableClock+0x2c>)
 80008c6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80008c8:	4907      	ldr	r1, [pc, #28]	@ (80008e8 <LL_APB2_GRP1_EnableClock+0x2c>)
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	4313      	orrs	r3, r2
 80008ce:	644b      	str	r3, [r1, #68]	@ 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80008d0:	4b05      	ldr	r3, [pc, #20]	@ (80008e8 <LL_APB2_GRP1_EnableClock+0x2c>)
 80008d2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	4013      	ands	r3, r2
 80008d8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80008da:	68fb      	ldr	r3, [r7, #12]
}
 80008dc:	bf00      	nop
 80008de:	3714      	adds	r7, #20
 80008e0:	46bd      	mov	sp, r7
 80008e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e6:	4770      	bx	lr
 80008e8:	40023800 	.word	0x40023800

080008ec <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 80008ec:	b480      	push	{r7}
 80008ee:	b087      	sub	sp, #28
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
 80008f4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 80008f6:	4a17      	ldr	r2, [pc, #92]	@ (8000954 <LL_SYSCFG_SetEXTISource+0x68>)
 80008f8:	683b      	ldr	r3, [r7, #0]
 80008fa:	b2db      	uxtb	r3, r3
 80008fc:	3302      	adds	r3, #2
 80008fe:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000902:	683b      	ldr	r3, [r7, #0]
 8000904:	0c1b      	lsrs	r3, r3, #16
 8000906:	43db      	mvns	r3, r3
 8000908:	ea02 0103 	and.w	r1, r2, r3
 800090c:	683b      	ldr	r3, [r7, #0]
 800090e:	0c1b      	lsrs	r3, r3, #16
 8000910:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000912:	693b      	ldr	r3, [r7, #16]
 8000914:	fa93 f3a3 	rbit	r3, r3
 8000918:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800091a:	68fb      	ldr	r3, [r7, #12]
 800091c:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800091e:	697b      	ldr	r3, [r7, #20]
 8000920:	2b00      	cmp	r3, #0
 8000922:	d101      	bne.n	8000928 <LL_SYSCFG_SetEXTISource+0x3c>
  {
    return 32U;
 8000924:	2320      	movs	r3, #32
 8000926:	e003      	b.n	8000930 <LL_SYSCFG_SetEXTISource+0x44>
  }
  return __builtin_clz(value);
 8000928:	697b      	ldr	r3, [r7, #20]
 800092a:	fab3 f383 	clz	r3, r3
 800092e:	b2db      	uxtb	r3, r3
 8000930:	461a      	mov	r2, r3
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	fa03 f202 	lsl.w	r2, r3, r2
 8000938:	4806      	ldr	r0, [pc, #24]	@ (8000954 <LL_SYSCFG_SetEXTISource+0x68>)
 800093a:	683b      	ldr	r3, [r7, #0]
 800093c:	b2db      	uxtb	r3, r3
 800093e:	430a      	orrs	r2, r1
 8000940:	3302      	adds	r3, #2
 8000942:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8000946:	bf00      	nop
 8000948:	371c      	adds	r7, #28
 800094a:	46bd      	mov	sp, r7
 800094c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000950:	4770      	bx	lr
 8000952:	bf00      	nop
 8000954:	40013800 	.word	0x40013800

08000958 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8000958:	b480      	push	{r7}
 800095a:	b083      	sub	sp, #12
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000960:	4b06      	ldr	r3, [pc, #24]	@ (800097c <LL_FLASH_SetLatency+0x24>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	f023 0207 	bic.w	r2, r3, #7
 8000968:	4904      	ldr	r1, [pc, #16]	@ (800097c <LL_FLASH_SetLatency+0x24>)
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	4313      	orrs	r3, r2
 800096e:	600b      	str	r3, [r1, #0]
}
 8000970:	bf00      	nop
 8000972:	370c      	adds	r7, #12
 8000974:	46bd      	mov	sp, r7
 8000976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097a:	4770      	bx	lr
 800097c:	40023c00 	.word	0x40023c00

08000980 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8000980:	b480      	push	{r7}
 8000982:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000984:	4b04      	ldr	r3, [pc, #16]	@ (8000998 <LL_FLASH_GetLatency+0x18>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	f003 0307 	and.w	r3, r3, #7
}
 800098c:	4618      	mov	r0, r3
 800098e:	46bd      	mov	sp, r7
 8000990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000994:	4770      	bx	lr
 8000996:	bf00      	nop
 8000998:	40023c00 	.word	0x40023c00

0800099c <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 800099c:	b480      	push	{r7}
 800099e:	b083      	sub	sp, #12
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 80009a4:	4b06      	ldr	r3, [pc, #24]	@ (80009c0 <LL_PWR_SetRegulVoltageScaling+0x24>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80009ac:	4904      	ldr	r1, [pc, #16]	@ (80009c0 <LL_PWR_SetRegulVoltageScaling+0x24>)
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	4313      	orrs	r3, r2
 80009b2:	600b      	str	r3, [r1, #0]
}
 80009b4:	bf00      	nop
 80009b6:	370c      	adds	r7, #12
 80009b8:	46bd      	mov	sp, r7
 80009ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009be:	4770      	bx	lr
 80009c0:	40007000 	.word	0x40007000

080009c4 <LL_PWR_IsActiveFlag_VOS>:
  * @brief  Indicate whether the Regulator is ready in the selected voltage range or if its output voltage is still changing to the required voltage level
  * @rmtoll CSR   VOS       LL_PWR_IsActiveFlag_VOS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void)
{
 80009c4:	b480      	push	{r7}
 80009c6:	af00      	add	r7, sp, #0
  return (READ_BIT(PWR->CSR, LL_PWR_CSR_VOS) == (LL_PWR_CSR_VOS));
 80009c8:	4b07      	ldr	r3, [pc, #28]	@ (80009e8 <LL_PWR_IsActiveFlag_VOS+0x24>)
 80009ca:	685b      	ldr	r3, [r3, #4]
 80009cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80009d0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80009d4:	bf0c      	ite	eq
 80009d6:	2301      	moveq	r3, #1
 80009d8:	2300      	movne	r3, #0
 80009da:	b2db      	uxtb	r3, r3
}
 80009dc:	4618      	mov	r0, r3
 80009de:	46bd      	mov	sp, r7
 80009e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e4:	4770      	bx	lr
 80009e6:	bf00      	nop
 80009e8:	40007000 	.word	0x40007000

080009ec <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 80009ec:	b480      	push	{r7}
 80009ee:	b083      	sub	sp, #12
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	68db      	ldr	r3, [r3, #12]
 80009f8:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	60da      	str	r2, [r3, #12]
}
 8000a00:	bf00      	nop
 8000a02:	370c      	adds	r7, #12
 8000a04:	46bd      	mov	sp, r7
 8000a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0a:	4770      	bx	lr

08000a0c <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	b083      	sub	sp, #12
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	691b      	ldr	r3, [r3, #16]
 8000a18:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	695b      	ldr	r3, [r3, #20]
 8000a24:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	615a      	str	r2, [r3, #20]
}
 8000a2c:	bf00      	nop
 8000a2e:	370c      	adds	r7, #12
 8000a30:	46bd      	mov	sp, r7
 8000a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a36:	4770      	bx	lr

08000a38 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	b08b      	sub	sp, #44	@ 0x2c
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	60f8      	str	r0, [r7, #12]
 8000a40:	60b9      	str	r1, [r7, #8]
 8000a42:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8000a44:	68fb      	ldr	r3, [r7, #12]
 8000a46:	681a      	ldr	r2, [r3, #0]
 8000a48:	68bb      	ldr	r3, [r7, #8]
 8000a4a:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a4c:	697b      	ldr	r3, [r7, #20]
 8000a4e:	fa93 f3a3 	rbit	r3, r3
 8000a52:	613b      	str	r3, [r7, #16]
  return result;
 8000a54:	693b      	ldr	r3, [r7, #16]
 8000a56:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8000a58:	69bb      	ldr	r3, [r7, #24]
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d101      	bne.n	8000a62 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8000a5e:	2320      	movs	r3, #32
 8000a60:	e003      	b.n	8000a6a <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8000a62:	69bb      	ldr	r3, [r7, #24]
 8000a64:	fab3 f383 	clz	r3, r3
 8000a68:	b2db      	uxtb	r3, r3
 8000a6a:	005b      	lsls	r3, r3, #1
 8000a6c:	2103      	movs	r1, #3
 8000a6e:	fa01 f303 	lsl.w	r3, r1, r3
 8000a72:	43db      	mvns	r3, r3
 8000a74:	401a      	ands	r2, r3
 8000a76:	68bb      	ldr	r3, [r7, #8]
 8000a78:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a7a:	6a3b      	ldr	r3, [r7, #32]
 8000a7c:	fa93 f3a3 	rbit	r3, r3
 8000a80:	61fb      	str	r3, [r7, #28]
  return result;
 8000a82:	69fb      	ldr	r3, [r7, #28]
 8000a84:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8000a86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d101      	bne.n	8000a90 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8000a8c:	2320      	movs	r3, #32
 8000a8e:	e003      	b.n	8000a98 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8000a90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a92:	fab3 f383 	clz	r3, r3
 8000a96:	b2db      	uxtb	r3, r3
 8000a98:	005b      	lsls	r3, r3, #1
 8000a9a:	6879      	ldr	r1, [r7, #4]
 8000a9c:	fa01 f303 	lsl.w	r3, r1, r3
 8000aa0:	431a      	orrs	r2, r3
 8000aa2:	68fb      	ldr	r3, [r7, #12]
 8000aa4:	601a      	str	r2, [r3, #0]
}
 8000aa6:	bf00      	nop
 8000aa8:	372c      	adds	r7, #44	@ 0x2c
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab0:	4770      	bx	lr

08000ab2 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8000ab2:	b480      	push	{r7}
 8000ab4:	b08b      	sub	sp, #44	@ 0x2c
 8000ab6:	af00      	add	r7, sp, #0
 8000ab8:	60f8      	str	r0, [r7, #12]
 8000aba:	60b9      	str	r1, [r7, #8]
 8000abc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8000abe:	68fb      	ldr	r3, [r7, #12]
 8000ac0:	68da      	ldr	r2, [r3, #12]
 8000ac2:	68bb      	ldr	r3, [r7, #8]
 8000ac4:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ac6:	697b      	ldr	r3, [r7, #20]
 8000ac8:	fa93 f3a3 	rbit	r3, r3
 8000acc:	613b      	str	r3, [r7, #16]
  return result;
 8000ace:	693b      	ldr	r3, [r7, #16]
 8000ad0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8000ad2:	69bb      	ldr	r3, [r7, #24]
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d101      	bne.n	8000adc <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8000ad8:	2320      	movs	r3, #32
 8000ada:	e003      	b.n	8000ae4 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8000adc:	69bb      	ldr	r3, [r7, #24]
 8000ade:	fab3 f383 	clz	r3, r3
 8000ae2:	b2db      	uxtb	r3, r3
 8000ae4:	005b      	lsls	r3, r3, #1
 8000ae6:	2103      	movs	r1, #3
 8000ae8:	fa01 f303 	lsl.w	r3, r1, r3
 8000aec:	43db      	mvns	r3, r3
 8000aee:	401a      	ands	r2, r3
 8000af0:	68bb      	ldr	r3, [r7, #8]
 8000af2:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000af4:	6a3b      	ldr	r3, [r7, #32]
 8000af6:	fa93 f3a3 	rbit	r3, r3
 8000afa:	61fb      	str	r3, [r7, #28]
  return result;
 8000afc:	69fb      	ldr	r3, [r7, #28]
 8000afe:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8000b00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d101      	bne.n	8000b0a <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8000b06:	2320      	movs	r3, #32
 8000b08:	e003      	b.n	8000b12 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8000b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b0c:	fab3 f383 	clz	r3, r3
 8000b10:	b2db      	uxtb	r3, r3
 8000b12:	005b      	lsls	r3, r3, #1
 8000b14:	6879      	ldr	r1, [r7, #4]
 8000b16:	fa01 f303 	lsl.w	r3, r1, r3
 8000b1a:	431a      	orrs	r2, r3
 8000b1c:	68fb      	ldr	r3, [r7, #12]
 8000b1e:	60da      	str	r2, [r3, #12]
}
 8000b20:	bf00      	nop
 8000b22:	372c      	adds	r7, #44	@ 0x2c
 8000b24:	46bd      	mov	sp, r7
 8000b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2a:	4770      	bx	lr

08000b2c <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	b083      	sub	sp, #12
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
 8000b34:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8000b36:	683b      	ldr	r3, [r7, #0]
 8000b38:	041a      	lsls	r2, r3, #16
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	619a      	str	r2, [r3, #24]
}
 8000b3e:	bf00      	nop
 8000b40:	370c      	adds	r7, #12
 8000b42:	46bd      	mov	sp, r7
 8000b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b48:	4770      	bx	lr

08000b4a <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b4a:	b580      	push	{r7, lr}
 8000b4c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8000b4e:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8000b52:	f7ff feb3 	bl	80008bc <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8000b56:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8000b5a:	f7ff fe97 	bl	800088c <LL_APB1_GRP1_EnableClock>

  /* System interrupt init*/
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b5e:	2003      	movs	r0, #3
 8000b60:	f7ff fd1e 	bl	80005a0 <__NVIC_SetPriorityGrouping>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b64:	f000 f80a 	bl	8000b7c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b68:	f000 f914 	bl	8000d94 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000b6c:	f000 f8c2 	bl	8000cf4 <MX_USART2_UART_Init>
  MX_I2C3_Init();
 8000b70:	f000 f854 	bl	8000c1c <MX_I2C3_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  app_main();
 8000b74:	f001 faa4 	bl	80020c0 <app_main>
 8000b78:	e7fc      	b.n	8000b74 <main+0x2a>
	...

08000b7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_2);
 8000b80:	2002      	movs	r0, #2
 8000b82:	f7ff fee9 	bl	8000958 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_2)
 8000b86:	bf00      	nop
 8000b88:	f7ff fefa 	bl	8000980 <LL_FLASH_GetLatency>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	2b02      	cmp	r3, #2
 8000b90:	d1fa      	bne.n	8000b88 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE2);
 8000b92:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8000b96:	f7ff ff01 	bl	800099c <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_HSI_SetCalibTrimming(16);
 8000b9a:	2010      	movs	r0, #16
 8000b9c:	f7ff fd8a 	bl	80006b4 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_HSI_Enable();
 8000ba0:	f7ff fd66 	bl	8000670 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8000ba4:	bf00      	nop
 8000ba6:	f7ff fd73 	bl	8000690 <LL_RCC_HSI_IsReady>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b01      	cmp	r3, #1
 8000bae:	d1fa      	bne.n	8000ba6 <SystemClock_Config+0x2a>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_16, 336, LL_RCC_PLLP_DIV_4);
 8000bb0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000bb4:	f44f 72a8 	mov.w	r2, #336	@ 0x150
 8000bb8:	2110      	movs	r1, #16
 8000bba:	2000      	movs	r0, #0
 8000bbc:	f7ff fe28 	bl	8000810 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 8000bc0:	f7ff fe02 	bl	80007c8 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8000bc4:	bf00      	nop
 8000bc6:	f7ff fe0f 	bl	80007e8 <LL_RCC_PLL_IsReady>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	2b01      	cmp	r3, #1
 8000bce:	d1fa      	bne.n	8000bc6 <SystemClock_Config+0x4a>
  {

  }
  while (LL_PWR_IsActiveFlag_VOS() == 0)
 8000bd0:	bf00      	nop
 8000bd2:	f7ff fef7 	bl	80009c4 <LL_PWR_IsActiveFlag_VOS>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d0fa      	beq.n	8000bd2 <SystemClock_Config+0x56>
  {
  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000bdc:	2000      	movs	r0, #0
 8000bde:	f7ff fda1 	bl	8000724 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 8000be2:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8000be6:	f7ff fdb1 	bl	800074c <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8000bea:	2000      	movs	r0, #0
 8000bec:	f7ff fdc2 	bl	8000774 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8000bf0:	2002      	movs	r0, #2
 8000bf2:	f7ff fd75 	bl	80006e0 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8000bf6:	bf00      	nop
 8000bf8:	f7ff fd86 	bl	8000708 <LL_RCC_GetSysClkSource>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	2b08      	cmp	r3, #8
 8000c00:	d1fa      	bne.n	8000bf8 <SystemClock_Config+0x7c>
  {

  }
  LL_Init1msTick(84000000);
 8000c02:	4805      	ldr	r0, [pc, #20]	@ (8000c18 <SystemClock_Config+0x9c>)
 8000c04:	f001 fa3e 	bl	8002084 <LL_Init1msTick>
  LL_SetSystemCoreClock(84000000);
 8000c08:	4803      	ldr	r0, [pc, #12]	@ (8000c18 <SystemClock_Config+0x9c>)
 8000c0a:	f001 fa49 	bl	80020a0 <LL_SetSystemCoreClock>
  LL_RCC_SetTIMPrescaler(LL_RCC_TIM_PRESCALER_TWICE);
 8000c0e:	2000      	movs	r0, #0
 8000c10:	f7ff fdc4 	bl	800079c <LL_RCC_SetTIMPrescaler>
}
 8000c14:	bf00      	nop
 8000c16:	bd80      	pop	{r7, pc}
 8000c18:	0501bd00 	.word	0x0501bd00

08000c1c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b08e      	sub	sp, #56	@ 0x38
 8000c20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C3_Init 0 */

  /* USER CODE END I2C3_Init 0 */

  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 8000c22:	f107 0318 	add.w	r3, r7, #24
 8000c26:	2220      	movs	r2, #32
 8000c28:	2100      	movs	r1, #0
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f007 fa7e 	bl	800812c <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c30:	463b      	mov	r3, r7
 8000c32:	2200      	movs	r2, #0
 8000c34:	601a      	str	r2, [r3, #0]
 8000c36:	605a      	str	r2, [r3, #4]
 8000c38:	609a      	str	r2, [r3, #8]
 8000c3a:	60da      	str	r2, [r3, #12]
 8000c3c:	611a      	str	r2, [r3, #16]
 8000c3e:	615a      	str	r2, [r3, #20]

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8000c40:	2001      	movs	r0, #1
 8000c42:	f7ff fe0b 	bl	800085c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8000c46:	2002      	movs	r0, #2
 8000c48:	f7ff fe08 	bl	800085c <LL_AHB1_GRP1_EnableClock>
  /**I2C3 GPIO Configuration
  PA8   ------> I2C3_SCL
  PB4   ------> I2C3_SDA
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 8000c4c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c50:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000c52:	2302      	movs	r3, #2
 8000c54:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000c56:	2303      	movs	r3, #3
 8000c58:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8000c5a:	2301      	movs	r3, #1
 8000c5c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 8000c62:	2304      	movs	r3, #4
 8000c64:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c66:	463b      	mov	r3, r7
 8000c68:	4619      	mov	r1, r3
 8000c6a:	481e      	ldr	r0, [pc, #120]	@ (8000ce4 <MX_I2C3_Init+0xc8>)
 8000c6c:	f000 fc22 	bl	80014b4 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_4;
 8000c70:	2310      	movs	r3, #16
 8000c72:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000c74:	2302      	movs	r3, #2
 8000c76:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000c78:	2303      	movs	r3, #3
 8000c7a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8000c7c:	2301      	movs	r3, #1
 8000c7e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000c80:	2300      	movs	r3, #0
 8000c82:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_9;
 8000c84:	2309      	movs	r3, #9
 8000c86:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c88:	463b      	mov	r3, r7
 8000c8a:	4619      	mov	r1, r3
 8000c8c:	4816      	ldr	r0, [pc, #88]	@ (8000ce8 <MX_I2C3_Init+0xcc>)
 8000c8e:	f000 fc11 	bl	80014b4 <LL_GPIO_Init>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C3);
 8000c92:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8000c96:	f7ff fdf9 	bl	800088c <LL_APB1_GRP1_EnableClock>

  /* USER CODE END I2C3_Init 1 */

  /** I2C Initialization
  */
  LL_I2C_DisableOwnAddress2(I2C3);
 8000c9a:	4814      	ldr	r0, [pc, #80]	@ (8000cec <MX_I2C3_Init+0xd0>)
 8000c9c:	f7ff fcd7 	bl	800064e <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C3);
 8000ca0:	4812      	ldr	r0, [pc, #72]	@ (8000cec <MX_I2C3_Init+0xd0>)
 8000ca2:	f7ff fcb1 	bl	8000608 <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C3);
 8000ca6:	4811      	ldr	r0, [pc, #68]	@ (8000cec <MX_I2C3_Init+0xd0>)
 8000ca8:	f7ff fc9e 	bl	80005e8 <LL_I2C_EnableClockStretching>
  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 8000cac:	2300      	movs	r3, #0
 8000cae:	61bb      	str	r3, [r7, #24]
  I2C_InitStruct.ClockSpeed = 100000;
 8000cb0:	4b0f      	ldr	r3, [pc, #60]	@ (8000cf0 <MX_I2C3_Init+0xd4>)
 8000cb2:	61fb      	str	r3, [r7, #28]
  I2C_InitStruct.DutyCycle = LL_I2C_DUTYCYCLE_2;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	623b      	str	r3, [r7, #32]
  I2C_InitStruct.OwnAddress1 = 0;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 8000cbc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000cc0:	633b      	str	r3, [r7, #48]	@ 0x30
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 8000cc2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000cc6:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_I2C_Init(I2C3, &I2C_InitStruct);
 8000cc8:	f107 0318 	add.w	r3, r7, #24
 8000ccc:	4619      	mov	r1, r3
 8000cce:	4807      	ldr	r0, [pc, #28]	@ (8000cec <MX_I2C3_Init+0xd0>)
 8000cd0:	f000 fd7e 	bl	80017d0 <LL_I2C_Init>
  LL_I2C_SetOwnAddress2(I2C3, 0);
 8000cd4:	2100      	movs	r1, #0
 8000cd6:	4805      	ldr	r0, [pc, #20]	@ (8000cec <MX_I2C3_Init+0xd0>)
 8000cd8:	f7ff fca6 	bl	8000628 <LL_I2C_SetOwnAddress2>
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000cdc:	bf00      	nop
 8000cde:	3738      	adds	r7, #56	@ 0x38
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bd80      	pop	{r7, pc}
 8000ce4:	40020000 	.word	0x40020000
 8000ce8:	40020400 	.word	0x40020400
 8000cec:	40005c00 	.word	0x40005c00
 8000cf0:	000186a0 	.word	0x000186a0

08000cf4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b08e      	sub	sp, #56	@ 0x38
 8000cf8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8000cfa:	f107 031c 	add.w	r3, r7, #28
 8000cfe:	2200      	movs	r2, #0
 8000d00:	601a      	str	r2, [r3, #0]
 8000d02:	605a      	str	r2, [r3, #4]
 8000d04:	609a      	str	r2, [r3, #8]
 8000d06:	60da      	str	r2, [r3, #12]
 8000d08:	611a      	str	r2, [r3, #16]
 8000d0a:	615a      	str	r2, [r3, #20]
 8000d0c:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d0e:	1d3b      	adds	r3, r7, #4
 8000d10:	2200      	movs	r2, #0
 8000d12:	601a      	str	r2, [r3, #0]
 8000d14:	605a      	str	r2, [r3, #4]
 8000d16:	609a      	str	r2, [r3, #8]
 8000d18:	60da      	str	r2, [r3, #12]
 8000d1a:	611a      	str	r2, [r3, #16]
 8000d1c:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8000d1e:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8000d22:	f7ff fdb3 	bl	800088c <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8000d26:	2001      	movs	r0, #1
 8000d28:	f7ff fd98 	bl	800085c <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000d2c:	230c      	movs	r3, #12
 8000d2e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000d30:	2302      	movs	r3, #2
 8000d32:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000d34:	2300      	movs	r3, #0
 8000d36:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8000d40:	2307      	movs	r3, #7
 8000d42:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d44:	1d3b      	adds	r3, r7, #4
 8000d46:	4619      	mov	r1, r3
 8000d48:	4810      	ldr	r0, [pc, #64]	@ (8000d8c <MX_USART2_UART_Init+0x98>)
 8000d4a:	f000 fbb3 	bl	80014b4 <LL_GPIO_Init>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8000d4e:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8000d52:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8000d54:	2300      	movs	r3, #0
 8000d56:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8000d60:	230c      	movs	r3, #12
 8000d62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8000d64:	2300      	movs	r3, #0
 8000d66:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 8000d6c:	f107 031c 	add.w	r3, r7, #28
 8000d70:	4619      	mov	r1, r3
 8000d72:	4807      	ldr	r0, [pc, #28]	@ (8000d90 <MX_USART2_UART_Init+0x9c>)
 8000d74:	f001 f908 	bl	8001f88 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 8000d78:	4805      	ldr	r0, [pc, #20]	@ (8000d90 <MX_USART2_UART_Init+0x9c>)
 8000d7a:	f7ff fe47 	bl	8000a0c <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8000d7e:	4804      	ldr	r0, [pc, #16]	@ (8000d90 <MX_USART2_UART_Init+0x9c>)
 8000d80:	f7ff fe34 	bl	80009ec <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000d84:	bf00      	nop
 8000d86:	3738      	adds	r7, #56	@ 0x38
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bd80      	pop	{r7, pc}
 8000d8c:	40020000 	.word	0x40020000
 8000d90:	40004400 	.word	0x40004400

08000d94 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b088      	sub	sp, #32
 8000d98:	af00      	add	r7, sp, #0
  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8000d9a:	f107 0318 	add.w	r3, r7, #24
 8000d9e:	2200      	movs	r2, #0
 8000da0:	601a      	str	r2, [r3, #0]
 8000da2:	605a      	str	r2, [r3, #4]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000da4:	463b      	mov	r3, r7
 8000da6:	2200      	movs	r2, #0
 8000da8:	601a      	str	r2, [r3, #0]
 8000daa:	605a      	str	r2, [r3, #4]
 8000dac:	609a      	str	r2, [r3, #8]
 8000dae:	60da      	str	r2, [r3, #12]
 8000db0:	611a      	str	r2, [r3, #16]
 8000db2:	615a      	str	r2, [r3, #20]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8000db4:	2004      	movs	r0, #4
 8000db6:	f7ff fd51 	bl	800085c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8000dba:	2080      	movs	r0, #128	@ 0x80
 8000dbc:	f7ff fd4e 	bl	800085c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8000dc0:	2001      	movs	r0, #1
 8000dc2:	f7ff fd4b 	bl	800085c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8000dc6:	2002      	movs	r0, #2
 8000dc8:	f7ff fd48 	bl	800085c <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(LD2_GPIO_Port, LD2_Pin);
 8000dcc:	2120      	movs	r1, #32
 8000dce:	481a      	ldr	r0, [pc, #104]	@ (8000e38 <MX_GPIO_Init+0xa4>)
 8000dd0:	f7ff feac 	bl	8000b2c <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 8000dd4:	4919      	ldr	r1, [pc, #100]	@ (8000e3c <MX_GPIO_Init+0xa8>)
 8000dd6:	2002      	movs	r0, #2
 8000dd8:	f7ff fd88 	bl	80008ec <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 8000ddc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000de0:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 8000de2:	2301      	movs	r3, #1
 8000de4:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8000de6:	2300      	movs	r3, #0
 8000de8:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8000dea:	2302      	movs	r3, #2
 8000dec:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 8000dee:	f107 0318 	add.w	r3, r7, #24
 8000df2:	4618      	mov	r0, r3
 8000df4:	f000 f994 	bl	8001120 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(B1_GPIO_Port, B1_Pin, LL_GPIO_PULL_NO);
 8000df8:	2200      	movs	r2, #0
 8000dfa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000dfe:	4810      	ldr	r0, [pc, #64]	@ (8000e40 <MX_GPIO_Init+0xac>)
 8000e00:	f7ff fe57 	bl	8000ab2 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(B1_GPIO_Port, B1_Pin, LL_GPIO_MODE_INPUT);
 8000e04:	2200      	movs	r2, #0
 8000e06:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e0a:	480d      	ldr	r0, [pc, #52]	@ (8000e40 <MX_GPIO_Init+0xac>)
 8000e0c:	f7ff fe14 	bl	8000a38 <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = LD2_Pin;
 8000e10:	2320      	movs	r3, #32
 8000e12:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000e14:	2301      	movs	r3, #1
 8000e16:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000e20:	2300      	movs	r3, #0
 8000e22:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000e24:	463b      	mov	r3, r7
 8000e26:	4619      	mov	r1, r3
 8000e28:	4803      	ldr	r0, [pc, #12]	@ (8000e38 <MX_GPIO_Init+0xa4>)
 8000e2a:	f000 fb43 	bl	80014b4 <LL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000e2e:	bf00      	nop
 8000e30:	3720      	adds	r7, #32
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	40020000 	.word	0x40020000
 8000e3c:	00f00003 	.word	0x00f00003
 8000e40:	40020800 	.word	0x40020800

08000e44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e44:	b480      	push	{r7}
 8000e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e48:	bf00      	nop
 8000e4a:	e7fd      	b.n	8000e48 <NMI_Handler+0x4>

08000e4c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e50:	bf00      	nop
 8000e52:	e7fd      	b.n	8000e50 <HardFault_Handler+0x4>

08000e54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e54:	b480      	push	{r7}
 8000e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e58:	bf00      	nop
 8000e5a:	e7fd      	b.n	8000e58 <MemManage_Handler+0x4>

08000e5c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e60:	bf00      	nop
 8000e62:	e7fd      	b.n	8000e60 <BusFault_Handler+0x4>

08000e64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e64:	b480      	push	{r7}
 8000e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e68:	bf00      	nop
 8000e6a:	e7fd      	b.n	8000e68 <UsageFault_Handler+0x4>

08000e6c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e70:	bf00      	nop
 8000e72:	46bd      	mov	sp, r7
 8000e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e78:	4770      	bx	lr

08000e7a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e7a:	b480      	push	{r7}
 8000e7c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e7e:	bf00      	nop
 8000e80:	46bd      	mov	sp, r7
 8000e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e86:	4770      	bx	lr

08000e88 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e8c:	bf00      	nop
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e94:	4770      	bx	lr

08000e96 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e96:	b580      	push	{r7, lr}
 8000e98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	tmr_SysTick_Handler();
 8000e9a:	f005 fc45 	bl	8006728 <tmr_SysTick_Handler>
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e9e:	bf00      	nop
 8000ea0:	bd80      	pop	{r7, pc}

08000ea2 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000ea2:	b480      	push	{r7}
 8000ea4:	b083      	sub	sp, #12
 8000ea6:	af00      	add	r7, sp, #0
 8000ea8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000eaa:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000eae:	4618      	mov	r0, r3
 8000eb0:	370c      	adds	r7, #12
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb8:	4770      	bx	lr

08000eba <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000eba:	b480      	push	{r7}
 8000ebc:	b083      	sub	sp, #12
 8000ebe:	af00      	add	r7, sp, #0
 8000ec0:	6078      	str	r0, [r7, #4]
 8000ec2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000eca:	605a      	str	r2, [r3, #4]
  return 0;
 8000ecc:	2300      	movs	r3, #0
}
 8000ece:	4618      	mov	r0, r3
 8000ed0:	370c      	adds	r7, #12
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed8:	4770      	bx	lr

08000eda <_isatty>:

int _isatty(int file)
{
 8000eda:	b480      	push	{r7}
 8000edc:	b083      	sub	sp, #12
 8000ede:	af00      	add	r7, sp, #0
 8000ee0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000ee2:	2301      	movs	r3, #1
}
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	370c      	adds	r7, #12
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eee:	4770      	bx	lr

08000ef0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b085      	sub	sp, #20
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	60f8      	str	r0, [r7, #12]
 8000ef8:	60b9      	str	r1, [r7, #8]
 8000efa:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000efc:	2300      	movs	r3, #0
}
 8000efe:	4618      	mov	r0, r3
 8000f00:	3714      	adds	r7, #20
 8000f02:	46bd      	mov	sp, r7
 8000f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f08:	4770      	bx	lr
	...

08000f0c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b086      	sub	sp, #24
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f14:	4a14      	ldr	r2, [pc, #80]	@ (8000f68 <_sbrk+0x5c>)
 8000f16:	4b15      	ldr	r3, [pc, #84]	@ (8000f6c <_sbrk+0x60>)
 8000f18:	1ad3      	subs	r3, r2, r3
 8000f1a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f1c:	697b      	ldr	r3, [r7, #20]
 8000f1e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f20:	4b13      	ldr	r3, [pc, #76]	@ (8000f70 <_sbrk+0x64>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d102      	bne.n	8000f2e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f28:	4b11      	ldr	r3, [pc, #68]	@ (8000f70 <_sbrk+0x64>)
 8000f2a:	4a12      	ldr	r2, [pc, #72]	@ (8000f74 <_sbrk+0x68>)
 8000f2c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f2e:	4b10      	ldr	r3, [pc, #64]	@ (8000f70 <_sbrk+0x64>)
 8000f30:	681a      	ldr	r2, [r3, #0]
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	4413      	add	r3, r2
 8000f36:	693a      	ldr	r2, [r7, #16]
 8000f38:	429a      	cmp	r2, r3
 8000f3a:	d207      	bcs.n	8000f4c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f3c:	f007 f95e 	bl	80081fc <__errno>
 8000f40:	4603      	mov	r3, r0
 8000f42:	220c      	movs	r2, #12
 8000f44:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f46:	f04f 33ff 	mov.w	r3, #4294967295
 8000f4a:	e009      	b.n	8000f60 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f4c:	4b08      	ldr	r3, [pc, #32]	@ (8000f70 <_sbrk+0x64>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f52:	4b07      	ldr	r3, [pc, #28]	@ (8000f70 <_sbrk+0x64>)
 8000f54:	681a      	ldr	r2, [r3, #0]
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	4413      	add	r3, r2
 8000f5a:	4a05      	ldr	r2, [pc, #20]	@ (8000f70 <_sbrk+0x64>)
 8000f5c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f5e:	68fb      	ldr	r3, [r7, #12]
}
 8000f60:	4618      	mov	r0, r3
 8000f62:	3718      	adds	r7, #24
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	20018000 	.word	0x20018000
 8000f6c:	00000400 	.word	0x00000400
 8000f70:	2000036c 	.word	0x2000036c
 8000f74:	20001510 	.word	0x20001510

08000f78 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f7c:	4b06      	ldr	r3, [pc, #24]	@ (8000f98 <SystemInit+0x20>)
 8000f7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f82:	4a05      	ldr	r2, [pc, #20]	@ (8000f98 <SystemInit+0x20>)
 8000f84:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f88:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f8c:	bf00      	nop
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop
 8000f98:	e000ed00 	.word	0xe000ed00

08000f9c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000f9c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000fd4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000fa0:	f7ff ffea 	bl	8000f78 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000fa4:	480c      	ldr	r0, [pc, #48]	@ (8000fd8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000fa6:	490d      	ldr	r1, [pc, #52]	@ (8000fdc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000fa8:	4a0d      	ldr	r2, [pc, #52]	@ (8000fe0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000faa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000fac:	e002      	b.n	8000fb4 <LoopCopyDataInit>

08000fae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000fae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000fb0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000fb2:	3304      	adds	r3, #4

08000fb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000fb4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000fb6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fb8:	d3f9      	bcc.n	8000fae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000fba:	4a0a      	ldr	r2, [pc, #40]	@ (8000fe4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000fbc:	4c0a      	ldr	r4, [pc, #40]	@ (8000fe8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000fbe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fc0:	e001      	b.n	8000fc6 <LoopFillZerobss>

08000fc2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000fc2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fc4:	3204      	adds	r2, #4

08000fc6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fc6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fc8:	d3fb      	bcc.n	8000fc2 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8000fca:	f007 f91d 	bl	8008208 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000fce:	f7ff fdbc 	bl	8000b4a <main>
  bx  lr    
 8000fd2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000fd4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000fd8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fdc:	20000350 	.word	0x20000350
  ldr r2, =_sidata
 8000fe0:	0800b114 	.word	0x0800b114
  ldr r2, =_sbss
 8000fe4:	20000350 	.word	0x20000350
  ldr r4, =_ebss
 8000fe8:	20001510 	.word	0x20001510

08000fec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000fec:	e7fe      	b.n	8000fec <ADC_IRQHandler>
	...

08000ff0 <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8000ff8:	4b05      	ldr	r3, [pc, #20]	@ (8001010 <LL_EXTI_EnableIT_0_31+0x20>)
 8000ffa:	681a      	ldr	r2, [r3, #0]
 8000ffc:	4904      	ldr	r1, [pc, #16]	@ (8001010 <LL_EXTI_EnableIT_0_31+0x20>)
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	4313      	orrs	r3, r2
 8001002:	600b      	str	r3, [r1, #0]
}
 8001004:	bf00      	nop
 8001006:	370c      	adds	r7, #12
 8001008:	46bd      	mov	sp, r7
 800100a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100e:	4770      	bx	lr
 8001010:	40013c00 	.word	0x40013c00

08001014 <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8001014:	b480      	push	{r7}
 8001016:	b083      	sub	sp, #12
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 800101c:	4b06      	ldr	r3, [pc, #24]	@ (8001038 <LL_EXTI_DisableIT_0_31+0x24>)
 800101e:	681a      	ldr	r2, [r3, #0]
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	43db      	mvns	r3, r3
 8001024:	4904      	ldr	r1, [pc, #16]	@ (8001038 <LL_EXTI_DisableIT_0_31+0x24>)
 8001026:	4013      	ands	r3, r2
 8001028:	600b      	str	r3, [r1, #0]
}
 800102a:	bf00      	nop
 800102c:	370c      	adds	r7, #12
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop
 8001038:	40013c00 	.word	0x40013c00

0800103c <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 8001044:	4b05      	ldr	r3, [pc, #20]	@ (800105c <LL_EXTI_EnableEvent_0_31+0x20>)
 8001046:	685a      	ldr	r2, [r3, #4]
 8001048:	4904      	ldr	r1, [pc, #16]	@ (800105c <LL_EXTI_EnableEvent_0_31+0x20>)
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	4313      	orrs	r3, r2
 800104e:	604b      	str	r3, [r1, #4]

}
 8001050:	bf00      	nop
 8001052:	370c      	adds	r7, #12
 8001054:	46bd      	mov	sp, r7
 8001056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105a:	4770      	bx	lr
 800105c:	40013c00 	.word	0x40013c00

08001060 <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8001060:	b480      	push	{r7}
 8001062:	b083      	sub	sp, #12
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8001068:	4b06      	ldr	r3, [pc, #24]	@ (8001084 <LL_EXTI_DisableEvent_0_31+0x24>)
 800106a:	685a      	ldr	r2, [r3, #4]
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	43db      	mvns	r3, r3
 8001070:	4904      	ldr	r1, [pc, #16]	@ (8001084 <LL_EXTI_DisableEvent_0_31+0x24>)
 8001072:	4013      	ands	r3, r2
 8001074:	604b      	str	r3, [r1, #4]
}
 8001076:	bf00      	nop
 8001078:	370c      	adds	r7, #12
 800107a:	46bd      	mov	sp, r7
 800107c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop
 8001084:	40013c00 	.word	0x40013c00

08001088 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8001088:	b480      	push	{r7}
 800108a:	b083      	sub	sp, #12
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8001090:	4b05      	ldr	r3, [pc, #20]	@ (80010a8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001092:	689a      	ldr	r2, [r3, #8]
 8001094:	4904      	ldr	r1, [pc, #16]	@ (80010a8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	4313      	orrs	r3, r2
 800109a:	608b      	str	r3, [r1, #8]

}
 800109c:	bf00      	nop
 800109e:	370c      	adds	r7, #12
 80010a0:	46bd      	mov	sp, r7
 80010a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a6:	4770      	bx	lr
 80010a8:	40013c00 	.word	0x40013c00

080010ac <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b083      	sub	sp, #12
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 80010b4:	4b06      	ldr	r3, [pc, #24]	@ (80010d0 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80010b6:	689a      	ldr	r2, [r3, #8]
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	43db      	mvns	r3, r3
 80010bc:	4904      	ldr	r1, [pc, #16]	@ (80010d0 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80010be:	4013      	ands	r3, r2
 80010c0:	608b      	str	r3, [r1, #8]

}
 80010c2:	bf00      	nop
 80010c4:	370c      	adds	r7, #12
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr
 80010ce:	bf00      	nop
 80010d0:	40013c00 	.word	0x40013c00

080010d4 <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 80010d4:	b480      	push	{r7}
 80010d6:	b083      	sub	sp, #12
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 80010dc:	4b05      	ldr	r3, [pc, #20]	@ (80010f4 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80010de:	68da      	ldr	r2, [r3, #12]
 80010e0:	4904      	ldr	r1, [pc, #16]	@ (80010f4 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	4313      	orrs	r3, r2
 80010e6:	60cb      	str	r3, [r1, #12]
}
 80010e8:	bf00      	nop
 80010ea:	370c      	adds	r7, #12
 80010ec:	46bd      	mov	sp, r7
 80010ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f2:	4770      	bx	lr
 80010f4:	40013c00 	.word	0x40013c00

080010f8 <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 80010f8:	b480      	push	{r7}
 80010fa:	b083      	sub	sp, #12
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 8001100:	4b06      	ldr	r3, [pc, #24]	@ (800111c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8001102:	68da      	ldr	r2, [r3, #12]
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	43db      	mvns	r3, r3
 8001108:	4904      	ldr	r1, [pc, #16]	@ (800111c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800110a:	4013      	ands	r3, r2
 800110c:	60cb      	str	r3, [r1, #12]
}
 800110e:	bf00      	nop
 8001110:	370c      	adds	r7, #12
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr
 800111a:	bf00      	nop
 800111c:	40013c00 	.word	0x40013c00

08001120 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b084      	sub	sp, #16
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8001128:	2300      	movs	r3, #0
 800112a:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	791b      	ldrb	r3, [r3, #4]
 8001130:	2b00      	cmp	r3, #0
 8001132:	d065      	beq.n	8001200 <LL_EXTI_Init+0xe0>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	2b00      	cmp	r3, #0
 800113a:	d06b      	beq.n	8001214 <LL_EXTI_Init+0xf4>
    {
      switch (EXTI_InitStruct->Mode)
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	795b      	ldrb	r3, [r3, #5]
 8001140:	2b02      	cmp	r3, #2
 8001142:	d01c      	beq.n	800117e <LL_EXTI_Init+0x5e>
 8001144:	2b02      	cmp	r3, #2
 8001146:	dc25      	bgt.n	8001194 <LL_EXTI_Init+0x74>
 8001148:	2b00      	cmp	r3, #0
 800114a:	d002      	beq.n	8001152 <LL_EXTI_Init+0x32>
 800114c:	2b01      	cmp	r3, #1
 800114e:	d00b      	beq.n	8001168 <LL_EXTI_Init+0x48>
 8001150:	e020      	b.n	8001194 <LL_EXTI_Init+0x74>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	4618      	mov	r0, r3
 8001158:	f7ff ff82 	bl	8001060 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	4618      	mov	r0, r3
 8001162:	f7ff ff45 	bl	8000ff0 <LL_EXTI_EnableIT_0_31>
          break;
 8001166:	e018      	b.n	800119a <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	4618      	mov	r0, r3
 800116e:	f7ff ff51 	bl	8001014 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	4618      	mov	r0, r3
 8001178:	f7ff ff60 	bl	800103c <LL_EXTI_EnableEvent_0_31>
          break;
 800117c:	e00d      	b.n	800119a <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	4618      	mov	r0, r3
 8001184:	f7ff ff34 	bl	8000ff0 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	4618      	mov	r0, r3
 800118e:	f7ff ff55 	bl	800103c <LL_EXTI_EnableEvent_0_31>
          break;
 8001192:	e002      	b.n	800119a <LL_EXTI_Init+0x7a>
        default:
          status = ERROR;
 8001194:	2301      	movs	r3, #1
 8001196:	73fb      	strb	r3, [r7, #15]
          break;
 8001198:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	799b      	ldrb	r3, [r3, #6]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d038      	beq.n	8001214 <LL_EXTI_Init+0xf4>
      {
        switch (EXTI_InitStruct->Trigger)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	799b      	ldrb	r3, [r3, #6]
 80011a6:	2b03      	cmp	r3, #3
 80011a8:	d01c      	beq.n	80011e4 <LL_EXTI_Init+0xc4>
 80011aa:	2b03      	cmp	r3, #3
 80011ac:	dc25      	bgt.n	80011fa <LL_EXTI_Init+0xda>
 80011ae:	2b01      	cmp	r3, #1
 80011b0:	d002      	beq.n	80011b8 <LL_EXTI_Init+0x98>
 80011b2:	2b02      	cmp	r3, #2
 80011b4:	d00b      	beq.n	80011ce <LL_EXTI_Init+0xae>
 80011b6:	e020      	b.n	80011fa <LL_EXTI_Init+0xda>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	4618      	mov	r0, r3
 80011be:	f7ff ff9b 	bl	80010f8 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	4618      	mov	r0, r3
 80011c8:	f7ff ff5e 	bl	8001088 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 80011cc:	e022      	b.n	8001214 <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	4618      	mov	r0, r3
 80011d4:	f7ff ff6a 	bl	80010ac <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	4618      	mov	r0, r3
 80011de:	f7ff ff79 	bl	80010d4 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 80011e2:	e017      	b.n	8001214 <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4618      	mov	r0, r3
 80011ea:	f7ff ff4d 	bl	8001088 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	4618      	mov	r0, r3
 80011f4:	f7ff ff6e 	bl	80010d4 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 80011f8:	e00c      	b.n	8001214 <LL_EXTI_Init+0xf4>
          default:
            status = ERROR;
 80011fa:	2301      	movs	r3, #1
 80011fc:	73fb      	strb	r3, [r7, #15]
            break;
 80011fe:	e009      	b.n	8001214 <LL_EXTI_Init+0xf4>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4618      	mov	r0, r3
 8001206:	f7ff ff05 	bl	8001014 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	4618      	mov	r0, r3
 8001210:	f7ff ff26 	bl	8001060 <LL_EXTI_DisableEvent_0_31>
  }
  return status;
 8001214:	7bfb      	ldrb	r3, [r7, #15]
}
 8001216:	4618      	mov	r0, r3
 8001218:	3710      	adds	r7, #16
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}

0800121e <LL_GPIO_SetPinMode>:
{
 800121e:	b480      	push	{r7}
 8001220:	b08b      	sub	sp, #44	@ 0x2c
 8001222:	af00      	add	r7, sp, #0
 8001224:	60f8      	str	r0, [r7, #12]
 8001226:	60b9      	str	r1, [r7, #8]
 8001228:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	681a      	ldr	r2, [r3, #0]
 800122e:	68bb      	ldr	r3, [r7, #8]
 8001230:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001232:	697b      	ldr	r3, [r7, #20]
 8001234:	fa93 f3a3 	rbit	r3, r3
 8001238:	613b      	str	r3, [r7, #16]
  return result;
 800123a:	693b      	ldr	r3, [r7, #16]
 800123c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800123e:	69bb      	ldr	r3, [r7, #24]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d101      	bne.n	8001248 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8001244:	2320      	movs	r3, #32
 8001246:	e003      	b.n	8001250 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8001248:	69bb      	ldr	r3, [r7, #24]
 800124a:	fab3 f383 	clz	r3, r3
 800124e:	b2db      	uxtb	r3, r3
 8001250:	005b      	lsls	r3, r3, #1
 8001252:	2103      	movs	r1, #3
 8001254:	fa01 f303 	lsl.w	r3, r1, r3
 8001258:	43db      	mvns	r3, r3
 800125a:	401a      	ands	r2, r3
 800125c:	68bb      	ldr	r3, [r7, #8]
 800125e:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001260:	6a3b      	ldr	r3, [r7, #32]
 8001262:	fa93 f3a3 	rbit	r3, r3
 8001266:	61fb      	str	r3, [r7, #28]
  return result;
 8001268:	69fb      	ldr	r3, [r7, #28]
 800126a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800126c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800126e:	2b00      	cmp	r3, #0
 8001270:	d101      	bne.n	8001276 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8001272:	2320      	movs	r3, #32
 8001274:	e003      	b.n	800127e <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8001276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001278:	fab3 f383 	clz	r3, r3
 800127c:	b2db      	uxtb	r3, r3
 800127e:	005b      	lsls	r3, r3, #1
 8001280:	6879      	ldr	r1, [r7, #4]
 8001282:	fa01 f303 	lsl.w	r3, r1, r3
 8001286:	431a      	orrs	r2, r3
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	601a      	str	r2, [r3, #0]
}
 800128c:	bf00      	nop
 800128e:	372c      	adds	r7, #44	@ 0x2c
 8001290:	46bd      	mov	sp, r7
 8001292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001296:	4770      	bx	lr

08001298 <LL_GPIO_SetPinOutputType>:
{
 8001298:	b480      	push	{r7}
 800129a:	b085      	sub	sp, #20
 800129c:	af00      	add	r7, sp, #0
 800129e:	60f8      	str	r0, [r7, #12]
 80012a0:	60b9      	str	r1, [r7, #8]
 80012a2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	685a      	ldr	r2, [r3, #4]
 80012a8:	68bb      	ldr	r3, [r7, #8]
 80012aa:	43db      	mvns	r3, r3
 80012ac:	401a      	ands	r2, r3
 80012ae:	68bb      	ldr	r3, [r7, #8]
 80012b0:	6879      	ldr	r1, [r7, #4]
 80012b2:	fb01 f303 	mul.w	r3, r1, r3
 80012b6:	431a      	orrs	r2, r3
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	605a      	str	r2, [r3, #4]
}
 80012bc:	bf00      	nop
 80012be:	3714      	adds	r7, #20
 80012c0:	46bd      	mov	sp, r7
 80012c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c6:	4770      	bx	lr

080012c8 <LL_GPIO_SetPinSpeed>:
{
 80012c8:	b480      	push	{r7}
 80012ca:	b08b      	sub	sp, #44	@ 0x2c
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	60f8      	str	r0, [r7, #12]
 80012d0:	60b9      	str	r1, [r7, #8]
 80012d2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	689a      	ldr	r2, [r3, #8]
 80012d8:	68bb      	ldr	r3, [r7, #8]
 80012da:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012dc:	697b      	ldr	r3, [r7, #20]
 80012de:	fa93 f3a3 	rbit	r3, r3
 80012e2:	613b      	str	r3, [r7, #16]
  return result;
 80012e4:	693b      	ldr	r3, [r7, #16]
 80012e6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80012e8:	69bb      	ldr	r3, [r7, #24]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d101      	bne.n	80012f2 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 80012ee:	2320      	movs	r3, #32
 80012f0:	e003      	b.n	80012fa <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 80012f2:	69bb      	ldr	r3, [r7, #24]
 80012f4:	fab3 f383 	clz	r3, r3
 80012f8:	b2db      	uxtb	r3, r3
 80012fa:	005b      	lsls	r3, r3, #1
 80012fc:	2103      	movs	r1, #3
 80012fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001302:	43db      	mvns	r3, r3
 8001304:	401a      	ands	r2, r3
 8001306:	68bb      	ldr	r3, [r7, #8]
 8001308:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800130a:	6a3b      	ldr	r3, [r7, #32]
 800130c:	fa93 f3a3 	rbit	r3, r3
 8001310:	61fb      	str	r3, [r7, #28]
  return result;
 8001312:	69fb      	ldr	r3, [r7, #28]
 8001314:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001318:	2b00      	cmp	r3, #0
 800131a:	d101      	bne.n	8001320 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 800131c:	2320      	movs	r3, #32
 800131e:	e003      	b.n	8001328 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8001320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001322:	fab3 f383 	clz	r3, r3
 8001326:	b2db      	uxtb	r3, r3
 8001328:	005b      	lsls	r3, r3, #1
 800132a:	6879      	ldr	r1, [r7, #4]
 800132c:	fa01 f303 	lsl.w	r3, r1, r3
 8001330:	431a      	orrs	r2, r3
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	609a      	str	r2, [r3, #8]
}
 8001336:	bf00      	nop
 8001338:	372c      	adds	r7, #44	@ 0x2c
 800133a:	46bd      	mov	sp, r7
 800133c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001340:	4770      	bx	lr

08001342 <LL_GPIO_SetPinPull>:
{
 8001342:	b480      	push	{r7}
 8001344:	b08b      	sub	sp, #44	@ 0x2c
 8001346:	af00      	add	r7, sp, #0
 8001348:	60f8      	str	r0, [r7, #12]
 800134a:	60b9      	str	r1, [r7, #8]
 800134c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	68da      	ldr	r2, [r3, #12]
 8001352:	68bb      	ldr	r3, [r7, #8]
 8001354:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001356:	697b      	ldr	r3, [r7, #20]
 8001358:	fa93 f3a3 	rbit	r3, r3
 800135c:	613b      	str	r3, [r7, #16]
  return result;
 800135e:	693b      	ldr	r3, [r7, #16]
 8001360:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001362:	69bb      	ldr	r3, [r7, #24]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d101      	bne.n	800136c <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8001368:	2320      	movs	r3, #32
 800136a:	e003      	b.n	8001374 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 800136c:	69bb      	ldr	r3, [r7, #24]
 800136e:	fab3 f383 	clz	r3, r3
 8001372:	b2db      	uxtb	r3, r3
 8001374:	005b      	lsls	r3, r3, #1
 8001376:	2103      	movs	r1, #3
 8001378:	fa01 f303 	lsl.w	r3, r1, r3
 800137c:	43db      	mvns	r3, r3
 800137e:	401a      	ands	r2, r3
 8001380:	68bb      	ldr	r3, [r7, #8]
 8001382:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001384:	6a3b      	ldr	r3, [r7, #32]
 8001386:	fa93 f3a3 	rbit	r3, r3
 800138a:	61fb      	str	r3, [r7, #28]
  return result;
 800138c:	69fb      	ldr	r3, [r7, #28]
 800138e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001392:	2b00      	cmp	r3, #0
 8001394:	d101      	bne.n	800139a <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8001396:	2320      	movs	r3, #32
 8001398:	e003      	b.n	80013a2 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 800139a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800139c:	fab3 f383 	clz	r3, r3
 80013a0:	b2db      	uxtb	r3, r3
 80013a2:	005b      	lsls	r3, r3, #1
 80013a4:	6879      	ldr	r1, [r7, #4]
 80013a6:	fa01 f303 	lsl.w	r3, r1, r3
 80013aa:	431a      	orrs	r2, r3
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	60da      	str	r2, [r3, #12]
}
 80013b0:	bf00      	nop
 80013b2:	372c      	adds	r7, #44	@ 0x2c
 80013b4:	46bd      	mov	sp, r7
 80013b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ba:	4770      	bx	lr

080013bc <LL_GPIO_SetAFPin_0_7>:
{
 80013bc:	b480      	push	{r7}
 80013be:	b08b      	sub	sp, #44	@ 0x2c
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	60f8      	str	r0, [r7, #12]
 80013c4:	60b9      	str	r1, [r7, #8]
 80013c6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	6a1a      	ldr	r2, [r3, #32]
 80013cc:	68bb      	ldr	r3, [r7, #8]
 80013ce:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013d0:	697b      	ldr	r3, [r7, #20]
 80013d2:	fa93 f3a3 	rbit	r3, r3
 80013d6:	613b      	str	r3, [r7, #16]
  return result;
 80013d8:	693b      	ldr	r3, [r7, #16]
 80013da:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80013dc:	69bb      	ldr	r3, [r7, #24]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d101      	bne.n	80013e6 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 80013e2:	2320      	movs	r3, #32
 80013e4:	e003      	b.n	80013ee <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 80013e6:	69bb      	ldr	r3, [r7, #24]
 80013e8:	fab3 f383 	clz	r3, r3
 80013ec:	b2db      	uxtb	r3, r3
 80013ee:	009b      	lsls	r3, r3, #2
 80013f0:	210f      	movs	r1, #15
 80013f2:	fa01 f303 	lsl.w	r3, r1, r3
 80013f6:	43db      	mvns	r3, r3
 80013f8:	401a      	ands	r2, r3
 80013fa:	68bb      	ldr	r3, [r7, #8]
 80013fc:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013fe:	6a3b      	ldr	r3, [r7, #32]
 8001400:	fa93 f3a3 	rbit	r3, r3
 8001404:	61fb      	str	r3, [r7, #28]
  return result;
 8001406:	69fb      	ldr	r3, [r7, #28]
 8001408:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800140a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800140c:	2b00      	cmp	r3, #0
 800140e:	d101      	bne.n	8001414 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8001410:	2320      	movs	r3, #32
 8001412:	e003      	b.n	800141c <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8001414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001416:	fab3 f383 	clz	r3, r3
 800141a:	b2db      	uxtb	r3, r3
 800141c:	009b      	lsls	r3, r3, #2
 800141e:	6879      	ldr	r1, [r7, #4]
 8001420:	fa01 f303 	lsl.w	r3, r1, r3
 8001424:	431a      	orrs	r2, r3
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	621a      	str	r2, [r3, #32]
}
 800142a:	bf00      	nop
 800142c:	372c      	adds	r7, #44	@ 0x2c
 800142e:	46bd      	mov	sp, r7
 8001430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001434:	4770      	bx	lr

08001436 <LL_GPIO_SetAFPin_8_15>:
{
 8001436:	b480      	push	{r7}
 8001438:	b08b      	sub	sp, #44	@ 0x2c
 800143a:	af00      	add	r7, sp, #0
 800143c:	60f8      	str	r0, [r7, #12]
 800143e:	60b9      	str	r1, [r7, #8]
 8001440:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001446:	68bb      	ldr	r3, [r7, #8]
 8001448:	0a1b      	lsrs	r3, r3, #8
 800144a:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800144c:	697b      	ldr	r3, [r7, #20]
 800144e:	fa93 f3a3 	rbit	r3, r3
 8001452:	613b      	str	r3, [r7, #16]
  return result;
 8001454:	693b      	ldr	r3, [r7, #16]
 8001456:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001458:	69bb      	ldr	r3, [r7, #24]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d101      	bne.n	8001462 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 800145e:	2320      	movs	r3, #32
 8001460:	e003      	b.n	800146a <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8001462:	69bb      	ldr	r3, [r7, #24]
 8001464:	fab3 f383 	clz	r3, r3
 8001468:	b2db      	uxtb	r3, r3
 800146a:	009b      	lsls	r3, r3, #2
 800146c:	210f      	movs	r1, #15
 800146e:	fa01 f303 	lsl.w	r3, r1, r3
 8001472:	43db      	mvns	r3, r3
 8001474:	401a      	ands	r2, r3
 8001476:	68bb      	ldr	r3, [r7, #8]
 8001478:	0a1b      	lsrs	r3, r3, #8
 800147a:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800147c:	6a3b      	ldr	r3, [r7, #32]
 800147e:	fa93 f3a3 	rbit	r3, r3
 8001482:	61fb      	str	r3, [r7, #28]
  return result;
 8001484:	69fb      	ldr	r3, [r7, #28]
 8001486:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800148a:	2b00      	cmp	r3, #0
 800148c:	d101      	bne.n	8001492 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 800148e:	2320      	movs	r3, #32
 8001490:	e003      	b.n	800149a <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8001492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001494:	fab3 f383 	clz	r3, r3
 8001498:	b2db      	uxtb	r3, r3
 800149a:	009b      	lsls	r3, r3, #2
 800149c:	6879      	ldr	r1, [r7, #4]
 800149e:	fa01 f303 	lsl.w	r3, r1, r3
 80014a2:	431a      	orrs	r2, r3
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80014a8:	bf00      	nop
 80014aa:	372c      	adds	r7, #44	@ 0x2c
 80014ac:	46bd      	mov	sp, r7
 80014ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b2:	4770      	bx	lr

080014b4 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b08a      	sub	sp, #40	@ 0x28
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
 80014bc:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 80014be:	2300      	movs	r3, #0
 80014c0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t currentpin = 0x00000000U;
 80014c2:	2300      	movs	r3, #0
 80014c4:	623b      	str	r3, [r7, #32]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80014c6:	683b      	ldr	r3, [r7, #0]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014cc:	69bb      	ldr	r3, [r7, #24]
 80014ce:	fa93 f3a3 	rbit	r3, r3
 80014d2:	617b      	str	r3, [r7, #20]
  return result;
 80014d4:	697b      	ldr	r3, [r7, #20]
 80014d6:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 80014d8:	69fb      	ldr	r3, [r7, #28]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d101      	bne.n	80014e2 <LL_GPIO_Init+0x2e>
    return 32U;
 80014de:	2320      	movs	r3, #32
 80014e0:	e003      	b.n	80014ea <LL_GPIO_Init+0x36>
  return __builtin_clz(value);
 80014e2:	69fb      	ldr	r3, [r7, #28]
 80014e4:	fab3 f383 	clz	r3, r3
 80014e8:	b2db      	uxtb	r3, r3
 80014ea:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80014ec:	e057      	b.n	800159e <LL_GPIO_Init+0xea>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	681a      	ldr	r2, [r3, #0]
 80014f2:	2101      	movs	r1, #1
 80014f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014f6:	fa01 f303 	lsl.w	r3, r1, r3
 80014fa:	4013      	ands	r3, r2
 80014fc:	623b      	str	r3, [r7, #32]
    
    if (currentpin)
 80014fe:	6a3b      	ldr	r3, [r7, #32]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d049      	beq.n	8001598 <LL_GPIO_Init+0xe4>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	2b01      	cmp	r3, #1
 800150a:	d003      	beq.n	8001514 <LL_GPIO_Init+0x60>
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	2b02      	cmp	r3, #2
 8001512:	d10d      	bne.n	8001530 <LL_GPIO_Init+0x7c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	689b      	ldr	r3, [r3, #8]
 8001518:	461a      	mov	r2, r3
 800151a:	6a39      	ldr	r1, [r7, #32]
 800151c:	6878      	ldr	r0, [r7, #4]
 800151e:	f7ff fed3 	bl	80012c8 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	68db      	ldr	r3, [r3, #12]
 8001526:	461a      	mov	r2, r3
 8001528:	6a39      	ldr	r1, [r7, #32]
 800152a:	6878      	ldr	r0, [r7, #4]
 800152c:	f7ff feb4 	bl	8001298 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	691b      	ldr	r3, [r3, #16]
 8001534:	461a      	mov	r2, r3
 8001536:	6a39      	ldr	r1, [r7, #32]
 8001538:	6878      	ldr	r0, [r7, #4]
 800153a:	f7ff ff02 	bl	8001342 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	685b      	ldr	r3, [r3, #4]
 8001542:	2b02      	cmp	r3, #2
 8001544:	d121      	bne.n	800158a <LL_GPIO_Init+0xd6>
 8001546:	6a3b      	ldr	r3, [r7, #32]
 8001548:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	fa93 f3a3 	rbit	r3, r3
 8001550:	60bb      	str	r3, [r7, #8]
  return result;
 8001552:	68bb      	ldr	r3, [r7, #8]
 8001554:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 8001556:	693b      	ldr	r3, [r7, #16]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d101      	bne.n	8001560 <LL_GPIO_Init+0xac>
    return 32U;
 800155c:	2320      	movs	r3, #32
 800155e:	e003      	b.n	8001568 <LL_GPIO_Init+0xb4>
  return __builtin_clz(value);
 8001560:	693b      	ldr	r3, [r7, #16]
 8001562:	fab3 f383 	clz	r3, r3
 8001566:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8001568:	2b07      	cmp	r3, #7
 800156a:	d807      	bhi.n	800157c <LL_GPIO_Init+0xc8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	695b      	ldr	r3, [r3, #20]
 8001570:	461a      	mov	r2, r3
 8001572:	6a39      	ldr	r1, [r7, #32]
 8001574:	6878      	ldr	r0, [r7, #4]
 8001576:	f7ff ff21 	bl	80013bc <LL_GPIO_SetAFPin_0_7>
 800157a:	e006      	b.n	800158a <LL_GPIO_Init+0xd6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	695b      	ldr	r3, [r3, #20]
 8001580:	461a      	mov	r2, r3
 8001582:	6a39      	ldr	r1, [r7, #32]
 8001584:	6878      	ldr	r0, [r7, #4]
 8001586:	f7ff ff56 	bl	8001436 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	461a      	mov	r2, r3
 8001590:	6a39      	ldr	r1, [r7, #32]
 8001592:	6878      	ldr	r0, [r7, #4]
 8001594:	f7ff fe43 	bl	800121e <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8001598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800159a:	3301      	adds	r3, #1
 800159c:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	681a      	ldr	r2, [r3, #0]
 80015a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015a4:	fa22 f303 	lsr.w	r3, r2, r3
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d1a0      	bne.n	80014ee <LL_GPIO_Init+0x3a>
  }

  return (SUCCESS);
 80015ac:	2300      	movs	r3, #0
}
 80015ae:	4618      	mov	r0, r3
 80015b0:	3728      	adds	r7, #40	@ 0x28
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}

080015b6 <LL_I2C_Enable>:
{
 80015b6:	b480      	push	{r7}
 80015b8:	b083      	sub	sp, #12
 80015ba:	af00      	add	r7, sp, #0
 80015bc:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f043 0201 	orr.w	r2, r3, #1
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	601a      	str	r2, [r3, #0]
}
 80015ca:	bf00      	nop
 80015cc:	370c      	adds	r7, #12
 80015ce:	46bd      	mov	sp, r7
 80015d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d4:	4770      	bx	lr

080015d6 <LL_I2C_Disable>:
{
 80015d6:	b480      	push	{r7}
 80015d8:	b083      	sub	sp, #12
 80015da:	af00      	add	r7, sp, #0
 80015dc:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f023 0201 	bic.w	r2, r3, #1
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	601a      	str	r2, [r3, #0]
}
 80015ea:	bf00      	nop
 80015ec:	370c      	adds	r7, #12
 80015ee:	46bd      	mov	sp, r7
 80015f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f4:	4770      	bx	lr

080015f6 <LL_I2C_ConfigFilters>:
{
 80015f6:	b480      	push	{r7}
 80015f8:	b085      	sub	sp, #20
 80015fa:	af00      	add	r7, sp, #0
 80015fc:	60f8      	str	r0, [r7, #12]
 80015fe:	60b9      	str	r1, [r7, #8]
 8001600:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->FLTR, I2C_FLTR_ANOFF | I2C_FLTR_DNF, AnalogFilter | DigitalFilter);
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001606:	f023 021f 	bic.w	r2, r3, #31
 800160a:	68b9      	ldr	r1, [r7, #8]
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	430b      	orrs	r3, r1
 8001610:	431a      	orrs	r2, r3
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001616:	bf00      	nop
 8001618:	3714      	adds	r7, #20
 800161a:	46bd      	mov	sp, r7
 800161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001620:	4770      	bx	lr

08001622 <LL_I2C_SetOwnAddress1>:
{
 8001622:	b480      	push	{r7}
 8001624:	b085      	sub	sp, #20
 8001626:	af00      	add	r7, sp, #0
 8001628:	60f8      	str	r0, [r7, #12]
 800162a:	60b9      	str	r1, [r7, #8]
 800162c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_ADD0 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD8_9 | I2C_OAR1_ADDMODE, OwnAddress1 | OwnAddrSize);
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	689b      	ldr	r3, [r3, #8]
 8001632:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001636:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800163a:	68b9      	ldr	r1, [r7, #8]
 800163c:	687a      	ldr	r2, [r7, #4]
 800163e:	430a      	orrs	r2, r1
 8001640:	431a      	orrs	r2, r3
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	609a      	str	r2, [r3, #8]
}
 8001646:	bf00      	nop
 8001648:	3714      	adds	r7, #20
 800164a:	46bd      	mov	sp, r7
 800164c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001650:	4770      	bx	lr
	...

08001654 <LL_I2C_ConfigSpeed>:
  *         @arg @ref LL_I2C_DUTYCYCLE_16_9
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ConfigSpeed(I2C_TypeDef *I2Cx, uint32_t PeriphClock, uint32_t ClockSpeed,
                                        uint32_t DutyCycle)
{
 8001654:	b480      	push	{r7}
 8001656:	b087      	sub	sp, #28
 8001658:	af00      	add	r7, sp, #0
 800165a:	60f8      	str	r0, [r7, #12]
 800165c:	60b9      	str	r1, [r7, #8]
 800165e:	607a      	str	r2, [r7, #4]
 8001660:	603b      	str	r3, [r7, #0]
  uint32_t freqrange = 0x0U;
 8001662:	2300      	movs	r3, #0
 8001664:	613b      	str	r3, [r7, #16]
  uint32_t clockconfig = 0x0U;
 8001666:	2300      	movs	r3, #0
 8001668:	617b      	str	r3, [r7, #20]

  /* Compute frequency range */
  freqrange = __LL_I2C_FREQ_HZ_TO_MHZ(PeriphClock);
 800166a:	68bb      	ldr	r3, [r7, #8]
 800166c:	4a42      	ldr	r2, [pc, #264]	@ (8001778 <LL_I2C_ConfigSpeed+0x124>)
 800166e:	fba2 2303 	umull	r2, r3, r2, r3
 8001672:	0c9b      	lsrs	r3, r3, #18
 8001674:	613b      	str	r3, [r7, #16]

  /* Configure I2Cx: Frequency range register */
  MODIFY_REG(I2Cx->CR2, I2C_CR2_FREQ, freqrange);
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	685b      	ldr	r3, [r3, #4]
 800167a:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 800167e:	693b      	ldr	r3, [r7, #16]
 8001680:	431a      	orrs	r2, r3
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	605a      	str	r2, [r3, #4]

  /* Configure I2Cx: Rise Time register */
  MODIFY_REG(I2Cx->TRISE, I2C_TRISE_TRISE, __LL_I2C_RISE_TIME(freqrange, ClockSpeed));
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	6a1b      	ldr	r3, [r3, #32]
 800168a:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	493a      	ldr	r1, [pc, #232]	@ (800177c <LL_I2C_ConfigSpeed+0x128>)
 8001692:	428b      	cmp	r3, r1
 8001694:	d802      	bhi.n	800169c <LL_I2C_ConfigSpeed+0x48>
 8001696:	693b      	ldr	r3, [r7, #16]
 8001698:	3301      	adds	r3, #1
 800169a:	e009      	b.n	80016b0 <LL_I2C_ConfigSpeed+0x5c>
 800169c:	693b      	ldr	r3, [r7, #16]
 800169e:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 80016a2:	fb01 f303 	mul.w	r3, r1, r3
 80016a6:	4936      	ldr	r1, [pc, #216]	@ (8001780 <LL_I2C_ConfigSpeed+0x12c>)
 80016a8:	fba1 1303 	umull	r1, r3, r1, r3
 80016ac:	099b      	lsrs	r3, r3, #6
 80016ae:	3301      	adds	r3, #1
 80016b0:	431a      	orrs	r2, r3
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	621a      	str	r2, [r3, #32]

  /* Configure Speed mode, Duty Cycle and Clock control register value */
  if (ClockSpeed > LL_I2C_MAX_SPEED_STANDARD)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	4a30      	ldr	r2, [pc, #192]	@ (800177c <LL_I2C_ConfigSpeed+0x128>)
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d939      	bls.n	8001732 <LL_I2C_ConfigSpeed+0xde>
  {
    /* Set Speed mode at fast and duty cycle for Clock Speed request in fast clock range */
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d117      	bne.n	80016f4 <LL_I2C_ConfigSpeed+0xa0>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 80016c4:	687a      	ldr	r2, [r7, #4]
 80016c6:	4613      	mov	r3, r2
 80016c8:	005b      	lsls	r3, r3, #1
 80016ca:	4413      	add	r3, r2
 80016cc:	68ba      	ldr	r2, [r7, #8]
 80016ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80016d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d009      	beq.n	80016ee <LL_I2C_ConfigSpeed+0x9a>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 80016da:	687a      	ldr	r2, [r7, #4]
 80016dc:	4613      	mov	r3, r2
 80016de:	005b      	lsls	r3, r3, #1
 80016e0:	4413      	add	r3, r2
 80016e2:	68ba      	ldr	r2, [r7, #8]
 80016e4:	fbb2 f3f3 	udiv	r3, r2, r3
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 80016e8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80016ec:	e01d      	b.n	800172a <LL_I2C_ConfigSpeed+0xd6>
 80016ee:	f248 0301 	movw	r3, #32769	@ 0x8001
 80016f2:	e01a      	b.n	800172a <LL_I2C_ConfigSpeed+0xd6>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 80016f4:	687a      	ldr	r2, [r7, #4]
 80016f6:	4613      	mov	r3, r2
 80016f8:	009b      	lsls	r3, r3, #2
 80016fa:	4413      	add	r3, r2
 80016fc:	009a      	lsls	r2, r3, #2
 80016fe:	4413      	add	r3, r2
 8001700:	68ba      	ldr	r2, [r7, #8]
 8001702:	fbb2 f3f3 	udiv	r3, r2, r3
 8001706:	f3c3 030b 	ubfx	r3, r3, #0, #12
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 800170a:	2b00      	cmp	r3, #0
 800170c:	d00b      	beq.n	8001726 <LL_I2C_ConfigSpeed+0xd2>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 800170e:	687a      	ldr	r2, [r7, #4]
 8001710:	4613      	mov	r3, r2
 8001712:	009b      	lsls	r3, r3, #2
 8001714:	4413      	add	r3, r2
 8001716:	009a      	lsls	r2, r3, #2
 8001718:	4413      	add	r3, r2
 800171a:	68ba      	ldr	r2, [r7, #8]
 800171c:	fbb2 f3f3 	udiv	r3, r2, r3
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 8001720:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001724:	e001      	b.n	800172a <LL_I2C_ConfigSpeed+0xd6>
 8001726:	f248 0301 	movw	r3, #32769	@ 0x8001
 800172a:	683a      	ldr	r2, [r7, #0]
 800172c:	4313      	orrs	r3, r2
 800172e:	617b      	str	r3, [r7, #20]
 8001730:	e011      	b.n	8001756 <LL_I2C_ConfigSpeed+0x102>
  }
  else
  {
    /* Set Speed mode at standard for Clock Speed request in standard clock range */
    clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
                  __LL_I2C_SPEED_STANDARD_TO_CCR(PeriphClock, ClockSpeed);
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	005b      	lsls	r3, r3, #1
 8001736:	68ba      	ldr	r2, [r7, #8]
 8001738:	fbb2 f2f3 	udiv	r2, r2, r3
 800173c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001740:	4013      	ands	r3, r2
    clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
 8001742:	2b00      	cmp	r3, #0
 8001744:	d005      	beq.n	8001752 <LL_I2C_ConfigSpeed+0xfe>
                  __LL_I2C_SPEED_STANDARD_TO_CCR(PeriphClock, ClockSpeed);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	005b      	lsls	r3, r3, #1
    clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
 800174a:	68ba      	ldr	r2, [r7, #8]
 800174c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001750:	e000      	b.n	8001754 <LL_I2C_ConfigSpeed+0x100>
 8001752:	2304      	movs	r3, #4
 8001754:	617b      	str	r3, [r7, #20]
  }

  /* Configure I2Cx: Clock control register */
  MODIFY_REG(I2Cx->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), clockconfig);
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	69db      	ldr	r3, [r3, #28]
 800175a:	f423 434f 	bic.w	r3, r3, #52992	@ 0xcf00
 800175e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001762:	697a      	ldr	r2, [r7, #20]
 8001764:	431a      	orrs	r2, r3
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	61da      	str	r2, [r3, #28]
}
 800176a:	bf00      	nop
 800176c:	371c      	adds	r7, #28
 800176e:	46bd      	mov	sp, r7
 8001770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001774:	4770      	bx	lr
 8001776:	bf00      	nop
 8001778:	431bde83 	.word	0x431bde83
 800177c:	000186a0 	.word	0x000186a0
 8001780:	10624dd3 	.word	0x10624dd3

08001784 <LL_I2C_SetMode>:
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE_ARP
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetMode(I2C_TypeDef *I2Cx, uint32_t PeripheralMode)
{
 8001784:	b480      	push	{r7}
 8001786:	b083      	sub	sp, #12
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
 800178c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBUS | I2C_CR1_SMBTYPE | I2C_CR1_ENARP, PeripheralMode);
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f023 021a 	bic.w	r2, r3, #26
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	431a      	orrs	r2, r3
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	601a      	str	r2, [r3, #0]
}
 800179e:	bf00      	nop
 80017a0:	370c      	adds	r7, #12
 80017a2:	46bd      	mov	sp, r7
 80017a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a8:	4770      	bx	lr

080017aa <LL_I2C_AcknowledgeNextData>:
  *         @arg @ref LL_I2C_ACK
  *         @arg @ref LL_I2C_NACK
  * @retval None
  */
__STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge)
{
 80017aa:	b480      	push	{r7}
 80017ac:	b083      	sub	sp, #12
 80017ae:	af00      	add	r7, sp, #0
 80017b0:	6078      	str	r0, [r7, #4]
 80017b2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ACK, TypeAcknowledge);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	431a      	orrs	r2, r3
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	601a      	str	r2, [r3, #0]
}
 80017c4:	bf00      	nop
 80017c6:	370c      	adds	r7, #12
 80017c8:	46bd      	mov	sp, r7
 80017ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ce:	4770      	bx	lr

080017d0 <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS  I2C registers are initialized
  *          - ERROR  Not applicable
  */
uint32_t LL_I2C_Init(I2C_TypeDef *I2Cx, LL_I2C_InitTypeDef *I2C_InitStruct)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b086      	sub	sp, #24
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
 80017d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 80017da:	6878      	ldr	r0, [r7, #4]
 80017dc:	f7ff fefb 	bl	80015d6 <LL_I2C_Disable>

  /* Retrieve Clock frequencies */
  LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 80017e0:	f107 0308 	add.w	r3, r7, #8
 80017e4:	4618      	mov	r0, r3
 80017e6:	f000 f89d 	bl	8001924 <LL_RCC_GetSystemClocksFreq>
  /*---------------------------- I2Cx FLTR Configuration -----------------------
   * Configure the analog and digital noise filters with parameters :
   * - AnalogFilter: I2C_FLTR_ANFOFF bit
   * - DigitalFilter: I2C_FLTR_DNF[3:0] bits
   */
  LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter);
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	68d9      	ldr	r1, [r3, #12]
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	691b      	ldr	r3, [r3, #16]
 80017f2:	461a      	mov	r2, r3
 80017f4:	6878      	ldr	r0, [r7, #4]
 80017f6:	f7ff fefe 	bl	80015f6 <LL_I2C_ConfigFilters>
   * Configure the SCL speed :
   * - ClockSpeed: I2C_CR2_FREQ[5:0], I2C_TRISE_TRISE[5:0], I2C_CCR_FS,
   *           and I2C_CCR_CCR[11:0] bits
   * - DutyCycle: I2C_CCR_DUTY[7:0] bits
   */
  LL_I2C_ConfigSpeed(I2Cx, rcc_clocks.PCLK1_Frequency, I2C_InitStruct->ClockSpeed, I2C_InitStruct->DutyCycle);
 80017fa:	6939      	ldr	r1, [r7, #16]
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	685a      	ldr	r2, [r3, #4]
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	689b      	ldr	r3, [r3, #8]
 8001804:	6878      	ldr	r0, [r7, #4]
 8001806:	f7ff ff25 	bl	8001654 <LL_I2C_ConfigSpeed>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_ADD[9:8], I2C_OAR1_ADD[7:1] and I2C_OAR1_ADD0 bits
   * - OwnAddrSize:  I2C_OAR1_ADDMODE bit
   */
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	6959      	ldr	r1, [r3, #20]
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	69db      	ldr	r3, [r3, #28]
 8001812:	461a      	mov	r2, r3
 8001814:	6878      	ldr	r0, [r7, #4]
 8001816:	f7ff ff04 	bl	8001622 <LL_I2C_SetOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBUS, I2C_CR1_SMBTYPE and I2C_CR1_ENARP bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	4619      	mov	r1, r3
 8001820:	6878      	ldr	r0, [r7, #4]
 8001822:	f7ff ffaf 	bl	8001784 <LL_I2C_SetMode>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 8001826:	6878      	ldr	r0, [r7, #4]
 8001828:	f7ff fec5 	bl	80015b6 <LL_I2C_Enable>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	699b      	ldr	r3, [r3, #24]
 8001830:	4619      	mov	r1, r3
 8001832:	6878      	ldr	r0, [r7, #4]
 8001834:	f7ff ffb9 	bl	80017aa <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 8001838:	2300      	movs	r3, #0
}
 800183a:	4618      	mov	r0, r3
 800183c:	3718      	adds	r7, #24
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
	...

08001844 <LL_RCC_GetSysClkSource>:
{
 8001844:	b480      	push	{r7}
 8001846:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001848:	4b04      	ldr	r3, [pc, #16]	@ (800185c <LL_RCC_GetSysClkSource+0x18>)
 800184a:	689b      	ldr	r3, [r3, #8]
 800184c:	f003 030c 	and.w	r3, r3, #12
}
 8001850:	4618      	mov	r0, r3
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr
 800185a:	bf00      	nop
 800185c:	40023800 	.word	0x40023800

08001860 <LL_RCC_GetAHBPrescaler>:
{
 8001860:	b480      	push	{r7}
 8001862:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8001864:	4b04      	ldr	r3, [pc, #16]	@ (8001878 <LL_RCC_GetAHBPrescaler+0x18>)
 8001866:	689b      	ldr	r3, [r3, #8]
 8001868:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800186c:	4618      	mov	r0, r3
 800186e:	46bd      	mov	sp, r7
 8001870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001874:	4770      	bx	lr
 8001876:	bf00      	nop
 8001878:	40023800 	.word	0x40023800

0800187c <LL_RCC_GetAPB1Prescaler>:
{
 800187c:	b480      	push	{r7}
 800187e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8001880:	4b04      	ldr	r3, [pc, #16]	@ (8001894 <LL_RCC_GetAPB1Prescaler+0x18>)
 8001882:	689b      	ldr	r3, [r3, #8]
 8001884:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
}
 8001888:	4618      	mov	r0, r3
 800188a:	46bd      	mov	sp, r7
 800188c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001890:	4770      	bx	lr
 8001892:	bf00      	nop
 8001894:	40023800 	.word	0x40023800

08001898 <LL_RCC_GetAPB2Prescaler>:
{
 8001898:	b480      	push	{r7}
 800189a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800189c:	4b04      	ldr	r3, [pc, #16]	@ (80018b0 <LL_RCC_GetAPB2Prescaler+0x18>)
 800189e:	689b      	ldr	r3, [r3, #8]
 80018a0:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80018a4:	4618      	mov	r0, r3
 80018a6:	46bd      	mov	sp, r7
 80018a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ac:	4770      	bx	lr
 80018ae:	bf00      	nop
 80018b0:	40023800 	.word	0x40023800

080018b4 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80018b4:	b480      	push	{r7}
 80018b6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80018b8:	4b04      	ldr	r3, [pc, #16]	@ (80018cc <LL_RCC_PLL_GetMainSource+0x18>)
 80018ba:	685b      	ldr	r3, [r3, #4]
 80018bc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	46bd      	mov	sp, r7
 80018c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c8:	4770      	bx	lr
 80018ca:	bf00      	nop
 80018cc:	40023800 	.word	0x40023800

080018d0 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80018d0:	b480      	push	{r7}
 80018d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80018d4:	4b04      	ldr	r3, [pc, #16]	@ (80018e8 <LL_RCC_PLL_GetN+0x18>)
 80018d6:	685b      	ldr	r3, [r3, #4]
 80018d8:	099b      	lsrs	r3, r3, #6
 80018da:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 80018de:	4618      	mov	r0, r3
 80018e0:	46bd      	mov	sp, r7
 80018e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e6:	4770      	bx	lr
 80018e8:	40023800 	.word	0x40023800

080018ec <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 80018f0:	4b04      	ldr	r3, [pc, #16]	@ (8001904 <LL_RCC_PLL_GetP+0x18>)
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 80018f8:	4618      	mov	r0, r3
 80018fa:	46bd      	mov	sp, r7
 80018fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001900:	4770      	bx	lr
 8001902:	bf00      	nop
 8001904:	40023800 	.word	0x40023800

08001908 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800190c:	4b04      	ldr	r3, [pc, #16]	@ (8001920 <LL_RCC_PLL_GetDivider+0x18>)
 800190e:	685b      	ldr	r3, [r3, #4]
 8001910:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 8001914:	4618      	mov	r0, r3
 8001916:	46bd      	mov	sp, r7
 8001918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191c:	4770      	bx	lr
 800191e:	bf00      	nop
 8001920:	40023800 	.word	0x40023800

08001924 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 800192c:	f000 f820 	bl	8001970 <RCC_GetSystemClockFreq>
 8001930:	4602      	mov	r2, r0
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	4618      	mov	r0, r3
 800193c:	f000 f840 	bl	80019c0 <RCC_GetHCLKClockFreq>
 8001940:	4602      	mov	r2, r0
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	685b      	ldr	r3, [r3, #4]
 800194a:	4618      	mov	r0, r3
 800194c:	f000 f84e 	bl	80019ec <RCC_GetPCLK1ClockFreq>
 8001950:	4602      	mov	r2, r0
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	685b      	ldr	r3, [r3, #4]
 800195a:	4618      	mov	r0, r3
 800195c:	f000 f85a 	bl	8001a14 <RCC_GetPCLK2ClockFreq>
 8001960:	4602      	mov	r2, r0
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	60da      	str	r2, [r3, #12]
}
 8001966:	bf00      	nop
 8001968:	3708      	adds	r7, #8
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
	...

08001970 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b082      	sub	sp, #8
 8001974:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8001976:	2300      	movs	r3, #0
 8001978:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800197a:	f7ff ff63 	bl	8001844 <LL_RCC_GetSysClkSource>
 800197e:	4603      	mov	r3, r0
 8001980:	2b08      	cmp	r3, #8
 8001982:	d00c      	beq.n	800199e <RCC_GetSystemClockFreq+0x2e>
 8001984:	2b08      	cmp	r3, #8
 8001986:	d80f      	bhi.n	80019a8 <RCC_GetSystemClockFreq+0x38>
 8001988:	2b00      	cmp	r3, #0
 800198a:	d002      	beq.n	8001992 <RCC_GetSystemClockFreq+0x22>
 800198c:	2b04      	cmp	r3, #4
 800198e:	d003      	beq.n	8001998 <RCC_GetSystemClockFreq+0x28>
 8001990:	e00a      	b.n	80019a8 <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8001992:	4b09      	ldr	r3, [pc, #36]	@ (80019b8 <RCC_GetSystemClockFreq+0x48>)
 8001994:	607b      	str	r3, [r7, #4]
      break;
 8001996:	e00a      	b.n	80019ae <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8001998:	4b08      	ldr	r3, [pc, #32]	@ (80019bc <RCC_GetSystemClockFreq+0x4c>)
 800199a:	607b      	str	r3, [r7, #4]
      break;
 800199c:	e007      	b.n	80019ae <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 800199e:	2008      	movs	r0, #8
 80019a0:	f000 f84c 	bl	8001a3c <RCC_PLL_GetFreqDomain_SYS>
 80019a4:	6078      	str	r0, [r7, #4]
      break;
 80019a6:	e002      	b.n	80019ae <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 80019a8:	4b03      	ldr	r3, [pc, #12]	@ (80019b8 <RCC_GetSystemClockFreq+0x48>)
 80019aa:	607b      	str	r3, [r7, #4]
      break;
 80019ac:	bf00      	nop
  }

  return frequency;
 80019ae:	687b      	ldr	r3, [r7, #4]
}
 80019b0:	4618      	mov	r0, r3
 80019b2:	3708      	adds	r7, #8
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	00f42400 	.word	0x00f42400
 80019bc:	007a1200 	.word	0x007a1200

080019c0 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b082      	sub	sp, #8
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80019c8:	f7ff ff4a 	bl	8001860 <LL_RCC_GetAHBPrescaler>
 80019cc:	4603      	mov	r3, r0
 80019ce:	091b      	lsrs	r3, r3, #4
 80019d0:	f003 030f 	and.w	r3, r3, #15
 80019d4:	4a04      	ldr	r2, [pc, #16]	@ (80019e8 <RCC_GetHCLKClockFreq+0x28>)
 80019d6:	5cd3      	ldrb	r3, [r2, r3]
 80019d8:	461a      	mov	r2, r3
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	40d3      	lsrs	r3, r2
}
 80019de:	4618      	mov	r0, r3
 80019e0:	3708      	adds	r7, #8
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	0800afb4 	.word	0x0800afb4

080019ec <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b082      	sub	sp, #8
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80019f4:	f7ff ff42 	bl	800187c <LL_RCC_GetAPB1Prescaler>
 80019f8:	4603      	mov	r3, r0
 80019fa:	0a9b      	lsrs	r3, r3, #10
 80019fc:	4a04      	ldr	r2, [pc, #16]	@ (8001a10 <RCC_GetPCLK1ClockFreq+0x24>)
 80019fe:	5cd3      	ldrb	r3, [r2, r3]
 8001a00:	461a      	mov	r2, r3
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	40d3      	lsrs	r3, r2
}
 8001a06:	4618      	mov	r0, r3
 8001a08:	3708      	adds	r7, #8
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	0800afc4 	.word	0x0800afc4

08001a14 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b082      	sub	sp, #8
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8001a1c:	f7ff ff3c 	bl	8001898 <LL_RCC_GetAPB2Prescaler>
 8001a20:	4603      	mov	r3, r0
 8001a22:	0b5b      	lsrs	r3, r3, #13
 8001a24:	4a04      	ldr	r2, [pc, #16]	@ (8001a38 <RCC_GetPCLK2ClockFreq+0x24>)
 8001a26:	5cd3      	ldrb	r3, [r2, r3]
 8001a28:	461a      	mov	r2, r3
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	40d3      	lsrs	r3, r2
}
 8001a2e:	4618      	mov	r0, r3
 8001a30:	3708      	adds	r7, #8
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	0800afc4 	.word	0x0800afc4

08001a3c <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8001a3c:	b590      	push	{r4, r7, lr}
 8001a3e:	b087      	sub	sp, #28
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U;
 8001a44:	2300      	movs	r3, #0
 8001a46:	617b      	str	r3, [r7, #20]
  uint32_t pllsource = 0U;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	60fb      	str	r3, [r7, #12]
  uint32_t plloutputfreq = 0U;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8001a50:	f7ff ff30 	bl	80018b4 <LL_RCC_PLL_GetMainSource>
 8001a54:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d004      	beq.n	8001a66 <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001a62:	d003      	beq.n	8001a6c <RCC_PLL_GetFreqDomain_SYS+0x30>
 8001a64:	e005      	b.n	8001a72 <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8001a66:	4b12      	ldr	r3, [pc, #72]	@ (8001ab0 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8001a68:	617b      	str	r3, [r7, #20]
      break;
 8001a6a:	e005      	b.n	8001a78 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8001a6c:	4b11      	ldr	r3, [pc, #68]	@ (8001ab4 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 8001a6e:	617b      	str	r3, [r7, #20]
      break;
 8001a70:	e002      	b.n	8001a78 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 8001a72:	4b0f      	ldr	r3, [pc, #60]	@ (8001ab0 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8001a74:	617b      	str	r3, [r7, #20]
      break;
 8001a76:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	2b08      	cmp	r3, #8
 8001a7c:	d113      	bne.n	8001aa6 <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8001a7e:	f7ff ff43 	bl	8001908 <LL_RCC_PLL_GetDivider>
 8001a82:	4602      	mov	r2, r0
 8001a84:	697b      	ldr	r3, [r7, #20]
 8001a86:	fbb3 f4f2 	udiv	r4, r3, r2
 8001a8a:	f7ff ff21 	bl	80018d0 <LL_RCC_PLL_GetN>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	fb03 f404 	mul.w	r4, r3, r4
 8001a94:	f7ff ff2a 	bl	80018ec <LL_RCC_PLL_GetP>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	0c1b      	lsrs	r3, r3, #16
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	005b      	lsls	r3, r3, #1
 8001aa0:	fbb4 f3f3 	udiv	r3, r4, r3
 8001aa4:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                               LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8001aa6:	693b      	ldr	r3, [r7, #16]
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	371c      	adds	r7, #28
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd90      	pop	{r4, r7, pc}
 8001ab0:	00f42400 	.word	0x00f42400
 8001ab4:	007a1200 	.word	0x007a1200

08001ab8 <LL_USART_IsEnabled>:
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b083      	sub	sp, #12
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	68db      	ldr	r3, [r3, #12]
 8001ac4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001ac8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001acc:	bf0c      	ite	eq
 8001ace:	2301      	moveq	r3, #1
 8001ad0:	2300      	movne	r3, #0
 8001ad2:	b2db      	uxtb	r3, r3
}
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	370c      	adds	r7, #12
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ade:	4770      	bx	lr

08001ae0 <LL_USART_SetStopBitsLength>:
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	b083      	sub	sp, #12
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
 8001ae8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	691b      	ldr	r3, [r3, #16]
 8001aee:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	431a      	orrs	r2, r3
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	611a      	str	r2, [r3, #16]
}
 8001afa:	bf00      	nop
 8001afc:	370c      	adds	r7, #12
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr

08001b06 <LL_USART_SetHWFlowCtrl>:
{
 8001b06:	b480      	push	{r7}
 8001b08:	b083      	sub	sp, #12
 8001b0a:	af00      	add	r7, sp, #0
 8001b0c:	6078      	str	r0, [r7, #4]
 8001b0e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	695b      	ldr	r3, [r3, #20]
 8001b14:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	431a      	orrs	r2, r3
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	615a      	str	r2, [r3, #20]
}
 8001b20:	bf00      	nop
 8001b22:	370c      	adds	r7, #12
 8001b24:	46bd      	mov	sp, r7
 8001b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2a:	4770      	bx	lr

08001b2c <LL_USART_SetBaudRate>:
{
 8001b2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b30:	b0c0      	sub	sp, #256	@ 0x100
 8001b32:	af00      	add	r7, sp, #0
 8001b34:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8001b38:	f8c7 10f8 	str.w	r1, [r7, #248]	@ 0xf8
 8001b3c:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8001b40:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8001b44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001b48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001b4c:	f040 810c 	bne.w	8001d68 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8001b50:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001b54:	2200      	movs	r2, #0
 8001b56:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8001b5a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8001b5e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8001b62:	4622      	mov	r2, r4
 8001b64:	462b      	mov	r3, r5
 8001b66:	1891      	adds	r1, r2, r2
 8001b68:	6639      	str	r1, [r7, #96]	@ 0x60
 8001b6a:	415b      	adcs	r3, r3
 8001b6c:	667b      	str	r3, [r7, #100]	@ 0x64
 8001b6e:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8001b72:	4621      	mov	r1, r4
 8001b74:	eb12 0801 	adds.w	r8, r2, r1
 8001b78:	4629      	mov	r1, r5
 8001b7a:	eb43 0901 	adc.w	r9, r3, r1
 8001b7e:	f04f 0200 	mov.w	r2, #0
 8001b82:	f04f 0300 	mov.w	r3, #0
 8001b86:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001b8a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001b8e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001b92:	4690      	mov	r8, r2
 8001b94:	4699      	mov	r9, r3
 8001b96:	4623      	mov	r3, r4
 8001b98:	eb18 0303 	adds.w	r3, r8, r3
 8001b9c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8001ba0:	462b      	mov	r3, r5
 8001ba2:	eb49 0303 	adc.w	r3, r9, r3
 8001ba6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001baa:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8001bae:	2200      	movs	r2, #0
 8001bb0:	469a      	mov	sl, r3
 8001bb2:	4693      	mov	fp, r2
 8001bb4:	eb1a 030a 	adds.w	r3, sl, sl
 8001bb8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001bba:	eb4b 030b 	adc.w	r3, fp, fp
 8001bbe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001bc0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001bc4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8001bc8:	f7fe fb72 	bl	80002b0 <__aeabi_uldivmod>
 8001bcc:	4602      	mov	r2, r0
 8001bce:	460b      	mov	r3, r1
 8001bd0:	4b64      	ldr	r3, [pc, #400]	@ (8001d64 <LL_USART_SetBaudRate+0x238>)
 8001bd2:	fba3 2302 	umull	r2, r3, r3, r2
 8001bd6:	095b      	lsrs	r3, r3, #5
 8001bd8:	b29b      	uxth	r3, r3
 8001bda:	011b      	lsls	r3, r3, #4
 8001bdc:	b29c      	uxth	r4, r3
 8001bde:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001be2:	2200      	movs	r2, #0
 8001be4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8001be8:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8001bec:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	@ 0xd8
 8001bf0:	4642      	mov	r2, r8
 8001bf2:	464b      	mov	r3, r9
 8001bf4:	1891      	adds	r1, r2, r2
 8001bf6:	6539      	str	r1, [r7, #80]	@ 0x50
 8001bf8:	415b      	adcs	r3, r3
 8001bfa:	657b      	str	r3, [r7, #84]	@ 0x54
 8001bfc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8001c00:	4641      	mov	r1, r8
 8001c02:	1851      	adds	r1, r2, r1
 8001c04:	64b9      	str	r1, [r7, #72]	@ 0x48
 8001c06:	4649      	mov	r1, r9
 8001c08:	414b      	adcs	r3, r1
 8001c0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001c0c:	f04f 0200 	mov.w	r2, #0
 8001c10:	f04f 0300 	mov.w	r3, #0
 8001c14:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	@ 0x48
 8001c18:	4659      	mov	r1, fp
 8001c1a:	00cb      	lsls	r3, r1, #3
 8001c1c:	4651      	mov	r1, sl
 8001c1e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001c22:	4651      	mov	r1, sl
 8001c24:	00ca      	lsls	r2, r1, #3
 8001c26:	4610      	mov	r0, r2
 8001c28:	4619      	mov	r1, r3
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	4642      	mov	r2, r8
 8001c2e:	189b      	adds	r3, r3, r2
 8001c30:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001c34:	464b      	mov	r3, r9
 8001c36:	460a      	mov	r2, r1
 8001c38:	eb42 0303 	adc.w	r3, r2, r3
 8001c3c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001c40:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8001c44:	2200      	movs	r2, #0
 8001c46:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8001c4a:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8001c4e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8001c52:	460b      	mov	r3, r1
 8001c54:	18db      	adds	r3, r3, r3
 8001c56:	643b      	str	r3, [r7, #64]	@ 0x40
 8001c58:	4613      	mov	r3, r2
 8001c5a:	eb42 0303 	adc.w	r3, r2, r3
 8001c5e:	647b      	str	r3, [r7, #68]	@ 0x44
 8001c60:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001c64:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
 8001c68:	f7fe fb22 	bl	80002b0 <__aeabi_uldivmod>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	460b      	mov	r3, r1
 8001c70:	4611      	mov	r1, r2
 8001c72:	4b3c      	ldr	r3, [pc, #240]	@ (8001d64 <LL_USART_SetBaudRate+0x238>)
 8001c74:	fba3 2301 	umull	r2, r3, r3, r1
 8001c78:	095b      	lsrs	r3, r3, #5
 8001c7a:	2264      	movs	r2, #100	@ 0x64
 8001c7c:	fb02 f303 	mul.w	r3, r2, r3
 8001c80:	1acb      	subs	r3, r1, r3
 8001c82:	00db      	lsls	r3, r3, #3
 8001c84:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8001c88:	4b36      	ldr	r3, [pc, #216]	@ (8001d64 <LL_USART_SetBaudRate+0x238>)
 8001c8a:	fba3 2302 	umull	r2, r3, r3, r2
 8001c8e:	095b      	lsrs	r3, r3, #5
 8001c90:	b29b      	uxth	r3, r3
 8001c92:	005b      	lsls	r3, r3, #1
 8001c94:	b29b      	uxth	r3, r3
 8001c96:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8001c9a:	b29b      	uxth	r3, r3
 8001c9c:	4423      	add	r3, r4
 8001c9e:	b29c      	uxth	r4, r3
 8001ca0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8001caa:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8001cae:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	@ 0xc0
 8001cb2:	4642      	mov	r2, r8
 8001cb4:	464b      	mov	r3, r9
 8001cb6:	1891      	adds	r1, r2, r2
 8001cb8:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001cba:	415b      	adcs	r3, r3
 8001cbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001cbe:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001cc2:	4641      	mov	r1, r8
 8001cc4:	1851      	adds	r1, r2, r1
 8001cc6:	6339      	str	r1, [r7, #48]	@ 0x30
 8001cc8:	4649      	mov	r1, r9
 8001cca:	414b      	adcs	r3, r1
 8001ccc:	637b      	str	r3, [r7, #52]	@ 0x34
 8001cce:	f04f 0200 	mov.w	r2, #0
 8001cd2:	f04f 0300 	mov.w	r3, #0
 8001cd6:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8001cda:	4659      	mov	r1, fp
 8001cdc:	00cb      	lsls	r3, r1, #3
 8001cde:	4651      	mov	r1, sl
 8001ce0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001ce4:	4651      	mov	r1, sl
 8001ce6:	00ca      	lsls	r2, r1, #3
 8001ce8:	4610      	mov	r0, r2
 8001cea:	4619      	mov	r1, r3
 8001cec:	4603      	mov	r3, r0
 8001cee:	4642      	mov	r2, r8
 8001cf0:	189b      	adds	r3, r3, r2
 8001cf2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001cf6:	464b      	mov	r3, r9
 8001cf8:	460a      	mov	r2, r1
 8001cfa:	eb42 0303 	adc.w	r3, r2, r3
 8001cfe:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8001d02:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8001d06:	2200      	movs	r2, #0
 8001d08:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001d0c:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8001d10:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8001d14:	460b      	mov	r3, r1
 8001d16:	18db      	adds	r3, r3, r3
 8001d18:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001d1a:	4613      	mov	r3, r2
 8001d1c:	eb42 0303 	adc.w	r3, r2, r3
 8001d20:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001d22:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001d26:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 8001d2a:	f7fe fac1 	bl	80002b0 <__aeabi_uldivmod>
 8001d2e:	4602      	mov	r2, r0
 8001d30:	460b      	mov	r3, r1
 8001d32:	4b0c      	ldr	r3, [pc, #48]	@ (8001d64 <LL_USART_SetBaudRate+0x238>)
 8001d34:	fba3 1302 	umull	r1, r3, r3, r2
 8001d38:	095b      	lsrs	r3, r3, #5
 8001d3a:	2164      	movs	r1, #100	@ 0x64
 8001d3c:	fb01 f303 	mul.w	r3, r1, r3
 8001d40:	1ad3      	subs	r3, r2, r3
 8001d42:	00db      	lsls	r3, r3, #3
 8001d44:	3332      	adds	r3, #50	@ 0x32
 8001d46:	4a07      	ldr	r2, [pc, #28]	@ (8001d64 <LL_USART_SetBaudRate+0x238>)
 8001d48:	fba2 2303 	umull	r2, r3, r2, r3
 8001d4c:	095b      	lsrs	r3, r3, #5
 8001d4e:	b29b      	uxth	r3, r3
 8001d50:	f003 0307 	and.w	r3, r3, #7
 8001d54:	b29b      	uxth	r3, r3
 8001d56:	4423      	add	r3, r4
 8001d58:	b29b      	uxth	r3, r3
 8001d5a:	461a      	mov	r2, r3
 8001d5c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001d60:	609a      	str	r2, [r3, #8]
}
 8001d62:	e108      	b.n	8001f76 <LL_USART_SetBaudRate+0x44a>
 8001d64:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8001d68:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8001d72:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8001d76:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 8001d7a:	4642      	mov	r2, r8
 8001d7c:	464b      	mov	r3, r9
 8001d7e:	1891      	adds	r1, r2, r2
 8001d80:	6239      	str	r1, [r7, #32]
 8001d82:	415b      	adcs	r3, r3
 8001d84:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d86:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001d8a:	4641      	mov	r1, r8
 8001d8c:	1854      	adds	r4, r2, r1
 8001d8e:	4649      	mov	r1, r9
 8001d90:	eb43 0501 	adc.w	r5, r3, r1
 8001d94:	f04f 0200 	mov.w	r2, #0
 8001d98:	f04f 0300 	mov.w	r3, #0
 8001d9c:	00eb      	lsls	r3, r5, #3
 8001d9e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001da2:	00e2      	lsls	r2, r4, #3
 8001da4:	4614      	mov	r4, r2
 8001da6:	461d      	mov	r5, r3
 8001da8:	4643      	mov	r3, r8
 8001daa:	18e3      	adds	r3, r4, r3
 8001dac:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8001db0:	464b      	mov	r3, r9
 8001db2:	eb45 0303 	adc.w	r3, r5, r3
 8001db6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8001dba:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001dc4:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001dc8:	f04f 0200 	mov.w	r2, #0
 8001dcc:	f04f 0300 	mov.w	r3, #0
 8001dd0:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 8001dd4:	4629      	mov	r1, r5
 8001dd6:	008b      	lsls	r3, r1, #2
 8001dd8:	4621      	mov	r1, r4
 8001dda:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001dde:	4621      	mov	r1, r4
 8001de0:	008a      	lsls	r2, r1, #2
 8001de2:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8001de6:	f7fe fa63 	bl	80002b0 <__aeabi_uldivmod>
 8001dea:	4602      	mov	r2, r0
 8001dec:	460b      	mov	r3, r1
 8001dee:	4b65      	ldr	r3, [pc, #404]	@ (8001f84 <LL_USART_SetBaudRate+0x458>)
 8001df0:	fba3 2302 	umull	r2, r3, r3, r2
 8001df4:	095b      	lsrs	r3, r3, #5
 8001df6:	b29b      	uxth	r3, r3
 8001df8:	011b      	lsls	r3, r3, #4
 8001dfa:	b29c      	uxth	r4, r3
 8001dfc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001e00:	2200      	movs	r2, #0
 8001e02:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001e06:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8001e0a:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 8001e0e:	4642      	mov	r2, r8
 8001e10:	464b      	mov	r3, r9
 8001e12:	1891      	adds	r1, r2, r2
 8001e14:	61b9      	str	r1, [r7, #24]
 8001e16:	415b      	adcs	r3, r3
 8001e18:	61fb      	str	r3, [r7, #28]
 8001e1a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001e1e:	4641      	mov	r1, r8
 8001e20:	1851      	adds	r1, r2, r1
 8001e22:	6139      	str	r1, [r7, #16]
 8001e24:	4649      	mov	r1, r9
 8001e26:	414b      	adcs	r3, r1
 8001e28:	617b      	str	r3, [r7, #20]
 8001e2a:	f04f 0200 	mov.w	r2, #0
 8001e2e:	f04f 0300 	mov.w	r3, #0
 8001e32:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001e36:	4659      	mov	r1, fp
 8001e38:	00cb      	lsls	r3, r1, #3
 8001e3a:	4651      	mov	r1, sl
 8001e3c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001e40:	4651      	mov	r1, sl
 8001e42:	00ca      	lsls	r2, r1, #3
 8001e44:	4610      	mov	r0, r2
 8001e46:	4619      	mov	r1, r3
 8001e48:	4603      	mov	r3, r0
 8001e4a:	4642      	mov	r2, r8
 8001e4c:	189b      	adds	r3, r3, r2
 8001e4e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001e52:	464b      	mov	r3, r9
 8001e54:	460a      	mov	r2, r1
 8001e56:	eb42 0303 	adc.w	r3, r2, r3
 8001e5a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001e5e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8001e62:	2200      	movs	r2, #0
 8001e64:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001e68:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001e6c:	f04f 0200 	mov.w	r2, #0
 8001e70:	f04f 0300 	mov.w	r3, #0
 8001e74:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	@ 0x80
 8001e78:	4649      	mov	r1, r9
 8001e7a:	008b      	lsls	r3, r1, #2
 8001e7c:	4641      	mov	r1, r8
 8001e7e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001e82:	4641      	mov	r1, r8
 8001e84:	008a      	lsls	r2, r1, #2
 8001e86:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8001e8a:	f7fe fa11 	bl	80002b0 <__aeabi_uldivmod>
 8001e8e:	4602      	mov	r2, r0
 8001e90:	460b      	mov	r3, r1
 8001e92:	4611      	mov	r1, r2
 8001e94:	4b3b      	ldr	r3, [pc, #236]	@ (8001f84 <LL_USART_SetBaudRate+0x458>)
 8001e96:	fba3 2301 	umull	r2, r3, r3, r1
 8001e9a:	095b      	lsrs	r3, r3, #5
 8001e9c:	2264      	movs	r2, #100	@ 0x64
 8001e9e:	fb02 f303 	mul.w	r3, r2, r3
 8001ea2:	1acb      	subs	r3, r1, r3
 8001ea4:	011b      	lsls	r3, r3, #4
 8001ea6:	3332      	adds	r3, #50	@ 0x32
 8001ea8:	4a36      	ldr	r2, [pc, #216]	@ (8001f84 <LL_USART_SetBaudRate+0x458>)
 8001eaa:	fba2 2303 	umull	r2, r3, r2, r3
 8001eae:	095b      	lsrs	r3, r3, #5
 8001eb0:	b29b      	uxth	r3, r3
 8001eb2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001eb6:	b29b      	uxth	r3, r3
 8001eb8:	4423      	add	r3, r4
 8001eba:	b29c      	uxth	r4, r3
 8001ebc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001ec4:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8001ec6:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8001eca:	4642      	mov	r2, r8
 8001ecc:	464b      	mov	r3, r9
 8001ece:	1891      	adds	r1, r2, r2
 8001ed0:	60b9      	str	r1, [r7, #8]
 8001ed2:	415b      	adcs	r3, r3
 8001ed4:	60fb      	str	r3, [r7, #12]
 8001ed6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001eda:	4641      	mov	r1, r8
 8001edc:	1851      	adds	r1, r2, r1
 8001ede:	6039      	str	r1, [r7, #0]
 8001ee0:	4649      	mov	r1, r9
 8001ee2:	414b      	adcs	r3, r1
 8001ee4:	607b      	str	r3, [r7, #4]
 8001ee6:	f04f 0200 	mov.w	r2, #0
 8001eea:	f04f 0300 	mov.w	r3, #0
 8001eee:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8001ef2:	4659      	mov	r1, fp
 8001ef4:	00cb      	lsls	r3, r1, #3
 8001ef6:	4651      	mov	r1, sl
 8001ef8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001efc:	4651      	mov	r1, sl
 8001efe:	00ca      	lsls	r2, r1, #3
 8001f00:	4610      	mov	r0, r2
 8001f02:	4619      	mov	r1, r3
 8001f04:	4603      	mov	r3, r0
 8001f06:	4642      	mov	r2, r8
 8001f08:	189b      	adds	r3, r3, r2
 8001f0a:	673b      	str	r3, [r7, #112]	@ 0x70
 8001f0c:	464b      	mov	r3, r9
 8001f0e:	460a      	mov	r2, r1
 8001f10:	eb42 0303 	adc.w	r3, r2, r3
 8001f14:	677b      	str	r3, [r7, #116]	@ 0x74
 8001f16:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001f1e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001f20:	f04f 0200 	mov.w	r2, #0
 8001f24:	f04f 0300 	mov.w	r3, #0
 8001f28:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	@ 0x68
 8001f2c:	4649      	mov	r1, r9
 8001f2e:	008b      	lsls	r3, r1, #2
 8001f30:	4641      	mov	r1, r8
 8001f32:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001f36:	4641      	mov	r1, r8
 8001f38:	008a      	lsls	r2, r1, #2
 8001f3a:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8001f3e:	f7fe f9b7 	bl	80002b0 <__aeabi_uldivmod>
 8001f42:	4602      	mov	r2, r0
 8001f44:	460b      	mov	r3, r1
 8001f46:	4b0f      	ldr	r3, [pc, #60]	@ (8001f84 <LL_USART_SetBaudRate+0x458>)
 8001f48:	fba3 1302 	umull	r1, r3, r3, r2
 8001f4c:	095b      	lsrs	r3, r3, #5
 8001f4e:	2164      	movs	r1, #100	@ 0x64
 8001f50:	fb01 f303 	mul.w	r3, r1, r3
 8001f54:	1ad3      	subs	r3, r2, r3
 8001f56:	011b      	lsls	r3, r3, #4
 8001f58:	3332      	adds	r3, #50	@ 0x32
 8001f5a:	4a0a      	ldr	r2, [pc, #40]	@ (8001f84 <LL_USART_SetBaudRate+0x458>)
 8001f5c:	fba2 2303 	umull	r2, r3, r2, r3
 8001f60:	095b      	lsrs	r3, r3, #5
 8001f62:	b29b      	uxth	r3, r3
 8001f64:	f003 030f 	and.w	r3, r3, #15
 8001f68:	b29b      	uxth	r3, r3
 8001f6a:	4423      	add	r3, r4
 8001f6c:	b29b      	uxth	r3, r3
 8001f6e:	461a      	mov	r2, r3
 8001f70:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001f74:	609a      	str	r2, [r3, #8]
}
 8001f76:	bf00      	nop
 8001f78:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001f82:	bf00      	nop
 8001f84:	51eb851f 	.word	0x51eb851f

08001f88 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b088      	sub	sp, #32
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
 8001f90:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8001f92:	2301      	movs	r3, #1
 8001f94:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8001f96:	2300      	movs	r3, #0
 8001f98:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8001f9a:	6878      	ldr	r0, [r7, #4]
 8001f9c:	f7ff fd8c 	bl	8001ab8 <LL_USART_IsEnabled>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d149      	bne.n	800203a <LL_USART_Init+0xb2>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	68db      	ldr	r3, [r3, #12]
 8001faa:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8001fae:	f023 030c 	bic.w	r3, r3, #12
 8001fb2:	683a      	ldr	r2, [r7, #0]
 8001fb4:	6851      	ldr	r1, [r2, #4]
 8001fb6:	683a      	ldr	r2, [r7, #0]
 8001fb8:	68d2      	ldr	r2, [r2, #12]
 8001fba:	4311      	orrs	r1, r2
 8001fbc:	683a      	ldr	r2, [r7, #0]
 8001fbe:	6912      	ldr	r2, [r2, #16]
 8001fc0:	4311      	orrs	r1, r2
 8001fc2:	683a      	ldr	r2, [r7, #0]
 8001fc4:	6992      	ldr	r2, [r2, #24]
 8001fc6:	430a      	orrs	r2, r1
 8001fc8:	431a      	orrs	r2, r3
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	689b      	ldr	r3, [r3, #8]
 8001fd2:	4619      	mov	r1, r3
 8001fd4:	6878      	ldr	r0, [r7, #4]
 8001fd6:	f7ff fd83 	bl	8001ae0 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	695b      	ldr	r3, [r3, #20]
 8001fde:	4619      	mov	r1, r3
 8001fe0:	6878      	ldr	r0, [r7, #4]
 8001fe2:	f7ff fd90 	bl	8001b06 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8001fe6:	f107 0308 	add.w	r3, r7, #8
 8001fea:	4618      	mov	r0, r3
 8001fec:	f7ff fc9a 	bl	8001924 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	4a14      	ldr	r2, [pc, #80]	@ (8002044 <LL_USART_Init+0xbc>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d102      	bne.n	8001ffe <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8001ff8:	697b      	ldr	r3, [r7, #20]
 8001ffa:	61bb      	str	r3, [r7, #24]
 8001ffc:	e00c      	b.n	8002018 <LL_USART_Init+0x90>
    }
    else if (USARTx == USART2)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	4a11      	ldr	r2, [pc, #68]	@ (8002048 <LL_USART_Init+0xc0>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d102      	bne.n	800200c <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8002006:	693b      	ldr	r3, [r7, #16]
 8002008:	61bb      	str	r3, [r7, #24]
 800200a:	e005      	b.n	8002018 <LL_USART_Init+0x90>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	4a0f      	ldr	r2, [pc, #60]	@ (800204c <LL_USART_Init+0xc4>)
 8002010:	4293      	cmp	r3, r2
 8002012:	d101      	bne.n	8002018 <LL_USART_Init+0x90>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8002014:	697b      	ldr	r3, [r7, #20]
 8002016:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8002018:	69bb      	ldr	r3, [r7, #24]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d00d      	beq.n	800203a <LL_USART_Init+0xb2>
        && (USART_InitStruct->BaudRate != 0U))
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	2b00      	cmp	r3, #0
 8002024:	d009      	beq.n	800203a <LL_USART_Init+0xb2>
    {
      status = SUCCESS;
 8002026:	2300      	movs	r3, #0
 8002028:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 8002032:	69b9      	ldr	r1, [r7, #24]
 8002034:	6878      	ldr	r0, [r7, #4]
 8002036:	f7ff fd79 	bl	8001b2c <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 800203a:	7ffb      	ldrb	r3, [r7, #31]
}
 800203c:	4618      	mov	r0, r3
 800203e:	3720      	adds	r7, #32
 8002040:	46bd      	mov	sp, r7
 8002042:	bd80      	pop	{r7, pc}
 8002044:	40011000 	.word	0x40011000
 8002048:	40004400 	.word	0x40004400
 800204c:	40011400 	.word	0x40011400

08002050 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Frequency of Ticks (Hz)
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8002050:	b480      	push	{r7}
 8002052:	b083      	sub	sp, #12
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
 8002058:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 800205a:	687a      	ldr	r2, [r7, #4]
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002062:	4a07      	ldr	r2, [pc, #28]	@ (8002080 <LL_InitTick+0x30>)
 8002064:	3b01      	subs	r3, #1
 8002066:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8002068:	4b05      	ldr	r3, [pc, #20]	@ (8002080 <LL_InitTick+0x30>)
 800206a:	2200      	movs	r2, #0
 800206c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800206e:	4b04      	ldr	r3, [pc, #16]	@ (8002080 <LL_InitTick+0x30>)
 8002070:	2205      	movs	r2, #5
 8002072:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8002074:	bf00      	nop
 8002076:	370c      	adds	r7, #12
 8002078:	46bd      	mov	sp, r7
 800207a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207e:	4770      	bx	lr
 8002080:	e000e010 	.word	0xe000e010

08002084 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b082      	sub	sp, #8
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 800208c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002090:	6878      	ldr	r0, [r7, #4]
 8002092:	f7ff ffdd 	bl	8002050 <LL_InitTick>
}
 8002096:	bf00      	nop
 8002098:	3708      	adds	r7, #8
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}
	...

080020a0 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 80020a0:	b480      	push	{r7}
 80020a2:	b083      	sub	sp, #12
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 80020a8:	4a04      	ldr	r2, [pc, #16]	@ (80020bc <LL_SetSystemCoreClock+0x1c>)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6013      	str	r3, [r2, #0]
}
 80020ae:	bf00      	nop
 80020b0:	370c      	adds	r7, #12
 80020b2:	46bd      	mov	sp, r7
 80020b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b8:	4770      	bx	lr
 80020ba:	bf00      	nop
 80020bc:	20000000 	.word	0x20000000

080020c0 <app_main>:
////////////////////////////////////////////////////////////////////////////////
// Public (global) functions
////////////////////////////////////////////////////////////////////////////////

void app_main(void)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b088      	sub	sp, #32
 80020c4:	af00      	add	r7, sp, #0

    //
    // Invoke the init API on modules the use it.
    //

    setvbuf(stdout, NULL, _IONBF, 0);
 80020c6:	4b74      	ldr	r3, [pc, #464]	@ (8002298 <app_main+0x1d8>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	6898      	ldr	r0, [r3, #8]
 80020cc:	2300      	movs	r3, #0
 80020ce:	2202      	movs	r2, #2
 80020d0:	2100      	movs	r1, #0
 80020d2:	f005 fefb 	bl	8007ecc <setvbuf>
    printc("\nInit: Init modules\n");
 80020d6:	4871      	ldr	r0, [pc, #452]	@ (800229c <app_main+0x1dc>)
 80020d8:	f001 f952 	bl	8003380 <printc>
    result = ttys_get_def_cfg(TTYS_INSTANCE_UART2, &ttys_cfg);
 80020dc:	f107 0310 	add.w	r3, r7, #16
 80020e0:	4619      	mov	r1, r3
 80020e2:	2001      	movs	r0, #1
 80020e4:	f004 fdc8 	bl	8006c78 <ttys_get_def_cfg>
 80020e8:	61f8      	str	r0, [r7, #28]
    if (result < 0) {
 80020ea:	69fb      	ldr	r3, [r7, #28]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	da1b      	bge.n	8002128 <app_main+0x68>
        log_error("ttys_get_def_cfg error %d\n", result);
 80020f0:	4b6b      	ldr	r3, [pc, #428]	@ (80022a0 <app_main+0x1e0>)
 80020f2:	781b      	ldrb	r3, [r3, #0]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d007      	beq.n	8002108 <app_main+0x48>
 80020f8:	4b6a      	ldr	r3, [pc, #424]	@ (80022a4 <app_main+0x1e4>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	dd03      	ble.n	8002108 <app_main+0x48>
 8002100:	69f9      	ldr	r1, [r7, #28]
 8002102:	4869      	ldr	r0, [pc, #420]	@ (80022a8 <app_main+0x1e8>)
 8002104:	f003 fb18 	bl	8005738 <log_printf>
        INC_SAT_U16(cnts_u16[CNT_INIT_ERR]);
 8002108:	4b68      	ldr	r3, [pc, #416]	@ (80022ac <app_main+0x1ec>)
 800210a:	881b      	ldrh	r3, [r3, #0]
 800210c:	4a67      	ldr	r2, [pc, #412]	@ (80022ac <app_main+0x1ec>)
 800210e:	8812      	ldrh	r2, [r2, #0]
 8002110:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8002114:	428a      	cmp	r2, r1
 8002116:	bf14      	ite	ne
 8002118:	2201      	movne	r2, #1
 800211a:	2200      	moveq	r2, #0
 800211c:	b2d2      	uxtb	r2, r2
 800211e:	4413      	add	r3, r2
 8002120:	b29a      	uxth	r2, r3
 8002122:	4b62      	ldr	r3, [pc, #392]	@ (80022ac <app_main+0x1ec>)
 8002124:	801a      	strh	r2, [r3, #0]
 8002126:	e024      	b.n	8002172 <app_main+0xb2>
    } else {
        result = ttys_init(TTYS_INSTANCE_UART2, &ttys_cfg);
 8002128:	f107 0310 	add.w	r3, r7, #16
 800212c:	4619      	mov	r1, r3
 800212e:	2001      	movs	r0, #1
 8002130:	f004 fdbe 	bl	8006cb0 <ttys_init>
 8002134:	61f8      	str	r0, [r7, #28]
        if (result < 0) {
 8002136:	69fb      	ldr	r3, [r7, #28]
 8002138:	2b00      	cmp	r3, #0
 800213a:	da1a      	bge.n	8002172 <app_main+0xb2>
            log_error("ttys_init UART2 error %d\n", result);
 800213c:	4b58      	ldr	r3, [pc, #352]	@ (80022a0 <app_main+0x1e0>)
 800213e:	781b      	ldrb	r3, [r3, #0]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d007      	beq.n	8002154 <app_main+0x94>
 8002144:	4b57      	ldr	r3, [pc, #348]	@ (80022a4 <app_main+0x1e4>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	2b00      	cmp	r3, #0
 800214a:	dd03      	ble.n	8002154 <app_main+0x94>
 800214c:	69f9      	ldr	r1, [r7, #28]
 800214e:	4858      	ldr	r0, [pc, #352]	@ (80022b0 <app_main+0x1f0>)
 8002150:	f003 faf2 	bl	8005738 <log_printf>
            INC_SAT_U16(cnts_u16[CNT_INIT_ERR]);
 8002154:	4b55      	ldr	r3, [pc, #340]	@ (80022ac <app_main+0x1ec>)
 8002156:	881b      	ldrh	r3, [r3, #0]
 8002158:	4a54      	ldr	r2, [pc, #336]	@ (80022ac <app_main+0x1ec>)
 800215a:	8812      	ldrh	r2, [r2, #0]
 800215c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8002160:	428a      	cmp	r2, r1
 8002162:	bf14      	ite	ne
 8002164:	2201      	movne	r2, #1
 8002166:	2200      	moveq	r2, #0
 8002168:	b2d2      	uxtb	r2, r2
 800216a:	4413      	add	r3, r2
 800216c:	b29a      	uxth	r2, r3
 800216e:	4b4f      	ldr	r3, [pc, #316]	@ (80022ac <app_main+0x1ec>)
 8002170:	801a      	strh	r2, [r3, #0]
        }
    }

    result = ttys_get_def_cfg(TTYS_INSTANCE_UART6, &ttys_cfg);
 8002172:	f107 0310 	add.w	r3, r7, #16
 8002176:	4619      	mov	r1, r3
 8002178:	2002      	movs	r0, #2
 800217a:	f004 fd7d 	bl	8006c78 <ttys_get_def_cfg>
 800217e:	61f8      	str	r0, [r7, #28]
    if (result < 0) {
 8002180:	69fb      	ldr	r3, [r7, #28]
 8002182:	2b00      	cmp	r3, #0
 8002184:	da1b      	bge.n	80021be <app_main+0xfe>
        log_error("ttys_get_def_cfg error %d\n", result);
 8002186:	4b46      	ldr	r3, [pc, #280]	@ (80022a0 <app_main+0x1e0>)
 8002188:	781b      	ldrb	r3, [r3, #0]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d007      	beq.n	800219e <app_main+0xde>
 800218e:	4b45      	ldr	r3, [pc, #276]	@ (80022a4 <app_main+0x1e4>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	2b00      	cmp	r3, #0
 8002194:	dd03      	ble.n	800219e <app_main+0xde>
 8002196:	69f9      	ldr	r1, [r7, #28]
 8002198:	4843      	ldr	r0, [pc, #268]	@ (80022a8 <app_main+0x1e8>)
 800219a:	f003 facd 	bl	8005738 <log_printf>
        INC_SAT_U16(cnts_u16[CNT_INIT_ERR]);
 800219e:	4b43      	ldr	r3, [pc, #268]	@ (80022ac <app_main+0x1ec>)
 80021a0:	881b      	ldrh	r3, [r3, #0]
 80021a2:	4a42      	ldr	r2, [pc, #264]	@ (80022ac <app_main+0x1ec>)
 80021a4:	8812      	ldrh	r2, [r2, #0]
 80021a6:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80021aa:	428a      	cmp	r2, r1
 80021ac:	bf14      	ite	ne
 80021ae:	2201      	movne	r2, #1
 80021b0:	2200      	moveq	r2, #0
 80021b2:	b2d2      	uxtb	r2, r2
 80021b4:	4413      	add	r3, r2
 80021b6:	b29a      	uxth	r2, r3
 80021b8:	4b3c      	ldr	r3, [pc, #240]	@ (80022ac <app_main+0x1ec>)
 80021ba:	801a      	strh	r2, [r3, #0]
 80021bc:	e024      	b.n	8002208 <app_main+0x148>
    } else {
        result = ttys_init(TTYS_INSTANCE_UART6, &ttys_cfg);
 80021be:	f107 0310 	add.w	r3, r7, #16
 80021c2:	4619      	mov	r1, r3
 80021c4:	2002      	movs	r0, #2
 80021c6:	f004 fd73 	bl	8006cb0 <ttys_init>
 80021ca:	61f8      	str	r0, [r7, #28]
        if (result < 0) {
 80021cc:	69fb      	ldr	r3, [r7, #28]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	da1a      	bge.n	8002208 <app_main+0x148>
            log_error("ttys_init UART6 error %d\n", result);
 80021d2:	4b33      	ldr	r3, [pc, #204]	@ (80022a0 <app_main+0x1e0>)
 80021d4:	781b      	ldrb	r3, [r3, #0]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d007      	beq.n	80021ea <app_main+0x12a>
 80021da:	4b32      	ldr	r3, [pc, #200]	@ (80022a4 <app_main+0x1e4>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	dd03      	ble.n	80021ea <app_main+0x12a>
 80021e2:	69f9      	ldr	r1, [r7, #28]
 80021e4:	4833      	ldr	r0, [pc, #204]	@ (80022b4 <app_main+0x1f4>)
 80021e6:	f003 faa7 	bl	8005738 <log_printf>
            INC_SAT_U16(cnts_u16[CNT_INIT_ERR]);
 80021ea:	4b30      	ldr	r3, [pc, #192]	@ (80022ac <app_main+0x1ec>)
 80021ec:	881b      	ldrh	r3, [r3, #0]
 80021ee:	4a2f      	ldr	r2, [pc, #188]	@ (80022ac <app_main+0x1ec>)
 80021f0:	8812      	ldrh	r2, [r2, #0]
 80021f2:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80021f6:	428a      	cmp	r2, r1
 80021f8:	bf14      	ite	ne
 80021fa:	2201      	movne	r2, #1
 80021fc:	2200      	moveq	r2, #0
 80021fe:	b2d2      	uxtb	r2, r2
 8002200:	4413      	add	r3, r2
 8002202:	b29a      	uxth	r2, r3
 8002204:	4b29      	ldr	r3, [pc, #164]	@ (80022ac <app_main+0x1ec>)
 8002206:	801a      	strh	r2, [r3, #0]
        }
    }

    result = cmd_init(NULL);
 8002208:	2000      	movs	r0, #0
 800220a:	f000 fb65 	bl	80028d8 <cmd_init>
 800220e:	61f8      	str	r0, [r7, #28]
    if (result < 0) {
 8002210:	69fb      	ldr	r3, [r7, #28]
 8002212:	2b00      	cmp	r3, #0
 8002214:	da1a      	bge.n	800224c <app_main+0x18c>
        log_error("cmd_init error %d\n", result);
 8002216:	4b22      	ldr	r3, [pc, #136]	@ (80022a0 <app_main+0x1e0>)
 8002218:	781b      	ldrb	r3, [r3, #0]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d007      	beq.n	800222e <app_main+0x16e>
 800221e:	4b21      	ldr	r3, [pc, #132]	@ (80022a4 <app_main+0x1e4>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	2b00      	cmp	r3, #0
 8002224:	dd03      	ble.n	800222e <app_main+0x16e>
 8002226:	69f9      	ldr	r1, [r7, #28]
 8002228:	4823      	ldr	r0, [pc, #140]	@ (80022b8 <app_main+0x1f8>)
 800222a:	f003 fa85 	bl	8005738 <log_printf>
        INC_SAT_U16(cnts_u16[CNT_INIT_ERR]);
 800222e:	4b1f      	ldr	r3, [pc, #124]	@ (80022ac <app_main+0x1ec>)
 8002230:	881b      	ldrh	r3, [r3, #0]
 8002232:	4a1e      	ldr	r2, [pc, #120]	@ (80022ac <app_main+0x1ec>)
 8002234:	8812      	ldrh	r2, [r2, #0]
 8002236:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800223a:	428a      	cmp	r2, r1
 800223c:	bf14      	ite	ne
 800223e:	2201      	movne	r2, #1
 8002240:	2200      	moveq	r2, #0
 8002242:	b2d2      	uxtb	r2, r2
 8002244:	4413      	add	r3, r2
 8002246:	b29a      	uxth	r2, r3
 8002248:	4b18      	ldr	r3, [pc, #96]	@ (80022ac <app_main+0x1ec>)
 800224a:	801a      	strh	r2, [r3, #0]
    }

    result = console_get_def_cfg(&console_cfg);
 800224c:	f107 0318 	add.w	r3, r7, #24
 8002250:	4618      	mov	r0, r3
 8002252:	f000 ffa9 	bl	80031a8 <console_get_def_cfg>
 8002256:	61f8      	str	r0, [r7, #28]
    if (result < 0) {
 8002258:	69fb      	ldr	r3, [r7, #28]
 800225a:	2b00      	cmp	r3, #0
 800225c:	da30      	bge.n	80022c0 <app_main+0x200>
        log_error("console_get_def_cfg error %d\n", result);
 800225e:	4b10      	ldr	r3, [pc, #64]	@ (80022a0 <app_main+0x1e0>)
 8002260:	781b      	ldrb	r3, [r3, #0]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d007      	beq.n	8002276 <app_main+0x1b6>
 8002266:	4b0f      	ldr	r3, [pc, #60]	@ (80022a4 <app_main+0x1e4>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	2b00      	cmp	r3, #0
 800226c:	dd03      	ble.n	8002276 <app_main+0x1b6>
 800226e:	69f9      	ldr	r1, [r7, #28]
 8002270:	4812      	ldr	r0, [pc, #72]	@ (80022bc <app_main+0x1fc>)
 8002272:	f003 fa61 	bl	8005738 <log_printf>
        INC_SAT_U16(cnts_u16[CNT_INIT_ERR]);
 8002276:	4b0d      	ldr	r3, [pc, #52]	@ (80022ac <app_main+0x1ec>)
 8002278:	881b      	ldrh	r3, [r3, #0]
 800227a:	4a0c      	ldr	r2, [pc, #48]	@ (80022ac <app_main+0x1ec>)
 800227c:	8812      	ldrh	r2, [r2, #0]
 800227e:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8002282:	428a      	cmp	r2, r1
 8002284:	bf14      	ite	ne
 8002286:	2201      	movne	r2, #1
 8002288:	2200      	moveq	r2, #0
 800228a:	b2d2      	uxtb	r2, r2
 800228c:	4413      	add	r3, r2
 800228e:	b29a      	uxth	r2, r3
 8002290:	4b06      	ldr	r3, [pc, #24]	@ (80022ac <app_main+0x1ec>)
 8002292:	801a      	strh	r2, [r3, #0]
 8002294:	e038      	b.n	8002308 <app_main+0x248>
 8002296:	bf00      	nop
 8002298:	20000300 	.word	0x20000300
 800229c:	0800916c 	.word	0x0800916c
 80022a0:	200001dc 	.word	0x200001dc
 80022a4:	20000004 	.word	0x20000004
 80022a8:	08009184 	.word	0x08009184
 80022ac:	20000370 	.word	0x20000370
 80022b0:	080091a4 	.word	0x080091a4
 80022b4:	080091c4 	.word	0x080091c4
 80022b8:	080091e4 	.word	0x080091e4
 80022bc:	080091fc 	.word	0x080091fc
    } else {
        result = console_init(&console_cfg);
 80022c0:	f107 0318 	add.w	r3, r7, #24
 80022c4:	4618      	mov	r0, r3
 80022c6:	f000 ff87 	bl	80031d8 <console_init>
 80022ca:	61f8      	str	r0, [r7, #28]
        if (result < 0) {
 80022cc:	69fb      	ldr	r3, [r7, #28]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	da1a      	bge.n	8002308 <app_main+0x248>
            log_error("console_init error %d\n", result);
 80022d2:	4b67      	ldr	r3, [pc, #412]	@ (8002470 <app_main+0x3b0>)
 80022d4:	781b      	ldrb	r3, [r3, #0]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d007      	beq.n	80022ea <app_main+0x22a>
 80022da:	4b66      	ldr	r3, [pc, #408]	@ (8002474 <app_main+0x3b4>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	dd03      	ble.n	80022ea <app_main+0x22a>
 80022e2:	69f9      	ldr	r1, [r7, #28]
 80022e4:	4864      	ldr	r0, [pc, #400]	@ (8002478 <app_main+0x3b8>)
 80022e6:	f003 fa27 	bl	8005738 <log_printf>
            INC_SAT_U16(cnts_u16[CNT_INIT_ERR]);
 80022ea:	4b64      	ldr	r3, [pc, #400]	@ (800247c <app_main+0x3bc>)
 80022ec:	881b      	ldrh	r3, [r3, #0]
 80022ee:	4a63      	ldr	r2, [pc, #396]	@ (800247c <app_main+0x3bc>)
 80022f0:	8812      	ldrh	r2, [r2, #0]
 80022f2:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80022f6:	428a      	cmp	r2, r1
 80022f8:	bf14      	ite	ne
 80022fa:	2201      	movne	r2, #1
 80022fc:	2200      	moveq	r2, #0
 80022fe:	b2d2      	uxtb	r2, r2
 8002300:	4413      	add	r3, r2
 8002302:	b29a      	uxth	r2, r3
 8002304:	4b5d      	ldr	r3, [pc, #372]	@ (800247c <app_main+0x3bc>)
 8002306:	801a      	strh	r2, [r3, #0]
        }
    }

    result = tmr_init(NULL);
 8002308:	2000      	movs	r0, #0
 800230a:	f004 f88b 	bl	8006424 <tmr_init>
 800230e:	61f8      	str	r0, [r7, #28]
    if (result < 0) {
 8002310:	69fb      	ldr	r3, [r7, #28]
 8002312:	2b00      	cmp	r3, #0
 8002314:	da1a      	bge.n	800234c <app_main+0x28c>
        log_error("tmr_init error %d\n", result);
 8002316:	4b56      	ldr	r3, [pc, #344]	@ (8002470 <app_main+0x3b0>)
 8002318:	781b      	ldrb	r3, [r3, #0]
 800231a:	2b00      	cmp	r3, #0
 800231c:	d007      	beq.n	800232e <app_main+0x26e>
 800231e:	4b55      	ldr	r3, [pc, #340]	@ (8002474 <app_main+0x3b4>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	2b00      	cmp	r3, #0
 8002324:	dd03      	ble.n	800232e <app_main+0x26e>
 8002326:	69f9      	ldr	r1, [r7, #28]
 8002328:	4855      	ldr	r0, [pc, #340]	@ (8002480 <app_main+0x3c0>)
 800232a:	f003 fa05 	bl	8005738 <log_printf>
        INC_SAT_U16(cnts_u16[CNT_INIT_ERR]);
 800232e:	4b53      	ldr	r3, [pc, #332]	@ (800247c <app_main+0x3bc>)
 8002330:	881b      	ldrh	r3, [r3, #0]
 8002332:	4a52      	ldr	r2, [pc, #328]	@ (800247c <app_main+0x3bc>)
 8002334:	8812      	ldrh	r2, [r2, #0]
 8002336:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800233a:	428a      	cmp	r2, r1
 800233c:	bf14      	ite	ne
 800233e:	2201      	movne	r2, #1
 8002340:	2200      	moveq	r2, #0
 8002342:	b2d2      	uxtb	r2, r2
 8002344:	4413      	add	r3, r2
 8002346:	b29a      	uxth	r2, r3
 8002348:	4b4c      	ldr	r3, [pc, #304]	@ (800247c <app_main+0x3bc>)
 800234a:	801a      	strh	r2, [r3, #0]
    }

    result = dio_init(&dio_cfg);
 800234c:	484d      	ldr	r0, [pc, #308]	@ (8002484 <app_main+0x3c4>)
 800234e:	f001 fb29 	bl	80039a4 <dio_init>
 8002352:	61f8      	str	r0, [r7, #28]
    if (result < 0) {
 8002354:	69fb      	ldr	r3, [r7, #28]
 8002356:	2b00      	cmp	r3, #0
 8002358:	da1a      	bge.n	8002390 <app_main+0x2d0>
        log_error("dio_init error %d\n", result);
 800235a:	4b45      	ldr	r3, [pc, #276]	@ (8002470 <app_main+0x3b0>)
 800235c:	781b      	ldrb	r3, [r3, #0]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d007      	beq.n	8002372 <app_main+0x2b2>
 8002362:	4b44      	ldr	r3, [pc, #272]	@ (8002474 <app_main+0x3b4>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	2b00      	cmp	r3, #0
 8002368:	dd03      	ble.n	8002372 <app_main+0x2b2>
 800236a:	69f9      	ldr	r1, [r7, #28]
 800236c:	4846      	ldr	r0, [pc, #280]	@ (8002488 <app_main+0x3c8>)
 800236e:	f003 f9e3 	bl	8005738 <log_printf>
        INC_SAT_U16(cnts_u16[CNT_INIT_ERR]);
 8002372:	4b42      	ldr	r3, [pc, #264]	@ (800247c <app_main+0x3bc>)
 8002374:	881b      	ldrh	r3, [r3, #0]
 8002376:	4a41      	ldr	r2, [pc, #260]	@ (800247c <app_main+0x3bc>)
 8002378:	8812      	ldrh	r2, [r2, #0]
 800237a:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800237e:	428a      	cmp	r2, r1
 8002380:	bf14      	ite	ne
 8002382:	2201      	movne	r2, #1
 8002384:	2200      	moveq	r2, #0
 8002386:	b2d2      	uxtb	r2, r2
 8002388:	4413      	add	r3, r2
 800238a:	b29a      	uxth	r2, r3
 800238c:	4b3b      	ldr	r3, [pc, #236]	@ (800247c <app_main+0x3bc>)
 800238e:	801a      	strh	r2, [r3, #0]
//    if (result < 0) {
//        log_error("blinky_init error %d\n", result);
//        INC_SAT_U16(cnts_u16[CNT_INIT_ERR]);
//    }

    result = i2c_get_def_cfg(I2C_INSTANCE_3, &i2c_cfg);
 8002390:	f107 0314 	add.w	r3, r7, #20
 8002394:	4619      	mov	r1, r3
 8002396:	2000      	movs	r0, #0
 8002398:	f002 fa35 	bl	8004806 <i2c_get_def_cfg>
 800239c:	61f8      	str	r0, [r7, #28]
    if (result < 0) {
 800239e:	69fb      	ldr	r3, [r7, #28]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	da1b      	bge.n	80023dc <app_main+0x31c>
        log_error("i2c_get_def_cfg error %d\n", result);
 80023a4:	4b32      	ldr	r3, [pc, #200]	@ (8002470 <app_main+0x3b0>)
 80023a6:	781b      	ldrb	r3, [r3, #0]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d007      	beq.n	80023bc <app_main+0x2fc>
 80023ac:	4b31      	ldr	r3, [pc, #196]	@ (8002474 <app_main+0x3b4>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	dd03      	ble.n	80023bc <app_main+0x2fc>
 80023b4:	69f9      	ldr	r1, [r7, #28]
 80023b6:	4835      	ldr	r0, [pc, #212]	@ (800248c <app_main+0x3cc>)
 80023b8:	f003 f9be 	bl	8005738 <log_printf>
        INC_SAT_U16(cnts_u16[CNT_INIT_ERR]);
 80023bc:	4b2f      	ldr	r3, [pc, #188]	@ (800247c <app_main+0x3bc>)
 80023be:	881b      	ldrh	r3, [r3, #0]
 80023c0:	4a2e      	ldr	r2, [pc, #184]	@ (800247c <app_main+0x3bc>)
 80023c2:	8812      	ldrh	r2, [r2, #0]
 80023c4:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80023c8:	428a      	cmp	r2, r1
 80023ca:	bf14      	ite	ne
 80023cc:	2201      	movne	r2, #1
 80023ce:	2200      	moveq	r2, #0
 80023d0:	b2d2      	uxtb	r2, r2
 80023d2:	4413      	add	r3, r2
 80023d4:	b29a      	uxth	r2, r3
 80023d6:	4b29      	ldr	r3, [pc, #164]	@ (800247c <app_main+0x3bc>)
 80023d8:	801a      	strh	r2, [r3, #0]
 80023da:	e024      	b.n	8002426 <app_main+0x366>
    } else {
        result = i2c_init(I2C_INSTANCE_3, &i2c_cfg);
 80023dc:	f107 0314 	add.w	r3, r7, #20
 80023e0:	4619      	mov	r1, r3
 80023e2:	2000      	movs	r0, #0
 80023e4:	f002 fa20 	bl	8004828 <i2c_init>
 80023e8:	61f8      	str	r0, [r7, #28]
        if (result < 0) {
 80023ea:	69fb      	ldr	r3, [r7, #28]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	da1a      	bge.n	8002426 <app_main+0x366>
            log_error("i2c_init error %d\n", result);
 80023f0:	4b1f      	ldr	r3, [pc, #124]	@ (8002470 <app_main+0x3b0>)
 80023f2:	781b      	ldrb	r3, [r3, #0]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d007      	beq.n	8002408 <app_main+0x348>
 80023f8:	4b1e      	ldr	r3, [pc, #120]	@ (8002474 <app_main+0x3b4>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	dd03      	ble.n	8002408 <app_main+0x348>
 8002400:	69f9      	ldr	r1, [r7, #28]
 8002402:	4823      	ldr	r0, [pc, #140]	@ (8002490 <app_main+0x3d0>)
 8002404:	f003 f998 	bl	8005738 <log_printf>
            INC_SAT_U16(cnts_u16[CNT_INIT_ERR]);
 8002408:	4b1c      	ldr	r3, [pc, #112]	@ (800247c <app_main+0x3bc>)
 800240a:	881b      	ldrh	r3, [r3, #0]
 800240c:	4a1b      	ldr	r2, [pc, #108]	@ (800247c <app_main+0x3bc>)
 800240e:	8812      	ldrh	r2, [r2, #0]
 8002410:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8002414:	428a      	cmp	r2, r1
 8002416:	bf14      	ite	ne
 8002418:	2201      	movne	r2, #1
 800241a:	2200      	moveq	r2, #0
 800241c:	b2d2      	uxtb	r2, r2
 800241e:	4413      	add	r3, r2
 8002420:	b29a      	uxth	r2, r3
 8002422:	4b16      	ldr	r3, [pc, #88]	@ (800247c <app_main+0x3bc>)
 8002424:	801a      	strh	r2, [r3, #0]
        }
    }

    result = tmphm_get_def_cfg(TMPHM_INSTANCE_1, &tmphm_cfg);
 8002426:	463b      	mov	r3, r7
 8002428:	4619      	mov	r1, r3
 800242a:	2000      	movs	r0, #0
 800242c:	f003 fb91 	bl	8005b52 <tmphm_get_def_cfg>
 8002430:	61f8      	str	r0, [r7, #28]
    if (result < 0) {
 8002432:	69fb      	ldr	r3, [r7, #28]
 8002434:	2b00      	cmp	r3, #0
 8002436:	da2f      	bge.n	8002498 <app_main+0x3d8>
        log_error("tmphm_get_def_cfg error %d\n", result);
 8002438:	4b0d      	ldr	r3, [pc, #52]	@ (8002470 <app_main+0x3b0>)
 800243a:	781b      	ldrb	r3, [r3, #0]
 800243c:	2b00      	cmp	r3, #0
 800243e:	d007      	beq.n	8002450 <app_main+0x390>
 8002440:	4b0c      	ldr	r3, [pc, #48]	@ (8002474 <app_main+0x3b4>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	2b00      	cmp	r3, #0
 8002446:	dd03      	ble.n	8002450 <app_main+0x390>
 8002448:	69f9      	ldr	r1, [r7, #28]
 800244a:	4812      	ldr	r0, [pc, #72]	@ (8002494 <app_main+0x3d4>)
 800244c:	f003 f974 	bl	8005738 <log_printf>
        INC_SAT_U16(cnts_u16[CNT_INIT_ERR]);
 8002450:	4b0a      	ldr	r3, [pc, #40]	@ (800247c <app_main+0x3bc>)
 8002452:	881b      	ldrh	r3, [r3, #0]
 8002454:	4a09      	ldr	r2, [pc, #36]	@ (800247c <app_main+0x3bc>)
 8002456:	8812      	ldrh	r2, [r2, #0]
 8002458:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800245c:	428a      	cmp	r2, r1
 800245e:	bf14      	ite	ne
 8002460:	2201      	movne	r2, #1
 8002462:	2200      	moveq	r2, #0
 8002464:	b2d2      	uxtb	r2, r2
 8002466:	4413      	add	r3, r2
 8002468:	b29a      	uxth	r2, r3
 800246a:	4b04      	ldr	r3, [pc, #16]	@ (800247c <app_main+0x3bc>)
 800246c:	801a      	strh	r2, [r3, #0]
 800246e:	e039      	b.n	80024e4 <app_main+0x424>
 8002470:	200001dc 	.word	0x200001dc
 8002474:	20000004 	.word	0x20000004
 8002478:	08009220 	.word	0x08009220
 800247c:	20000370 	.word	0x20000370
 8002480:	0800923c 	.word	0x0800923c
 8002484:	20000080 	.word	0x20000080
 8002488:	08009254 	.word	0x08009254
 800248c:	0800926c 	.word	0x0800926c
 8002490:	0800928c 	.word	0x0800928c
 8002494:	080092a4 	.word	0x080092a4
    } else {
        tmphm_cfg.i2c_instance_id = I2C_INSTANCE_3;
 8002498:	2300      	movs	r3, #0
 800249a:	703b      	strb	r3, [r7, #0]
        result = tmphm_init(TMPHM_INSTANCE_1, &tmphm_cfg);
 800249c:	463b      	mov	r3, r7
 800249e:	4619      	mov	r1, r3
 80024a0:	2000      	movs	r0, #0
 80024a2:	f003 fb77 	bl	8005b94 <tmphm_init>
 80024a6:	61f8      	str	r0, [r7, #28]
        if (result < 0) {
 80024a8:	69fb      	ldr	r3, [r7, #28]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	da1a      	bge.n	80024e4 <app_main+0x424>
            log_error("tmphm_init error %d\n", result);
 80024ae:	4b92      	ldr	r3, [pc, #584]	@ (80026f8 <app_main+0x638>)
 80024b0:	781b      	ldrb	r3, [r3, #0]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d007      	beq.n	80024c6 <app_main+0x406>
 80024b6:	4b91      	ldr	r3, [pc, #580]	@ (80026fc <app_main+0x63c>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	dd03      	ble.n	80024c6 <app_main+0x406>
 80024be:	69f9      	ldr	r1, [r7, #28]
 80024c0:	488f      	ldr	r0, [pc, #572]	@ (8002700 <app_main+0x640>)
 80024c2:	f003 f939 	bl	8005738 <log_printf>
            INC_SAT_U16(cnts_u16[CNT_INIT_ERR]);
 80024c6:	4b8f      	ldr	r3, [pc, #572]	@ (8002704 <app_main+0x644>)
 80024c8:	881b      	ldrh	r3, [r3, #0]
 80024ca:	4a8e      	ldr	r2, [pc, #568]	@ (8002704 <app_main+0x644>)
 80024cc:	8812      	ldrh	r2, [r2, #0]
 80024ce:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80024d2:	428a      	cmp	r2, r1
 80024d4:	bf14      	ite	ne
 80024d6:	2201      	movne	r2, #1
 80024d8:	2200      	moveq	r2, #0
 80024da:	b2d2      	uxtb	r2, r2
 80024dc:	4413      	add	r3, r2
 80024de:	b29a      	uxth	r2, r3
 80024e0:	4b88      	ldr	r3, [pc, #544]	@ (8002704 <app_main+0x644>)
 80024e2:	801a      	strh	r2, [r3, #0]

    //
    // Invoke the start API on modules the use it.
    //

    printc("Init: Start modules\n");
 80024e4:	4888      	ldr	r0, [pc, #544]	@ (8002708 <app_main+0x648>)
 80024e6:	f000 ff4b 	bl	8003380 <printc>

    result = ttys_start(TTYS_INSTANCE_UART2);
 80024ea:	2001      	movs	r0, #1
 80024ec:	f004 fc62 	bl	8006db4 <ttys_start>
 80024f0:	61f8      	str	r0, [r7, #28]
    if (result < 0) {
 80024f2:	69fb      	ldr	r3, [r7, #28]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	da1a      	bge.n	800252e <app_main+0x46e>
        log_error("ttys_start UART2 error %d\n", result);
 80024f8:	4b7f      	ldr	r3, [pc, #508]	@ (80026f8 <app_main+0x638>)
 80024fa:	781b      	ldrb	r3, [r3, #0]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d007      	beq.n	8002510 <app_main+0x450>
 8002500:	4b7e      	ldr	r3, [pc, #504]	@ (80026fc <app_main+0x63c>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	2b00      	cmp	r3, #0
 8002506:	dd03      	ble.n	8002510 <app_main+0x450>
 8002508:	69f9      	ldr	r1, [r7, #28]
 800250a:	4880      	ldr	r0, [pc, #512]	@ (800270c <app_main+0x64c>)
 800250c:	f003 f914 	bl	8005738 <log_printf>
        INC_SAT_U16(cnts_u16[CNT_START_ERR]);
 8002510:	4b7c      	ldr	r3, [pc, #496]	@ (8002704 <app_main+0x644>)
 8002512:	885b      	ldrh	r3, [r3, #2]
 8002514:	4a7b      	ldr	r2, [pc, #492]	@ (8002704 <app_main+0x644>)
 8002516:	8852      	ldrh	r2, [r2, #2]
 8002518:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800251c:	428a      	cmp	r2, r1
 800251e:	bf14      	ite	ne
 8002520:	2201      	movne	r2, #1
 8002522:	2200      	moveq	r2, #0
 8002524:	b2d2      	uxtb	r2, r2
 8002526:	4413      	add	r3, r2
 8002528:	b29a      	uxth	r2, r3
 800252a:	4b76      	ldr	r3, [pc, #472]	@ (8002704 <app_main+0x644>)
 800252c:	805a      	strh	r2, [r3, #2]
    }

    result = ttys_start(TTYS_INSTANCE_UART6);
 800252e:	2002      	movs	r0, #2
 8002530:	f004 fc40 	bl	8006db4 <ttys_start>
 8002534:	61f8      	str	r0, [r7, #28]
    if (result < 0) {
 8002536:	69fb      	ldr	r3, [r7, #28]
 8002538:	2b00      	cmp	r3, #0
 800253a:	da1a      	bge.n	8002572 <app_main+0x4b2>
        log_error("ttys_start UART6 error %d\n", result);
 800253c:	4b6e      	ldr	r3, [pc, #440]	@ (80026f8 <app_main+0x638>)
 800253e:	781b      	ldrb	r3, [r3, #0]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d007      	beq.n	8002554 <app_main+0x494>
 8002544:	4b6d      	ldr	r3, [pc, #436]	@ (80026fc <app_main+0x63c>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	2b00      	cmp	r3, #0
 800254a:	dd03      	ble.n	8002554 <app_main+0x494>
 800254c:	69f9      	ldr	r1, [r7, #28]
 800254e:	4870      	ldr	r0, [pc, #448]	@ (8002710 <app_main+0x650>)
 8002550:	f003 f8f2 	bl	8005738 <log_printf>
        INC_SAT_U16(cnts_u16[CNT_START_ERR]);
 8002554:	4b6b      	ldr	r3, [pc, #428]	@ (8002704 <app_main+0x644>)
 8002556:	885b      	ldrh	r3, [r3, #2]
 8002558:	4a6a      	ldr	r2, [pc, #424]	@ (8002704 <app_main+0x644>)
 800255a:	8852      	ldrh	r2, [r2, #2]
 800255c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8002560:	428a      	cmp	r2, r1
 8002562:	bf14      	ite	ne
 8002564:	2201      	movne	r2, #1
 8002566:	2200      	moveq	r2, #0
 8002568:	b2d2      	uxtb	r2, r2
 800256a:	4413      	add	r3, r2
 800256c:	b29a      	uxth	r2, r3
 800256e:	4b65      	ldr	r3, [pc, #404]	@ (8002704 <app_main+0x644>)
 8002570:	805a      	strh	r2, [r3, #2]
    }

    result = tmr_start();
 8002572:	f003 ff7b 	bl	800646c <tmr_start>
 8002576:	61f8      	str	r0, [r7, #28]
    if (result < 0) {
 8002578:	69fb      	ldr	r3, [r7, #28]
 800257a:	2b00      	cmp	r3, #0
 800257c:	da1a      	bge.n	80025b4 <app_main+0x4f4>
        log_error("tmr_start error %d\n", result);
 800257e:	4b5e      	ldr	r3, [pc, #376]	@ (80026f8 <app_main+0x638>)
 8002580:	781b      	ldrb	r3, [r3, #0]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d007      	beq.n	8002596 <app_main+0x4d6>
 8002586:	4b5d      	ldr	r3, [pc, #372]	@ (80026fc <app_main+0x63c>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	2b00      	cmp	r3, #0
 800258c:	dd03      	ble.n	8002596 <app_main+0x4d6>
 800258e:	69f9      	ldr	r1, [r7, #28]
 8002590:	4860      	ldr	r0, [pc, #384]	@ (8002714 <app_main+0x654>)
 8002592:	f003 f8d1 	bl	8005738 <log_printf>
        INC_SAT_U16(cnts_u16[CNT_START_ERR]);
 8002596:	4b5b      	ldr	r3, [pc, #364]	@ (8002704 <app_main+0x644>)
 8002598:	885b      	ldrh	r3, [r3, #2]
 800259a:	4a5a      	ldr	r2, [pc, #360]	@ (8002704 <app_main+0x644>)
 800259c:	8852      	ldrh	r2, [r2, #2]
 800259e:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80025a2:	428a      	cmp	r2, r1
 80025a4:	bf14      	ite	ne
 80025a6:	2201      	movne	r2, #1
 80025a8:	2200      	moveq	r2, #0
 80025aa:	b2d2      	uxtb	r2, r2
 80025ac:	4413      	add	r3, r2
 80025ae:	b29a      	uxth	r2, r3
 80025b0:	4b54      	ldr	r3, [pc, #336]	@ (8002704 <app_main+0x644>)
 80025b2:	805a      	strh	r2, [r3, #2]
    }

    result = dio_start();
 80025b4:	f001 fa64 	bl	8003a80 <dio_start>
 80025b8:	61f8      	str	r0, [r7, #28]
    if (result < 0) {
 80025ba:	69fb      	ldr	r3, [r7, #28]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	da1a      	bge.n	80025f6 <app_main+0x536>
        log_error("dio_start error %d\n", result);
 80025c0:	4b4d      	ldr	r3, [pc, #308]	@ (80026f8 <app_main+0x638>)
 80025c2:	781b      	ldrb	r3, [r3, #0]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d007      	beq.n	80025d8 <app_main+0x518>
 80025c8:	4b4c      	ldr	r3, [pc, #304]	@ (80026fc <app_main+0x63c>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	dd03      	ble.n	80025d8 <app_main+0x518>
 80025d0:	69f9      	ldr	r1, [r7, #28]
 80025d2:	4851      	ldr	r0, [pc, #324]	@ (8002718 <app_main+0x658>)
 80025d4:	f003 f8b0 	bl	8005738 <log_printf>
        INC_SAT_U16(cnts_u16[CNT_START_ERR]);
 80025d8:	4b4a      	ldr	r3, [pc, #296]	@ (8002704 <app_main+0x644>)
 80025da:	885b      	ldrh	r3, [r3, #2]
 80025dc:	4a49      	ldr	r2, [pc, #292]	@ (8002704 <app_main+0x644>)
 80025de:	8852      	ldrh	r2, [r2, #2]
 80025e0:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80025e4:	428a      	cmp	r2, r1
 80025e6:	bf14      	ite	ne
 80025e8:	2201      	movne	r2, #1
 80025ea:	2200      	moveq	r2, #0
 80025ec:	b2d2      	uxtb	r2, r2
 80025ee:	4413      	add	r3, r2
 80025f0:	b29a      	uxth	r2, r3
 80025f2:	4b44      	ldr	r3, [pc, #272]	@ (8002704 <app_main+0x644>)
 80025f4:	805a      	strh	r2, [r3, #2]
    }

    result = gps_start();
 80025f6:	f001 fe45 	bl	8004284 <gps_start>
 80025fa:	61f8      	str	r0, [r7, #28]
    if (result < 0) {
 80025fc:	69fb      	ldr	r3, [r7, #28]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	da1a      	bge.n	8002638 <app_main+0x578>
        log_error("gps_start error %d\n", result);
 8002602:	4b3d      	ldr	r3, [pc, #244]	@ (80026f8 <app_main+0x638>)
 8002604:	781b      	ldrb	r3, [r3, #0]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d007      	beq.n	800261a <app_main+0x55a>
 800260a:	4b3c      	ldr	r3, [pc, #240]	@ (80026fc <app_main+0x63c>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	2b00      	cmp	r3, #0
 8002610:	dd03      	ble.n	800261a <app_main+0x55a>
 8002612:	69f9      	ldr	r1, [r7, #28]
 8002614:	4841      	ldr	r0, [pc, #260]	@ (800271c <app_main+0x65c>)
 8002616:	f003 f88f 	bl	8005738 <log_printf>
        INC_SAT_U16(cnts_u16[CNT_START_ERR]);
 800261a:	4b3a      	ldr	r3, [pc, #232]	@ (8002704 <app_main+0x644>)
 800261c:	885b      	ldrh	r3, [r3, #2]
 800261e:	4a39      	ldr	r2, [pc, #228]	@ (8002704 <app_main+0x644>)
 8002620:	8852      	ldrh	r2, [r2, #2]
 8002622:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8002626:	428a      	cmp	r2, r1
 8002628:	bf14      	ite	ne
 800262a:	2201      	movne	r2, #1
 800262c:	2200      	moveq	r2, #0
 800262e:	b2d2      	uxtb	r2, r2
 8002630:	4413      	add	r3, r2
 8002632:	b29a      	uxth	r2, r3
 8002634:	4b33      	ldr	r3, [pc, #204]	@ (8002704 <app_main+0x644>)
 8002636:	805a      	strh	r2, [r3, #2]
    }

    result = mem_start();
 8002638:	f003 f8aa 	bl	8005790 <mem_start>
 800263c:	61f8      	str	r0, [r7, #28]
    if (result < 0) {
 800263e:	69fb      	ldr	r3, [r7, #28]
 8002640:	2b00      	cmp	r3, #0
 8002642:	da1a      	bge.n	800267a <app_main+0x5ba>
        log_error("mem_start error %d\n", result);
 8002644:	4b2c      	ldr	r3, [pc, #176]	@ (80026f8 <app_main+0x638>)
 8002646:	781b      	ldrb	r3, [r3, #0]
 8002648:	2b00      	cmp	r3, #0
 800264a:	d007      	beq.n	800265c <app_main+0x59c>
 800264c:	4b2b      	ldr	r3, [pc, #172]	@ (80026fc <app_main+0x63c>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	2b00      	cmp	r3, #0
 8002652:	dd03      	ble.n	800265c <app_main+0x59c>
 8002654:	69f9      	ldr	r1, [r7, #28]
 8002656:	4832      	ldr	r0, [pc, #200]	@ (8002720 <app_main+0x660>)
 8002658:	f003 f86e 	bl	8005738 <log_printf>
        INC_SAT_U16(cnts_u16[CNT_START_ERR]);
 800265c:	4b29      	ldr	r3, [pc, #164]	@ (8002704 <app_main+0x644>)
 800265e:	885b      	ldrh	r3, [r3, #2]
 8002660:	4a28      	ldr	r2, [pc, #160]	@ (8002704 <app_main+0x644>)
 8002662:	8852      	ldrh	r2, [r2, #2]
 8002664:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8002668:	428a      	cmp	r2, r1
 800266a:	bf14      	ite	ne
 800266c:	2201      	movne	r2, #1
 800266e:	2200      	moveq	r2, #0
 8002670:	b2d2      	uxtb	r2, r2
 8002672:	4413      	add	r3, r2
 8002674:	b29a      	uxth	r2, r3
 8002676:	4b23      	ldr	r3, [pc, #140]	@ (8002704 <app_main+0x644>)
 8002678:	805a      	strh	r2, [r3, #2]
//    if (result < 0) {
//        log_error("blinky_start error %d\n", result);
//        INC_SAT_U16(cnts_u16[CNT_START_ERR]);
//    }

    result = i2c_start(I2C_INSTANCE_3);
 800267a:	2000      	movs	r0, #0
 800267c:	f002 f908 	bl	8004890 <i2c_start>
 8002680:	61f8      	str	r0, [r7, #28]
    if (result < 0) {
 8002682:	69fb      	ldr	r3, [r7, #28]
 8002684:	2b00      	cmp	r3, #0
 8002686:	da1a      	bge.n	80026be <app_main+0x5fe>
        log_error("i2c_start 3 error %d\n", result);
 8002688:	4b1b      	ldr	r3, [pc, #108]	@ (80026f8 <app_main+0x638>)
 800268a:	781b      	ldrb	r3, [r3, #0]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d007      	beq.n	80026a0 <app_main+0x5e0>
 8002690:	4b1a      	ldr	r3, [pc, #104]	@ (80026fc <app_main+0x63c>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	2b00      	cmp	r3, #0
 8002696:	dd03      	ble.n	80026a0 <app_main+0x5e0>
 8002698:	69f9      	ldr	r1, [r7, #28]
 800269a:	4822      	ldr	r0, [pc, #136]	@ (8002724 <app_main+0x664>)
 800269c:	f003 f84c 	bl	8005738 <log_printf>
        INC_SAT_U16(cnts_u16[CNT_START_ERR]);
 80026a0:	4b18      	ldr	r3, [pc, #96]	@ (8002704 <app_main+0x644>)
 80026a2:	885b      	ldrh	r3, [r3, #2]
 80026a4:	4a17      	ldr	r2, [pc, #92]	@ (8002704 <app_main+0x644>)
 80026a6:	8852      	ldrh	r2, [r2, #2]
 80026a8:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80026ac:	428a      	cmp	r2, r1
 80026ae:	bf14      	ite	ne
 80026b0:	2201      	movne	r2, #1
 80026b2:	2200      	moveq	r2, #0
 80026b4:	b2d2      	uxtb	r2, r2
 80026b6:	4413      	add	r3, r2
 80026b8:	b29a      	uxth	r2, r3
 80026ba:	4b12      	ldr	r3, [pc, #72]	@ (8002704 <app_main+0x644>)
 80026bc:	805a      	strh	r2, [r3, #2]
    }

    result = tmphm_start(TMPHM_INSTANCE_1);
 80026be:	2000      	movs	r0, #0
 80026c0:	f003 fa88 	bl	8005bd4 <tmphm_start>
 80026c4:	61f8      	str	r0, [r7, #28]
    if (result < 0) {
 80026c6:	69fb      	ldr	r3, [r7, #28]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	da36      	bge.n	800273a <app_main+0x67a>
        log_error("tmphm_start 1 error %d\n", result);
 80026cc:	4b0a      	ldr	r3, [pc, #40]	@ (80026f8 <app_main+0x638>)
 80026ce:	781b      	ldrb	r3, [r3, #0]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d007      	beq.n	80026e4 <app_main+0x624>
 80026d4:	4b09      	ldr	r3, [pc, #36]	@ (80026fc <app_main+0x63c>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	dd03      	ble.n	80026e4 <app_main+0x624>
 80026dc:	69f9      	ldr	r1, [r7, #28]
 80026de:	4812      	ldr	r0, [pc, #72]	@ (8002728 <app_main+0x668>)
 80026e0:	f003 f82a 	bl	8005738 <log_printf>
        INC_SAT_U16(cnts_u16[CNT_START_ERR]);
 80026e4:	4b07      	ldr	r3, [pc, #28]	@ (8002704 <app_main+0x644>)
 80026e6:	885b      	ldrh	r3, [r3, #2]
 80026e8:	4a06      	ldr	r2, [pc, #24]	@ (8002704 <app_main+0x644>)
 80026ea:	8852      	ldrh	r2, [r2, #2]
 80026ec:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80026f0:	428a      	cmp	r2, r1
 80026f2:	bf18      	it	ne
 80026f4:	2201      	movne	r2, #1
 80026f6:	e019      	b.n	800272c <app_main+0x66c>
 80026f8:	200001dc 	.word	0x200001dc
 80026fc:	20000004 	.word	0x20000004
 8002700:	080092c8 	.word	0x080092c8
 8002704:	20000370 	.word	0x20000370
 8002708:	080092e4 	.word	0x080092e4
 800270c:	080092fc 	.word	0x080092fc
 8002710:	0800931c 	.word	0x0800931c
 8002714:	0800933c 	.word	0x0800933c
 8002718:	08009358 	.word	0x08009358
 800271c:	08009374 	.word	0x08009374
 8002720:	08009390 	.word	0x08009390
 8002724:	080093ac 	.word	0x080093ac
 8002728:	080093c8 	.word	0x080093c8
 800272c:	bf08      	it	eq
 800272e:	2200      	moveq	r2, #0
 8002730:	b2d2      	uxtb	r2, r2
 8002732:	4413      	add	r3, r2
 8002734:	b29a      	uxth	r2, r3
 8002736:	4b37      	ldr	r3, [pc, #220]	@ (8002814 <app_main+0x754>)
 8002738:	805a      	strh	r2, [r3, #2]
    }

    result = cmd_register(&cmd_info);
 800273a:	4837      	ldr	r0, [pc, #220]	@ (8002818 <app_main+0x758>)
 800273c:	f000 f8dc 	bl	80028f8 <cmd_register>
 8002740:	61f8      	str	r0, [r7, #28]
    if (result < 0) {
 8002742:	69fb      	ldr	r3, [r7, #28]
 8002744:	2b00      	cmp	r3, #0
 8002746:	da1a      	bge.n	800277e <app_main+0x6be>
        log_error("main: cmd_register error %d\n", result);
 8002748:	4b34      	ldr	r3, [pc, #208]	@ (800281c <app_main+0x75c>)
 800274a:	781b      	ldrb	r3, [r3, #0]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d007      	beq.n	8002760 <app_main+0x6a0>
 8002750:	4b33      	ldr	r3, [pc, #204]	@ (8002820 <app_main+0x760>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	2b00      	cmp	r3, #0
 8002756:	dd03      	ble.n	8002760 <app_main+0x6a0>
 8002758:	69f9      	ldr	r1, [r7, #28]
 800275a:	4832      	ldr	r0, [pc, #200]	@ (8002824 <app_main+0x764>)
 800275c:	f002 ffec 	bl	8005738 <log_printf>
        INC_SAT_U16(cnts_u16[CNT_START_ERR]);
 8002760:	4b2c      	ldr	r3, [pc, #176]	@ (8002814 <app_main+0x754>)
 8002762:	885b      	ldrh	r3, [r3, #2]
 8002764:	4a2b      	ldr	r2, [pc, #172]	@ (8002814 <app_main+0x754>)
 8002766:	8852      	ldrh	r2, [r2, #2]
 8002768:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800276c:	428a      	cmp	r2, r1
 800276e:	bf14      	ite	ne
 8002770:	2201      	movne	r2, #1
 8002772:	2200      	moveq	r2, #0
 8002774:	b2d2      	uxtb	r2, r2
 8002776:	4413      	add	r3, r2
 8002778:	b29a      	uxth	r2, r3
 800277a:	4b26      	ldr	r3, [pc, #152]	@ (8002814 <app_main+0x754>)
 800277c:	805a      	strh	r2, [r3, #2]
    }

    stat_dur_init(&stat_loop_dur);
 800277e:	482a      	ldr	r0, [pc, #168]	@ (8002828 <app_main+0x768>)
 8002780:	f003 f942 	bl	8005a08 <stat_dur_init>

    //
    // In the super loop invoke the run API on modules the use it.
    //

    printc("Init: Enter super loop\n");
 8002784:	4829      	ldr	r0, [pc, #164]	@ (800282c <app_main+0x76c>)
 8002786:	f000 fdfb 	bl	8003380 <printc>

    while (1)
    {
        stat_dur_restart(&stat_loop_dur);
 800278a:	4827      	ldr	r0, [pc, #156]	@ (8002828 <app_main+0x768>)
 800278c:	f003 f950 	bl	8005a30 <stat_dur_restart>

        result = console_run();
 8002790:	f000 fd4e 	bl	8003230 <console_run>
 8002794:	61f8      	str	r0, [r7, #28]
        if (result < 0)
 8002796:	69fb      	ldr	r3, [r7, #28]
 8002798:	2b00      	cmp	r3, #0
 800279a:	da0e      	bge.n	80027ba <app_main+0x6fa>
            INC_SAT_U16(cnts_u16[CNT_RUN_ERR]);
 800279c:	4b1d      	ldr	r3, [pc, #116]	@ (8002814 <app_main+0x754>)
 800279e:	889b      	ldrh	r3, [r3, #4]
 80027a0:	4a1c      	ldr	r2, [pc, #112]	@ (8002814 <app_main+0x754>)
 80027a2:	8892      	ldrh	r2, [r2, #4]
 80027a4:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80027a8:	428a      	cmp	r2, r1
 80027aa:	bf14      	ite	ne
 80027ac:	2201      	movne	r2, #1
 80027ae:	2200      	moveq	r2, #0
 80027b0:	b2d2      	uxtb	r2, r2
 80027b2:	4413      	add	r3, r2
 80027b4:	b29a      	uxth	r2, r3
 80027b6:	4b17      	ldr	r3, [pc, #92]	@ (8002814 <app_main+0x754>)
 80027b8:	809a      	strh	r2, [r3, #4]

//        result = gps_run();
//        if (result < 0)
//            INC_SAT_U16(cnts_u16[CNT_RUN_ERR]);

        result = tmr_run();
 80027ba:	f003 fe8b 	bl	80064d4 <tmr_run>
 80027be:	61f8      	str	r0, [r7, #28]
        if (result < 0)
 80027c0:	69fb      	ldr	r3, [r7, #28]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	da0e      	bge.n	80027e4 <app_main+0x724>
            INC_SAT_U16(cnts_u16[CNT_RUN_ERR]);
 80027c6:	4b13      	ldr	r3, [pc, #76]	@ (8002814 <app_main+0x754>)
 80027c8:	889b      	ldrh	r3, [r3, #4]
 80027ca:	4a12      	ldr	r2, [pc, #72]	@ (8002814 <app_main+0x754>)
 80027cc:	8892      	ldrh	r2, [r2, #4]
 80027ce:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80027d2:	428a      	cmp	r2, r1
 80027d4:	bf14      	ite	ne
 80027d6:	2201      	movne	r2, #1
 80027d8:	2200      	moveq	r2, #0
 80027da:	b2d2      	uxtb	r2, r2
 80027dc:	4413      	add	r3, r2
 80027de:	b29a      	uxth	r2, r3
 80027e0:	4b0c      	ldr	r3, [pc, #48]	@ (8002814 <app_main+0x754>)
 80027e2:	809a      	strh	r2, [r3, #4]

        result = tmphm_run(TMPHM_INSTANCE_1);
 80027e4:	2000      	movs	r0, #0
 80027e6:	f003 fa41 	bl	8005c6c <tmphm_run>
 80027ea:	61f8      	str	r0, [r7, #28]
        if (result < 0)
 80027ec:	69fb      	ldr	r3, [r7, #28]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	dacb      	bge.n	800278a <app_main+0x6ca>
            INC_SAT_U16(cnts_u16[CNT_RUN_ERR]);
 80027f2:	4b08      	ldr	r3, [pc, #32]	@ (8002814 <app_main+0x754>)
 80027f4:	889b      	ldrh	r3, [r3, #4]
 80027f6:	4a07      	ldr	r2, [pc, #28]	@ (8002814 <app_main+0x754>)
 80027f8:	8892      	ldrh	r2, [r2, #4]
 80027fa:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80027fe:	428a      	cmp	r2, r1
 8002800:	bf14      	ite	ne
 8002802:	2201      	movne	r2, #1
 8002804:	2200      	moveq	r2, #0
 8002806:	b2d2      	uxtb	r2, r2
 8002808:	4413      	add	r3, r2
 800280a:	b29a      	uxth	r2, r3
 800280c:	4b01      	ldr	r3, [pc, #4]	@ (8002814 <app_main+0x754>)
 800280e:	809a      	strh	r2, [r3, #4]
        stat_dur_restart(&stat_loop_dur);
 8002810:	e7bb      	b.n	800278a <app_main+0x6ca>
 8002812:	bf00      	nop
 8002814:	20000370 	.word	0x20000370
 8002818:	20000020 	.word	0x20000020
 800281c:	200001dc 	.word	0x200001dc
 8002820:	20000004 	.word	0x20000004
 8002824:	080093e8 	.word	0x080093e8
 8002828:	20000378 	.word	0x20000378
 800282c:	0800940c 	.word	0x0800940c

08002830 <cmd_main_status>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * Command usage: main status [clear]
 */
static int32_t cmd_main_status(int32_t argc, const char** argv)
{
 8002830:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002832:	b087      	sub	sp, #28
 8002834:	af02      	add	r7, sp, #8
 8002836:	6078      	str	r0, [r7, #4]
 8002838:	6039      	str	r1, [r7, #0]
    bool clear = false;
 800283a:	2300      	movs	r3, #0
 800283c:	73fb      	strb	r3, [r7, #15]
    bool bad_arg = false;
 800283e:	2300      	movs	r3, #0
 8002840:	73bb      	strb	r3, [r7, #14]

    if (argc == 3) {
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2b03      	cmp	r3, #3
 8002846:	d10f      	bne.n	8002868 <cmd_main_status+0x38>
        if (strcasecmp(argv[2], "clear") == 0)
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	3308      	adds	r3, #8
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	491d      	ldr	r1, [pc, #116]	@ (80028c4 <cmd_main_status+0x94>)
 8002850:	4618      	mov	r0, r3
 8002852:	f005 fc73 	bl	800813c <strcasecmp>
 8002856:	4603      	mov	r3, r0
 8002858:	2b00      	cmp	r3, #0
 800285a:	d102      	bne.n	8002862 <cmd_main_status+0x32>
            clear = true;
 800285c:	2301      	movs	r3, #1
 800285e:	73fb      	strb	r3, [r7, #15]
 8002860:	e007      	b.n	8002872 <cmd_main_status+0x42>
        else
            bad_arg = true;
 8002862:	2301      	movs	r3, #1
 8002864:	73bb      	strb	r3, [r7, #14]
 8002866:	e004      	b.n	8002872 <cmd_main_status+0x42>
    } else if (argc > 3) {
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2b03      	cmp	r3, #3
 800286c:	dd01      	ble.n	8002872 <cmd_main_status+0x42>
        bad_arg = true;
 800286e:	2301      	movs	r3, #1
 8002870:	73bb      	strb	r3, [r7, #14]
    }

    if (bad_arg) {
 8002872:	7bbb      	ldrb	r3, [r7, #14]
 8002874:	2b00      	cmp	r3, #0
 8002876:	d005      	beq.n	8002884 <cmd_main_status+0x54>
        printc("Invalid arguments\n");
 8002878:	4813      	ldr	r0, [pc, #76]	@ (80028c8 <cmd_main_status+0x98>)
 800287a:	f000 fd81 	bl	8003380 <printc>
        return MOD_ERR_ARG;
 800287e:	f04f 33ff 	mov.w	r3, #4294967295
 8002882:	e01a      	b.n	80028ba <cmd_main_status+0x8a>
    }

    printc("Super loop samples=%lu min=%lu ms, max=%lu ms, avg=%lu us\n",
 8002884:	4b11      	ldr	r3, [pc, #68]	@ (80028cc <cmd_main_status+0x9c>)
 8002886:	695c      	ldr	r4, [r3, #20]
 8002888:	4b10      	ldr	r3, [pc, #64]	@ (80028cc <cmd_main_status+0x9c>)
 800288a:	68dd      	ldr	r5, [r3, #12]
 800288c:	4b0f      	ldr	r3, [pc, #60]	@ (80028cc <cmd_main_status+0x9c>)
 800288e:	691e      	ldr	r6, [r3, #16]
 8002890:	480e      	ldr	r0, [pc, #56]	@ (80028cc <cmd_main_status+0x9c>)
 8002892:	f003 f912 	bl	8005aba <stat_dur_avg_us>
 8002896:	4603      	mov	r3, r0
 8002898:	9300      	str	r3, [sp, #0]
 800289a:	4633      	mov	r3, r6
 800289c:	462a      	mov	r2, r5
 800289e:	4621      	mov	r1, r4
 80028a0:	480b      	ldr	r0, [pc, #44]	@ (80028d0 <cmd_main_status+0xa0>)
 80028a2:	f000 fd6d 	bl	8003380 <printc>
           stat_loop_dur.samples, stat_loop_dur.min, stat_loop_dur.max,
           stat_dur_avg_us(&stat_loop_dur));

    if (clear) {
 80028a6:	7bfb      	ldrb	r3, [r7, #15]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d005      	beq.n	80028b8 <cmd_main_status+0x88>
        printc("Clearing loop stat\n");
 80028ac:	4809      	ldr	r0, [pc, #36]	@ (80028d4 <cmd_main_status+0xa4>)
 80028ae:	f000 fd67 	bl	8003380 <printc>
        stat_dur_init(&stat_loop_dur);
 80028b2:	4806      	ldr	r0, [pc, #24]	@ (80028cc <cmd_main_status+0x9c>)
 80028b4:	f003 f8a8 	bl	8005a08 <stat_dur_init>
    }
    return 0;
 80028b8:	2300      	movs	r3, #0
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	3714      	adds	r7, #20
 80028be:	46bd      	mov	sp, r7
 80028c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80028c2:	bf00      	nop
 80028c4:	08009424 	.word	0x08009424
 80028c8:	0800942c 	.word	0x0800942c
 80028cc:	20000378 	.word	0x20000378
 80028d0:	08009440 	.word	0x08009440
 80028d4:	0800947c 	.word	0x0800947c

080028d8 <cmd_init>:
 * This function initializes the cmd singleton module. Generally, it should not
 * access other modules as they might not have been initialized yet. An
 * exception is the log module.
 */
int32_t cmd_init(struct cmd_cfg* cfg)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b082      	sub	sp, #8
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
    memset(client_info, 0, sizeof(client_info));
 80028e0:	2228      	movs	r2, #40	@ 0x28
 80028e2:	2100      	movs	r1, #0
 80028e4:	4803      	ldr	r0, [pc, #12]	@ (80028f4 <cmd_init+0x1c>)
 80028e6:	f005 fc21 	bl	800812c <memset>
    return 0;
 80028ea:	2300      	movs	r3, #0
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	3708      	adds	r7, #8
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bd80      	pop	{r7, pc}
 80028f4:	20000398 	.word	0x20000398

080028f8 <cmd_register>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * @note This function keeps a copy of the _client_info pointer.
 */
int32_t cmd_register(const struct cmd_client_info* _client_info)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b084      	sub	sp, #16
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
    int32_t idx;

    for (idx = 0; idx < CMD_MAX_CLIENTS; idx++) {
 8002900:	2300      	movs	r3, #0
 8002902:	60fb      	str	r3, [r7, #12]
 8002904:	e01d      	b.n	8002942 <cmd_register+0x4a>
        if (client_info[idx] == NULL || strcasecmp(client_info[idx]->name, _client_info->name) == 0) {
 8002906:	4a13      	ldr	r2, [pc, #76]	@ (8002954 <cmd_register+0x5c>)
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d00d      	beq.n	800292e <cmd_register+0x36>
 8002912:	4a10      	ldr	r2, [pc, #64]	@ (8002954 <cmd_register+0x5c>)
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800291a:	681a      	ldr	r2, [r3, #0]
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4619      	mov	r1, r3
 8002922:	4610      	mov	r0, r2
 8002924:	f005 fc0a 	bl	800813c <strcasecmp>
 8002928:	4603      	mov	r3, r0
 800292a:	2b00      	cmp	r3, #0
 800292c:	d106      	bne.n	800293c <cmd_register+0x44>
            client_info[idx] = _client_info;
 800292e:	4909      	ldr	r1, [pc, #36]	@ (8002954 <cmd_register+0x5c>)
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	687a      	ldr	r2, [r7, #4]
 8002934:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            return 0;
 8002938:	2300      	movs	r3, #0
 800293a:	e007      	b.n	800294c <cmd_register+0x54>
    for (idx = 0; idx < CMD_MAX_CLIENTS; idx++) {
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	3301      	adds	r3, #1
 8002940:	60fb      	str	r3, [r7, #12]
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	2b09      	cmp	r3, #9
 8002946:	ddde      	ble.n	8002906 <cmd_register+0xe>
        }
    }
    return MOD_ERR_RESOURCE;
 8002948:	f06f 0301 	mvn.w	r3, #1
}
 800294c:	4618      	mov	r0, r3
 800294e:	3710      	adds	r7, #16
 8002950:	46bd      	mov	sp, r7
 8002952:	bd80      	pop	{r7, pc}
 8002954:	20000398 	.word	0x20000398

08002958 <cmd_execute>:
 *
 * This function parses the command line and then executes the command,
 * typically by running a command function handler for a client.
 */
int32_t cmd_execute(char* bfr)
{
 8002958:	b590      	push	{r4, r7, lr}
 800295a:	b097      	sub	sp, #92	@ 0x5c
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
    int32_t num_tokens = 0;
 8002960:	2300      	movs	r3, #0
 8002962:	657b      	str	r3, [r7, #84]	@ 0x54
    const char* tokens[MAX_CMD_TOKENS];
    char* p = bfr;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	653b      	str	r3, [r7, #80]	@ 0x50
    const struct cmd_cmd_info* cci;

    // Tokenize the command line in-place.
    while (1) {
        // Find start of token.
        while (*p && isspace((unsigned char)*p))
 8002968:	e002      	b.n	8002970 <cmd_execute+0x18>
            p++;
 800296a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800296c:	3301      	adds	r3, #1
 800296e:	653b      	str	r3, [r7, #80]	@ 0x50
        while (*p && isspace((unsigned char)*p))
 8002970:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002972:	781b      	ldrb	r3, [r3, #0]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d009      	beq.n	800298c <cmd_execute+0x34>
 8002978:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800297a:	781b      	ldrb	r3, [r3, #0]
 800297c:	3301      	adds	r3, #1
 800297e:	4a91      	ldr	r2, [pc, #580]	@ (8002bc4 <cmd_execute+0x26c>)
 8002980:	4413      	add	r3, r2
 8002982:	781b      	ldrb	r3, [r3, #0]
 8002984:	f003 0308 	and.w	r3, r3, #8
 8002988:	2b00      	cmp	r3, #0
 800298a:	d1ee      	bne.n	800296a <cmd_execute+0x12>
        if (*p == '\0') {
 800298c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800298e:	781b      	ldrb	r3, [r3, #0]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d02d      	beq.n	80029f0 <cmd_execute+0x98>
            // Found end of line.
            break;
        } else {
            if (num_tokens >= MAX_CMD_TOKENS) {
 8002994:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002996:	2b09      	cmp	r3, #9
 8002998:	dd05      	ble.n	80029a6 <cmd_execute+0x4e>
                printc("Too many tokens\n");
 800299a:	488b      	ldr	r0, [pc, #556]	@ (8002bc8 <cmd_execute+0x270>)
 800299c:	f000 fcf0 	bl	8003380 <printc>
                return MOD_ERR_BAD_CMD;
 80029a0:	f06f 0303 	mvn.w	r3, #3
 80029a4:	e2b8      	b.n	8002f18 <cmd_execute+0x5c0>
            }
            // Record pointer to token and find its end.
            tokens[num_tokens++] = p;
 80029a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029a8:	1c5a      	adds	r2, r3, #1
 80029aa:	657a      	str	r2, [r7, #84]	@ 0x54
 80029ac:	009b      	lsls	r3, r3, #2
 80029ae:	3358      	adds	r3, #88	@ 0x58
 80029b0:	443b      	add	r3, r7
 80029b2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80029b4:	f843 2c4c 	str.w	r2, [r3, #-76]
            while (*p && !isspace((unsigned char)*p))
 80029b8:	e002      	b.n	80029c0 <cmd_execute+0x68>
                p++;
 80029ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80029bc:	3301      	adds	r3, #1
 80029be:	653b      	str	r3, [r7, #80]	@ 0x50
            while (*p && !isspace((unsigned char)*p))
 80029c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80029c2:	781b      	ldrb	r3, [r3, #0]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d009      	beq.n	80029dc <cmd_execute+0x84>
 80029c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80029ca:	781b      	ldrb	r3, [r3, #0]
 80029cc:	3301      	adds	r3, #1
 80029ce:	4a7d      	ldr	r2, [pc, #500]	@ (8002bc4 <cmd_execute+0x26c>)
 80029d0:	4413      	add	r3, r2
 80029d2:	781b      	ldrb	r3, [r3, #0]
 80029d4:	f003 0308 	and.w	r3, r3, #8
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d0ee      	beq.n	80029ba <cmd_execute+0x62>
            if (*p) {
 80029dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80029de:	781b      	ldrb	r3, [r3, #0]
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d007      	beq.n	80029f4 <cmd_execute+0x9c>
                // Terminate token.
                *p++ = '\0';
 80029e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80029e6:	1c5a      	adds	r2, r3, #1
 80029e8:	653a      	str	r2, [r7, #80]	@ 0x50
 80029ea:	2200      	movs	r2, #0
 80029ec:	701a      	strb	r2, [r3, #0]
        while (*p && isspace((unsigned char)*p))
 80029ee:	e7bf      	b.n	8002970 <cmd_execute+0x18>
            break;
 80029f0:	bf00      	nop
 80029f2:	e000      	b.n	80029f6 <cmd_execute+0x9e>
            } else {
                // Found end of line.
                break;
 80029f4:	bf00      	nop
            }
        }
    }

    // If there are no tokens, nothing to do.
    if (num_tokens == 0)
 80029f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d101      	bne.n	8002a00 <cmd_execute+0xa8>
        return 0;
 80029fc:	2300      	movs	r3, #0
 80029fe:	e28b      	b.n	8002f18 <cmd_execute+0x5c0>

    // Handle wild card commands
    if (strcmp("*", tokens[0]) == 0) {
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	4619      	mov	r1, r3
 8002a04:	4871      	ldr	r0, [pc, #452]	@ (8002bcc <cmd_execute+0x274>)
 8002a06:	f7fd fbeb 	bl	80001e0 <strcmp>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d15e      	bne.n	8002ace <cmd_execute+0x176>
        if (num_tokens < 2) {
 8002a10:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a12:	2b01      	cmp	r3, #1
 8002a14:	dc05      	bgt.n	8002a22 <cmd_execute+0xca>
            printc("Wildcard missing command\n");
 8002a16:	486e      	ldr	r0, [pc, #440]	@ (8002bd0 <cmd_execute+0x278>)
 8002a18:	f000 fcb2 	bl	8003380 <printc>
            return MOD_ERR_BAD_CMD;
 8002a1c:	f06f 0303 	mvn.w	r3, #3
 8002a20:	e27a      	b.n	8002f18 <cmd_execute+0x5c0>
        } 
        if (strcasecmp(tokens[1], "log") == 0) {
 8002a22:	693b      	ldr	r3, [r7, #16]
 8002a24:	496b      	ldr	r1, [pc, #428]	@ (8002bd4 <cmd_execute+0x27c>)
 8002a26:	4618      	mov	r0, r3
 8002a28:	f005 fb88 	bl	800813c <strcasecmp>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d14b      	bne.n	8002aca <cmd_execute+0x172>
            int32_t log_level = 0;
 8002a32:	2300      	movs	r3, #0
 8002a34:	647b      	str	r3, [r7, #68]	@ 0x44
            if (num_tokens == 3) {
 8002a36:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a38:	2b03      	cmp	r3, #3
 8002a3a:	d10f      	bne.n	8002a5c <cmd_execute+0x104>
                log_level = log_level_int(tokens[2]);
 8002a3c:	697b      	ldr	r3, [r7, #20]
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f000 fb8c 	bl	800315c <log_level_int>
 8002a44:	6478      	str	r0, [r7, #68]	@ 0x44
                if (log_level < 0) {
 8002a46:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	da10      	bge.n	8002a6e <cmd_execute+0x116>
                    printc("Invalid log level: %s\n", tokens[2]);
 8002a4c:	697b      	ldr	r3, [r7, #20]
 8002a4e:	4619      	mov	r1, r3
 8002a50:	4861      	ldr	r0, [pc, #388]	@ (8002bd8 <cmd_execute+0x280>)
 8002a52:	f000 fc95 	bl	8003380 <printc>
                    return MOD_ERR_ARG;
 8002a56:	f04f 33ff 	mov.w	r3, #4294967295
 8002a5a:	e25d      	b.n	8002f18 <cmd_execute+0x5c0>
                }
            } else if (num_tokens > 3) {
 8002a5c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a5e:	2b03      	cmp	r3, #3
 8002a60:	dd05      	ble.n	8002a6e <cmd_execute+0x116>
                printc("Invalid arguments\n");
 8002a62:	485e      	ldr	r0, [pc, #376]	@ (8002bdc <cmd_execute+0x284>)
 8002a64:	f000 fc8c 	bl	8003380 <printc>
                return MOD_ERR_ARG;
 8002a68:	f04f 33ff 	mov.w	r3, #4294967295
 8002a6c:	e254      	b.n	8002f18 <cmd_execute+0x5c0>
            }
            for (idx = 0;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002a72:	e021      	b.n	8002ab8 <cmd_execute+0x160>
                 idx < CMD_MAX_CLIENTS && client_info[idx] != NULL;
                 idx++) {
                ci = client_info[idx];
 8002a74:	4a5a      	ldr	r2, [pc, #360]	@ (8002be0 <cmd_execute+0x288>)
 8002a76:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002a78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a7c:	643b      	str	r3, [r7, #64]	@ 0x40
                if (ci->log_level_ptr != NULL) {
 8002a7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a80:	68db      	ldr	r3, [r3, #12]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d015      	beq.n	8002ab2 <cmd_execute+0x15a>
                    if (num_tokens == 3) {
 8002a86:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a88:	2b03      	cmp	r3, #3
 8002a8a:	d104      	bne.n	8002a96 <cmd_execute+0x13e>
                        *ci->log_level_ptr = log_level;
 8002a8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a8e:	68db      	ldr	r3, [r3, #12]
 8002a90:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002a92:	601a      	str	r2, [r3, #0]
 8002a94:	e00d      	b.n	8002ab2 <cmd_execute+0x15a>
                    } else {
                        printc("Log level for %s = %s\n", ci->name,
 8002a96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a98:	681c      	ldr	r4, [r3, #0]
                               log_level_str(*ci->log_level_ptr));
 8002a9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a9c:	68db      	ldr	r3, [r3, #12]
                        printc("Log level for %s = %s\n", ci->name,
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	f000 fb43 	bl	800312c <log_level_str>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	461a      	mov	r2, r3
 8002aaa:	4621      	mov	r1, r4
 8002aac:	484d      	ldr	r0, [pc, #308]	@ (8002be4 <cmd_execute+0x28c>)
 8002aae:	f000 fc67 	bl	8003380 <printc>
                 idx++) {
 8002ab2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ab4:	3301      	adds	r3, #1
 8002ab6:	64fb      	str	r3, [r7, #76]	@ 0x4c
                 idx < CMD_MAX_CLIENTS && client_info[idx] != NULL;
 8002ab8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002aba:	2b09      	cmp	r3, #9
 8002abc:	dc05      	bgt.n	8002aca <cmd_execute+0x172>
 8002abe:	4a48      	ldr	r2, [pc, #288]	@ (8002be0 <cmd_execute+0x288>)
 8002ac0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ac2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d1d4      	bne.n	8002a74 <cmd_execute+0x11c>
                    }
                }
            }
        }
        return 0;
 8002aca:	2300      	movs	r3, #0
 8002acc:	e224      	b.n	8002f18 <cmd_execute+0x5c0>
    }

    // Handle top-level help.
    if (strcasecmp("help", tokens[0]) == 0 ||
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	4619      	mov	r1, r3
 8002ad2:	4845      	ldr	r0, [pc, #276]	@ (8002be8 <cmd_execute+0x290>)
 8002ad4:	f005 fb32 	bl	800813c <strcasecmp>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d007      	beq.n	8002aee <cmd_execute+0x196>
        strcasecmp("?", tokens[0]) == 0) {
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	4619      	mov	r1, r3
 8002ae2:	4842      	ldr	r0, [pc, #264]	@ (8002bec <cmd_execute+0x294>)
 8002ae4:	f005 fb2a 	bl	800813c <strcasecmp>
 8002ae8:	4603      	mov	r3, r0
    if (strcasecmp("help", tokens[0]) == 0 ||
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d166      	bne.n	8002bbc <cmd_execute+0x264>
        for (idx = 0; idx < CMD_MAX_CLIENTS && client_info[idx] != NULL; idx++) {
 8002aee:	2300      	movs	r3, #0
 8002af0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002af2:	e054      	b.n	8002b9e <cmd_execute+0x246>
            ci = client_info[idx];
 8002af4:	4a3a      	ldr	r2, [pc, #232]	@ (8002be0 <cmd_execute+0x288>)
 8002af6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002af8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002afc:	643b      	str	r3, [r7, #64]	@ 0x40
            if (ci->num_cmds == 0)
 8002afe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d047      	beq.n	8002b96 <cmd_execute+0x23e>
                continue;
            printc("%s (", ci->name);
 8002b06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4619      	mov	r1, r3
 8002b0c:	4838      	ldr	r0, [pc, #224]	@ (8002bf0 <cmd_execute+0x298>)
 8002b0e:	f000 fc37 	bl	8003380 <printc>
            for (idx2 = 0; idx2 < ci->num_cmds; idx2++) {
 8002b12:	2300      	movs	r3, #0
 8002b14:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002b16:	e017      	b.n	8002b48 <cmd_execute+0x1f0>
                cci = &ci->cmds[idx2];
 8002b18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b1a:	6899      	ldr	r1, [r3, #8]
 8002b1c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002b1e:	4613      	mov	r3, r2
 8002b20:	005b      	lsls	r3, r3, #1
 8002b22:	4413      	add	r3, r2
 8002b24:	009b      	lsls	r3, r3, #2
 8002b26:	440b      	add	r3, r1
 8002b28:	637b      	str	r3, [r7, #52]	@ 0x34
                printc("%s%s", idx2 == 0 ? "" : ", ", cci->name);
 8002b2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d101      	bne.n	8002b34 <cmd_execute+0x1dc>
 8002b30:	4930      	ldr	r1, [pc, #192]	@ (8002bf4 <cmd_execute+0x29c>)
 8002b32:	e000      	b.n	8002b36 <cmd_execute+0x1de>
 8002b34:	4930      	ldr	r1, [pc, #192]	@ (8002bf8 <cmd_execute+0x2a0>)
 8002b36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	461a      	mov	r2, r3
 8002b3c:	482f      	ldr	r0, [pc, #188]	@ (8002bfc <cmd_execute+0x2a4>)
 8002b3e:	f000 fc1f 	bl	8003380 <printc>
            for (idx2 = 0; idx2 < ci->num_cmds; idx2++) {
 8002b42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002b44:	3301      	adds	r3, #1
 8002b46:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002b48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002b4e:	429a      	cmp	r2, r3
 8002b50:	dbe2      	blt.n	8002b18 <cmd_execute+0x1c0>
            }
            // If client provided log level, include log command.
            if (ci->log_level_ptr)
 8002b52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b54:	68db      	ldr	r3, [r3, #12]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d00a      	beq.n	8002b70 <cmd_execute+0x218>
                printc("%s%s", idx2 == 0 ? "" : ", ", "log");
 8002b5a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d101      	bne.n	8002b64 <cmd_execute+0x20c>
 8002b60:	4b24      	ldr	r3, [pc, #144]	@ (8002bf4 <cmd_execute+0x29c>)
 8002b62:	e000      	b.n	8002b66 <cmd_execute+0x20e>
 8002b64:	4b24      	ldr	r3, [pc, #144]	@ (8002bf8 <cmd_execute+0x2a0>)
 8002b66:	4a1b      	ldr	r2, [pc, #108]	@ (8002bd4 <cmd_execute+0x27c>)
 8002b68:	4619      	mov	r1, r3
 8002b6a:	4824      	ldr	r0, [pc, #144]	@ (8002bfc <cmd_execute+0x2a4>)
 8002b6c:	f000 fc08 	bl	8003380 <printc>

            // If client provided pm info, include pm command.
            if (ci->num_u16_pms > 0)
 8002b70:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b72:	691b      	ldr	r3, [r3, #16]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	dd0a      	ble.n	8002b8e <cmd_execute+0x236>
                printc("%s%s", idx2 == 0 ? "" : ", ", "pm");
 8002b78:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d101      	bne.n	8002b82 <cmd_execute+0x22a>
 8002b7e:	4b1d      	ldr	r3, [pc, #116]	@ (8002bf4 <cmd_execute+0x29c>)
 8002b80:	e000      	b.n	8002b84 <cmd_execute+0x22c>
 8002b82:	4b1d      	ldr	r3, [pc, #116]	@ (8002bf8 <cmd_execute+0x2a0>)
 8002b84:	4a1e      	ldr	r2, [pc, #120]	@ (8002c00 <cmd_execute+0x2a8>)
 8002b86:	4619      	mov	r1, r3
 8002b88:	481c      	ldr	r0, [pc, #112]	@ (8002bfc <cmd_execute+0x2a4>)
 8002b8a:	f000 fbf9 	bl	8003380 <printc>

            printc(")\n");
 8002b8e:	481d      	ldr	r0, [pc, #116]	@ (8002c04 <cmd_execute+0x2ac>)
 8002b90:	f000 fbf6 	bl	8003380 <printc>
 8002b94:	e000      	b.n	8002b98 <cmd_execute+0x240>
                continue;
 8002b96:	bf00      	nop
        for (idx = 0; idx < CMD_MAX_CLIENTS && client_info[idx] != NULL; idx++) {
 8002b98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002b9a:	3301      	adds	r3, #1
 8002b9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002b9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ba0:	2b09      	cmp	r3, #9
 8002ba2:	dc05      	bgt.n	8002bb0 <cmd_execute+0x258>
 8002ba4:	4a0e      	ldr	r2, [pc, #56]	@ (8002be0 <cmd_execute+0x288>)
 8002ba6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ba8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d1a1      	bne.n	8002af4 <cmd_execute+0x19c>
        }
        printc("\nLog levels are: %s\n", LOG_LEVEL_NAMES);
 8002bb0:	4915      	ldr	r1, [pc, #84]	@ (8002c08 <cmd_execute+0x2b0>)
 8002bb2:	4816      	ldr	r0, [pc, #88]	@ (8002c0c <cmd_execute+0x2b4>)
 8002bb4:	f000 fbe4 	bl	8003380 <printc>
        return 0;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	e1ad      	b.n	8002f18 <cmd_execute+0x5c0>
    }

    // Find and execute the command.
    for (idx = 0;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002bc0:	e199      	b.n	8002ef6 <cmd_execute+0x59e>
 8002bc2:	bf00      	nop
 8002bc4:	0800afce 	.word	0x0800afce
 8002bc8:	080094bc 	.word	0x080094bc
 8002bcc:	080094d0 	.word	0x080094d0
 8002bd0:	080094d4 	.word	0x080094d4
 8002bd4:	080094f0 	.word	0x080094f0
 8002bd8:	080094f4 	.word	0x080094f4
 8002bdc:	0800950c 	.word	0x0800950c
 8002be0:	20000398 	.word	0x20000398
 8002be4:	08009520 	.word	0x08009520
 8002be8:	08009538 	.word	0x08009538
 8002bec:	08009540 	.word	0x08009540
 8002bf0:	08009544 	.word	0x08009544
 8002bf4:	0800954c 	.word	0x0800954c
 8002bf8:	08009550 	.word	0x08009550
 8002bfc:	08009554 	.word	0x08009554
 8002c00:	0800955c 	.word	0x0800955c
 8002c04:	08009560 	.word	0x08009560
 8002c08:	08009564 	.word	0x08009564
 8002c0c:	0800958c 	.word	0x0800958c
         idx < CMD_MAX_CLIENTS && client_info[idx] != NULL;
         idx++) {
        ci = client_info[idx];
 8002c10:	4a99      	ldr	r2, [pc, #612]	@ (8002e78 <cmd_execute+0x520>)
 8002c12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002c14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c18:	643b      	str	r3, [r7, #64]	@ 0x40
        if (strcasecmp(tokens[0], ci->name) != 0)
 8002c1a:	68fa      	ldr	r2, [r7, #12]
 8002c1c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4619      	mov	r1, r3
 8002c22:	4610      	mov	r0, r2
 8002c24:	f005 fa8a 	bl	800813c <strcasecmp>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	f040 815f 	bne.w	8002eee <cmd_execute+0x596>
            continue;

        // If there is no command, treat it as help.
        if (num_tokens == 1)
 8002c30:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c32:	2b01      	cmp	r3, #1
 8002c34:	d101      	bne.n	8002c3a <cmd_execute+0x2e2>
            tokens[1] = "?";
 8002c36:	4b91      	ldr	r3, [pc, #580]	@ (8002e7c <cmd_execute+0x524>)
 8002c38:	613b      	str	r3, [r7, #16]

        // Handle help command directly.
        if (strcasecmp(tokens[1], "help") == 0 ||
 8002c3a:	693b      	ldr	r3, [r7, #16]
 8002c3c:	4990      	ldr	r1, [pc, #576]	@ (8002e80 <cmd_execute+0x528>)
 8002c3e:	4618      	mov	r0, r3
 8002c40:	f005 fa7c 	bl	800813c <strcasecmp>
 8002c44:	4603      	mov	r3, r0
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d007      	beq.n	8002c5a <cmd_execute+0x302>
            strcasecmp(tokens[1], "?") == 0) {
 8002c4a:	693b      	ldr	r3, [r7, #16]
 8002c4c:	498b      	ldr	r1, [pc, #556]	@ (8002e7c <cmd_execute+0x524>)
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f005 fa74 	bl	800813c <strcasecmp>
 8002c54:	4603      	mov	r3, r0
        if (strcasecmp(tokens[1], "help") == 0 ||
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d145      	bne.n	8002ce6 <cmd_execute+0x38e>
            log_debug("Handle client help\n");
 8002c5a:	4b8a      	ldr	r3, [pc, #552]	@ (8002e84 <cmd_execute+0x52c>)
 8002c5c:	781b      	ldrb	r3, [r3, #0]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d006      	beq.n	8002c70 <cmd_execute+0x318>
 8002c62:	4b89      	ldr	r3, [pc, #548]	@ (8002e88 <cmd_execute+0x530>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	2b03      	cmp	r3, #3
 8002c68:	dd02      	ble.n	8002c70 <cmd_execute+0x318>
 8002c6a:	4888      	ldr	r0, [pc, #544]	@ (8002e8c <cmd_execute+0x534>)
 8002c6c:	f002 fd64 	bl	8005738 <log_printf>
            for (idx2 = 0; idx2 < ci->num_cmds; idx2++) {
 8002c70:	2300      	movs	r3, #0
 8002c72:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002c74:	e014      	b.n	8002ca0 <cmd_execute+0x348>
                cci = &ci->cmds[idx2];
 8002c76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c78:	6899      	ldr	r1, [r3, #8]
 8002c7a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002c7c:	4613      	mov	r3, r2
 8002c7e:	005b      	lsls	r3, r3, #1
 8002c80:	4413      	add	r3, r2
 8002c82:	009b      	lsls	r3, r3, #2
 8002c84:	440b      	add	r3, r1
 8002c86:	637b      	str	r3, [r7, #52]	@ 0x34
                printc("%s %s: %s\n", ci->name, cci->name, cci->help);
 8002c88:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c8a:	6819      	ldr	r1, [r3, #0]
 8002c8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c8e:	681a      	ldr	r2, [r3, #0]
 8002c90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c92:	689b      	ldr	r3, [r3, #8]
 8002c94:	487e      	ldr	r0, [pc, #504]	@ (8002e90 <cmd_execute+0x538>)
 8002c96:	f000 fb73 	bl	8003380 <printc>
            for (idx2 = 0; idx2 < ci->num_cmds; idx2++) {
 8002c9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002c9c:	3301      	adds	r3, #1
 8002c9e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002ca0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002ca6:	429a      	cmp	r2, r3
 8002ca8:	dbe5      	blt.n	8002c76 <cmd_execute+0x31e>
            }

            // If client provided log level, print help for log command.
            if (ci->log_level_ptr) {
 8002caa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002cac:	68db      	ldr	r3, [r3, #12]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d005      	beq.n	8002cbe <cmd_execute+0x366>
                printc("%s log: set or get log level, args: [level]\n",
                       ci->name);
 8002cb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002cb4:	681b      	ldr	r3, [r3, #0]
                printc("%s log: set or get log level, args: [level]\n",
 8002cb6:	4619      	mov	r1, r3
 8002cb8:	4876      	ldr	r0, [pc, #472]	@ (8002e94 <cmd_execute+0x53c>)
 8002cba:	f000 fb61 	bl	8003380 <printc>
            }

            // If client provided pm info, print help for pm command.
            if (ci->num_u16_pms > 0)
 8002cbe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002cc0:	691b      	ldr	r3, [r3, #16]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	dd05      	ble.n	8002cd2 <cmd_execute+0x37a>
                printc("%s pm: get or clear performance measurements, "
                       "args: [clear]\n", ci->name);
 8002cc6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002cc8:	681b      	ldr	r3, [r3, #0]
                printc("%s pm: get or clear performance measurements, "
 8002cca:	4619      	mov	r1, r3
 8002ccc:	4872      	ldr	r0, [pc, #456]	@ (8002e98 <cmd_execute+0x540>)
 8002cce:	f000 fb57 	bl	8003380 <printc>

            if (ci->log_level_ptr)
 8002cd2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002cd4:	68db      	ldr	r3, [r3, #12]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d003      	beq.n	8002ce2 <cmd_execute+0x38a>
                printc("\nLog levels are: %s\n", LOG_LEVEL_NAMES);
 8002cda:	4970      	ldr	r1, [pc, #448]	@ (8002e9c <cmd_execute+0x544>)
 8002cdc:	4870      	ldr	r0, [pc, #448]	@ (8002ea0 <cmd_execute+0x548>)
 8002cde:	f000 fb4f 	bl	8003380 <printc>

            return 0;
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	e118      	b.n	8002f18 <cmd_execute+0x5c0>
        }

        // Handle log command directly.
        if (strcasecmp(tokens[1], "log") == 0) {
 8002ce6:	693b      	ldr	r3, [r7, #16]
 8002ce8:	496e      	ldr	r1, [pc, #440]	@ (8002ea4 <cmd_execute+0x54c>)
 8002cea:	4618      	mov	r0, r3
 8002cec:	f005 fa26 	bl	800813c <strcasecmp>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d136      	bne.n	8002d64 <cmd_execute+0x40c>
            log_debug("Handle command log\n");
 8002cf6:	4b63      	ldr	r3, [pc, #396]	@ (8002e84 <cmd_execute+0x52c>)
 8002cf8:	781b      	ldrb	r3, [r3, #0]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d006      	beq.n	8002d0c <cmd_execute+0x3b4>
 8002cfe:	4b62      	ldr	r3, [pc, #392]	@ (8002e88 <cmd_execute+0x530>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	2b03      	cmp	r3, #3
 8002d04:	dd02      	ble.n	8002d0c <cmd_execute+0x3b4>
 8002d06:	4868      	ldr	r0, [pc, #416]	@ (8002ea8 <cmd_execute+0x550>)
 8002d08:	f002 fd16 	bl	8005738 <log_printf>
            if (ci->log_level_ptr) {
 8002d0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d0e:	68db      	ldr	r3, [r3, #12]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d025      	beq.n	8002d60 <cmd_execute+0x408>
                if (num_tokens < 3) {
 8002d14:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d16:	2b02      	cmp	r3, #2
 8002d18:	dc0e      	bgt.n	8002d38 <cmd_execute+0x3e0>
                    printc("Log level for %s = %s\n", ci->name,
 8002d1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d1c:	681c      	ldr	r4, [r3, #0]
                           log_level_str(*ci->log_level_ptr));
 8002d1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d20:	68db      	ldr	r3, [r3, #12]
                    printc("Log level for %s = %s\n", ci->name,
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4618      	mov	r0, r3
 8002d26:	f000 fa01 	bl	800312c <log_level_str>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	461a      	mov	r2, r3
 8002d2e:	4621      	mov	r1, r4
 8002d30:	485e      	ldr	r0, [pc, #376]	@ (8002eac <cmd_execute+0x554>)
 8002d32:	f000 fb25 	bl	8003380 <printc>
 8002d36:	e013      	b.n	8002d60 <cmd_execute+0x408>
                } else {
                    int32_t log_level = log_level_int(tokens[2]);
 8002d38:	697b      	ldr	r3, [r7, #20]
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	f000 fa0e 	bl	800315c <log_level_int>
 8002d40:	63b8      	str	r0, [r7, #56]	@ 0x38
                    if (log_level < 0) {
 8002d42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	da07      	bge.n	8002d58 <cmd_execute+0x400>
                        printc("Invalid log level: %s\n", tokens[2]);
 8002d48:	697b      	ldr	r3, [r7, #20]
 8002d4a:	4619      	mov	r1, r3
 8002d4c:	4858      	ldr	r0, [pc, #352]	@ (8002eb0 <cmd_execute+0x558>)
 8002d4e:	f000 fb17 	bl	8003380 <printc>
                        return MOD_ERR_ARG;
 8002d52:	f04f 33ff 	mov.w	r3, #4294967295
 8002d56:	e0df      	b.n	8002f18 <cmd_execute+0x5c0>
                    }
                    *ci->log_level_ptr = log_level;
 8002d58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d5a:	68db      	ldr	r3, [r3, #12]
 8002d5c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002d5e:	601a      	str	r2, [r3, #0]
                }
            }
            return 0;
 8002d60:	2300      	movs	r3, #0
 8002d62:	e0d9      	b.n	8002f18 <cmd_execute+0x5c0>
        }

        // Handle pm command directly.
        if (strcasecmp(tokens[1], "pm") == 0) {
 8002d64:	693b      	ldr	r3, [r7, #16]
 8002d66:	4953      	ldr	r1, [pc, #332]	@ (8002eb4 <cmd_execute+0x55c>)
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f005 f9e7 	bl	800813c <strcasecmp>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d153      	bne.n	8002e1c <cmd_execute+0x4c4>
            bool clear = ((num_tokens >= 3) &&
 8002d74:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d76:	2b02      	cmp	r3, #2
 8002d78:	dd09      	ble.n	8002d8e <cmd_execute+0x436>
                          (strcasecmp(tokens[2], "clear") == 0));
 8002d7a:	697b      	ldr	r3, [r7, #20]
 8002d7c:	494e      	ldr	r1, [pc, #312]	@ (8002eb8 <cmd_execute+0x560>)
 8002d7e:	4618      	mov	r0, r3
 8002d80:	f005 f9dc 	bl	800813c <strcasecmp>
 8002d84:	4603      	mov	r3, r0
            bool clear = ((num_tokens >= 3) &&
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d101      	bne.n	8002d8e <cmd_execute+0x436>
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	e000      	b.n	8002d90 <cmd_execute+0x438>
 8002d8e:	2300      	movs	r3, #0
 8002d90:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8002d94:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002d98:	f003 0301 	and.w	r3, r3, #1
 8002d9c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
            if (ci->num_u16_pms > 0) {
 8002da0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002da2:	691b      	ldr	r3, [r3, #16]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	dd37      	ble.n	8002e18 <cmd_execute+0x4c0>
                if (clear)
 8002da8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d006      	beq.n	8002dbe <cmd_execute+0x466>
                    printc("Clearing performance measurements for %s\n",
                           ci->name);
 8002db0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002db2:	681b      	ldr	r3, [r3, #0]
                    printc("Clearing performance measurements for %s\n",
 8002db4:	4619      	mov	r1, r3
 8002db6:	4841      	ldr	r0, [pc, #260]	@ (8002ebc <cmd_execute+0x564>)
 8002db8:	f000 fae2 	bl	8003380 <printc>
 8002dbc:	e005      	b.n	8002dca <cmd_execute+0x472>
                else
                    printc("%s:\n", ci->name);
 8002dbe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4619      	mov	r1, r3
 8002dc4:	483e      	ldr	r0, [pc, #248]	@ (8002ec0 <cmd_execute+0x568>)
 8002dc6:	f000 fadb 	bl	8003380 <printc>
                for (idx2 = 0; idx2 < ci->num_u16_pms; idx2++) {
 8002dca:	2300      	movs	r3, #0
 8002dcc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002dce:	e01e      	b.n	8002e0e <cmd_execute+0x4b6>
                    if (clear)
 8002dd0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d007      	beq.n	8002de8 <cmd_execute+0x490>
                        ci->u16_pms[idx2] = 0;
 8002dd8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002dda:	695a      	ldr	r2, [r3, #20]
 8002ddc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002dde:	005b      	lsls	r3, r3, #1
 8002de0:	4413      	add	r3, r2
 8002de2:	2200      	movs	r2, #0
 8002de4:	801a      	strh	r2, [r3, #0]
 8002de6:	e00f      	b.n	8002e08 <cmd_execute+0x4b0>
                    else
                        printc("  %s: %d\n", ci->u16_pm_names[idx2],
 8002de8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002dea:	699a      	ldr	r2, [r3, #24]
 8002dec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002dee:	009b      	lsls	r3, r3, #2
 8002df0:	4413      	add	r3, r2
 8002df2:	6819      	ldr	r1, [r3, #0]
                               ci->u16_pms[idx2]);
 8002df4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002df6:	695a      	ldr	r2, [r3, #20]
 8002df8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002dfa:	005b      	lsls	r3, r3, #1
 8002dfc:	4413      	add	r3, r2
 8002dfe:	881b      	ldrh	r3, [r3, #0]
                        printc("  %s: %d\n", ci->u16_pm_names[idx2],
 8002e00:	461a      	mov	r2, r3
 8002e02:	4830      	ldr	r0, [pc, #192]	@ (8002ec4 <cmd_execute+0x56c>)
 8002e04:	f000 fabc 	bl	8003380 <printc>
                for (idx2 = 0; idx2 < ci->num_u16_pms; idx2++) {
 8002e08:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002e0a:	3301      	adds	r3, #1
 8002e0c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002e0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e10:	691b      	ldr	r3, [r3, #16]
 8002e12:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002e14:	429a      	cmp	r2, r3
 8002e16:	dbdb      	blt.n	8002dd0 <cmd_execute+0x478>
                }
            }
            return 0;
 8002e18:	2300      	movs	r3, #0
 8002e1a:	e07d      	b.n	8002f18 <cmd_execute+0x5c0>
        }

        // Find the command
        for (idx2 = 0; idx2 < ci->num_cmds; idx2++) {
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002e20:	e057      	b.n	8002ed2 <cmd_execute+0x57a>
            if (strcasecmp(tokens[1], ci->cmds[idx2].name) == 0) {
 8002e22:	6938      	ldr	r0, [r7, #16]
 8002e24:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e26:	6899      	ldr	r1, [r3, #8]
 8002e28:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002e2a:	4613      	mov	r3, r2
 8002e2c:	005b      	lsls	r3, r3, #1
 8002e2e:	4413      	add	r3, r2
 8002e30:	009b      	lsls	r3, r3, #2
 8002e32:	440b      	add	r3, r1
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	4619      	mov	r1, r3
 8002e38:	f005 f980 	bl	800813c <strcasecmp>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d144      	bne.n	8002ecc <cmd_execute+0x574>
                log_debug("Handle command\n");
 8002e42:	4b10      	ldr	r3, [pc, #64]	@ (8002e84 <cmd_execute+0x52c>)
 8002e44:	781b      	ldrb	r3, [r3, #0]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d006      	beq.n	8002e58 <cmd_execute+0x500>
 8002e4a:	4b0f      	ldr	r3, [pc, #60]	@ (8002e88 <cmd_execute+0x530>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	2b03      	cmp	r3, #3
 8002e50:	dd02      	ble.n	8002e58 <cmd_execute+0x500>
 8002e52:	481d      	ldr	r0, [pc, #116]	@ (8002ec8 <cmd_execute+0x570>)
 8002e54:	f002 fc70 	bl	8005738 <log_printf>
                ci->cmds[idx2].func(num_tokens, tokens);
 8002e58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e5a:	6899      	ldr	r1, [r3, #8]
 8002e5c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002e5e:	4613      	mov	r3, r2
 8002e60:	005b      	lsls	r3, r3, #1
 8002e62:	4413      	add	r3, r2
 8002e64:	009b      	lsls	r3, r3, #2
 8002e66:	440b      	add	r3, r1
 8002e68:	685b      	ldr	r3, [r3, #4]
 8002e6a:	f107 020c 	add.w	r2, r7, #12
 8002e6e:	4611      	mov	r1, r2
 8002e70:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8002e72:	4798      	blx	r3
                return 0;
 8002e74:	2300      	movs	r3, #0
 8002e76:	e04f      	b.n	8002f18 <cmd_execute+0x5c0>
 8002e78:	20000398 	.word	0x20000398
 8002e7c:	08009540 	.word	0x08009540
 8002e80:	08009538 	.word	0x08009538
 8002e84:	200001dc 	.word	0x200001dc
 8002e88:	20000090 	.word	0x20000090
 8002e8c:	080095a4 	.word	0x080095a4
 8002e90:	080095c0 	.word	0x080095c0
 8002e94:	080095cc 	.word	0x080095cc
 8002e98:	080095fc 	.word	0x080095fc
 8002e9c:	08009564 	.word	0x08009564
 8002ea0:	0800958c 	.word	0x0800958c
 8002ea4:	080094f0 	.word	0x080094f0
 8002ea8:	0800963c 	.word	0x0800963c
 8002eac:	08009520 	.word	0x08009520
 8002eb0:	080094f4 	.word	0x080094f4
 8002eb4:	0800955c 	.word	0x0800955c
 8002eb8:	08009658 	.word	0x08009658
 8002ebc:	08009660 	.word	0x08009660
 8002ec0:	0800968c 	.word	0x0800968c
 8002ec4:	08009694 	.word	0x08009694
 8002ec8:	080096a0 	.word	0x080096a0
        for (idx2 = 0; idx2 < ci->num_cmds; idx2++) {
 8002ecc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002ece:	3301      	adds	r3, #1
 8002ed0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002ed2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002ed8:	429a      	cmp	r2, r3
 8002eda:	dba2      	blt.n	8002e22 <cmd_execute+0x4ca>
            }
        }
        printc("No such command (%s %s)\n", tokens[0], tokens[1]);
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	693a      	ldr	r2, [r7, #16]
 8002ee0:	4619      	mov	r1, r3
 8002ee2:	480f      	ldr	r0, [pc, #60]	@ (8002f20 <cmd_execute+0x5c8>)
 8002ee4:	f000 fa4c 	bl	8003380 <printc>
        return MOD_ERR_BAD_CMD;
 8002ee8:	f06f 0303 	mvn.w	r3, #3
 8002eec:	e014      	b.n	8002f18 <cmd_execute+0x5c0>
            continue;
 8002eee:	bf00      	nop
         idx++) {
 8002ef0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ef2:	3301      	adds	r3, #1
 8002ef4:	64fb      	str	r3, [r7, #76]	@ 0x4c
         idx < CMD_MAX_CLIENTS && client_info[idx] != NULL;
 8002ef6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ef8:	2b09      	cmp	r3, #9
 8002efa:	dc06      	bgt.n	8002f0a <cmd_execute+0x5b2>
 8002efc:	4a09      	ldr	r2, [pc, #36]	@ (8002f24 <cmd_execute+0x5cc>)
 8002efe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002f00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	f47f ae83 	bne.w	8002c10 <cmd_execute+0x2b8>
    }
    printc("No such command (%s)\n", tokens[0]);
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	4619      	mov	r1, r3
 8002f0e:	4806      	ldr	r0, [pc, #24]	@ (8002f28 <cmd_execute+0x5d0>)
 8002f10:	f000 fa36 	bl	8003380 <printc>
    return MOD_ERR_BAD_CMD;
 8002f14:	f06f 0303 	mvn.w	r3, #3
}
 8002f18:	4618      	mov	r0, r3
 8002f1a:	375c      	adds	r7, #92	@ 0x5c
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bd90      	pop	{r4, r7, pc}
 8002f20:	080096b8 	.word	0x080096b8
 8002f24:	20000398 	.word	0x20000398
 8002f28:	080096d4 	.word	0x080096d4

08002f2c <cmd_parse_args>:
 * @return On success, the number of arguments present (>=0), a "MOD_ERR" value
 *         (<0). See code for details.
 */
int32_t cmd_parse_args(int32_t argc, const char** argv, const char* fmt,
                       struct cmd_arg_val* arg_vals)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b088      	sub	sp, #32
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	60f8      	str	r0, [r7, #12]
 8002f34:	60b9      	str	r1, [r7, #8]
 8002f36:	607a      	str	r2, [r7, #4]
 8002f38:	603b      	str	r3, [r7, #0]
    int32_t arg_cnt = 0;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	61fb      	str	r3, [r7, #28]
    char* endptr;
    bool opt_args = false;
 8002f3e:	2300      	movs	r3, #0
 8002f40:	76fb      	strb	r3, [r7, #27]
    bool allow_extra_args = false;
 8002f42:	2300      	movs	r3, #0
 8002f44:	76bb      	strb	r3, [r7, #26]

    while (*fmt) {
 8002f46:	e0c9      	b.n	80030dc <cmd_parse_args+0x1b0>
        if (*fmt == '[') {
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	781b      	ldrb	r3, [r3, #0]
 8002f4c:	2b5b      	cmp	r3, #91	@ 0x5b
 8002f4e:	d105      	bne.n	8002f5c <cmd_parse_args+0x30>
            opt_args = true;
 8002f50:	2301      	movs	r3, #1
 8002f52:	76fb      	strb	r3, [r7, #27]
            fmt++;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	3301      	adds	r3, #1
 8002f58:	607b      	str	r3, [r7, #4]
            continue;
 8002f5a:	e0bf      	b.n	80030dc <cmd_parse_args+0x1b0>
        }
        if (*fmt == ']') {
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	781b      	ldrb	r3, [r3, #0]
 8002f60:	2b5d      	cmp	r3, #93	@ 0x5d
 8002f62:	d103      	bne.n	8002f6c <cmd_parse_args+0x40>
            fmt++;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	3301      	adds	r3, #1
 8002f68:	607b      	str	r3, [r7, #4]
            continue;
 8002f6a:	e0b7      	b.n	80030dc <cmd_parse_args+0x1b0>
        }
        if (*fmt == '+') {
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	781b      	ldrb	r3, [r3, #0]
 8002f70:	2b2b      	cmp	r3, #43	@ 0x2b
 8002f72:	d105      	bne.n	8002f80 <cmd_parse_args+0x54>
            allow_extra_args = true;
 8002f74:	2301      	movs	r3, #1
 8002f76:	76bb      	strb	r3, [r7, #26]
            fmt++;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	3301      	adds	r3, #1
 8002f7c:	607b      	str	r3, [r7, #4]
            continue;
 8002f7e:	e0ad      	b.n	80030dc <cmd_parse_args+0x1b0>
        }
        if (arg_cnt >= argc) {
 8002f80:	69fa      	ldr	r2, [r7, #28]
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	429a      	cmp	r2, r3
 8002f86:	db0a      	blt.n	8002f9e <cmd_parse_args+0x72>
            if (opt_args) {
 8002f88:	7efb      	ldrb	r3, [r7, #27]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d001      	beq.n	8002f92 <cmd_parse_args+0x66>
                return arg_cnt;
 8002f8e:	69fb      	ldr	r3, [r7, #28]
 8002f90:	e0ba      	b.n	8003108 <cmd_parse_args+0x1dc>
            }
            printc("Insufficient arguments\n");
 8002f92:	485f      	ldr	r0, [pc, #380]	@ (8003110 <cmd_parse_args+0x1e4>)
 8002f94:	f000 f9f4 	bl	8003380 <printc>
            return MOD_ERR_BAD_CMD;
 8002f98:	f06f 0303 	mvn.w	r3, #3
 8002f9c:	e0b4      	b.n	8003108 <cmd_parse_args+0x1dc>
        }

        // These error conditions should not occur, but we check them for
        // safety.
        if (*argv == NULL || **argv == '\0') {
 8002f9e:	68bb      	ldr	r3, [r7, #8]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d004      	beq.n	8002fb0 <cmd_parse_args+0x84>
 8002fa6:	68bb      	ldr	r3, [r7, #8]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	781b      	ldrb	r3, [r3, #0]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d105      	bne.n	8002fbc <cmd_parse_args+0x90>
            printc("Invalid empty arguments\n");
 8002fb0:	4858      	ldr	r0, [pc, #352]	@ (8003114 <cmd_parse_args+0x1e8>)
 8002fb2:	f000 f9e5 	bl	8003380 <printc>
            return MOD_ERR_BAD_CMD;
 8002fb6:	f06f 0303 	mvn.w	r3, #3
 8002fba:	e0a5      	b.n	8003108 <cmd_parse_args+0x1dc>
        }

        switch (*fmt) {
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	781b      	ldrb	r3, [r3, #0]
 8002fc0:	3b69      	subs	r3, #105	@ 0x69
 8002fc2:	2b0c      	cmp	r3, #12
 8002fc4:	d86a      	bhi.n	800309c <cmd_parse_args+0x170>
 8002fc6:	a201      	add	r2, pc, #4	@ (adr r2, 8002fcc <cmd_parse_args+0xa0>)
 8002fc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fcc:	08003001 	.word	0x08003001
 8002fd0:	0800309d 	.word	0x0800309d
 8002fd4:	0800309d 	.word	0x0800309d
 8002fd8:	0800309d 	.word	0x0800309d
 8002fdc:	0800309d 	.word	0x0800309d
 8002fe0:	0800309d 	.word	0x0800309d
 8002fe4:	0800309d 	.word	0x0800309d
 8002fe8:	08003061 	.word	0x08003061
 8002fec:	0800309d 	.word	0x0800309d
 8002ff0:	0800309d 	.word	0x0800309d
 8002ff4:	08003093 	.word	0x08003093
 8002ff8:	0800309d 	.word	0x0800309d
 8002ffc:	08003031 	.word	0x08003031
            case 'i':
                arg_vals->val.i = strtol(*argv, &endptr, 0);
 8003000:	68bb      	ldr	r3, [r7, #8]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f107 0114 	add.w	r1, r7, #20
 8003008:	2200      	movs	r2, #0
 800300a:	4618      	mov	r0, r3
 800300c:	f004 fc20 	bl	8007850 <strtol>
 8003010:	4602      	mov	r2, r0
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	605a      	str	r2, [r3, #4]
                if (*endptr) {
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	781b      	ldrb	r3, [r3, #0]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d047      	beq.n	80030ae <cmd_parse_args+0x182>
                    printc("Argument '%s' not a valid integer\n", *argv);
 800301e:	68bb      	ldr	r3, [r7, #8]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4619      	mov	r1, r3
 8003024:	483c      	ldr	r0, [pc, #240]	@ (8003118 <cmd_parse_args+0x1ec>)
 8003026:	f000 f9ab 	bl	8003380 <printc>
                    return MOD_ERR_ARG;
 800302a:	f04f 33ff 	mov.w	r3, #4294967295
 800302e:	e06b      	b.n	8003108 <cmd_parse_args+0x1dc>
                }
                break;
            case 'u':
                arg_vals->val.u = strtoul(*argv, &endptr, 0);
 8003030:	68bb      	ldr	r3, [r7, #8]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f107 0114 	add.w	r1, r7, #20
 8003038:	2200      	movs	r2, #0
 800303a:	4618      	mov	r0, r3
 800303c:	f004 fc80 	bl	8007940 <strtoul>
 8003040:	4602      	mov	r2, r0
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	605a      	str	r2, [r3, #4]
                if (*endptr) {
 8003046:	697b      	ldr	r3, [r7, #20]
 8003048:	781b      	ldrb	r3, [r3, #0]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d031      	beq.n	80030b2 <cmd_parse_args+0x186>
                    printc("Argument '%s' not a valid unsigned integer\n", *argv);
 800304e:	68bb      	ldr	r3, [r7, #8]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4619      	mov	r1, r3
 8003054:	4831      	ldr	r0, [pc, #196]	@ (800311c <cmd_parse_args+0x1f0>)
 8003056:	f000 f993 	bl	8003380 <printc>
                    return MOD_ERR_ARG;
 800305a:	f04f 33ff 	mov.w	r3, #4294967295
 800305e:	e053      	b.n	8003108 <cmd_parse_args+0x1dc>
                }
                break;
            case 'p':
                arg_vals->val.p = (void*)strtoul(*argv, &endptr, 16);
 8003060:	68bb      	ldr	r3, [r7, #8]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f107 0114 	add.w	r1, r7, #20
 8003068:	2210      	movs	r2, #16
 800306a:	4618      	mov	r0, r3
 800306c:	f004 fc68 	bl	8007940 <strtoul>
 8003070:	4603      	mov	r3, r0
 8003072:	461a      	mov	r2, r3
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	605a      	str	r2, [r3, #4]
                if (*endptr) {
 8003078:	697b      	ldr	r3, [r7, #20]
 800307a:	781b      	ldrb	r3, [r3, #0]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d01a      	beq.n	80030b6 <cmd_parse_args+0x18a>
                    printc("Argument '%s' not a valid pointer\n", *argv);
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4619      	mov	r1, r3
 8003086:	4826      	ldr	r0, [pc, #152]	@ (8003120 <cmd_parse_args+0x1f4>)
 8003088:	f000 f97a 	bl	8003380 <printc>
                    return MOD_ERR_ARG;
 800308c:	f04f 33ff 	mov.w	r3, #4294967295
 8003090:	e03a      	b.n	8003108 <cmd_parse_args+0x1dc>
                }
                break;
            case 's':
                arg_vals->val.s = *argv;
 8003092:	68bb      	ldr	r3, [r7, #8]
 8003094:	681a      	ldr	r2, [r3, #0]
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	605a      	str	r2, [r3, #4]
                break;
 800309a:	e00d      	b.n	80030b8 <cmd_parse_args+0x18c>
            default:
                printc("Bad argument format '%c'\n", *fmt);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	781b      	ldrb	r3, [r3, #0]
 80030a0:	4619      	mov	r1, r3
 80030a2:	4820      	ldr	r0, [pc, #128]	@ (8003124 <cmd_parse_args+0x1f8>)
 80030a4:	f000 f96c 	bl	8003380 <printc>
                return MOD_ERR_ARG;
 80030a8:	f04f 33ff 	mov.w	r3, #4294967295
 80030ac:	e02c      	b.n	8003108 <cmd_parse_args+0x1dc>
                break;
 80030ae:	bf00      	nop
 80030b0:	e002      	b.n	80030b8 <cmd_parse_args+0x18c>
                break;
 80030b2:	bf00      	nop
 80030b4:	e000      	b.n	80030b8 <cmd_parse_args+0x18c>
                break;
 80030b6:	bf00      	nop
        }
        arg_vals->type = *fmt;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	781a      	ldrb	r2, [r3, #0]
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	701a      	strb	r2, [r3, #0]
        arg_vals++;
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	3308      	adds	r3, #8
 80030c4:	603b      	str	r3, [r7, #0]
        arg_cnt++;
 80030c6:	69fb      	ldr	r3, [r7, #28]
 80030c8:	3301      	adds	r3, #1
 80030ca:	61fb      	str	r3, [r7, #28]
        argv++;
 80030cc:	68bb      	ldr	r3, [r7, #8]
 80030ce:	3304      	adds	r3, #4
 80030d0:	60bb      	str	r3, [r7, #8]
        fmt++;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	3301      	adds	r3, #1
 80030d6:	607b      	str	r3, [r7, #4]
        opt_args = false;
 80030d8:	2300      	movs	r3, #0
 80030da:	76fb      	strb	r3, [r7, #27]
    while (*fmt) {
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	781b      	ldrb	r3, [r3, #0]
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	f47f af31 	bne.w	8002f48 <cmd_parse_args+0x1c>
    }
    if (arg_cnt < argc && (!allow_extra_args)) {
 80030e6:	69fa      	ldr	r2, [r7, #28]
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	429a      	cmp	r2, r3
 80030ec:	da0b      	bge.n	8003106 <cmd_parse_args+0x1da>
 80030ee:	7ebb      	ldrb	r3, [r7, #26]
 80030f0:	f083 0301 	eor.w	r3, r3, #1
 80030f4:	b2db      	uxtb	r3, r3
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d005      	beq.n	8003106 <cmd_parse_args+0x1da>
        printc("Too many arguments\n");
 80030fa:	480b      	ldr	r0, [pc, #44]	@ (8003128 <cmd_parse_args+0x1fc>)
 80030fc:	f000 f940 	bl	8003380 <printc>
        return MOD_ERR_BAD_CMD;
 8003100:	f06f 0303 	mvn.w	r3, #3
 8003104:	e000      	b.n	8003108 <cmd_parse_args+0x1dc>
    }
    return arg_cnt;
 8003106:	69fb      	ldr	r3, [r7, #28]
}
 8003108:	4618      	mov	r0, r3
 800310a:	3720      	adds	r7, #32
 800310c:	46bd      	mov	sp, r7
 800310e:	bd80      	pop	{r7, pc}
 8003110:	080096ec 	.word	0x080096ec
 8003114:	08009704 	.word	0x08009704
 8003118:	08009720 	.word	0x08009720
 800311c:	08009744 	.word	0x08009744
 8003120:	08009770 	.word	0x08009770
 8003124:	08009794 	.word	0x08009794
 8003128:	080097b0 	.word	0x080097b0

0800312c <log_level_str>:
 * @param[in] level The log level as an integer.
 *
 * @return Log level as a string (or "INVALID" on error)
 */
static const char* log_level_str(int32_t level)
{
 800312c:	b480      	push	{r7}
 800312e:	b083      	sub	sp, #12
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
    if (level < ARRAY_SIZE(log_level_names))
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2b05      	cmp	r3, #5
 8003138:	d804      	bhi.n	8003144 <log_level_str+0x18>
        return log_level_names[level];
 800313a:	4a06      	ldr	r2, [pc, #24]	@ (8003154 <log_level_str+0x28>)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003142:	e000      	b.n	8003146 <log_level_str+0x1a>
    return "INVALID";
 8003144:	4b04      	ldr	r3, [pc, #16]	@ (8003158 <log_level_str+0x2c>)
}
 8003146:	4618      	mov	r0, r3
 8003148:	370c      	adds	r7, #12
 800314a:	46bd      	mov	sp, r7
 800314c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003150:	4770      	bx	lr
 8003152:	bf00      	nop
 8003154:	20000094 	.word	0x20000094
 8003158:	080097c4 	.word	0x080097c4

0800315c <log_level_int>:
 * @param[in] level_name The log level as a string.
 *
 * @return Log level as an int, or -1 on error.
 */
static int32_t log_level_int(const char* level_name)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	b084      	sub	sp, #16
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
    int32_t level;
    int32_t rc = -1;
 8003164:	f04f 33ff 	mov.w	r3, #4294967295
 8003168:	60bb      	str	r3, [r7, #8]

    for (level = 0; level < ARRAY_SIZE(log_level_names); level++) {
 800316a:	2300      	movs	r3, #0
 800316c:	60fb      	str	r3, [r7, #12]
 800316e:	e010      	b.n	8003192 <log_level_int+0x36>
        if (strcasecmp(level_name, log_level_names[level]) == 0) {
 8003170:	4a0c      	ldr	r2, [pc, #48]	@ (80031a4 <log_level_int+0x48>)
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003178:	4619      	mov	r1, r3
 800317a:	6878      	ldr	r0, [r7, #4]
 800317c:	f004 ffde 	bl	800813c <strcasecmp>
 8003180:	4603      	mov	r3, r0
 8003182:	2b00      	cmp	r3, #0
 8003184:	d102      	bne.n	800318c <log_level_int+0x30>
            rc = level;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	60bb      	str	r3, [r7, #8]
            break;
 800318a:	e005      	b.n	8003198 <log_level_int+0x3c>
    for (level = 0; level < ARRAY_SIZE(log_level_names); level++) {
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	3301      	adds	r3, #1
 8003190:	60fb      	str	r3, [r7, #12]
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	2b05      	cmp	r3, #5
 8003196:	d9eb      	bls.n	8003170 <log_level_int+0x14>
        }
    }
    return rc;
 8003198:	68bb      	ldr	r3, [r7, #8]
}
 800319a:	4618      	mov	r0, r3
 800319c:	3710      	adds	r7, #16
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}
 80031a2:	bf00      	nop
 80031a4:	20000094 	.word	0x20000094

080031a8 <console_get_def_cfg>:
 * @param[out] cfg The console configuration with defaults filled in.
 *
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 */
int32_t console_get_def_cfg(struct console_cfg* cfg)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b082      	sub	sp, #8
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
    if (cfg == NULL)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d102      	bne.n	80031bc <console_get_def_cfg+0x14>
        return MOD_ERR_ARG;
 80031b6:	f04f 33ff 	mov.w	r3, #4294967295
 80031ba:	e008      	b.n	80031ce <console_get_def_cfg+0x26>

    memset(cfg, 0, sizeof(*cfg));
 80031bc:	2201      	movs	r2, #1
 80031be:	2100      	movs	r1, #0
 80031c0:	6878      	ldr	r0, [r7, #4]
 80031c2:	f004 ffb3 	bl	800812c <memset>
    cfg->ttys_instance_id = CONSOLE_DFLT_TTYS_INSTANCE;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2201      	movs	r2, #1
 80031ca:	701a      	strb	r2, [r3, #0]
    return 0;
 80031cc:	2300      	movs	r3, #0
}
 80031ce:	4618      	mov	r0, r3
 80031d0:	3708      	adds	r7, #8
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}
	...

080031d8 <console_init>:
 * This function initializes the console singleton module. Generally, it should
 * not access other modules as they might not have been initialized yet. An
 * exception is the log module.
 */
int32_t console_init(struct console_cfg* cfg)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b082      	sub	sp, #8
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
    if (cfg == NULL) {
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d102      	bne.n	80031ec <console_init+0x14>
        return MOD_ERR_ARG;
 80031e6:	f04f 33ff 	mov.w	r3, #4294967295
 80031ea:	e014      	b.n	8003216 <console_init+0x3e>
    }
    log_debug("In console_init()\n");
 80031ec:	4b0c      	ldr	r3, [pc, #48]	@ (8003220 <console_init+0x48>)
 80031ee:	781b      	ldrb	r3, [r3, #0]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d006      	beq.n	8003202 <console_init+0x2a>
 80031f4:	4b0b      	ldr	r3, [pc, #44]	@ (8003224 <console_init+0x4c>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	2b03      	cmp	r3, #3
 80031fa:	dd02      	ble.n	8003202 <console_init+0x2a>
 80031fc:	480a      	ldr	r0, [pc, #40]	@ (8003228 <console_init+0x50>)
 80031fe:	f002 fa9b 	bl	8005738 <log_printf>
    memset(&state, 0, sizeof(state));
 8003202:	2256      	movs	r2, #86	@ 0x56
 8003204:	2100      	movs	r1, #0
 8003206:	4809      	ldr	r0, [pc, #36]	@ (800322c <console_init+0x54>)
 8003208:	f004 ff90 	bl	800812c <memset>
    state.cfg = *cfg;
 800320c:	4a07      	ldr	r2, [pc, #28]	@ (800322c <console_init+0x54>)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	781b      	ldrb	r3, [r3, #0]
 8003212:	7013      	strb	r3, [r2, #0]
    return 0;
 8003214:	2300      	movs	r3, #0
}
 8003216:	4618      	mov	r0, r3
 8003218:	3708      	adds	r7, #8
 800321a:	46bd      	mov	sp, r7
 800321c:	bd80      	pop	{r7, pc}
 800321e:	bf00      	nop
 8003220:	200001dc 	.word	0x200001dc
 8003224:	20000104 	.word	0x20000104
 8003228:	080097cc 	.word	0x080097cc
 800322c:	200000ac 	.word	0x200000ac

08003230 <console_run>:
 * @note This function should not block.
 *
 * This function runs the console singleton module, during normal operation.
 */
int32_t console_run(void)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b082      	sub	sp, #8
 8003234:	af00      	add	r7, sp, #0
    char c;
    if (!state.first_run_done) {
 8003236:	4b46      	ldr	r3, [pc, #280]	@ (8003350 <console_run+0x120>)
 8003238:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800323c:	f083 0301 	eor.w	r3, r3, #1
 8003240:	b2db      	uxtb	r3, r3
 8003242:	2b00      	cmp	r3, #0
 8003244:	d074      	beq.n	8003330 <console_run+0x100>
        state.first_run_done = true;
 8003246:	4b42      	ldr	r3, [pc, #264]	@ (8003350 <console_run+0x120>)
 8003248:	2201      	movs	r2, #1
 800324a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        printc("%s", PROMPT);
 800324e:	4941      	ldr	r1, [pc, #260]	@ (8003354 <console_run+0x124>)
 8003250:	4841      	ldr	r0, [pc, #260]	@ (8003358 <console_run+0x128>)
 8003252:	f000 f895 	bl	8003380 <printc>
    }
            
    while (ttys_getc(state.cfg.ttys_instance_id, &c)) { // set true when char is entered in putty
 8003256:	e06b      	b.n	8003330 <console_run+0x100>

        // Handle processing completed command line.
        if (c == '\n' || c == '\r') {
 8003258:	79fb      	ldrb	r3, [r7, #7]
 800325a:	2b0a      	cmp	r3, #10
 800325c:	d002      	beq.n	8003264 <console_run+0x34>
 800325e:	79fb      	ldrb	r3, [r7, #7]
 8003260:	2b0d      	cmp	r3, #13
 8003262:	d116      	bne.n	8003292 <console_run+0x62>
            state.cmd_bfr[state.num_cmd_bfr_chars] = '\0';
 8003264:	4b3a      	ldr	r3, [pc, #232]	@ (8003350 <console_run+0x120>)
 8003266:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800326a:	461a      	mov	r2, r3
 800326c:	4b38      	ldr	r3, [pc, #224]	@ (8003350 <console_run+0x120>)
 800326e:	4413      	add	r3, r2
 8003270:	2200      	movs	r2, #0
 8003272:	705a      	strb	r2, [r3, #1]
            printc("\n");
 8003274:	4839      	ldr	r0, [pc, #228]	@ (800335c <console_run+0x12c>)
 8003276:	f000 f883 	bl	8003380 <printc>
            cmd_execute(state.cmd_bfr);
 800327a:	4839      	ldr	r0, [pc, #228]	@ (8003360 <console_run+0x130>)
 800327c:	f7ff fb6c 	bl	8002958 <cmd_execute>
            state.num_cmd_bfr_chars = 0;
 8003280:	4b33      	ldr	r3, [pc, #204]	@ (8003350 <console_run+0x120>)
 8003282:	2200      	movs	r2, #0
 8003284:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
            printc("%s", PROMPT);
 8003288:	4932      	ldr	r1, [pc, #200]	@ (8003354 <console_run+0x124>)
 800328a:	4833      	ldr	r0, [pc, #204]	@ (8003358 <console_run+0x128>)
 800328c:	f000 f878 	bl	8003380 <printc>
            continue;
 8003290:	e04e      	b.n	8003330 <console_run+0x100>
        }

        // Handle backspace/delete.
        if (c == '\b' || c == '\x7f') {
 8003292:	79fb      	ldrb	r3, [r7, #7]
 8003294:	2b08      	cmp	r3, #8
 8003296:	d002      	beq.n	800329e <console_run+0x6e>
 8003298:	79fb      	ldrb	r3, [r7, #7]
 800329a:	2b7f      	cmp	r3, #127	@ 0x7f
 800329c:	d110      	bne.n	80032c0 <console_run+0x90>
            if (state.num_cmd_bfr_chars > 0) {
 800329e:	4b2c      	ldr	r3, [pc, #176]	@ (8003350 <console_run+0x120>)
 80032a0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d042      	beq.n	800332e <console_run+0xfe>
                // Overwrite last character with a blank.
                printc("\b \b");
 80032a8:	482e      	ldr	r0, [pc, #184]	@ (8003364 <console_run+0x134>)
 80032aa:	f000 f869 	bl	8003380 <printc>
                state.num_cmd_bfr_chars--;
 80032ae:	4b28      	ldr	r3, [pc, #160]	@ (8003350 <console_run+0x120>)
 80032b0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80032b4:	3b01      	subs	r3, #1
 80032b6:	b29a      	uxth	r2, r3
 80032b8:	4b25      	ldr	r3, [pc, #148]	@ (8003350 <console_run+0x120>)
 80032ba:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
            }

            continue;
 80032be:	e036      	b.n	800332e <console_run+0xfe>
        }

        // Handle logging on/off toggle.
        if (c == LOG_TOGGLE_CHAR) {
 80032c0:	79fb      	ldrb	r3, [r7, #7]
 80032c2:	2b0c      	cmp	r3, #12
 80032c4:	d10e      	bne.n	80032e4 <console_run+0xb4>
            log_toggle_active();
 80032c6:	f002 fa1b 	bl	8005700 <log_toggle_active>
            printc("\n<Logging %s>\n", log_is_active() ? "on" : "off");
 80032ca:	f002 fa29 	bl	8005720 <log_is_active>
 80032ce:	4603      	mov	r3, r0
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d001      	beq.n	80032d8 <console_run+0xa8>
 80032d4:	4b24      	ldr	r3, [pc, #144]	@ (8003368 <console_run+0x138>)
 80032d6:	e000      	b.n	80032da <console_run+0xaa>
 80032d8:	4b24      	ldr	r3, [pc, #144]	@ (800336c <console_run+0x13c>)
 80032da:	4619      	mov	r1, r3
 80032dc:	4824      	ldr	r0, [pc, #144]	@ (8003370 <console_run+0x140>)
 80032de:	f000 f84f 	bl	8003380 <printc>
            continue;
 80032e2:	e025      	b.n	8003330 <console_run+0x100>
        }

        // Echo the character back.
        if (isprint(c)) {
 80032e4:	79fb      	ldrb	r3, [r7, #7]
 80032e6:	3301      	adds	r3, #1
 80032e8:	4a22      	ldr	r2, [pc, #136]	@ (8003374 <console_run+0x144>)
 80032ea:	4413      	add	r3, r2
 80032ec:	781b      	ldrb	r3, [r3, #0]
 80032ee:	f003 0397 	and.w	r3, r3, #151	@ 0x97
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d01c      	beq.n	8003330 <console_run+0x100>
            if (state.num_cmd_bfr_chars < (CONSOLE_CMD_BFR_SIZE-1)) {
 80032f6:	4b16      	ldr	r3, [pc, #88]	@ (8003350 <console_run+0x120>)
 80032f8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80032fc:	2b4e      	cmp	r3, #78	@ 0x4e
 80032fe:	d812      	bhi.n	8003326 <console_run+0xf6>
                state.cmd_bfr[state.num_cmd_bfr_chars++] = c;
 8003300:	4b13      	ldr	r3, [pc, #76]	@ (8003350 <console_run+0x120>)
 8003302:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003306:	1c5a      	adds	r2, r3, #1
 8003308:	b291      	uxth	r1, r2
 800330a:	4a11      	ldr	r2, [pc, #68]	@ (8003350 <console_run+0x120>)
 800330c:	f8a2 1052 	strh.w	r1, [r2, #82]	@ 0x52
 8003310:	4619      	mov	r1, r3
 8003312:	79fa      	ldrb	r2, [r7, #7]
 8003314:	4b0e      	ldr	r3, [pc, #56]	@ (8003350 <console_run+0x120>)
 8003316:	440b      	add	r3, r1
 8003318:	705a      	strb	r2, [r3, #1]
                printc("%c", c);
 800331a:	79fb      	ldrb	r3, [r7, #7]
 800331c:	4619      	mov	r1, r3
 800331e:	4816      	ldr	r0, [pc, #88]	@ (8003378 <console_run+0x148>)
 8003320:	f000 f82e 	bl	8003380 <printc>
            } else {
                // No space in buffer for the character, so ring the bell.
                printc("\a");
            }
            continue;
 8003324:	e004      	b.n	8003330 <console_run+0x100>
                printc("\a");
 8003326:	4815      	ldr	r0, [pc, #84]	@ (800337c <console_run+0x14c>)
 8003328:	f000 f82a 	bl	8003380 <printc>
            continue;
 800332c:	e000      	b.n	8003330 <console_run+0x100>
            continue;
 800332e:	bf00      	nop
    while (ttys_getc(state.cfg.ttys_instance_id, &c)) { // set true when char is entered in putty
 8003330:	4b07      	ldr	r3, [pc, #28]	@ (8003350 <console_run+0x120>)
 8003332:	781b      	ldrb	r3, [r3, #0]
 8003334:	1dfa      	adds	r2, r7, #7
 8003336:	4611      	mov	r1, r2
 8003338:	4618      	mov	r0, r3
 800333a:	f003 fe27 	bl	8006f8c <ttys_getc>
 800333e:	4603      	mov	r3, r0
 8003340:	2b00      	cmp	r3, #0
 8003342:	d189      	bne.n	8003258 <console_run+0x28>
        }
            
    }
    return 0;
 8003344:	2300      	movs	r3, #0
}            
 8003346:	4618      	mov	r0, r3
 8003348:	3708      	adds	r7, #8
 800334a:	46bd      	mov	sp, r7
 800334c:	bd80      	pop	{r7, pc}
 800334e:	bf00      	nop
 8003350:	200000ac 	.word	0x200000ac
 8003354:	080097e4 	.word	0x080097e4
 8003358:	080097e8 	.word	0x080097e8
 800335c:	080097ec 	.word	0x080097ec
 8003360:	200000ad 	.word	0x200000ad
 8003364:	080097f0 	.word	0x080097f0
 8003368:	080097f4 	.word	0x080097f4
 800336c:	080097f8 	.word	0x080097f8
 8003370:	080097fc 	.word	0x080097fc
 8003374:	0800afce 	.word	0x0800afce
 8003378:	0800980c 	.word	0x0800980c
 800337c:	08009810 	.word	0x08009810

08003380 <printc>:
 * @param[in] fmt Format string as in printf.
 *
 * @return Number of characters written as in printf.
 */
int printc(const char* fmt, ...)
{
 8003380:	b40f      	push	{r0, r1, r2, r3}
 8003382:	b580      	push	{r7, lr}
 8003384:	b0c0      	sub	sp, #256	@ 0x100
 8003386:	af00      	add	r7, sp, #0
    va_list args;
    char buf[CONFIG_CONSOLE_PRINT_BUF_SIZE];
    int rc;
    int idx;

    va_start(args, fmt);
 8003388:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 800338c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    rc = vsnprintf(buf, CONFIG_CONSOLE_PRINT_BUF_SIZE, fmt, args);
 8003390:	1d38      	adds	r0, r7, #4
 8003392:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003396:	f8d7 2108 	ldr.w	r2, [r7, #264]	@ 0x108
 800339a:	21f0      	movs	r1, #240	@ 0xf0
 800339c:	f004 feb8 	bl	8008110 <vsniprintf>
 80033a0:	f8c7 00f8 	str.w	r0, [r7, #248]	@ 0xf8
    va_end(args);
    for (idx = 0; idx < rc; idx++) {
 80033a4:	2300      	movs	r3, #0
 80033a6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80033aa:	e022      	b.n	80033f2 <printc+0x72>
        ttys_putc(state.cfg.ttys_instance_id, buf[idx]);
 80033ac:	4b1d      	ldr	r3, [pc, #116]	@ (8003424 <printc+0xa4>)
 80033ae:	7818      	ldrb	r0, [r3, #0]
 80033b0:	1d3a      	adds	r2, r7, #4
 80033b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80033b6:	4413      	add	r3, r2
 80033b8:	781b      	ldrb	r3, [r3, #0]
 80033ba:	4619      	mov	r1, r3
 80033bc:	f003 fd72 	bl	8006ea4 <ttys_putc>
        if (buf[idx] == '\0')
 80033c0:	1d3a      	adds	r2, r7, #4
 80033c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80033c6:	4413      	add	r3, r2
 80033c8:	781b      	ldrb	r3, [r3, #0]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d018      	beq.n	8003400 <printc+0x80>
            break;
        if (buf[idx] == '\n') 
 80033ce:	1d3a      	adds	r2, r7, #4
 80033d0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80033d4:	4413      	add	r3, r2
 80033d6:	781b      	ldrb	r3, [r3, #0]
 80033d8:	2b0a      	cmp	r3, #10
 80033da:	d105      	bne.n	80033e8 <printc+0x68>
            ttys_putc(state.cfg.ttys_instance_id, '\r');
 80033dc:	4b11      	ldr	r3, [pc, #68]	@ (8003424 <printc+0xa4>)
 80033de:	781b      	ldrb	r3, [r3, #0]
 80033e0:	210d      	movs	r1, #13
 80033e2:	4618      	mov	r0, r3
 80033e4:	f003 fd5e 	bl	8006ea4 <ttys_putc>
    for (idx = 0; idx < rc; idx++) {
 80033e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80033ec:	3301      	adds	r3, #1
 80033ee:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80033f2:	f8d7 20fc 	ldr.w	r2, [r7, #252]	@ 0xfc
 80033f6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80033fa:	429a      	cmp	r2, r3
 80033fc:	dbd6      	blt.n	80033ac <printc+0x2c>
 80033fe:	e000      	b.n	8003402 <printc+0x82>
            break;
 8003400:	bf00      	nop
    }
    if (rc >= CONFIG_CONSOLE_PRINT_BUF_SIZE)
 8003402:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003406:	2bef      	cmp	r3, #239	@ 0xef
 8003408:	dd02      	ble.n	8003410 <printc+0x90>
        printc("[!]\n");
 800340a:	4807      	ldr	r0, [pc, #28]	@ (8003428 <printc+0xa8>)
 800340c:	f7ff ffb8 	bl	8003380 <printc>
    return rc;
 8003410:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
}
 8003414:	4618      	mov	r0, r3
 8003416:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800341a:	46bd      	mov	sp, r7
 800341c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003420:	b004      	add	sp, #16
 8003422:	4770      	bx	lr
 8003424:	200000ac 	.word	0x200000ac
 8003428:	08009814 	.word	0x08009814

0800342c <vprintc>:
 * @param[in] args Format arguments as in vprintf.
 *
 * @return Number of characters written as in vprintf.
 */
int vprintc(const char* fmt, va_list args)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b0c0      	sub	sp, #256	@ 0x100
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
 8003434:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8003438:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800343c:	6019      	str	r1, [r3, #0]
    char buf[CONFIG_CONSOLE_PRINT_BUF_SIZE];
    int rc;
    int idx;

    rc = vsnprintf(buf, CONFIG_CONSOLE_PRINT_BUF_SIZE, fmt, args);
 800343e:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8003442:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003446:	f107 0008 	add.w	r0, r7, #8
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	687a      	ldr	r2, [r7, #4]
 800344e:	21f0      	movs	r1, #240	@ 0xf0
 8003450:	f004 fe5e 	bl	8008110 <vsniprintf>
 8003454:	f8c7 00f8 	str.w	r0, [r7, #248]	@ 0xf8
    for (idx = 0; idx < rc; idx++) {
 8003458:	2300      	movs	r3, #0
 800345a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800345e:	e025      	b.n	80034ac <vprintc+0x80>
        ttys_putc(state.cfg.ttys_instance_id, buf[idx]);
 8003460:	4b1d      	ldr	r3, [pc, #116]	@ (80034d8 <vprintc+0xac>)
 8003462:	7818      	ldrb	r0, [r3, #0]
 8003464:	f107 0208 	add.w	r2, r7, #8
 8003468:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800346c:	4413      	add	r3, r2
 800346e:	781b      	ldrb	r3, [r3, #0]
 8003470:	4619      	mov	r1, r3
 8003472:	f003 fd17 	bl	8006ea4 <ttys_putc>
        if (buf[idx] == '\0')
 8003476:	f107 0208 	add.w	r2, r7, #8
 800347a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800347e:	4413      	add	r3, r2
 8003480:	781b      	ldrb	r3, [r3, #0]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d019      	beq.n	80034ba <vprintc+0x8e>
            break;
        if (buf[idx] == '\n') 
 8003486:	f107 0208 	add.w	r2, r7, #8
 800348a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800348e:	4413      	add	r3, r2
 8003490:	781b      	ldrb	r3, [r3, #0]
 8003492:	2b0a      	cmp	r3, #10
 8003494:	d105      	bne.n	80034a2 <vprintc+0x76>
            ttys_putc(state.cfg.ttys_instance_id, '\r');
 8003496:	4b10      	ldr	r3, [pc, #64]	@ (80034d8 <vprintc+0xac>)
 8003498:	781b      	ldrb	r3, [r3, #0]
 800349a:	210d      	movs	r1, #13
 800349c:	4618      	mov	r0, r3
 800349e:	f003 fd01 	bl	8006ea4 <ttys_putc>
    for (idx = 0; idx < rc; idx++) {
 80034a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80034a6:	3301      	adds	r3, #1
 80034a8:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80034ac:	f8d7 20fc 	ldr.w	r2, [r7, #252]	@ 0xfc
 80034b0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80034b4:	429a      	cmp	r2, r3
 80034b6:	dbd3      	blt.n	8003460 <vprintc+0x34>
 80034b8:	e000      	b.n	80034bc <vprintc+0x90>
            break;
 80034ba:	bf00      	nop
    }
    if (rc >= CONFIG_CONSOLE_PRINT_BUF_SIZE)
 80034bc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80034c0:	2bef      	cmp	r3, #239	@ 0xef
 80034c2:	dd02      	ble.n	80034ca <vprintc+0x9e>
        printc("[!]\n");
 80034c4:	4805      	ldr	r0, [pc, #20]	@ (80034dc <vprintc+0xb0>)
 80034c6:	f7ff ff5b 	bl	8003380 <printc>
    return rc;
 80034ca:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80034d4:	46bd      	mov	sp, r7
 80034d6:	bd80      	pop	{r7, pc}
 80034d8:	200000ac 	.word	0x200000ac
 80034dc:	08009814 	.word	0x08009814

080034e0 <LL_AHB1_GRP1_IsEnabledClock>:
{
 80034e0:	b480      	push	{r7}
 80034e2:	b083      	sub	sp, #12
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(RCC->AHB1ENR, Periphs) == Periphs);
 80034e8:	4b07      	ldr	r3, [pc, #28]	@ (8003508 <LL_AHB1_GRP1_IsEnabledClock+0x28>)
 80034ea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	4013      	ands	r3, r2
 80034f0:	687a      	ldr	r2, [r7, #4]
 80034f2:	429a      	cmp	r2, r3
 80034f4:	bf0c      	ite	eq
 80034f6:	2301      	moveq	r3, #1
 80034f8:	2300      	movne	r3, #0
 80034fa:	b2db      	uxtb	r3, r3
}
 80034fc:	4618      	mov	r0, r3
 80034fe:	370c      	adds	r7, #12
 8003500:	46bd      	mov	sp, r7
 8003502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003506:	4770      	bx	lr
 8003508:	40023800 	.word	0x40023800

0800350c <LL_GPIO_SetPinMode>:
{
 800350c:	b480      	push	{r7}
 800350e:	b08b      	sub	sp, #44	@ 0x2c
 8003510:	af00      	add	r7, sp, #0
 8003512:	60f8      	str	r0, [r7, #12]
 8003514:	60b9      	str	r1, [r7, #8]
 8003516:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681a      	ldr	r2, [r3, #0]
 800351c:	68bb      	ldr	r3, [r7, #8]
 800351e:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003520:	697b      	ldr	r3, [r7, #20]
 8003522:	fa93 f3a3 	rbit	r3, r3
 8003526:	613b      	str	r3, [r7, #16]
  return result;
 8003528:	693b      	ldr	r3, [r7, #16]
 800352a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800352c:	69bb      	ldr	r3, [r7, #24]
 800352e:	2b00      	cmp	r3, #0
 8003530:	d101      	bne.n	8003536 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8003532:	2320      	movs	r3, #32
 8003534:	e003      	b.n	800353e <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8003536:	69bb      	ldr	r3, [r7, #24]
 8003538:	fab3 f383 	clz	r3, r3
 800353c:	b2db      	uxtb	r3, r3
 800353e:	005b      	lsls	r3, r3, #1
 8003540:	2103      	movs	r1, #3
 8003542:	fa01 f303 	lsl.w	r3, r1, r3
 8003546:	43db      	mvns	r3, r3
 8003548:	401a      	ands	r2, r3
 800354a:	68bb      	ldr	r3, [r7, #8]
 800354c:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800354e:	6a3b      	ldr	r3, [r7, #32]
 8003550:	fa93 f3a3 	rbit	r3, r3
 8003554:	61fb      	str	r3, [r7, #28]
  return result;
 8003556:	69fb      	ldr	r3, [r7, #28]
 8003558:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800355a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800355c:	2b00      	cmp	r3, #0
 800355e:	d101      	bne.n	8003564 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8003560:	2320      	movs	r3, #32
 8003562:	e003      	b.n	800356c <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8003564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003566:	fab3 f383 	clz	r3, r3
 800356a:	b2db      	uxtb	r3, r3
 800356c:	005b      	lsls	r3, r3, #1
 800356e:	6879      	ldr	r1, [r7, #4]
 8003570:	fa01 f303 	lsl.w	r3, r1, r3
 8003574:	431a      	orrs	r2, r3
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	601a      	str	r2, [r3, #0]
}
 800357a:	bf00      	nop
 800357c:	372c      	adds	r7, #44	@ 0x2c
 800357e:	46bd      	mov	sp, r7
 8003580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003584:	4770      	bx	lr

08003586 <LL_GPIO_GetPinMode>:
{
 8003586:	b480      	push	{r7}
 8003588:	b089      	sub	sp, #36	@ 0x24
 800358a:	af00      	add	r7, sp, #0
 800358c:	6078      	str	r0, [r7, #4]
 800358e:	6039      	str	r1, [r7, #0]
  return (uint32_t)(READ_BIT(GPIOx->MODER,
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681a      	ldr	r2, [r3, #0]
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	fa93 f3a3 	rbit	r3, r3
 800359e:	60bb      	str	r3, [r7, #8]
  return result;
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 80035a4:	693b      	ldr	r3, [r7, #16]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d101      	bne.n	80035ae <LL_GPIO_GetPinMode+0x28>
    return 32U;
 80035aa:	2320      	movs	r3, #32
 80035ac:	e003      	b.n	80035b6 <LL_GPIO_GetPinMode+0x30>
  return __builtin_clz(value);
 80035ae:	693b      	ldr	r3, [r7, #16]
 80035b0:	fab3 f383 	clz	r3, r3
 80035b4:	b2db      	uxtb	r3, r3
 80035b6:	005b      	lsls	r3, r3, #1
 80035b8:	2103      	movs	r1, #3
 80035ba:	fa01 f303 	lsl.w	r3, r1, r3
 80035be:	401a      	ands	r2, r3
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035c4:	69bb      	ldr	r3, [r7, #24]
 80035c6:	fa93 f3a3 	rbit	r3, r3
 80035ca:	617b      	str	r3, [r7, #20]
  return result;
 80035cc:	697b      	ldr	r3, [r7, #20]
 80035ce:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 80035d0:	69fb      	ldr	r3, [r7, #28]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d101      	bne.n	80035da <LL_GPIO_GetPinMode+0x54>
    return 32U;
 80035d6:	2320      	movs	r3, #32
 80035d8:	e003      	b.n	80035e2 <LL_GPIO_GetPinMode+0x5c>
  return __builtin_clz(value);
 80035da:	69fb      	ldr	r3, [r7, #28]
 80035dc:	fab3 f383 	clz	r3, r3
 80035e0:	b2db      	uxtb	r3, r3
                             (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin) * 2U));
 80035e2:	005b      	lsls	r3, r3, #1
  return (uint32_t)(READ_BIT(GPIOx->MODER,
 80035e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035e8:	4618      	mov	r0, r3
 80035ea:	3724      	adds	r7, #36	@ 0x24
 80035ec:	46bd      	mov	sp, r7
 80035ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f2:	4770      	bx	lr

080035f4 <LL_GPIO_SetPinOutputType>:
{
 80035f4:	b480      	push	{r7}
 80035f6:	b085      	sub	sp, #20
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	60f8      	str	r0, [r7, #12]
 80035fc:	60b9      	str	r1, [r7, #8]
 80035fe:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	685a      	ldr	r2, [r3, #4]
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	43db      	mvns	r3, r3
 8003608:	401a      	ands	r2, r3
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	6879      	ldr	r1, [r7, #4]
 800360e:	fb01 f303 	mul.w	r3, r1, r3
 8003612:	431a      	orrs	r2, r3
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	605a      	str	r2, [r3, #4]
}
 8003618:	bf00      	nop
 800361a:	3714      	adds	r7, #20
 800361c:	46bd      	mov	sp, r7
 800361e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003622:	4770      	bx	lr

08003624 <LL_GPIO_GetPinOutputType>:
{
 8003624:	b480      	push	{r7}
 8003626:	b087      	sub	sp, #28
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
 800362c:	6039      	str	r1, [r7, #0]
  return (uint32_t)(READ_BIT(GPIOx->OTYPER, Pin) >> POSITION_VAL(Pin));
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	685a      	ldr	r2, [r3, #4]
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	4013      	ands	r3, r2
 8003636:	683a      	ldr	r2, [r7, #0]
 8003638:	613a      	str	r2, [r7, #16]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800363a:	693a      	ldr	r2, [r7, #16]
 800363c:	fa92 f2a2 	rbit	r2, r2
 8003640:	60fa      	str	r2, [r7, #12]
  return result;
 8003642:	68fa      	ldr	r2, [r7, #12]
 8003644:	617a      	str	r2, [r7, #20]
  if (value == 0U)
 8003646:	697a      	ldr	r2, [r7, #20]
 8003648:	2a00      	cmp	r2, #0
 800364a:	d101      	bne.n	8003650 <LL_GPIO_GetPinOutputType+0x2c>
    return 32U;
 800364c:	2220      	movs	r2, #32
 800364e:	e003      	b.n	8003658 <LL_GPIO_GetPinOutputType+0x34>
  return __builtin_clz(value);
 8003650:	697a      	ldr	r2, [r7, #20]
 8003652:	fab2 f282 	clz	r2, r2
 8003656:	b2d2      	uxtb	r2, r2
 8003658:	40d3      	lsrs	r3, r2
}
 800365a:	4618      	mov	r0, r3
 800365c:	371c      	adds	r7, #28
 800365e:	46bd      	mov	sp, r7
 8003660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003664:	4770      	bx	lr

08003666 <LL_GPIO_SetPinSpeed>:
{
 8003666:	b480      	push	{r7}
 8003668:	b08b      	sub	sp, #44	@ 0x2c
 800366a:	af00      	add	r7, sp, #0
 800366c:	60f8      	str	r0, [r7, #12]
 800366e:	60b9      	str	r1, [r7, #8]
 8003670:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	689a      	ldr	r2, [r3, #8]
 8003676:	68bb      	ldr	r3, [r7, #8]
 8003678:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800367a:	697b      	ldr	r3, [r7, #20]
 800367c:	fa93 f3a3 	rbit	r3, r3
 8003680:	613b      	str	r3, [r7, #16]
  return result;
 8003682:	693b      	ldr	r3, [r7, #16]
 8003684:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003686:	69bb      	ldr	r3, [r7, #24]
 8003688:	2b00      	cmp	r3, #0
 800368a:	d101      	bne.n	8003690 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 800368c:	2320      	movs	r3, #32
 800368e:	e003      	b.n	8003698 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8003690:	69bb      	ldr	r3, [r7, #24]
 8003692:	fab3 f383 	clz	r3, r3
 8003696:	b2db      	uxtb	r3, r3
 8003698:	005b      	lsls	r3, r3, #1
 800369a:	2103      	movs	r1, #3
 800369c:	fa01 f303 	lsl.w	r3, r1, r3
 80036a0:	43db      	mvns	r3, r3
 80036a2:	401a      	ands	r2, r3
 80036a4:	68bb      	ldr	r3, [r7, #8]
 80036a6:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036a8:	6a3b      	ldr	r3, [r7, #32]
 80036aa:	fa93 f3a3 	rbit	r3, r3
 80036ae:	61fb      	str	r3, [r7, #28]
  return result;
 80036b0:	69fb      	ldr	r3, [r7, #28]
 80036b2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80036b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d101      	bne.n	80036be <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 80036ba:	2320      	movs	r3, #32
 80036bc:	e003      	b.n	80036c6 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 80036be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036c0:	fab3 f383 	clz	r3, r3
 80036c4:	b2db      	uxtb	r3, r3
 80036c6:	005b      	lsls	r3, r3, #1
 80036c8:	6879      	ldr	r1, [r7, #4]
 80036ca:	fa01 f303 	lsl.w	r3, r1, r3
 80036ce:	431a      	orrs	r2, r3
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	609a      	str	r2, [r3, #8]
}
 80036d4:	bf00      	nop
 80036d6:	372c      	adds	r7, #44	@ 0x2c
 80036d8:	46bd      	mov	sp, r7
 80036da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036de:	4770      	bx	lr

080036e0 <LL_GPIO_GetPinSpeed>:
{
 80036e0:	b480      	push	{r7}
 80036e2:	b089      	sub	sp, #36	@ 0x24
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
 80036e8:	6039      	str	r1, [r7, #0]
  return (uint32_t)(READ_BIT(GPIOx->OSPEEDR,
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	689a      	ldr	r2, [r3, #8]
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	fa93 f3a3 	rbit	r3, r3
 80036f8:	60bb      	str	r3, [r7, #8]
  return result;
 80036fa:	68bb      	ldr	r3, [r7, #8]
 80036fc:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d101      	bne.n	8003708 <LL_GPIO_GetPinSpeed+0x28>
    return 32U;
 8003704:	2320      	movs	r3, #32
 8003706:	e003      	b.n	8003710 <LL_GPIO_GetPinSpeed+0x30>
  return __builtin_clz(value);
 8003708:	693b      	ldr	r3, [r7, #16]
 800370a:	fab3 f383 	clz	r3, r3
 800370e:	b2db      	uxtb	r3, r3
 8003710:	005b      	lsls	r3, r3, #1
 8003712:	2103      	movs	r1, #3
 8003714:	fa01 f303 	lsl.w	r3, r1, r3
 8003718:	401a      	ands	r2, r3
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800371e:	69bb      	ldr	r3, [r7, #24]
 8003720:	fa93 f3a3 	rbit	r3, r3
 8003724:	617b      	str	r3, [r7, #20]
  return result;
 8003726:	697b      	ldr	r3, [r7, #20]
 8003728:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 800372a:	69fb      	ldr	r3, [r7, #28]
 800372c:	2b00      	cmp	r3, #0
 800372e:	d101      	bne.n	8003734 <LL_GPIO_GetPinSpeed+0x54>
    return 32U;
 8003730:	2320      	movs	r3, #32
 8003732:	e003      	b.n	800373c <LL_GPIO_GetPinSpeed+0x5c>
  return __builtin_clz(value);
 8003734:	69fb      	ldr	r3, [r7, #28]
 8003736:	fab3 f383 	clz	r3, r3
 800373a:	b2db      	uxtb	r3, r3
                             (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin) * 2U));
 800373c:	005b      	lsls	r3, r3, #1
  return (uint32_t)(READ_BIT(GPIOx->OSPEEDR,
 800373e:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003742:	4618      	mov	r0, r3
 8003744:	3724      	adds	r7, #36	@ 0x24
 8003746:	46bd      	mov	sp, r7
 8003748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374c:	4770      	bx	lr

0800374e <LL_GPIO_SetPinPull>:
{
 800374e:	b480      	push	{r7}
 8003750:	b08b      	sub	sp, #44	@ 0x2c
 8003752:	af00      	add	r7, sp, #0
 8003754:	60f8      	str	r0, [r7, #12]
 8003756:	60b9      	str	r1, [r7, #8]
 8003758:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	68da      	ldr	r2, [r3, #12]
 800375e:	68bb      	ldr	r3, [r7, #8]
 8003760:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003762:	697b      	ldr	r3, [r7, #20]
 8003764:	fa93 f3a3 	rbit	r3, r3
 8003768:	613b      	str	r3, [r7, #16]
  return result;
 800376a:	693b      	ldr	r3, [r7, #16]
 800376c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800376e:	69bb      	ldr	r3, [r7, #24]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d101      	bne.n	8003778 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8003774:	2320      	movs	r3, #32
 8003776:	e003      	b.n	8003780 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8003778:	69bb      	ldr	r3, [r7, #24]
 800377a:	fab3 f383 	clz	r3, r3
 800377e:	b2db      	uxtb	r3, r3
 8003780:	005b      	lsls	r3, r3, #1
 8003782:	2103      	movs	r1, #3
 8003784:	fa01 f303 	lsl.w	r3, r1, r3
 8003788:	43db      	mvns	r3, r3
 800378a:	401a      	ands	r2, r3
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003790:	6a3b      	ldr	r3, [r7, #32]
 8003792:	fa93 f3a3 	rbit	r3, r3
 8003796:	61fb      	str	r3, [r7, #28]
  return result;
 8003798:	69fb      	ldr	r3, [r7, #28]
 800379a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800379c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d101      	bne.n	80037a6 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 80037a2:	2320      	movs	r3, #32
 80037a4:	e003      	b.n	80037ae <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 80037a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037a8:	fab3 f383 	clz	r3, r3
 80037ac:	b2db      	uxtb	r3, r3
 80037ae:	005b      	lsls	r3, r3, #1
 80037b0:	6879      	ldr	r1, [r7, #4]
 80037b2:	fa01 f303 	lsl.w	r3, r1, r3
 80037b6:	431a      	orrs	r2, r3
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	60da      	str	r2, [r3, #12]
}
 80037bc:	bf00      	nop
 80037be:	372c      	adds	r7, #44	@ 0x2c
 80037c0:	46bd      	mov	sp, r7
 80037c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c6:	4770      	bx	lr

080037c8 <LL_GPIO_GetPinPull>:
{
 80037c8:	b480      	push	{r7}
 80037ca:	b089      	sub	sp, #36	@ 0x24
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
 80037d0:	6039      	str	r1, [r7, #0]
  return (uint32_t)(READ_BIT(GPIOx->PUPDR,
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	68da      	ldr	r2, [r3, #12]
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	fa93 f3a3 	rbit	r3, r3
 80037e0:	60bb      	str	r3, [r7, #8]
  return result;
 80037e2:	68bb      	ldr	r3, [r7, #8]
 80037e4:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 80037e6:	693b      	ldr	r3, [r7, #16]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d101      	bne.n	80037f0 <LL_GPIO_GetPinPull+0x28>
    return 32U;
 80037ec:	2320      	movs	r3, #32
 80037ee:	e003      	b.n	80037f8 <LL_GPIO_GetPinPull+0x30>
  return __builtin_clz(value);
 80037f0:	693b      	ldr	r3, [r7, #16]
 80037f2:	fab3 f383 	clz	r3, r3
 80037f6:	b2db      	uxtb	r3, r3
 80037f8:	005b      	lsls	r3, r3, #1
 80037fa:	2103      	movs	r1, #3
 80037fc:	fa01 f303 	lsl.w	r3, r1, r3
 8003800:	401a      	ands	r2, r3
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003806:	69bb      	ldr	r3, [r7, #24]
 8003808:	fa93 f3a3 	rbit	r3, r3
 800380c:	617b      	str	r3, [r7, #20]
  return result;
 800380e:	697b      	ldr	r3, [r7, #20]
 8003810:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 8003812:	69fb      	ldr	r3, [r7, #28]
 8003814:	2b00      	cmp	r3, #0
 8003816:	d101      	bne.n	800381c <LL_GPIO_GetPinPull+0x54>
    return 32U;
 8003818:	2320      	movs	r3, #32
 800381a:	e003      	b.n	8003824 <LL_GPIO_GetPinPull+0x5c>
  return __builtin_clz(value);
 800381c:	69fb      	ldr	r3, [r7, #28]
 800381e:	fab3 f383 	clz	r3, r3
 8003822:	b2db      	uxtb	r3, r3
                             (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin) * 2U));
 8003824:	005b      	lsls	r3, r3, #1
  return (uint32_t)(READ_BIT(GPIOx->PUPDR,
 8003826:	fa22 f303 	lsr.w	r3, r2, r3
}
 800382a:	4618      	mov	r0, r3
 800382c:	3724      	adds	r7, #36	@ 0x24
 800382e:	46bd      	mov	sp, r7
 8003830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003834:	4770      	bx	lr

08003836 <LL_GPIO_GetAFPin_0_7>:
{
 8003836:	b480      	push	{r7}
 8003838:	b089      	sub	sp, #36	@ 0x24
 800383a:	af00      	add	r7, sp, #0
 800383c:	6078      	str	r0, [r7, #4]
 800383e:	6039      	str	r1, [r7, #0]
  return (uint32_t)(READ_BIT(GPIOx->AFR[0],
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6a1a      	ldr	r2, [r3, #32]
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	fa93 f3a3 	rbit	r3, r3
 800384e:	60bb      	str	r3, [r7, #8]
  return result;
 8003850:	68bb      	ldr	r3, [r7, #8]
 8003852:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 8003854:	693b      	ldr	r3, [r7, #16]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d101      	bne.n	800385e <LL_GPIO_GetAFPin_0_7+0x28>
    return 32U;
 800385a:	2320      	movs	r3, #32
 800385c:	e003      	b.n	8003866 <LL_GPIO_GetAFPin_0_7+0x30>
  return __builtin_clz(value);
 800385e:	693b      	ldr	r3, [r7, #16]
 8003860:	fab3 f383 	clz	r3, r3
 8003864:	b2db      	uxtb	r3, r3
 8003866:	009b      	lsls	r3, r3, #2
 8003868:	210f      	movs	r1, #15
 800386a:	fa01 f303 	lsl.w	r3, r1, r3
 800386e:	401a      	ands	r2, r3
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003874:	69bb      	ldr	r3, [r7, #24]
 8003876:	fa93 f3a3 	rbit	r3, r3
 800387a:	617b      	str	r3, [r7, #20]
  return result;
 800387c:	697b      	ldr	r3, [r7, #20]
 800387e:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 8003880:	69fb      	ldr	r3, [r7, #28]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d101      	bne.n	800388a <LL_GPIO_GetAFPin_0_7+0x54>
    return 32U;
 8003886:	2320      	movs	r3, #32
 8003888:	e003      	b.n	8003892 <LL_GPIO_GetAFPin_0_7+0x5c>
  return __builtin_clz(value);
 800388a:	69fb      	ldr	r3, [r7, #28]
 800388c:	fab3 f383 	clz	r3, r3
 8003890:	b2db      	uxtb	r3, r3
                             (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U))) >> (POSITION_VAL(Pin) * 4U));
 8003892:	009b      	lsls	r3, r3, #2
  return (uint32_t)(READ_BIT(GPIOx->AFR[0],
 8003894:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003898:	4618      	mov	r0, r3
 800389a:	3724      	adds	r7, #36	@ 0x24
 800389c:	46bd      	mov	sp, r7
 800389e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a2:	4770      	bx	lr

080038a4 <LL_GPIO_GetAFPin_8_15>:
{
 80038a4:	b480      	push	{r7}
 80038a6:	b089      	sub	sp, #36	@ 0x24
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
 80038ac:	6039      	str	r1, [r7, #0]
  return (uint32_t)(READ_BIT(GPIOx->AFR[1],
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	0a1b      	lsrs	r3, r3, #8
 80038b6:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	fa93 f3a3 	rbit	r3, r3
 80038be:	60bb      	str	r3, [r7, #8]
  return result;
 80038c0:	68bb      	ldr	r3, [r7, #8]
 80038c2:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 80038c4:	693b      	ldr	r3, [r7, #16]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d101      	bne.n	80038ce <LL_GPIO_GetAFPin_8_15+0x2a>
    return 32U;
 80038ca:	2320      	movs	r3, #32
 80038cc:	e003      	b.n	80038d6 <LL_GPIO_GetAFPin_8_15+0x32>
  return __builtin_clz(value);
 80038ce:	693b      	ldr	r3, [r7, #16]
 80038d0:	fab3 f383 	clz	r3, r3
 80038d4:	b2db      	uxtb	r3, r3
 80038d6:	009b      	lsls	r3, r3, #2
 80038d8:	210f      	movs	r1, #15
 80038da:	fa01 f303 	lsl.w	r3, r1, r3
 80038de:	401a      	ands	r2, r3
                             (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U))) >> (POSITION_VAL(Pin >> 8U) * 4U));
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	0a1b      	lsrs	r3, r3, #8
 80038e4:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038e6:	69bb      	ldr	r3, [r7, #24]
 80038e8:	fa93 f3a3 	rbit	r3, r3
 80038ec:	617b      	str	r3, [r7, #20]
  return result;
 80038ee:	697b      	ldr	r3, [r7, #20]
 80038f0:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 80038f2:	69fb      	ldr	r3, [r7, #28]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d101      	bne.n	80038fc <LL_GPIO_GetAFPin_8_15+0x58>
    return 32U;
 80038f8:	2320      	movs	r3, #32
 80038fa:	e003      	b.n	8003904 <LL_GPIO_GetAFPin_8_15+0x60>
  return __builtin_clz(value);
 80038fc:	69fb      	ldr	r3, [r7, #28]
 80038fe:	fab3 f383 	clz	r3, r3
 8003902:	b2db      	uxtb	r3, r3
 8003904:	009b      	lsls	r3, r3, #2
  return (uint32_t)(READ_BIT(GPIOx->AFR[1],
 8003906:	fa22 f303 	lsr.w	r3, r2, r3
}
 800390a:	4618      	mov	r0, r3
 800390c:	3724      	adds	r7, #36	@ 0x24
 800390e:	46bd      	mov	sp, r7
 8003910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003914:	4770      	bx	lr

08003916 <LL_GPIO_IsInputPinSet>:
{
 8003916:	b480      	push	{r7}
 8003918:	b083      	sub	sp, #12
 800391a:	af00      	add	r7, sp, #0
 800391c:	6078      	str	r0, [r7, #4]
 800391e:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	691a      	ldr	r2, [r3, #16]
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	4013      	ands	r3, r2
 8003928:	683a      	ldr	r2, [r7, #0]
 800392a:	429a      	cmp	r2, r3
 800392c:	bf0c      	ite	eq
 800392e:	2301      	moveq	r3, #1
 8003930:	2300      	movne	r3, #0
 8003932:	b2db      	uxtb	r3, r3
}
 8003934:	4618      	mov	r0, r3
 8003936:	370c      	adds	r7, #12
 8003938:	46bd      	mov	sp, r7
 800393a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393e:	4770      	bx	lr

08003940 <LL_GPIO_IsOutputPinSet>:
{
 8003940:	b480      	push	{r7}
 8003942:	b083      	sub	sp, #12
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
 8003948:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->ODR, PinMask) == (PinMask));
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	695a      	ldr	r2, [r3, #20]
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	4013      	ands	r3, r2
 8003952:	683a      	ldr	r2, [r7, #0]
 8003954:	429a      	cmp	r2, r3
 8003956:	bf0c      	ite	eq
 8003958:	2301      	moveq	r3, #1
 800395a:	2300      	movne	r3, #0
 800395c:	b2db      	uxtb	r3, r3
}
 800395e:	4618      	mov	r0, r3
 8003960:	370c      	adds	r7, #12
 8003962:	46bd      	mov	sp, r7
 8003964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003968:	4770      	bx	lr

0800396a <LL_GPIO_SetOutputPin>:
{
 800396a:	b480      	push	{r7}
 800396c:	b083      	sub	sp, #12
 800396e:	af00      	add	r7, sp, #0
 8003970:	6078      	str	r0, [r7, #4]
 8003972:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	683a      	ldr	r2, [r7, #0]
 8003978:	619a      	str	r2, [r3, #24]
}
 800397a:	bf00      	nop
 800397c:	370c      	adds	r7, #12
 800397e:	46bd      	mov	sp, r7
 8003980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003984:	4770      	bx	lr

08003986 <LL_GPIO_ResetOutputPin>:
{
 8003986:	b480      	push	{r7}
 8003988:	b083      	sub	sp, #12
 800398a:	af00      	add	r7, sp, #0
 800398c:	6078      	str	r0, [r7, #4]
 800398e:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	041a      	lsls	r2, r3, #16
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	619a      	str	r2, [r3, #24]
}
 8003998:	bf00      	nop
 800399a:	370c      	adds	r7, #12
 800399c:	46bd      	mov	sp, r7
 800399e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a2:	4770      	bx	lr

080039a4 <dio_init>:
 * This function initializes the dio singleton module. Generally, it should not
 * access other modules as they might not have been initialized yet. An
 * exception is the log module.
 */
int32_t dio_init(struct dio_cfg* _cfg)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b086      	sub	sp, #24
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
    uint32_t idx;
    const struct dio_in_info* dii;
    const struct dio_out_info* doi;

    cfg = _cfg;
 80039ac:	4a33      	ldr	r2, [pc, #204]	@ (8003a7c <dio_init+0xd8>)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6013      	str	r3, [r2, #0]

    for (idx = 0; idx < cfg->num_inputs; idx++) {
 80039b2:	2300      	movs	r3, #0
 80039b4:	617b      	str	r3, [r7, #20]
 80039b6:	e01d      	b.n	80039f4 <dio_init+0x50>
        dii = &cfg->inputs[idx];
 80039b8:	4b30      	ldr	r3, [pc, #192]	@ (8003a7c <dio_init+0xd8>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	6859      	ldr	r1, [r3, #4]
 80039be:	697a      	ldr	r2, [r7, #20]
 80039c0:	4613      	mov	r3, r2
 80039c2:	009b      	lsls	r3, r3, #2
 80039c4:	4413      	add	r3, r2
 80039c6:	009b      	lsls	r3, r3, #2
 80039c8:	440b      	add	r3, r1
 80039ca:	60fb      	str	r3, [r7, #12]
        LL_GPIO_SetPinPull(dii->port, dii->pin, dii->pull);
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	6858      	ldr	r0, [r3, #4]
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	6899      	ldr	r1, [r3, #8]
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	68db      	ldr	r3, [r3, #12]
 80039d8:	461a      	mov	r2, r3
 80039da:	f7ff feb8 	bl	800374e <LL_GPIO_SetPinPull>
        LL_GPIO_SetPinMode(dii->port, dii->pin, LL_GPIO_MODE_INPUT);
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	6858      	ldr	r0, [r3, #4]
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	689b      	ldr	r3, [r3, #8]
 80039e6:	2200      	movs	r2, #0
 80039e8:	4619      	mov	r1, r3
 80039ea:	f7ff fd8f 	bl	800350c <LL_GPIO_SetPinMode>
    for (idx = 0; idx < cfg->num_inputs; idx++) {
 80039ee:	697b      	ldr	r3, [r7, #20]
 80039f0:	3301      	adds	r3, #1
 80039f2:	617b      	str	r3, [r7, #20]
 80039f4:	4b21      	ldr	r3, [pc, #132]	@ (8003a7c <dio_init+0xd8>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	697a      	ldr	r2, [r7, #20]
 80039fc:	429a      	cmp	r2, r3
 80039fe:	d3db      	bcc.n	80039b8 <dio_init+0x14>
    }
    for (idx = 0; idx < cfg->num_outputs; idx++) {
 8003a00:	2300      	movs	r3, #0
 8003a02:	617b      	str	r3, [r7, #20]
 8003a04:	e02f      	b.n	8003a66 <dio_init+0xc2>
        doi = &cfg->outputs[idx];
 8003a06:	4b1d      	ldr	r3, [pc, #116]	@ (8003a7c <dio_init+0xd8>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	68d9      	ldr	r1, [r3, #12]
 8003a0c:	697a      	ldr	r2, [r7, #20]
 8003a0e:	4613      	mov	r3, r2
 8003a10:	00db      	lsls	r3, r3, #3
 8003a12:	1a9b      	subs	r3, r3, r2
 8003a14:	009b      	lsls	r3, r3, #2
 8003a16:	440b      	add	r3, r1
 8003a18:	613b      	str	r3, [r7, #16]
        LL_GPIO_SetPinSpeed(doi->port, doi->pin, doi->speed);
 8003a1a:	693b      	ldr	r3, [r7, #16]
 8003a1c:	6858      	ldr	r0, [r3, #4]
 8003a1e:	693b      	ldr	r3, [r7, #16]
 8003a20:	6899      	ldr	r1, [r3, #8]
 8003a22:	693b      	ldr	r3, [r7, #16]
 8003a24:	695b      	ldr	r3, [r3, #20]
 8003a26:	461a      	mov	r2, r3
 8003a28:	f7ff fe1d 	bl	8003666 <LL_GPIO_SetPinSpeed>
        LL_GPIO_SetPinOutputType(doi->port, doi->pin,  doi->output_type);
 8003a2c:	693b      	ldr	r3, [r7, #16]
 8003a2e:	6858      	ldr	r0, [r3, #4]
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	6899      	ldr	r1, [r3, #8]
 8003a34:	693b      	ldr	r3, [r7, #16]
 8003a36:	699b      	ldr	r3, [r3, #24]
 8003a38:	461a      	mov	r2, r3
 8003a3a:	f7ff fddb 	bl	80035f4 <LL_GPIO_SetPinOutputType>
        LL_GPIO_SetPinPull(doi->port, doi->pin, doi->pull);
 8003a3e:	693b      	ldr	r3, [r7, #16]
 8003a40:	6858      	ldr	r0, [r3, #4]
 8003a42:	693b      	ldr	r3, [r7, #16]
 8003a44:	6899      	ldr	r1, [r3, #8]
 8003a46:	693b      	ldr	r3, [r7, #16]
 8003a48:	68db      	ldr	r3, [r3, #12]
 8003a4a:	461a      	mov	r2, r3
 8003a4c:	f7ff fe7f 	bl	800374e <LL_GPIO_SetPinPull>
        LL_GPIO_SetPinMode(doi->port, doi->pin, LL_GPIO_MODE_OUTPUT);
 8003a50:	693b      	ldr	r3, [r7, #16]
 8003a52:	6858      	ldr	r0, [r3, #4]
 8003a54:	693b      	ldr	r3, [r7, #16]
 8003a56:	689b      	ldr	r3, [r3, #8]
 8003a58:	2201      	movs	r2, #1
 8003a5a:	4619      	mov	r1, r3
 8003a5c:	f7ff fd56 	bl	800350c <LL_GPIO_SetPinMode>
    for (idx = 0; idx < cfg->num_outputs; idx++) {
 8003a60:	697b      	ldr	r3, [r7, #20]
 8003a62:	3301      	adds	r3, #1
 8003a64:	617b      	str	r3, [r7, #20]
 8003a66:	4b05      	ldr	r3, [pc, #20]	@ (8003a7c <dio_init+0xd8>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	689b      	ldr	r3, [r3, #8]
 8003a6c:	697a      	ldr	r2, [r7, #20]
 8003a6e:	429a      	cmp	r2, r3
 8003a70:	d3c9      	bcc.n	8003a06 <dio_init+0x62>
    }
    return 0;
 8003a72:	2300      	movs	r3, #0
}
 8003a74:	4618      	mov	r0, r3
 8003a76:	3718      	adds	r7, #24
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bd80      	pop	{r7, pc}
 8003a7c:	200003c0 	.word	0x200003c0

08003a80 <dio_start>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * This function starts the dio singleton module, to enter normal operation.
 */
int32_t dio_start(void)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b082      	sub	sp, #8
 8003a84:	af00      	add	r7, sp, #0
    int32_t result;

    result = cmd_register(&cmd_info);
 8003a86:	480d      	ldr	r0, [pc, #52]	@ (8003abc <dio_start+0x3c>)
 8003a88:	f7fe ff36 	bl	80028f8 <cmd_register>
 8003a8c:	6078      	str	r0, [r7, #4]
    if (result < 0) {
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	da0e      	bge.n	8003ab2 <dio_start+0x32>
        log_error("dio_start: cmd error %d\n", result);
 8003a94:	4b0a      	ldr	r3, [pc, #40]	@ (8003ac0 <dio_start+0x40>)
 8003a96:	781b      	ldrb	r3, [r3, #0]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d007      	beq.n	8003aac <dio_start+0x2c>
 8003a9c:	4b09      	ldr	r3, [pc, #36]	@ (8003ac4 <dio_start+0x44>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	dd03      	ble.n	8003aac <dio_start+0x2c>
 8003aa4:	6879      	ldr	r1, [r7, #4]
 8003aa6:	4808      	ldr	r0, [pc, #32]	@ (8003ac8 <dio_start+0x48>)
 8003aa8:	f001 fe46 	bl	8005738 <log_printf>
        return MOD_ERR_RESOURCE;
 8003aac:	f06f 0301 	mvn.w	r3, #1
 8003ab0:	e000      	b.n	8003ab4 <dio_start+0x34>
    }
    return 0;
 8003ab2:	2300      	movs	r3, #0
}
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	3708      	adds	r7, #8
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	bd80      	pop	{r7, pc}
 8003abc:	20000130 	.word	0x20000130
 8003ac0:	200001dc 	.word	0x200001dc
 8003ac4:	2000012c 	.word	0x2000012c
 8003ac8:	080098d4 	.word	0x080098d4

08003acc <dio_get>:
 *
 * @return Input state (0/1), else a "MOD_ERR" value (< 0). See code for
 *         details.
 */
int32_t dio_get(uint32_t din_idx)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b082      	sub	sp, #8
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
    if (din_idx >= cfg->num_inputs)
 8003ad4:	4b17      	ldr	r3, [pc, #92]	@ (8003b34 <dio_get+0x68>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	687a      	ldr	r2, [r7, #4]
 8003adc:	429a      	cmp	r2, r3
 8003ade:	d302      	bcc.n	8003ae6 <dio_get+0x1a>
        return MOD_ERR_ARG;
 8003ae0:	f04f 33ff 	mov.w	r3, #4294967295
 8003ae4:	e021      	b.n	8003b2a <dio_get+0x5e>
    return LL_GPIO_IsInputPinSet(cfg->inputs[din_idx].port,
 8003ae6:	4b13      	ldr	r3, [pc, #76]	@ (8003b34 <dio_get+0x68>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	6859      	ldr	r1, [r3, #4]
 8003aec:	687a      	ldr	r2, [r7, #4]
 8003aee:	4613      	mov	r3, r2
 8003af0:	009b      	lsls	r3, r3, #2
 8003af2:	4413      	add	r3, r2
 8003af4:	009b      	lsls	r3, r3, #2
 8003af6:	440b      	add	r3, r1
 8003af8:	6858      	ldr	r0, [r3, #4]
                                 cfg->inputs[din_idx].pin) ^
 8003afa:	4b0e      	ldr	r3, [pc, #56]	@ (8003b34 <dio_get+0x68>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	6859      	ldr	r1, [r3, #4]
 8003b00:	687a      	ldr	r2, [r7, #4]
 8003b02:	4613      	mov	r3, r2
 8003b04:	009b      	lsls	r3, r3, #2
 8003b06:	4413      	add	r3, r2
 8003b08:	009b      	lsls	r3, r3, #2
 8003b0a:	440b      	add	r3, r1
 8003b0c:	689b      	ldr	r3, [r3, #8]
    return LL_GPIO_IsInputPinSet(cfg->inputs[din_idx].port,
 8003b0e:	4619      	mov	r1, r3
 8003b10:	f7ff ff01 	bl	8003916 <LL_GPIO_IsInputPinSet>
        cfg->inputs[din_idx].invert;
 8003b14:	4b07      	ldr	r3, [pc, #28]	@ (8003b34 <dio_get+0x68>)
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	6859      	ldr	r1, [r3, #4]
 8003b1a:	687a      	ldr	r2, [r7, #4]
 8003b1c:	4613      	mov	r3, r2
 8003b1e:	009b      	lsls	r3, r3, #2
 8003b20:	4413      	add	r3, r2
 8003b22:	009b      	lsls	r3, r3, #2
 8003b24:	440b      	add	r3, r1
 8003b26:	7c1b      	ldrb	r3, [r3, #16]
                                 cfg->inputs[din_idx].pin) ^
 8003b28:	4043      	eors	r3, r0
}
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	3708      	adds	r7, #8
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	bd80      	pop	{r7, pc}
 8003b32:	bf00      	nop
 8003b34:	200003c0 	.word	0x200003c0

08003b38 <dio_get_out>:
 *
 * @return Output state (0/1), else a "MOD_ERR" value (< 0). See code for
 *         details.
 */
int32_t dio_get_out(uint32_t dout_idx)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b082      	sub	sp, #8
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
    if (dout_idx >= cfg->num_outputs)
 8003b40:	4b17      	ldr	r3, [pc, #92]	@ (8003ba0 <dio_get_out+0x68>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	689b      	ldr	r3, [r3, #8]
 8003b46:	687a      	ldr	r2, [r7, #4]
 8003b48:	429a      	cmp	r2, r3
 8003b4a:	d302      	bcc.n	8003b52 <dio_get_out+0x1a>
        return MOD_ERR_ARG;
 8003b4c:	f04f 33ff 	mov.w	r3, #4294967295
 8003b50:	e021      	b.n	8003b96 <dio_get_out+0x5e>

    return LL_GPIO_IsOutputPinSet(cfg->outputs[dout_idx].port,
 8003b52:	4b13      	ldr	r3, [pc, #76]	@ (8003ba0 <dio_get_out+0x68>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	68d9      	ldr	r1, [r3, #12]
 8003b58:	687a      	ldr	r2, [r7, #4]
 8003b5a:	4613      	mov	r3, r2
 8003b5c:	00db      	lsls	r3, r3, #3
 8003b5e:	1a9b      	subs	r3, r3, r2
 8003b60:	009b      	lsls	r3, r3, #2
 8003b62:	440b      	add	r3, r1
 8003b64:	6858      	ldr	r0, [r3, #4]
                                  cfg->outputs[dout_idx].pin) ^
 8003b66:	4b0e      	ldr	r3, [pc, #56]	@ (8003ba0 <dio_get_out+0x68>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	68d9      	ldr	r1, [r3, #12]
 8003b6c:	687a      	ldr	r2, [r7, #4]
 8003b6e:	4613      	mov	r3, r2
 8003b70:	00db      	lsls	r3, r3, #3
 8003b72:	1a9b      	subs	r3, r3, r2
 8003b74:	009b      	lsls	r3, r3, #2
 8003b76:	440b      	add	r3, r1
 8003b78:	689b      	ldr	r3, [r3, #8]
    return LL_GPIO_IsOutputPinSet(cfg->outputs[dout_idx].port,
 8003b7a:	4619      	mov	r1, r3
 8003b7c:	f7ff fee0 	bl	8003940 <LL_GPIO_IsOutputPinSet>
        cfg->outputs[dout_idx].invert;
 8003b80:	4b07      	ldr	r3, [pc, #28]	@ (8003ba0 <dio_get_out+0x68>)
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	68d9      	ldr	r1, [r3, #12]
 8003b86:	687a      	ldr	r2, [r7, #4]
 8003b88:	4613      	mov	r3, r2
 8003b8a:	00db      	lsls	r3, r3, #3
 8003b8c:	1a9b      	subs	r3, r3, r2
 8003b8e:	009b      	lsls	r3, r3, #2
 8003b90:	440b      	add	r3, r1
 8003b92:	7c1b      	ldrb	r3, [r3, #16]
                                  cfg->outputs[dout_idx].pin) ^
 8003b94:	4043      	eors	r3, r0
}
 8003b96:	4618      	mov	r0, r3
 8003b98:	3708      	adds	r7, #8
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}
 8003b9e:	bf00      	nop
 8003ba0:	200003c0 	.word	0x200003c0

08003ba4 <dio_set>:
 * @param[in] value Output value 0/1.
 *
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 */
int32_t dio_set(uint32_t dout_idx, uint32_t value)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b082      	sub	sp, #8
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
 8003bac:	6039      	str	r1, [r7, #0]
    if (dout_idx >= cfg->num_outputs)
 8003bae:	4b25      	ldr	r3, [pc, #148]	@ (8003c44 <dio_set+0xa0>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	689b      	ldr	r3, [r3, #8]
 8003bb4:	687a      	ldr	r2, [r7, #4]
 8003bb6:	429a      	cmp	r2, r3
 8003bb8:	d302      	bcc.n	8003bc0 <dio_set+0x1c>
        return MOD_ERR_ARG;
 8003bba:	f04f 33ff 	mov.w	r3, #4294967295
 8003bbe:	e03d      	b.n	8003c3c <dio_set+0x98>
    if (value ^ cfg->outputs[dout_idx].invert) {
 8003bc0:	4b20      	ldr	r3, [pc, #128]	@ (8003c44 <dio_set+0xa0>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	68d9      	ldr	r1, [r3, #12]
 8003bc6:	687a      	ldr	r2, [r7, #4]
 8003bc8:	4613      	mov	r3, r2
 8003bca:	00db      	lsls	r3, r3, #3
 8003bcc:	1a9b      	subs	r3, r3, r2
 8003bce:	009b      	lsls	r3, r3, #2
 8003bd0:	440b      	add	r3, r1
 8003bd2:	7c1b      	ldrb	r3, [r3, #16]
 8003bd4:	461a      	mov	r2, r3
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d017      	beq.n	8003c0c <dio_set+0x68>
        LL_GPIO_SetOutputPin(cfg->outputs[dout_idx].port,
 8003bdc:	4b19      	ldr	r3, [pc, #100]	@ (8003c44 <dio_set+0xa0>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	68d9      	ldr	r1, [r3, #12]
 8003be2:	687a      	ldr	r2, [r7, #4]
 8003be4:	4613      	mov	r3, r2
 8003be6:	00db      	lsls	r3, r3, #3
 8003be8:	1a9b      	subs	r3, r3, r2
 8003bea:	009b      	lsls	r3, r3, #2
 8003bec:	440b      	add	r3, r1
 8003bee:	6858      	ldr	r0, [r3, #4]
                             cfg->outputs[dout_idx].pin);
 8003bf0:	4b14      	ldr	r3, [pc, #80]	@ (8003c44 <dio_set+0xa0>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	68d9      	ldr	r1, [r3, #12]
 8003bf6:	687a      	ldr	r2, [r7, #4]
 8003bf8:	4613      	mov	r3, r2
 8003bfa:	00db      	lsls	r3, r3, #3
 8003bfc:	1a9b      	subs	r3, r3, r2
 8003bfe:	009b      	lsls	r3, r3, #2
 8003c00:	440b      	add	r3, r1
 8003c02:	689b      	ldr	r3, [r3, #8]
        LL_GPIO_SetOutputPin(cfg->outputs[dout_idx].port,
 8003c04:	4619      	mov	r1, r3
 8003c06:	f7ff feb0 	bl	800396a <LL_GPIO_SetOutputPin>
 8003c0a:	e016      	b.n	8003c3a <dio_set+0x96>
    } else {
        LL_GPIO_ResetOutputPin(cfg->outputs[dout_idx].port,
 8003c0c:	4b0d      	ldr	r3, [pc, #52]	@ (8003c44 <dio_set+0xa0>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	68d9      	ldr	r1, [r3, #12]
 8003c12:	687a      	ldr	r2, [r7, #4]
 8003c14:	4613      	mov	r3, r2
 8003c16:	00db      	lsls	r3, r3, #3
 8003c18:	1a9b      	subs	r3, r3, r2
 8003c1a:	009b      	lsls	r3, r3, #2
 8003c1c:	440b      	add	r3, r1
 8003c1e:	6858      	ldr	r0, [r3, #4]
                               cfg->outputs[dout_idx].pin);
 8003c20:	4b08      	ldr	r3, [pc, #32]	@ (8003c44 <dio_set+0xa0>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	68d9      	ldr	r1, [r3, #12]
 8003c26:	687a      	ldr	r2, [r7, #4]
 8003c28:	4613      	mov	r3, r2
 8003c2a:	00db      	lsls	r3, r3, #3
 8003c2c:	1a9b      	subs	r3, r3, r2
 8003c2e:	009b      	lsls	r3, r3, #2
 8003c30:	440b      	add	r3, r1
 8003c32:	689b      	ldr	r3, [r3, #8]
        LL_GPIO_ResetOutputPin(cfg->outputs[dout_idx].port,
 8003c34:	4619      	mov	r1, r3
 8003c36:	f7ff fea6 	bl	8003986 <LL_GPIO_ResetOutputPin>
    }
    return 0;
 8003c3a:	2300      	movs	r3, #0
}
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	3708      	adds	r7, #8
 8003c40:	46bd      	mov	sp, r7
 8003c42:	bd80      	pop	{r7, pc}
 8003c44:	200003c0 	.word	0x200003c0

08003c48 <cmd_dio_status>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * Command usage: dio status [port <port-letter>]
 */
static int32_t cmd_dio_status(int32_t argc, const char** argv)
{
 8003c48:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003c4c:	b0a1      	sub	sp, #132	@ 0x84
 8003c4e:	af06      	add	r7, sp, #24
 8003c50:	60f8      	str	r0, [r7, #12]
 8003c52:	60b9      	str	r1, [r7, #8]
    uint32_t idx;

    if (argc == 4 && strcasecmp(argv[2], "port") == 0) {
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	2b04      	cmp	r3, #4
 8003c58:	f040 80cd 	bne.w	8003df6 <cmd_dio_status+0x1ae>
 8003c5c:	68bb      	ldr	r3, [r7, #8]
 8003c5e:	3308      	adds	r3, #8
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	498e      	ldr	r1, [pc, #568]	@ (8003e9c <cmd_dio_status+0x254>)
 8003c64:	4618      	mov	r0, r3
 8003c66:	f004 fa69 	bl	800813c <strcasecmp>
 8003c6a:	4603      	mov	r3, r0
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	f040 80c2 	bne.w	8003df6 <cmd_dio_status+0x1ae>
        const char* port_name_param = argv[3];
 8003c72:	68bb      	ldr	r3, [r7, #8]
 8003c74:	68db      	ldr	r3, [r3, #12]
 8003c76:	65fb      	str	r3, [r7, #92]	@ 0x5c
        struct port_info
        {
            GPIO_TypeDef* port;
            const char* name;
            const uint32_t clk_enable_mask;
        } ports[] = {
 8003c78:	4a89      	ldr	r2, [pc, #548]	@ (8003ea0 <cmd_dio_status+0x258>)
 8003c7a:	f107 0310 	add.w	r3, r7, #16
 8003c7e:	4611      	mov	r1, r2
 8003c80:	2248      	movs	r2, #72	@ 0x48
 8003c82:	4618      	mov	r0, r3
 8003c84:	f004 fafc 	bl	8008280 <memcpy>
#endif
#ifdef GPIOK
            {GPIOK, "K", LL_AHB1_GRP1_PERIPH_GPIOK},
#endif
        };
        for (idx = 0; idx < ARRAY_SIZE(ports); idx++) {
 8003c88:	2300      	movs	r3, #0
 8003c8a:	667b      	str	r3, [r7, #100]	@ 0x64
 8003c8c:	e0ad      	b.n	8003dea <cmd_dio_status+0x1a2>
            struct port_info* port = &ports[idx];
 8003c8e:	f107 0110 	add.w	r1, r7, #16
 8003c92:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003c94:	4613      	mov	r3, r2
 8003c96:	005b      	lsls	r3, r3, #1
 8003c98:	4413      	add	r3, r2
 8003c9a:	009b      	lsls	r3, r3, #2
 8003c9c:	440b      	add	r3, r1
 8003c9e:	65bb      	str	r3, [r7, #88]	@ 0x58
            uint32_t pin_idx;
            if (strcasecmp(port->name, port_name_param) != 0)
 8003ca0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003ca2:	685b      	ldr	r3, [r3, #4]
 8003ca4:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	f004 fa48 	bl	800813c <strcasecmp>
 8003cac:	4603      	mov	r3, r0
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	f040 8097 	bne.w	8003de2 <cmd_dio_status+0x19a>
                continue;
            printc("Port %s:", port->name);
 8003cb4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	4619      	mov	r1, r3
 8003cba:	487a      	ldr	r0, [pc, #488]	@ (8003ea4 <cmd_dio_status+0x25c>)
 8003cbc:	f7ff fb60 	bl	8003380 <printc>
            if (!LL_AHB1_GRP1_IsEnabledClock(port->clk_enable_mask)) {
 8003cc0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003cc2:	689b      	ldr	r3, [r3, #8]
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	f7ff fc0b 	bl	80034e0 <LL_AHB1_GRP1_IsEnabledClock>
 8003cca:	4603      	mov	r3, r0
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d103      	bne.n	8003cd8 <cmd_dio_status+0x90>
                printc(" Clock not enabled\n");
 8003cd0:	4875      	ldr	r0, [pc, #468]	@ (8003ea8 <cmd_dio_status+0x260>)
 8003cd2:	f7ff fb55 	bl	8003380 <printc>
                continue;
 8003cd6:	e085      	b.n	8003de4 <cmd_dio_status+0x19c>
            }
            printc("\nPin In Out Mode AF OT PS PP\n--- -- --- ---- -- -- -- --\n");
 8003cd8:	4874      	ldr	r0, [pc, #464]	@ (8003eac <cmd_dio_status+0x264>)
 8003cda:	f7ff fb51 	bl	8003380 <printc>
            for (pin_idx = 0; pin_idx < 16; pin_idx++) {
 8003cde:	2300      	movs	r3, #0
 8003ce0:	663b      	str	r3, [r7, #96]	@ 0x60
 8003ce2:	e07a      	b.n	8003dda <cmd_dio_status+0x192>
                printc("%3lu %2lu %3lu %4s %2lu %2s %2s %2s\n",
 8003ce4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003ce6:	681a      	ldr	r2, [r3, #0]
                       pin_idx, 
                       LL_GPIO_IsInputPinSet(port->port, 1 << pin_idx),
 8003ce8:	2101      	movs	r1, #1
 8003cea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003cec:	fa01 f303 	lsl.w	r3, r1, r3
                printc("%3lu %2lu %3lu %4s %2lu %2s %2s %2s\n",
 8003cf0:	4619      	mov	r1, r3
 8003cf2:	4610      	mov	r0, r2
 8003cf4:	f7ff fe0f 	bl	8003916 <LL_GPIO_IsInputPinSet>
 8003cf8:	4680      	mov	r8, r0
 8003cfa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003cfc:	681a      	ldr	r2, [r3, #0]
                       LL_GPIO_IsOutputPinSet(port->port, 1 << pin_idx),
 8003cfe:	2101      	movs	r1, #1
 8003d00:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003d02:	fa01 f303 	lsl.w	r3, r1, r3
                printc("%3lu %2lu %3lu %4s %2lu %2s %2s %2s\n",
 8003d06:	4619      	mov	r1, r3
 8003d08:	4610      	mov	r0, r2
 8003d0a:	f7ff fe19 	bl	8003940 <LL_GPIO_IsOutputPinSet>
 8003d0e:	4681      	mov	r9, r0
 8003d10:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003d12:	681a      	ldr	r2, [r3, #0]
                       gpio_pin_mode_to_str(LL_GPIO_GetPinMode(port->port, 1 << pin_idx)),
 8003d14:	2101      	movs	r1, #1
 8003d16:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003d18:	fa01 f303 	lsl.w	r3, r1, r3
                printc("%3lu %2lu %3lu %4s %2lu %2s %2s %2s\n",
 8003d1c:	4619      	mov	r1, r3
 8003d1e:	4610      	mov	r0, r2
 8003d20:	f7ff fc31 	bl	8003586 <LL_GPIO_GetPinMode>
 8003d24:	4603      	mov	r3, r0
 8003d26:	4618      	mov	r0, r3
 8003d28:	f000 f9fc 	bl	8004124 <gpio_pin_mode_to_str>
 8003d2c:	4605      	mov	r5, r0
 8003d2e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003d30:	2b07      	cmp	r3, #7
 8003d32:	d80b      	bhi.n	8003d4c <cmd_dio_status+0x104>
                       pin_idx <= 7 ?
                       LL_GPIO_GetAFPin_0_7(port->port, 1 << pin_idx) :
 8003d34:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003d36:	681a      	ldr	r2, [r3, #0]
 8003d38:	2101      	movs	r1, #1
 8003d3a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003d3c:	fa01 f303 	lsl.w	r3, r1, r3
 8003d40:	4619      	mov	r1, r3
 8003d42:	4610      	mov	r0, r2
 8003d44:	f7ff fd77 	bl	8003836 <LL_GPIO_GetAFPin_0_7>
 8003d48:	4604      	mov	r4, r0
 8003d4a:	e00a      	b.n	8003d62 <cmd_dio_status+0x11a>
                       LL_GPIO_GetAFPin_8_15(port->port, 1 << pin_idx),
 8003d4c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003d4e:	681a      	ldr	r2, [r3, #0]
 8003d50:	2101      	movs	r1, #1
 8003d52:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003d54:	fa01 f303 	lsl.w	r3, r1, r3
 8003d58:	4619      	mov	r1, r3
 8003d5a:	4610      	mov	r0, r2
 8003d5c:	f7ff fda2 	bl	80038a4 <LL_GPIO_GetAFPin_8_15>
 8003d60:	4604      	mov	r4, r0
                printc("%3lu %2lu %3lu %4s %2lu %2s %2s %2s\n",
 8003d62:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003d64:	681a      	ldr	r2, [r3, #0]
                       gpio_output_type_to_str(LL_GPIO_GetPinOutputType(port->port, 1 << pin_idx)),
 8003d66:	2101      	movs	r1, #1
 8003d68:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003d6a:	fa01 f303 	lsl.w	r3, r1, r3
                printc("%3lu %2lu %3lu %4s %2lu %2s %2s %2s\n",
 8003d6e:	4619      	mov	r1, r3
 8003d70:	4610      	mov	r0, r2
 8003d72:	f7ff fc57 	bl	8003624 <LL_GPIO_GetPinOutputType>
 8003d76:	4603      	mov	r3, r0
 8003d78:	4618      	mov	r0, r3
 8003d7a:	f000 fa05 	bl	8004188 <gpio_output_type_to_str>
 8003d7e:	4606      	mov	r6, r0
 8003d80:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003d82:	681a      	ldr	r2, [r3, #0]
                       gpio_pin_speed_to_str(LL_GPIO_GetPinSpeed(port->port, 1 << pin_idx)),
 8003d84:	2101      	movs	r1, #1
 8003d86:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003d88:	fa01 f303 	lsl.w	r3, r1, r3
                printc("%3lu %2lu %3lu %4s %2lu %2s %2s %2s\n",
 8003d8c:	4619      	mov	r1, r3
 8003d8e:	4610      	mov	r0, r2
 8003d90:	f7ff fca6 	bl	80036e0 <LL_GPIO_GetPinSpeed>
 8003d94:	4603      	mov	r3, r0
 8003d96:	4618      	mov	r0, r3
 8003d98:	f000 fa16 	bl	80041c8 <gpio_pin_speed_to_str>
 8003d9c:	6078      	str	r0, [r7, #4]
 8003d9e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003da0:	681a      	ldr	r2, [r3, #0]
                       gpio_pull_up_to_str(LL_GPIO_GetPinPull(port->port, 1 << pin_idx)));
 8003da2:	2101      	movs	r1, #1
 8003da4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003da6:	fa01 f303 	lsl.w	r3, r1, r3
                printc("%3lu %2lu %3lu %4s %2lu %2s %2s %2s\n",
 8003daa:	4619      	mov	r1, r3
 8003dac:	4610      	mov	r0, r2
 8003dae:	f7ff fd0b 	bl	80037c8 <LL_GPIO_GetPinPull>
 8003db2:	4603      	mov	r3, r0
 8003db4:	4618      	mov	r0, r3
 8003db6:	f000 fa39 	bl	800422c <gpio_pull_up_to_str>
 8003dba:	4603      	mov	r3, r0
 8003dbc:	9304      	str	r3, [sp, #16]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	9303      	str	r3, [sp, #12]
 8003dc2:	9602      	str	r6, [sp, #8]
 8003dc4:	9401      	str	r4, [sp, #4]
 8003dc6:	9500      	str	r5, [sp, #0]
 8003dc8:	464b      	mov	r3, r9
 8003dca:	4642      	mov	r2, r8
 8003dcc:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8003dce:	4838      	ldr	r0, [pc, #224]	@ (8003eb0 <cmd_dio_status+0x268>)
 8003dd0:	f7ff fad6 	bl	8003380 <printc>
            for (pin_idx = 0; pin_idx < 16; pin_idx++) {
 8003dd4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003dd6:	3301      	adds	r3, #1
 8003dd8:	663b      	str	r3, [r7, #96]	@ 0x60
 8003dda:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003ddc:	2b0f      	cmp	r3, #15
 8003dde:	d981      	bls.n	8003ce4 <cmd_dio_status+0x9c>
            }
            break;
 8003de0:	e007      	b.n	8003df2 <cmd_dio_status+0x1aa>
                continue;
 8003de2:	bf00      	nop
        for (idx = 0; idx < ARRAY_SIZE(ports); idx++) {
 8003de4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003de6:	3301      	adds	r3, #1
 8003de8:	667b      	str	r3, [r7, #100]	@ 0x64
 8003dea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003dec:	2b05      	cmp	r3, #5
 8003dee:	f67f af4e 	bls.w	8003c8e <cmd_dio_status+0x46>
        }
        return 0;
 8003df2:	2300      	movs	r3, #0
 8003df4:	e04d      	b.n	8003e92 <cmd_dio_status+0x24a>
    }
    else if (argc != 2) {
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	2b02      	cmp	r3, #2
 8003dfa:	d005      	beq.n	8003e08 <cmd_dio_status+0x1c0>
        printc("Invalid arguments\n");
 8003dfc:	482d      	ldr	r0, [pc, #180]	@ (8003eb4 <cmd_dio_status+0x26c>)
 8003dfe:	f7ff fabf 	bl	8003380 <printc>
        return MOD_ERR_ARG;
 8003e02:	f04f 33ff 	mov.w	r3, #4294967295
 8003e06:	e044      	b.n	8003e92 <cmd_dio_status+0x24a>
    }
    printc("Inputs:\n");
 8003e08:	482b      	ldr	r0, [pc, #172]	@ (8003eb8 <cmd_dio_status+0x270>)
 8003e0a:	f7ff fab9 	bl	8003380 <printc>
    for (idx = 0; idx < cfg->num_inputs; idx++)
 8003e0e:	2300      	movs	r3, #0
 8003e10:	667b      	str	r3, [r7, #100]	@ 0x64
 8003e12:	e015      	b.n	8003e40 <cmd_dio_status+0x1f8>
        printc("  %2lu: %s = %ld\n", idx, cfg->inputs[idx].name, dio_get(idx));
 8003e14:	4b29      	ldr	r3, [pc, #164]	@ (8003ebc <cmd_dio_status+0x274>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	6859      	ldr	r1, [r3, #4]
 8003e1a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003e1c:	4613      	mov	r3, r2
 8003e1e:	009b      	lsls	r3, r3, #2
 8003e20:	4413      	add	r3, r2
 8003e22:	009b      	lsls	r3, r3, #2
 8003e24:	440b      	add	r3, r1
 8003e26:	681c      	ldr	r4, [r3, #0]
 8003e28:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8003e2a:	f7ff fe4f 	bl	8003acc <dio_get>
 8003e2e:	4603      	mov	r3, r0
 8003e30:	4622      	mov	r2, r4
 8003e32:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8003e34:	4822      	ldr	r0, [pc, #136]	@ (8003ec0 <cmd_dio_status+0x278>)
 8003e36:	f7ff faa3 	bl	8003380 <printc>
    for (idx = 0; idx < cfg->num_inputs; idx++)
 8003e3a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003e3c:	3301      	adds	r3, #1
 8003e3e:	667b      	str	r3, [r7, #100]	@ 0x64
 8003e40:	4b1e      	ldr	r3, [pc, #120]	@ (8003ebc <cmd_dio_status+0x274>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003e48:	429a      	cmp	r2, r3
 8003e4a:	d3e3      	bcc.n	8003e14 <cmd_dio_status+0x1cc>
    

    printc("Outputs:\n");
 8003e4c:	481d      	ldr	r0, [pc, #116]	@ (8003ec4 <cmd_dio_status+0x27c>)
 8003e4e:	f7ff fa97 	bl	8003380 <printc>
    for (idx = 0; idx < cfg->num_outputs; idx++)
 8003e52:	2300      	movs	r3, #0
 8003e54:	667b      	str	r3, [r7, #100]	@ 0x64
 8003e56:	e015      	b.n	8003e84 <cmd_dio_status+0x23c>
        printc("  %2lu: %s = %ld\n", idx, cfg->outputs[idx].name,
 8003e58:	4b18      	ldr	r3, [pc, #96]	@ (8003ebc <cmd_dio_status+0x274>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	68d9      	ldr	r1, [r3, #12]
 8003e5e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003e60:	4613      	mov	r3, r2
 8003e62:	00db      	lsls	r3, r3, #3
 8003e64:	1a9b      	subs	r3, r3, r2
 8003e66:	009b      	lsls	r3, r3, #2
 8003e68:	440b      	add	r3, r1
 8003e6a:	681c      	ldr	r4, [r3, #0]
 8003e6c:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8003e6e:	f7ff fe63 	bl	8003b38 <dio_get_out>
 8003e72:	4603      	mov	r3, r0
 8003e74:	4622      	mov	r2, r4
 8003e76:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8003e78:	4811      	ldr	r0, [pc, #68]	@ (8003ec0 <cmd_dio_status+0x278>)
 8003e7a:	f7ff fa81 	bl	8003380 <printc>
    for (idx = 0; idx < cfg->num_outputs; idx++)
 8003e7e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003e80:	3301      	adds	r3, #1
 8003e82:	667b      	str	r3, [r7, #100]	@ 0x64
 8003e84:	4b0d      	ldr	r3, [pc, #52]	@ (8003ebc <cmd_dio_status+0x274>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	689b      	ldr	r3, [r3, #8]
 8003e8a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003e8c:	429a      	cmp	r2, r3
 8003e8e:	d3e3      	bcc.n	8003e58 <cmd_dio_status+0x210>
               dio_get_out(idx));

    return 0;
 8003e90:	2300      	movs	r3, #0
}
 8003e92:	4618      	mov	r0, r3
 8003e94:	376c      	adds	r7, #108	@ 0x6c
 8003e96:	46bd      	mov	sp, r7
 8003e98:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003e9c:	080098f4 	.word	0x080098f4
 8003ea0:	080099d8 	.word	0x080099d8
 8003ea4:	080098fc 	.word	0x080098fc
 8003ea8:	08009908 	.word	0x08009908
 8003eac:	0800991c 	.word	0x0800991c
 8003eb0:	08009958 	.word	0x08009958
 8003eb4:	08009980 	.word	0x08009980
 8003eb8:	08009994 	.word	0x08009994
 8003ebc:	200003c0 	.word	0x200003c0
 8003ec0:	080099a0 	.word	0x080099a0
 8003ec4:	080099b4 	.word	0x080099b4

08003ec8 <cmd_dio_get>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * Command usage: dio get <input-name>
 */
static int32_t cmd_dio_get(int32_t argc, const char** argv)
{
 8003ec8:	b590      	push	{r4, r7, lr}
 8003eca:	b087      	sub	sp, #28
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
 8003ed0:	6039      	str	r1, [r7, #0]
    uint32_t idx;
    struct cmd_arg_val arg_vals[1];

    if (cmd_parse_args(argc-2, argv+2, "s", arg_vals) != 1)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	1e98      	subs	r0, r3, #2
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	f103 0108 	add.w	r1, r3, #8
 8003edc:	f107 030c 	add.w	r3, r7, #12
 8003ee0:	4a43      	ldr	r2, [pc, #268]	@ (8003ff0 <cmd_dio_get+0x128>)
 8003ee2:	f7ff f823 	bl	8002f2c <cmd_parse_args>
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	2b01      	cmp	r3, #1
 8003eea:	d002      	beq.n	8003ef2 <cmd_dio_get+0x2a>
        return MOD_ERR_BAD_CMD;
 8003eec:	f06f 0303 	mvn.w	r3, #3
 8003ef0:	e07a      	b.n	8003fe8 <cmd_dio_get+0x120>

    for (idx = 0; idx < cfg->num_inputs; idx++)
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	617b      	str	r3, [r7, #20]
 8003ef6:	e013      	b.n	8003f20 <cmd_dio_get+0x58>
        if (strcasecmp(arg_vals[0].val.s, cfg->inputs[idx].name) == 0)
 8003ef8:	6938      	ldr	r0, [r7, #16]
 8003efa:	4b3e      	ldr	r3, [pc, #248]	@ (8003ff4 <cmd_dio_get+0x12c>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	6859      	ldr	r1, [r3, #4]
 8003f00:	697a      	ldr	r2, [r7, #20]
 8003f02:	4613      	mov	r3, r2
 8003f04:	009b      	lsls	r3, r3, #2
 8003f06:	4413      	add	r3, r2
 8003f08:	009b      	lsls	r3, r3, #2
 8003f0a:	440b      	add	r3, r1
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	4619      	mov	r1, r3
 8003f10:	f004 f914 	bl	800813c <strcasecmp>
 8003f14:	4603      	mov	r3, r0
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d009      	beq.n	8003f2e <cmd_dio_get+0x66>
    for (idx = 0; idx < cfg->num_inputs; idx++)
 8003f1a:	697b      	ldr	r3, [r7, #20]
 8003f1c:	3301      	adds	r3, #1
 8003f1e:	617b      	str	r3, [r7, #20]
 8003f20:	4b34      	ldr	r3, [pc, #208]	@ (8003ff4 <cmd_dio_get+0x12c>)
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	697a      	ldr	r2, [r7, #20]
 8003f28:	429a      	cmp	r2, r3
 8003f2a:	d3e5      	bcc.n	8003ef8 <cmd_dio_get+0x30>
 8003f2c:	e000      	b.n	8003f30 <cmd_dio_get+0x68>
            break;
 8003f2e:	bf00      	nop
    if (idx < cfg->num_inputs) {
 8003f30:	4b30      	ldr	r3, [pc, #192]	@ (8003ff4 <cmd_dio_get+0x12c>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	697a      	ldr	r2, [r7, #20]
 8003f38:	429a      	cmp	r2, r3
 8003f3a:	d214      	bcs.n	8003f66 <cmd_dio_get+0x9e>
        printc("%s = %ld\n", cfg->inputs[idx].name, dio_get(idx));
 8003f3c:	4b2d      	ldr	r3, [pc, #180]	@ (8003ff4 <cmd_dio_get+0x12c>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	6859      	ldr	r1, [r3, #4]
 8003f42:	697a      	ldr	r2, [r7, #20]
 8003f44:	4613      	mov	r3, r2
 8003f46:	009b      	lsls	r3, r3, #2
 8003f48:	4413      	add	r3, r2
 8003f4a:	009b      	lsls	r3, r3, #2
 8003f4c:	440b      	add	r3, r1
 8003f4e:	681c      	ldr	r4, [r3, #0]
 8003f50:	6978      	ldr	r0, [r7, #20]
 8003f52:	f7ff fdbb 	bl	8003acc <dio_get>
 8003f56:	4603      	mov	r3, r0
 8003f58:	461a      	mov	r2, r3
 8003f5a:	4621      	mov	r1, r4
 8003f5c:	4826      	ldr	r0, [pc, #152]	@ (8003ff8 <cmd_dio_get+0x130>)
 8003f5e:	f7ff fa0f 	bl	8003380 <printc>
        return 0;
 8003f62:	2300      	movs	r3, #0
 8003f64:	e040      	b.n	8003fe8 <cmd_dio_get+0x120>
    }

    for (idx = 0; idx < cfg->num_outputs; idx++)
 8003f66:	2300      	movs	r3, #0
 8003f68:	617b      	str	r3, [r7, #20]
 8003f6a:	e013      	b.n	8003f94 <cmd_dio_get+0xcc>
        if (strcasecmp(arg_vals[0].val.s, cfg->outputs[idx].name) == 0)
 8003f6c:	6938      	ldr	r0, [r7, #16]
 8003f6e:	4b21      	ldr	r3, [pc, #132]	@ (8003ff4 <cmd_dio_get+0x12c>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	68d9      	ldr	r1, [r3, #12]
 8003f74:	697a      	ldr	r2, [r7, #20]
 8003f76:	4613      	mov	r3, r2
 8003f78:	00db      	lsls	r3, r3, #3
 8003f7a:	1a9b      	subs	r3, r3, r2
 8003f7c:	009b      	lsls	r3, r3, #2
 8003f7e:	440b      	add	r3, r1
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	4619      	mov	r1, r3
 8003f84:	f004 f8da 	bl	800813c <strcasecmp>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d009      	beq.n	8003fa2 <cmd_dio_get+0xda>
    for (idx = 0; idx < cfg->num_outputs; idx++)
 8003f8e:	697b      	ldr	r3, [r7, #20]
 8003f90:	3301      	adds	r3, #1
 8003f92:	617b      	str	r3, [r7, #20]
 8003f94:	4b17      	ldr	r3, [pc, #92]	@ (8003ff4 <cmd_dio_get+0x12c>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	697a      	ldr	r2, [r7, #20]
 8003f9c:	429a      	cmp	r2, r3
 8003f9e:	d3e5      	bcc.n	8003f6c <cmd_dio_get+0xa4>
 8003fa0:	e000      	b.n	8003fa4 <cmd_dio_get+0xdc>
            break;
 8003fa2:	bf00      	nop
    if (idx < cfg->num_outputs) {
 8003fa4:	4b13      	ldr	r3, [pc, #76]	@ (8003ff4 <cmd_dio_get+0x12c>)
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	689b      	ldr	r3, [r3, #8]
 8003faa:	697a      	ldr	r2, [r7, #20]
 8003fac:	429a      	cmp	r2, r3
 8003fae:	d214      	bcs.n	8003fda <cmd_dio_get+0x112>
        printc("%s %ld\n", cfg->outputs[idx].name, dio_get_out(idx));
 8003fb0:	4b10      	ldr	r3, [pc, #64]	@ (8003ff4 <cmd_dio_get+0x12c>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	68d9      	ldr	r1, [r3, #12]
 8003fb6:	697a      	ldr	r2, [r7, #20]
 8003fb8:	4613      	mov	r3, r2
 8003fba:	00db      	lsls	r3, r3, #3
 8003fbc:	1a9b      	subs	r3, r3, r2
 8003fbe:	009b      	lsls	r3, r3, #2
 8003fc0:	440b      	add	r3, r1
 8003fc2:	681c      	ldr	r4, [r3, #0]
 8003fc4:	6978      	ldr	r0, [r7, #20]
 8003fc6:	f7ff fdb7 	bl	8003b38 <dio_get_out>
 8003fca:	4603      	mov	r3, r0
 8003fcc:	461a      	mov	r2, r3
 8003fce:	4621      	mov	r1, r4
 8003fd0:	480a      	ldr	r0, [pc, #40]	@ (8003ffc <cmd_dio_get+0x134>)
 8003fd2:	f7ff f9d5 	bl	8003380 <printc>
        return 0;
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	e006      	b.n	8003fe8 <cmd_dio_get+0x120>
    }
    printc("Invalid dio input/output name '%s'\n", arg_vals[0].val.s);
 8003fda:	693b      	ldr	r3, [r7, #16]
 8003fdc:	4619      	mov	r1, r3
 8003fde:	4808      	ldr	r0, [pc, #32]	@ (8004000 <cmd_dio_get+0x138>)
 8003fe0:	f7ff f9ce 	bl	8003380 <printc>
    return MOD_ERR_ARG;
 8003fe4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003fe8:	4618      	mov	r0, r3
 8003fea:	371c      	adds	r7, #28
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bd90      	pop	{r4, r7, pc}
 8003ff0:	08009a20 	.word	0x08009a20
 8003ff4:	200003c0 	.word	0x200003c0
 8003ff8:	08009a24 	.word	0x08009a24
 8003ffc:	08009a30 	.word	0x08009a30
 8004000:	08009a38 	.word	0x08009a38

08004004 <cmd_dio_set>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * Command usage: dio set <output-name> {0|1}
 */
static int32_t cmd_dio_set(int32_t argc, const char** argv)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b088      	sub	sp, #32
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
 800400c:	6039      	str	r1, [r7, #0]
    uint32_t idx;
    struct cmd_arg_val arg_vals[2];
    uint32_t value;
    log_error("C Badweh Loggin in error Mode\n");
 800400e:	4b3c      	ldr	r3, [pc, #240]	@ (8004100 <cmd_dio_set+0xfc>)
 8004010:	781b      	ldrb	r3, [r3, #0]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d006      	beq.n	8004024 <cmd_dio_set+0x20>
 8004016:	4b3b      	ldr	r3, [pc, #236]	@ (8004104 <cmd_dio_set+0x100>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	2b00      	cmp	r3, #0
 800401c:	dd02      	ble.n	8004024 <cmd_dio_set+0x20>
 800401e:	483a      	ldr	r0, [pc, #232]	@ (8004108 <cmd_dio_set+0x104>)
 8004020:	f001 fb8a 	bl	8005738 <log_printf>
    log_info("C Badweh Loggin in Info \n");
 8004024:	4b36      	ldr	r3, [pc, #216]	@ (8004100 <cmd_dio_set+0xfc>)
 8004026:	781b      	ldrb	r3, [r3, #0]
 8004028:	2b00      	cmp	r3, #0
 800402a:	d006      	beq.n	800403a <cmd_dio_set+0x36>
 800402c:	4b35      	ldr	r3, [pc, #212]	@ (8004104 <cmd_dio_set+0x100>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	2b02      	cmp	r3, #2
 8004032:	dd02      	ble.n	800403a <cmd_dio_set+0x36>
 8004034:	4835      	ldr	r0, [pc, #212]	@ (800410c <cmd_dio_set+0x108>)
 8004036:	f001 fb7f 	bl	8005738 <log_printf>
    log_debug("C Badweh Loggin in Debug Mode\n");
 800403a:	4b31      	ldr	r3, [pc, #196]	@ (8004100 <cmd_dio_set+0xfc>)
 800403c:	781b      	ldrb	r3, [r3, #0]
 800403e:	2b00      	cmp	r3, #0
 8004040:	d006      	beq.n	8004050 <cmd_dio_set+0x4c>
 8004042:	4b30      	ldr	r3, [pc, #192]	@ (8004104 <cmd_dio_set+0x100>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	2b03      	cmp	r3, #3
 8004048:	dd02      	ble.n	8004050 <cmd_dio_set+0x4c>
 800404a:	4831      	ldr	r0, [pc, #196]	@ (8004110 <cmd_dio_set+0x10c>)
 800404c:	f001 fb74 	bl	8005738 <log_printf>


    if (cmd_parse_args(argc-2, argv+2, "su", arg_vals) != 2)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	1e98      	subs	r0, r3, #2
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	f103 0108 	add.w	r1, r3, #8
 800405a:	f107 0308 	add.w	r3, r7, #8
 800405e:	4a2d      	ldr	r2, [pc, #180]	@ (8004114 <cmd_dio_set+0x110>)
 8004060:	f7fe ff64 	bl	8002f2c <cmd_parse_args>
 8004064:	4603      	mov	r3, r0
 8004066:	2b02      	cmp	r3, #2
 8004068:	d002      	beq.n	8004070 <cmd_dio_set+0x6c>
        return MOD_ERR_BAD_CMD;
 800406a:	f06f 0303 	mvn.w	r3, #3
 800406e:	e043      	b.n	80040f8 <cmd_dio_set+0xf4>

    for (idx = 0; idx < cfg->num_outputs; idx++)
 8004070:	2300      	movs	r3, #0
 8004072:	61fb      	str	r3, [r7, #28]
 8004074:	e013      	b.n	800409e <cmd_dio_set+0x9a>
        if (strcasecmp(arg_vals[0].val.s, cfg->outputs[idx].name) == 0)
 8004076:	68f8      	ldr	r0, [r7, #12]
 8004078:	4b27      	ldr	r3, [pc, #156]	@ (8004118 <cmd_dio_set+0x114>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	68d9      	ldr	r1, [r3, #12]
 800407e:	69fa      	ldr	r2, [r7, #28]
 8004080:	4613      	mov	r3, r2
 8004082:	00db      	lsls	r3, r3, #3
 8004084:	1a9b      	subs	r3, r3, r2
 8004086:	009b      	lsls	r3, r3, #2
 8004088:	440b      	add	r3, r1
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4619      	mov	r1, r3
 800408e:	f004 f855 	bl	800813c <strcasecmp>
 8004092:	4603      	mov	r3, r0
 8004094:	2b00      	cmp	r3, #0
 8004096:	d009      	beq.n	80040ac <cmd_dio_set+0xa8>
    for (idx = 0; idx < cfg->num_outputs; idx++)
 8004098:	69fb      	ldr	r3, [r7, #28]
 800409a:	3301      	adds	r3, #1
 800409c:	61fb      	str	r3, [r7, #28]
 800409e:	4b1e      	ldr	r3, [pc, #120]	@ (8004118 <cmd_dio_set+0x114>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	689b      	ldr	r3, [r3, #8]
 80040a4:	69fa      	ldr	r2, [r7, #28]
 80040a6:	429a      	cmp	r2, r3
 80040a8:	d3e5      	bcc.n	8004076 <cmd_dio_set+0x72>
 80040aa:	e000      	b.n	80040ae <cmd_dio_set+0xaa>
            break;
 80040ac:	bf00      	nop
    if (idx >= cfg->num_outputs) {
 80040ae:	4b1a      	ldr	r3, [pc, #104]	@ (8004118 <cmd_dio_set+0x114>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	689b      	ldr	r3, [r3, #8]
 80040b4:	69fa      	ldr	r2, [r7, #28]
 80040b6:	429a      	cmp	r2, r3
 80040b8:	d307      	bcc.n	80040ca <cmd_dio_set+0xc6>
        printc("Invalid dio name '%s'\n", arg_vals[0].val.s);
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	4619      	mov	r1, r3
 80040be:	4817      	ldr	r0, [pc, #92]	@ (800411c <cmd_dio_set+0x118>)
 80040c0:	f7ff f95e 	bl	8003380 <printc>
        return MOD_ERR_ARG;
 80040c4:	f04f 33ff 	mov.w	r3, #4294967295
 80040c8:	e016      	b.n	80040f8 <cmd_dio_set+0xf4>
    }

    value = arg_vals[1].val.u;
 80040ca:	697b      	ldr	r3, [r7, #20]
 80040cc:	61bb      	str	r3, [r7, #24]
    if (value != 0 && value != 1) {
 80040ce:	69bb      	ldr	r3, [r7, #24]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d00c      	beq.n	80040ee <cmd_dio_set+0xea>
 80040d4:	69bb      	ldr	r3, [r7, #24]
 80040d6:	2b01      	cmp	r3, #1
 80040d8:	d009      	beq.n	80040ee <cmd_dio_set+0xea>
        printc("Invalid value '%s'\n", argv[3]);
 80040da:	683b      	ldr	r3, [r7, #0]
 80040dc:	330c      	adds	r3, #12
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	4619      	mov	r1, r3
 80040e2:	480f      	ldr	r0, [pc, #60]	@ (8004120 <cmd_dio_set+0x11c>)
 80040e4:	f7ff f94c 	bl	8003380 <printc>
        return MOD_ERR_ARG;
 80040e8:	f04f 33ff 	mov.w	r3, #4294967295
 80040ec:	e004      	b.n	80040f8 <cmd_dio_set+0xf4>
    }
    return dio_set(idx, value);
 80040ee:	69b9      	ldr	r1, [r7, #24]
 80040f0:	69f8      	ldr	r0, [r7, #28]
 80040f2:	f7ff fd57 	bl	8003ba4 <dio_set>
 80040f6:	4603      	mov	r3, r0
}
 80040f8:	4618      	mov	r0, r3
 80040fa:	3720      	adds	r7, #32
 80040fc:	46bd      	mov	sp, r7
 80040fe:	bd80      	pop	{r7, pc}
 8004100:	200001dc 	.word	0x200001dc
 8004104:	2000012c 	.word	0x2000012c
 8004108:	08009a5c 	.word	0x08009a5c
 800410c:	08009a80 	.word	0x08009a80
 8004110:	08009aa0 	.word	0x08009aa0
 8004114:	08009ac4 	.word	0x08009ac4
 8004118:	200003c0 	.word	0x200003c0
 800411c:	08009ac8 	.word	0x08009ac8
 8004120:	08009ae0 	.word	0x08009ae0

08004124 <gpio_pin_mode_to_str>:
 * @param[in] mode Bit-field value.
 *
 * @return String form of bit-field.
 */
static const char* gpio_pin_mode_to_str(uint32_t mode)
{
 8004124:	b480      	push	{r7}
 8004126:	b085      	sub	sp, #20
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
    const char* str = "?  ";
 800412c:	4b11      	ldr	r3, [pc, #68]	@ (8004174 <gpio_pin_mode_to_str+0x50>)
 800412e:	60fb      	str	r3, [r7, #12]
    switch (mode) {
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2b03      	cmp	r3, #3
 8004134:	d816      	bhi.n	8004164 <gpio_pin_mode_to_str+0x40>
 8004136:	a201      	add	r2, pc, #4	@ (adr r2, 800413c <gpio_pin_mode_to_str+0x18>)
 8004138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800413c:	0800414d 	.word	0x0800414d
 8004140:	08004153 	.word	0x08004153
 8004144:	08004159 	.word	0x08004159
 8004148:	0800415f 	.word	0x0800415f
        case LL_GPIO_MODE_INPUT:
            str = "In ";
 800414c:	4b0a      	ldr	r3, [pc, #40]	@ (8004178 <gpio_pin_mode_to_str+0x54>)
 800414e:	60fb      	str	r3, [r7, #12]
            break;
 8004150:	e008      	b.n	8004164 <gpio_pin_mode_to_str+0x40>
        case LL_GPIO_MODE_OUTPUT:
            str = "Out";
 8004152:	4b0a      	ldr	r3, [pc, #40]	@ (800417c <gpio_pin_mode_to_str+0x58>)
 8004154:	60fb      	str	r3, [r7, #12]
            break;
 8004156:	e005      	b.n	8004164 <gpio_pin_mode_to_str+0x40>
        case LL_GPIO_MODE_ALTERNATE:
            str = "Alt";
 8004158:	4b09      	ldr	r3, [pc, #36]	@ (8004180 <gpio_pin_mode_to_str+0x5c>)
 800415a:	60fb      	str	r3, [r7, #12]
            break;
 800415c:	e002      	b.n	8004164 <gpio_pin_mode_to_str+0x40>
        case LL_GPIO_MODE_ANALOG:
            str = "Ana";
 800415e:	4b09      	ldr	r3, [pc, #36]	@ (8004184 <gpio_pin_mode_to_str+0x60>)
 8004160:	60fb      	str	r3, [r7, #12]
            break;
 8004162:	bf00      	nop
    }
    return str;
 8004164:	68fb      	ldr	r3, [r7, #12]
}
 8004166:	4618      	mov	r0, r3
 8004168:	3714      	adds	r7, #20
 800416a:	46bd      	mov	sp, r7
 800416c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004170:	4770      	bx	lr
 8004172:	bf00      	nop
 8004174:	08009af4 	.word	0x08009af4
 8004178:	08009af8 	.word	0x08009af8
 800417c:	08009afc 	.word	0x08009afc
 8004180:	08009b00 	.word	0x08009b00
 8004184:	08009b04 	.word	0x08009b04

08004188 <gpio_output_type_to_str>:
 * @param[in] mode Bit-field value.
 *
 * @return String form of bit-field.
 */
static const char* gpio_output_type_to_str(uint32_t mode)
{
 8004188:	b480      	push	{r7}
 800418a:	b085      	sub	sp, #20
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
    const char* str = "? ";
 8004190:	4b0a      	ldr	r3, [pc, #40]	@ (80041bc <gpio_output_type_to_str+0x34>)
 8004192:	60fb      	str	r3, [r7, #12]
    switch (mode) {
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d003      	beq.n	80041a2 <gpio_output_type_to_str+0x1a>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2b01      	cmp	r3, #1
 800419e:	d003      	beq.n	80041a8 <gpio_output_type_to_str+0x20>
 80041a0:	e005      	b.n	80041ae <gpio_output_type_to_str+0x26>
        case LL_GPIO_OUTPUT_PUSHPULL:
            str = "PP";
 80041a2:	4b07      	ldr	r3, [pc, #28]	@ (80041c0 <gpio_output_type_to_str+0x38>)
 80041a4:	60fb      	str	r3, [r7, #12]
            break;
 80041a6:	e002      	b.n	80041ae <gpio_output_type_to_str+0x26>
        case LL_GPIO_OUTPUT_OPENDRAIN:
            str = "OD";
 80041a8:	4b06      	ldr	r3, [pc, #24]	@ (80041c4 <gpio_output_type_to_str+0x3c>)
 80041aa:	60fb      	str	r3, [r7, #12]
            break;
 80041ac:	bf00      	nop
    }
    return str;
 80041ae:	68fb      	ldr	r3, [r7, #12]
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	3714      	adds	r7, #20
 80041b4:	46bd      	mov	sp, r7
 80041b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ba:	4770      	bx	lr
 80041bc:	08009b08 	.word	0x08009b08
 80041c0:	08009b0c 	.word	0x08009b0c
 80041c4:	08009b10 	.word	0x08009b10

080041c8 <gpio_pin_speed_to_str>:
 * @param[in] mode Bit-field value.
 *
 * @return String form of bit-field.
 */
static const char* gpio_pin_speed_to_str(uint32_t mode)
{
 80041c8:	b480      	push	{r7}
 80041ca:	b085      	sub	sp, #20
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
    const char* str = "? ";
 80041d0:	4b11      	ldr	r3, [pc, #68]	@ (8004218 <gpio_pin_speed_to_str+0x50>)
 80041d2:	60fb      	str	r3, [r7, #12]
    switch (mode) {
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2b03      	cmp	r3, #3
 80041d8:	d816      	bhi.n	8004208 <gpio_pin_speed_to_str+0x40>
 80041da:	a201      	add	r2, pc, #4	@ (adr r2, 80041e0 <gpio_pin_speed_to_str+0x18>)
 80041dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041e0:	080041f1 	.word	0x080041f1
 80041e4:	080041f7 	.word	0x080041f7
 80041e8:	080041fd 	.word	0x080041fd
 80041ec:	08004203 	.word	0x08004203
        case LL_GPIO_SPEED_FREQ_LOW:
            str = "Lo";
 80041f0:	4b0a      	ldr	r3, [pc, #40]	@ (800421c <gpio_pin_speed_to_str+0x54>)
 80041f2:	60fb      	str	r3, [r7, #12]
            break;
 80041f4:	e008      	b.n	8004208 <gpio_pin_speed_to_str+0x40>
        case LL_GPIO_SPEED_FREQ_MEDIUM:
            str = "Me";
 80041f6:	4b0a      	ldr	r3, [pc, #40]	@ (8004220 <gpio_pin_speed_to_str+0x58>)
 80041f8:	60fb      	str	r3, [r7, #12]
            break;
 80041fa:	e005      	b.n	8004208 <gpio_pin_speed_to_str+0x40>
        case LL_GPIO_SPEED_FREQ_HIGH:
            str = "Hi";
 80041fc:	4b09      	ldr	r3, [pc, #36]	@ (8004224 <gpio_pin_speed_to_str+0x5c>)
 80041fe:	60fb      	str	r3, [r7, #12]
            break;
 8004200:	e002      	b.n	8004208 <gpio_pin_speed_to_str+0x40>
        case LL_GPIO_SPEED_FREQ_VERY_HIGH:
            str = "VH";
 8004202:	4b09      	ldr	r3, [pc, #36]	@ (8004228 <gpio_pin_speed_to_str+0x60>)
 8004204:	60fb      	str	r3, [r7, #12]
            break;
 8004206:	bf00      	nop
    }
    return str;
 8004208:	68fb      	ldr	r3, [r7, #12]
}
 800420a:	4618      	mov	r0, r3
 800420c:	3714      	adds	r7, #20
 800420e:	46bd      	mov	sp, r7
 8004210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004214:	4770      	bx	lr
 8004216:	bf00      	nop
 8004218:	08009b08 	.word	0x08009b08
 800421c:	08009b14 	.word	0x08009b14
 8004220:	08009b18 	.word	0x08009b18
 8004224:	08009b1c 	.word	0x08009b1c
 8004228:	08009b20 	.word	0x08009b20

0800422c <gpio_pull_up_to_str>:
 * @param[in] mode Bit-field value.
 *
 * @return String form of bit-field.
 */
static const char* gpio_pull_up_to_str(uint32_t mode)
{
 800422c:	b480      	push	{r7}
 800422e:	b085      	sub	sp, #20
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
    const char* str = "? ";
 8004234:	4b0f      	ldr	r3, [pc, #60]	@ (8004274 <gpio_pull_up_to_str+0x48>)
 8004236:	60fb      	str	r3, [r7, #12]
    switch (mode) {
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2b02      	cmp	r3, #2
 800423c:	d00f      	beq.n	800425e <gpio_pull_up_to_str+0x32>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2b02      	cmp	r3, #2
 8004242:	d80f      	bhi.n	8004264 <gpio_pull_up_to_str+0x38>
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d003      	beq.n	8004252 <gpio_pull_up_to_str+0x26>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2b01      	cmp	r3, #1
 800424e:	d003      	beq.n	8004258 <gpio_pull_up_to_str+0x2c>
 8004250:	e008      	b.n	8004264 <gpio_pull_up_to_str+0x38>
        case LL_GPIO_PULL_NO:
            str = "No";
 8004252:	4b09      	ldr	r3, [pc, #36]	@ (8004278 <gpio_pull_up_to_str+0x4c>)
 8004254:	60fb      	str	r3, [r7, #12]
            break;
 8004256:	e005      	b.n	8004264 <gpio_pull_up_to_str+0x38>
        case LL_GPIO_PULL_UP:
            str = "Up";
 8004258:	4b08      	ldr	r3, [pc, #32]	@ (800427c <gpio_pull_up_to_str+0x50>)
 800425a:	60fb      	str	r3, [r7, #12]
            break;
 800425c:	e002      	b.n	8004264 <gpio_pull_up_to_str+0x38>
        case LL_GPIO_PULL_DOWN:
            str = "Dn";
 800425e:	4b08      	ldr	r3, [pc, #32]	@ (8004280 <gpio_pull_up_to_str+0x54>)
 8004260:	60fb      	str	r3, [r7, #12]
            break;
 8004262:	bf00      	nop
    }
    return str;
 8004264:	68fb      	ldr	r3, [r7, #12]
}
 8004266:	4618      	mov	r0, r3
 8004268:	3714      	adds	r7, #20
 800426a:	46bd      	mov	sp, r7
 800426c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004270:	4770      	bx	lr
 8004272:	bf00      	nop
 8004274:	08009b08 	.word	0x08009b08
 8004278:	08009b24 	.word	0x08009b24
 800427c:	08009b28 	.word	0x08009b28
 8004280:	08009b2c 	.word	0x08009b2c

08004284 <gps_start>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * This function starts a gps module instance, to enter normal operation.
 */
int32_t gps_start(void)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b082      	sub	sp, #8
 8004288:	af00      	add	r7, sp, #0
    int32_t result;

    cmd_register(&cmd_info);
 800428a:	481f      	ldr	r0, [pc, #124]	@ (8004308 <gps_start+0x84>)
 800428c:	f7fe fb34 	bl	80028f8 <cmd_register>
    result = cmd_register(&cmd_info);
 8004290:	481d      	ldr	r0, [pc, #116]	@ (8004308 <gps_start+0x84>)
 8004292:	f7fe fb31 	bl	80028f8 <cmd_register>
 8004296:	6078      	str	r0, [r7, #4]
    if (result < 0) {
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2b00      	cmp	r3, #0
 800429c:	da0e      	bge.n	80042bc <gps_start+0x38>
        log_error("gps_start: cmd error %d\n", result);
 800429e:	4b1b      	ldr	r3, [pc, #108]	@ (800430c <gps_start+0x88>)
 80042a0:	781b      	ldrb	r3, [r3, #0]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d007      	beq.n	80042b6 <gps_start+0x32>
 80042a6:	4b1a      	ldr	r3, [pc, #104]	@ (8004310 <gps_start+0x8c>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	dd03      	ble.n	80042b6 <gps_start+0x32>
 80042ae:	6879      	ldr	r1, [r7, #4]
 80042b0:	4818      	ldr	r0, [pc, #96]	@ (8004314 <gps_start+0x90>)
 80042b2:	f001 fa41 	bl	8005738 <log_printf>
        return MOD_ERR_RESOURCE;
 80042b6:	f06f 0301 	mvn.w	r3, #1
 80042ba:	e021      	b.n	8004300 <gps_start+0x7c>
    }
    gps_state.cleanup_tmr_id = tmr_inst_get_cb(CLEANUP_TMR_MS,
 80042bc:	2200      	movs	r2, #0
 80042be:	4916      	ldr	r1, [pc, #88]	@ (8004318 <gps_start+0x94>)
 80042c0:	f241 3088 	movw	r0, #5000	@ 0x1388
 80042c4:	f002 f9b4 	bl	8006630 <tmr_inst_get_cb>
 80042c8:	4603      	mov	r3, r0
 80042ca:	4a14      	ldr	r2, [pc, #80]	@ (800431c <gps_start+0x98>)
 80042cc:	f8c2 31d8 	str.w	r3, [r2, #472]	@ 0x1d8
                                               cleanup_tmr_cb,
                                               0);
    if (gps_state.cleanup_tmr_id < 0) {
 80042d0:	4b12      	ldr	r3, [pc, #72]	@ (800431c <gps_start+0x98>)
 80042d2:	f8d3 31d8 	ldr.w	r3, [r3, #472]	@ 0x1d8
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	da11      	bge.n	80042fe <gps_start+0x7a>
        log_error("gps_start: tmr error %d\n", gps_state.cleanup_tmr_id);
 80042da:	4b0c      	ldr	r3, [pc, #48]	@ (800430c <gps_start+0x88>)
 80042dc:	781b      	ldrb	r3, [r3, #0]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d00a      	beq.n	80042f8 <gps_start+0x74>
 80042e2:	4b0b      	ldr	r3, [pc, #44]	@ (8004310 <gps_start+0x8c>)
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	dd06      	ble.n	80042f8 <gps_start+0x74>
 80042ea:	4b0c      	ldr	r3, [pc, #48]	@ (800431c <gps_start+0x98>)
 80042ec:	f8d3 31d8 	ldr.w	r3, [r3, #472]	@ 0x1d8
 80042f0:	4619      	mov	r1, r3
 80042f2:	480b      	ldr	r0, [pc, #44]	@ (8004320 <gps_start+0x9c>)
 80042f4:	f001 fa20 	bl	8005738 <log_printf>
        return MOD_ERR_RESOURCE;
 80042f8:	f06f 0301 	mvn.w	r3, #1
 80042fc:	e000      	b.n	8004300 <gps_start+0x7c>
    }

    return 0;
 80042fe:	2300      	movs	r3, #0
}
 8004300:	4618      	mov	r0, r3
 8004302:	3708      	adds	r7, #8
 8004304:	46bd      	mov	sp, r7
 8004306:	bd80      	pop	{r7, pc}
 8004308:	20000168 	.word	0x20000168
 800430c:	200001dc 	.word	0x200001dc
 8004310:	20000164 	.word	0x20000164
 8004314:	08009ba0 	.word	0x08009ba0
 8004318:	080044b5 	.word	0x080044b5
 800431c:	200003c4 	.word	0x200003c4
 8004320:	08009bc0 	.word	0x08009bc0

08004324 <cmd_gps_status>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * Command usage: gps status
 */
static int32_t cmd_gps_status(int32_t argc, const char** argv)
{
 8004324:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004328:	b086      	sub	sp, #24
 800432a:	af02      	add	r7, sp, #8
 800432c:	6078      	str	r0, [r7, #4]
 800432e:	6039      	str	r1, [r7, #0]
    int32_t idx;

    printc("Reported satellites:\n");
 8004330:	4823      	ldr	r0, [pc, #140]	@ (80043c0 <cmd_gps_status+0x9c>)
 8004332:	f7ff f825 	bl	8003380 <printc>
    for (idx = 0; idx < MAX_SATS; idx++) {
 8004336:	2300      	movs	r3, #0
 8004338:	60fb      	str	r3, [r7, #12]
 800433a:	e02c      	b.n	8004396 <cmd_gps_status+0x72>
        struct sat_data* sat_data = &gps_state.sat_data[idx];
 800433c:	68fa      	ldr	r2, [r7, #12]
 800433e:	4613      	mov	r3, r2
 8004340:	005b      	lsls	r3, r3, #1
 8004342:	4413      	add	r3, r2
 8004344:	009b      	lsls	r3, r3, #2
 8004346:	3350      	adds	r3, #80	@ 0x50
 8004348:	4a1e      	ldr	r2, [pc, #120]	@ (80043c4 <cmd_gps_status+0xa0>)
 800434a:	4413      	add	r3, r2
 800434c:	3304      	adds	r3, #4
 800434e:	60bb      	str	r3, [r7, #8]
        if (sat_data->present) {
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	799b      	ldrb	r3, [r3, #6]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d01b      	beq.n	8004390 <cmd_gps_status+0x6c>
            printc("  %c: azimuth=%3d deg elevation=%2d deg snr=%2d dB "
                   "data-age=%lu ms\n",
                   sat_idx_to_char(idx),
 8004358:	68f8      	ldr	r0, [r7, #12]
 800435a:	f000 f895 	bl	8004488 <sat_idx_to_char>
 800435e:	4603      	mov	r3, r0
            printc("  %c: azimuth=%3d deg elevation=%2d deg snr=%2d dB "
 8004360:	461d      	mov	r5, r3
                   sat_data->azimuth,
 8004362:	68bb      	ldr	r3, [r7, #8]
 8004364:	889b      	ldrh	r3, [r3, #4]
            printc("  %c: azimuth=%3d deg elevation=%2d deg snr=%2d dB "
 8004366:	461e      	mov	r6, r3
                   sat_data->elevation,
 8004368:	68bb      	ldr	r3, [r7, #8]
 800436a:	79db      	ldrb	r3, [r3, #7]
            printc("  %c: azimuth=%3d deg elevation=%2d deg snr=%2d dB "
 800436c:	4698      	mov	r8, r3
                   sat_data->snr,
 800436e:	68bb      	ldr	r3, [r7, #8]
 8004370:	7a1b      	ldrb	r3, [r3, #8]
            printc("  %c: azimuth=%3d deg elevation=%2d deg snr=%2d dB "
 8004372:	461c      	mov	r4, r3
                   tmr_get_ms() - sat_data->last_update_ms);
 8004374:	f002 f904 	bl	8006580 <tmr_get_ms>
 8004378:	4602      	mov	r2, r0
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	681b      	ldr	r3, [r3, #0]
            printc("  %c: azimuth=%3d deg elevation=%2d deg snr=%2d dB "
 800437e:	1ad3      	subs	r3, r2, r3
 8004380:	9301      	str	r3, [sp, #4]
 8004382:	9400      	str	r4, [sp, #0]
 8004384:	4643      	mov	r3, r8
 8004386:	4632      	mov	r2, r6
 8004388:	4629      	mov	r1, r5
 800438a:	480f      	ldr	r0, [pc, #60]	@ (80043c8 <cmd_gps_status+0xa4>)
 800438c:	f7fe fff8 	bl	8003380 <printc>
    for (idx = 0; idx < MAX_SATS; idx++) {
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	3301      	adds	r3, #1
 8004394:	60fb      	str	r3, [r7, #12]
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	2b1f      	cmp	r3, #31
 800439a:	ddcf      	ble.n	800433c <cmd_gps_status+0x18>
        }
    }
    printc("gps map: %s\n", gps_state.disp_map_on ? "on" : "off");
 800439c:	4b09      	ldr	r3, [pc, #36]	@ (80043c4 <cmd_gps_status+0xa0>)
 800439e:	f893 31d4 	ldrb.w	r3, [r3, #468]	@ 0x1d4
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d001      	beq.n	80043aa <cmd_gps_status+0x86>
 80043a6:	4b09      	ldr	r3, [pc, #36]	@ (80043cc <cmd_gps_status+0xa8>)
 80043a8:	e000      	b.n	80043ac <cmd_gps_status+0x88>
 80043aa:	4b09      	ldr	r3, [pc, #36]	@ (80043d0 <cmd_gps_status+0xac>)
 80043ac:	4619      	mov	r1, r3
 80043ae:	4809      	ldr	r0, [pc, #36]	@ (80043d4 <cmd_gps_status+0xb0>)
 80043b0:	f7fe ffe6 	bl	8003380 <printc>
    return 0;
 80043b4:	2300      	movs	r3, #0
}
 80043b6:	4618      	mov	r0, r3
 80043b8:	3710      	adds	r7, #16
 80043ba:	46bd      	mov	sp, r7
 80043bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80043c0:	08009bf4 	.word	0x08009bf4
 80043c4:	200003c4 	.word	0x200003c4
 80043c8:	08009c0c 	.word	0x08009c0c
 80043cc:	08009c50 	.word	0x08009c50
 80043d0:	08009c54 	.word	0x08009c54
 80043d4:	08009c58 	.word	0x08009c58

080043d8 <cmd_gps_map>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * Command usage: gps map {on|off|clear}
 */
static int32_t cmd_gps_map(int32_t argc, const char** argv)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b086      	sub	sp, #24
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
 80043e0:	6039      	str	r1, [r7, #0]
    struct cmd_arg_val arg_vals[1];
    const char* op;

    if (cmd_parse_args(argc-2, argv+2, "s", arg_vals) != 1)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	1e98      	subs	r0, r3, #2
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	f103 0108 	add.w	r1, r3, #8
 80043ec:	f107 030c 	add.w	r3, r7, #12
 80043f0:	4a1f      	ldr	r2, [pc, #124]	@ (8004470 <cmd_gps_map+0x98>)
 80043f2:	f7fe fd9b 	bl	8002f2c <cmd_parse_args>
 80043f6:	4603      	mov	r3, r0
 80043f8:	2b01      	cmp	r3, #1
 80043fa:	d002      	beq.n	8004402 <cmd_gps_map+0x2a>
        return MOD_ERR_BAD_CMD;
 80043fc:	f06f 0303 	mvn.w	r3, #3
 8004400:	e031      	b.n	8004466 <cmd_gps_map+0x8e>
    op = arg_vals[0].val.s;
 8004402:	693b      	ldr	r3, [r7, #16]
 8004404:	617b      	str	r3, [r7, #20]
    if (strcasecmp(op, "on") == 0) {
 8004406:	491b      	ldr	r1, [pc, #108]	@ (8004474 <cmd_gps_map+0x9c>)
 8004408:	6978      	ldr	r0, [r7, #20]
 800440a:	f003 fe97 	bl	800813c <strcasecmp>
 800440e:	4603      	mov	r3, r0
 8004410:	2b00      	cmp	r3, #0
 8004412:	d108      	bne.n	8004426 <cmd_gps_map+0x4e>
        gps_state.disp_map_on = true;
 8004414:	4b18      	ldr	r3, [pc, #96]	@ (8004478 <cmd_gps_map+0xa0>)
 8004416:	2201      	movs	r2, #1
 8004418:	f883 21d4 	strb.w	r2, [r3, #468]	@ 0x1d4
        gps_state.disp_map_clear_screen = true;
 800441c:	4b16      	ldr	r3, [pc, #88]	@ (8004478 <cmd_gps_map+0xa0>)
 800441e:	2201      	movs	r2, #1
 8004420:	f883 21d5 	strb.w	r2, [r3, #469]	@ 0x1d5
 8004424:	e01e      	b.n	8004464 <cmd_gps_map+0x8c>
    } else if (strcasecmp(op, "off") == 0) {
 8004426:	4915      	ldr	r1, [pc, #84]	@ (800447c <cmd_gps_map+0xa4>)
 8004428:	6978      	ldr	r0, [r7, #20]
 800442a:	f003 fe87 	bl	800813c <strcasecmp>
 800442e:	4603      	mov	r3, r0
 8004430:	2b00      	cmp	r3, #0
 8004432:	d104      	bne.n	800443e <cmd_gps_map+0x66>
        gps_state.disp_map_on = false;
 8004434:	4b10      	ldr	r3, [pc, #64]	@ (8004478 <cmd_gps_map+0xa0>)
 8004436:	2200      	movs	r2, #0
 8004438:	f883 21d4 	strb.w	r2, [r3, #468]	@ 0x1d4
 800443c:	e012      	b.n	8004464 <cmd_gps_map+0x8c>
    } else if (strcasecmp(op, "clear") == 0) {
 800443e:	4910      	ldr	r1, [pc, #64]	@ (8004480 <cmd_gps_map+0xa8>)
 8004440:	6978      	ldr	r0, [r7, #20]
 8004442:	f003 fe7b 	bl	800813c <strcasecmp>
 8004446:	4603      	mov	r3, r0
 8004448:	2b00      	cmp	r3, #0
 800444a:	d104      	bne.n	8004456 <cmd_gps_map+0x7e>
        gps_state.disp_map_clear_history = false;
 800444c:	4b0a      	ldr	r3, [pc, #40]	@ (8004478 <cmd_gps_map+0xa0>)
 800444e:	2200      	movs	r2, #0
 8004450:	f883 21d7 	strb.w	r2, [r3, #471]	@ 0x1d7
 8004454:	e006      	b.n	8004464 <cmd_gps_map+0x8c>
    } else {
        printc("Invalid operation '%s'\n", op);
 8004456:	6979      	ldr	r1, [r7, #20]
 8004458:	480a      	ldr	r0, [pc, #40]	@ (8004484 <cmd_gps_map+0xac>)
 800445a:	f7fe ff91 	bl	8003380 <printc>
        return MOD_ERR_ARG;
 800445e:	f04f 33ff 	mov.w	r3, #4294967295
 8004462:	e000      	b.n	8004466 <cmd_gps_map+0x8e>
    }
    return 0;
 8004464:	2300      	movs	r3, #0
}
 8004466:	4618      	mov	r0, r3
 8004468:	3718      	adds	r7, #24
 800446a:	46bd      	mov	sp, r7
 800446c:	bd80      	pop	{r7, pc}
 800446e:	bf00      	nop
 8004470:	08009c68 	.word	0x08009c68
 8004474:	08009c50 	.word	0x08009c50
 8004478:	200003c4 	.word	0x200003c4
 800447c:	08009c54 	.word	0x08009c54
 8004480:	08009c6c 	.word	0x08009c6c
 8004484:	08009c74 	.word	0x08009c74

08004488 <sat_idx_to_char>:
 * @param[in] sat_idx Satellite index (zero-based).
 *
 * @return The satellite dislay char.
 */
static char sat_idx_to_char(int32_t sat_idx)
{
 8004488:	b480      	push	{r7}
 800448a:	b083      	sub	sp, #12
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
    if (sat_idx < 9)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2b08      	cmp	r3, #8
 8004494:	dc04      	bgt.n	80044a0 <sat_idx_to_char+0x18>
        return '1' + sat_idx;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	b2db      	uxtb	r3, r3
 800449a:	3331      	adds	r3, #49	@ 0x31
 800449c:	b2db      	uxtb	r3, r3
 800449e:	e003      	b.n	80044a8 <sat_idx_to_char+0x20>
    return 'A' + (sat_idx - 9);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	b2db      	uxtb	r3, r3
 80044a4:	3338      	adds	r3, #56	@ 0x38
 80044a6:	b2db      	uxtb	r3, r3
}
 80044a8:	4618      	mov	r0, r3
 80044aa:	370c      	adds	r7, #12
 80044ac:	46bd      	mov	sp, r7
 80044ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b2:	4770      	bx	lr

080044b4 <cleanup_tmr_cb>:
 * @param[in] user_data User data for the timer (not used).
 *
 * If a satellite has not been reported for some amount of time, it is removed.
 */
static enum tmr_cb_action cleanup_tmr_cb(int32_t tmr_id, uint32_t user_data)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b086      	sub	sp, #24
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
 80044bc:	6039      	str	r1, [r7, #0]
    uint32_t now_ms = tmr_get_ms();
 80044be:	f002 f85f 	bl	8006580 <tmr_get_ms>
 80044c2:	6138      	str	r0, [r7, #16]
    uint32_t idx;

    log_debug("In cleanup_tmr_cb()\n");
 80044c4:	4b21      	ldr	r3, [pc, #132]	@ (800454c <cleanup_tmr_cb+0x98>)
 80044c6:	781b      	ldrb	r3, [r3, #0]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d006      	beq.n	80044da <cleanup_tmr_cb+0x26>
 80044cc:	4b20      	ldr	r3, [pc, #128]	@ (8004550 <cleanup_tmr_cb+0x9c>)
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	2b03      	cmp	r3, #3
 80044d2:	dd02      	ble.n	80044da <cleanup_tmr_cb+0x26>
 80044d4:	481f      	ldr	r0, [pc, #124]	@ (8004554 <cleanup_tmr_cb+0xa0>)
 80044d6:	f001 f92f 	bl	8005738 <log_printf>
    for (idx = 0; idx < MAX_SATS; idx++) {
 80044da:	2300      	movs	r3, #0
 80044dc:	617b      	str	r3, [r7, #20]
 80044de:	e02d      	b.n	800453c <cleanup_tmr_cb+0x88>
        struct sat_data* sat_data = &gps_state.sat_data[idx];
 80044e0:	697a      	ldr	r2, [r7, #20]
 80044e2:	4613      	mov	r3, r2
 80044e4:	005b      	lsls	r3, r3, #1
 80044e6:	4413      	add	r3, r2
 80044e8:	009b      	lsls	r3, r3, #2
 80044ea:	3350      	adds	r3, #80	@ 0x50
 80044ec:	4a1a      	ldr	r2, [pc, #104]	@ (8004558 <cleanup_tmr_cb+0xa4>)
 80044ee:	4413      	add	r3, r2
 80044f0:	3304      	adds	r3, #4
 80044f2:	60fb      	str	r3, [r7, #12]
        if (sat_data->present &&
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	799b      	ldrb	r3, [r3, #6]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d01c      	beq.n	8004536 <cleanup_tmr_cb+0x82>
            ((now_ms - sat_data->last_update_ms) >
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	693a      	ldr	r2, [r7, #16]
 8004502:	1ad3      	subs	r3, r2, r3
        if (sat_data->present &&
 8004504:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004508:	4293      	cmp	r3, r2
 800450a:	d914      	bls.n	8004536 <cleanup_tmr_cb+0x82>
             CLEANUP_TMR_MS)) {
            log_debug("Clean up satellite %d\n", idx+1);
 800450c:	4b0f      	ldr	r3, [pc, #60]	@ (800454c <cleanup_tmr_cb+0x98>)
 800450e:	781b      	ldrb	r3, [r3, #0]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d009      	beq.n	8004528 <cleanup_tmr_cb+0x74>
 8004514:	4b0e      	ldr	r3, [pc, #56]	@ (8004550 <cleanup_tmr_cb+0x9c>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	2b03      	cmp	r3, #3
 800451a:	dd05      	ble.n	8004528 <cleanup_tmr_cb+0x74>
 800451c:	697b      	ldr	r3, [r7, #20]
 800451e:	3301      	adds	r3, #1
 8004520:	4619      	mov	r1, r3
 8004522:	480e      	ldr	r0, [pc, #56]	@ (800455c <cleanup_tmr_cb+0xa8>)
 8004524:	f001 f908 	bl	8005738 <log_printf>
            sat_data->present = false;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	2200      	movs	r2, #0
 800452c:	719a      	strb	r2, [r3, #6]
            gps_state.disp_map_update = true;
 800452e:	4b0a      	ldr	r3, [pc, #40]	@ (8004558 <cleanup_tmr_cb+0xa4>)
 8004530:	2201      	movs	r2, #1
 8004532:	f883 21d6 	strb.w	r2, [r3, #470]	@ 0x1d6
    for (idx = 0; idx < MAX_SATS; idx++) {
 8004536:	697b      	ldr	r3, [r7, #20]
 8004538:	3301      	adds	r3, #1
 800453a:	617b      	str	r3, [r7, #20]
 800453c:	697b      	ldr	r3, [r7, #20]
 800453e:	2b1f      	cmp	r3, #31
 8004540:	d9ce      	bls.n	80044e0 <cleanup_tmr_cb+0x2c>
        }
    }
    return TMR_CB_RESTART;
 8004542:	2301      	movs	r3, #1
}
 8004544:	4618      	mov	r0, r3
 8004546:	3718      	adds	r7, #24
 8004548:	46bd      	mov	sp, r7
 800454a:	bd80      	pop	{r7, pc}
 800454c:	200001dc 	.word	0x200001dc
 8004550:	20000164 	.word	0x20000164
 8004554:	08009d4c 	.word	0x08009d4c
 8004558:	200003c4 	.word	0x200003c4
 800455c:	08009d68 	.word	0x08009d68

08004560 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004560:	b480      	push	{r7}
 8004562:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004564:	4b04      	ldr	r3, [pc, #16]	@ (8004578 <__NVIC_GetPriorityGrouping+0x18>)
 8004566:	68db      	ldr	r3, [r3, #12]
 8004568:	0a1b      	lsrs	r3, r3, #8
 800456a:	f003 0307 	and.w	r3, r3, #7
}
 800456e:	4618      	mov	r0, r3
 8004570:	46bd      	mov	sp, r7
 8004572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004576:	4770      	bx	lr
 8004578:	e000ed00 	.word	0xe000ed00

0800457c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800457c:	b480      	push	{r7}
 800457e:	b083      	sub	sp, #12
 8004580:	af00      	add	r7, sp, #0
 8004582:	4603      	mov	r3, r0
 8004584:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004586:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800458a:	2b00      	cmp	r3, #0
 800458c:	db0b      	blt.n	80045a6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800458e:	79fb      	ldrb	r3, [r7, #7]
 8004590:	f003 021f 	and.w	r2, r3, #31
 8004594:	4907      	ldr	r1, [pc, #28]	@ (80045b4 <__NVIC_EnableIRQ+0x38>)
 8004596:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800459a:	095b      	lsrs	r3, r3, #5
 800459c:	2001      	movs	r0, #1
 800459e:	fa00 f202 	lsl.w	r2, r0, r2
 80045a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80045a6:	bf00      	nop
 80045a8:	370c      	adds	r7, #12
 80045aa:	46bd      	mov	sp, r7
 80045ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b0:	4770      	bx	lr
 80045b2:	bf00      	nop
 80045b4:	e000e100 	.word	0xe000e100

080045b8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80045b8:	b480      	push	{r7}
 80045ba:	b083      	sub	sp, #12
 80045bc:	af00      	add	r7, sp, #0
 80045be:	4603      	mov	r3, r0
 80045c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80045c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	db12      	blt.n	80045f0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80045ca:	79fb      	ldrb	r3, [r7, #7]
 80045cc:	f003 021f 	and.w	r2, r3, #31
 80045d0:	490a      	ldr	r1, [pc, #40]	@ (80045fc <__NVIC_DisableIRQ+0x44>)
 80045d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045d6:	095b      	lsrs	r3, r3, #5
 80045d8:	2001      	movs	r0, #1
 80045da:	fa00 f202 	lsl.w	r2, r0, r2
 80045de:	3320      	adds	r3, #32
 80045e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80045e4:	f3bf 8f4f 	dsb	sy
}
 80045e8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80045ea:	f3bf 8f6f 	isb	sy
}
 80045ee:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80045f0:	bf00      	nop
 80045f2:	370c      	adds	r7, #12
 80045f4:	46bd      	mov	sp, r7
 80045f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fa:	4770      	bx	lr
 80045fc:	e000e100 	.word	0xe000e100

08004600 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004600:	b480      	push	{r7}
 8004602:	b083      	sub	sp, #12
 8004604:	af00      	add	r7, sp, #0
 8004606:	4603      	mov	r3, r0
 8004608:	6039      	str	r1, [r7, #0]
 800460a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800460c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004610:	2b00      	cmp	r3, #0
 8004612:	db0a      	blt.n	800462a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	b2da      	uxtb	r2, r3
 8004618:	490c      	ldr	r1, [pc, #48]	@ (800464c <__NVIC_SetPriority+0x4c>)
 800461a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800461e:	0112      	lsls	r2, r2, #4
 8004620:	b2d2      	uxtb	r2, r2
 8004622:	440b      	add	r3, r1
 8004624:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004628:	e00a      	b.n	8004640 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	b2da      	uxtb	r2, r3
 800462e:	4908      	ldr	r1, [pc, #32]	@ (8004650 <__NVIC_SetPriority+0x50>)
 8004630:	79fb      	ldrb	r3, [r7, #7]
 8004632:	f003 030f 	and.w	r3, r3, #15
 8004636:	3b04      	subs	r3, #4
 8004638:	0112      	lsls	r2, r2, #4
 800463a:	b2d2      	uxtb	r2, r2
 800463c:	440b      	add	r3, r1
 800463e:	761a      	strb	r2, [r3, #24]
}
 8004640:	bf00      	nop
 8004642:	370c      	adds	r7, #12
 8004644:	46bd      	mov	sp, r7
 8004646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464a:	4770      	bx	lr
 800464c:	e000e100 	.word	0xe000e100
 8004650:	e000ed00 	.word	0xe000ed00

08004654 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004654:	b480      	push	{r7}
 8004656:	b089      	sub	sp, #36	@ 0x24
 8004658:	af00      	add	r7, sp, #0
 800465a:	60f8      	str	r0, [r7, #12]
 800465c:	60b9      	str	r1, [r7, #8]
 800465e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	f003 0307 	and.w	r3, r3, #7
 8004666:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004668:	69fb      	ldr	r3, [r7, #28]
 800466a:	f1c3 0307 	rsb	r3, r3, #7
 800466e:	2b04      	cmp	r3, #4
 8004670:	bf28      	it	cs
 8004672:	2304      	movcs	r3, #4
 8004674:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004676:	69fb      	ldr	r3, [r7, #28]
 8004678:	3304      	adds	r3, #4
 800467a:	2b06      	cmp	r3, #6
 800467c:	d902      	bls.n	8004684 <NVIC_EncodePriority+0x30>
 800467e:	69fb      	ldr	r3, [r7, #28]
 8004680:	3b03      	subs	r3, #3
 8004682:	e000      	b.n	8004686 <NVIC_EncodePriority+0x32>
 8004684:	2300      	movs	r3, #0
 8004686:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004688:	f04f 32ff 	mov.w	r2, #4294967295
 800468c:	69bb      	ldr	r3, [r7, #24]
 800468e:	fa02 f303 	lsl.w	r3, r2, r3
 8004692:	43da      	mvns	r2, r3
 8004694:	68bb      	ldr	r3, [r7, #8]
 8004696:	401a      	ands	r2, r3
 8004698:	697b      	ldr	r3, [r7, #20]
 800469a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800469c:	f04f 31ff 	mov.w	r1, #4294967295
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	fa01 f303 	lsl.w	r3, r1, r3
 80046a6:	43d9      	mvns	r1, r3
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80046ac:	4313      	orrs	r3, r2
         );
}
 80046ae:	4618      	mov	r0, r3
 80046b0:	3724      	adds	r7, #36	@ 0x24
 80046b2:	46bd      	mov	sp, r7
 80046b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b8:	4770      	bx	lr

080046ba <LL_I2C_Enable>:
{
 80046ba:	b480      	push	{r7}
 80046bc:	b083      	sub	sp, #12
 80046be:	af00      	add	r7, sp, #0
 80046c0:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f043 0201 	orr.w	r2, r3, #1
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	601a      	str	r2, [r3, #0]
}
 80046ce:	bf00      	nop
 80046d0:	370c      	adds	r7, #12
 80046d2:	46bd      	mov	sp, r7
 80046d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d8:	4770      	bx	lr

080046da <LL_I2C_Disable>:
{
 80046da:	b480      	push	{r7}
 80046dc:	b083      	sub	sp, #12
 80046de:	af00      	add	r7, sp, #0
 80046e0:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f023 0201 	bic.w	r2, r3, #1
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	601a      	str	r2, [r3, #0]
}
 80046ee:	bf00      	nop
 80046f0:	370c      	adds	r7, #12
 80046f2:	46bd      	mov	sp, r7
 80046f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f8:	4770      	bx	lr

080046fa <LL_I2C_DisableIT_BUF>:
{
 80046fa:	b480      	push	{r7}
 80046fc:	b083      	sub	sp, #12
 80046fe:	af00      	add	r7, sp, #0
 8004700:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR2, I2C_CR2_ITBUFEN);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	685b      	ldr	r3, [r3, #4]
 8004706:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	605a      	str	r2, [r3, #4]
}
 800470e:	bf00      	nop
 8004710:	370c      	adds	r7, #12
 8004712:	46bd      	mov	sp, r7
 8004714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004718:	4770      	bx	lr

0800471a <LL_I2C_EnableIT_ERR>:
{
 800471a:	b480      	push	{r7}
 800471c:	b083      	sub	sp, #12
 800471e:	af00      	add	r7, sp, #0
 8004720:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_ITERREN);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	605a      	str	r2, [r3, #4]
}
 800472e:	bf00      	nop
 8004730:	370c      	adds	r7, #12
 8004732:	46bd      	mov	sp, r7
 8004734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004738:	4770      	bx	lr

0800473a <LL_I2C_IsActiveFlag_BUSY>:
{
 800473a:	b480      	push	{r7}
 800473c:	b083      	sub	sp, #12
 800473e:	af00      	add	r7, sp, #0
 8004740:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->SR2, I2C_SR2_BUSY) == (I2C_SR2_BUSY));
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	699b      	ldr	r3, [r3, #24]
 8004746:	f003 0302 	and.w	r3, r3, #2
 800474a:	2b02      	cmp	r3, #2
 800474c:	bf0c      	ite	eq
 800474e:	2301      	moveq	r3, #1
 8004750:	2300      	movne	r3, #0
 8004752:	b2db      	uxtb	r3, r3
}
 8004754:	4618      	mov	r0, r3
 8004756:	370c      	adds	r7, #12
 8004758:	46bd      	mov	sp, r7
 800475a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475e:	4770      	bx	lr

08004760 <LL_I2C_AcknowledgeNextData>:
{
 8004760:	b480      	push	{r7}
 8004762:	b083      	sub	sp, #12
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
 8004768:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ACK, TypeAcknowledge);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	431a      	orrs	r2, r3
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	601a      	str	r2, [r3, #0]
}
 800477a:	bf00      	nop
 800477c:	370c      	adds	r7, #12
 800477e:	46bd      	mov	sp, r7
 8004780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004784:	4770      	bx	lr

08004786 <LL_I2C_GenerateStartCondition>:
  * @rmtoll CR1          START         LL_I2C_GenerateStartCondition
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_GenerateStartCondition(I2C_TypeDef *I2Cx)
{
 8004786:	b480      	push	{r7}
 8004788:	b083      	sub	sp, #12
 800478a:	af00      	add	r7, sp, #0
 800478c:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_START);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	601a      	str	r2, [r3, #0]
}
 800479a:	bf00      	nop
 800479c:	370c      	adds	r7, #12
 800479e:	46bd      	mov	sp, r7
 80047a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a4:	4770      	bx	lr

080047a6 <LL_I2C_GenerateStopCondition>:
  * @rmtoll CR1          STOP          LL_I2C_GenerateStopCondition
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_GenerateStopCondition(I2C_TypeDef *I2Cx)
{
 80047a6:	b480      	push	{r7}
 80047a8:	b083      	sub	sp, #12
 80047aa:	af00      	add	r7, sp, #0
 80047ac:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_STOP);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	601a      	str	r2, [r3, #0]
}
 80047ba:	bf00      	nop
 80047bc:	370c      	adds	r7, #12
 80047be:	46bd      	mov	sp, r7
 80047c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c4:	4770      	bx	lr

080047c6 <LL_I2C_EnableBitPOS>:
  * @rmtoll CR1          POS           LL_I2C_EnableBitPOS
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableBitPOS(I2C_TypeDef *I2Cx)
{
 80047c6:	b480      	push	{r7}
 80047c8:	b083      	sub	sp, #12
 80047ca:	af00      	add	r7, sp, #0
 80047cc:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_POS);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	601a      	str	r2, [r3, #0]
}
 80047da:	bf00      	nop
 80047dc:	370c      	adds	r7, #12
 80047de:	46bd      	mov	sp, r7
 80047e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e4:	4770      	bx	lr

080047e6 <LL_I2C_DisableBitPOS>:
  * @rmtoll CR1          POS           LL_I2C_DisableBitPOS
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableBitPOS(I2C_TypeDef *I2Cx)
{
 80047e6:	b480      	push	{r7}
 80047e8:	b083      	sub	sp, #12
 80047ea:	af00      	add	r7, sp, #0
 80047ec:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_POS);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	601a      	str	r2, [r3, #0]
}
 80047fa:	bf00      	nop
 80047fc:	370c      	adds	r7, #12
 80047fe:	46bd      	mov	sp, r7
 8004800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004804:	4770      	bx	lr

08004806 <i2c_get_def_cfg>:
 * @param[in] instance_id Identifies the i2c instance.
 * @param[out] cfg The i2c configuration with defaults filled in.
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 */
int32_t i2c_get_def_cfg(enum i2c_instance_id instance_id, struct i2c_cfg* cfg)
{
 8004806:	b480      	push	{r7}
 8004808:	b083      	sub	sp, #12
 800480a:	af00      	add	r7, sp, #0
 800480c:	4603      	mov	r3, r0
 800480e:	6039      	str	r1, [r7, #0]
 8004810:	71fb      	strb	r3, [r7, #7]
    cfg->transaction_guard_time_ms = CONFIG_I2C_DFLT_TRANS_GUARD_TIME_MS;
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	2264      	movs	r2, #100	@ 0x64
 8004816:	601a      	str	r2, [r3, #0]
    return 0;
 8004818:	2300      	movs	r3, #0
}
 800481a:	4618      	mov	r0, r3
 800481c:	370c      	adds	r7, #12
 800481e:	46bd      	mov	sp, r7
 8004820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004824:	4770      	bx	lr
	...

08004828 <i2c_init>:
 * This function initializes a i2c module instance. Generally, it should not
 * access other modules as they might not have been initialized yet.  An
 * exception is the log module.
 */
int32_t i2c_init(enum i2c_instance_id instance_id, struct i2c_cfg* cfg)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b084      	sub	sp, #16
 800482c:	af00      	add	r7, sp, #0
 800482e:	4603      	mov	r3, r0
 8004830:	6039      	str	r1, [r7, #0]
 8004832:	71fb      	strb	r3, [r7, #7]
    struct i2c_state* st;

    if (instance_id >= I2C_NUM_INSTANCES)
 8004834:	79fb      	ldrb	r3, [r7, #7]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d002      	beq.n	8004840 <i2c_init+0x18>
        return MOD_ERR_BAD_INSTANCE;
 800483a:	f06f 0305 	mvn.w	r3, #5
 800483e:	e01e      	b.n	800487e <i2c_init+0x56>

    if (cfg == NULL)
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d102      	bne.n	800484c <i2c_init+0x24>
        return MOD_ERR_ARG;
 8004846:	f04f 33ff 	mov.w	r3, #4294967295
 800484a:	e018      	b.n	800487e <i2c_init+0x56>

    st = &i2c_states[instance_id];
 800484c:	79fb      	ldrb	r3, [r7, #7]
 800484e:	015b      	lsls	r3, r3, #5
 8004850:	4a0d      	ldr	r2, [pc, #52]	@ (8004888 <i2c_init+0x60>)
 8004852:	4413      	add	r3, r2
 8004854:	60fb      	str	r3, [r7, #12]
    memset(st, 0, sizeof(*st));
 8004856:	2220      	movs	r2, #32
 8004858:	2100      	movs	r1, #0
 800485a:	68f8      	ldr	r0, [r7, #12]
 800485c:	f003 fc66 	bl	800812c <memset>
    st->cfg = *cfg;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	683a      	ldr	r2, [r7, #0]
 8004864:	6812      	ldr	r2, [r2, #0]
 8004866:	601a      	str	r2, [r3, #0]

    switch (instance_id) {
 8004868:	79fb      	ldrb	r3, [r7, #7]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d105      	bne.n	800487a <i2c_init+0x52>
            break;
#endif

#if CONFIG_I2C_HAVE_INSTANCE_3 == 1
        case I2C_INSTANCE_3:
            st->i2c_reg_base = I2C3;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	4a06      	ldr	r2, [pc, #24]	@ (800488c <i2c_init+0x64>)
 8004872:	605a      	str	r2, [r3, #4]
            break;
 8004874:	bf00      	nop
#endif

        default:
            return MOD_ERR_BAD_INSTANCE;
    }
    return 0;
 8004876:	2300      	movs	r3, #0
 8004878:	e001      	b.n	800487e <i2c_init+0x56>
            return MOD_ERR_BAD_INSTANCE;
 800487a:	f06f 0305 	mvn.w	r3, #5
}
 800487e:	4618      	mov	r0, r3
 8004880:	3710      	adds	r7, #16
 8004882:	46bd      	mov	sp, r7
 8004884:	bd80      	pop	{r7, pc}
 8004886:	bf00      	nop
 8004888:	200005a0 	.word	0x200005a0
 800488c:	40005c00 	.word	0x40005c00

08004890 <i2c_start>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * This function starts a i2c module instance, to enter normal operation.
 */
int32_t i2c_start(enum i2c_instance_id instance_id)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b086      	sub	sp, #24
 8004894:	af00      	add	r7, sp, #0
 8004896:	4603      	mov	r3, r0
 8004898:	71fb      	strb	r3, [r7, #7]
    struct i2c_state* st;
    IRQn_Type evt_irq_type;
    IRQn_Type err_irq_type;
    int32_t result;

    if (instance_id >= I2C_NUM_INSTANCES ||
 800489a:	79fb      	ldrb	r3, [r7, #7]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d107      	bne.n	80048b0 <i2c_start+0x20>
        i2c_states[instance_id].i2c_reg_base == NULL)
 80048a0:	79fb      	ldrb	r3, [r7, #7]
 80048a2:	4a3d      	ldr	r2, [pc, #244]	@ (8004998 <i2c_start+0x108>)
 80048a4:	015b      	lsls	r3, r3, #5
 80048a6:	4413      	add	r3, r2
 80048a8:	3304      	adds	r3, #4
 80048aa:	681b      	ldr	r3, [r3, #0]
    if (instance_id >= I2C_NUM_INSTANCES ||
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d102      	bne.n	80048b6 <i2c_start+0x26>
        return MOD_ERR_BAD_INSTANCE;
 80048b0:	f06f 0305 	mvn.w	r3, #5
 80048b4:	e06b      	b.n	800498e <i2c_start+0xfe>

    result = cmd_register(&cmd_info);
 80048b6:	4839      	ldr	r0, [pc, #228]	@ (800499c <i2c_start+0x10c>)
 80048b8:	f7fe f81e 	bl	80028f8 <cmd_register>
 80048bc:	6178      	str	r0, [r7, #20]
    if (result < 0) {
 80048be:	697b      	ldr	r3, [r7, #20]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	da0e      	bge.n	80048e2 <i2c_start+0x52>
        log_error("i2c_start: cmd error %d\n", result);
 80048c4:	4b36      	ldr	r3, [pc, #216]	@ (80049a0 <i2c_start+0x110>)
 80048c6:	781b      	ldrb	r3, [r3, #0]
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d007      	beq.n	80048dc <i2c_start+0x4c>
 80048cc:	4b35      	ldr	r3, [pc, #212]	@ (80049a4 <i2c_start+0x114>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	dd03      	ble.n	80048dc <i2c_start+0x4c>
 80048d4:	6979      	ldr	r1, [r7, #20]
 80048d6:	4834      	ldr	r0, [pc, #208]	@ (80049a8 <i2c_start+0x118>)
 80048d8:	f000 ff2e 	bl	8005738 <log_printf>
        return MOD_ERR_RESOURCE;
 80048dc:	f06f 0301 	mvn.w	r3, #1
 80048e0:	e055      	b.n	800498e <i2c_start+0xfe>
    }

    st = &i2c_states[instance_id];
 80048e2:	79fb      	ldrb	r3, [r7, #7]
 80048e4:	015b      	lsls	r3, r3, #5
 80048e6:	4a2c      	ldr	r2, [pc, #176]	@ (8004998 <i2c_start+0x108>)
 80048e8:	4413      	add	r3, r2
 80048ea:	613b      	str	r3, [r7, #16]

    st->guard_tmr_id = tmr_inst_get_cb(0, tmr_callback, (uint32_t)instance_id);
 80048ec:	79fb      	ldrb	r3, [r7, #7]
 80048ee:	461a      	mov	r2, r3
 80048f0:	492e      	ldr	r1, [pc, #184]	@ (80049ac <i2c_start+0x11c>)
 80048f2:	2000      	movs	r0, #0
 80048f4:	f001 fe9c 	bl	8006630 <tmr_inst_get_cb>
 80048f8:	4602      	mov	r2, r0
 80048fa:	693b      	ldr	r3, [r7, #16]
 80048fc:	609a      	str	r2, [r3, #8]
    if (st->guard_tmr_id < 0)
 80048fe:	693b      	ldr	r3, [r7, #16]
 8004900:	689b      	ldr	r3, [r3, #8]
 8004902:	2b00      	cmp	r3, #0
 8004904:	da02      	bge.n	800490c <i2c_start+0x7c>
        return MOD_ERR_RESOURCE;
 8004906:	f06f 0301 	mvn.w	r3, #1
 800490a:	e040      	b.n	800498e <i2c_start+0xfe>

    LL_I2C_Disable(st->i2c_reg_base);
 800490c:	693b      	ldr	r3, [r7, #16]
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	4618      	mov	r0, r3
 8004912:	f7ff fee2 	bl	80046da <LL_I2C_Disable>
    DISABLE_ALL_INTERRUPTS(st);
 8004916:	693b      	ldr	r3, [r7, #16]
 8004918:	685b      	ldr	r3, [r3, #4]
 800491a:	685a      	ldr	r2, [r3, #4]
 800491c:	693b      	ldr	r3, [r7, #16]
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004924:	605a      	str	r2, [r3, #4]

    switch (instance_id) {
 8004926:	79fb      	ldrb	r3, [r7, #7]
 8004928:	2b00      	cmp	r3, #0
 800492a:	d12e      	bne.n	800498a <i2c_start+0xfa>
            break;
#endif

#if CONFIG_I2C_HAVE_INSTANCE_3 == 1
        case I2C_INSTANCE_3:
            evt_irq_type = I2C3_EV_IRQn;
 800492c:	2348      	movs	r3, #72	@ 0x48
 800492e:	73fb      	strb	r3, [r7, #15]
            err_irq_type = I2C3_ER_IRQn;
 8004930:	2349      	movs	r3, #73	@ 0x49
 8004932:	73bb      	strb	r3, [r7, #14]
            break;
 8004934:	bf00      	nop
#endif

        default:
            return MOD_ERR_BAD_INSTANCE;
    }
    NVIC_SetPriority(evt_irq_type,
 8004936:	f7ff fe13 	bl	8004560 <__NVIC_GetPriorityGrouping>
 800493a:	4603      	mov	r3, r0
 800493c:	2200      	movs	r2, #0
 800493e:	2100      	movs	r1, #0
 8004940:	4618      	mov	r0, r3
 8004942:	f7ff fe87 	bl	8004654 <NVIC_EncodePriority>
 8004946:	4602      	mov	r2, r0
 8004948:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800494c:	4611      	mov	r1, r2
 800494e:	4618      	mov	r0, r3
 8004950:	f7ff fe56 	bl	8004600 <__NVIC_SetPriority>
                     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
    NVIC_EnableIRQ(evt_irq_type);
 8004954:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004958:	4618      	mov	r0, r3
 800495a:	f7ff fe0f 	bl	800457c <__NVIC_EnableIRQ>
    NVIC_SetPriority(err_irq_type,
 800495e:	f7ff fdff 	bl	8004560 <__NVIC_GetPriorityGrouping>
 8004962:	4603      	mov	r3, r0
 8004964:	2200      	movs	r2, #0
 8004966:	2100      	movs	r1, #0
 8004968:	4618      	mov	r0, r3
 800496a:	f7ff fe73 	bl	8004654 <NVIC_EncodePriority>
 800496e:	4602      	mov	r2, r0
 8004970:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004974:	4611      	mov	r1, r2
 8004976:	4618      	mov	r0, r3
 8004978:	f7ff fe42 	bl	8004600 <__NVIC_SetPriority>
                     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
    NVIC_EnableIRQ(err_irq_type);
 800497c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004980:	4618      	mov	r0, r3
 8004982:	f7ff fdfb 	bl	800457c <__NVIC_EnableIRQ>

    return 0;
 8004986:	2300      	movs	r3, #0
 8004988:	e001      	b.n	800498e <i2c_start+0xfe>
            return MOD_ERR_BAD_INSTANCE;
 800498a:	f06f 0305 	mvn.w	r3, #5
}
 800498e:	4618      	mov	r0, r3
 8004990:	3718      	adds	r7, #24
 8004992:	46bd      	mov	sp, r7
 8004994:	bd80      	pop	{r7, pc}
 8004996:	bf00      	nop
 8004998:	200005a0 	.word	0x200005a0
 800499c:	200001c0 	.word	0x200001c0
 80049a0:	200001dc 	.word	0x200001dc
 80049a4:	20000184 	.word	0x20000184
 80049a8:	08009e80 	.word	0x08009e80
 80049ac:	08004fb9 	.word	0x08004fb9

080049b0 <i2c_reserve>:
 * @param[in] instance_id Identifies the i2c instance.
 *
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 */
int32_t i2c_reserve(enum i2c_instance_id instance_id)
{
 80049b0:	b480      	push	{r7}
 80049b2:	b083      	sub	sp, #12
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	4603      	mov	r3, r0
 80049b8:	71fb      	strb	r3, [r7, #7]
    if (instance_id >= I2C_NUM_INSTANCES ||
 80049ba:	79fb      	ldrb	r3, [r7, #7]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d107      	bne.n	80049d0 <i2c_reserve+0x20>
        i2c_states[instance_id].i2c_reg_base == NULL)
 80049c0:	79fb      	ldrb	r3, [r7, #7]
 80049c2:	4a19      	ldr	r2, [pc, #100]	@ (8004a28 <i2c_reserve+0x78>)
 80049c4:	015b      	lsls	r3, r3, #5
 80049c6:	4413      	add	r3, r2
 80049c8:	3304      	adds	r3, #4
 80049ca:	681b      	ldr	r3, [r3, #0]
    if (instance_id >= I2C_NUM_INSTANCES ||
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d102      	bne.n	80049d6 <i2c_reserve+0x26>
        return MOD_ERR_BAD_INSTANCE;
 80049d0:	f06f 0305 	mvn.w	r3, #5
 80049d4:	e021      	b.n	8004a1a <i2c_reserve+0x6a>
    if (i2c_states[instance_id].reserved) {
 80049d6:	79fb      	ldrb	r3, [r7, #7]
 80049d8:	4a13      	ldr	r2, [pc, #76]	@ (8004a28 <i2c_reserve+0x78>)
 80049da:	015b      	lsls	r3, r3, #5
 80049dc:	4413      	add	r3, r2
 80049de:	331a      	adds	r3, #26
 80049e0:	781b      	ldrb	r3, [r3, #0]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d011      	beq.n	8004a0a <i2c_reserve+0x5a>
        INC_SAT_U16(cnts_u16[CNT_RESERVE_FAIL]);
 80049e6:	4b11      	ldr	r3, [pc, #68]	@ (8004a2c <i2c_reserve+0x7c>)
 80049e8:	881b      	ldrh	r3, [r3, #0]
 80049ea:	4a10      	ldr	r2, [pc, #64]	@ (8004a2c <i2c_reserve+0x7c>)
 80049ec:	8812      	ldrh	r2, [r2, #0]
 80049ee:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80049f2:	428a      	cmp	r2, r1
 80049f4:	bf14      	ite	ne
 80049f6:	2201      	movne	r2, #1
 80049f8:	2200      	moveq	r2, #0
 80049fa:	b2d2      	uxtb	r2, r2
 80049fc:	4413      	add	r3, r2
 80049fe:	b29a      	uxth	r2, r3
 8004a00:	4b0a      	ldr	r3, [pc, #40]	@ (8004a2c <i2c_reserve+0x7c>)
 8004a02:	801a      	strh	r2, [r3, #0]
        return MOD_ERR_RESOURCE;
 8004a04:	f06f 0301 	mvn.w	r3, #1
 8004a08:	e007      	b.n	8004a1a <i2c_reserve+0x6a>
    } else {
        i2c_states[instance_id].reserved = true;
 8004a0a:	79fb      	ldrb	r3, [r7, #7]
 8004a0c:	4a06      	ldr	r2, [pc, #24]	@ (8004a28 <i2c_reserve+0x78>)
 8004a0e:	015b      	lsls	r3, r3, #5
 8004a10:	4413      	add	r3, r2
 8004a12:	331a      	adds	r3, #26
 8004a14:	2201      	movs	r2, #1
 8004a16:	701a      	strb	r2, [r3, #0]
    }
    return 0;
 8004a18:	2300      	movs	r3, #0
}
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	370c      	adds	r7, #12
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a24:	4770      	bx	lr
 8004a26:	bf00      	nop
 8004a28:	200005a0 	.word	0x200005a0
 8004a2c:	200005c0 	.word	0x200005c0

08004a30 <i2c_release>:
 * @param[in] instance_id Identifies the i2c instance.
 *
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 */
int32_t i2c_release(enum i2c_instance_id instance_id)
{
 8004a30:	b480      	push	{r7}
 8004a32:	b083      	sub	sp, #12
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	4603      	mov	r3, r0
 8004a38:	71fb      	strb	r3, [r7, #7]
    if (instance_id >= I2C_NUM_INSTANCES ||
 8004a3a:	79fb      	ldrb	r3, [r7, #7]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d107      	bne.n	8004a50 <i2c_release+0x20>
        i2c_states[instance_id].i2c_reg_base == NULL)
 8004a40:	79fb      	ldrb	r3, [r7, #7]
 8004a42:	4a0c      	ldr	r2, [pc, #48]	@ (8004a74 <i2c_release+0x44>)
 8004a44:	015b      	lsls	r3, r3, #5
 8004a46:	4413      	add	r3, r2
 8004a48:	3304      	adds	r3, #4
 8004a4a:	681b      	ldr	r3, [r3, #0]
    if (instance_id >= I2C_NUM_INSTANCES ||
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d102      	bne.n	8004a56 <i2c_release+0x26>
        return MOD_ERR_BAD_INSTANCE;
 8004a50:	f06f 0305 	mvn.w	r3, #5
 8004a54:	e007      	b.n	8004a66 <i2c_release+0x36>
    i2c_states[instance_id].reserved = false;
 8004a56:	79fb      	ldrb	r3, [r7, #7]
 8004a58:	4a06      	ldr	r2, [pc, #24]	@ (8004a74 <i2c_release+0x44>)
 8004a5a:	015b      	lsls	r3, r3, #5
 8004a5c:	4413      	add	r3, r2
 8004a5e:	331a      	adds	r3, #26
 8004a60:	2200      	movs	r2, #0
 8004a62:	701a      	strb	r2, [r3, #0]
    return 0;
 8004a64:	2300      	movs	r3, #0
}
 8004a66:	4618      	mov	r0, r3
 8004a68:	370c      	adds	r7, #12
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a70:	4770      	bx	lr
 8004a72:	bf00      	nop
 8004a74:	200005a0 	.word	0x200005a0

08004a78 <i2c_write>:
 * @note In case of a return value of MOD_ERR_PERIPH, use i2c_get_error() to
 *       get more detailed error information.
 */
int32_t i2c_write(enum i2c_instance_id instance_id, uint32_t dest_addr,
                  uint8_t* msg_bfr, uint32_t msg_len)
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b086      	sub	sp, #24
 8004a7c:	af02      	add	r7, sp, #8
 8004a7e:	60b9      	str	r1, [r7, #8]
 8004a80:	607a      	str	r2, [r7, #4]
 8004a82:	603b      	str	r3, [r7, #0]
 8004a84:	4603      	mov	r3, r0
 8004a86:	73fb      	strb	r3, [r7, #15]
    return start_op(instance_id, dest_addr, msg_bfr, msg_len,
 8004a88:	7bf8      	ldrb	r0, [r7, #15]
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	9300      	str	r3, [sp, #0]
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	687a      	ldr	r2, [r7, #4]
 8004a92:	68b9      	ldr	r1, [r7, #8]
 8004a94:	f000 f8a6 	bl	8004be4 <start_op>
 8004a98:	4603      	mov	r3, r0
                    STATE_MSTR_WR_GEN_START);
}
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	3710      	adds	r7, #16
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bd80      	pop	{r7, pc}

08004aa2 <i2c_read>:
 * @note In case of a return value of MOD_ERR_PERIPH, use i2c_get_error() to
 *       get more detailed error information.
 */
int32_t i2c_read(enum i2c_instance_id instance_id, uint32_t dest_addr,
                 uint8_t* msg_bfr, uint32_t msg_len)
{
 8004aa2:	b580      	push	{r7, lr}
 8004aa4:	b086      	sub	sp, #24
 8004aa6:	af02      	add	r7, sp, #8
 8004aa8:	60b9      	str	r1, [r7, #8]
 8004aaa:	607a      	str	r2, [r7, #4]
 8004aac:	603b      	str	r3, [r7, #0]
 8004aae:	4603      	mov	r3, r0
 8004ab0:	73fb      	strb	r3, [r7, #15]
    return start_op(instance_id, dest_addr, msg_bfr, msg_len,
 8004ab2:	7bf8      	ldrb	r0, [r7, #15]
 8004ab4:	2304      	movs	r3, #4
 8004ab6:	9300      	str	r3, [sp, #0]
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	687a      	ldr	r2, [r7, #4]
 8004abc:	68b9      	ldr	r1, [r7, #8]
 8004abe:	f000 f891 	bl	8004be4 <start_op>
 8004ac2:	4603      	mov	r3, r0
                    STATE_MSTR_RD_GEN_START);
}
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	3710      	adds	r7, #16
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	bd80      	pop	{r7, pc}

08004acc <i2c_get_error>:
 * @param[in] instance_id Identifies the i2c instance.
 *
 * @return I2C error code (enum i2c_errors).
 */
enum i2c_errors i2c_get_error(enum i2c_instance_id instance_id)
{
 8004acc:	b480      	push	{r7}
 8004ace:	b083      	sub	sp, #12
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	4603      	mov	r3, r0
 8004ad4:	71fb      	strb	r3, [r7, #7]
   if (instance_id >= I2C_NUM_INSTANCES ||
 8004ad6:	79fb      	ldrb	r3, [r7, #7]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d107      	bne.n	8004aec <i2c_get_error+0x20>
        i2c_states[instance_id].i2c_reg_base == NULL)
 8004adc:	79fb      	ldrb	r3, [r7, #7]
 8004ade:	4a0a      	ldr	r2, [pc, #40]	@ (8004b08 <i2c_get_error+0x3c>)
 8004ae0:	015b      	lsls	r3, r3, #5
 8004ae2:	4413      	add	r3, r2
 8004ae4:	3304      	adds	r3, #4
 8004ae6:	681b      	ldr	r3, [r3, #0]
   if (instance_id >= I2C_NUM_INSTANCES ||
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d101      	bne.n	8004af0 <i2c_get_error+0x24>
       return I2C_ERR_INVALID_INSTANCE;
 8004aec:	2301      	movs	r3, #1
 8004aee:	e005      	b.n	8004afc <i2c_get_error+0x30>

   return i2c_states[instance_id].last_op_error;
 8004af0:	79fb      	ldrb	r3, [r7, #7]
 8004af2:	4a05      	ldr	r2, [pc, #20]	@ (8004b08 <i2c_get_error+0x3c>)
 8004af4:	015b      	lsls	r3, r3, #5
 8004af6:	4413      	add	r3, r2
 8004af8:	331c      	adds	r3, #28
 8004afa:	781b      	ldrb	r3, [r3, #0]
}
 8004afc:	4618      	mov	r0, r3
 8004afe:	370c      	adds	r7, #12
 8004b00:	46bd      	mov	sp, r7
 8004b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b06:	4770      	bx	lr
 8004b08:	200005a0 	.word	0x200005a0

08004b0c <i2c_get_op_status>:
 *         details.
 *
 * @note Instance should be held reserved until operation status is obtained.
 */
int32_t i2c_get_op_status(enum i2c_instance_id instance_id)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	b085      	sub	sp, #20
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	4603      	mov	r3, r0
 8004b14:	71fb      	strb	r3, [r7, #7]
    struct i2c_state* st;
    int32_t rc;

    if (instance_id >= I2C_NUM_INSTANCES)
 8004b16:	79fb      	ldrb	r3, [r7, #7]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d002      	beq.n	8004b22 <i2c_get_op_status+0x16>
        return MOD_ERR_BAD_INSTANCE;
 8004b1c:	f06f 0305 	mvn.w	r3, #5
 8004b20:	e021      	b.n	8004b66 <i2c_get_op_status+0x5a>

    st = &i2c_states[instance_id];
 8004b22:	79fb      	ldrb	r3, [r7, #7]
 8004b24:	015b      	lsls	r3, r3, #5
 8004b26:	4a13      	ldr	r2, [pc, #76]	@ (8004b74 <i2c_get_op_status+0x68>)
 8004b28:	4413      	add	r3, r2
 8004b2a:	60bb      	str	r3, [r7, #8]
    if (!st->reserved)
 8004b2c:	68bb      	ldr	r3, [r7, #8]
 8004b2e:	7e9b      	ldrb	r3, [r3, #26]
 8004b30:	f083 0301 	eor.w	r3, r3, #1
 8004b34:	b2db      	uxtb	r3, r3
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d003      	beq.n	8004b42 <i2c_get_op_status+0x36>
        rc = MOD_ERR_NOT_RESERVED;
 8004b3a:	f06f 0307 	mvn.w	r3, #7
 8004b3e:	60fb      	str	r3, [r7, #12]
 8004b40:	e010      	b.n	8004b64 <i2c_get_op_status+0x58>
    else if (st->state == STATE_IDLE)
 8004b42:	68bb      	ldr	r3, [r7, #8]
 8004b44:	7edb      	ldrb	r3, [r3, #27]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d109      	bne.n	8004b5e <i2c_get_op_status+0x52>
        rc = st->last_op_error == I2C_ERR_NONE ? 0 : MOD_ERR_PERIPH;
 8004b4a:	68bb      	ldr	r3, [r7, #8]
 8004b4c:	7f1b      	ldrb	r3, [r3, #28]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d101      	bne.n	8004b56 <i2c_get_op_status+0x4a>
 8004b52:	2300      	movs	r3, #0
 8004b54:	e001      	b.n	8004b5a <i2c_get_op_status+0x4e>
 8004b56:	f06f 0306 	mvn.w	r3, #6
 8004b5a:	60fb      	str	r3, [r7, #12]
 8004b5c:	e002      	b.n	8004b64 <i2c_get_op_status+0x58>
    else
        rc = MOD_ERR_OP_IN_PROG;
 8004b5e:	f06f 0308 	mvn.w	r3, #8
 8004b62:	60fb      	str	r3, [r7, #12]
    return rc;
 8004b64:	68fb      	ldr	r3, [r7, #12]
}
 8004b66:	4618      	mov	r0, r3
 8004b68:	3714      	adds	r7, #20
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b70:	4770      	bx	lr
 8004b72:	bf00      	nop
 8004b74:	200005a0 	.word	0x200005a0

08004b78 <i2c_bus_busy>:
 * @param[in] instance_id Identifies the i2c instance.
 *
 * @return 0 if not busy, 1 if busy, else a "MOD_ERR" value (< 0).
 */
int32_t i2c_bus_busy(enum i2c_instance_id instance_id)
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b082      	sub	sp, #8
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	4603      	mov	r3, r0
 8004b80:	71fb      	strb	r3, [r7, #7]
   if (instance_id >= I2C_NUM_INSTANCES ||
 8004b82:	79fb      	ldrb	r3, [r7, #7]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d107      	bne.n	8004b98 <i2c_bus_busy+0x20>
        i2c_states[instance_id].i2c_reg_base == NULL)
 8004b88:	79fb      	ldrb	r3, [r7, #7]
 8004b8a:	4a0c      	ldr	r2, [pc, #48]	@ (8004bbc <i2c_bus_busy+0x44>)
 8004b8c:	015b      	lsls	r3, r3, #5
 8004b8e:	4413      	add	r3, r2
 8004b90:	3304      	adds	r3, #4
 8004b92:	681b      	ldr	r3, [r3, #0]
   if (instance_id >= I2C_NUM_INSTANCES ||
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d102      	bne.n	8004b9e <i2c_bus_busy+0x26>
        return MOD_ERR_BAD_INSTANCE;
 8004b98:	f06f 0305 	mvn.w	r3, #5
 8004b9c:	e009      	b.n	8004bb2 <i2c_bus_busy+0x3a>

   return LL_I2C_IsActiveFlag_BUSY(i2c_states[instance_id].i2c_reg_base);
 8004b9e:	79fb      	ldrb	r3, [r7, #7]
 8004ba0:	4a06      	ldr	r2, [pc, #24]	@ (8004bbc <i2c_bus_busy+0x44>)
 8004ba2:	015b      	lsls	r3, r3, #5
 8004ba4:	4413      	add	r3, r2
 8004ba6:	3304      	adds	r3, #4
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	4618      	mov	r0, r3
 8004bac:	f7ff fdc5 	bl	800473a <LL_I2C_IsActiveFlag_BUSY>
 8004bb0:	4603      	mov	r3, r0
}
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	3708      	adds	r7, #8
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	bd80      	pop	{r7, pc}
 8004bba:	bf00      	nop
 8004bbc:	200005a0 	.word	0x200005a0

08004bc0 <I2C3_EV_IRQHandler>:
#endif

#if CONFIG_I2C_HAVE_INSTANCE_3 == 1

void I2C3_EV_IRQHandler(void)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	af00      	add	r7, sp, #0
    i2c_interrupt(I2C_INSTANCE_3, INTER_TYPE_EVT, I2C3_EV_IRQn);
 8004bc4:	2248      	movs	r2, #72	@ 0x48
 8004bc6:	2100      	movs	r1, #0
 8004bc8:	2000      	movs	r0, #0
 8004bca:	f000 f8a9 	bl	8004d20 <i2c_interrupt>
}
 8004bce:	bf00      	nop
 8004bd0:	bd80      	pop	{r7, pc}

08004bd2 <I2C3_ER_IRQHandler>:

void I2C3_ER_IRQHandler(void)
{
 8004bd2:	b580      	push	{r7, lr}
 8004bd4:	af00      	add	r7, sp, #0
    i2c_interrupt(I2C_INSTANCE_3, INTER_TYPE_ERR, I2C3_ER_IRQn);
 8004bd6:	2249      	movs	r2, #73	@ 0x49
 8004bd8:	2101      	movs	r1, #1
 8004bda:	2000      	movs	r0, #0
 8004bdc:	f000 f8a0 	bl	8004d20 <i2c_interrupt>
}
 8004be0:	bf00      	nop
 8004be2:	bd80      	pop	{r7, pc}

08004be4 <start_op>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 */
static int32_t start_op(enum i2c_instance_id instance_id, uint32_t dest_addr,
                        uint8_t* msg_bfr, uint32_t msg_len,
                        enum states init_state)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b086      	sub	sp, #24
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	60b9      	str	r1, [r7, #8]
 8004bec:	607a      	str	r2, [r7, #4]
 8004bee:	603b      	str	r3, [r7, #0]
 8004bf0:	4603      	mov	r3, r0
 8004bf2:	73fb      	strb	r3, [r7, #15]
    struct i2c_state* st;

    log_trace("op_start state=%d msg_len=%d dest_addr=0x%02x\n", init_state,
 8004bf4:	4b45      	ldr	r3, [pc, #276]	@ (8004d0c <start_op+0x128>)
 8004bf6:	781b      	ldrb	r3, [r3, #0]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d00a      	beq.n	8004c12 <start_op+0x2e>
 8004bfc:	4b44      	ldr	r3, [pc, #272]	@ (8004d10 <start_op+0x12c>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	2b04      	cmp	r3, #4
 8004c02:	dd06      	ble.n	8004c12 <start_op+0x2e>
 8004c04:	f897 1020 	ldrb.w	r1, [r7, #32]
 8004c08:	68bb      	ldr	r3, [r7, #8]
 8004c0a:	683a      	ldr	r2, [r7, #0]
 8004c0c:	4841      	ldr	r0, [pc, #260]	@ (8004d14 <start_op+0x130>)
 8004c0e:	f000 fd93 	bl	8005738 <log_printf>
              msg_len, dest_addr);

    if (instance_id >= I2C_NUM_INSTANCES ||
 8004c12:	7bfb      	ldrb	r3, [r7, #15]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d107      	bne.n	8004c28 <start_op+0x44>
        i2c_states[instance_id].i2c_reg_base == NULL)
 8004c18:	7bfb      	ldrb	r3, [r7, #15]
 8004c1a:	4a3f      	ldr	r2, [pc, #252]	@ (8004d18 <start_op+0x134>)
 8004c1c:	015b      	lsls	r3, r3, #5
 8004c1e:	4413      	add	r3, r2
 8004c20:	3304      	adds	r3, #4
 8004c22:	681b      	ldr	r3, [r3, #0]
    if (instance_id >= I2C_NUM_INSTANCES ||
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d102      	bne.n	8004c2e <start_op+0x4a>
        return MOD_ERR_BAD_INSTANCE;
 8004c28:	f06f 0305 	mvn.w	r3, #5
 8004c2c:	e06a      	b.n	8004d04 <start_op+0x120>

    st = &i2c_states[instance_id];
 8004c2e:	7bfb      	ldrb	r3, [r7, #15]
 8004c30:	015b      	lsls	r3, r3, #5
 8004c32:	4a39      	ldr	r2, [pc, #228]	@ (8004d18 <start_op+0x134>)
 8004c34:	4413      	add	r3, r2
 8004c36:	617b      	str	r3, [r7, #20]
    if (!st->reserved)
 8004c38:	697b      	ldr	r3, [r7, #20]
 8004c3a:	7e9b      	ldrb	r3, [r3, #26]
 8004c3c:	f083 0301 	eor.w	r3, r3, #1
 8004c40:	b2db      	uxtb	r3, r3
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d002      	beq.n	8004c4c <start_op+0x68>
        return MOD_ERR_NOT_RESERVED;
 8004c46:	f06f 0307 	mvn.w	r3, #7
 8004c4a:	e05b      	b.n	8004d04 <start_op+0x120>

    if (st->state != STATE_IDLE)
 8004c4c:	697b      	ldr	r3, [r7, #20]
 8004c4e:	7edb      	ldrb	r3, [r3, #27]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d002      	beq.n	8004c5a <start_op+0x76>
        return MOD_ERR_STATE;
 8004c54:	f06f 0302 	mvn.w	r3, #2
 8004c58:	e054      	b.n	8004d04 <start_op+0x120>

    if (LL_I2C_IsActiveFlag_BUSY(st->i2c_reg_base)) {
 8004c5a:	697b      	ldr	r3, [r7, #20]
 8004c5c:	685b      	ldr	r3, [r3, #4]
 8004c5e:	4618      	mov	r0, r3
 8004c60:	f7ff fd6b 	bl	800473a <LL_I2C_IsActiveFlag_BUSY>
 8004c64:	4603      	mov	r3, r0
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d017      	beq.n	8004c9a <start_op+0xb6>
        INC_SAT_U16(cnts_u16[CNT_BUS_BUSY]);
 8004c6a:	4b2c      	ldr	r3, [pc, #176]	@ (8004d1c <start_op+0x138>)
 8004c6c:	885b      	ldrh	r3, [r3, #2]
 8004c6e:	4a2b      	ldr	r2, [pc, #172]	@ (8004d1c <start_op+0x138>)
 8004c70:	8852      	ldrh	r2, [r2, #2]
 8004c72:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8004c76:	428a      	cmp	r2, r1
 8004c78:	bf14      	ite	ne
 8004c7a:	2201      	movne	r2, #1
 8004c7c:	2200      	moveq	r2, #0
 8004c7e:	b2d2      	uxtb	r2, r2
 8004c80:	4413      	add	r3, r2
 8004c82:	b29a      	uxth	r2, r3
 8004c84:	4b25      	ldr	r3, [pc, #148]	@ (8004d1c <start_op+0x138>)
 8004c86:	805a      	strh	r2, [r3, #2]
        st->last_op_error = I2C_ERR_BUS_BUSY;
 8004c88:	697b      	ldr	r3, [r7, #20]
 8004c8a:	2202      	movs	r2, #2
 8004c8c:	771a      	strb	r2, [r3, #28]
        st->last_op_error_state = STATE_IDLE;
 8004c8e:	697b      	ldr	r3, [r7, #20]
 8004c90:	2200      	movs	r2, #0
 8004c92:	775a      	strb	r2, [r3, #29]
        return MOD_ERR_PERIPH;
 8004c94:	f06f 0306 	mvn.w	r3, #6
 8004c98:	e034      	b.n	8004d04 <start_op+0x120>
    }

    tmr_inst_start(st->guard_tmr_id, 100);
 8004c9a:	697b      	ldr	r3, [r7, #20]
 8004c9c:	689b      	ldr	r3, [r3, #8]
 8004c9e:	2164      	movs	r1, #100	@ 0x64
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	f001 fce7 	bl	8006674 <tmr_inst_start>

    st->dest_addr = dest_addr;
 8004ca6:	68bb      	ldr	r3, [r7, #8]
 8004ca8:	b29a      	uxth	r2, r3
 8004caa:	697b      	ldr	r3, [r7, #20]
 8004cac:	831a      	strh	r2, [r3, #24]
    st->msg_bfr = msg_bfr;
 8004cae:	697b      	ldr	r3, [r7, #20]
 8004cb0:	687a      	ldr	r2, [r7, #4]
 8004cb2:	60da      	str	r2, [r3, #12]
    st->msg_len = msg_len;
 8004cb4:	697b      	ldr	r3, [r7, #20]
 8004cb6:	683a      	ldr	r2, [r7, #0]
 8004cb8:	611a      	str	r2, [r3, #16]
    st->msg_bytes_xferred = 0;
 8004cba:	697b      	ldr	r3, [r7, #20]
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	615a      	str	r2, [r3, #20]

    st->last_op_error = I2C_ERR_NONE;
 8004cc0:	697b      	ldr	r3, [r7, #20]
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	771a      	strb	r2, [r3, #28]
    st->last_op_error_state = STATE_IDLE;
 8004cc6:	697b      	ldr	r3, [r7, #20]
 8004cc8:	2200      	movs	r2, #0
 8004cca:	775a      	strb	r2, [r3, #29]

    st->state = init_state;
 8004ccc:	697b      	ldr	r3, [r7, #20]
 8004cce:	f897 2020 	ldrb.w	r2, [r7, #32]
 8004cd2:	76da      	strb	r2, [r3, #27]

    LL_I2C_Enable(st->i2c_reg_base);
 8004cd4:	697b      	ldr	r3, [r7, #20]
 8004cd6:	685b      	ldr	r3, [r3, #4]
 8004cd8:	4618      	mov	r0, r3
 8004cda:	f7ff fcee 	bl	80046ba <LL_I2C_Enable>
    LL_I2C_DisableBitPOS(st->i2c_reg_base);
 8004cde:	697b      	ldr	r3, [r7, #20]
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	f7ff fd7f 	bl	80047e6 <LL_I2C_DisableBitPOS>
    LL_I2C_GenerateStartCondition(st->i2c_reg_base);
 8004ce8:	697b      	ldr	r3, [r7, #20]
 8004cea:	685b      	ldr	r3, [r3, #4]
 8004cec:	4618      	mov	r0, r3
 8004cee:	f7ff fd4a 	bl	8004786 <LL_I2C_GenerateStartCondition>

    ENABLE_ALL_INTERRUPTS(st);
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	685b      	ldr	r3, [r3, #4]
 8004cf6:	685a      	ldr	r2, [r3, #4]
 8004cf8:	697b      	ldr	r3, [r7, #20]
 8004cfa:	685b      	ldr	r3, [r3, #4]
 8004cfc:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8004d00:	605a      	str	r2, [r3, #4]

    return 0;
 8004d02:	2300      	movs	r3, #0
}
 8004d04:	4618      	mov	r0, r3
 8004d06:	3718      	adds	r7, #24
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	bd80      	pop	{r7, pc}
 8004d0c:	200001dc 	.word	0x200001dc
 8004d10:	20000184 	.word	0x20000184
 8004d14:	08009ea0 	.word	0x08009ea0
 8004d18:	200005a0 	.word	0x200005a0
 8004d1c:	200005c0 	.word	0x200005c0

08004d20 <i2c_interrupt>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 */
static void i2c_interrupt(enum i2c_instance_id instance_id,
                          enum interrupt_type inter_type,
                          IRQn_Type irq_type)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b086      	sub	sp, #24
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	4603      	mov	r3, r0
 8004d28:	71fb      	strb	r3, [r7, #7]
 8004d2a:	460b      	mov	r3, r1
 8004d2c:	71bb      	strb	r3, [r7, #6]
 8004d2e:	4613      	mov	r3, r2
 8004d30:	717b      	strb	r3, [r7, #5]
    struct i2c_state* st;
    uint16_t sr1;

    if (instance_id >= I2C_NUM_INSTANCES)
 8004d32:	79fb      	ldrb	r3, [r7, #7]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	f040 8132 	bne.w	8004f9e <i2c_interrupt+0x27e>
        return;

    st = &i2c_states[instance_id];
 8004d3a:	79fb      	ldrb	r3, [r7, #7]
 8004d3c:	015b      	lsls	r3, r3, #5
 8004d3e:	4a9a      	ldr	r2, [pc, #616]	@ (8004fa8 <i2c_interrupt+0x288>)
 8004d40:	4413      	add	r3, r2
 8004d42:	60fb      	str	r3, [r7, #12]

    // If instance is not initialized, we should not get an interrupt, but for
    // safety just disable it.

    if (st->i2c_reg_base == NULL) {
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	685b      	ldr	r3, [r3, #4]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d105      	bne.n	8004d58 <i2c_interrupt+0x38>
        NVIC_DisableIRQ(irq_type);
 8004d4c:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8004d50:	4618      	mov	r0, r3
 8004d52:	f7ff fc31 	bl	80045b8 <__NVIC_DisableIRQ>
        return;
 8004d56:	e123      	b.n	8004fa0 <i2c_interrupt+0x280>
    }
    sr1 = st->i2c_reg_base->SR1;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	695b      	ldr	r3, [r3, #20]
 8004d5e:	817b      	strh	r3, [r7, #10]

    log_trace("i2c_interrupt state=%d xferred=%lu sr1=0x%04x\n", st->state,
 8004d60:	4b92      	ldr	r3, [pc, #584]	@ (8004fac <i2c_interrupt+0x28c>)
 8004d62:	781b      	ldrb	r3, [r3, #0]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d00c      	beq.n	8004d82 <i2c_interrupt+0x62>
 8004d68:	4b91      	ldr	r3, [pc, #580]	@ (8004fb0 <i2c_interrupt+0x290>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	2b04      	cmp	r3, #4
 8004d6e:	dd08      	ble.n	8004d82 <i2c_interrupt+0x62>
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	7edb      	ldrb	r3, [r3, #27]
 8004d74:	4619      	mov	r1, r3
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	695a      	ldr	r2, [r3, #20]
 8004d7a:	897b      	ldrh	r3, [r7, #10]
 8004d7c:	488d      	ldr	r0, [pc, #564]	@ (8004fb4 <i2c_interrupt+0x294>)
 8004d7e:	f000 fcdb 	bl	8005738 <log_printf>
              st->msg_bytes_xferred, sr1);

    if (inter_type == INTER_TYPE_EVT)
 8004d82:	79bb      	ldrb	r3, [r7, #6]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	f040 80cd 	bne.w	8004f24 <i2c_interrupt+0x204>
    {
        uint32_t sr1_handled_mask = 0;
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	617b      	str	r3, [r7, #20]

        switch (st->state) {
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	7edb      	ldrb	r3, [r3, #27]
 8004d92:	3b01      	subs	r3, #1
 8004d94:	2b05      	cmp	r3, #5
 8004d96:	f200 80b0 	bhi.w	8004efa <i2c_interrupt+0x1da>
 8004d9a:	a201      	add	r2, pc, #4	@ (adr r2, 8004da0 <i2c_interrupt+0x80>)
 8004d9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004da0:	08004db9 	.word	0x08004db9
 8004da4:	08004ddd 	.word	0x08004ddd
 8004da8:	08004e3d 	.word	0x08004e3d
 8004dac:	08004e9b 	.word	0x08004e9b
 8004db0:	08004ebf 	.word	0x08004ebf
 8004db4:	08004ed5 	.word	0x08004ed5
            case STATE_MSTR_WR_GEN_START:
                if (sr1 & LL_I2C_SR1_SB) {
 8004db8:	897b      	ldrh	r3, [r7, #10]
 8004dba:	f003 0301 	and.w	r3, r3, #1
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d009      	beq.n	8004dd6 <i2c_interrupt+0xb6>
                    // SB is cleared by reading SR1 followed by writing address
                    // to DR.

                    st->i2c_reg_base->DR = st->dest_addr << 1;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	8b1b      	ldrh	r3, [r3, #24]
 8004dc6:	461a      	mov	r2, r3
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	685b      	ldr	r3, [r3, #4]
 8004dcc:	0052      	lsls	r2, r2, #1
 8004dce:	611a      	str	r2, [r3, #16]
                    st->state = STATE_MSTR_WR_SENDING_ADDR;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	2202      	movs	r2, #2
 8004dd4:	76da      	strb	r2, [r3, #27]
                }
                sr1_handled_mask = LL_I2C_SR1_SB;
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	617b      	str	r3, [r7, #20]
                break;
 8004dda:	e091      	b.n	8004f00 <i2c_interrupt+0x1e0>

            case STATE_MSTR_WR_SENDING_ADDR:
                sr1_handled_mask = LL_I2C_SR1_ADDR;
 8004ddc:	2302      	movs	r3, #2
 8004dde:	617b      	str	r3, [r7, #20]
                if (sr1 & LL_I2C_SR1_ADDR) {
 8004de0:	897b      	ldrh	r3, [r7, #10]
 8004de2:	f003 0302 	and.w	r3, r3, #2
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	f000 8089 	beq.w	8004efe <i2c_interrupt+0x1de>
                    // Clear ADDR flag (SR1 already read).
                    (void)st->i2c_reg_base->SR2;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	685b      	ldr	r3, [r3, #4]
 8004df0:	699b      	ldr	r3, [r3, #24]

                    // We either check these bits, or want to ignore them.
                    sr1_handled_mask |= LL_I2C_SR1_TXE | LL_I2C_SR1_BTF;
 8004df2:	697b      	ldr	r3, [r7, #20]
 8004df4:	f043 0384 	orr.w	r3, r3, #132	@ 0x84
 8004df8:	617b      	str	r3, [r7, #20]

                    if (st->msg_len == 0) {
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	691b      	ldr	r3, [r3, #16]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d107      	bne.n	8004e12 <i2c_interrupt+0xf2>
                        st->state = STATE_IDLE;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	2200      	movs	r2, #0
 8004e06:	76da      	strb	r2, [r3, #27]
                        op_stop_success(st, true);
 8004e08:	2101      	movs	r1, #1
 8004e0a:	68f8      	ldr	r0, [r7, #12]
 8004e0c:	f000 fa26 	bl	800525c <op_stop_success>
                            st->i2c_reg_base->DR =
                                st->msg_bfr[st->msg_bytes_xferred++];
                        }
                    }
                }
                break;
 8004e10:	e075      	b.n	8004efe <i2c_interrupt+0x1de>
                        st->state = STATE_MSTR_WR_SENDING_DATA;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	2203      	movs	r2, #3
 8004e16:	76da      	strb	r2, [r3, #27]
                        if (sr1 & (LL_I2C_SR1_TXE | LL_I2C_SR1_BTF)) {
 8004e18:	897b      	ldrh	r3, [r7, #10]
 8004e1a:	f003 0384 	and.w	r3, r3, #132	@ 0x84
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d06d      	beq.n	8004efe <i2c_interrupt+0x1de>
                                st->msg_bfr[st->msg_bytes_xferred++];
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	68da      	ldr	r2, [r3, #12]
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	695b      	ldr	r3, [r3, #20]
 8004e2a:	1c58      	adds	r0, r3, #1
 8004e2c:	68f9      	ldr	r1, [r7, #12]
 8004e2e:	6148      	str	r0, [r1, #20]
 8004e30:	4413      	add	r3, r2
 8004e32:	781a      	ldrb	r2, [r3, #0]
                            st->i2c_reg_base->DR =
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	685b      	ldr	r3, [r3, #4]
 8004e38:	611a      	str	r2, [r3, #16]
                break;
 8004e3a:	e060      	b.n	8004efe <i2c_interrupt+0x1de>

            case STATE_MSTR_WR_SENDING_DATA:
                if (sr1 & (LL_I2C_SR1_TXE | LL_I2C_SR1_BTF)) {
 8004e3c:	897b      	ldrh	r3, [r7, #10]
 8004e3e:	f003 0384 	and.w	r3, r3, #132	@ 0x84
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d026      	beq.n	8004e94 <i2c_interrupt+0x174>
                    if (st->msg_bytes_xferred < st->msg_len) {
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	695a      	ldr	r2, [r3, #20]
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	691b      	ldr	r3, [r3, #16]
 8004e4e:	429a      	cmp	r2, r3
 8004e50:	d20c      	bcs.n	8004e6c <i2c_interrupt+0x14c>
                        st->i2c_reg_base->DR =
                            st->msg_bfr[st->msg_bytes_xferred++];
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	68da      	ldr	r2, [r3, #12]
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	695b      	ldr	r3, [r3, #20]
 8004e5a:	1c58      	adds	r0, r3, #1
 8004e5c:	68f9      	ldr	r1, [r7, #12]
 8004e5e:	6148      	str	r0, [r1, #20]
 8004e60:	4413      	add	r3, r2
 8004e62:	781a      	ldrb	r2, [r3, #0]
                        st->i2c_reg_base->DR =
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	685b      	ldr	r3, [r3, #4]
 8004e68:	611a      	str	r2, [r3, #16]
 8004e6a:	e013      	b.n	8004e94 <i2c_interrupt+0x174>

                        // No more bytes to write. We wait until we get BTF, to
                        // ensure we detect any errors (e.g. NACK) for the last
                        // transmitted byte.

                        if (sr1 & LL_I2C_SR1_BTF) {
 8004e6c:	897b      	ldrh	r3, [r7, #10]
 8004e6e:	f003 0304 	and.w	r3, r3, #4
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d009      	beq.n	8004e8a <i2c_interrupt+0x16a>
                            op_stop_success(st, true);
 8004e76:	2101      	movs	r1, #1
 8004e78:	68f8      	ldr	r0, [r7, #12]
 8004e7a:	f000 f9ef 	bl	800525c <op_stop_success>
                            LL_I2C_EnableIT_ERR(st->i2c_reg_base); // TODO TMP
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	685b      	ldr	r3, [r3, #4]
 8004e82:	4618      	mov	r0, r3
 8004e84:	f7ff fc49 	bl	800471a <LL_I2C_EnableIT_ERR>
 8004e88:	e004      	b.n	8004e94 <i2c_interrupt+0x174>
                        } else {
                            // Prevent further TXE interrupts.
                            LL_I2C_DisableIT_BUF(st->i2c_reg_base);
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	4618      	mov	r0, r3
 8004e90:	f7ff fc33 	bl	80046fa <LL_I2C_DisableIT_BUF>
                        }
                    }
                }
                sr1_handled_mask = LL_I2C_SR1_TXE | LL_I2C_SR1_BTF;
 8004e94:	2384      	movs	r3, #132	@ 0x84
 8004e96:	617b      	str	r3, [r7, #20]
                break;
 8004e98:	e032      	b.n	8004f00 <i2c_interrupt+0x1e0>

            case STATE_MSTR_RD_GEN_START:
                if (sr1 & LL_I2C_SR1_SB) {
 8004e9a:	897b      	ldrh	r3, [r7, #10]
 8004e9c:	f003 0301 	and.w	r3, r3, #1
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d009      	beq.n	8004eb8 <i2c_interrupt+0x198>

                    // SB is cleared by reading SR1 followed by writing address
                    // to DR.

                    st->i2c_reg_base->DR = (st->dest_addr << 1) + 1;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	8b1b      	ldrh	r3, [r3, #24]
 8004ea8:	005b      	lsls	r3, r3, #1
 8004eaa:	1c5a      	adds	r2, r3, #1
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	685b      	ldr	r3, [r3, #4]
 8004eb0:	611a      	str	r2, [r3, #16]
                    st->state = STATE_MSTR_RD_SENDING_ADDR;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	2205      	movs	r2, #5
 8004eb6:	76da      	strb	r2, [r3, #27]
                }
                sr1_handled_mask = LL_I2C_SR1_SB;
 8004eb8:	2301      	movs	r3, #1
 8004eba:	617b      	str	r3, [r7, #20]
                break;
 8004ebc:	e020      	b.n	8004f00 <i2c_interrupt+0x1e0>

            case STATE_MSTR_RD_SENDING_ADDR:
                if (sr1 & LL_I2C_SR1_ADDR) {
 8004ebe:	897b      	ldrh	r3, [r7, #10]
 8004ec0:	f003 0302 	and.w	r3, r3, #2
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d002      	beq.n	8004ece <i2c_interrupt+0x1ae>
                    handle_receive_addr(st);
 8004ec8:	68f8      	ldr	r0, [r7, #12]
 8004eca:	f000 f8ab 	bl	8005024 <handle_receive_addr>
                }
                sr1_handled_mask = LL_I2C_SR1_ADDR;
 8004ece:	2302      	movs	r3, #2
 8004ed0:	617b      	str	r3, [r7, #20]
                break;
 8004ed2:	e015      	b.n	8004f00 <i2c_interrupt+0x1e0>

            case STATE_MSTR_RD_READING_DATA:
                if (sr1 & (I2C_SR1_RXNE)) {
 8004ed4:	897b      	ldrh	r3, [r7, #10]
 8004ed6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d002      	beq.n	8004ee4 <i2c_interrupt+0x1c4>
                    handle_receive_rxne(st);
 8004ede:	68f8      	ldr	r0, [r7, #12]
 8004ee0:	f000 f8f0 	bl	80050c4 <handle_receive_rxne>
                }
                if (sr1 & (I2C_SR1_BTF)) {
 8004ee4:	897b      	ldrh	r3, [r7, #10]
 8004ee6:	f003 0304 	and.w	r3, r3, #4
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d002      	beq.n	8004ef4 <i2c_interrupt+0x1d4>
                    handle_receive_btf(st);
 8004eee:	68f8      	ldr	r0, [r7, #12]
 8004ef0:	f000 f93a 	bl	8005168 <handle_receive_btf>
                }
                sr1_handled_mask = LL_I2C_SR1_RXNE | LL_I2C_SR1_BTF;
 8004ef4:	2344      	movs	r3, #68	@ 0x44
 8004ef6:	617b      	str	r3, [r7, #20]
                break;
 8004ef8:	e002      	b.n	8004f00 <i2c_interrupt+0x1e0>

            default:
                break;
 8004efa:	bf00      	nop
 8004efc:	e000      	b.n	8004f00 <i2c_interrupt+0x1e0>
                break;
 8004efe:	bf00      	nop
        }

        // Check for unexpected events.
        sr1 &= ~sr1_handled_mask;
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	b29b      	uxth	r3, r3
 8004f04:	43db      	mvns	r3, r3
 8004f06:	b29a      	uxth	r2, r3
 8004f08:	897b      	ldrh	r3, [r7, #10]
 8004f0a:	4013      	ands	r3, r2
 8004f0c:	817b      	strh	r3, [r7, #10]
        if (sr1 & INTERRUPT_EVT_MASK)
 8004f0e:	897b      	ldrh	r3, [r7, #10]
 8004f10:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d043      	beq.n	8004fa0 <i2c_interrupt+0x280>
            op_stop_fail(st, I2C_ERR_INTR_UNEXPECT, CNT_INTR_UNEXPECT);
 8004f18:	2207      	movs	r2, #7
 8004f1a:	2108      	movs	r1, #8
 8004f1c:	68f8      	ldr	r0, [r7, #12]
 8004f1e:	f000 f9d9 	bl	80052d4 <op_stop_fail>
 8004f22:	e03d      	b.n	8004fa0 <i2c_interrupt+0x280>

    } else if (inter_type == INTER_TYPE_ERR) {
 8004f24:	79bb      	ldrb	r3, [r7, #6]
 8004f26:	2b01      	cmp	r3, #1
 8004f28:	d13a      	bne.n	8004fa0 <i2c_interrupt+0x280>
        enum i2c_errors i2c_error = I2C_ERR_INTR_UNEXPECT;
 8004f2a:	2308      	movs	r3, #8
 8004f2c:	74fb      	strb	r3, [r7, #19]
        enum i2c_u16_pms pm_ctr = NUM_U16_PMS;
 8004f2e:	2308      	movs	r3, #8
 8004f30:	74bb      	strb	r3, [r7, #18]

        // Clear errors.
        st->i2c_reg_base->SR1 &= ~(sr1 & INTERRUPT_ERR_MASK);
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	685b      	ldr	r3, [r3, #4]
 8004f36:	6959      	ldr	r1, [r3, #20]
 8004f38:	897b      	ldrh	r3, [r7, #10]
 8004f3a:	f403 435f 	and.w	r3, r3, #57088	@ 0xdf00
 8004f3e:	43da      	mvns	r2, r3
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	685b      	ldr	r3, [r3, #4]
 8004f44:	400a      	ands	r2, r1
 8004f46:	615a      	str	r2, [r3, #20]

        // Record and report error.
        if (sr1 & I2C_SR1_TIMEOUT) {
 8004f48:	897b      	ldrh	r3, [r7, #10]
 8004f4a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d003      	beq.n	8004f5a <i2c_interrupt+0x23a>
            pm_ctr = CNT_TIMEOUT;
 8004f52:	2304      	movs	r3, #4
 8004f54:	74bb      	strb	r3, [r7, #18]
            i2c_error = I2C_ERR_TIMEOUT;
 8004f56:	2305      	movs	r3, #5
 8004f58:	74fb      	strb	r3, [r7, #19]
        }
        if (sr1 & I2C_SR1_PECERR) {
 8004f5a:	897b      	ldrh	r3, [r7, #10]
 8004f5c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d003      	beq.n	8004f6c <i2c_interrupt+0x24c>
            pm_ctr = CNT_PEC_ERR;
 8004f64:	2303      	movs	r3, #3
 8004f66:	74bb      	strb	r3, [r7, #18]
            i2c_error = I2C_ERR_PEC;
 8004f68:	2304      	movs	r3, #4
 8004f6a:	74fb      	strb	r3, [r7, #19]
        }
        if (sr1 & I2C_SR1_AF) {
 8004f6c:	897b      	ldrh	r3, [r7, #10]
 8004f6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d003      	beq.n	8004f7e <i2c_interrupt+0x25e>
            pm_ctr = CNT_ACK_FAIL;
 8004f76:	2305      	movs	r3, #5
 8004f78:	74bb      	strb	r3, [r7, #18]
            i2c_error = I2C_ERR_ACK_FAIL;
 8004f7a:	2306      	movs	r3, #6
 8004f7c:	74fb      	strb	r3, [r7, #19]
        }
        if (sr1 & I2C_SR1_BERR) {
 8004f7e:	897b      	ldrh	r3, [r7, #10]
 8004f80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d003      	beq.n	8004f90 <i2c_interrupt+0x270>
            pm_ctr = CNT_BUS_ERR;
 8004f88:	2306      	movs	r3, #6
 8004f8a:	74bb      	strb	r3, [r7, #18]
            i2c_error = I2C_ERR_BUS_ERR;
 8004f8c:	2307      	movs	r3, #7
 8004f8e:	74fb      	strb	r3, [r7, #19]
        }
        op_stop_fail(st, i2c_error, pm_ctr);
 8004f90:	7cba      	ldrb	r2, [r7, #18]
 8004f92:	7cfb      	ldrb	r3, [r7, #19]
 8004f94:	4619      	mov	r1, r3
 8004f96:	68f8      	ldr	r0, [r7, #12]
 8004f98:	f000 f99c 	bl	80052d4 <op_stop_fail>
 8004f9c:	e000      	b.n	8004fa0 <i2c_interrupt+0x280>
        return;
 8004f9e:	bf00      	nop
    }
}
 8004fa0:	3718      	adds	r7, #24
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bd80      	pop	{r7, pc}
 8004fa6:	bf00      	nop
 8004fa8:	200005a0 	.word	0x200005a0
 8004fac:	200001dc 	.word	0x200001dc
 8004fb0:	20000184 	.word	0x20000184
 8004fb4:	08009ed4 	.word	0x08009ed4

08004fb8 <tmr_callback>:
 * @param[in] user_data User data for the timer (is i2c instance).
 *
 * @return Timer disposition (always TMR_CB_NONE since timers are one-shot).
 */
static enum tmr_cb_action tmr_callback(int32_t tmr_id, uint32_t user_data)
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b084      	sub	sp, #16
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
 8004fc0:	6039      	str	r1, [r7, #0]
    struct i2c_state* st;
    enum i2c_instance_id instance_id = (enum i2c_instance_id)user_data;
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	73fb      	strb	r3, [r7, #15]

    log_trace("i2c tmr_callback\n");
 8004fc6:	4b13      	ldr	r3, [pc, #76]	@ (8005014 <tmr_callback+0x5c>)
 8004fc8:	781b      	ldrb	r3, [r3, #0]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d006      	beq.n	8004fdc <tmr_callback+0x24>
 8004fce:	4b12      	ldr	r3, [pc, #72]	@ (8005018 <tmr_callback+0x60>)
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	2b04      	cmp	r3, #4
 8004fd4:	dd02      	ble.n	8004fdc <tmr_callback+0x24>
 8004fd6:	4811      	ldr	r0, [pc, #68]	@ (800501c <tmr_callback+0x64>)
 8004fd8:	f000 fbae 	bl	8005738 <log_printf>
    if (instance_id >= I2C_NUM_INSTANCES ||
 8004fdc:	7bfb      	ldrb	r3, [r7, #15]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d107      	bne.n	8004ff2 <tmr_callback+0x3a>
        i2c_states[instance_id].i2c_reg_base == NULL)
 8004fe2:	7bfb      	ldrb	r3, [r7, #15]
 8004fe4:	4a0e      	ldr	r2, [pc, #56]	@ (8005020 <tmr_callback+0x68>)
 8004fe6:	015b      	lsls	r3, r3, #5
 8004fe8:	4413      	add	r3, r2
 8004fea:	3304      	adds	r3, #4
 8004fec:	681b      	ldr	r3, [r3, #0]
    if (instance_id >= I2C_NUM_INSTANCES ||
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d101      	bne.n	8004ff6 <tmr_callback+0x3e>
        return TMR_CB_NONE;
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	e00a      	b.n	800500c <tmr_callback+0x54>

    st = &i2c_states[instance_id];
 8004ff6:	7bfb      	ldrb	r3, [r7, #15]
 8004ff8:	015b      	lsls	r3, r3, #5
 8004ffa:	4a09      	ldr	r2, [pc, #36]	@ (8005020 <tmr_callback+0x68>)
 8004ffc:	4413      	add	r3, r2
 8004ffe:	60bb      	str	r3, [r7, #8]
    op_stop_fail(st, I2C_ERR_GUARD_TMR, CNT_GUARD_TMR);
 8005000:	2202      	movs	r2, #2
 8005002:	2103      	movs	r1, #3
 8005004:	68b8      	ldr	r0, [r7, #8]
 8005006:	f000 f965 	bl	80052d4 <op_stop_fail>

    return TMR_CB_NONE;
 800500a:	2300      	movs	r3, #0
}
 800500c:	4618      	mov	r0, r3
 800500e:	3710      	adds	r7, #16
 8005010:	46bd      	mov	sp, r7
 8005012:	bd80      	pop	{r7, pc}
 8005014:	200001dc 	.word	0x200001dc
 8005018:	20000184 	.word	0x20000184
 800501c:	08009f08 	.word	0x08009f08
 8005020:	200005a0 	.word	0x200005a0

08005024 <handle_receive_addr>:
 * @brief Handle receive ADDR event.
 *
 * @param[in] st Pointer to struct st_state.
 */
static void handle_receive_addr(struct i2c_state* st)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b082      	sub	sp, #8
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
    switch (st->msg_len) {
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	691b      	ldr	r3, [r3, #16]
 8005030:	2b02      	cmp	r3, #2
 8005032:	d01d      	beq.n	8005070 <handle_receive_addr+0x4c>
 8005034:	2b02      	cmp	r3, #2
 8005036:	d82a      	bhi.n	800508e <handle_receive_addr+0x6a>
 8005038:	2b00      	cmp	r3, #0
 800503a:	d002      	beq.n	8005042 <handle_receive_addr+0x1e>
 800503c:	2b01      	cmp	r3, #1
 800503e:	d008      	beq.n	8005052 <handle_receive_addr+0x2e>
 8005040:	e025      	b.n	800508e <handle_receive_addr+0x6a>
        case 0:
            // A zero byte receive is really just a "ping" of the address,
            // so if we get an ADDR event, we are done.

            // Clear ADDR flag (SR1 already read).
            (void)st->i2c_reg_base->SR2;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	685b      	ldr	r3, [r3, #4]
 8005046:	699b      	ldr	r3, [r3, #24]

            op_stop_success(st, true);
 8005048:	2101      	movs	r1, #1
 800504a:	6878      	ldr	r0, [r7, #4]
 800504c:	f000 f906 	bl	800525c <op_stop_success>
            break;
 8005050:	e02d      	b.n	80050ae <handle_receive_addr+0x8a>

        case 1:
            LL_I2C_AcknowledgeNextData(st->i2c_reg_base, LL_I2C_NACK);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	685b      	ldr	r3, [r3, #4]
 8005056:	2100      	movs	r1, #0
 8005058:	4618      	mov	r0, r3
 800505a:	f7ff fb81 	bl	8004760 <LL_I2C_AcknowledgeNextData>

            // Clear ADDR flag (SR1 already read).
            (void)st->i2c_reg_base->SR2;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	685b      	ldr	r3, [r3, #4]
 8005062:	699b      	ldr	r3, [r3, #24]

            LL_I2C_GenerateStopCondition(st->i2c_reg_base);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	685b      	ldr	r3, [r3, #4]
 8005068:	4618      	mov	r0, r3
 800506a:	f7ff fb9c 	bl	80047a6 <LL_I2C_GenerateStopCondition>
            break;
 800506e:	e01e      	b.n	80050ae <handle_receive_addr+0x8a>

        case 2:
            LL_I2C_AcknowledgeNextData(st->i2c_reg_base, LL_I2C_NACK);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	685b      	ldr	r3, [r3, #4]
 8005074:	2100      	movs	r1, #0
 8005076:	4618      	mov	r0, r3
 8005078:	f7ff fb72 	bl	8004760 <LL_I2C_AcknowledgeNextData>
            LL_I2C_EnableBitPOS(st->i2c_reg_base);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	685b      	ldr	r3, [r3, #4]
 8005080:	4618      	mov	r0, r3
 8005082:	f7ff fba0 	bl	80047c6 <LL_I2C_EnableBitPOS>

            // Clear ADDR flag (SR1 already read).
            (void)st->i2c_reg_base->SR2;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	685b      	ldr	r3, [r3, #4]
 800508a:	699b      	ldr	r3, [r3, #24]
            break;
 800508c:	e00f      	b.n	80050ae <handle_receive_addr+0x8a>

        default:
            LL_I2C_AcknowledgeNextData(st->i2c_reg_base, LL_I2C_ACK);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	685b      	ldr	r3, [r3, #4]
 8005092:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005096:	4618      	mov	r0, r3
 8005098:	f7ff fb62 	bl	8004760 <LL_I2C_AcknowledgeNextData>
            LL_I2C_DisableBitPOS(st->i2c_reg_base);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	685b      	ldr	r3, [r3, #4]
 80050a0:	4618      	mov	r0, r3
 80050a2:	f7ff fba0 	bl	80047e6 <LL_I2C_DisableBitPOS>

            // Clear ADDR flag (SR1 already read).
            (void)st->i2c_reg_base->SR2;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	685b      	ldr	r3, [r3, #4]
 80050aa:	699b      	ldr	r3, [r3, #24]
            break;
 80050ac:	bf00      	nop
    }
    if (st->msg_len != 0)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	691b      	ldr	r3, [r3, #16]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d002      	beq.n	80050bc <handle_receive_addr+0x98>
        st->state = STATE_MSTR_RD_READING_DATA;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2206      	movs	r2, #6
 80050ba:	76da      	strb	r2, [r3, #27]
}
 80050bc:	bf00      	nop
 80050be:	3708      	adds	r7, #8
 80050c0:	46bd      	mov	sp, r7
 80050c2:	bd80      	pop	{r7, pc}

080050c4 <handle_receive_rxne>:
 * @brief Handle receive RXNE event.
 *
 * @param[in] st Pointer to struct st_state.
 */
static void handle_receive_rxne(struct i2c_state* st)
{
 80050c4:	b590      	push	{r4, r7, lr}
 80050c6:	b083      	sub	sp, #12
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
    log_trace("handle rxne left=%lu\n", st->msg_len - st->msg_bytes_xferred);
 80050cc:	4b23      	ldr	r3, [pc, #140]	@ (800515c <handle_receive_rxne+0x98>)
 80050ce:	781b      	ldrb	r3, [r3, #0]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d00c      	beq.n	80050ee <handle_receive_rxne+0x2a>
 80050d4:	4b22      	ldr	r3, [pc, #136]	@ (8005160 <handle_receive_rxne+0x9c>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	2b04      	cmp	r3, #4
 80050da:	dd08      	ble.n	80050ee <handle_receive_rxne+0x2a>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	691a      	ldr	r2, [r3, #16]
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	695b      	ldr	r3, [r3, #20]
 80050e4:	1ad3      	subs	r3, r2, r3
 80050e6:	4619      	mov	r1, r3
 80050e8:	481e      	ldr	r0, [pc, #120]	@ (8005164 <handle_receive_rxne+0xa0>)
 80050ea:	f000 fb25 	bl	8005738 <log_printf>
    switch (st->msg_len - st->msg_bytes_xferred) {
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	691a      	ldr	r2, [r3, #16]
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	695b      	ldr	r3, [r3, #20]
 80050f6:	1ad3      	subs	r3, r2, r3
 80050f8:	2b01      	cmp	r3, #1
 80050fa:	d005      	beq.n	8005108 <handle_receive_rxne+0x44>
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d01b      	beq.n	8005138 <handle_receive_rxne+0x74>
 8005100:	3b02      	subs	r3, #2
 8005102:	2b01      	cmp	r3, #1
 8005104:	d818      	bhi.n	8005138 <handle_receive_rxne+0x74>
 8005106:	e011      	b.n	800512c <handle_receive_rxne+0x68>
        case 1:
            // Seems like this case should never happen.
            st->msg_bfr[st->msg_bytes_xferred++] = st->i2c_reg_base->DR;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	685b      	ldr	r3, [r3, #4]
 800510c:	691c      	ldr	r4, [r3, #16]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	68da      	ldr	r2, [r3, #12]
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	695b      	ldr	r3, [r3, #20]
 8005116:	1c58      	adds	r0, r3, #1
 8005118:	6879      	ldr	r1, [r7, #4]
 800511a:	6148      	str	r0, [r1, #20]
 800511c:	4413      	add	r3, r2
 800511e:	b2e2      	uxtb	r2, r4
 8005120:	701a      	strb	r2, [r3, #0]
            op_stop_success(st, true);
 8005122:	2101      	movs	r1, #1
 8005124:	6878      	ldr	r0, [r7, #4]
 8005126:	f000 f899 	bl	800525c <op_stop_success>
            break;
 800512a:	e013      	b.n	8005154 <handle_receive_rxne+0x90>
        case 3:
            // At this point, we only use BTF, to force byte queuing in the
            // device, per the reference manual. Note that stopping the
            // interrupt will not stop the RXNE bit from being set in SR1.

            LL_I2C_DisableIT_BUF(st->i2c_reg_base);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	685b      	ldr	r3, [r3, #4]
 8005130:	4618      	mov	r0, r3
 8005132:	f7ff fae2 	bl	80046fa <LL_I2C_DisableIT_BUF>
            break;
 8005136:	e00d      	b.n	8005154 <handle_receive_rxne+0x90>

        default:
            st->msg_bfr[st->msg_bytes_xferred++] = st->i2c_reg_base->DR;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	685b      	ldr	r3, [r3, #4]
 800513c:	691c      	ldr	r4, [r3, #16]
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	68da      	ldr	r2, [r3, #12]
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	695b      	ldr	r3, [r3, #20]
 8005146:	1c58      	adds	r0, r3, #1
 8005148:	6879      	ldr	r1, [r7, #4]
 800514a:	6148      	str	r0, [r1, #20]
 800514c:	4413      	add	r3, r2
 800514e:	b2e2      	uxtb	r2, r4
 8005150:	701a      	strb	r2, [r3, #0]
            break;
 8005152:	bf00      	nop
    }
}
 8005154:	bf00      	nop
 8005156:	370c      	adds	r7, #12
 8005158:	46bd      	mov	sp, r7
 800515a:	bd90      	pop	{r4, r7, pc}
 800515c:	200001dc 	.word	0x200001dc
 8005160:	20000184 	.word	0x20000184
 8005164:	08009f20 	.word	0x08009f20

08005168 <handle_receive_btf>:
 * @brief Handle receive BTF event.
 *
 * @param[in] st Pointer to struct st_state.
 */
static void handle_receive_btf(struct i2c_state* st)
{
 8005168:	b590      	push	{r4, r7, lr}
 800516a:	b083      	sub	sp, #12
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
    log_trace("handle btf left=%lu\n", st->msg_len - st->msg_bytes_xferred);
 8005170:	4b37      	ldr	r3, [pc, #220]	@ (8005250 <handle_receive_btf+0xe8>)
 8005172:	781b      	ldrb	r3, [r3, #0]
 8005174:	2b00      	cmp	r3, #0
 8005176:	d00c      	beq.n	8005192 <handle_receive_btf+0x2a>
 8005178:	4b36      	ldr	r3, [pc, #216]	@ (8005254 <handle_receive_btf+0xec>)
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	2b04      	cmp	r3, #4
 800517e:	dd08      	ble.n	8005192 <handle_receive_btf+0x2a>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	691a      	ldr	r2, [r3, #16]
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	695b      	ldr	r3, [r3, #20]
 8005188:	1ad3      	subs	r3, r2, r3
 800518a:	4619      	mov	r1, r3
 800518c:	4832      	ldr	r0, [pc, #200]	@ (8005258 <handle_receive_btf+0xf0>)
 800518e:	f000 fad3 	bl	8005738 <log_printf>
    switch (st->msg_len - st->msg_bytes_xferred) {
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	691a      	ldr	r2, [r3, #16]
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	695b      	ldr	r3, [r3, #20]
 800519a:	1ad3      	subs	r3, r2, r3
 800519c:	2b03      	cmp	r3, #3
 800519e:	d030      	beq.n	8005202 <handle_receive_btf+0x9a>
 80051a0:	2b03      	cmp	r3, #3
 80051a2:	d842      	bhi.n	800522a <handle_receive_btf+0xc2>
 80051a4:	2b01      	cmp	r3, #1
 80051a6:	d902      	bls.n	80051ae <handle_receive_btf+0x46>
 80051a8:	2b02      	cmp	r3, #2
 80051aa:	d006      	beq.n	80051ba <handle_receive_btf+0x52>
 80051ac:	e03d      	b.n	800522a <handle_receive_btf+0xc2>
        case 0:
        case 1:
            op_stop_fail(st, I2C_ERR_INTR_UNEXPECT, CNT_INTR_UNEXPECT);
 80051ae:	2207      	movs	r2, #7
 80051b0:	2108      	movs	r1, #8
 80051b2:	6878      	ldr	r0, [r7, #4]
 80051b4:	f000 f88e 	bl	80052d4 <op_stop_fail>
            break;
 80051b8:	e045      	b.n	8005246 <handle_receive_btf+0xde>

        case 2:
            LL_I2C_GenerateStopCondition(st->i2c_reg_base);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	4618      	mov	r0, r3
 80051c0:	f7ff faf1 	bl	80047a6 <LL_I2C_GenerateStopCondition>
            st->msg_bfr[st->msg_bytes_xferred++] = st->i2c_reg_base->DR;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	685b      	ldr	r3, [r3, #4]
 80051c8:	691c      	ldr	r4, [r3, #16]
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	68da      	ldr	r2, [r3, #12]
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	695b      	ldr	r3, [r3, #20]
 80051d2:	1c58      	adds	r0, r3, #1
 80051d4:	6879      	ldr	r1, [r7, #4]
 80051d6:	6148      	str	r0, [r1, #20]
 80051d8:	4413      	add	r3, r2
 80051da:	b2e2      	uxtb	r2, r4
 80051dc:	701a      	strb	r2, [r3, #0]
            st->msg_bfr[st->msg_bytes_xferred++] = st->i2c_reg_base->DR;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	685b      	ldr	r3, [r3, #4]
 80051e2:	691c      	ldr	r4, [r3, #16]
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	68da      	ldr	r2, [r3, #12]
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	695b      	ldr	r3, [r3, #20]
 80051ec:	1c58      	adds	r0, r3, #1
 80051ee:	6879      	ldr	r1, [r7, #4]
 80051f0:	6148      	str	r0, [r1, #20]
 80051f2:	4413      	add	r3, r2
 80051f4:	b2e2      	uxtb	r2, r4
 80051f6:	701a      	strb	r2, [r3, #0]
            op_stop_success(st, false);
 80051f8:	2100      	movs	r1, #0
 80051fa:	6878      	ldr	r0, [r7, #4]
 80051fc:	f000 f82e 	bl	800525c <op_stop_success>
            break;
 8005200:	e021      	b.n	8005246 <handle_receive_btf+0xde>

        case 3:
            LL_I2C_AcknowledgeNextData(st->i2c_reg_base, LL_I2C_NACK);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	685b      	ldr	r3, [r3, #4]
 8005206:	2100      	movs	r1, #0
 8005208:	4618      	mov	r0, r3
 800520a:	f7ff faa9 	bl	8004760 <LL_I2C_AcknowledgeNextData>
            st->msg_bfr[st->msg_bytes_xferred++] = st->i2c_reg_base->DR;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	685b      	ldr	r3, [r3, #4]
 8005212:	691c      	ldr	r4, [r3, #16]
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	68da      	ldr	r2, [r3, #12]
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	695b      	ldr	r3, [r3, #20]
 800521c:	1c58      	adds	r0, r3, #1
 800521e:	6879      	ldr	r1, [r7, #4]
 8005220:	6148      	str	r0, [r1, #20]
 8005222:	4413      	add	r3, r2
 8005224:	b2e2      	uxtb	r2, r4
 8005226:	701a      	strb	r2, [r3, #0]
            break;
 8005228:	e00d      	b.n	8005246 <handle_receive_btf+0xde>

        default:
            st->msg_bfr[st->msg_bytes_xferred++] = st->i2c_reg_base->DR;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	685b      	ldr	r3, [r3, #4]
 800522e:	691c      	ldr	r4, [r3, #16]
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	68da      	ldr	r2, [r3, #12]
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	695b      	ldr	r3, [r3, #20]
 8005238:	1c58      	adds	r0, r3, #1
 800523a:	6879      	ldr	r1, [r7, #4]
 800523c:	6148      	str	r0, [r1, #20]
 800523e:	4413      	add	r3, r2
 8005240:	b2e2      	uxtb	r2, r4
 8005242:	701a      	strb	r2, [r3, #0]
            break;
 8005244:	bf00      	nop
    }
}
 8005246:	bf00      	nop
 8005248:	370c      	adds	r7, #12
 800524a:	46bd      	mov	sp, r7
 800524c:	bd90      	pop	{r4, r7, pc}
 800524e:	bf00      	nop
 8005250:	200001dc 	.word	0x200001dc
 8005254:	20000184 	.word	0x20000184
 8005258:	08009f3c 	.word	0x08009f3c

0800525c <op_stop_success>:
 * @brief Send stop and handle successful operation.
 *
 * @param[in] st Pointer to struct st_state.
 */
static void op_stop_success(struct i2c_state* st, bool set_stop)
{
 800525c:	b580      	push	{r7, lr}
 800525e:	b082      	sub	sp, #8
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]
 8005264:	460b      	mov	r3, r1
 8005266:	70fb      	strb	r3, [r7, #3]
    log_trace("op_stop_success state=%d\n", st->state);
 8005268:	4b17      	ldr	r3, [pc, #92]	@ (80052c8 <op_stop_success+0x6c>)
 800526a:	781b      	ldrb	r3, [r3, #0]
 800526c:	2b00      	cmp	r3, #0
 800526e:	d009      	beq.n	8005284 <op_stop_success+0x28>
 8005270:	4b16      	ldr	r3, [pc, #88]	@ (80052cc <op_stop_success+0x70>)
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	2b04      	cmp	r3, #4
 8005276:	dd05      	ble.n	8005284 <op_stop_success+0x28>
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	7edb      	ldrb	r3, [r3, #27]
 800527c:	4619      	mov	r1, r3
 800527e:	4814      	ldr	r0, [pc, #80]	@ (80052d0 <op_stop_success+0x74>)
 8005280:	f000 fa5a 	bl	8005738 <log_printf>
    DISABLE_ALL_INTERRUPTS(st);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	685b      	ldr	r3, [r3, #4]
 8005288:	685a      	ldr	r2, [r3, #4]
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	685b      	ldr	r3, [r3, #4]
 800528e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005292:	605a      	str	r2, [r3, #4]
    if (set_stop)
 8005294:	78fb      	ldrb	r3, [r7, #3]
 8005296:	2b00      	cmp	r3, #0
 8005298:	d004      	beq.n	80052a4 <op_stop_success+0x48>
        LL_I2C_GenerateStopCondition(st->i2c_reg_base);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	685b      	ldr	r3, [r3, #4]
 800529e:	4618      	mov	r0, r3
 80052a0:	f7ff fa81 	bl	80047a6 <LL_I2C_GenerateStopCondition>
    tmr_inst_start(st->guard_tmr_id, 0);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	689b      	ldr	r3, [r3, #8]
 80052a8:	2100      	movs	r1, #0
 80052aa:	4618      	mov	r0, r3
 80052ac:	f001 f9e2 	bl	8006674 <tmr_inst_start>
    LL_I2C_Disable(st->i2c_reg_base);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	685b      	ldr	r3, [r3, #4]
 80052b4:	4618      	mov	r0, r3
 80052b6:	f7ff fa10 	bl	80046da <LL_I2C_Disable>
    st->state = STATE_IDLE;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2200      	movs	r2, #0
 80052be:	76da      	strb	r2, [r3, #27]
}
 80052c0:	bf00      	nop
 80052c2:	3708      	adds	r7, #8
 80052c4:	46bd      	mov	sp, r7
 80052c6:	bd80      	pop	{r7, pc}
 80052c8:	200001dc 	.word	0x200001dc
 80052cc:	20000184 	.word	0x20000184
 80052d0:	08009f58 	.word	0x08009f58

080052d4 <op_stop_fail>:
 * @param[in] st Pointer to struct st_state.
 * @param[in] error The I2C-level error.
 */
static void op_stop_fail(struct i2c_state* st, enum i2c_errors error,
                         enum i2c_u16_pms pm)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b082      	sub	sp, #8
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
 80052dc:	460b      	mov	r3, r1
 80052de:	70fb      	strb	r3, [r7, #3]
 80052e0:	4613      	mov	r3, r2
 80052e2:	70bb      	strb	r3, [r7, #2]
    // The recovery actions are not clear, for example whether we should be
    // clearing CR1 PE. We just do it.
    log_trace("op_stop_fail state=%d error=%d pm=%d\n", st->state, error, pm);
 80052e4:	4b29      	ldr	r3, [pc, #164]	@ (800538c <op_stop_fail+0xb8>)
 80052e6:	781b      	ldrb	r3, [r3, #0]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d00b      	beq.n	8005304 <op_stop_fail+0x30>
 80052ec:	4b28      	ldr	r3, [pc, #160]	@ (8005390 <op_stop_fail+0xbc>)
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	2b04      	cmp	r3, #4
 80052f2:	dd07      	ble.n	8005304 <op_stop_fail+0x30>
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	7edb      	ldrb	r3, [r3, #27]
 80052f8:	4619      	mov	r1, r3
 80052fa:	78fa      	ldrb	r2, [r7, #3]
 80052fc:	78bb      	ldrb	r3, [r7, #2]
 80052fe:	4825      	ldr	r0, [pc, #148]	@ (8005394 <op_stop_fail+0xc0>)
 8005300:	f000 fa1a 	bl	8005738 <log_printf>
    DISABLE_ALL_INTERRUPTS(st);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	685b      	ldr	r3, [r3, #4]
 8005308:	685a      	ldr	r2, [r3, #4]
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	685b      	ldr	r3, [r3, #4]
 800530e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005312:	605a      	str	r2, [r3, #4]
    LL_I2C_GenerateStopCondition(st->i2c_reg_base);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	685b      	ldr	r3, [r3, #4]
 8005318:	4618      	mov	r0, r3
 800531a:	f7ff fa44 	bl	80047a6 <LL_I2C_GenerateStopCondition>
    tmr_inst_start(st->guard_tmr_id, 0);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	689b      	ldr	r3, [r3, #8]
 8005322:	2100      	movs	r1, #0
 8005324:	4618      	mov	r0, r3
 8005326:	f001 f9a5 	bl	8006674 <tmr_inst_start>
    LL_I2C_Disable(st->i2c_reg_base);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	685b      	ldr	r3, [r3, #4]
 800532e:	4618      	mov	r0, r3
 8005330:	f7ff f9d3 	bl	80046da <LL_I2C_Disable>

    // Only record the first error in a transaction.
    if (st->last_op_error == I2C_ERR_NONE) {
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	7f1b      	ldrb	r3, [r3, #28]
 8005338:	2b00      	cmp	r3, #0
 800533a:	d106      	bne.n	800534a <op_stop_fail+0x76>
        st->last_op_error = error;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	78fa      	ldrb	r2, [r7, #3]
 8005340:	771a      	strb	r2, [r3, #28]
        st->last_op_error_state = st->state;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	7eda      	ldrb	r2, [r3, #27]
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	775a      	strb	r2, [r3, #29]
    }
    if (pm < NUM_U16_PMS)
 800534a:	78bb      	ldrb	r3, [r7, #2]
 800534c:	2b07      	cmp	r3, #7
 800534e:	d815      	bhi.n	800537c <op_stop_fail+0xa8>
        INC_SAT_U16(cnts_u16[pm]);
 8005350:	78bb      	ldrb	r3, [r7, #2]
 8005352:	4a11      	ldr	r2, [pc, #68]	@ (8005398 <op_stop_fail+0xc4>)
 8005354:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8005358:	78bb      	ldrb	r3, [r7, #2]
 800535a:	490f      	ldr	r1, [pc, #60]	@ (8005398 <op_stop_fail+0xc4>)
 800535c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8005360:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8005364:	428b      	cmp	r3, r1
 8005366:	bf14      	ite	ne
 8005368:	2301      	movne	r3, #1
 800536a:	2300      	moveq	r3, #0
 800536c:	b2db      	uxtb	r3, r3
 800536e:	4619      	mov	r1, r3
 8005370:	78bb      	ldrb	r3, [r7, #2]
 8005372:	440a      	add	r2, r1
 8005374:	b291      	uxth	r1, r2
 8005376:	4a08      	ldr	r2, [pc, #32]	@ (8005398 <op_stop_fail+0xc4>)
 8005378:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    st->state = STATE_IDLE;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2200      	movs	r2, #0
 8005380:	76da      	strb	r2, [r3, #27]
}
 8005382:	bf00      	nop
 8005384:	3708      	adds	r7, #8
 8005386:	46bd      	mov	sp, r7
 8005388:	bd80      	pop	{r7, pc}
 800538a:	bf00      	nop
 800538c:	200001dc 	.word	0x200001dc
 8005390:	20000184 	.word	0x20000184
 8005394:	08009f78 	.word	0x08009f78
 8005398:	200005c0 	.word	0x200005c0

0800539c <cmd_i2c_status>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * Command usage: i2c status
 */
static int32_t cmd_i2c_status(int32_t argc, const char** argv)
{
 800539c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800539e:	b08b      	sub	sp, #44	@ 0x2c
 80053a0:	af06      	add	r7, sp, #24
 80053a2:	6078      	str	r0, [r7, #4]
 80053a4:	6039      	str	r1, [r7, #0]
    uint32_t idx;
    struct i2c_state* st;

    printc("   Rsr Sta Dest Msg Byte I2C Err  Register\n"
 80053a6:	481b      	ldr	r0, [pc, #108]	@ (8005414 <cmd_i2c_status+0x78>)
 80053a8:	f7fd ffea 	bl	8003380 <printc>
           "ID vrd te  Addr Len Xfrd Err Sta  BaseAddr\n"
           "-- --- --- ---- --- ---- --- --- ----------\n");
    for (idx = 0, st = i2c_states; idx < I2C_NUM_INSTANCES; idx++, st++) {
 80053ac:	2300      	movs	r3, #0
 80053ae:	60fb      	str	r3, [r7, #12]
 80053b0:	4b19      	ldr	r3, [pc, #100]	@ (8005418 <cmd_i2c_status+0x7c>)
 80053b2:	60bb      	str	r3, [r7, #8]
 80053b4:	e026      	b.n	8005404 <cmd_i2c_status+0x68>
        printc("%2lu %3d %3d 0x%02x %3lu %4lu %3d %3d %10p\n",
               idx, st->reserved, st->state, st->dest_addr, st->msg_len,
 80053b6:	68bb      	ldr	r3, [r7, #8]
 80053b8:	7e9b      	ldrb	r3, [r3, #26]
        printc("%2lu %3d %3d 0x%02x %3lu %4lu %3d %3d %10p\n",
 80053ba:	461e      	mov	r6, r3
               idx, st->reserved, st->state, st->dest_addr, st->msg_len,
 80053bc:	68bb      	ldr	r3, [r7, #8]
 80053be:	7edb      	ldrb	r3, [r3, #27]
        printc("%2lu %3d %3d 0x%02x %3lu %4lu %3d %3d %10p\n",
 80053c0:	469c      	mov	ip, r3
               idx, st->reserved, st->state, st->dest_addr, st->msg_len,
 80053c2:	68bb      	ldr	r3, [r7, #8]
 80053c4:	8b1b      	ldrh	r3, [r3, #24]
        printc("%2lu %3d %3d 0x%02x %3lu %4lu %3d %3d %10p\n",
 80053c6:	4618      	mov	r0, r3
 80053c8:	68bb      	ldr	r3, [r7, #8]
 80053ca:	691b      	ldr	r3, [r3, #16]
 80053cc:	68ba      	ldr	r2, [r7, #8]
 80053ce:	6952      	ldr	r2, [r2, #20]
               st->msg_bytes_xferred, st->last_op_error,
 80053d0:	68b9      	ldr	r1, [r7, #8]
 80053d2:	7f09      	ldrb	r1, [r1, #28]
        printc("%2lu %3d %3d 0x%02x %3lu %4lu %3d %3d %10p\n",
 80053d4:	460c      	mov	r4, r1
               st->last_op_error_state, st->i2c_reg_base);
 80053d6:	68b9      	ldr	r1, [r7, #8]
 80053d8:	7f49      	ldrb	r1, [r1, #29]
        printc("%2lu %3d %3d 0x%02x %3lu %4lu %3d %3d %10p\n",
 80053da:	460d      	mov	r5, r1
 80053dc:	68b9      	ldr	r1, [r7, #8]
 80053de:	6849      	ldr	r1, [r1, #4]
 80053e0:	9105      	str	r1, [sp, #20]
 80053e2:	9504      	str	r5, [sp, #16]
 80053e4:	9403      	str	r4, [sp, #12]
 80053e6:	9202      	str	r2, [sp, #8]
 80053e8:	9301      	str	r3, [sp, #4]
 80053ea:	9000      	str	r0, [sp, #0]
 80053ec:	4663      	mov	r3, ip
 80053ee:	4632      	mov	r2, r6
 80053f0:	68f9      	ldr	r1, [r7, #12]
 80053f2:	480a      	ldr	r0, [pc, #40]	@ (800541c <cmd_i2c_status+0x80>)
 80053f4:	f7fd ffc4 	bl	8003380 <printc>
    for (idx = 0, st = i2c_states; idx < I2C_NUM_INSTANCES; idx++, st++) {
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	3301      	adds	r3, #1
 80053fc:	60fb      	str	r3, [r7, #12]
 80053fe:	68bb      	ldr	r3, [r7, #8]
 8005400:	3320      	adds	r3, #32
 8005402:	60bb      	str	r3, [r7, #8]
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d0d5      	beq.n	80053b6 <cmd_i2c_status+0x1a>
    }
    return 0;
 800540a:	2300      	movs	r3, #0
}
 800540c:	4618      	mov	r0, r3
 800540e:	3714      	adds	r7, #20
 8005410:	46bd      	mov	sp, r7
 8005412:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005414:	08009fa4 	.word	0x08009fa4
 8005418:	200005a0 	.word	0x200005a0
 800541c:	0800a028 	.word	0x0800a028

08005420 <cmd_i2c_test>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * Command usage: i2c test [<op> [<arg>]]
 */
static int32_t cmd_i2c_test(int32_t argc, const char** argv)
{
 8005420:	b590      	push	{r4, r7, lr}
 8005422:	b091      	sub	sp, #68	@ 0x44
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
 8005428:	6039      	str	r1, [r7, #0]
    struct cmd_arg_val arg_vals[5];
    int32_t rc = 0;
 800542a:	2300      	movs	r3, #0
 800542c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    int32_t idx;
#define MAX_MSG_LEN 7
    static uint32_t msg_len;
    enum i2c_instance_id instance_id = 0;
 800542e:	2300      	movs	r3, #0
 8005430:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    static uint8_t msg_bfr[MAX_MSG_LEN];

    // Handle help case.
    if (argc == 2) {
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2b02      	cmp	r3, #2
 8005438:	d10a      	bne.n	8005450 <cmd_i2c_test+0x30>
        printc("Test operations and param(s) are as follows:\n"
 800543a:	4898      	ldr	r0, [pc, #608]	@ (800569c <cmd_i2c_test+0x27c>)
 800543c:	f7fd ffa0 	bl	8003380 <printc>
               "  Reserve I2C, usage: i2c test reserve <instance-id>\n"
               "  Release I2C, usage: i2c test reserve <instance-id>\n");
        printc("  Start write, usage: i2c test write <instance-id> <addr> [<bytes> ...]\n"
 8005440:	4897      	ldr	r0, [pc, #604]	@ (80056a0 <cmd_i2c_test+0x280>)
 8005442:	f7fd ff9d 	bl	8003380 <printc>
               "  Start read, usage: i2c test read <instance-id> <addr> <num-bytes>\n"
               "  Get op status/error, usage: i2c test status <instance-id>\n");
        printc("  Bus busy, usage: i2c test busy <instance-id>\n"
 8005446:	4897      	ldr	r0, [pc, #604]	@ (80056a4 <cmd_i2c_test+0x284>)
 8005448:	f7fd ff9a 	bl	8003380 <printc>
               "  Print msg buffer, usage: i2c test msg <instance-id>\n");
        return 0;
 800544c:	2300      	movs	r3, #0
 800544e:	e121      	b.n	8005694 <cmd_i2c_test+0x274>
    }

    // Get instance ID (except for msg option).
    if (strcasecmp(argv[2], "msg") != 0) {
 8005450:	683b      	ldr	r3, [r7, #0]
 8005452:	3308      	adds	r3, #8
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	4994      	ldr	r1, [pc, #592]	@ (80056a8 <cmd_i2c_test+0x288>)
 8005458:	4618      	mov	r0, r3
 800545a:	f002 fe6f 	bl	800813c <strcasecmp>
 800545e:	4603      	mov	r3, r0
 8005460:	2b00      	cmp	r3, #0
 8005462:	d028      	beq.n	80054b6 <cmd_i2c_test+0x96>
        if (cmd_parse_args(argc-3, argv+3, "u+", arg_vals) != 1) {
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	1ed8      	subs	r0, r3, #3
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	f103 010c 	add.w	r1, r3, #12
 800546e:	f107 030c 	add.w	r3, r7, #12
 8005472:	4a8e      	ldr	r2, [pc, #568]	@ (80056ac <cmd_i2c_test+0x28c>)
 8005474:	f7fd fd5a 	bl	8002f2c <cmd_parse_args>
 8005478:	4603      	mov	r3, r0
 800547a:	2b01      	cmp	r3, #1
 800547c:	d005      	beq.n	800548a <cmd_i2c_test+0x6a>
            printc("Can't get instance ID\n");
 800547e:	488c      	ldr	r0, [pc, #560]	@ (80056b0 <cmd_i2c_test+0x290>)
 8005480:	f7fd ff7e 	bl	8003380 <printc>
            return MOD_ERR_BAD_CMD;
 8005484:	f06f 0303 	mvn.w	r3, #3
 8005488:	e104      	b.n	8005694 <cmd_i2c_test+0x274>
        }

        instance_id = (enum i2c_instance_id)arg_vals[0].val.u;
 800548a:	693b      	ldr	r3, [r7, #16]
 800548c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        if (instance_id >= I2C_NUM_INSTANCES ||
 8005490:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005494:	2b00      	cmp	r3, #0
 8005496:	d108      	bne.n	80054aa <cmd_i2c_test+0x8a>
            i2c_states[instance_id].i2c_reg_base == NULL) {
 8005498:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800549c:	4a85      	ldr	r2, [pc, #532]	@ (80056b4 <cmd_i2c_test+0x294>)
 800549e:	015b      	lsls	r3, r3, #5
 80054a0:	4413      	add	r3, r2
 80054a2:	3304      	adds	r3, #4
 80054a4:	681b      	ldr	r3, [r3, #0]
        if (instance_id >= I2C_NUM_INSTANCES ||
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d105      	bne.n	80054b6 <cmd_i2c_test+0x96>
            printc("Bad instance\n");
 80054aa:	4883      	ldr	r0, [pc, #524]	@ (80056b8 <cmd_i2c_test+0x298>)
 80054ac:	f7fd ff68 	bl	8003380 <printc>
            return MOD_ERR_BAD_INSTANCE;
 80054b0:	f06f 0305 	mvn.w	r3, #5
 80054b4:	e0ee      	b.n	8005694 <cmd_i2c_test+0x274>
        }
    }

    if (strcasecmp(argv[2], "reserve") == 0) {
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	3308      	adds	r3, #8
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	497f      	ldr	r1, [pc, #508]	@ (80056bc <cmd_i2c_test+0x29c>)
 80054be:	4618      	mov	r0, r3
 80054c0:	f002 fe3c 	bl	800813c <strcasecmp>
 80054c4:	4603      	mov	r3, r0
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d106      	bne.n	80054d8 <cmd_i2c_test+0xb8>
        rc = i2c_reserve(instance_id);
 80054ca:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80054ce:	4618      	mov	r0, r3
 80054d0:	f7ff fa6e 	bl	80049b0 <i2c_reserve>
 80054d4:	63f8      	str	r0, [r7, #60]	@ 0x3c
 80054d6:	e0d8      	b.n	800568a <cmd_i2c_test+0x26a>
    } else if (strcasecmp(argv[2], "release") == 0) {
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	3308      	adds	r3, #8
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	4978      	ldr	r1, [pc, #480]	@ (80056c0 <cmd_i2c_test+0x2a0>)
 80054e0:	4618      	mov	r0, r3
 80054e2:	f002 fe2b 	bl	800813c <strcasecmp>
 80054e6:	4603      	mov	r3, r0
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d106      	bne.n	80054fa <cmd_i2c_test+0xda>
        rc = i2c_release(instance_id);
 80054ec:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80054f0:	4618      	mov	r0, r3
 80054f2:	f7ff fa9d 	bl	8004a30 <i2c_release>
 80054f6:	63f8      	str	r0, [r7, #60]	@ 0x3c
 80054f8:	e0c7      	b.n	800568a <cmd_i2c_test+0x26a>
    } else if (strcasecmp(argv[2], "write") == 0) {
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	3308      	adds	r3, #8
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	4970      	ldr	r1, [pc, #448]	@ (80056c4 <cmd_i2c_test+0x2a4>)
 8005502:	4618      	mov	r0, r3
 8005504:	f002 fe1a 	bl	800813c <strcasecmp>
 8005508:	4603      	mov	r3, r0
 800550a:	2b00      	cmp	r3, #0
 800550c:	d12f      	bne.n	800556e <cmd_i2c_test+0x14e>
        rc = cmd_parse_args(argc-4, argv+4, "u[u[u[u[u]]]]", arg_vals);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	1f18      	subs	r0, r3, #4
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	f103 0110 	add.w	r1, r3, #16
 8005518:	f107 030c 	add.w	r3, r7, #12
 800551c:	4a6a      	ldr	r2, [pc, #424]	@ (80056c8 <cmd_i2c_test+0x2a8>)
 800551e:	f7fd fd05 	bl	8002f2c <cmd_parse_args>
 8005522:	63f8      	str	r0, [r7, #60]	@ 0x3c
        if (rc < 1) {
 8005524:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005526:	2b00      	cmp	r3, #0
 8005528:	dc02      	bgt.n	8005530 <cmd_i2c_test+0x110>
            return MOD_ERR_BAD_CMD;
 800552a:	f06f 0303 	mvn.w	r3, #3
 800552e:	e0b1      	b.n	8005694 <cmd_i2c_test+0x274>
        }
        for (idx = 1; idx < rc; idx++)
 8005530:	2301      	movs	r3, #1
 8005532:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005534:	e00d      	b.n	8005552 <cmd_i2c_test+0x132>
            msg_bfr[idx-1] = arg_vals[idx].val.u;
 8005536:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005538:	00db      	lsls	r3, r3, #3
 800553a:	3340      	adds	r3, #64	@ 0x40
 800553c:	443b      	add	r3, r7
 800553e:	f853 2c30 	ldr.w	r2, [r3, #-48]
 8005542:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005544:	3b01      	subs	r3, #1
 8005546:	b2d1      	uxtb	r1, r2
 8005548:	4a60      	ldr	r2, [pc, #384]	@ (80056cc <cmd_i2c_test+0x2ac>)
 800554a:	54d1      	strb	r1, [r2, r3]
        for (idx = 1; idx < rc; idx++)
 800554c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800554e:	3301      	adds	r3, #1
 8005550:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005552:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005554:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005556:	429a      	cmp	r2, r3
 8005558:	dbed      	blt.n	8005536 <cmd_i2c_test+0x116>
        rc = i2c_write(instance_id, arg_vals[0].val.u, msg_bfr, rc-1);
 800555a:	6939      	ldr	r1, [r7, #16]
 800555c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800555e:	3b01      	subs	r3, #1
 8005560:	f897 0037 	ldrb.w	r0, [r7, #55]	@ 0x37
 8005564:	4a59      	ldr	r2, [pc, #356]	@ (80056cc <cmd_i2c_test+0x2ac>)
 8005566:	f7ff fa87 	bl	8004a78 <i2c_write>
 800556a:	63f8      	str	r0, [r7, #60]	@ 0x3c
 800556c:	e08d      	b.n	800568a <cmd_i2c_test+0x26a>
    } else if (strcasecmp(argv[2], "read") == 0) {
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	3308      	adds	r3, #8
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4956      	ldr	r1, [pc, #344]	@ (80056d0 <cmd_i2c_test+0x2b0>)
 8005576:	4618      	mov	r0, r3
 8005578:	f002 fde0 	bl	800813c <strcasecmp>
 800557c:	4603      	mov	r3, r0
 800557e:	2b00      	cmp	r3, #0
 8005580:	d12b      	bne.n	80055da <cmd_i2c_test+0x1ba>
        rc = cmd_parse_args(argc-4, argv+4, "uu", arg_vals);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	1f18      	subs	r0, r3, #4
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	f103 0110 	add.w	r1, r3, #16
 800558c:	f107 030c 	add.w	r3, r7, #12
 8005590:	4a50      	ldr	r2, [pc, #320]	@ (80056d4 <cmd_i2c_test+0x2b4>)
 8005592:	f7fd fccb 	bl	8002f2c <cmd_parse_args>
 8005596:	63f8      	str	r0, [r7, #60]	@ 0x3c
        if (rc < 2) {
 8005598:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800559a:	2b01      	cmp	r3, #1
 800559c:	dc06      	bgt.n	80055ac <cmd_i2c_test+0x18c>
            printc("Invalid command rc=%ld\n", rc);
 800559e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80055a0:	484d      	ldr	r0, [pc, #308]	@ (80056d8 <cmd_i2c_test+0x2b8>)
 80055a2:	f7fd feed 	bl	8003380 <printc>
            return MOD_ERR_BAD_CMD;
 80055a6:	f06f 0303 	mvn.w	r3, #3
 80055aa:	e073      	b.n	8005694 <cmd_i2c_test+0x274>
        }
        if (arg_vals[1].val.u > MAX_MSG_LEN) {
 80055ac:	69bb      	ldr	r3, [r7, #24]
 80055ae:	2b07      	cmp	r3, #7
 80055b0:	d906      	bls.n	80055c0 <cmd_i2c_test+0x1a0>
            printc("Message length limited to %d\n", MAX_MSG_LEN);
 80055b2:	2107      	movs	r1, #7
 80055b4:	4849      	ldr	r0, [pc, #292]	@ (80056dc <cmd_i2c_test+0x2bc>)
 80055b6:	f7fd fee3 	bl	8003380 <printc>
            return MOD_ERR_ARG;
 80055ba:	f04f 33ff 	mov.w	r3, #4294967295
 80055be:	e069      	b.n	8005694 <cmd_i2c_test+0x274>
        }
        msg_len = arg_vals[1].val.u;
 80055c0:	69bb      	ldr	r3, [r7, #24]
 80055c2:	4a47      	ldr	r2, [pc, #284]	@ (80056e0 <cmd_i2c_test+0x2c0>)
 80055c4:	6013      	str	r3, [r2, #0]
        rc = i2c_read(instance_id, arg_vals[0].val.u, msg_bfr, msg_len);
 80055c6:	6939      	ldr	r1, [r7, #16]
 80055c8:	4b45      	ldr	r3, [pc, #276]	@ (80056e0 <cmd_i2c_test+0x2c0>)
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f897 0037 	ldrb.w	r0, [r7, #55]	@ 0x37
 80055d0:	4a3e      	ldr	r2, [pc, #248]	@ (80056cc <cmd_i2c_test+0x2ac>)
 80055d2:	f7ff fa66 	bl	8004aa2 <i2c_read>
 80055d6:	63f8      	str	r0, [r7, #60]	@ 0x3c
 80055d8:	e057      	b.n	800568a <cmd_i2c_test+0x26a>
    } else if (strcasecmp(argv[2], "status") == 0) {
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	3308      	adds	r3, #8
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	4940      	ldr	r1, [pc, #256]	@ (80056e4 <cmd_i2c_test+0x2c4>)
 80055e2:	4618      	mov	r0, r3
 80055e4:	f002 fdaa 	bl	800813c <strcasecmp>
 80055e8:	4603      	mov	r3, r0
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d111      	bne.n	8005612 <cmd_i2c_test+0x1f2>
        printc("op_status=%ld error=%d\n", i2c_get_op_status(instance_id),
 80055ee:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80055f2:	4618      	mov	r0, r3
 80055f4:	f7ff fa8a 	bl	8004b0c <i2c_get_op_status>
 80055f8:	4604      	mov	r4, r0
               i2c_get_error(instance_id));
 80055fa:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80055fe:	4618      	mov	r0, r3
 8005600:	f7ff fa64 	bl	8004acc <i2c_get_error>
 8005604:	4603      	mov	r3, r0
        printc("op_status=%ld error=%d\n", i2c_get_op_status(instance_id),
 8005606:	461a      	mov	r2, r3
 8005608:	4621      	mov	r1, r4
 800560a:	4837      	ldr	r0, [pc, #220]	@ (80056e8 <cmd_i2c_test+0x2c8>)
 800560c:	f7fd feb8 	bl	8003380 <printc>
        goto done;
 8005610:	e03f      	b.n	8005692 <cmd_i2c_test+0x272>
    } else if (strcasecmp(argv[2], "busy") == 0) {
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	3308      	adds	r3, #8
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	4934      	ldr	r1, [pc, #208]	@ (80056ec <cmd_i2c_test+0x2cc>)
 800561a:	4618      	mov	r0, r3
 800561c:	f002 fd8e 	bl	800813c <strcasecmp>
 8005620:	4603      	mov	r3, r0
 8005622:	2b00      	cmp	r3, #0
 8005624:	d106      	bne.n	8005634 <cmd_i2c_test+0x214>
        rc = i2c_bus_busy(instance_id);
 8005626:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800562a:	4618      	mov	r0, r3
 800562c:	f7ff faa4 	bl	8004b78 <i2c_bus_busy>
 8005630:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8005632:	e02a      	b.n	800568a <cmd_i2c_test+0x26a>
    } else if (strcasecmp(argv[2], "msg") == 0) {
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	3308      	adds	r3, #8
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	491b      	ldr	r1, [pc, #108]	@ (80056a8 <cmd_i2c_test+0x288>)
 800563c:	4618      	mov	r0, r3
 800563e:	f002 fd7d 	bl	800813c <strcasecmp>
 8005642:	4603      	mov	r3, r0
 8005644:	2b00      	cmp	r3, #0
 8005646:	d116      	bne.n	8005676 <cmd_i2c_test+0x256>
        for (idx = 0; idx < msg_len; idx++)
 8005648:	2300      	movs	r3, #0
 800564a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800564c:	e00a      	b.n	8005664 <cmd_i2c_test+0x244>
            printc("%02x ", msg_bfr[idx]);
 800564e:	4a1f      	ldr	r2, [pc, #124]	@ (80056cc <cmd_i2c_test+0x2ac>)
 8005650:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005652:	4413      	add	r3, r2
 8005654:	781b      	ldrb	r3, [r3, #0]
 8005656:	4619      	mov	r1, r3
 8005658:	4825      	ldr	r0, [pc, #148]	@ (80056f0 <cmd_i2c_test+0x2d0>)
 800565a:	f7fd fe91 	bl	8003380 <printc>
        for (idx = 0; idx < msg_len; idx++)
 800565e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005660:	3301      	adds	r3, #1
 8005662:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005664:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005666:	4b1e      	ldr	r3, [pc, #120]	@ (80056e0 <cmd_i2c_test+0x2c0>)
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	429a      	cmp	r2, r3
 800566c:	d3ef      	bcc.n	800564e <cmd_i2c_test+0x22e>
        printc("\n");
 800566e:	4821      	ldr	r0, [pc, #132]	@ (80056f4 <cmd_i2c_test+0x2d4>)
 8005670:	f7fd fe86 	bl	8003380 <printc>
 8005674:	e009      	b.n	800568a <cmd_i2c_test+0x26a>
    } else {
        printc("Invalid operation '%s'\n", argv[2]);
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	3308      	adds	r3, #8
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4619      	mov	r1, r3
 800567e:	481e      	ldr	r0, [pc, #120]	@ (80056f8 <cmd_i2c_test+0x2d8>)
 8005680:	f7fd fe7e 	bl	8003380 <printc>
        return MOD_ERR_BAD_CMD;
 8005684:	f06f 0303 	mvn.w	r3, #3
 8005688:	e004      	b.n	8005694 <cmd_i2c_test+0x274>
    }
    printc("Return code %ld\n", rc);
 800568a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800568c:	481b      	ldr	r0, [pc, #108]	@ (80056fc <cmd_i2c_test+0x2dc>)
 800568e:	f7fd fe77 	bl	8003380 <printc>
done:
    return 0;
 8005692:	2300      	movs	r3, #0
}
 8005694:	4618      	mov	r0, r3
 8005696:	3744      	adds	r7, #68	@ 0x44
 8005698:	46bd      	mov	sp, r7
 800569a:	bd90      	pop	{r4, r7, pc}
 800569c:	0800a054 	.word	0x0800a054
 80056a0:	0800a0ec 	.word	0x0800a0ec
 80056a4:	0800a1b8 	.word	0x0800a1b8
 80056a8:	0800a220 	.word	0x0800a220
 80056ac:	0800a224 	.word	0x0800a224
 80056b0:	0800a228 	.word	0x0800a228
 80056b4:	200005a0 	.word	0x200005a0
 80056b8:	0800a240 	.word	0x0800a240
 80056bc:	0800a250 	.word	0x0800a250
 80056c0:	0800a258 	.word	0x0800a258
 80056c4:	0800a260 	.word	0x0800a260
 80056c8:	0800a268 	.word	0x0800a268
 80056cc:	200005d0 	.word	0x200005d0
 80056d0:	0800a278 	.word	0x0800a278
 80056d4:	0800a280 	.word	0x0800a280
 80056d8:	0800a284 	.word	0x0800a284
 80056dc:	0800a29c 	.word	0x0800a29c
 80056e0:	200005d8 	.word	0x200005d8
 80056e4:	08009e00 	.word	0x08009e00
 80056e8:	0800a2bc 	.word	0x0800a2bc
 80056ec:	0800a2d4 	.word	0x0800a2d4
 80056f0:	0800a2dc 	.word	0x0800a2dc
 80056f4:	0800a2e4 	.word	0x0800a2e4
 80056f8:	0800a2e8 	.word	0x0800a2e8
 80056fc:	0800a300 	.word	0x0800a300

08005700 <log_toggle_active>:

/*
 * @brief Toggle state of "log active".
 */
void log_toggle_active(void)
{
 8005700:	b480      	push	{r7}
 8005702:	af00      	add	r7, sp, #0
    _log_active = _log_active ? false : true;
 8005704:	4b05      	ldr	r3, [pc, #20]	@ (800571c <log_toggle_active+0x1c>)
 8005706:	781b      	ldrb	r3, [r3, #0]
 8005708:	f083 0301 	eor.w	r3, r3, #1
 800570c:	b2da      	uxtb	r2, r3
 800570e:	4b03      	ldr	r3, [pc, #12]	@ (800571c <log_toggle_active+0x1c>)
 8005710:	701a      	strb	r2, [r3, #0]
}
 8005712:	bf00      	nop
 8005714:	46bd      	mov	sp, r7
 8005716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571a:	4770      	bx	lr
 800571c:	200001dc 	.word	0x200001dc

08005720 <log_is_active>:
 * @return Value of log active.
 *
 * Each output line starts with a ms resolution timestamp (relative time).
 */
bool log_is_active(void)
{
 8005720:	b480      	push	{r7}
 8005722:	af00      	add	r7, sp, #0
    return _log_active;
 8005724:	4b03      	ldr	r3, [pc, #12]	@ (8005734 <log_is_active+0x14>)
 8005726:	781b      	ldrb	r3, [r3, #0]
}
 8005728:	4618      	mov	r0, r3
 800572a:	46bd      	mov	sp, r7
 800572c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005730:	4770      	bx	lr
 8005732:	bf00      	nop
 8005734:	200001dc 	.word	0x200001dc

08005738 <log_printf>:
 * @param[in] fmt Format string
 *
 * Each output line starts with a ms resolution timestamp (relative time).
 */
void log_printf(const char* fmt, ...)
{
 8005738:	b40f      	push	{r0, r1, r2, r3}
 800573a:	b580      	push	{r7, lr}
 800573c:	b082      	sub	sp, #8
 800573e:	af00      	add	r7, sp, #0
    va_list args;
    uint32_t ms = tmr_get_ms();
 8005740:	f000 ff1e 	bl	8006580 <tmr_get_ms>
 8005744:	6078      	str	r0, [r7, #4]

    printc("%lu.%03lu ", ms / 1000U, ms % 1000U);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	4a0f      	ldr	r2, [pc, #60]	@ (8005788 <log_printf+0x50>)
 800574a:	fba2 2303 	umull	r2, r3, r2, r3
 800574e:	0999      	lsrs	r1, r3, #6
 8005750:	687a      	ldr	r2, [r7, #4]
 8005752:	4b0d      	ldr	r3, [pc, #52]	@ (8005788 <log_printf+0x50>)
 8005754:	fba3 0302 	umull	r0, r3, r3, r2
 8005758:	099b      	lsrs	r3, r3, #6
 800575a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800575e:	fb00 f303 	mul.w	r3, r0, r3
 8005762:	1ad3      	subs	r3, r2, r3
 8005764:	461a      	mov	r2, r3
 8005766:	4809      	ldr	r0, [pc, #36]	@ (800578c <log_printf+0x54>)
 8005768:	f7fd fe0a 	bl	8003380 <printc>
    va_start(args, fmt);
 800576c:	f107 0314 	add.w	r3, r7, #20
 8005770:	603b      	str	r3, [r7, #0]
    vprintc(fmt, args);
 8005772:	6839      	ldr	r1, [r7, #0]
 8005774:	6938      	ldr	r0, [r7, #16]
 8005776:	f7fd fe59 	bl	800342c <vprintc>
    va_end(args);
}
 800577a:	bf00      	nop
 800577c:	3708      	adds	r7, #8
 800577e:	46bd      	mov	sp, r7
 8005780:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005784:	b004      	add	sp, #16
 8005786:	4770      	bx	lr
 8005788:	10624dd3 	.word	0x10624dd3
 800578c:	0800a314 	.word	0x0800a314

08005790 <mem_start>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * This function starts the mem singleton module, to enter normal operation.
 */
int32_t mem_start(void)
{
 8005790:	b580      	push	{r7, lr}
 8005792:	b082      	sub	sp, #8
 8005794:	af00      	add	r7, sp, #0
    int32_t result;

    log_debug("In mem_start()\n");
 8005796:	4b13      	ldr	r3, [pc, #76]	@ (80057e4 <mem_start+0x54>)
 8005798:	781b      	ldrb	r3, [r3, #0]
 800579a:	2b00      	cmp	r3, #0
 800579c:	d006      	beq.n	80057ac <mem_start+0x1c>
 800579e:	4b12      	ldr	r3, [pc, #72]	@ (80057e8 <mem_start+0x58>)
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	2b03      	cmp	r3, #3
 80057a4:	dd02      	ble.n	80057ac <mem_start+0x1c>
 80057a6:	4811      	ldr	r0, [pc, #68]	@ (80057ec <mem_start+0x5c>)
 80057a8:	f7ff ffc6 	bl	8005738 <log_printf>
    result = cmd_register(&cmd_info);
 80057ac:	4810      	ldr	r0, [pc, #64]	@ (80057f0 <mem_start+0x60>)
 80057ae:	f7fd f8a3 	bl	80028f8 <cmd_register>
 80057b2:	6078      	str	r0, [r7, #4]
    if (result < 0) {
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	da0e      	bge.n	80057d8 <mem_start+0x48>
        log_error("mem_start: cmd error %d\n", result);
 80057ba:	4b0a      	ldr	r3, [pc, #40]	@ (80057e4 <mem_start+0x54>)
 80057bc:	781b      	ldrb	r3, [r3, #0]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d007      	beq.n	80057d2 <mem_start+0x42>
 80057c2:	4b09      	ldr	r3, [pc, #36]	@ (80057e8 <mem_start+0x58>)
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	dd03      	ble.n	80057d2 <mem_start+0x42>
 80057ca:	6879      	ldr	r1, [r7, #4]
 80057cc:	4809      	ldr	r0, [pc, #36]	@ (80057f4 <mem_start+0x64>)
 80057ce:	f7ff ffb3 	bl	8005738 <log_printf>
        return MOD_ERR_RESOURCE;
 80057d2:	f06f 0301 	mvn.w	r3, #1
 80057d6:	e000      	b.n	80057da <mem_start+0x4a>
    }
    return 0;
 80057d8:	2300      	movs	r3, #0
}
 80057da:	4618      	mov	r0, r3
 80057dc:	3708      	adds	r7, #8
 80057de:	46bd      	mov	sp, r7
 80057e0:	bd80      	pop	{r7, pc}
 80057e2:	bf00      	nop
 80057e4:	200001dc 	.word	0x200001dc
 80057e8:	200001f8 	.word	0x200001f8
 80057ec:	0800a3a0 	.word	0x0800a3a0
 80057f0:	200001fc 	.word	0x200001fc
 80057f4:	0800a3b8 	.word	0x0800a3b8

080057f8 <cmd_mem_read>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * Command usage: mem r addr [count [data-unit-size]]
 */
static int32_t cmd_mem_read(int32_t argc, const char** argv)
{
 80057f8:	b580      	push	{r7, lr}
 80057fa:	b08e      	sub	sp, #56	@ 0x38
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	6078      	str	r0, [r7, #4]
 8005800:	6039      	str	r1, [r7, #0]
    int32_t num_args;
    struct cmd_arg_val arg_vals[3];
    uint32_t count = 1;
 8005802:	2301      	movs	r3, #1
 8005804:	637b      	str	r3, [r7, #52]	@ 0x34
    uint32_t unit_size = 4;
 8005806:	2304      	movs	r3, #4
 8005808:	633b      	str	r3, [r7, #48]	@ 0x30
    int32_t items_per_line;
    int32_t line_item_ctr;
    
    num_args = cmd_parse_args(argc-2, argv+2, "p[u[u]]", arg_vals);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	1e98      	subs	r0, r3, #2
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	f103 0108 	add.w	r1, r3, #8
 8005814:	f107 030c 	add.w	r3, r7, #12
 8005818:	4a3f      	ldr	r2, [pc, #252]	@ (8005918 <cmd_mem_read+0x120>)
 800581a:	f7fd fb87 	bl	8002f2c <cmd_parse_args>
 800581e:	6278      	str	r0, [r7, #36]	@ 0x24
    if (num_args >= 2) {
 8005820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005822:	2b01      	cmp	r3, #1
 8005824:	dd01      	ble.n	800582a <cmd_mem_read+0x32>
        count = arg_vals[1].val.u;
 8005826:	69bb      	ldr	r3, [r7, #24]
 8005828:	637b      	str	r3, [r7, #52]	@ 0x34
    }
    if (num_args >= 3) {
 800582a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800582c:	2b02      	cmp	r3, #2
 800582e:	dd01      	ble.n	8005834 <cmd_mem_read+0x3c>
        unit_size = arg_vals[2].val.u;
 8005830:	6a3b      	ldr	r3, [r7, #32]
 8005832:	633b      	str	r3, [r7, #48]	@ 0x30
    }
    if (num_args < 1 || num_args > 3)
 8005834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005836:	2b00      	cmp	r3, #0
 8005838:	dd02      	ble.n	8005840 <cmd_mem_read+0x48>
 800583a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800583c:	2b03      	cmp	r3, #3
 800583e:	dd01      	ble.n	8005844 <cmd_mem_read+0x4c>
        return num_args;
 8005840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005842:	e065      	b.n	8005910 <cmd_mem_read+0x118>
            
    switch (unit_size) {
 8005844:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005846:	2b04      	cmp	r3, #4
 8005848:	d00f      	beq.n	800586a <cmd_mem_read+0x72>
 800584a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800584c:	2b04      	cmp	r3, #4
 800584e:	d80f      	bhi.n	8005870 <cmd_mem_read+0x78>
 8005850:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005852:	2b01      	cmp	r3, #1
 8005854:	d003      	beq.n	800585e <cmd_mem_read+0x66>
 8005856:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005858:	2b02      	cmp	r3, #2
 800585a:	d003      	beq.n	8005864 <cmd_mem_read+0x6c>
 800585c:	e008      	b.n	8005870 <cmd_mem_read+0x78>
        case 1:
            items_per_line = 16;
 800585e:	2310      	movs	r3, #16
 8005860:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005862:	e00c      	b.n	800587e <cmd_mem_read+0x86>
        case 2:
            items_per_line = 8;
 8005864:	2308      	movs	r3, #8
 8005866:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005868:	e009      	b.n	800587e <cmd_mem_read+0x86>
        case 4:
            items_per_line = 4;
 800586a:	2304      	movs	r3, #4
 800586c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800586e:	e006      	b.n	800587e <cmd_mem_read+0x86>
        default:
            printc("Invalid data unit size %lu\n", unit_size);
 8005870:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005872:	482a      	ldr	r0, [pc, #168]	@ (800591c <cmd_mem_read+0x124>)
 8005874:	f7fd fd84 	bl	8003380 <printc>
            return MOD_ERR_ARG;
 8005878:	f04f 33ff 	mov.w	r3, #4294967295
 800587c:	e048      	b.n	8005910 <cmd_mem_read+0x118>
    }
    line_item_ctr = 0;
 800587e:	2300      	movs	r3, #0
 8005880:	62bb      	str	r3, [r7, #40]	@ 0x28
    while (count-- > 0) {
 8005882:	e039      	b.n	80058f8 <cmd_mem_read+0x100>
        if (line_item_ctr == 0)
 8005884:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005886:	2b00      	cmp	r3, #0
 8005888:	d104      	bne.n	8005894 <cmd_mem_read+0x9c>
            printc("%08x:", (unsigned)arg_vals[0].val.p);
 800588a:	693b      	ldr	r3, [r7, #16]
 800588c:	4619      	mov	r1, r3
 800588e:	4824      	ldr	r0, [pc, #144]	@ (8005920 <cmd_mem_read+0x128>)
 8005890:	f7fd fd76 	bl	8003380 <printc>
        switch (unit_size) {
 8005894:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005896:	2b04      	cmp	r3, #4
 8005898:	d017      	beq.n	80058ca <cmd_mem_read+0xd2>
 800589a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800589c:	2b04      	cmp	r3, #4
 800589e:	d81b      	bhi.n	80058d8 <cmd_mem_read+0xe0>
 80058a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058a2:	2b01      	cmp	r3, #1
 80058a4:	d003      	beq.n	80058ae <cmd_mem_read+0xb6>
 80058a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058a8:	2b02      	cmp	r3, #2
 80058aa:	d007      	beq.n	80058bc <cmd_mem_read+0xc4>
 80058ac:	e014      	b.n	80058d8 <cmd_mem_read+0xe0>
            case 1:
                printc(" %02x", *arg_vals[0].val.p8);
 80058ae:	693b      	ldr	r3, [r7, #16]
 80058b0:	781b      	ldrb	r3, [r3, #0]
 80058b2:	4619      	mov	r1, r3
 80058b4:	481b      	ldr	r0, [pc, #108]	@ (8005924 <cmd_mem_read+0x12c>)
 80058b6:	f7fd fd63 	bl	8003380 <printc>
                break;
 80058ba:	e00d      	b.n	80058d8 <cmd_mem_read+0xe0>
            case 2:
                printc(" %04x", *arg_vals[0].val.p16);
 80058bc:	693b      	ldr	r3, [r7, #16]
 80058be:	881b      	ldrh	r3, [r3, #0]
 80058c0:	4619      	mov	r1, r3
 80058c2:	4819      	ldr	r0, [pc, #100]	@ (8005928 <cmd_mem_read+0x130>)
 80058c4:	f7fd fd5c 	bl	8003380 <printc>
                break;
 80058c8:	e006      	b.n	80058d8 <cmd_mem_read+0xe0>
            case 4:
                printc(" %08lx", *arg_vals[0].val.p32);
 80058ca:	693b      	ldr	r3, [r7, #16]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	4619      	mov	r1, r3
 80058d0:	4816      	ldr	r0, [pc, #88]	@ (800592c <cmd_mem_read+0x134>)
 80058d2:	f7fd fd55 	bl	8003380 <printc>
                break;
 80058d6:	bf00      	nop
        }
        arg_vals[0].val.p8 += unit_size;
 80058d8:	693a      	ldr	r2, [r7, #16]
 80058da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058dc:	4413      	add	r3, r2
 80058de:	613b      	str	r3, [r7, #16]
        if (++line_item_ctr == items_per_line)
 80058e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058e2:	3301      	adds	r3, #1
 80058e4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80058e6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80058e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058ea:	429a      	cmp	r2, r3
 80058ec:	d104      	bne.n	80058f8 <cmd_mem_read+0x100>
        {
            printc("\n");
 80058ee:	4810      	ldr	r0, [pc, #64]	@ (8005930 <cmd_mem_read+0x138>)
 80058f0:	f7fd fd46 	bl	8003380 <printc>
            line_item_ctr = 0;
 80058f4:	2300      	movs	r3, #0
 80058f6:	62bb      	str	r3, [r7, #40]	@ 0x28
    while (count-- > 0) {
 80058f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058fa:	1e5a      	subs	r2, r3, #1
 80058fc:	637a      	str	r2, [r7, #52]	@ 0x34
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d1c0      	bne.n	8005884 <cmd_mem_read+0x8c>
        }
    }
    if (line_item_ctr != 0)
 8005902:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005904:	2b00      	cmp	r3, #0
 8005906:	d002      	beq.n	800590e <cmd_mem_read+0x116>
        printc("\n");
 8005908:	4809      	ldr	r0, [pc, #36]	@ (8005930 <cmd_mem_read+0x138>)
 800590a:	f7fd fd39 	bl	8003380 <printc>
    return 0;
 800590e:	2300      	movs	r3, #0
}
 8005910:	4618      	mov	r0, r3
 8005912:	3738      	adds	r7, #56	@ 0x38
 8005914:	46bd      	mov	sp, r7
 8005916:	bd80      	pop	{r7, pc}
 8005918:	0800a3d8 	.word	0x0800a3d8
 800591c:	0800a3e0 	.word	0x0800a3e0
 8005920:	0800a3fc 	.word	0x0800a3fc
 8005924:	0800a404 	.word	0x0800a404
 8005928:	0800a40c 	.word	0x0800a40c
 800592c:	0800a414 	.word	0x0800a414
 8005930:	0800a41c 	.word	0x0800a41c

08005934 <cmd_mem_write>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * Command usage: mem w addr <data-unit-size> value ...
 */
static int32_t cmd_mem_write(int32_t argc, const char** argv)
{
 8005934:	b580      	push	{r7, lr}
 8005936:	b092      	sub	sp, #72	@ 0x48
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
 800593c:	6039      	str	r1, [r7, #0]
    int32_t num_args;
    struct cmd_arg_val arg_vals[6];
    uint32_t unit_size;
    int32_t val_arg_idx;

    num_args = cmd_parse_args(argc-2, argv+2, "puu[u[u[u]]]", arg_vals);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	1e98      	subs	r0, r3, #2
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	f103 0108 	add.w	r1, r3, #8
 8005948:	f107 030c 	add.w	r3, r7, #12
 800594c:	4a2c      	ldr	r2, [pc, #176]	@ (8005a00 <cmd_mem_write+0xcc>)
 800594e:	f7fd faed 	bl	8002f2c <cmd_parse_args>
 8005952:	6438      	str	r0, [r7, #64]	@ 0x40
    if (num_args < 3)
 8005954:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005956:	2b02      	cmp	r3, #2
 8005958:	dc01      	bgt.n	800595e <cmd_mem_write+0x2a>
        return num_args;
 800595a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800595c:	e04c      	b.n	80059f8 <cmd_mem_write+0xc4>
    unit_size = arg_vals[1].val.u;
 800595e:	69bb      	ldr	r3, [r7, #24]
 8005960:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (unit_size != 1 && unit_size != 2 && unit_size != 4) {
 8005962:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005964:	2b01      	cmp	r3, #1
 8005966:	d00c      	beq.n	8005982 <cmd_mem_write+0x4e>
 8005968:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800596a:	2b02      	cmp	r3, #2
 800596c:	d009      	beq.n	8005982 <cmd_mem_write+0x4e>
 800596e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005970:	2b04      	cmp	r3, #4
 8005972:	d006      	beq.n	8005982 <cmd_mem_write+0x4e>
        printc("Invalid data unit_size %lu\n", unit_size);
 8005974:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005976:	4823      	ldr	r0, [pc, #140]	@ (8005a04 <cmd_mem_write+0xd0>)
 8005978:	f7fd fd02 	bl	8003380 <printc>
        return MOD_ERR_ARG;
 800597c:	f04f 33ff 	mov.w	r3, #4294967295
 8005980:	e03a      	b.n	80059f8 <cmd_mem_write+0xc4>
    }
    val_arg_idx = 2;
 8005982:	2302      	movs	r3, #2
 8005984:	647b      	str	r3, [r7, #68]	@ 0x44
    while (val_arg_idx < num_args) {
 8005986:	e032      	b.n	80059ee <cmd_mem_write+0xba>
        switch (unit_size) {
 8005988:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800598a:	2b04      	cmp	r3, #4
 800598c:	d021      	beq.n	80059d2 <cmd_mem_write+0x9e>
 800598e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005990:	2b04      	cmp	r3, #4
 8005992:	d829      	bhi.n	80059e8 <cmd_mem_write+0xb4>
 8005994:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005996:	2b01      	cmp	r3, #1
 8005998:	d003      	beq.n	80059a2 <cmd_mem_write+0x6e>
 800599a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800599c:	2b02      	cmp	r3, #2
 800599e:	d00c      	beq.n	80059ba <cmd_mem_write+0x86>
 80059a0:	e022      	b.n	80059e8 <cmd_mem_write+0xb4>
            case 1:
                *arg_vals[0].val.p8++ = (uint8_t)arg_vals[val_arg_idx].val.u;
 80059a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80059a4:	00db      	lsls	r3, r3, #3
 80059a6:	3348      	adds	r3, #72	@ 0x48
 80059a8:	443b      	add	r3, r7
 80059aa:	f853 1c38 	ldr.w	r1, [r3, #-56]
 80059ae:	693b      	ldr	r3, [r7, #16]
 80059b0:	1c5a      	adds	r2, r3, #1
 80059b2:	613a      	str	r2, [r7, #16]
 80059b4:	b2ca      	uxtb	r2, r1
 80059b6:	701a      	strb	r2, [r3, #0]
                break;
 80059b8:	e016      	b.n	80059e8 <cmd_mem_write+0xb4>
            case 2:
                *arg_vals[0].val.p16++ = (uint16_t)arg_vals[val_arg_idx].val.u;
 80059ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80059bc:	00db      	lsls	r3, r3, #3
 80059be:	3348      	adds	r3, #72	@ 0x48
 80059c0:	443b      	add	r3, r7
 80059c2:	f853 1c38 	ldr.w	r1, [r3, #-56]
 80059c6:	693b      	ldr	r3, [r7, #16]
 80059c8:	1c9a      	adds	r2, r3, #2
 80059ca:	613a      	str	r2, [r7, #16]
 80059cc:	b28a      	uxth	r2, r1
 80059ce:	801a      	strh	r2, [r3, #0]
                break;
 80059d0:	e00a      	b.n	80059e8 <cmd_mem_write+0xb4>
            case 4:
                *arg_vals[0].val.p32++ = (uint32_t)arg_vals[val_arg_idx].val.u;
 80059d2:	693a      	ldr	r2, [r7, #16]
 80059d4:	1d13      	adds	r3, r2, #4
 80059d6:	613b      	str	r3, [r7, #16]
 80059d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80059da:	00db      	lsls	r3, r3, #3
 80059dc:	3348      	adds	r3, #72	@ 0x48
 80059de:	443b      	add	r3, r7
 80059e0:	f853 3c38 	ldr.w	r3, [r3, #-56]
 80059e4:	6013      	str	r3, [r2, #0]
                break;
 80059e6:	bf00      	nop
        }
        val_arg_idx++;
 80059e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80059ea:	3301      	adds	r3, #1
 80059ec:	647b      	str	r3, [r7, #68]	@ 0x44
    while (val_arg_idx < num_args) {
 80059ee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80059f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80059f2:	429a      	cmp	r2, r3
 80059f4:	dbc8      	blt.n	8005988 <cmd_mem_write+0x54>
    }
    return 0;
 80059f6:	2300      	movs	r3, #0
}
 80059f8:	4618      	mov	r0, r3
 80059fa:	3748      	adds	r7, #72	@ 0x48
 80059fc:	46bd      	mov	sp, r7
 80059fe:	bd80      	pop	{r7, pc}
 8005a00:	0800a420 	.word	0x0800a420
 8005a04:	0800a430 	.word	0x0800a430

08005a08 <stat_dur_init>:
 * @brief Initializize time duration statistic.
 *
 * @param[in] stat Time duration statistic.
 */
void stat_dur_init(struct stat_dur* stat)
{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b082      	sub	sp, #8
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
    memset(stat, 0, sizeof(*stat));
 8005a10:	2220      	movs	r2, #32
 8005a12:	2100      	movs	r1, #0
 8005a14:	6878      	ldr	r0, [r7, #4]
 8005a16:	f002 fb89 	bl	800812c <memset>
    stat->min = UINT32_MAX;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	f04f 32ff 	mov.w	r2, #4294967295
 8005a20:	60da      	str	r2, [r3, #12]
    stat->max = 0;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2200      	movs	r2, #0
 8005a26:	611a      	str	r2, [r3, #16]
}
 8005a28:	bf00      	nop
 8005a2a:	3708      	adds	r7, #8
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	bd80      	pop	{r7, pc}

08005a30 <stat_dur_restart>:
 * duration to be measured by simply calling this function at one location in
 * the loop.  This method ensures that no time is lost between ending a
 * measurement, and starting the next one.
 */
void stat_dur_restart(struct stat_dur* stat)
{
 8005a30:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005a34:	b084      	sub	sp, #16
 8005a36:	af00      	add	r7, sp, #0
 8005a38:	6078      	str	r0, [r7, #4]
    uint32_t now_ms;
    uint32_t dur;

    if (stat->samples == UINT32_MAX)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	695b      	ldr	r3, [r3, #20]
 8005a3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a42:	d035      	beq.n	8005ab0 <stat_dur_restart+0x80>
        return;

    now_ms = tmr_get_ms();
 8005a44:	f000 fd9c 	bl	8006580 <tmr_get_ms>
 8005a48:	60f8      	str	r0, [r7, #12]

    if (stat->started) {
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	7e1b      	ldrb	r3, [r3, #24]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d027      	beq.n	8005aa2 <stat_dur_restart+0x72>
        dur = now_ms - stat->start_ms;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	689b      	ldr	r3, [r3, #8]
 8005a56:	68fa      	ldr	r2, [r7, #12]
 8005a58:	1ad3      	subs	r3, r2, r3
 8005a5a:	60bb      	str	r3, [r7, #8]
        stat->accum_ms += dur;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a62:	68b9      	ldr	r1, [r7, #8]
 8005a64:	2000      	movs	r0, #0
 8005a66:	460c      	mov	r4, r1
 8005a68:	4605      	mov	r5, r0
 8005a6a:	eb12 0804 	adds.w	r8, r2, r4
 8005a6e:	eb43 0905 	adc.w	r9, r3, r5
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	e9c3 8900 	strd	r8, r9, [r3]
        stat->samples++;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	695b      	ldr	r3, [r3, #20]
 8005a7c:	1c5a      	adds	r2, r3, #1
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	615a      	str	r2, [r3, #20]
        if (dur > stat->max)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	691b      	ldr	r3, [r3, #16]
 8005a86:	68ba      	ldr	r2, [r7, #8]
 8005a88:	429a      	cmp	r2, r3
 8005a8a:	d902      	bls.n	8005a92 <stat_dur_restart+0x62>
            stat->max = dur;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	68ba      	ldr	r2, [r7, #8]
 8005a90:	611a      	str	r2, [r3, #16]
        if (dur < stat->min)
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	68db      	ldr	r3, [r3, #12]
 8005a96:	68ba      	ldr	r2, [r7, #8]
 8005a98:	429a      	cmp	r2, r3
 8005a9a:	d202      	bcs.n	8005aa2 <stat_dur_restart+0x72>
            stat->min = dur;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	68ba      	ldr	r2, [r7, #8]
 8005aa0:	60da      	str	r2, [r3, #12]
    }

    stat->started = true;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2201      	movs	r2, #1
 8005aa6:	761a      	strb	r2, [r3, #24]
    stat->start_ms = now_ms;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	68fa      	ldr	r2, [r7, #12]
 8005aac:	609a      	str	r2, [r3, #8]
 8005aae:	e000      	b.n	8005ab2 <stat_dur_restart+0x82>
        return;
 8005ab0:	bf00      	nop
}
 8005ab2:	3710      	adds	r7, #16
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08005aba <stat_dur_avg_us>:
 * @param[in] stat Time duration statistic.
 *
 * @return Average duration in us (0 if there are no samples).
 */
uint32_t stat_dur_avg_us(struct stat_dur* stat)
{
 8005aba:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005abe:	b084      	sub	sp, #16
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	60f8      	str	r0, [r7, #12]
    if (stat->samples == 0)
 8005ac4:	68f9      	ldr	r1, [r7, #12]
 8005ac6:	6949      	ldr	r1, [r1, #20]
 8005ac8:	2900      	cmp	r1, #0
 8005aca:	d101      	bne.n	8005ad0 <stat_dur_avg_us+0x16>
        return 0;
 8005acc:	2300      	movs	r3, #0
 8005ace:	e03b      	b.n	8005b48 <stat_dur_avg_us+0x8e>
    return (stat->accum_ms * 1000) / stat->samples;
 8005ad0:	68f9      	ldr	r1, [r7, #12]
 8005ad2:	e9d1 4500 	ldrd	r4, r5, [r1]
 8005ad6:	4620      	mov	r0, r4
 8005ad8:	4629      	mov	r1, r5
 8005ada:	f04f 0a00 	mov.w	sl, #0
 8005ade:	f04f 0b00 	mov.w	fp, #0
 8005ae2:	ea4f 1b41 	mov.w	fp, r1, lsl #5
 8005ae6:	ea4b 6bd0 	orr.w	fp, fp, r0, lsr #27
 8005aea:	ea4f 1a40 	mov.w	sl, r0, lsl #5
 8005aee:	4650      	mov	r0, sl
 8005af0:	4659      	mov	r1, fp
 8005af2:	1b02      	subs	r2, r0, r4
 8005af4:	eb61 0305 	sbc.w	r3, r1, r5
 8005af8:	f04f 0000 	mov.w	r0, #0
 8005afc:	f04f 0100 	mov.w	r1, #0
 8005b00:	0099      	lsls	r1, r3, #2
 8005b02:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8005b06:	0090      	lsls	r0, r2, #2
 8005b08:	4602      	mov	r2, r0
 8005b0a:	460b      	mov	r3, r1
 8005b0c:	eb12 0804 	adds.w	r8, r2, r4
 8005b10:	eb43 0905 	adc.w	r9, r3, r5
 8005b14:	f04f 0200 	mov.w	r2, #0
 8005b18:	f04f 0300 	mov.w	r3, #0
 8005b1c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005b20:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005b24:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005b28:	4690      	mov	r8, r2
 8005b2a:	4699      	mov	r9, r3
 8005b2c:	4640      	mov	r0, r8
 8005b2e:	4649      	mov	r1, r9
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	695b      	ldr	r3, [r3, #20]
 8005b34:	2200      	movs	r2, #0
 8005b36:	603b      	str	r3, [r7, #0]
 8005b38:	607a      	str	r2, [r7, #4]
 8005b3a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005b3e:	f7fa fbb7 	bl	80002b0 <__aeabi_uldivmod>
 8005b42:	4602      	mov	r2, r0
 8005b44:	460b      	mov	r3, r1
 8005b46:	4613      	mov	r3, r2
}
 8005b48:	4618      	mov	r0, r3
 8005b4a:	3710      	adds	r7, #16
 8005b4c:	46bd      	mov	sp, r7
 8005b4e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005b52 <tmphm_get_def_cfg>:
 * @param[in] instance_id Identifies the tmphm instance.
 * @param[out] cfg The tmphm configuration with defaults filled in.
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 */
int32_t tmphm_get_def_cfg(enum tmphm_instance_id instance_id, struct tmphm_cfg* cfg)
{
 8005b52:	b480      	push	{r7}
 8005b54:	b083      	sub	sp, #12
 8005b56:	af00      	add	r7, sp, #0
 8005b58:	4603      	mov	r3, r0
 8005b5a:	6039      	str	r1, [r7, #0]
 8005b5c:	71fb      	strb	r3, [r7, #7]
    if (instance_id == TMPHM_INSTANCE_1) {
 8005b5e:	79fb      	ldrb	r3, [r7, #7]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d10e      	bne.n	8005b82 <tmphm_get_def_cfg+0x30>
        cfg->i2c_instance_id = TMPHM_1_DFLT_I2C_INSTANCE;
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	2200      	movs	r2, #0
 8005b68:	701a      	strb	r2, [r3, #0]
        cfg->i2c_addr = CONFIG_TMPHM_1_DFLT_I2C_ADDR;
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	2244      	movs	r2, #68	@ 0x44
 8005b6e:	605a      	str	r2, [r3, #4]
    } else {
        return MOD_ERR_ARG;
    }
    cfg->sample_time_ms = CONFIG_TMPHM_DFLT_SAMPLE_TIME_MS;
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005b76:	609a      	str	r2, [r3, #8]
    cfg->meas_time_ms = CONFIG_TMPHM_DFLT_MEAS_TIME_MS;
 8005b78:	683b      	ldr	r3, [r7, #0]
 8005b7a:	2211      	movs	r2, #17
 8005b7c:	60da      	str	r2, [r3, #12]
    return 0;
 8005b7e:	2300      	movs	r3, #0
 8005b80:	e001      	b.n	8005b86 <tmphm_get_def_cfg+0x34>
        return MOD_ERR_ARG;
 8005b82:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005b86:	4618      	mov	r0, r3
 8005b88:	370c      	adds	r7, #12
 8005b8a:	46bd      	mov	sp, r7
 8005b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b90:	4770      	bx	lr
	...

08005b94 <tmphm_init>:
 * This function initializes a tmphm module instance. Generally, it should not
 * access other modules as they might not have been initialized yet.  An
 * exception is the log module.
 */
int32_t tmphm_init(enum tmphm_instance_id instance_id, struct tmphm_cfg* cfg)
{
 8005b94:	b490      	push	{r4, r7}
 8005b96:	b082      	sub	sp, #8
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	4603      	mov	r3, r0
 8005b9c:	6039      	str	r1, [r7, #0]
 8005b9e:	71fb      	strb	r3, [r7, #7]
    if (instance_id >= TMPHM_NUM_INSTANCES)
 8005ba0:	79fb      	ldrb	r3, [r7, #7]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d002      	beq.n	8005bac <tmphm_init+0x18>
        return MOD_ERR_BAD_INSTANCE;
 8005ba6:	f06f 0305 	mvn.w	r3, #5
 8005baa:	e00c      	b.n	8005bc6 <tmphm_init+0x32>

    tmphm_states[instance_id].cfg = *cfg;
 8005bac:	79fa      	ldrb	r2, [r7, #7]
 8005bae:	4908      	ldr	r1, [pc, #32]	@ (8005bd0 <tmphm_init+0x3c>)
 8005bb0:	4613      	mov	r3, r2
 8005bb2:	009b      	lsls	r3, r3, #2
 8005bb4:	4413      	add	r3, r2
 8005bb6:	00db      	lsls	r3, r3, #3
 8005bb8:	18ca      	adds	r2, r1, r3
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	4614      	mov	r4, r2
 8005bbe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005bc0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    return 0;
 8005bc4:	2300      	movs	r3, #0
}
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	3708      	adds	r7, #8
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	bc90      	pop	{r4, r7}
 8005bce:	4770      	bx	lr
 8005bd0:	200005dc 	.word	0x200005dc

08005bd4 <tmphm_start>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * This function starts a tmphm module instance, to enter normal operation.
 */
int32_t tmphm_start(enum tmphm_instance_id instance_id)
{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b084      	sub	sp, #16
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	4603      	mov	r3, r0
 8005bdc:	71fb      	strb	r3, [r7, #7]
    struct tmphm_state* st;
    int32_t rc;

    if (instance_id >= TMPHM_NUM_INSTANCES)
 8005bde:	79fb      	ldrb	r3, [r7, #7]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d002      	beq.n	8005bea <tmphm_start+0x16>
        return MOD_ERR_BAD_INSTANCE;
 8005be4:	f06f 0305 	mvn.w	r3, #5
 8005be8:	e02f      	b.n	8005c4a <tmphm_start+0x76>

    rc = cmd_register(&cmd_info);
 8005bea:	481a      	ldr	r0, [pc, #104]	@ (8005c54 <tmphm_start+0x80>)
 8005bec:	f7fc fe84 	bl	80028f8 <cmd_register>
 8005bf0:	60f8      	str	r0, [r7, #12]
    if (rc < 0) {
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	da0e      	bge.n	8005c16 <tmphm_start+0x42>
        log_error("tmphm_start: cmd error %d\n", rc);
 8005bf8:	4b17      	ldr	r3, [pc, #92]	@ (8005c58 <tmphm_start+0x84>)
 8005bfa:	781b      	ldrb	r3, [r3, #0]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d007      	beq.n	8005c10 <tmphm_start+0x3c>
 8005c00:	4b16      	ldr	r3, [pc, #88]	@ (8005c5c <tmphm_start+0x88>)
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	dd03      	ble.n	8005c10 <tmphm_start+0x3c>
 8005c08:	68f9      	ldr	r1, [r7, #12]
 8005c0a:	4815      	ldr	r0, [pc, #84]	@ (8005c60 <tmphm_start+0x8c>)
 8005c0c:	f7ff fd94 	bl	8005738 <log_printf>
        return MOD_ERR_RESOURCE;
 8005c10:	f06f 0301 	mvn.w	r3, #1
 8005c14:	e019      	b.n	8005c4a <tmphm_start+0x76>
    }

    st = &tmphm_states[instance_id];
 8005c16:	79fa      	ldrb	r2, [r7, #7]
 8005c18:	4613      	mov	r3, r2
 8005c1a:	009b      	lsls	r3, r3, #2
 8005c1c:	4413      	add	r3, r2
 8005c1e:	00db      	lsls	r3, r3, #3
 8005c20:	4a10      	ldr	r2, [pc, #64]	@ (8005c64 <tmphm_start+0x90>)
 8005c22:	4413      	add	r3, r2
 8005c24:	60bb      	str	r3, [r7, #8]

    st->tmr_id = tmr_inst_get_cb(st->cfg.sample_time_ms, tmr_callback,
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	689b      	ldr	r3, [r3, #8]
 8005c2a:	79fa      	ldrb	r2, [r7, #7]
 8005c2c:	490e      	ldr	r1, [pc, #56]	@ (8005c68 <tmphm_start+0x94>)
 8005c2e:	4618      	mov	r0, r3
 8005c30:	f000 fcfe 	bl	8006630 <tmr_inst_get_cb>
 8005c34:	4602      	mov	r2, r0
 8005c36:	68bb      	ldr	r3, [r7, #8]
 8005c38:	615a      	str	r2, [r3, #20]
    // ChatGPT
//    log_info("tmphm_start: sample_time_ms=%lu\n", st->cfg.sample_time_ms);
//    log_info("tmphm_start: tmr_id = %d\n", st->tmr_id);


    if (st->tmr_id < 0)
 8005c3a:	68bb      	ldr	r3, [r7, #8]
 8005c3c:	695b      	ldr	r3, [r3, #20]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	da02      	bge.n	8005c48 <tmphm_start+0x74>
        return MOD_ERR_RESOURCE;
 8005c42:	f06f 0301 	mvn.w	r3, #1
 8005c46:	e000      	b.n	8005c4a <tmphm_start+0x76>

    return 0;
 8005c48:	2300      	movs	r3, #0
}
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	3710      	adds	r7, #16
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	bd80      	pop	{r7, pc}
 8005c52:	bf00      	nop
 8005c54:	20000250 	.word	0x20000250
 8005c58:	200001dc 	.word	0x200001dc
 8005c5c:	20000218 	.word	0x20000218
 8005c60:	0800a540 	.word	0x0800a540
 8005c64:	200005dc 	.word	0x200005dc
 8005c68:	0800600d 	.word	0x0800600d

08005c6c <tmphm_run>:
 * @note This function should not block.
 *
 * This function runs a tmphm module instance, during normal operation.
 */
int32_t tmphm_run(enum tmphm_instance_id instance_id)
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b088      	sub	sp, #32
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	4603      	mov	r3, r0
 8005c74:	71fb      	strb	r3, [r7, #7]
    int32_t rc;
    // ChatGPT
//    log_debug("tmphm_run: instance=%d, state=%d\n", instance_id, tmphm_states[instance_id].state);


    if (instance_id >= TMPHM_NUM_INSTANCES)
 8005c76:	79fb      	ldrb	r3, [r7, #7]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d002      	beq.n	8005c82 <tmphm_run+0x16>
        return MOD_ERR_BAD_INSTANCE;
 8005c7c:	f06f 0305 	mvn.w	r3, #5
 8005c80:	e17a      	b.n	8005f78 <tmphm_run+0x30c>

    st = &tmphm_states[instance_id];
 8005c82:	79fa      	ldrb	r2, [r7, #7]
 8005c84:	4613      	mov	r3, r2
 8005c86:	009b      	lsls	r3, r3, #2
 8005c88:	4413      	add	r3, r2
 8005c8a:	00db      	lsls	r3, r3, #3
 8005c8c:	4a82      	ldr	r2, [pc, #520]	@ (8005e98 <tmphm_run+0x22c>)
 8005c8e:	4413      	add	r3, r2
 8005c90:	61fb      	str	r3, [r7, #28]

    switch (st->state) {
 8005c92:	69fb      	ldr	r3, [r7, #28]
 8005c94:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 8005c98:	2b04      	cmp	r3, #4
 8005c9a:	f200 816c 	bhi.w	8005f76 <tmphm_run+0x30a>
 8005c9e:	a201      	add	r2, pc, #4	@ (adr r2, 8005ca4 <tmphm_run+0x38>)
 8005ca0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ca4:	08005f77 	.word	0x08005f77
 8005ca8:	08005cb9 	.word	0x08005cb9
 8005cac:	08005d51 	.word	0x08005d51
 8005cb0:	08005db3 	.word	0x08005db3
 8005cb4:	08005e21 	.word	0x08005e21
            break;

        case STATE_RESERVE_I2C:
        	// ChatGPT
//            log_debug("tmphm: attempting to reserve I2C instance %d\n", st->cfg.i2c_instance_id);
            rc = i2c_reserve(st->cfg.i2c_instance_id);
 8005cb8:	69fb      	ldr	r3, [r7, #28]
 8005cba:	781b      	ldrb	r3, [r3, #0]
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	f7fe fe77 	bl	80049b0 <i2c_reserve>
 8005cc2:	61b8      	str	r0, [r7, #24]
            if (rc == 0) {
 8005cc4:	69bb      	ldr	r3, [r7, #24]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d132      	bne.n	8005d30 <tmphm_run+0xc4>
                memcpy(st->msg_bfr, sensor_i2c_cmd, sizeof(sensor_i2c_cmd));
 8005cca:	69fb      	ldr	r3, [r7, #28]
 8005ccc:	3320      	adds	r3, #32
 8005cce:	4973      	ldr	r1, [pc, #460]	@ (8005e9c <tmphm_run+0x230>)
 8005cd0:	461a      	mov	r2, r3
 8005cd2:	460b      	mov	r3, r1
 8005cd4:	881b      	ldrh	r3, [r3, #0]
 8005cd6:	8013      	strh	r3, [r2, #0]
                rc = i2c_write(st->cfg.i2c_instance_id, st->cfg.i2c_addr, st->msg_bfr,
 8005cd8:	69fb      	ldr	r3, [r7, #28]
 8005cda:	7818      	ldrb	r0, [r3, #0]
 8005cdc:	69fb      	ldr	r3, [r7, #28]
 8005cde:	6859      	ldr	r1, [r3, #4]
 8005ce0:	69fb      	ldr	r3, [r7, #28]
 8005ce2:	f103 0220 	add.w	r2, r3, #32
 8005ce6:	2302      	movs	r3, #2
 8005ce8:	f7fe fec6 	bl	8004a78 <i2c_write>
 8005cec:	61b8      	str	r0, [r7, #24]
                               sizeof(sensor_i2c_cmd));
                if (rc == 0) {
 8005cee:	69bb      	ldr	r3, [r7, #24]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d104      	bne.n	8005cfe <tmphm_run+0x92>
                    st->state = STATE_WRITE_MEAS_CMD;
 8005cf4:	69fb      	ldr	r3, [r7, #28]
 8005cf6:	2202      	movs	r2, #2
 8005cf8:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
                    st->state = STATE_IDLE;
                }
            } else {
                INC_SAT_U16(cnts_u16[CNT_RESERVE_FAIL]);
            }
            break;
 8005cfc:	e13b      	b.n	8005f76 <tmphm_run+0x30a>
                    INC_SAT_U16(cnts_u16[CNT_WRITE_INIT_FAIL]);
 8005cfe:	4b68      	ldr	r3, [pc, #416]	@ (8005ea0 <tmphm_run+0x234>)
 8005d00:	885b      	ldrh	r3, [r3, #2]
 8005d02:	4a67      	ldr	r2, [pc, #412]	@ (8005ea0 <tmphm_run+0x234>)
 8005d04:	8852      	ldrh	r2, [r2, #2]
 8005d06:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8005d0a:	428a      	cmp	r2, r1
 8005d0c:	bf14      	ite	ne
 8005d0e:	2201      	movne	r2, #1
 8005d10:	2200      	moveq	r2, #0
 8005d12:	b2d2      	uxtb	r2, r2
 8005d14:	4413      	add	r3, r2
 8005d16:	b29a      	uxth	r2, r3
 8005d18:	4b61      	ldr	r3, [pc, #388]	@ (8005ea0 <tmphm_run+0x234>)
 8005d1a:	805a      	strh	r2, [r3, #2]
                    i2c_release(st->cfg.i2c_instance_id);
 8005d1c:	69fb      	ldr	r3, [r7, #28]
 8005d1e:	781b      	ldrb	r3, [r3, #0]
 8005d20:	4618      	mov	r0, r3
 8005d22:	f7fe fe85 	bl	8004a30 <i2c_release>
                    st->state = STATE_IDLE;
 8005d26:	69fb      	ldr	r3, [r7, #28]
 8005d28:	2200      	movs	r2, #0
 8005d2a:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
            break;
 8005d2e:	e122      	b.n	8005f76 <tmphm_run+0x30a>
                INC_SAT_U16(cnts_u16[CNT_RESERVE_FAIL]);
 8005d30:	4b5b      	ldr	r3, [pc, #364]	@ (8005ea0 <tmphm_run+0x234>)
 8005d32:	881b      	ldrh	r3, [r3, #0]
 8005d34:	4a5a      	ldr	r2, [pc, #360]	@ (8005ea0 <tmphm_run+0x234>)
 8005d36:	8812      	ldrh	r2, [r2, #0]
 8005d38:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8005d3c:	428a      	cmp	r2, r1
 8005d3e:	bf14      	ite	ne
 8005d40:	2201      	movne	r2, #1
 8005d42:	2200      	moveq	r2, #0
 8005d44:	b2d2      	uxtb	r2, r2
 8005d46:	4413      	add	r3, r2
 8005d48:	b29a      	uxth	r2, r3
 8005d4a:	4b55      	ldr	r3, [pc, #340]	@ (8005ea0 <tmphm_run+0x234>)
 8005d4c:	801a      	strh	r2, [r3, #0]
            break;
 8005d4e:	e112      	b.n	8005f76 <tmphm_run+0x30a>

        case STATE_WRITE_MEAS_CMD:
            rc = i2c_get_op_status(st->cfg.i2c_instance_id);
 8005d50:	69fb      	ldr	r3, [r7, #28]
 8005d52:	781b      	ldrb	r3, [r3, #0]
 8005d54:	4618      	mov	r0, r3
 8005d56:	f7fe fed9 	bl	8004b0c <i2c_get_op_status>
 8005d5a:	61b8      	str	r0, [r7, #24]
            if (rc != MOD_ERR_OP_IN_PROG) {
 8005d5c:	69bb      	ldr	r3, [r7, #24]
 8005d5e:	f113 0f09 	cmn.w	r3, #9
 8005d62:	f000 8103 	beq.w	8005f6c <tmphm_run+0x300>
                if (rc == 0) {
 8005d66:	69bb      	ldr	r3, [r7, #24]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d109      	bne.n	8005d80 <tmphm_run+0x114>
                    st->i2c_op_start_ms = tmr_get_ms();
 8005d6c:	f000 fc08 	bl	8006580 <tmr_get_ms>
 8005d70:	4602      	mov	r2, r0
 8005d72:	69fb      	ldr	r3, [r7, #28]
 8005d74:	619a      	str	r2, [r3, #24]
                    st->state = STATE_WAIT_MEAS;
 8005d76:	69fb      	ldr	r3, [r7, #28]
 8005d78:	2203      	movs	r2, #3
 8005d7a:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
                    INC_SAT_U16(cnts_u16[CNT_WRITE_OP_FAIL]);
                    i2c_release(st->cfg.i2c_instance_id);
                    st->state = STATE_IDLE;
                }
            }
            break;
 8005d7e:	e0f5      	b.n	8005f6c <tmphm_run+0x300>
                    INC_SAT_U16(cnts_u16[CNT_WRITE_OP_FAIL]);
 8005d80:	4b47      	ldr	r3, [pc, #284]	@ (8005ea0 <tmphm_run+0x234>)
 8005d82:	889b      	ldrh	r3, [r3, #4]
 8005d84:	4a46      	ldr	r2, [pc, #280]	@ (8005ea0 <tmphm_run+0x234>)
 8005d86:	8892      	ldrh	r2, [r2, #4]
 8005d88:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8005d8c:	428a      	cmp	r2, r1
 8005d8e:	bf14      	ite	ne
 8005d90:	2201      	movne	r2, #1
 8005d92:	2200      	moveq	r2, #0
 8005d94:	b2d2      	uxtb	r2, r2
 8005d96:	4413      	add	r3, r2
 8005d98:	b29a      	uxth	r2, r3
 8005d9a:	4b41      	ldr	r3, [pc, #260]	@ (8005ea0 <tmphm_run+0x234>)
 8005d9c:	809a      	strh	r2, [r3, #4]
                    i2c_release(st->cfg.i2c_instance_id);
 8005d9e:	69fb      	ldr	r3, [r7, #28]
 8005da0:	781b      	ldrb	r3, [r3, #0]
 8005da2:	4618      	mov	r0, r3
 8005da4:	f7fe fe44 	bl	8004a30 <i2c_release>
                    st->state = STATE_IDLE;
 8005da8:	69fb      	ldr	r3, [r7, #28]
 8005daa:	2200      	movs	r2, #0
 8005dac:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
            break;
 8005db0:	e0dc      	b.n	8005f6c <tmphm_run+0x300>

        case STATE_WAIT_MEAS:
            if (tmr_get_ms() - st->i2c_op_start_ms >= st->cfg.meas_time_ms) {
 8005db2:	f000 fbe5 	bl	8006580 <tmr_get_ms>
 8005db6:	4602      	mov	r2, r0
 8005db8:	69fb      	ldr	r3, [r7, #28]
 8005dba:	699b      	ldr	r3, [r3, #24]
 8005dbc:	1ad2      	subs	r2, r2, r3
 8005dbe:	69fb      	ldr	r3, [r7, #28]
 8005dc0:	68db      	ldr	r3, [r3, #12]
 8005dc2:	429a      	cmp	r2, r3
 8005dc4:	f0c0 80d4 	bcc.w	8005f70 <tmphm_run+0x304>
                rc = i2c_read(st->cfg.i2c_instance_id, st->cfg.i2c_addr,
 8005dc8:	69fb      	ldr	r3, [r7, #28]
 8005dca:	7818      	ldrb	r0, [r3, #0]
 8005dcc:	69fb      	ldr	r3, [r7, #28]
 8005dce:	6859      	ldr	r1, [r3, #4]
                              st->msg_bfr, I2C_MSG_BFR_LEN);
 8005dd0:	69fb      	ldr	r3, [r7, #28]
 8005dd2:	f103 0220 	add.w	r2, r3, #32
                rc = i2c_read(st->cfg.i2c_instance_id, st->cfg.i2c_addr,
 8005dd6:	2306      	movs	r3, #6
 8005dd8:	f7fe fe63 	bl	8004aa2 <i2c_read>
 8005ddc:	61b8      	str	r0, [r7, #24]
                if (rc == 0) {
 8005dde:	69bb      	ldr	r3, [r7, #24]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d104      	bne.n	8005dee <tmphm_run+0x182>
                    st->state = STATE_READ_MEAS_VALUE;
 8005de4:	69fb      	ldr	r3, [r7, #28]
 8005de6:	2204      	movs	r2, #4
 8005de8:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
                    INC_SAT_U16(cnts_u16[CNT_READ_INIT_FAIL]);
                    i2c_release(st->cfg.i2c_instance_id);
                    st->state = STATE_IDLE;
                }
            }
            break;
 8005dec:	e0c0      	b.n	8005f70 <tmphm_run+0x304>
                    INC_SAT_U16(cnts_u16[CNT_READ_INIT_FAIL]);
 8005dee:	4b2c      	ldr	r3, [pc, #176]	@ (8005ea0 <tmphm_run+0x234>)
 8005df0:	88db      	ldrh	r3, [r3, #6]
 8005df2:	4a2b      	ldr	r2, [pc, #172]	@ (8005ea0 <tmphm_run+0x234>)
 8005df4:	88d2      	ldrh	r2, [r2, #6]
 8005df6:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8005dfa:	428a      	cmp	r2, r1
 8005dfc:	bf14      	ite	ne
 8005dfe:	2201      	movne	r2, #1
 8005e00:	2200      	moveq	r2, #0
 8005e02:	b2d2      	uxtb	r2, r2
 8005e04:	4413      	add	r3, r2
 8005e06:	b29a      	uxth	r2, r3
 8005e08:	4b25      	ldr	r3, [pc, #148]	@ (8005ea0 <tmphm_run+0x234>)
 8005e0a:	80da      	strh	r2, [r3, #6]
                    i2c_release(st->cfg.i2c_instance_id);
 8005e0c:	69fb      	ldr	r3, [r7, #28]
 8005e0e:	781b      	ldrb	r3, [r3, #0]
 8005e10:	4618      	mov	r0, r3
 8005e12:	f7fe fe0d 	bl	8004a30 <i2c_release>
                    st->state = STATE_IDLE;
 8005e16:	69fb      	ldr	r3, [r7, #28]
 8005e18:	2200      	movs	r2, #0
 8005e1a:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
            break;
 8005e1e:	e0a7      	b.n	8005f70 <tmphm_run+0x304>

        case STATE_READ_MEAS_VALUE:
            rc = i2c_get_op_status(st->cfg.i2c_instance_id);
 8005e20:	69fb      	ldr	r3, [r7, #28]
 8005e22:	781b      	ldrb	r3, [r3, #0]
 8005e24:	4618      	mov	r0, r3
 8005e26:	f7fe fe71 	bl	8004b0c <i2c_get_op_status>
 8005e2a:	61b8      	str	r0, [r7, #24]
            if (rc != MOD_ERR_OP_IN_PROG) {
 8005e2c:	69bb      	ldr	r3, [r7, #24]
 8005e2e:	f113 0f09 	cmn.w	r3, #9
 8005e32:	f000 809f 	beq.w	8005f74 <tmphm_run+0x308>
                if (rc == 0) {
 8005e36:	69bb      	ldr	r3, [r7, #24]
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d17e      	bne.n	8005f3a <tmphm_run+0x2ce>
                    const uint32_t divisor = 65535;
 8005e3c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005e40:	617b      	str	r3, [r7, #20]
                    uint8_t* msg = st->msg_bfr;
 8005e42:	69fb      	ldr	r3, [r7, #28]
 8005e44:	3320      	adds	r3, #32
 8005e46:	613b      	str	r3, [r7, #16]
                    // ChatGPT
//                    log_info("tmphm: Read raw bytes: %02x %02x %02x %02x %02x %02x\n",
//                             msg[0], msg[1], msg[2], msg[3], msg[4], msg[5]);


                    if (crc8(&msg[0], 2) != msg[2] ||
 8005e48:	2102      	movs	r1, #2
 8005e4a:	6938      	ldr	r0, [r7, #16]
 8005e4c:	f000 faa0 	bl	8006390 <crc8>
 8005e50:	4603      	mov	r3, r0
 8005e52:	461a      	mov	r2, r3
 8005e54:	693b      	ldr	r3, [r7, #16]
 8005e56:	3302      	adds	r3, #2
 8005e58:	781b      	ldrb	r3, [r3, #0]
 8005e5a:	429a      	cmp	r2, r3
 8005e5c:	d10c      	bne.n	8005e78 <tmphm_run+0x20c>
                        crc8(&msg[3], 2) != msg[5]) {
 8005e5e:	693b      	ldr	r3, [r7, #16]
 8005e60:	3303      	adds	r3, #3
 8005e62:	2102      	movs	r1, #2
 8005e64:	4618      	mov	r0, r3
 8005e66:	f000 fa93 	bl	8006390 <crc8>
 8005e6a:	4603      	mov	r3, r0
 8005e6c:	461a      	mov	r2, r3
 8005e6e:	693b      	ldr	r3, [r7, #16]
 8005e70:	3305      	adds	r3, #5
 8005e72:	781b      	ldrb	r3, [r3, #0]
                    if (crc8(&msg[0], 2) != msg[2] ||
 8005e74:	429a      	cmp	r2, r3
 8005e76:	d015      	beq.n	8005ea4 <tmphm_run+0x238>
                        INC_SAT_U16(cnts_u16[CNT_CRC_FAIL]);
 8005e78:	4b09      	ldr	r3, [pc, #36]	@ (8005ea0 <tmphm_run+0x234>)
 8005e7a:	899b      	ldrh	r3, [r3, #12]
 8005e7c:	4a08      	ldr	r2, [pc, #32]	@ (8005ea0 <tmphm_run+0x234>)
 8005e7e:	8992      	ldrh	r2, [r2, #12]
 8005e80:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8005e84:	428a      	cmp	r2, r1
 8005e86:	bf14      	ite	ne
 8005e88:	2201      	movne	r2, #1
 8005e8a:	2200      	moveq	r2, #0
 8005e8c:	b2d2      	uxtb	r2, r2
 8005e8e:	4413      	add	r3, r2
 8005e90:	b29a      	uxth	r2, r3
 8005e92:	4b03      	ldr	r3, [pc, #12]	@ (8005ea0 <tmphm_run+0x234>)
 8005e94:	819a      	strh	r2, [r3, #12]
 8005e96:	e05f      	b.n	8005f58 <tmphm_run+0x2ec>
 8005e98:	200005dc 	.word	0x200005dc
 8005e9c:	0800afcc 	.word	0x0800afcc
 8005ea0:	20000604 	.word	0x20000604
                    } else {
                        int32_t temp = (msg[0] << 8) + msg[1];
 8005ea4:	693b      	ldr	r3, [r7, #16]
 8005ea6:	781b      	ldrb	r3, [r3, #0]
 8005ea8:	021b      	lsls	r3, r3, #8
 8005eaa:	693a      	ldr	r2, [r7, #16]
 8005eac:	3201      	adds	r2, #1
 8005eae:	7812      	ldrb	r2, [r2, #0]
 8005eb0:	4413      	add	r3, r2
 8005eb2:	60fb      	str	r3, [r7, #12]
                        uint32_t hum = (msg[3] << 8) + msg[4];
 8005eb4:	693b      	ldr	r3, [r7, #16]
 8005eb6:	3303      	adds	r3, #3
 8005eb8:	781b      	ldrb	r3, [r3, #0]
 8005eba:	021b      	lsls	r3, r3, #8
 8005ebc:	693a      	ldr	r2, [r7, #16]
 8005ebe:	3204      	adds	r2, #4
 8005ec0:	7812      	ldrb	r2, [r2, #0]
 8005ec2:	4413      	add	r3, r2
 8005ec4:	60bb      	str	r3, [r7, #8]
                        temp = -450 +
                            (1750 * temp + divisor/2) / divisor;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8005ecc:	fb02 f303 	mul.w	r3, r2, r3
 8005ed0:	461a      	mov	r2, r3
 8005ed2:	697b      	ldr	r3, [r7, #20]
 8005ed4:	085b      	lsrs	r3, r3, #1
 8005ed6:	441a      	add	r2, r3
 8005ed8:	697b      	ldr	r3, [r7, #20]
 8005eda:	fbb2 f3f3 	udiv	r3, r2, r3
                        temp = -450 +
 8005ede:	f5a3 73e1 	sub.w	r3, r3, #450	@ 0x1c2
 8005ee2:	60fb      	str	r3, [r7, #12]
                        hum = (1000 * hum + divisor/2) / divisor;
 8005ee4:	68bb      	ldr	r3, [r7, #8]
 8005ee6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005eea:	fb03 f202 	mul.w	r2, r3, r2
 8005eee:	697b      	ldr	r3, [r7, #20]
 8005ef0:	085b      	lsrs	r3, r3, #1
 8005ef2:	441a      	add	r2, r3
 8005ef4:	697b      	ldr	r3, [r7, #20]
 8005ef6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005efa:	60bb      	str	r3, [r7, #8]
                        st->last_meas.temp_deg_c_x10 = temp;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	b21a      	sxth	r2, r3
 8005f00:	69fb      	ldr	r3, [r7, #28]
 8005f02:	821a      	strh	r2, [r3, #16]
                        st->last_meas.rh_percent_x10 = hum;
 8005f04:	68bb      	ldr	r3, [r7, #8]
 8005f06:	b29a      	uxth	r2, r3
 8005f08:	69fb      	ldr	r3, [r7, #28]
 8005f0a:	825a      	strh	r2, [r3, #18]
                        st->last_meas_ms = tmr_get_ms();
 8005f0c:	f000 fb38 	bl	8006580 <tmr_get_ms>
 8005f10:	4602      	mov	r2, r0
 8005f12:	69fb      	ldr	r3, [r7, #28]
 8005f14:	61da      	str	r2, [r3, #28]
                        st->got_meas = true;
 8005f16:	69fb      	ldr	r3, [r7, #28]
 8005f18:	2201      	movs	r2, #1
 8005f1a:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
                        log_info("temp=%ld degC*10 hum=%d %%*10\n",
 8005f1e:	4b18      	ldr	r3, [pc, #96]	@ (8005f80 <tmphm_run+0x314>)
 8005f20:	781b      	ldrb	r3, [r3, #0]
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d018      	beq.n	8005f58 <tmphm_run+0x2ec>
 8005f26:	4b17      	ldr	r3, [pc, #92]	@ (8005f84 <tmphm_run+0x318>)
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	2b02      	cmp	r3, #2
 8005f2c:	dd14      	ble.n	8005f58 <tmphm_run+0x2ec>
 8005f2e:	68ba      	ldr	r2, [r7, #8]
 8005f30:	68f9      	ldr	r1, [r7, #12]
 8005f32:	4815      	ldr	r0, [pc, #84]	@ (8005f88 <tmphm_run+0x31c>)
 8005f34:	f7ff fc00 	bl	8005738 <log_printf>
 8005f38:	e00e      	b.n	8005f58 <tmphm_run+0x2ec>
                                 temp, hum);
                    }
                    
                } else {
                    INC_SAT_U16(cnts_u16[CNT_READ_OP_FAIL]);
 8005f3a:	4b14      	ldr	r3, [pc, #80]	@ (8005f8c <tmphm_run+0x320>)
 8005f3c:	891b      	ldrh	r3, [r3, #8]
 8005f3e:	4a13      	ldr	r2, [pc, #76]	@ (8005f8c <tmphm_run+0x320>)
 8005f40:	8912      	ldrh	r2, [r2, #8]
 8005f42:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8005f46:	428a      	cmp	r2, r1
 8005f48:	bf14      	ite	ne
 8005f4a:	2201      	movne	r2, #1
 8005f4c:	2200      	moveq	r2, #0
 8005f4e:	b2d2      	uxtb	r2, r2
 8005f50:	4413      	add	r3, r2
 8005f52:	b29a      	uxth	r2, r3
 8005f54:	4b0d      	ldr	r3, [pc, #52]	@ (8005f8c <tmphm_run+0x320>)
 8005f56:	811a      	strh	r2, [r3, #8]
                }
                i2c_release(st->cfg.i2c_instance_id);
 8005f58:	69fb      	ldr	r3, [r7, #28]
 8005f5a:	781b      	ldrb	r3, [r3, #0]
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	f7fe fd67 	bl	8004a30 <i2c_release>
                st->state = STATE_IDLE;
 8005f62:	69fb      	ldr	r3, [r7, #28]
 8005f64:	2200      	movs	r2, #0
 8005f66:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
            }
            break;
 8005f6a:	e003      	b.n	8005f74 <tmphm_run+0x308>
            break;
 8005f6c:	bf00      	nop
 8005f6e:	e002      	b.n	8005f76 <tmphm_run+0x30a>
            break;
 8005f70:	bf00      	nop
 8005f72:	e000      	b.n	8005f76 <tmphm_run+0x30a>
            break;
 8005f74:	bf00      	nop
    }
    return 0;
 8005f76:	2300      	movs	r3, #0
}
 8005f78:	4618      	mov	r0, r3
 8005f7a:	3720      	adds	r7, #32
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	bd80      	pop	{r7, pc}
 8005f80:	200001dc 	.word	0x200001dc
 8005f84:	20000218 	.word	0x20000218
 8005f88:	0800a560 	.word	0x0800a560
 8005f8c:	20000604 	.word	0x20000604

08005f90 <tmphm_get_last_meas>:
 *                 
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 */
int32_t tmphm_get_last_meas(enum tmphm_instance_id instance_id,
                            struct tmphm_meas* meas, uint32_t* meas_age_ms)
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b086      	sub	sp, #24
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	4603      	mov	r3, r0
 8005f98:	60b9      	str	r1, [r7, #8]
 8005f9a:	607a      	str	r2, [r7, #4]
 8005f9c:	73fb      	strb	r3, [r7, #15]
    struct tmphm_state* st;

    if (instance_id >= TMPHM_NUM_INSTANCES)
 8005f9e:	7bfb      	ldrb	r3, [r7, #15]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d002      	beq.n	8005faa <tmphm_get_last_meas+0x1a>
        return MOD_ERR_BAD_INSTANCE;
 8005fa4:	f06f 0305 	mvn.w	r3, #5
 8005fa8:	e029      	b.n	8005ffe <tmphm_get_last_meas+0x6e>
    if (meas == NULL)
 8005faa:	68bb      	ldr	r3, [r7, #8]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d102      	bne.n	8005fb6 <tmphm_get_last_meas+0x26>
        return MOD_ERR_ARG;
 8005fb0:	f04f 33ff 	mov.w	r3, #4294967295
 8005fb4:	e023      	b.n	8005ffe <tmphm_get_last_meas+0x6e>

    st = &tmphm_states[instance_id];
 8005fb6:	7bfa      	ldrb	r2, [r7, #15]
 8005fb8:	4613      	mov	r3, r2
 8005fba:	009b      	lsls	r3, r3, #2
 8005fbc:	4413      	add	r3, r2
 8005fbe:	00db      	lsls	r3, r3, #3
 8005fc0:	4a11      	ldr	r2, [pc, #68]	@ (8006008 <tmphm_get_last_meas+0x78>)
 8005fc2:	4413      	add	r3, r2
 8005fc4:	617b      	str	r3, [r7, #20]
    if (!st->got_meas)
 8005fc6:	697b      	ldr	r3, [r7, #20]
 8005fc8:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8005fcc:	f083 0301 	eor.w	r3, r3, #1
 8005fd0:	b2db      	uxtb	r3, r3
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d002      	beq.n	8005fdc <tmphm_get_last_meas+0x4c>
        return MOD_ERR_UNAVAIL;
 8005fd6:	f06f 0309 	mvn.w	r3, #9
 8005fda:	e010      	b.n	8005ffe <tmphm_get_last_meas+0x6e>

    *meas = st->last_meas;
 8005fdc:	68ba      	ldr	r2, [r7, #8]
 8005fde:	697b      	ldr	r3, [r7, #20]
 8005fe0:	3310      	adds	r3, #16
 8005fe2:	6818      	ldr	r0, [r3, #0]
 8005fe4:	6010      	str	r0, [r2, #0]
    if (meas_age_ms != NULL)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d007      	beq.n	8005ffc <tmphm_get_last_meas+0x6c>
        *meas_age_ms = tmr_get_ms() - st->last_meas_ms;
 8005fec:	f000 fac8 	bl	8006580 <tmr_get_ms>
 8005ff0:	4602      	mov	r2, r0
 8005ff2:	697b      	ldr	r3, [r7, #20]
 8005ff4:	69db      	ldr	r3, [r3, #28]
 8005ff6:	1ad2      	subs	r2, r2, r3
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	601a      	str	r2, [r3, #0]

    return 0;
 8005ffc:	2300      	movs	r3, #0
}
 8005ffe:	4618      	mov	r0, r3
 8006000:	3718      	adds	r7, #24
 8006002:	46bd      	mov	sp, r7
 8006004:	bd80      	pop	{r7, pc}
 8006006:	bf00      	nop
 8006008:	200005dc 	.word	0x200005dc

0800600c <tmr_callback>:
////////////////////////////////////////////////////////////////////////////////
// Private (static) functions
////////////////////////////////////////////////////////////////////////////////

static enum tmr_cb_action tmr_callback(int32_t tmr_id, uint32_t user_data)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b084      	sub	sp, #16
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
 8006014:	6039      	str	r1, [r7, #0]
    enum tmphm_instance_id instance_id = (enum tmphm_instance_id)user_data;
 8006016:	683b      	ldr	r3, [r7, #0]
 8006018:	73fb      	strb	r3, [r7, #15]
    struct tmphm_state* st;

    log_trace("tmr_callback(tmr_id=%d user_data=%lu)\n", tmr_id, user_data);
 800601a:	4b1c      	ldr	r3, [pc, #112]	@ (800608c <tmr_callback+0x80>)
 800601c:	781b      	ldrb	r3, [r3, #0]
 800601e:	2b00      	cmp	r3, #0
 8006020:	d008      	beq.n	8006034 <tmr_callback+0x28>
 8006022:	4b1b      	ldr	r3, [pc, #108]	@ (8006090 <tmr_callback+0x84>)
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	2b04      	cmp	r3, #4
 8006028:	dd04      	ble.n	8006034 <tmr_callback+0x28>
 800602a:	683a      	ldr	r2, [r7, #0]
 800602c:	6879      	ldr	r1, [r7, #4]
 800602e:	4819      	ldr	r0, [pc, #100]	@ (8006094 <tmr_callback+0x88>)
 8006030:	f7ff fb82 	bl	8005738 <log_printf>
    if (instance_id >= TMPHM_NUM_INSTANCES)
 8006034:	7bfb      	ldrb	r3, [r7, #15]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d001      	beq.n	800603e <tmr_callback+0x32>
        return TMR_CB_RESTART;
 800603a:	2301      	movs	r3, #1
 800603c:	e021      	b.n	8006082 <tmr_callback+0x76>

    st = &tmphm_states[instance_id];
 800603e:	7bfa      	ldrb	r2, [r7, #15]
 8006040:	4613      	mov	r3, r2
 8006042:	009b      	lsls	r3, r3, #2
 8006044:	4413      	add	r3, r2
 8006046:	00db      	lsls	r3, r3, #3
 8006048:	4a13      	ldr	r2, [pc, #76]	@ (8006098 <tmr_callback+0x8c>)
 800604a:	4413      	add	r3, r2
 800604c:	60bb      	str	r3, [r7, #8]
    if (st->state == STATE_IDLE)
 800604e:	68bb      	ldr	r3, [r7, #8]
 8006050:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 8006054:	2b00      	cmp	r3, #0
 8006056:	d104      	bne.n	8006062 <tmr_callback+0x56>
        st->state = STATE_RESERVE_I2C;
 8006058:	68bb      	ldr	r3, [r7, #8]
 800605a:	2201      	movs	r2, #1
 800605c:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
 8006060:	e00e      	b.n	8006080 <tmr_callback+0x74>
    else
        INC_SAT_U16(cnts_u16[CNT_TASK_OVERRUN]);
 8006062:	4b0e      	ldr	r3, [pc, #56]	@ (800609c <tmr_callback+0x90>)
 8006064:	895b      	ldrh	r3, [r3, #10]
 8006066:	4a0d      	ldr	r2, [pc, #52]	@ (800609c <tmr_callback+0x90>)
 8006068:	8952      	ldrh	r2, [r2, #10]
 800606a:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800606e:	428a      	cmp	r2, r1
 8006070:	bf14      	ite	ne
 8006072:	2201      	movne	r2, #1
 8006074:	2200      	moveq	r2, #0
 8006076:	b2d2      	uxtb	r2, r2
 8006078:	4413      	add	r3, r2
 800607a:	b29a      	uxth	r2, r3
 800607c:	4b07      	ldr	r3, [pc, #28]	@ (800609c <tmr_callback+0x90>)
 800607e:	815a      	strh	r2, [r3, #10]
    return TMR_CB_RESTART;
 8006080:	2301      	movs	r3, #1
}
 8006082:	4618      	mov	r0, r3
 8006084:	3710      	adds	r7, #16
 8006086:	46bd      	mov	sp, r7
 8006088:	bd80      	pop	{r7, pc}
 800608a:	bf00      	nop
 800608c:	200001dc 	.word	0x200001dc
 8006090:	20000218 	.word	0x20000218
 8006094:	0800a584 	.word	0x0800a584
 8006098:	200005dc 	.word	0x200005dc
 800609c:	20000604 	.word	0x20000604

080060a0 <cmd_tmphm_status>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * Command usage: tmphm status
 */
static int32_t cmd_tmphm_status(int32_t argc, const char** argv)
{
 80060a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060a4:	b08a      	sub	sp, #40	@ 0x28
 80060a6:	af04      	add	r7, sp, #16
 80060a8:	6078      	str	r0, [r7, #4]
 80060aa:	6039      	str	r1, [r7, #0]
    uint32_t instance_id;

    for (instance_id = 0; instance_id < TMPHM_NUM_INSTANCES; instance_id++)
 80060ac:	2300      	movs	r3, #0
 80060ae:	617b      	str	r3, [r7, #20]
 80060b0:	e03c      	b.n	800612c <cmd_tmphm_status+0x8c>
    {
        uint32_t idx;
        struct tmphm_state* st;
        st = &tmphm_states[instance_id];
 80060b2:	697a      	ldr	r2, [r7, #20]
 80060b4:	4613      	mov	r3, r2
 80060b6:	009b      	lsls	r3, r3, #2
 80060b8:	4413      	add	r3, r2
 80060ba:	00db      	lsls	r3, r3, #3
 80060bc:	4a20      	ldr	r2, [pc, #128]	@ (8006140 <cmd_tmphm_status+0xa0>)
 80060be:	4413      	add	r3, r2
 80060c0:	60fb      	str	r3, [r7, #12]

        printc("         Got  Last Last Meas Meas\n"
 80060c2:	4820      	ldr	r0, [pc, #128]	@ (8006144 <cmd_tmphm_status+0xa4>)
 80060c4:	f7fd f95c 	bl	8003380 <printc>
               "ID State Meas Temp Hum  Age  Time\n"
               "-- ----- ---- ---- ---- ---- ----\n");
        for (idx = 0, st = tmphm_states;
 80060c8:	2300      	movs	r3, #0
 80060ca:	613b      	str	r3, [r7, #16]
 80060cc:	4b1c      	ldr	r3, [pc, #112]	@ (8006140 <cmd_tmphm_status+0xa0>)
 80060ce:	60fb      	str	r3, [r7, #12]
 80060d0:	e026      	b.n	8006120 <cmd_tmphm_status+0x80>
             idx < TMPHM_NUM_INSTANCES;
             idx++, st++) {
            printc("%2lu %5d %4d %4u %4u %4lu %4lu\n", idx, st->state,
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 80060d8:	461e      	mov	r6, r3
                   st->got_meas, st->last_meas.temp_deg_c_x10,
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
            printc("%2lu %5d %4d %4u %4u %4lu %4lu\n", idx, st->state,
 80060e0:	4698      	mov	r8, r3
                   st->got_meas, st->last_meas.temp_deg_c_x10,
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
            printc("%2lu %5d %4d %4u %4u %4lu %4lu\n", idx, st->state,
 80060e8:	461c      	mov	r4, r3
                   st->last_meas.rh_percent_x10,
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	8a5b      	ldrh	r3, [r3, #18]
            printc("%2lu %5d %4d %4u %4u %4lu %4lu\n", idx, st->state,
 80060ee:	461d      	mov	r5, r3
                   tmr_get_ms() - st->last_meas_ms, st->cfg.meas_time_ms);
 80060f0:	f000 fa46 	bl	8006580 <tmr_get_ms>
 80060f4:	4602      	mov	r2, r0
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	69db      	ldr	r3, [r3, #28]
            printc("%2lu %5d %4d %4u %4u %4lu %4lu\n", idx, st->state,
 80060fa:	1ad3      	subs	r3, r2, r3
 80060fc:	68fa      	ldr	r2, [r7, #12]
 80060fe:	68d2      	ldr	r2, [r2, #12]
 8006100:	9203      	str	r2, [sp, #12]
 8006102:	9302      	str	r3, [sp, #8]
 8006104:	9501      	str	r5, [sp, #4]
 8006106:	9400      	str	r4, [sp, #0]
 8006108:	4643      	mov	r3, r8
 800610a:	4632      	mov	r2, r6
 800610c:	6939      	ldr	r1, [r7, #16]
 800610e:	480e      	ldr	r0, [pc, #56]	@ (8006148 <cmd_tmphm_status+0xa8>)
 8006110:	f7fd f936 	bl	8003380 <printc>
             idx++, st++) {
 8006114:	693b      	ldr	r3, [r7, #16]
 8006116:	3301      	adds	r3, #1
 8006118:	613b      	str	r3, [r7, #16]
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	3328      	adds	r3, #40	@ 0x28
 800611e:	60fb      	str	r3, [r7, #12]
             idx < TMPHM_NUM_INSTANCES;
 8006120:	693b      	ldr	r3, [r7, #16]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d0d5      	beq.n	80060d2 <cmd_tmphm_status+0x32>
    for (instance_id = 0; instance_id < TMPHM_NUM_INSTANCES; instance_id++)
 8006126:	697b      	ldr	r3, [r7, #20]
 8006128:	3301      	adds	r3, #1
 800612a:	617b      	str	r3, [r7, #20]
 800612c:	697b      	ldr	r3, [r7, #20]
 800612e:	2b00      	cmp	r3, #0
 8006130:	d0bf      	beq.n	80060b2 <cmd_tmphm_status+0x12>
        }
    }
    return 0;
 8006132:	2300      	movs	r3, #0
}
 8006134:	4618      	mov	r0, r3
 8006136:	3718      	adds	r7, #24
 8006138:	46bd      	mov	sp, r7
 800613a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800613e:	bf00      	nop
 8006140:	200005dc 	.word	0x200005dc
 8006144:	0800a5b0 	.word	0x0800a5b0
 8006148:	0800a618 	.word	0x0800a618

0800614c <cmd_tmphm_test>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * Command usage: tmphm test [<op> [<arg>]]
 */
static int32_t cmd_tmphm_test(int32_t argc, const char** argv)
{
 800614c:	b5b0      	push	{r4, r5, r7, lr}
 800614e:	b092      	sub	sp, #72	@ 0x48
 8006150:	af02      	add	r7, sp, #8
 8006152:	6078      	str	r0, [r7, #4]
 8006154:	6039      	str	r1, [r7, #0]
    struct cmd_arg_val arg_vals[4];
    int32_t rc;
    uint32_t idx;
    enum tmphm_instance_id instance_id = 0;
 8006156:	2300      	movs	r3, #0
 8006158:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

    // Handle help case.
    if (argc == 2) {
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2b02      	cmp	r3, #2
 8006160:	d104      	bne.n	800616c <cmd_tmphm_test+0x20>
        printc("Test operations and param(s) are as follows:\n"
 8006162:	487c      	ldr	r0, [pc, #496]	@ (8006354 <cmd_tmphm_test+0x208>)
 8006164:	f7fd f90c 	bl	8003380 <printc>
               "  Get last meas, usage: tmphm test lastmeas <instance-id>\n"
               "  Set meas time, usage: tmphm test meastime <instance-id> <time-ms>\n"
               "  Test crc8, usage: tmphm test crc8 byte1 ... (up to 4 bytes)\n"
            );
        return 0;
 8006168:	2300      	movs	r3, #0
 800616a:	e0ee      	b.n	800634a <cmd_tmphm_test+0x1fe>
    }

    if (argc < 3) {
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2b02      	cmp	r3, #2
 8006170:	dc02      	bgt.n	8006178 <cmd_tmphm_test+0x2c>
        return MOD_ERR_BAD_CMD;
 8006172:	f06f 0303 	mvn.w	r3, #3
 8006176:	e0e8      	b.n	800634a <cmd_tmphm_test+0x1fe>
    }

    // Get instance ID (except for msg option).
    if (strcasecmp(argv[2], "crc8") != 0) {
 8006178:	683b      	ldr	r3, [r7, #0]
 800617a:	3308      	adds	r3, #8
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	4976      	ldr	r1, [pc, #472]	@ (8006358 <cmd_tmphm_test+0x20c>)
 8006180:	4618      	mov	r0, r3
 8006182:	f001 ffdb 	bl	800813c <strcasecmp>
 8006186:	4603      	mov	r3, r0
 8006188:	2b00      	cmp	r3, #0
 800618a:	d01d      	beq.n	80061c8 <cmd_tmphm_test+0x7c>
        rc = cmd_parse_args(argc-3, argv+3, "u+", arg_vals);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	1ed8      	subs	r0, r3, #3
 8006190:	683b      	ldr	r3, [r7, #0]
 8006192:	f103 010c 	add.w	r1, r3, #12
 8006196:	f107 0314 	add.w	r3, r7, #20
 800619a:	4a70      	ldr	r2, [pc, #448]	@ (800635c <cmd_tmphm_test+0x210>)
 800619c:	f7fc fec6 	bl	8002f2c <cmd_parse_args>
 80061a0:	6378      	str	r0, [r7, #52]	@ 0x34
        if (rc < 1)
 80061a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	dc02      	bgt.n	80061ae <cmd_tmphm_test+0x62>
            return MOD_ERR_BAD_CMD;
 80061a8:	f06f 0303 	mvn.w	r3, #3
 80061ac:	e0cd      	b.n	800634a <cmd_tmphm_test+0x1fe>
        instance_id = (enum i2c_instance_id)arg_vals[0].val.u;
 80061ae:	69bb      	ldr	r3, [r7, #24]
 80061b0:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
        if (instance_id >= TMPHM_NUM_INSTANCES) {
 80061b4:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d005      	beq.n	80061c8 <cmd_tmphm_test+0x7c>
            printc("Bad instance\n");
 80061bc:	4868      	ldr	r0, [pc, #416]	@ (8006360 <cmd_tmphm_test+0x214>)
 80061be:	f7fd f8df 	bl	8003380 <printc>
            return MOD_ERR_BAD_INSTANCE;
 80061c2:	f06f 0305 	mvn.w	r3, #5
 80061c6:	e0c0      	b.n	800634a <cmd_tmphm_test+0x1fe>
        }
    }

    if (strcasecmp(argv[2], "lastmeas") == 0) {
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	3308      	adds	r3, #8
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	4965      	ldr	r1, [pc, #404]	@ (8006364 <cmd_tmphm_test+0x218>)
 80061d0:	4618      	mov	r0, r3
 80061d2:	f001 ffb3 	bl	800813c <strcasecmp>
 80061d6:	4603      	mov	r3, r0
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d147      	bne.n	800626c <cmd_tmphm_test+0x120>
        struct tmphm_meas meas;
        uint32_t meas_age_ms;
        rc = tmphm_get_last_meas(instance_id, &meas, &meas_age_ms);
 80061dc:	f107 020c 	add.w	r2, r7, #12
 80061e0:	f107 0110 	add.w	r1, r7, #16
 80061e4:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80061e8:	4618      	mov	r0, r3
 80061ea:	f7ff fed1 	bl	8005f90 <tmphm_get_last_meas>
 80061ee:	6378      	str	r0, [r7, #52]	@ 0x34
        if (rc == 0)
 80061f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d135      	bne.n	8006262 <cmd_tmphm_test+0x116>
            printf("Temp=%d.%d C Hum=%u.%u %% age=%lu ms\n",
                   meas.temp_deg_c_x10 / 10,
 80061f6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
            printf("Temp=%d.%d C Hum=%u.%u %% age=%lu ms\n",
 80061fa:	4a5b      	ldr	r2, [pc, #364]	@ (8006368 <cmd_tmphm_test+0x21c>)
 80061fc:	fb82 1203 	smull	r1, r2, r2, r3
 8006200:	1092      	asrs	r2, r2, #2
 8006202:	17db      	asrs	r3, r3, #31
 8006204:	1ad3      	subs	r3, r2, r3
 8006206:	b21b      	sxth	r3, r3
 8006208:	4618      	mov	r0, r3
                   meas.temp_deg_c_x10 % 10,
 800620a:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
            printf("Temp=%d.%d C Hum=%u.%u %% age=%lu ms\n",
 800620e:	4b56      	ldr	r3, [pc, #344]	@ (8006368 <cmd_tmphm_test+0x21c>)
 8006210:	fb83 1302 	smull	r1, r3, r3, r2
 8006214:	1099      	asrs	r1, r3, #2
 8006216:	17d3      	asrs	r3, r2, #31
 8006218:	1ac9      	subs	r1, r1, r3
 800621a:	460b      	mov	r3, r1
 800621c:	009b      	lsls	r3, r3, #2
 800621e:	440b      	add	r3, r1
 8006220:	005b      	lsls	r3, r3, #1
 8006222:	1ad3      	subs	r3, r2, r3
 8006224:	b21b      	sxth	r3, r3
 8006226:	461c      	mov	r4, r3
                   meas.rh_percent_x10 / 10,
 8006228:	8a7b      	ldrh	r3, [r7, #18]
            printf("Temp=%d.%d C Hum=%u.%u %% age=%lu ms\n",
 800622a:	4a50      	ldr	r2, [pc, #320]	@ (800636c <cmd_tmphm_test+0x220>)
 800622c:	fba2 2303 	umull	r2, r3, r2, r3
 8006230:	08db      	lsrs	r3, r3, #3
 8006232:	b29b      	uxth	r3, r3
 8006234:	461d      	mov	r5, r3
                   meas.rh_percent_x10 % 10,
 8006236:	8a7a      	ldrh	r2, [r7, #18]
            printf("Temp=%d.%d C Hum=%u.%u %% age=%lu ms\n",
 8006238:	4b4c      	ldr	r3, [pc, #304]	@ (800636c <cmd_tmphm_test+0x220>)
 800623a:	fba3 1302 	umull	r1, r3, r3, r2
 800623e:	08d9      	lsrs	r1, r3, #3
 8006240:	460b      	mov	r3, r1
 8006242:	009b      	lsls	r3, r3, #2
 8006244:	440b      	add	r3, r1
 8006246:	005b      	lsls	r3, r3, #1
 8006248:	1ad3      	subs	r3, r2, r3
 800624a:	b29b      	uxth	r3, r3
 800624c:	461a      	mov	r2, r3
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	9301      	str	r3, [sp, #4]
 8006252:	9200      	str	r2, [sp, #0]
 8006254:	462b      	mov	r3, r5
 8006256:	4622      	mov	r2, r4
 8006258:	4601      	mov	r1, r0
 800625a:	4845      	ldr	r0, [pc, #276]	@ (8006370 <cmd_tmphm_test+0x224>)
 800625c:	f001 fe0c 	bl	8007e78 <iprintf>
 8006260:	e072      	b.n	8006348 <cmd_tmphm_test+0x1fc>
                   meas_age_ms);
        else
            printf("tmphm_get_last_meas fails rc=%ld\n", rc);
 8006262:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006264:	4843      	ldr	r0, [pc, #268]	@ (8006374 <cmd_tmphm_test+0x228>)
 8006266:	f001 fe07 	bl	8007e78 <iprintf>
 800626a:	e06d      	b.n	8006348 <cmd_tmphm_test+0x1fc>
    } else if (strcasecmp(argv[2], "meastime") == 0) {
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	3308      	adds	r3, #8
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	4941      	ldr	r1, [pc, #260]	@ (8006378 <cmd_tmphm_test+0x22c>)
 8006274:	4618      	mov	r0, r3
 8006276:	f001 ff61 	bl	800813c <strcasecmp>
 800627a:	4603      	mov	r3, r0
 800627c:	2b00      	cmp	r3, #0
 800627e:	d11c      	bne.n	80062ba <cmd_tmphm_test+0x16e>
        rc = cmd_parse_args(argc-4, argv+4, "u", arg_vals);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	1f18      	subs	r0, r3, #4
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	f103 0110 	add.w	r1, r3, #16
 800628a:	f107 0314 	add.w	r3, r7, #20
 800628e:	4a3b      	ldr	r2, [pc, #236]	@ (800637c <cmd_tmphm_test+0x230>)
 8006290:	f7fc fe4c 	bl	8002f2c <cmd_parse_args>
 8006294:	6378      	str	r0, [r7, #52]	@ 0x34
        if (rc != 1) {
 8006296:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006298:	2b01      	cmp	r3, #1
 800629a:	d002      	beq.n	80062a2 <cmd_tmphm_test+0x156>
            return MOD_ERR_BAD_CMD;
 800629c:	f06f 0303 	mvn.w	r3, #3
 80062a0:	e053      	b.n	800634a <cmd_tmphm_test+0x1fe>
        }
        tmphm_states[instance_id].cfg.meas_time_ms = arg_vals[0].val.u;
 80062a2:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 80062a6:	69b9      	ldr	r1, [r7, #24]
 80062a8:	4835      	ldr	r0, [pc, #212]	@ (8006380 <cmd_tmphm_test+0x234>)
 80062aa:	4613      	mov	r3, r2
 80062ac:	009b      	lsls	r3, r3, #2
 80062ae:	4413      	add	r3, r2
 80062b0:	00db      	lsls	r3, r3, #3
 80062b2:	4403      	add	r3, r0
 80062b4:	330c      	adds	r3, #12
 80062b6:	6019      	str	r1, [r3, #0]
 80062b8:	e046      	b.n	8006348 <cmd_tmphm_test+0x1fc>
    } else if (strcasecmp(argv[2], "crc8") == 0) {
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	3308      	adds	r3, #8
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	4925      	ldr	r1, [pc, #148]	@ (8006358 <cmd_tmphm_test+0x20c>)
 80062c2:	4618      	mov	r0, r3
 80062c4:	f001 ff3a 	bl	800813c <strcasecmp>
 80062c8:	4603      	mov	r3, r0
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d132      	bne.n	8006334 <cmd_tmphm_test+0x1e8>
        uint8_t data[4];

        rc = cmd_parse_args(argc-3, argv+3, "u[u[u[u]]]", arg_vals);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	1ed8      	subs	r0, r3, #3
 80062d2:	683b      	ldr	r3, [r7, #0]
 80062d4:	f103 010c 	add.w	r1, r3, #12
 80062d8:	f107 0314 	add.w	r3, r7, #20
 80062dc:	4a29      	ldr	r2, [pc, #164]	@ (8006384 <cmd_tmphm_test+0x238>)
 80062de:	f7fc fe25 	bl	8002f2c <cmd_parse_args>
 80062e2:	6378      	str	r0, [r7, #52]	@ 0x34
        if (rc < 1) {
 80062e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	dc02      	bgt.n	80062f0 <cmd_tmphm_test+0x1a4>
            return MOD_ERR_BAD_CMD;
 80062ea:	f06f 0303 	mvn.w	r3, #3
 80062ee:	e02c      	b.n	800634a <cmd_tmphm_test+0x1fe>
        }
        for (idx = 0; idx < 4; idx++)
 80062f0:	2300      	movs	r3, #0
 80062f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80062f4:	e00f      	b.n	8006316 <cmd_tmphm_test+0x1ca>
            data[idx] = (uint8_t)arg_vals[idx].val.u;
 80062f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80062f8:	00db      	lsls	r3, r3, #3
 80062fa:	3340      	adds	r3, #64	@ 0x40
 80062fc:	443b      	add	r3, r7
 80062fe:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8006302:	b2d9      	uxtb	r1, r3
 8006304:	f107 0208 	add.w	r2, r7, #8
 8006308:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800630a:	4413      	add	r3, r2
 800630c:	460a      	mov	r2, r1
 800630e:	701a      	strb	r2, [r3, #0]
        for (idx = 0; idx < 4; idx++)
 8006310:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006312:	3301      	adds	r3, #1
 8006314:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006316:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006318:	2b03      	cmp	r3, #3
 800631a:	d9ec      	bls.n	80062f6 <cmd_tmphm_test+0x1aa>

        printc("crc8: 0x%02x\n", crc8(data, rc));
 800631c:	f107 0308 	add.w	r3, r7, #8
 8006320:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006322:	4618      	mov	r0, r3
 8006324:	f000 f834 	bl	8006390 <crc8>
 8006328:	4603      	mov	r3, r0
 800632a:	4619      	mov	r1, r3
 800632c:	4816      	ldr	r0, [pc, #88]	@ (8006388 <cmd_tmphm_test+0x23c>)
 800632e:	f7fd f827 	bl	8003380 <printc>
 8006332:	e009      	b.n	8006348 <cmd_tmphm_test+0x1fc>
    } else {
        printc("Invalid operation '%s'\n", argv[2]);
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	3308      	adds	r3, #8
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	4619      	mov	r1, r3
 800633c:	4813      	ldr	r0, [pc, #76]	@ (800638c <cmd_tmphm_test+0x240>)
 800633e:	f7fd f81f 	bl	8003380 <printc>
        return MOD_ERR_BAD_CMD;
 8006342:	f06f 0303 	mvn.w	r3, #3
 8006346:	e000      	b.n	800634a <cmd_tmphm_test+0x1fe>
    }

    return 0;
 8006348:	2300      	movs	r3, #0
}
 800634a:	4618      	mov	r0, r3
 800634c:	3740      	adds	r7, #64	@ 0x40
 800634e:	46bd      	mov	sp, r7
 8006350:	bdb0      	pop	{r4, r5, r7, pc}
 8006352:	bf00      	nop
 8006354:	0800a638 	.word	0x0800a638
 8006358:	0800a724 	.word	0x0800a724
 800635c:	0800a72c 	.word	0x0800a72c
 8006360:	0800a730 	.word	0x0800a730
 8006364:	0800a740 	.word	0x0800a740
 8006368:	66666667 	.word	0x66666667
 800636c:	cccccccd 	.word	0xcccccccd
 8006370:	0800a74c 	.word	0x0800a74c
 8006374:	0800a774 	.word	0x0800a774
 8006378:	0800a798 	.word	0x0800a798
 800637c:	0800a7a4 	.word	0x0800a7a4
 8006380:	200005dc 	.word	0x200005dc
 8006384:	0800a7a8 	.word	0x0800a7a8
 8006388:	0800a7b4 	.word	0x0800a7b4
 800638c:	0800a7c4 	.word	0x0800a7c4

08006390 <crc8>:
 * code, or something very similar to it, on the web.
 *
 */

static uint8_t crc8(const uint8_t *data, int len)
{
 8006390:	b480      	push	{r7}
 8006392:	b087      	sub	sp, #28
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
 8006398:	6039      	str	r1, [r7, #0]
    //   "normal" representation
    // - Initialization: 0xff.
    // - Final XOR: 0x00 (i.e. none).
    // - Example: 0xbeef => 0x92.
    //
    const uint8_t polynomial = 0x31;
 800639a:	2331      	movs	r3, #49	@ 0x31
 800639c:	72fb      	strb	r3, [r7, #11]
    uint8_t crc = 0xff;
 800639e:	23ff      	movs	r3, #255	@ 0xff
 80063a0:	75fb      	strb	r3, [r7, #23]
    uint32_t idx1;
    uint32_t idx2;

    for (idx1 = len; idx1 > 0; idx1--)
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	613b      	str	r3, [r7, #16]
 80063a6:	e023      	b.n	80063f0 <crc8+0x60>
    {
        crc ^= *data++;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	1c5a      	adds	r2, r3, #1
 80063ac:	607a      	str	r2, [r7, #4]
 80063ae:	781a      	ldrb	r2, [r3, #0]
 80063b0:	7dfb      	ldrb	r3, [r7, #23]
 80063b2:	4053      	eors	r3, r2
 80063b4:	75fb      	strb	r3, [r7, #23]
        for (idx2 = 8; idx2 > 0; idx2--)
 80063b6:	2308      	movs	r3, #8
 80063b8:	60fb      	str	r3, [r7, #12]
 80063ba:	e013      	b.n	80063e4 <crc8+0x54>
        {
            crc = (crc & 0x80) ? (crc << 1) ^ polynomial : (crc << 1);
 80063bc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	da08      	bge.n	80063d6 <crc8+0x46>
 80063c4:	7dfb      	ldrb	r3, [r7, #23]
 80063c6:	005b      	lsls	r3, r3, #1
 80063c8:	b25a      	sxtb	r2, r3
 80063ca:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80063ce:	4053      	eors	r3, r2
 80063d0:	b25b      	sxtb	r3, r3
 80063d2:	b2db      	uxtb	r3, r3
 80063d4:	e002      	b.n	80063dc <crc8+0x4c>
 80063d6:	7dfb      	ldrb	r3, [r7, #23]
 80063d8:	005b      	lsls	r3, r3, #1
 80063da:	b2db      	uxtb	r3, r3
 80063dc:	75fb      	strb	r3, [r7, #23]
        for (idx2 = 8; idx2 > 0; idx2--)
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	3b01      	subs	r3, #1
 80063e2:	60fb      	str	r3, [r7, #12]
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d1e8      	bne.n	80063bc <crc8+0x2c>
    for (idx1 = len; idx1 > 0; idx1--)
 80063ea:	693b      	ldr	r3, [r7, #16]
 80063ec:	3b01      	subs	r3, #1
 80063ee:	613b      	str	r3, [r7, #16]
 80063f0:	693b      	ldr	r3, [r7, #16]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d1d8      	bne.n	80063a8 <crc8+0x18>
        }
    }
    return crc;
 80063f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80063f8:	4618      	mov	r0, r3
 80063fa:	371c      	adds	r7, #28
 80063fc:	46bd      	mov	sp, r7
 80063fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006402:	4770      	bx	lr

08006404 <LL_SYSTICK_EnableIT>:
  * @brief  Enable SysTick exception request
  * @rmtoll STK_CTRL     TICKINT       LL_SYSTICK_EnableIT
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_EnableIT(void)
{
 8006404:	b480      	push	{r7}
 8006406:	af00      	add	r7, sp, #0
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8006408:	4b05      	ldr	r3, [pc, #20]	@ (8006420 <LL_SYSTICK_EnableIT+0x1c>)
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	4a04      	ldr	r2, [pc, #16]	@ (8006420 <LL_SYSTICK_EnableIT+0x1c>)
 800640e:	f043 0302 	orr.w	r3, r3, #2
 8006412:	6013      	str	r3, [r2, #0]
}
 8006414:	bf00      	nop
 8006416:	46bd      	mov	sp, r7
 8006418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641c:	4770      	bx	lr
 800641e:	bf00      	nop
 8006420:	e000e010 	.word	0xe000e010

08006424 <tmr_init>:
 * This function initializes the tmr singleton module. Generally, it should not
 * access other modules as they might not have been initialized yet. An
 * exception is the log module.
 */
int32_t tmr_init(struct tmr_cfg* cfg)
{
 8006424:	b580      	push	{r7, lr}
 8006426:	b082      	sub	sp, #8
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
    log_debug("In tmr_init()\n");
 800642c:	4b0b      	ldr	r3, [pc, #44]	@ (800645c <tmr_init+0x38>)
 800642e:	781b      	ldrb	r3, [r3, #0]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d006      	beq.n	8006442 <tmr_init+0x1e>
 8006434:	4b0a      	ldr	r3, [pc, #40]	@ (8006460 <tmr_init+0x3c>)
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	2b03      	cmp	r3, #3
 800643a:	dd02      	ble.n	8006442 <tmr_init+0x1e>
 800643c:	4809      	ldr	r0, [pc, #36]	@ (8006464 <tmr_init+0x40>)
 800643e:	f7ff f97b 	bl	8005738 <log_printf>
    memset(&tmrs, 0, sizeof(tmrs));
 8006442:	2264      	movs	r2, #100	@ 0x64
 8006444:	2100      	movs	r1, #0
 8006446:	4808      	ldr	r0, [pc, #32]	@ (8006468 <tmr_init+0x44>)
 8006448:	f001 fe70 	bl	800812c <memset>
    LL_SYSTICK_EnableIT();
 800644c:	f7ff ffda 	bl	8006404 <LL_SYSTICK_EnableIT>
    return 0;
 8006450:	2300      	movs	r3, #0
}
 8006452:	4618      	mov	r0, r3
 8006454:	3708      	adds	r7, #8
 8006456:	46bd      	mov	sp, r7
 8006458:	bd80      	pop	{r7, pc}
 800645a:	bf00      	nop
 800645c:	200001dc 	.word	0x200001dc
 8006460:	20000284 	.word	0x20000284
 8006464:	0800a868 	.word	0x0800a868
 8006468:	20000618 	.word	0x20000618

0800646c <tmr_start>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * This function starts the tmr singleton module, to enter normal operation.
 */
int32_t tmr_start(void)
{
 800646c:	b580      	push	{r7, lr}
 800646e:	b082      	sub	sp, #8
 8006470:	af00      	add	r7, sp, #0
    int32_t result;

    log_debug("In tmr_start()\n");
 8006472:	4b13      	ldr	r3, [pc, #76]	@ (80064c0 <tmr_start+0x54>)
 8006474:	781b      	ldrb	r3, [r3, #0]
 8006476:	2b00      	cmp	r3, #0
 8006478:	d006      	beq.n	8006488 <tmr_start+0x1c>
 800647a:	4b12      	ldr	r3, [pc, #72]	@ (80064c4 <tmr_start+0x58>)
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	2b03      	cmp	r3, #3
 8006480:	dd02      	ble.n	8006488 <tmr_start+0x1c>
 8006482:	4811      	ldr	r0, [pc, #68]	@ (80064c8 <tmr_start+0x5c>)
 8006484:	f7ff f958 	bl	8005738 <log_printf>
    result = cmd_register(&cmd_info);
 8006488:	4810      	ldr	r0, [pc, #64]	@ (80064cc <tmr_start+0x60>)
 800648a:	f7fc fa35 	bl	80028f8 <cmd_register>
 800648e:	6078      	str	r0, [r7, #4]
    if (result < 0) {
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2b00      	cmp	r3, #0
 8006494:	da0e      	bge.n	80064b4 <tmr_start+0x48>
        log_error("tmr_start: cmd error %d\n", result);
 8006496:	4b0a      	ldr	r3, [pc, #40]	@ (80064c0 <tmr_start+0x54>)
 8006498:	781b      	ldrb	r3, [r3, #0]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d007      	beq.n	80064ae <tmr_start+0x42>
 800649e:	4b09      	ldr	r3, [pc, #36]	@ (80064c4 <tmr_start+0x58>)
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	dd03      	ble.n	80064ae <tmr_start+0x42>
 80064a6:	6879      	ldr	r1, [r7, #4]
 80064a8:	4809      	ldr	r0, [pc, #36]	@ (80064d0 <tmr_start+0x64>)
 80064aa:	f7ff f945 	bl	8005738 <log_printf>
        return MOD_ERR_RESOURCE;
 80064ae:	f06f 0301 	mvn.w	r3, #1
 80064b2:	e000      	b.n	80064b6 <tmr_start+0x4a>
    }
    return 0;
 80064b4:	2300      	movs	r3, #0
}
 80064b6:	4618      	mov	r0, r3
 80064b8:	3708      	adds	r7, #8
 80064ba:	46bd      	mov	sp, r7
 80064bc:	bd80      	pop	{r7, pc}
 80064be:	bf00      	nop
 80064c0:	200001dc 	.word	0x200001dc
 80064c4:	20000284 	.word	0x20000284
 80064c8:	0800a87c 	.word	0x0800a87c
 80064cc:	20000288 	.word	0x20000288
 80064d0:	0800a894 	.word	0x0800a894

080064d4 <tmr_run>:
 *
 * This function runs the tmr singleton module, during normal operation.  It
 * checks for expired timers, and runs the callback function.
 */
int32_t tmr_run(void)
{
 80064d4:	b580      	push	{r7, lr}
 80064d6:	b084      	sub	sp, #16
 80064d8:	af00      	add	r7, sp, #0
	// ChatGPT
//	log_debug("tmr_run: checking timers\n");

    static uint32_t last_ms = 0;
    int32_t idx;
    uint32_t now_ms = tmr_get_ms();
 80064da:	f000 f851 	bl	8006580 <tmr_get_ms>
 80064de:	60b8      	str	r0, [r7, #8]

    // Fast exit if time has not changed.
    if (now_ms == last_ms)
 80064e0:	4b25      	ldr	r3, [pc, #148]	@ (8006578 <tmr_run+0xa4>)
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	68ba      	ldr	r2, [r7, #8]
 80064e6:	429a      	cmp	r2, r3
 80064e8:	d101      	bne.n	80064ee <tmr_run+0x1a>
        return 0;
 80064ea:	2300      	movs	r3, #0
 80064ec:	e040      	b.n	8006570 <tmr_run+0x9c>

    last_ms = now_ms;
 80064ee:	4a22      	ldr	r2, [pc, #136]	@ (8006578 <tmr_run+0xa4>)
 80064f0:	68bb      	ldr	r3, [r7, #8]
 80064f2:	6013      	str	r3, [r2, #0]
    for (idx = 0; idx < TMR_NUM_INST; idx++) {
 80064f4:	2300      	movs	r3, #0
 80064f6:	60fb      	str	r3, [r7, #12]
 80064f8:	e036      	b.n	8006568 <tmr_run+0x94>
        struct tmr_inst_info* ti = &tmrs[idx];
 80064fa:	68fa      	ldr	r2, [r7, #12]
 80064fc:	4613      	mov	r3, r2
 80064fe:	009b      	lsls	r3, r3, #2
 8006500:	4413      	add	r3, r2
 8006502:	009b      	lsls	r3, r3, #2
 8006504:	4a1d      	ldr	r2, [pc, #116]	@ (800657c <tmr_run+0xa8>)
 8006506:	4413      	add	r3, r2
 8006508:	607b      	str	r3, [r7, #4]
        // ChatGPT
//        log_debug("tmr_run: timer %d is running. Now=%lu, Start=%lu, Period=%lu\n",
//                  idx, now_ms, ti->start_time, ti->period_ms);

        // if timer is running
        if (ti->state == TMR_RUNNING) {
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	7a1b      	ldrb	r3, [r3, #8]
 800650e:	2b02      	cmp	r3, #2
 8006510:	d127      	bne.n	8006562 <tmr_run+0x8e>
            if (now_ms - ti->start_time >= ti->period_ms) {
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	685b      	ldr	r3, [r3, #4]
 8006516:	68ba      	ldr	r2, [r7, #8]
 8006518:	1ad2      	subs	r2, r2, r3
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	429a      	cmp	r2, r3
 8006520:	d31f      	bcc.n	8006562 <tmr_run+0x8e>
                ti->state = TMR_EXPIRED;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	2203      	movs	r2, #3
 8006526:	721a      	strb	r2, [r3, #8]
                // if callback is registered
                if (ti->cb_func != NULL) {
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	68db      	ldr	r3, [r3, #12]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d018      	beq.n	8006562 <tmr_run+0x8e>
                    enum tmr_cb_action result =
                        ti->cb_func(idx, ti->cb_user_data);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	68db      	ldr	r3, [r3, #12]
 8006534:	687a      	ldr	r2, [r7, #4]
 8006536:	6912      	ldr	r2, [r2, #16]
 8006538:	4611      	mov	r1, r2
 800653a:	68f8      	ldr	r0, [r7, #12]
 800653c:	4798      	blx	r3
 800653e:	4603      	mov	r3, r0
 8006540:	70fb      	strb	r3, [r7, #3]
                    now_ms = tmr_get_ms();
 8006542:	f000 f81d 	bl	8006580 <tmr_get_ms>
 8006546:	60b8      	str	r0, [r7, #8]
                    // if callback want to restart
                    if (result == TMR_CB_RESTART) {
 8006548:	78fb      	ldrb	r3, [r7, #3]
 800654a:	2b01      	cmp	r3, #1
 800654c:	d109      	bne.n	8006562 <tmr_run+0x8e>
                        ti->state = TMR_RUNNING;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	2202      	movs	r2, #2
 8006552:	721a      	strb	r2, [r3, #8]
                        ti->start_time += ti->period_ms;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	685a      	ldr	r2, [r3, #4]
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	441a      	add	r2, r3
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	605a      	str	r2, [r3, #4]
    for (idx = 0; idx < TMR_NUM_INST; idx++) {
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	3301      	adds	r3, #1
 8006566:	60fb      	str	r3, [r7, #12]
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	2b04      	cmp	r3, #4
 800656c:	ddc5      	ble.n	80064fa <tmr_run+0x26>
                    }
                }
            }
        }
    }
    return 0;
 800656e:	2300      	movs	r3, #0
}
 8006570:	4618      	mov	r0, r3
 8006572:	3710      	adds	r7, #16
 8006574:	46bd      	mov	sp, r7
 8006576:	bd80      	pop	{r7, pc}
 8006578:	2000067c 	.word	0x2000067c
 800657c:	20000618 	.word	0x20000618

08006580 <tmr_get_ms>:
 *
 * This function runs the tmr singleton module, during normal operation.  It
 * checks for expired timers, and runs the callback function.
 */
uint32_t tmr_get_ms(void)
{
 8006580:	b480      	push	{r7}
 8006582:	af00      	add	r7, sp, #0
    return tick_ms_ctr;
 8006584:	4b03      	ldr	r3, [pc, #12]	@ (8006594 <tmr_get_ms+0x14>)
 8006586:	681b      	ldr	r3, [r3, #0]
}
 8006588:	4618      	mov	r0, r3
 800658a:	46bd      	mov	sp, r7
 800658c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006590:	4770      	bx	lr
 8006592:	bf00      	nop
 8006594:	20000614 	.word	0x20000614

08006598 <tmr_inst_get>:
 *
 * Since no callback function is provided, the user should poll the state of
 * the timer instance, to check if it has expired.
 */
int32_t tmr_inst_get(uint32_t ms)
{
 8006598:	b580      	push	{r7, lr}
 800659a:	b084      	sub	sp, #16
 800659c:	af00      	add	r7, sp, #0
 800659e:	6078      	str	r0, [r7, #4]
    uint32_t idx;

    for (idx = 0; idx < TMR_NUM_INST; idx++) {
 80065a0:	2300      	movs	r3, #0
 80065a2:	60fb      	str	r3, [r7, #12]
 80065a4:	e028      	b.n	80065f8 <tmr_inst_get+0x60>
        struct tmr_inst_info* ti = &tmrs[idx];
 80065a6:	68fa      	ldr	r2, [r7, #12]
 80065a8:	4613      	mov	r3, r2
 80065aa:	009b      	lsls	r3, r3, #2
 80065ac:	4413      	add	r3, r2
 80065ae:	009b      	lsls	r3, r3, #2
 80065b0:	4a1b      	ldr	r2, [pc, #108]	@ (8006620 <tmr_inst_get+0x88>)
 80065b2:	4413      	add	r3, r2
 80065b4:	60bb      	str	r3, [r7, #8]
        if (ti->state == TMR_UNUSED) {
 80065b6:	68bb      	ldr	r3, [r7, #8]
 80065b8:	7a1b      	ldrb	r3, [r3, #8]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d119      	bne.n	80065f2 <tmr_inst_get+0x5a>
            ti->period_ms = ms;
 80065be:	68bb      	ldr	r3, [r7, #8]
 80065c0:	687a      	ldr	r2, [r7, #4]
 80065c2:	601a      	str	r2, [r3, #0]
            if (ms == 0) {
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d103      	bne.n	80065d2 <tmr_inst_get+0x3a>
                ti->state = TMR_STOPPED;
 80065ca:	68bb      	ldr	r3, [r7, #8]
 80065cc:	2201      	movs	r2, #1
 80065ce:	721a      	strb	r2, [r3, #8]
 80065d0:	e007      	b.n	80065e2 <tmr_inst_get+0x4a>
            } else {
                ti->start_time = tmr_get_ms();
 80065d2:	f7ff ffd5 	bl	8006580 <tmr_get_ms>
 80065d6:	4602      	mov	r2, r0
 80065d8:	68bb      	ldr	r3, [r7, #8]
 80065da:	605a      	str	r2, [r3, #4]
                ti->state = TMR_RUNNING;
 80065dc:	68bb      	ldr	r3, [r7, #8]
 80065de:	2202      	movs	r2, #2
 80065e0:	721a      	strb	r2, [r3, #8]
            }
            ti->cb_func = NULL;
 80065e2:	68bb      	ldr	r3, [r7, #8]
 80065e4:	2200      	movs	r2, #0
 80065e6:	60da      	str	r2, [r3, #12]
            ti->cb_user_data = 0;
 80065e8:	68bb      	ldr	r3, [r7, #8]
 80065ea:	2200      	movs	r2, #0
 80065ec:	611a      	str	r2, [r3, #16]
            return idx;
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	e012      	b.n	8006618 <tmr_inst_get+0x80>
    for (idx = 0; idx < TMR_NUM_INST; idx++) {
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	3301      	adds	r3, #1
 80065f6:	60fb      	str	r3, [r7, #12]
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	2b04      	cmp	r3, #4
 80065fc:	d9d3      	bls.n	80065a6 <tmr_inst_get+0xe>
        }
    }
    // Out of timers.
    log_error("Out of timers\n");
 80065fe:	4b09      	ldr	r3, [pc, #36]	@ (8006624 <tmr_inst_get+0x8c>)
 8006600:	781b      	ldrb	r3, [r3, #0]
 8006602:	2b00      	cmp	r3, #0
 8006604:	d006      	beq.n	8006614 <tmr_inst_get+0x7c>
 8006606:	4b08      	ldr	r3, [pc, #32]	@ (8006628 <tmr_inst_get+0x90>)
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	2b00      	cmp	r3, #0
 800660c:	dd02      	ble.n	8006614 <tmr_inst_get+0x7c>
 800660e:	4807      	ldr	r0, [pc, #28]	@ (800662c <tmr_inst_get+0x94>)
 8006610:	f7ff f892 	bl	8005738 <log_printf>
    return MOD_ERR_RESOURCE;
 8006614:	f06f 0301 	mvn.w	r3, #1
}
 8006618:	4618      	mov	r0, r3
 800661a:	3710      	adds	r7, #16
 800661c:	46bd      	mov	sp, r7
 800661e:	bd80      	pop	{r7, pc}
 8006620:	20000618 	.word	0x20000618
 8006624:	200001dc 	.word	0x200001dc
 8006628:	20000284 	.word	0x20000284
 800662c:	0800a8b4 	.word	0x0800a8b4

08006630 <tmr_inst_get_cb>:
 * If a positive timeout value is provided, the timer is automatically started
 * and put in the TMR_RUNNING state. Otherwise, it is put in the TMR_STOPPED
 * state.
 */
int32_t tmr_inst_get_cb(uint32_t ms, tmr_cb_func cb_func, uint32_t cb_user_data)
{
 8006630:	b580      	push	{r7, lr}
 8006632:	b086      	sub	sp, #24
 8006634:	af00      	add	r7, sp, #0
 8006636:	60f8      	str	r0, [r7, #12]
 8006638:	60b9      	str	r1, [r7, #8]
 800663a:	607a      	str	r2, [r7, #4]
    int32_t tmr_id;

    tmr_id = tmr_inst_get(ms);
 800663c:	68f8      	ldr	r0, [r7, #12]
 800663e:	f7ff ffab 	bl	8006598 <tmr_inst_get>
 8006642:	6178      	str	r0, [r7, #20]
    if (tmr_id >= 0) {
 8006644:	697b      	ldr	r3, [r7, #20]
 8006646:	2b00      	cmp	r3, #0
 8006648:	db0d      	blt.n	8006666 <tmr_inst_get_cb+0x36>
        struct tmr_inst_info* ti = &tmrs[tmr_id];
 800664a:	697a      	ldr	r2, [r7, #20]
 800664c:	4613      	mov	r3, r2
 800664e:	009b      	lsls	r3, r3, #2
 8006650:	4413      	add	r3, r2
 8006652:	009b      	lsls	r3, r3, #2
 8006654:	4a06      	ldr	r2, [pc, #24]	@ (8006670 <tmr_inst_get_cb+0x40>)
 8006656:	4413      	add	r3, r2
 8006658:	613b      	str	r3, [r7, #16]
        ti->cb_func = cb_func;
 800665a:	693b      	ldr	r3, [r7, #16]
 800665c:	68ba      	ldr	r2, [r7, #8]
 800665e:	60da      	str	r2, [r3, #12]
        ti->cb_user_data = cb_user_data;
 8006660:	693b      	ldr	r3, [r7, #16]
 8006662:	687a      	ldr	r2, [r7, #4]
 8006664:	611a      	str	r2, [r3, #16]
    }
    return tmr_id;
 8006666:	697b      	ldr	r3, [r7, #20]
}
 8006668:	4618      	mov	r0, r3
 800666a:	3718      	adds	r7, #24
 800666c:	46bd      	mov	sp, r7
 800666e:	bd80      	pop	{r7, pc}
 8006670:	20000618 	.word	0x20000618

08006674 <tmr_inst_start>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * If the timer is already running, it will be restarted.
 */
int32_t tmr_inst_start(int32_t tmr_id, uint32_t ms)
{
 8006674:	b580      	push	{r7, lr}
 8006676:	b084      	sub	sp, #16
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
 800667c:	6039      	str	r1, [r7, #0]
    int32_t rc;

    if (tmr_id >= 0 && tmr_id < TMR_NUM_INST) {
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	2b00      	cmp	r3, #0
 8006682:	db27      	blt.n	80066d4 <tmr_inst_start+0x60>
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2b04      	cmp	r3, #4
 8006688:	dc24      	bgt.n	80066d4 <tmr_inst_start+0x60>
        struct tmr_inst_info* ti = &tmrs[tmr_id];
 800668a:	687a      	ldr	r2, [r7, #4]
 800668c:	4613      	mov	r3, r2
 800668e:	009b      	lsls	r3, r3, #2
 8006690:	4413      	add	r3, r2
 8006692:	009b      	lsls	r3, r3, #2
 8006694:	4a13      	ldr	r2, [pc, #76]	@ (80066e4 <tmr_inst_start+0x70>)
 8006696:	4413      	add	r3, r2
 8006698:	60bb      	str	r3, [r7, #8]
        if (ti->state != TMR_UNUSED) {
 800669a:	68bb      	ldr	r3, [r7, #8]
 800669c:	7a1b      	ldrb	r3, [r3, #8]
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d014      	beq.n	80066cc <tmr_inst_start+0x58>
            ti->period_ms = ms;
 80066a2:	68bb      	ldr	r3, [r7, #8]
 80066a4:	683a      	ldr	r2, [r7, #0]
 80066a6:	601a      	str	r2, [r3, #0]
            if (ms == 0) {
 80066a8:	683b      	ldr	r3, [r7, #0]
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d103      	bne.n	80066b6 <tmr_inst_start+0x42>
                ti->state = TMR_STOPPED;
 80066ae:	68bb      	ldr	r3, [r7, #8]
 80066b0:	2201      	movs	r2, #1
 80066b2:	721a      	strb	r2, [r3, #8]
 80066b4:	e007      	b.n	80066c6 <tmr_inst_start+0x52>
            } else {
                ti->start_time = tmr_get_ms();
 80066b6:	f7ff ff63 	bl	8006580 <tmr_get_ms>
 80066ba:	4602      	mov	r2, r0
 80066bc:	68bb      	ldr	r3, [r7, #8]
 80066be:	605a      	str	r2, [r3, #4]
                ti->state = TMR_RUNNING;
 80066c0:	68bb      	ldr	r3, [r7, #8]
 80066c2:	2202      	movs	r2, #2
 80066c4:	721a      	strb	r2, [r3, #8]
            }
            rc = 0;
 80066c6:	2300      	movs	r3, #0
 80066c8:	60fb      	str	r3, [r7, #12]
    if (tmr_id >= 0 && tmr_id < TMR_NUM_INST) {
 80066ca:	e006      	b.n	80066da <tmr_inst_start+0x66>
        } else {
            rc = MOD_ERR_STATE;
 80066cc:	f06f 0302 	mvn.w	r3, #2
 80066d0:	60fb      	str	r3, [r7, #12]
    if (tmr_id >= 0 && tmr_id < TMR_NUM_INST) {
 80066d2:	e002      	b.n	80066da <tmr_inst_start+0x66>
        }
    } else {
        rc = MOD_ERR_ARG;
 80066d4:	f04f 33ff 	mov.w	r3, #4294967295
 80066d8:	60fb      	str	r3, [r7, #12]
    }
    return rc;
 80066da:	68fb      	ldr	r3, [r7, #12]
}
 80066dc:	4618      	mov	r0, r3
 80066de:	3710      	adds	r7, #16
 80066e0:	46bd      	mov	sp, r7
 80066e2:	bd80      	pop	{r7, pc}
 80066e4:	20000618 	.word	0x20000618

080066e8 <tmr_inst_release>:
 * @param[in] tmr_id Timer ID (returned by tmr_inst_get/tmr_inst_get_cb).
 *
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 */
int32_t tmr_inst_release(int32_t tmr_id)
{
 80066e8:	b480      	push	{r7}
 80066ea:	b083      	sub	sp, #12
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
    if (tmr_id >= 0 && tmr_id < TMR_NUM_INST) {
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	db0e      	blt.n	8006714 <tmr_inst_release+0x2c>
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	2b04      	cmp	r3, #4
 80066fa:	dc0b      	bgt.n	8006714 <tmr_inst_release+0x2c>
        tmrs[tmr_id].state = TMR_UNUSED;
 80066fc:	4909      	ldr	r1, [pc, #36]	@ (8006724 <tmr_inst_release+0x3c>)
 80066fe:	687a      	ldr	r2, [r7, #4]
 8006700:	4613      	mov	r3, r2
 8006702:	009b      	lsls	r3, r3, #2
 8006704:	4413      	add	r3, r2
 8006706:	009b      	lsls	r3, r3, #2
 8006708:	440b      	add	r3, r1
 800670a:	3308      	adds	r3, #8
 800670c:	2200      	movs	r2, #0
 800670e:	701a      	strb	r2, [r3, #0]
        return 0;
 8006710:	2300      	movs	r3, #0
 8006712:	e001      	b.n	8006718 <tmr_inst_release+0x30>
    }
    return MOD_ERR_ARG;
 8006714:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006718:	4618      	mov	r0, r3
 800671a:	370c      	adds	r7, #12
 800671c:	46bd      	mov	sp, r7
 800671e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006722:	4770      	bx	lr
 8006724:	20000618 	.word	0x20000618

08006728 <tmr_SysTick_Handler>:
 *
 * This function is called from the SysTick_Handler(). It must be a public
 * function so it can be called externally, but is not really a part of the API.
 */
void tmr_SysTick_Handler(void)
{
 8006728:	b480      	push	{r7}
 800672a:	af00      	add	r7, sp, #0
    tick_ms_ctr++;
 800672c:	4b04      	ldr	r3, [pc, #16]	@ (8006740 <tmr_SysTick_Handler+0x18>)
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	3301      	adds	r3, #1
 8006732:	4a03      	ldr	r2, [pc, #12]	@ (8006740 <tmr_SysTick_Handler+0x18>)
 8006734:	6013      	str	r3, [r2, #0]
}
 8006736:	bf00      	nop
 8006738:	46bd      	mov	sp, r7
 800673a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673e:	4770      	bx	lr
 8006740:	20000614 	.word	0x20000614

08006744 <tmr_state_str>:
 * @param[in] state Timer instance state enum.
 *
 * @return String corresponding to enum value.
 */
static const char* tmr_state_str(enum tmr_state state)
{
 8006744:	b480      	push	{r7}
 8006746:	b085      	sub	sp, #20
 8006748:	af00      	add	r7, sp, #0
 800674a:	4603      	mov	r3, r0
 800674c:	71fb      	strb	r3, [r7, #7]
    const char* rc;

    switch (state) {
 800674e:	79fb      	ldrb	r3, [r7, #7]
 8006750:	2b03      	cmp	r3, #3
 8006752:	d817      	bhi.n	8006784 <tmr_state_str+0x40>
 8006754:	a201      	add	r2, pc, #4	@ (adr r2, 800675c <tmr_state_str+0x18>)
 8006756:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800675a:	bf00      	nop
 800675c:	0800676d 	.word	0x0800676d
 8006760:	08006773 	.word	0x08006773
 8006764:	08006779 	.word	0x08006779
 8006768:	0800677f 	.word	0x0800677f
        case TMR_UNUSED:
            rc = "unused";
 800676c:	4b0a      	ldr	r3, [pc, #40]	@ (8006798 <tmr_state_str+0x54>)
 800676e:	60fb      	str	r3, [r7, #12]
            break;
 8006770:	e00b      	b.n	800678a <tmr_state_str+0x46>
        case TMR_STOPPED:
            rc = "stopped";
 8006772:	4b0a      	ldr	r3, [pc, #40]	@ (800679c <tmr_state_str+0x58>)
 8006774:	60fb      	str	r3, [r7, #12]
            break;
 8006776:	e008      	b.n	800678a <tmr_state_str+0x46>
        case TMR_RUNNING:
            rc = "running";
 8006778:	4b09      	ldr	r3, [pc, #36]	@ (80067a0 <tmr_state_str+0x5c>)
 800677a:	60fb      	str	r3, [r7, #12]
            break;
 800677c:	e005      	b.n	800678a <tmr_state_str+0x46>
        case TMR_EXPIRED:
            rc = "expired";
 800677e:	4b09      	ldr	r3, [pc, #36]	@ (80067a4 <tmr_state_str+0x60>)
 8006780:	60fb      	str	r3, [r7, #12]
            break;
 8006782:	e002      	b.n	800678a <tmr_state_str+0x46>
        default:
            rc = "invalid";
 8006784:	4b08      	ldr	r3, [pc, #32]	@ (80067a8 <tmr_state_str+0x64>)
 8006786:	60fb      	str	r3, [r7, #12]
            break;
 8006788:	bf00      	nop
    }
    return rc;
 800678a:	68fb      	ldr	r3, [r7, #12]
}
 800678c:	4618      	mov	r0, r3
 800678e:	3714      	adds	r7, #20
 8006790:	46bd      	mov	sp, r7
 8006792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006796:	4770      	bx	lr
 8006798:	0800a8c8 	.word	0x0800a8c8
 800679c:	0800a8d0 	.word	0x0800a8d0
 80067a0:	0800a8d8 	.word	0x0800a8d8
 80067a4:	0800a8e0 	.word	0x0800a8e0
 80067a8:	0800a8e8 	.word	0x0800a8e8

080067ac <cmd_tmr_status>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * Command usage: tmr status
 */
static int32_t cmd_tmr_status(int32_t argc, const char** argv)
{
 80067ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80067ae:	b08d      	sub	sp, #52	@ 0x34
 80067b0:	af04      	add	r7, sp, #16
 80067b2:	60f8      	str	r0, [r7, #12]
 80067b4:	60b9      	str	r1, [r7, #8]
    uint32_t idx;
    uint32_t now_ms = tmr_get_ms();
 80067b6:	f7ff fee3 	bl	8006580 <tmr_get_ms>
 80067ba:	61b8      	str	r0, [r7, #24]

    printc("SysTick->CTRL=0x%08lx\n", SysTick->CTRL); // TODO REMOVE
 80067bc:	4b2b      	ldr	r3, [pc, #172]	@ (800686c <cmd_tmr_status+0xc0>)
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	4619      	mov	r1, r3
 80067c2:	482b      	ldr	r0, [pc, #172]	@ (8006870 <cmd_tmr_status+0xc4>)
 80067c4:	f7fc fddc 	bl	8003380 <printc>
    printc("Current millisecond tmr=%lu\n\n", now_ms);
 80067c8:	69b9      	ldr	r1, [r7, #24]
 80067ca:	482a      	ldr	r0, [pc, #168]	@ (8006874 <cmd_tmr_status+0xc8>)
 80067cc:	f7fc fdd8 	bl	8003380 <printc>

    printc("ID   Period   Start time Time left  CB User data  State\n");
 80067d0:	4829      	ldr	r0, [pc, #164]	@ (8006878 <cmd_tmr_status+0xcc>)
 80067d2:	f7fc fdd5 	bl	8003380 <printc>
    printc("-- ---------- ---------- ---------- -- ---------- ------\n");
 80067d6:	4829      	ldr	r0, [pc, #164]	@ (800687c <cmd_tmr_status+0xd0>)
 80067d8:	f7fc fdd2 	bl	8003380 <printc>
    for (idx = 0; idx < TMR_NUM_INST; idx++) {
 80067dc:	2300      	movs	r3, #0
 80067de:	61fb      	str	r3, [r7, #28]
 80067e0:	e03c      	b.n	800685c <cmd_tmr_status+0xb0>
        struct tmr_inst_info* ti = &tmrs[idx];
 80067e2:	69fa      	ldr	r2, [r7, #28]
 80067e4:	4613      	mov	r3, r2
 80067e6:	009b      	lsls	r3, r3, #2
 80067e8:	4413      	add	r3, r2
 80067ea:	009b      	lsls	r3, r3, #2
 80067ec:	4a24      	ldr	r2, [pc, #144]	@ (8006880 <cmd_tmr_status+0xd4>)
 80067ee:	4413      	add	r3, r2
 80067f0:	617b      	str	r3, [r7, #20]
        if (ti->state == TMR_UNUSED)
 80067f2:	697b      	ldr	r3, [r7, #20]
 80067f4:	7a1b      	ldrb	r3, [r3, #8]
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d02c      	beq.n	8006854 <cmd_tmr_status+0xa8>
            continue;
        printc("%2lu %10lu %10lu %10lu %2s %10lu %s\n", idx, ti->period_ms,
 80067fa:	697b      	ldr	r3, [r7, #20]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	607b      	str	r3, [r7, #4]
 8006800:	697b      	ldr	r3, [r7, #20]
 8006802:	685b      	ldr	r3, [r3, #4]
 8006804:	603b      	str	r3, [r7, #0]
               ti->start_time,
               ti->state == TMR_RUNNING ? 
 8006806:	697b      	ldr	r3, [r7, #20]
 8006808:	7a1b      	ldrb	r3, [r3, #8]
        printc("%2lu %10lu %10lu %10lu %2s %10lu %s\n", idx, ti->period_ms,
 800680a:	2b02      	cmp	r3, #2
 800680c:	d107      	bne.n	800681e <cmd_tmr_status+0x72>
               ti->period_ms - (now_ms - ti->start_time) : 0,
 800680e:	697b      	ldr	r3, [r7, #20]
 8006810:	681a      	ldr	r2, [r3, #0]
 8006812:	697b      	ldr	r3, [r7, #20]
 8006814:	6859      	ldr	r1, [r3, #4]
 8006816:	69bb      	ldr	r3, [r7, #24]
 8006818:	1acb      	subs	r3, r1, r3
        printc("%2lu %10lu %10lu %10lu %2s %10lu %s\n", idx, ti->period_ms,
 800681a:	18d4      	adds	r4, r2, r3
 800681c:	e000      	b.n	8006820 <cmd_tmr_status+0x74>
 800681e:	2400      	movs	r4, #0
               ti->cb_func == NULL ? "N" : "Y",
 8006820:	697b      	ldr	r3, [r7, #20]
 8006822:	68db      	ldr	r3, [r3, #12]
        printc("%2lu %10lu %10lu %10lu %2s %10lu %s\n", idx, ti->period_ms,
 8006824:	2b00      	cmp	r3, #0
 8006826:	d101      	bne.n	800682c <cmd_tmr_status+0x80>
 8006828:	4d16      	ldr	r5, [pc, #88]	@ (8006884 <cmd_tmr_status+0xd8>)
 800682a:	e000      	b.n	800682e <cmd_tmr_status+0x82>
 800682c:	4d16      	ldr	r5, [pc, #88]	@ (8006888 <cmd_tmr_status+0xdc>)
 800682e:	697b      	ldr	r3, [r7, #20]
 8006830:	691e      	ldr	r6, [r3, #16]
 8006832:	697b      	ldr	r3, [r7, #20]
 8006834:	7a1b      	ldrb	r3, [r3, #8]
 8006836:	4618      	mov	r0, r3
 8006838:	f7ff ff84 	bl	8006744 <tmr_state_str>
 800683c:	4603      	mov	r3, r0
 800683e:	9303      	str	r3, [sp, #12]
 8006840:	9602      	str	r6, [sp, #8]
 8006842:	9501      	str	r5, [sp, #4]
 8006844:	9400      	str	r4, [sp, #0]
 8006846:	683b      	ldr	r3, [r7, #0]
 8006848:	687a      	ldr	r2, [r7, #4]
 800684a:	69f9      	ldr	r1, [r7, #28]
 800684c:	480f      	ldr	r0, [pc, #60]	@ (800688c <cmd_tmr_status+0xe0>)
 800684e:	f7fc fd97 	bl	8003380 <printc>
 8006852:	e000      	b.n	8006856 <cmd_tmr_status+0xaa>
            continue;
 8006854:	bf00      	nop
    for (idx = 0; idx < TMR_NUM_INST; idx++) {
 8006856:	69fb      	ldr	r3, [r7, #28]
 8006858:	3301      	adds	r3, #1
 800685a:	61fb      	str	r3, [r7, #28]
 800685c:	69fb      	ldr	r3, [r7, #28]
 800685e:	2b04      	cmp	r3, #4
 8006860:	d9bf      	bls.n	80067e2 <cmd_tmr_status+0x36>
               ti->cb_user_data,
               tmr_state_str(ti->state));
    }
    return 0;
 8006862:	2300      	movs	r3, #0
}
 8006864:	4618      	mov	r0, r3
 8006866:	3724      	adds	r7, #36	@ 0x24
 8006868:	46bd      	mov	sp, r7
 800686a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800686c:	e000e010 	.word	0xe000e010
 8006870:	0800a8f0 	.word	0x0800a8f0
 8006874:	0800a908 	.word	0x0800a908
 8006878:	0800a928 	.word	0x0800a928
 800687c:	0800a964 	.word	0x0800a964
 8006880:	20000618 	.word	0x20000618
 8006884:	0800a9a0 	.word	0x0800a9a0
 8006888:	0800a9a4 	.word	0x0800a9a4
 800688c:	0800a9a8 	.word	0x0800a9a8

08006890 <cmd_tmr_test>:
 *
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * Command usage: tmr test [<op> [<arg1> [<arg2>]]]
 */
static int32_t cmd_tmr_test(int32_t argc, const char** argv){
 8006890:	b580      	push	{r7, lr}
 8006892:	b08a      	sub	sp, #40	@ 0x28
 8006894:	af00      	add	r7, sp, #0
 8006896:	6078      	str	r0, [r7, #4]
 8006898:	6039      	str	r1, [r7, #0]
    struct cmd_arg_val arg_vals[2];
    uint32_t param1;
    uint32_t param2 = 0;
 800689a:	2300      	movs	r3, #0
 800689c:	627b      	str	r3, [r7, #36]	@ 0x24
    int32_t rc;

    // Handle help case.
    if (argc == 2) {
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	2b02      	cmp	r3, #2
 80068a2:	d104      	bne.n	80068ae <cmd_tmr_test+0x1e>
        printc("Test operations and param(s) are as follows:\n"
 80068a4:	484d      	ldr	r0, [pc, #308]	@ (80069dc <cmd_tmr_test+0x14c>)
 80068a6:	f7fc fd6b 	bl	8003380 <printc>
               "  Get a non-callback tmr, usage: tmr test get <ms>\n"
               "  Get a callback tmr, usage: tmr test get_cb <ms> <cb-user-data>\n"
               "  Start a tmr, usage: tmr test start <tmr-id> <ms>\n"
               "  Release a tmr, usage: tmr test release <tmr-id>\n"
               "  Check if expired, usage: tmr test is_expired <tmr-id>\n");
        return 0;
 80068aa:	2300      	movs	r3, #0
 80068ac:	e091      	b.n	80069d2 <cmd_tmr_test+0x142>
    }

    if (argc < 4) {
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	2b03      	cmp	r3, #3
 80068b2:	dc05      	bgt.n	80068c0 <cmd_tmr_test+0x30>
        printc("Insufficent arguments\n");
 80068b4:	484a      	ldr	r0, [pc, #296]	@ (80069e0 <cmd_tmr_test+0x150>)
 80068b6:	f7fc fd63 	bl	8003380 <printc>
        return MOD_ERR_BAD_CMD;
 80068ba:	f06f 0303 	mvn.w	r3, #3
 80068be:	e088      	b.n	80069d2 <cmd_tmr_test+0x142>
    }

    // Initial argument checking.
    if (strcasecmp(argv[2], "get_cb") == 0 || strcasecmp(argv[2], "start") == 0) {
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	3308      	adds	r3, #8
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	4947      	ldr	r1, [pc, #284]	@ (80069e4 <cmd_tmr_test+0x154>)
 80068c8:	4618      	mov	r0, r3
 80068ca:	f001 fc37 	bl	800813c <strcasecmp>
 80068ce:	4603      	mov	r3, r0
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d009      	beq.n	80068e8 <cmd_tmr_test+0x58>
 80068d4:	683b      	ldr	r3, [r7, #0]
 80068d6:	3308      	adds	r3, #8
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	4943      	ldr	r1, [pc, #268]	@ (80069e8 <cmd_tmr_test+0x158>)
 80068dc:	4618      	mov	r0, r3
 80068de:	f001 fc2d 	bl	800813c <strcasecmp>
 80068e2:	4603      	mov	r3, r0
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d112      	bne.n	800690e <cmd_tmr_test+0x7e>
        if (cmd_parse_args(argc-3, argv+3, "uu", arg_vals) != 2)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	1ed8      	subs	r0, r3, #3
 80068ec:	683b      	ldr	r3, [r7, #0]
 80068ee:	f103 010c 	add.w	r1, r3, #12
 80068f2:	f107 030c 	add.w	r3, r7, #12
 80068f6:	4a3d      	ldr	r2, [pc, #244]	@ (80069ec <cmd_tmr_test+0x15c>)
 80068f8:	f7fc fb18 	bl	8002f2c <cmd_parse_args>
 80068fc:	4603      	mov	r3, r0
 80068fe:	2b02      	cmp	r3, #2
 8006900:	d002      	beq.n	8006908 <cmd_tmr_test+0x78>
            return MOD_ERR_BAD_CMD;
 8006902:	f06f 0303 	mvn.w	r3, #3
 8006906:	e064      	b.n	80069d2 <cmd_tmr_test+0x142>
        param2 = arg_vals[1].val.u;
 8006908:	69bb      	ldr	r3, [r7, #24]
 800690a:	627b      	str	r3, [r7, #36]	@ 0x24
 800690c:	e00f      	b.n	800692e <cmd_tmr_test+0x9e>
    } else {
        if (cmd_parse_args(argc-3, argv+3, "u", arg_vals) != 1)
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	1ed8      	subs	r0, r3, #3
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	f103 010c 	add.w	r1, r3, #12
 8006918:	f107 030c 	add.w	r3, r7, #12
 800691c:	4a34      	ldr	r2, [pc, #208]	@ (80069f0 <cmd_tmr_test+0x160>)
 800691e:	f7fc fb05 	bl	8002f2c <cmd_parse_args>
 8006922:	4603      	mov	r3, r0
 8006924:	2b01      	cmp	r3, #1
 8006926:	d002      	beq.n	800692e <cmd_tmr_test+0x9e>
            return MOD_ERR_BAD_CMD;
 8006928:	f06f 0303 	mvn.w	r3, #3
 800692c:	e051      	b.n	80069d2 <cmd_tmr_test+0x142>
    }
    param1 = arg_vals[0].val.u;
 800692e:	693b      	ldr	r3, [r7, #16]
 8006930:	61fb      	str	r3, [r7, #28]

    if (strcasecmp(argv[2], "get") == 0) {
 8006932:	683b      	ldr	r3, [r7, #0]
 8006934:	3308      	adds	r3, #8
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	492e      	ldr	r1, [pc, #184]	@ (80069f4 <cmd_tmr_test+0x164>)
 800693a:	4618      	mov	r0, r3
 800693c:	f001 fbfe 	bl	800813c <strcasecmp>
 8006940:	4603      	mov	r3, r0
 8006942:	2b00      	cmp	r3, #0
 8006944:	d104      	bne.n	8006950 <cmd_tmr_test+0xc0>
        // command: tmr test get <ms>
        rc = tmr_inst_get(param1);
 8006946:	69f8      	ldr	r0, [r7, #28]
 8006948:	f7ff fe26 	bl	8006598 <tmr_inst_get>
 800694c:	6238      	str	r0, [r7, #32]
 800694e:	e03b      	b.n	80069c8 <cmd_tmr_test+0x138>
    } else if (strcasecmp(argv[2], "get_cb") == 0) {
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	3308      	adds	r3, #8
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	4923      	ldr	r1, [pc, #140]	@ (80069e4 <cmd_tmr_test+0x154>)
 8006958:	4618      	mov	r0, r3
 800695a:	f001 fbef 	bl	800813c <strcasecmp>
 800695e:	4603      	mov	r3, r0
 8006960:	2b00      	cmp	r3, #0
 8006962:	d106      	bne.n	8006972 <cmd_tmr_test+0xe2>
        // command: tmr test get_cb <ms> <cb_user_data>
        rc = tmr_inst_get_cb(param1, test_cb_func, param2);
 8006964:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006966:	4924      	ldr	r1, [pc, #144]	@ (80069f8 <cmd_tmr_test+0x168>)
 8006968:	69f8      	ldr	r0, [r7, #28]
 800696a:	f7ff fe61 	bl	8006630 <tmr_inst_get_cb>
 800696e:	6238      	str	r0, [r7, #32]
 8006970:	e02a      	b.n	80069c8 <cmd_tmr_test+0x138>
    } else if (strcasecmp(argv[2], "start") == 0) {
 8006972:	683b      	ldr	r3, [r7, #0]
 8006974:	3308      	adds	r3, #8
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	491b      	ldr	r1, [pc, #108]	@ (80069e8 <cmd_tmr_test+0x158>)
 800697a:	4618      	mov	r0, r3
 800697c:	f001 fbde 	bl	800813c <strcasecmp>
 8006980:	4603      	mov	r3, r0
 8006982:	2b00      	cmp	r3, #0
 8006984:	d106      	bne.n	8006994 <cmd_tmr_test+0x104>
        // command: tmr test start <id> <ms>
        rc = tmr_inst_start(param1, param2);
 8006986:	69fb      	ldr	r3, [r7, #28]
 8006988:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800698a:	4618      	mov	r0, r3
 800698c:	f7ff fe72 	bl	8006674 <tmr_inst_start>
 8006990:	6238      	str	r0, [r7, #32]
 8006992:	e019      	b.n	80069c8 <cmd_tmr_test+0x138>
    } else if (strcasecmp(argv[2], "release") == 0) {
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	3308      	adds	r3, #8
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	4918      	ldr	r1, [pc, #96]	@ (80069fc <cmd_tmr_test+0x16c>)
 800699c:	4618      	mov	r0, r3
 800699e:	f001 fbcd 	bl	800813c <strcasecmp>
 80069a2:	4603      	mov	r3, r0
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d105      	bne.n	80069b4 <cmd_tmr_test+0x124>
        // command: tmr test release <id>
        rc = tmr_inst_release(param1);
 80069a8:	69fb      	ldr	r3, [r7, #28]
 80069aa:	4618      	mov	r0, r3
 80069ac:	f7ff fe9c 	bl	80066e8 <tmr_inst_release>
 80069b0:	6238      	str	r0, [r7, #32]
 80069b2:	e009      	b.n	80069c8 <cmd_tmr_test+0x138>
    } else {
        printc("Invalid operation '%s'\n", argv[2]);
 80069b4:	683b      	ldr	r3, [r7, #0]
 80069b6:	3308      	adds	r3, #8
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	4619      	mov	r1, r3
 80069bc:	4810      	ldr	r0, [pc, #64]	@ (8006a00 <cmd_tmr_test+0x170>)
 80069be:	f7fc fcdf 	bl	8003380 <printc>
        return MOD_ERR_BAD_CMD;
 80069c2:	f06f 0303 	mvn.w	r3, #3
 80069c6:	e004      	b.n	80069d2 <cmd_tmr_test+0x142>
    }
    printc("Operation returns %ld\n", rc);
 80069c8:	6a39      	ldr	r1, [r7, #32]
 80069ca:	480e      	ldr	r0, [pc, #56]	@ (8006a04 <cmd_tmr_test+0x174>)
 80069cc:	f7fc fcd8 	bl	8003380 <printc>
    return 0;
 80069d0:	2300      	movs	r3, #0
}
 80069d2:	4618      	mov	r0, r3
 80069d4:	3728      	adds	r7, #40	@ 0x28
 80069d6:	46bd      	mov	sp, r7
 80069d8:	bd80      	pop	{r7, pc}
 80069da:	bf00      	nop
 80069dc:	0800a9d0 	.word	0x0800a9d0
 80069e0:	0800ab10 	.word	0x0800ab10
 80069e4:	0800ab28 	.word	0x0800ab28
 80069e8:	0800ab30 	.word	0x0800ab30
 80069ec:	0800ab38 	.word	0x0800ab38
 80069f0:	0800ab3c 	.word	0x0800ab3c
 80069f4:	0800ab40 	.word	0x0800ab40
 80069f8:	08006a09 	.word	0x08006a09
 80069fc:	0800ab44 	.word	0x0800ab44
 8006a00:	0800ab4c 	.word	0x0800ab4c
 8006a04:	0800ab64 	.word	0x0800ab64

08006a08 <test_cb_func>:
 * @param[in] user_data User callback data.
 *
 * @return TMR_CB_RESTART or TMR_CB_NONE based on test logic.
 */
static enum tmr_cb_action test_cb_func(int32_t tmr_id, uint32_t user_data)
{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	b082      	sub	sp, #8
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
 8006a10:	6039      	str	r1, [r7, #0]
    log_debug("test_cb_func(tmr_id=%d user_data=%lu\n",
 8006a12:	4b0b      	ldr	r3, [pc, #44]	@ (8006a40 <test_cb_func+0x38>)
 8006a14:	781b      	ldrb	r3, [r3, #0]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d008      	beq.n	8006a2c <test_cb_func+0x24>
 8006a1a:	4b0a      	ldr	r3, [pc, #40]	@ (8006a44 <test_cb_func+0x3c>)
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	2b03      	cmp	r3, #3
 8006a20:	dd04      	ble.n	8006a2c <test_cb_func+0x24>
 8006a22:	683a      	ldr	r2, [r7, #0]
 8006a24:	6879      	ldr	r1, [r7, #4]
 8006a26:	4808      	ldr	r0, [pc, #32]	@ (8006a48 <test_cb_func+0x40>)
 8006a28:	f7fe fe86 	bl	8005738 <log_printf>
              tmr_id, user_data);
    return user_data == 0 ? TMR_CB_RESTART : TMR_CB_NONE;
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	bf0c      	ite	eq
 8006a32:	2301      	moveq	r3, #1
 8006a34:	2300      	movne	r3, #0
 8006a36:	b2db      	uxtb	r3, r3
}
 8006a38:	4618      	mov	r0, r3
 8006a3a:	3708      	adds	r7, #8
 8006a3c:	46bd      	mov	sp, r7
 8006a3e:	bd80      	pop	{r7, pc}
 8006a40:	200001dc 	.word	0x200001dc
 8006a44:	20000284 	.word	0x20000284
 8006a48:	0800ab7c 	.word	0x0800ab7c

08006a4c <__NVIC_GetPriorityGrouping>:
{
 8006a4c:	b480      	push	{r7}
 8006a4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006a50:	4b04      	ldr	r3, [pc, #16]	@ (8006a64 <__NVIC_GetPriorityGrouping+0x18>)
 8006a52:	68db      	ldr	r3, [r3, #12]
 8006a54:	0a1b      	lsrs	r3, r3, #8
 8006a56:	f003 0307 	and.w	r3, r3, #7
}
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a62:	4770      	bx	lr
 8006a64:	e000ed00 	.word	0xe000ed00

08006a68 <__NVIC_EnableIRQ>:
{
 8006a68:	b480      	push	{r7}
 8006a6a:	b083      	sub	sp, #12
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	4603      	mov	r3, r0
 8006a70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006a72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	db0b      	blt.n	8006a92 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006a7a:	79fb      	ldrb	r3, [r7, #7]
 8006a7c:	f003 021f 	and.w	r2, r3, #31
 8006a80:	4907      	ldr	r1, [pc, #28]	@ (8006aa0 <__NVIC_EnableIRQ+0x38>)
 8006a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a86:	095b      	lsrs	r3, r3, #5
 8006a88:	2001      	movs	r0, #1
 8006a8a:	fa00 f202 	lsl.w	r2, r0, r2
 8006a8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006a92:	bf00      	nop
 8006a94:	370c      	adds	r7, #12
 8006a96:	46bd      	mov	sp, r7
 8006a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9c:	4770      	bx	lr
 8006a9e:	bf00      	nop
 8006aa0:	e000e100 	.word	0xe000e100

08006aa4 <__NVIC_DisableIRQ>:
{
 8006aa4:	b480      	push	{r7}
 8006aa6:	b083      	sub	sp, #12
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	4603      	mov	r3, r0
 8006aac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	db12      	blt.n	8006adc <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006ab6:	79fb      	ldrb	r3, [r7, #7]
 8006ab8:	f003 021f 	and.w	r2, r3, #31
 8006abc:	490a      	ldr	r1, [pc, #40]	@ (8006ae8 <__NVIC_DisableIRQ+0x44>)
 8006abe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ac2:	095b      	lsrs	r3, r3, #5
 8006ac4:	2001      	movs	r0, #1
 8006ac6:	fa00 f202 	lsl.w	r2, r0, r2
 8006aca:	3320      	adds	r3, #32
 8006acc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8006ad0:	f3bf 8f4f 	dsb	sy
}
 8006ad4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8006ad6:	f3bf 8f6f 	isb	sy
}
 8006ada:	bf00      	nop
}
 8006adc:	bf00      	nop
 8006ade:	370c      	adds	r7, #12
 8006ae0:	46bd      	mov	sp, r7
 8006ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae6:	4770      	bx	lr
 8006ae8:	e000e100 	.word	0xe000e100

08006aec <__NVIC_SetPriority>:
{
 8006aec:	b480      	push	{r7}
 8006aee:	b083      	sub	sp, #12
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	4603      	mov	r3, r0
 8006af4:	6039      	str	r1, [r7, #0]
 8006af6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006af8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	db0a      	blt.n	8006b16 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	b2da      	uxtb	r2, r3
 8006b04:	490c      	ldr	r1, [pc, #48]	@ (8006b38 <__NVIC_SetPriority+0x4c>)
 8006b06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b0a:	0112      	lsls	r2, r2, #4
 8006b0c:	b2d2      	uxtb	r2, r2
 8006b0e:	440b      	add	r3, r1
 8006b10:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006b14:	e00a      	b.n	8006b2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	b2da      	uxtb	r2, r3
 8006b1a:	4908      	ldr	r1, [pc, #32]	@ (8006b3c <__NVIC_SetPriority+0x50>)
 8006b1c:	79fb      	ldrb	r3, [r7, #7]
 8006b1e:	f003 030f 	and.w	r3, r3, #15
 8006b22:	3b04      	subs	r3, #4
 8006b24:	0112      	lsls	r2, r2, #4
 8006b26:	b2d2      	uxtb	r2, r2
 8006b28:	440b      	add	r3, r1
 8006b2a:	761a      	strb	r2, [r3, #24]
}
 8006b2c:	bf00      	nop
 8006b2e:	370c      	adds	r7, #12
 8006b30:	46bd      	mov	sp, r7
 8006b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b36:	4770      	bx	lr
 8006b38:	e000e100 	.word	0xe000e100
 8006b3c:	e000ed00 	.word	0xe000ed00

08006b40 <NVIC_EncodePriority>:
{
 8006b40:	b480      	push	{r7}
 8006b42:	b089      	sub	sp, #36	@ 0x24
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	60f8      	str	r0, [r7, #12]
 8006b48:	60b9      	str	r1, [r7, #8]
 8006b4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	f003 0307 	and.w	r3, r3, #7
 8006b52:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006b54:	69fb      	ldr	r3, [r7, #28]
 8006b56:	f1c3 0307 	rsb	r3, r3, #7
 8006b5a:	2b04      	cmp	r3, #4
 8006b5c:	bf28      	it	cs
 8006b5e:	2304      	movcs	r3, #4
 8006b60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006b62:	69fb      	ldr	r3, [r7, #28]
 8006b64:	3304      	adds	r3, #4
 8006b66:	2b06      	cmp	r3, #6
 8006b68:	d902      	bls.n	8006b70 <NVIC_EncodePriority+0x30>
 8006b6a:	69fb      	ldr	r3, [r7, #28]
 8006b6c:	3b03      	subs	r3, #3
 8006b6e:	e000      	b.n	8006b72 <NVIC_EncodePriority+0x32>
 8006b70:	2300      	movs	r3, #0
 8006b72:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006b74:	f04f 32ff 	mov.w	r2, #4294967295
 8006b78:	69bb      	ldr	r3, [r7, #24]
 8006b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8006b7e:	43da      	mvns	r2, r3
 8006b80:	68bb      	ldr	r3, [r7, #8]
 8006b82:	401a      	ands	r2, r3
 8006b84:	697b      	ldr	r3, [r7, #20]
 8006b86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006b88:	f04f 31ff 	mov.w	r1, #4294967295
 8006b8c:	697b      	ldr	r3, [r7, #20]
 8006b8e:	fa01 f303 	lsl.w	r3, r1, r3
 8006b92:	43d9      	mvns	r1, r3
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006b98:	4313      	orrs	r3, r2
}
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	3724      	adds	r7, #36	@ 0x24
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba4:	4770      	bx	lr

08006ba6 <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 8006ba6:	b480      	push	{r7}
 8006ba8:	b089      	sub	sp, #36	@ 0x24
 8006baa:	af00      	add	r7, sp, #0
 8006bac:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	330c      	adds	r3, #12
 8006bb2:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	e853 3f00 	ldrex	r3, [r3]
 8006bba:	60bb      	str	r3, [r7, #8]
   return(result);
 8006bbc:	68bb      	ldr	r3, [r7, #8]
 8006bbe:	f043 0320 	orr.w	r3, r3, #32
 8006bc2:	61fb      	str	r3, [r7, #28]
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	330c      	adds	r3, #12
 8006bc8:	69fa      	ldr	r2, [r7, #28]
 8006bca:	61ba      	str	r2, [r7, #24]
 8006bcc:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bce:	6979      	ldr	r1, [r7, #20]
 8006bd0:	69ba      	ldr	r2, [r7, #24]
 8006bd2:	e841 2300 	strex	r3, r2, [r1]
 8006bd6:	613b      	str	r3, [r7, #16]
   return(result);
 8006bd8:	693b      	ldr	r3, [r7, #16]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d1e7      	bne.n	8006bae <LL_USART_EnableIT_RXNE+0x8>
}
 8006bde:	bf00      	nop
 8006be0:	bf00      	nop
 8006be2:	3724      	adds	r7, #36	@ 0x24
 8006be4:	46bd      	mov	sp, r7
 8006be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bea:	4770      	bx	lr

08006bec <LL_USART_EnableIT_TXE>:
  * @rmtoll CR1          TXEIE         LL_USART_EnableIT_TXE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_TXE(USART_TypeDef *USARTx)
{
 8006bec:	b480      	push	{r7}
 8006bee:	b089      	sub	sp, #36	@ 0x24
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TXEIE);
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	330c      	adds	r3, #12
 8006bf8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	e853 3f00 	ldrex	r3, [r3]
 8006c00:	60bb      	str	r3, [r7, #8]
   return(result);
 8006c02:	68bb      	ldr	r3, [r7, #8]
 8006c04:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c08:	61fb      	str	r3, [r7, #28]
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	330c      	adds	r3, #12
 8006c0e:	69fa      	ldr	r2, [r7, #28]
 8006c10:	61ba      	str	r2, [r7, #24]
 8006c12:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c14:	6979      	ldr	r1, [r7, #20]
 8006c16:	69ba      	ldr	r2, [r7, #24]
 8006c18:	e841 2300 	strex	r3, r2, [r1]
 8006c1c:	613b      	str	r3, [r7, #16]
   return(result);
 8006c1e:	693b      	ldr	r3, [r7, #16]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d1e7      	bne.n	8006bf4 <LL_USART_EnableIT_TXE+0x8>
}
 8006c24:	bf00      	nop
 8006c26:	bf00      	nop
 8006c28:	3724      	adds	r7, #36	@ 0x24
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c30:	4770      	bx	lr

08006c32 <LL_USART_DisableIT_TXE>:
  * @rmtoll CR1          TXEIE         LL_USART_DisableIT_TXE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_TXE(USART_TypeDef *USARTx)
{
 8006c32:	b480      	push	{r7}
 8006c34:	b089      	sub	sp, #36	@ 0x24
 8006c36:	af00      	add	r7, sp, #0
 8006c38:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	330c      	adds	r3, #12
 8006c3e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	e853 3f00 	ldrex	r3, [r3]
 8006c46:	60bb      	str	r3, [r7, #8]
   return(result);
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006c4e:	61fb      	str	r3, [r7, #28]
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	330c      	adds	r3, #12
 8006c54:	69fa      	ldr	r2, [r7, #28]
 8006c56:	61ba      	str	r2, [r7, #24]
 8006c58:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c5a:	6979      	ldr	r1, [r7, #20]
 8006c5c:	69ba      	ldr	r2, [r7, #24]
 8006c5e:	e841 2300 	strex	r3, r2, [r1]
 8006c62:	613b      	str	r3, [r7, #16]
   return(result);
 8006c64:	693b      	ldr	r3, [r7, #16]
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d1e7      	bne.n	8006c3a <LL_USART_DisableIT_TXE+0x8>
}
 8006c6a:	bf00      	nop
 8006c6c:	bf00      	nop
 8006c6e:	3724      	adds	r7, #36	@ 0x24
 8006c70:	46bd      	mov	sp, r7
 8006c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c76:	4770      	bx	lr

08006c78 <ttys_get_def_cfg>:
 * @param[out] cfg The ttys configuration with defaults filled in.
 *
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 */
int32_t ttys_get_def_cfg(enum ttys_instance_id instance_id, struct ttys_cfg* cfg)
{
 8006c78:	b580      	push	{r7, lr}
 8006c7a:	b082      	sub	sp, #8
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	4603      	mov	r3, r0
 8006c80:	6039      	str	r1, [r7, #0]
 8006c82:	71fb      	strb	r3, [r7, #7]
    if (cfg == NULL)
 8006c84:	683b      	ldr	r3, [r7, #0]
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d102      	bne.n	8006c90 <ttys_get_def_cfg+0x18>
        return MOD_ERR_ARG;
 8006c8a:	f04f 33ff 	mov.w	r3, #4294967295
 8006c8e:	e00b      	b.n	8006ca8 <ttys_get_def_cfg+0x30>

    memset(cfg, 0, sizeof(*cfg));
 8006c90:	2202      	movs	r2, #2
 8006c92:	2100      	movs	r1, #0
 8006c94:	6838      	ldr	r0, [r7, #0]
 8006c96:	f001 fa49 	bl	800812c <memset>
    cfg->create_stream = true;
 8006c9a:	683b      	ldr	r3, [r7, #0]
 8006c9c:	2201      	movs	r2, #1
 8006c9e:	701a      	strb	r2, [r3, #0]
    cfg->send_cr_after_nl = true;
 8006ca0:	683b      	ldr	r3, [r7, #0]
 8006ca2:	2201      	movs	r2, #1
 8006ca4:	705a      	strb	r2, [r3, #1]
    return 0;
 8006ca6:	2300      	movs	r3, #0
}
 8006ca8:	4618      	mov	r0, r3
 8006caa:	3708      	adds	r7, #8
 8006cac:	46bd      	mov	sp, r7
 8006cae:	bd80      	pop	{r7, pc}

08006cb0 <ttys_init>:
 *
 * This function initializes a ttys module instance. Generally, it should not
 * access other modules as they might not have been initialized yet.
 */
int32_t ttys_init(enum ttys_instance_id instance_id, struct ttys_cfg* cfg)
{
 8006cb0:	b580      	push	{r7, lr}
 8006cb2:	b084      	sub	sp, #16
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	4603      	mov	r3, r0
 8006cb8:	6039      	str	r1, [r7, #0]
 8006cba:	71fb      	strb	r3, [r7, #7]
    struct ttys_state* st;

    if (instance_id >= TTYS_NUM_INSTANCES)
 8006cbc:	79fb      	ldrb	r3, [r7, #7]
 8006cbe:	2b02      	cmp	r3, #2
 8006cc0:	d902      	bls.n	8006cc8 <ttys_init+0x18>
        return MOD_ERR_BAD_INSTANCE;
 8006cc2:	f06f 0305 	mvn.w	r3, #5
 8006cc6:	e067      	b.n	8006d98 <ttys_init+0xe8>

    if (cfg == NULL)
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d102      	bne.n	8006cd4 <ttys_init+0x24>
        return MOD_ERR_ARG;
 8006cce:	f04f 33ff 	mov.w	r3, #4294967295
 8006cd2:	e061      	b.n	8006d98 <ttys_init+0xe8>

    // We selectively initialize the state structure, as we want to preserve the
    // transmit queue in case there is output in it.  However, if the transmit
    // queue appears corrupted, we initialize the whole thing.

    st = &ttys_states[instance_id];
 8006cd4:	79fb      	ldrb	r3, [r7, #7]
 8006cd6:	f44f 628d 	mov.w	r2, #1128	@ 0x468
 8006cda:	fb02 f303 	mul.w	r3, r2, r3
 8006cde:	4a30      	ldr	r2, [pc, #192]	@ (8006da0 <ttys_init+0xf0>)
 8006ce0:	4413      	add	r3, r2
 8006ce2:	60fb      	str	r3, [r7, #12]
    if (st->tx_buf_get_idx >= TTYS_TX_BUF_SIZE ||
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	8a9b      	ldrh	r3, [r3, #20]
 8006ce8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006cec:	d204      	bcs.n	8006cf8 <ttys_init+0x48>
        st->tx_buf_put_idx >= TTYS_TX_BUF_SIZE) {
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	8adb      	ldrh	r3, [r3, #22]
    if (st->tx_buf_get_idx >= TTYS_TX_BUF_SIZE ||
 8006cf2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006cf6:	d306      	bcc.n	8006d06 <ttys_init+0x56>
        memset(st, 0, sizeof(*st));
 8006cf8:	f44f 628d 	mov.w	r2, #1128	@ 0x468
 8006cfc:	2100      	movs	r1, #0
 8006cfe:	68f8      	ldr	r0, [r7, #12]
 8006d00:	f001 fa14 	bl	800812c <memset>
 8006d04:	e005      	b.n	8006d12 <ttys_init+0x62>
    } else {
        st->rx_buf_get_idx = 0;
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	2200      	movs	r2, #0
 8006d0a:	821a      	strh	r2, [r3, #16]
        st->rx_buf_put_idx = 0;
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	2200      	movs	r2, #0
 8006d10:	825a      	strh	r2, [r3, #18]
    }
    st->cfg = *cfg;
 8006d12:	68fa      	ldr	r2, [r7, #12]
 8006d14:	683b      	ldr	r3, [r7, #0]
 8006d16:	881b      	ldrh	r3, [r3, #0]
 8006d18:	8013      	strh	r3, [r2, #0]

    switch (instance_id) {
 8006d1a:	79fb      	ldrb	r3, [r7, #7]
 8006d1c:	2b02      	cmp	r3, #2
 8006d1e:	d014      	beq.n	8006d4a <ttys_init+0x9a>
 8006d20:	2b02      	cmp	r3, #2
 8006d22:	dc19      	bgt.n	8006d58 <ttys_init+0xa8>
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d002      	beq.n	8006d2e <ttys_init+0x7e>
 8006d28:	2b01      	cmp	r3, #1
 8006d2a:	d007      	beq.n	8006d3c <ttys_init+0x8c>
 8006d2c:	e014      	b.n	8006d58 <ttys_init+0xa8>
        case TTYS_INSTANCE_UART1:
            st->uart_reg_base = USART1;
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	4a1c      	ldr	r2, [pc, #112]	@ (8006da4 <ttys_init+0xf4>)
 8006d32:	60da      	str	r2, [r3, #12]
            st->fd = UART1_FD;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	2204      	movs	r2, #4
 8006d38:	609a      	str	r2, [r3, #8]
            break;
 8006d3a:	e010      	b.n	8006d5e <ttys_init+0xae>
        case TTYS_INSTANCE_UART2:
            st->uart_reg_base = USART2;
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	4a1a      	ldr	r2, [pc, #104]	@ (8006da8 <ttys_init+0xf8>)
 8006d40:	60da      	str	r2, [r3, #12]
            st->fd = UART2_FD;
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	2201      	movs	r2, #1
 8006d46:	609a      	str	r2, [r3, #8]
            break;
 8006d48:	e009      	b.n	8006d5e <ttys_init+0xae>
        case TTYS_INSTANCE_UART6:
            st->uart_reg_base = USART6;
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	4a17      	ldr	r2, [pc, #92]	@ (8006dac <ttys_init+0xfc>)
 8006d4e:	60da      	str	r2, [r3, #12]
            st->fd = UART6_FD;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	2203      	movs	r2, #3
 8006d54:	609a      	str	r2, [r3, #8]
            break;
 8006d56:	e002      	b.n	8006d5e <ttys_init+0xae>
        default:
            return MOD_ERR_BAD_INSTANCE;
 8006d58:	f06f 0305 	mvn.w	r3, #5
 8006d5c:	e01c      	b.n	8006d98 <ttys_init+0xe8>
    }
    if (st->cfg.create_stream) {
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	781b      	ldrb	r3, [r3, #0]
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d014      	beq.n	8006d90 <ttys_init+0xe0>
        st->stream = fdopen(st->fd, "r+");
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	689b      	ldr	r3, [r3, #8]
 8006d6a:	4911      	ldr	r1, [pc, #68]	@ (8006db0 <ttys_init+0x100>)
 8006d6c:	4618      	mov	r0, r3
 8006d6e:	f000 fe2b 	bl	80079c8 <fdopen>
 8006d72:	4602      	mov	r2, r0
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	605a      	str	r2, [r3, #4]
        if (st->stream != NULL)
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	685b      	ldr	r3, [r3, #4]
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d00a      	beq.n	8006d96 <ttys_init+0xe6>
            setvbuf(st->stream, NULL, _IONBF, 0);    
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	6858      	ldr	r0, [r3, #4]
 8006d84:	2300      	movs	r3, #0
 8006d86:	2202      	movs	r2, #2
 8006d88:	2100      	movs	r1, #0
 8006d8a:	f001 f89f 	bl	8007ecc <setvbuf>
 8006d8e:	e002      	b.n	8006d96 <ttys_init+0xe6>
    } else {
        st->stream = NULL;
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	2200      	movs	r2, #0
 8006d94:	605a      	str	r2, [r3, #4]
    }
    return 0;
 8006d96:	2300      	movs	r3, #0
}
 8006d98:	4618      	mov	r0, r3
 8006d9a:	3710      	adds	r7, #16
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	bd80      	pop	{r7, pc}
 8006da0:	20000680 	.word	0x20000680
 8006da4:	40011000 	.word	0x40011000
 8006da8:	40004400 	.word	0x40004400
 8006dac:	40011400 	.word	0x40011400
 8006db0:	0800aca8 	.word	0x0800aca8

08006db4 <ttys_start>:
 *
 * This function starts a ttys module instance, to enter normal operation. This
 * includes enabling UART interrupts.
 */
int32_t ttys_start(enum ttys_instance_id instance_id)
{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	b086      	sub	sp, #24
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	4603      	mov	r3, r0
 8006dbc:	71fb      	strb	r3, [r7, #7]
    struct ttys_state* st;
    IRQn_Type irq_type;
    int32_t result;

    if (instance_id >= TTYS_NUM_INSTANCES ||
 8006dbe:	79fb      	ldrb	r3, [r7, #7]
 8006dc0:	2b02      	cmp	r3, #2
 8006dc2:	d80a      	bhi.n	8006dda <ttys_start+0x26>
        ttys_states[instance_id].uart_reg_base == NULL)
 8006dc4:	79fb      	ldrb	r3, [r7, #7]
 8006dc6:	4a32      	ldr	r2, [pc, #200]	@ (8006e90 <ttys_start+0xdc>)
 8006dc8:	f44f 618d 	mov.w	r1, #1128	@ 0x468
 8006dcc:	fb01 f303 	mul.w	r3, r1, r3
 8006dd0:	4413      	add	r3, r2
 8006dd2:	330c      	adds	r3, #12
 8006dd4:	681b      	ldr	r3, [r3, #0]
    if (instance_id >= TTYS_NUM_INSTANCES ||
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d102      	bne.n	8006de0 <ttys_start+0x2c>
        return MOD_ERR_BAD_INSTANCE;
 8006dda:	f06f 0305 	mvn.w	r3, #5
 8006dde:	e052      	b.n	8006e86 <ttys_start+0xd2>

    result = cmd_register(&cmd_info);
 8006de0:	482c      	ldr	r0, [pc, #176]	@ (8006e94 <ttys_start+0xe0>)
 8006de2:	f7fb fd89 	bl	80028f8 <cmd_register>
 8006de6:	6138      	str	r0, [r7, #16]
    if (result < 0) {
 8006de8:	693b      	ldr	r3, [r7, #16]
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	da0e      	bge.n	8006e0c <ttys_start+0x58>
        log_error("ttys_start: cmd error %d\n", result);
 8006dee:	4b2a      	ldr	r3, [pc, #168]	@ (8006e98 <ttys_start+0xe4>)
 8006df0:	781b      	ldrb	r3, [r3, #0]
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d007      	beq.n	8006e06 <ttys_start+0x52>
 8006df6:	4b29      	ldr	r3, [pc, #164]	@ (8006e9c <ttys_start+0xe8>)
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	dd03      	ble.n	8006e06 <ttys_start+0x52>
 8006dfe:	6939      	ldr	r1, [r7, #16]
 8006e00:	4827      	ldr	r0, [pc, #156]	@ (8006ea0 <ttys_start+0xec>)
 8006e02:	f7fe fc99 	bl	8005738 <log_printf>
        return MOD_ERR_RESOURCE;
 8006e06:	f06f 0301 	mvn.w	r3, #1
 8006e0a:	e03c      	b.n	8006e86 <ttys_start+0xd2>
    }

    st = &ttys_states[instance_id];
 8006e0c:	79fb      	ldrb	r3, [r7, #7]
 8006e0e:	f44f 628d 	mov.w	r2, #1128	@ 0x468
 8006e12:	fb02 f303 	mul.w	r3, r2, r3
 8006e16:	4a1e      	ldr	r2, [pc, #120]	@ (8006e90 <ttys_start+0xdc>)
 8006e18:	4413      	add	r3, r2
 8006e1a:	60fb      	str	r3, [r7, #12]
    LL_USART_EnableIT_RXNE(st->uart_reg_base);
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	68db      	ldr	r3, [r3, #12]
 8006e20:	4618      	mov	r0, r3
 8006e22:	f7ff fec0 	bl	8006ba6 <LL_USART_EnableIT_RXNE>
    LL_USART_EnableIT_TXE(st->uart_reg_base);
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	68db      	ldr	r3, [r3, #12]
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	f7ff fede 	bl	8006bec <LL_USART_EnableIT_TXE>

    switch (instance_id) {
 8006e30:	79fb      	ldrb	r3, [r7, #7]
 8006e32:	2b02      	cmp	r3, #2
 8006e34:	d00c      	beq.n	8006e50 <ttys_start+0x9c>
 8006e36:	2b02      	cmp	r3, #2
 8006e38:	dc0d      	bgt.n	8006e56 <ttys_start+0xa2>
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d002      	beq.n	8006e44 <ttys_start+0x90>
 8006e3e:	2b01      	cmp	r3, #1
 8006e40:	d003      	beq.n	8006e4a <ttys_start+0x96>
 8006e42:	e008      	b.n	8006e56 <ttys_start+0xa2>
        case TTYS_INSTANCE_UART1:
            irq_type = USART1_IRQn;
 8006e44:	2325      	movs	r3, #37	@ 0x25
 8006e46:	75fb      	strb	r3, [r7, #23]
            break;
 8006e48:	e008      	b.n	8006e5c <ttys_start+0xa8>
        case TTYS_INSTANCE_UART2:
            irq_type = USART2_IRQn;
 8006e4a:	2326      	movs	r3, #38	@ 0x26
 8006e4c:	75fb      	strb	r3, [r7, #23]
            break;
 8006e4e:	e005      	b.n	8006e5c <ttys_start+0xa8>
        case TTYS_INSTANCE_UART6:
            irq_type = USART6_IRQn;
 8006e50:	2347      	movs	r3, #71	@ 0x47
 8006e52:	75fb      	strb	r3, [r7, #23]
            break;
 8006e54:	e002      	b.n	8006e5c <ttys_start+0xa8>
        default:
            return MOD_ERR_BAD_INSTANCE;
 8006e56:	f06f 0305 	mvn.w	r3, #5
 8006e5a:	e014      	b.n	8006e86 <ttys_start+0xd2>
    }
    NVIC_SetPriority(irq_type,
 8006e5c:	f7ff fdf6 	bl	8006a4c <__NVIC_GetPriorityGrouping>
 8006e60:	4603      	mov	r3, r0
 8006e62:	2200      	movs	r2, #0
 8006e64:	2100      	movs	r1, #0
 8006e66:	4618      	mov	r0, r3
 8006e68:	f7ff fe6a 	bl	8006b40 <NVIC_EncodePriority>
 8006e6c:	4602      	mov	r2, r0
 8006e6e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006e72:	4611      	mov	r1, r2
 8006e74:	4618      	mov	r0, r3
 8006e76:	f7ff fe39 	bl	8006aec <__NVIC_SetPriority>
                     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
    NVIC_EnableIRQ(irq_type);
 8006e7a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006e7e:	4618      	mov	r0, r3
 8006e80:	f7ff fdf2 	bl	8006a68 <__NVIC_EnableIRQ>

    return 0;
 8006e84:	2300      	movs	r3, #0
}
 8006e86:	4618      	mov	r0, r3
 8006e88:	3718      	adds	r7, #24
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	bd80      	pop	{r7, pc}
 8006e8e:	bf00      	nop
 8006e90:	20000680 	.word	0x20000680
 8006e94:	200002d8 	.word	0x200002d8
 8006e98:	200001dc 	.word	0x200001dc
 8006e9c:	200002a4 	.word	0x200002a4
 8006ea0:	0800acac 	.word	0x0800acac

08006ea4 <ttys_putc>:
 * @note Before this module is started, the UART is not known, but the user can
 *       still put chars in the TX buffer that will be transmitted if and when
 *       the module is started.
 */
int32_t ttys_putc(enum ttys_instance_id instance_id, char c)
{
 8006ea4:	b580      	push	{r7, lr}
 8006ea6:	b08a      	sub	sp, #40	@ 0x28
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	4603      	mov	r3, r0
 8006eac:	460a      	mov	r2, r1
 8006eae:	71fb      	strb	r3, [r7, #7]
 8006eb0:	4613      	mov	r3, r2
 8006eb2:	71bb      	strb	r3, [r7, #6]
    struct ttys_state* st;
    uint16_t next_put_idx;
    CRIT_STATE_VAR;

    if (instance_id >= TTYS_NUM_INSTANCES)
 8006eb4:	79fb      	ldrb	r3, [r7, #7]
 8006eb6:	2b02      	cmp	r3, #2
 8006eb8:	d902      	bls.n	8006ec0 <ttys_putc+0x1c>
        return MOD_ERR_BAD_INSTANCE;
 8006eba:	f06f 0305 	mvn.w	r3, #5
 8006ebe:	e05c      	b.n	8006f7a <ttys_putc+0xd6>
    st = &ttys_states[instance_id];
 8006ec0:	79fb      	ldrb	r3, [r7, #7]
 8006ec2:	f44f 628d 	mov.w	r2, #1128	@ 0x468
 8006ec6:	fb02 f303 	mul.w	r3, r2, r3
 8006eca:	4a2e      	ldr	r2, [pc, #184]	@ (8006f84 <ttys_putc+0xe0>)
 8006ecc:	4413      	add	r3, r2
 8006ece:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8006ed0:	f3ef 8310 	mrs	r3, PRIMASK
 8006ed4:	617b      	str	r3, [r7, #20]
  return(result);
 8006ed6:	697b      	ldr	r3, [r7, #20]

    // Calculate the new TX buffer put index
    CRIT_BEGIN_NEST();
 8006ed8:	61fb      	str	r3, [r7, #28]
 8006eda:	2301      	movs	r3, #1
 8006edc:	61bb      	str	r3, [r7, #24]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ede:	69bb      	ldr	r3, [r7, #24]
 8006ee0:	f383 8810 	msr	PRIMASK, r3
}
 8006ee4:	bf00      	nop
    next_put_idx = st->tx_buf_put_idx + 1;
 8006ee6:	6a3b      	ldr	r3, [r7, #32]
 8006ee8:	8adb      	ldrh	r3, [r3, #22]
 8006eea:	3301      	adds	r3, #1
 8006eec:	84fb      	strh	r3, [r7, #38]	@ 0x26
    if (next_put_idx >= TTYS_TX_BUF_SIZE)
 8006eee:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006ef0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ef4:	d31a      	bcc.n	8006f2c <ttys_putc+0x88>
        next_put_idx = 0;
 8006ef6:	2300      	movs	r3, #0
 8006ef8:	84fb      	strh	r3, [r7, #38]	@ 0x26

    // If buffer is full, then return error.
    while (next_put_idx == st->tx_buf_get_idx) {
 8006efa:	e017      	b.n	8006f2c <ttys_putc+0x88>
        INC_SAT_U16(cnts_u16[CNT_TX_BUF_OVERRUN]);
 8006efc:	4b22      	ldr	r3, [pc, #136]	@ (8006f88 <ttys_putc+0xe4>)
 8006efe:	891b      	ldrh	r3, [r3, #8]
 8006f00:	4a21      	ldr	r2, [pc, #132]	@ (8006f88 <ttys_putc+0xe4>)
 8006f02:	8912      	ldrh	r2, [r2, #8]
 8006f04:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8006f08:	428a      	cmp	r2, r1
 8006f0a:	bf14      	ite	ne
 8006f0c:	2201      	movne	r2, #1
 8006f0e:	2200      	moveq	r2, #0
 8006f10:	b2d2      	uxtb	r2, r2
 8006f12:	4413      	add	r3, r2
 8006f14:	b29a      	uxth	r2, r3
 8006f16:	4b1c      	ldr	r3, [pc, #112]	@ (8006f88 <ttys_putc+0xe4>)
 8006f18:	811a      	strh	r2, [r3, #8]
 8006f1a:	69fb      	ldr	r3, [r7, #28]
 8006f1c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f1e:	693b      	ldr	r3, [r7, #16]
 8006f20:	f383 8810 	msr	PRIMASK, r3
}
 8006f24:	bf00      	nop
        CRIT_END_NEST();
        return MOD_ERR_BUF_OVERRUN;
 8006f26:	f06f 0304 	mvn.w	r3, #4
 8006f2a:	e026      	b.n	8006f7a <ttys_putc+0xd6>
    while (next_put_idx == st->tx_buf_get_idx) {
 8006f2c:	bf00      	nop
 8006f2e:	6a3b      	ldr	r3, [r7, #32]
 8006f30:	8a9b      	ldrh	r3, [r3, #20]
 8006f32:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8006f34:	429a      	cmp	r2, r3
 8006f36:	d0e1      	beq.n	8006efc <ttys_putc+0x58>
    }

    // Put the char in the TX buffer.
    st->tx_buf[st->tx_buf_put_idx] = c;
 8006f38:	6a3b      	ldr	r3, [r7, #32]
 8006f3a:	8adb      	ldrh	r3, [r3, #22]
 8006f3c:	461a      	mov	r2, r3
 8006f3e:	6a3b      	ldr	r3, [r7, #32]
 8006f40:	4413      	add	r3, r2
 8006f42:	79ba      	ldrb	r2, [r7, #6]
 8006f44:	761a      	strb	r2, [r3, #24]
    st->tx_buf_put_idx = next_put_idx;
 8006f46:	6a3b      	ldr	r3, [r7, #32]
 8006f48:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8006f4a:	82da      	strh	r2, [r3, #22]

    // Ensure the TX interrupt is enabled.
    if (ttys_states[instance_id].uart_reg_base != NULL) {
 8006f4c:	79fb      	ldrb	r3, [r7, #7]
 8006f4e:	4a0d      	ldr	r2, [pc, #52]	@ (8006f84 <ttys_putc+0xe0>)
 8006f50:	f44f 618d 	mov.w	r1, #1128	@ 0x468
 8006f54:	fb01 f303 	mul.w	r3, r1, r3
 8006f58:	4413      	add	r3, r2
 8006f5a:	330c      	adds	r3, #12
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d004      	beq.n	8006f6c <ttys_putc+0xc8>
        LL_USART_EnableIT_TXE(st->uart_reg_base);
 8006f62:	6a3b      	ldr	r3, [r7, #32]
 8006f64:	68db      	ldr	r3, [r3, #12]
 8006f66:	4618      	mov	r0, r3
 8006f68:	f7ff fe40 	bl	8006bec <LL_USART_EnableIT_TXE>
 8006f6c:	69fb      	ldr	r3, [r7, #28]
 8006f6e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	f383 8810 	msr	PRIMASK, r3
}
 8006f76:	bf00      	nop
    }
    CRIT_END_NEST();
    return 0;
 8006f78:	2300      	movs	r3, #0
}
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	3728      	adds	r7, #40	@ 0x28
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	bd80      	pop	{r7, pc}
 8006f82:	bf00      	nop
 8006f84:	20000680 	.word	0x20000680
 8006f88:	200013b8 	.word	0x200013b8

08006f8c <ttys_getc>:
 * @param[out] c Received character.
 *
 * @return Number of characters returned (0 or 1)
 */
int32_t ttys_getc(enum ttys_instance_id instance_id, char* c)
{
 8006f8c:	b480      	push	{r7}
 8006f8e:	b08b      	sub	sp, #44	@ 0x2c
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	4603      	mov	r3, r0
 8006f94:	6039      	str	r1, [r7, #0]
 8006f96:	71fb      	strb	r3, [r7, #7]
    struct ttys_state* st;
    int32_t next_get_idx;
    CRIT_STATE_VAR;

    if (instance_id >= TTYS_NUM_INSTANCES)
 8006f98:	79fb      	ldrb	r3, [r7, #7]
 8006f9a:	2b02      	cmp	r3, #2
 8006f9c:	d902      	bls.n	8006fa4 <ttys_getc+0x18>
        return MOD_ERR_BAD_INSTANCE;
 8006f9e:	f06f 0305 	mvn.w	r3, #5
 8006fa2:	e03d      	b.n	8007020 <ttys_getc+0x94>

    st = &ttys_states[instance_id];
 8006fa4:	79fb      	ldrb	r3, [r7, #7]
 8006fa6:	f44f 628d 	mov.w	r2, #1128	@ 0x468
 8006faa:	fb02 f303 	mul.w	r3, r2, r3
 8006fae:	4a1f      	ldr	r2, [pc, #124]	@ (800702c <ttys_getc+0xa0>)
 8006fb0:	4413      	add	r3, r2
 8006fb2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8006fb4:	f3ef 8310 	mrs	r3, PRIMASK
 8006fb8:	617b      	str	r3, [r7, #20]
  return(result);
 8006fba:	697b      	ldr	r3, [r7, #20]

    // Check if buffer is empty.
    CRIT_BEGIN_NEST();
 8006fbc:	61fb      	str	r3, [r7, #28]
 8006fbe:	2301      	movs	r3, #1
 8006fc0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006fc2:	69bb      	ldr	r3, [r7, #24]
 8006fc4:	f383 8810 	msr	PRIMASK, r3
}
 8006fc8:	bf00      	nop
    if (st->rx_buf_get_idx == st->rx_buf_put_idx) {
 8006fca:	6a3b      	ldr	r3, [r7, #32]
 8006fcc:	8a1a      	ldrh	r2, [r3, #16]
 8006fce:	6a3b      	ldr	r3, [r7, #32]
 8006fd0:	8a5b      	ldrh	r3, [r3, #18]
 8006fd2:	429a      	cmp	r2, r3
 8006fd4:	d107      	bne.n	8006fe6 <ttys_getc+0x5a>
 8006fd6:	69fb      	ldr	r3, [r7, #28]
 8006fd8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006fda:	693b      	ldr	r3, [r7, #16]
 8006fdc:	f383 8810 	msr	PRIMASK, r3
}
 8006fe0:	bf00      	nop
        CRIT_END_NEST();
        return 0;
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	e01c      	b.n	8007020 <ttys_getc+0x94>
    }

    // Get a character and advance get index.
    next_get_idx = st->rx_buf_get_idx + 1;
 8006fe6:	6a3b      	ldr	r3, [r7, #32]
 8006fe8:	8a1b      	ldrh	r3, [r3, #16]
 8006fea:	3301      	adds	r3, #1
 8006fec:	627b      	str	r3, [r7, #36]	@ 0x24
    if (next_get_idx >= TTYS_RX_BUF_SIZE)
 8006fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ff0:	2b4f      	cmp	r3, #79	@ 0x4f
 8006ff2:	dd01      	ble.n	8006ff8 <ttys_getc+0x6c>
        next_get_idx = 0;
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	627b      	str	r3, [r7, #36]	@ 0x24
    *c = st->rx_buf[st->rx_buf_get_idx];
 8006ff8:	6a3b      	ldr	r3, [r7, #32]
 8006ffa:	8a1b      	ldrh	r3, [r3, #16]
 8006ffc:	461a      	mov	r2, r3
 8006ffe:	6a3b      	ldr	r3, [r7, #32]
 8007000:	4413      	add	r3, r2
 8007002:	f893 2418 	ldrb.w	r2, [r3, #1048]	@ 0x418
 8007006:	683b      	ldr	r3, [r7, #0]
 8007008:	701a      	strb	r2, [r3, #0]
    st->rx_buf_get_idx = next_get_idx;
 800700a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800700c:	b29a      	uxth	r2, r3
 800700e:	6a3b      	ldr	r3, [r7, #32]
 8007010:	821a      	strh	r2, [r3, #16]
 8007012:	69fb      	ldr	r3, [r7, #28]
 8007014:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	f383 8810 	msr	PRIMASK, r3
}
 800701c:	bf00      	nop
    CRIT_END_NEST();
    return 1;
 800701e:	2301      	movs	r3, #1
}
 8007020:	4618      	mov	r0, r3
 8007022:	372c      	adds	r7, #44	@ 0x2c
 8007024:	46bd      	mov	sp, r7
 8007026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800702a:	4770      	bx	lr
 800702c:	20000680 	.word	0x20000680

08007030 <ttys_get_fd>:
 *
 * @return File descriptor (>= 0) for success, else a "MOD_ERR" value (<0). See
 *          code for details.
 */
int ttys_get_fd(enum ttys_instance_id instance_id)
{
 8007030:	b480      	push	{r7}
 8007032:	b083      	sub	sp, #12
 8007034:	af00      	add	r7, sp, #0
 8007036:	4603      	mov	r3, r0
 8007038:	71fb      	strb	r3, [r7, #7]
    if (instance_id >= TTYS_NUM_INSTANCES)
 800703a:	79fb      	ldrb	r3, [r7, #7]
 800703c:	2b02      	cmp	r3, #2
 800703e:	d902      	bls.n	8007046 <ttys_get_fd+0x16>
        return MOD_ERR_ARG;
 8007040:	f04f 33ff 	mov.w	r3, #4294967295
 8007044:	e016      	b.n	8007074 <ttys_get_fd+0x44>
    if (ttys_states[instance_id].fd >= 0)
 8007046:	79fb      	ldrb	r3, [r7, #7]
 8007048:	4a0d      	ldr	r2, [pc, #52]	@ (8007080 <ttys_get_fd+0x50>)
 800704a:	f44f 618d 	mov.w	r1, #1128	@ 0x468
 800704e:	fb01 f303 	mul.w	r3, r1, r3
 8007052:	4413      	add	r3, r2
 8007054:	3308      	adds	r3, #8
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	2b00      	cmp	r3, #0
 800705a:	db09      	blt.n	8007070 <ttys_get_fd+0x40>
        return ttys_states[instance_id].fd;
 800705c:	79fb      	ldrb	r3, [r7, #7]
 800705e:	4a08      	ldr	r2, [pc, #32]	@ (8007080 <ttys_get_fd+0x50>)
 8007060:	f44f 618d 	mov.w	r1, #1128	@ 0x468
 8007064:	fb01 f303 	mul.w	r3, r1, r3
 8007068:	4413      	add	r3, r2
 800706a:	3308      	adds	r3, #8
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	e001      	b.n	8007074 <ttys_get_fd+0x44>
    return MOD_ERR_RESOURCE;
 8007070:	f06f 0301 	mvn.w	r3, #1
}
 8007074:	4618      	mov	r0, r3
 8007076:	370c      	adds	r7, #12
 8007078:	46bd      	mov	sp, r7
 800707a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707e:	4770      	bx	lr
 8007080:	20000680 	.word	0x20000680

08007084 <ttys_get_stream>:
 * @param[in] instance_id Identifies the ttys instance.
 *
 * @return FILE stream pointer, or NULL if error.
 */
FILE* ttys_get_stream(enum ttys_instance_id instance_id)
{
 8007084:	b480      	push	{r7}
 8007086:	b083      	sub	sp, #12
 8007088:	af00      	add	r7, sp, #0
 800708a:	4603      	mov	r3, r0
 800708c:	71fb      	strb	r3, [r7, #7]
    if (instance_id >= TTYS_NUM_INSTANCES)
 800708e:	79fb      	ldrb	r3, [r7, #7]
 8007090:	2b02      	cmp	r3, #2
 8007092:	d901      	bls.n	8007098 <ttys_get_stream+0x14>
        return NULL;
 8007094:	2300      	movs	r3, #0
 8007096:	e008      	b.n	80070aa <ttys_get_stream+0x26>

    return ttys_states[instance_id].stream;
 8007098:	79fb      	ldrb	r3, [r7, #7]
 800709a:	4a07      	ldr	r2, [pc, #28]	@ (80070b8 <ttys_get_stream+0x34>)
 800709c:	f44f 618d 	mov.w	r1, #1128	@ 0x468
 80070a0:	fb01 f303 	mul.w	r3, r1, r3
 80070a4:	4413      	add	r3, r2
 80070a6:	3304      	adds	r3, #4
 80070a8:	681b      	ldr	r3, [r3, #0]
}
 80070aa:	4618      	mov	r0, r3
 80070ac:	370c      	adds	r7, #12
 80070ae:	46bd      	mov	sp, r7
 80070b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b4:	4770      	bx	lr
 80070b6:	bf00      	nop
 80070b8:	20000680 	.word	0x20000680

080070bc <USART1_IRQHandler>:

// The following interrupt handler functions override the default handlers,
// which are "weak" symobols.

void USART1_IRQHandler(void)
{
 80070bc:	b580      	push	{r7, lr}
 80070be:	af00      	add	r7, sp, #0
    ttys_interrupt(TTYS_INSTANCE_UART1, USART1_IRQn);
 80070c0:	2125      	movs	r1, #37	@ 0x25
 80070c2:	2000      	movs	r0, #0
 80070c4:	f000 f812 	bl	80070ec <ttys_interrupt>
}
 80070c8:	bf00      	nop
 80070ca:	bd80      	pop	{r7, pc}

080070cc <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 80070cc:	b580      	push	{r7, lr}
 80070ce:	af00      	add	r7, sp, #0
    ttys_interrupt(TTYS_INSTANCE_UART2, USART2_IRQn);
 80070d0:	2126      	movs	r1, #38	@ 0x26
 80070d2:	2001      	movs	r0, #1
 80070d4:	f000 f80a 	bl	80070ec <ttys_interrupt>
}
 80070d8:	bf00      	nop
 80070da:	bd80      	pop	{r7, pc}

080070dc <USART6_IRQHandler>:

void USART6_IRQHandler(void)
{
 80070dc:	b580      	push	{r7, lr}
 80070de:	af00      	add	r7, sp, #0
    ttys_interrupt(TTYS_INSTANCE_UART6, USART6_IRQn);
 80070e0:	2147      	movs	r1, #71	@ 0x47
 80070e2:	2002      	movs	r0, #2
 80070e4:	f000 f802 	bl	80070ec <ttys_interrupt>
}
 80070e8:	bf00      	nop
 80070ea:	bd80      	pop	{r7, pc}

080070ec <ttys_interrupt>:
 * @note This function should not write output using stdio API, to ensure we do
 *       not corrupt the put index on the tx buffer.
 */
static void ttys_interrupt(enum ttys_instance_id instance_id,
                           IRQn_Type irq_type)
{
 80070ec:	b580      	push	{r7, lr}
 80070ee:	b08a      	sub	sp, #40	@ 0x28
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	4603      	mov	r3, r0
 80070f4:	460a      	mov	r2, r1
 80070f6:	71fb      	strb	r3, [r7, #7]
 80070f8:	4613      	mov	r3, r2
 80070fa:	71bb      	strb	r3, [r7, #6]
    struct ttys_state* st;
    uint8_t sr;
    CRIT_STATE_VAR;

    if (instance_id >= TTYS_NUM_INSTANCES)
 80070fc:	79fb      	ldrb	r3, [r7, #7]
 80070fe:	2b02      	cmp	r3, #2
 8007100:	f200 80d9 	bhi.w	80072b6 <ttys_interrupt+0x1ca>
        return;

    st = &ttys_states[instance_id];
 8007104:	79fb      	ldrb	r3, [r7, #7]
 8007106:	f44f 628d 	mov.w	r2, #1128	@ 0x468
 800710a:	fb02 f303 	mul.w	r3, r2, r3
 800710e:	4a6c      	ldr	r2, [pc, #432]	@ (80072c0 <ttys_interrupt+0x1d4>)
 8007110:	4413      	add	r3, r2
 8007112:	623b      	str	r3, [r7, #32]

    // If instance is not open, we should not get an interrupt, but for safety
    // just disable it.
    if (st->uart_reg_base == NULL) {
 8007114:	6a3b      	ldr	r3, [r7, #32]
 8007116:	68db      	ldr	r3, [r3, #12]
 8007118:	2b00      	cmp	r3, #0
 800711a:	d105      	bne.n	8007128 <ttys_interrupt+0x3c>
        NVIC_DisableIRQ(irq_type);
 800711c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8007120:	4618      	mov	r0, r3
 8007122:	f7ff fcbf 	bl	8006aa4 <__NVIC_DisableIRQ>
        return;
 8007126:	e0c7      	b.n	80072b8 <ttys_interrupt+0x1cc>
    }

    sr = st->uart_reg_base->SR;
 8007128:	6a3b      	ldr	r3, [r7, #32]
 800712a:	68db      	ldr	r3, [r3, #12]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	77fb      	strb	r3, [r7, #31]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8007130:	f3ef 8310 	mrs	r3, PRIMASK
 8007134:	613b      	str	r3, [r7, #16]
  return(result);
 8007136:	693b      	ldr	r3, [r7, #16]

    CRIT_BEGIN_NEST();
 8007138:	61bb      	str	r3, [r7, #24]
 800713a:	2301      	movs	r3, #1
 800713c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800713e:	697b      	ldr	r3, [r7, #20]
 8007140:	f383 8810 	msr	PRIMASK, r3
}
 8007144:	bf00      	nop
    if (sr & LL_USART_SR_RXNE) {
 8007146:	7ffb      	ldrb	r3, [r7, #31]
 8007148:	f003 0320 	and.w	r3, r3, #32
 800714c:	2b00      	cmp	r3, #0
 800714e:	d02b      	beq.n	80071a8 <ttys_interrupt+0xbc>
        // Got an incoming character.
        uint16_t next_rx_put_idx = st->rx_buf_put_idx + 1;
 8007150:	6a3b      	ldr	r3, [r7, #32]
 8007152:	8a5b      	ldrh	r3, [r3, #18]
 8007154:	3301      	adds	r3, #1
 8007156:	84fb      	strh	r3, [r7, #38]	@ 0x26
        if (next_rx_put_idx >= TTYS_RX_BUF_SIZE)
 8007158:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800715a:	2b4f      	cmp	r3, #79	@ 0x4f
 800715c:	d901      	bls.n	8007162 <ttys_interrupt+0x76>
            next_rx_put_idx = 0;
 800715e:	2300      	movs	r3, #0
 8007160:	84fb      	strh	r3, [r7, #38]	@ 0x26
        if (next_rx_put_idx == st->rx_buf_get_idx) {
 8007162:	6a3b      	ldr	r3, [r7, #32]
 8007164:	8a1b      	ldrh	r3, [r3, #16]
 8007166:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8007168:	429a      	cmp	r2, r3
 800716a:	d10f      	bne.n	800718c <ttys_interrupt+0xa0>
            INC_SAT_U16(cnts_u16[CNT_RX_BUF_OVERRUN]);
 800716c:	4b55      	ldr	r3, [pc, #340]	@ (80072c4 <ttys_interrupt+0x1d8>)
 800716e:	895b      	ldrh	r3, [r3, #10]
 8007170:	4a54      	ldr	r2, [pc, #336]	@ (80072c4 <ttys_interrupt+0x1d8>)
 8007172:	8952      	ldrh	r2, [r2, #10]
 8007174:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8007178:	428a      	cmp	r2, r1
 800717a:	bf14      	ite	ne
 800717c:	2201      	movne	r2, #1
 800717e:	2200      	moveq	r2, #0
 8007180:	b2d2      	uxtb	r2, r2
 8007182:	4413      	add	r3, r2
 8007184:	b29a      	uxth	r2, r3
 8007186:	4b4f      	ldr	r3, [pc, #316]	@ (80072c4 <ttys_interrupt+0x1d8>)
 8007188:	815a      	strh	r2, [r3, #10]
 800718a:	e00d      	b.n	80071a8 <ttys_interrupt+0xbc>
        } else {
            st->rx_buf[st->rx_buf_put_idx] = st->uart_reg_base->DR;
 800718c:	6a3b      	ldr	r3, [r7, #32]
 800718e:	68db      	ldr	r3, [r3, #12]
 8007190:	685a      	ldr	r2, [r3, #4]
 8007192:	6a3b      	ldr	r3, [r7, #32]
 8007194:	8a5b      	ldrh	r3, [r3, #18]
 8007196:	4619      	mov	r1, r3
 8007198:	b2d2      	uxtb	r2, r2
 800719a:	6a3b      	ldr	r3, [r7, #32]
 800719c:	440b      	add	r3, r1
 800719e:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
            st->rx_buf_put_idx = next_rx_put_idx;
 80071a2:	6a3b      	ldr	r3, [r7, #32]
 80071a4:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80071a6:	825a      	strh	r2, [r3, #18]
        }
    }
    if (sr & LL_USART_SR_TXE) {
 80071a8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	da24      	bge.n	80071fa <ttys_interrupt+0x10e>
        // Can send a character.
        if (st->tx_buf_get_idx == st->tx_buf_put_idx) {
 80071b0:	6a3b      	ldr	r3, [r7, #32]
 80071b2:	8a9a      	ldrh	r2, [r3, #20]
 80071b4:	6a3b      	ldr	r3, [r7, #32]
 80071b6:	8adb      	ldrh	r3, [r3, #22]
 80071b8:	429a      	cmp	r2, r3
 80071ba:	d105      	bne.n	80071c8 <ttys_interrupt+0xdc>
            // No characters to send, disable the interrrupt.
            LL_USART_DisableIT_TXE(st->uart_reg_base);
 80071bc:	6a3b      	ldr	r3, [r7, #32]
 80071be:	68db      	ldr	r3, [r3, #12]
 80071c0:	4618      	mov	r0, r3
 80071c2:	f7ff fd36 	bl	8006c32 <LL_USART_DisableIT_TXE>
 80071c6:	e018      	b.n	80071fa <ttys_interrupt+0x10e>
        } else {
            st->uart_reg_base->DR = st->tx_buf[st->tx_buf_get_idx];
 80071c8:	6a3b      	ldr	r3, [r7, #32]
 80071ca:	8a9b      	ldrh	r3, [r3, #20]
 80071cc:	461a      	mov	r2, r3
 80071ce:	6a3b      	ldr	r3, [r7, #32]
 80071d0:	4413      	add	r3, r2
 80071d2:	7e1a      	ldrb	r2, [r3, #24]
 80071d4:	6a3b      	ldr	r3, [r7, #32]
 80071d6:	68db      	ldr	r3, [r3, #12]
 80071d8:	605a      	str	r2, [r3, #4]
            if (st->tx_buf_get_idx < TTYS_TX_BUF_SIZE-1)
 80071da:	6a3b      	ldr	r3, [r7, #32]
 80071dc:	8a9b      	ldrh	r3, [r3, #20]
 80071de:	f240 32fe 	movw	r2, #1022	@ 0x3fe
 80071e2:	4293      	cmp	r3, r2
 80071e4:	d806      	bhi.n	80071f4 <ttys_interrupt+0x108>
                st->tx_buf_get_idx++;
 80071e6:	6a3b      	ldr	r3, [r7, #32]
 80071e8:	8a9b      	ldrh	r3, [r3, #20]
 80071ea:	3301      	adds	r3, #1
 80071ec:	b29a      	uxth	r2, r3
 80071ee:	6a3b      	ldr	r3, [r7, #32]
 80071f0:	829a      	strh	r2, [r3, #20]
 80071f2:	e002      	b.n	80071fa <ttys_interrupt+0x10e>
            else
                st->tx_buf_get_idx = 0;
 80071f4:	6a3b      	ldr	r3, [r7, #32]
 80071f6:	2200      	movs	r2, #0
 80071f8:	829a      	strh	r2, [r3, #20]
        }
    }
    if (sr & (LL_USART_SR_ORE | LL_USART_SR_NE | LL_USART_SR_FE |
 80071fa:	7ffb      	ldrb	r3, [r7, #31]
 80071fc:	f003 030f 	and.w	r3, r3, #15
 8007200:	2b00      	cmp	r3, #0
 8007202:	d052      	beq.n	80072aa <ttys_interrupt+0x1be>
              LL_USART_SR_PE)) {

        // Error conditions. To clear the bit, we need to read the data
        // register, but we don't use it.

        (void)st->uart_reg_base->DR;
 8007204:	6a3b      	ldr	r3, [r7, #32]
 8007206:	68db      	ldr	r3, [r3, #12]
 8007208:	685b      	ldr	r3, [r3, #4]
        if (sr & LL_USART_SR_ORE)
 800720a:	7ffb      	ldrb	r3, [r7, #31]
 800720c:	f003 0308 	and.w	r3, r3, #8
 8007210:	2b00      	cmp	r3, #0
 8007212:	d00e      	beq.n	8007232 <ttys_interrupt+0x146>
            INC_SAT_U16(cnts_u16[CNT_RX_UART_ORE]);
 8007214:	4b2b      	ldr	r3, [pc, #172]	@ (80072c4 <ttys_interrupt+0x1d8>)
 8007216:	881b      	ldrh	r3, [r3, #0]
 8007218:	4a2a      	ldr	r2, [pc, #168]	@ (80072c4 <ttys_interrupt+0x1d8>)
 800721a:	8812      	ldrh	r2, [r2, #0]
 800721c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8007220:	428a      	cmp	r2, r1
 8007222:	bf14      	ite	ne
 8007224:	2201      	movne	r2, #1
 8007226:	2200      	moveq	r2, #0
 8007228:	b2d2      	uxtb	r2, r2
 800722a:	4413      	add	r3, r2
 800722c:	b29a      	uxth	r2, r3
 800722e:	4b25      	ldr	r3, [pc, #148]	@ (80072c4 <ttys_interrupt+0x1d8>)
 8007230:	801a      	strh	r2, [r3, #0]
        if (sr & LL_USART_SR_NE)
 8007232:	7ffb      	ldrb	r3, [r7, #31]
 8007234:	f003 0304 	and.w	r3, r3, #4
 8007238:	2b00      	cmp	r3, #0
 800723a:	d00e      	beq.n	800725a <ttys_interrupt+0x16e>
            INC_SAT_U16(cnts_u16[CNT_RX_UART_NE]);
 800723c:	4b21      	ldr	r3, [pc, #132]	@ (80072c4 <ttys_interrupt+0x1d8>)
 800723e:	885b      	ldrh	r3, [r3, #2]
 8007240:	4a20      	ldr	r2, [pc, #128]	@ (80072c4 <ttys_interrupt+0x1d8>)
 8007242:	8852      	ldrh	r2, [r2, #2]
 8007244:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8007248:	428a      	cmp	r2, r1
 800724a:	bf14      	ite	ne
 800724c:	2201      	movne	r2, #1
 800724e:	2200      	moveq	r2, #0
 8007250:	b2d2      	uxtb	r2, r2
 8007252:	4413      	add	r3, r2
 8007254:	b29a      	uxth	r2, r3
 8007256:	4b1b      	ldr	r3, [pc, #108]	@ (80072c4 <ttys_interrupt+0x1d8>)
 8007258:	805a      	strh	r2, [r3, #2]
        if (sr & LL_USART_SR_FE)
 800725a:	7ffb      	ldrb	r3, [r7, #31]
 800725c:	f003 0302 	and.w	r3, r3, #2
 8007260:	2b00      	cmp	r3, #0
 8007262:	d00e      	beq.n	8007282 <ttys_interrupt+0x196>
            INC_SAT_U16(cnts_u16[CNT_RX_UART_FE]);
 8007264:	4b17      	ldr	r3, [pc, #92]	@ (80072c4 <ttys_interrupt+0x1d8>)
 8007266:	889b      	ldrh	r3, [r3, #4]
 8007268:	4a16      	ldr	r2, [pc, #88]	@ (80072c4 <ttys_interrupt+0x1d8>)
 800726a:	8892      	ldrh	r2, [r2, #4]
 800726c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8007270:	428a      	cmp	r2, r1
 8007272:	bf14      	ite	ne
 8007274:	2201      	movne	r2, #1
 8007276:	2200      	moveq	r2, #0
 8007278:	b2d2      	uxtb	r2, r2
 800727a:	4413      	add	r3, r2
 800727c:	b29a      	uxth	r2, r3
 800727e:	4b11      	ldr	r3, [pc, #68]	@ (80072c4 <ttys_interrupt+0x1d8>)
 8007280:	809a      	strh	r2, [r3, #4]
        if (sr & LL_USART_SR_PE)
 8007282:	7ffb      	ldrb	r3, [r7, #31]
 8007284:	f003 0301 	and.w	r3, r3, #1
 8007288:	2b00      	cmp	r3, #0
 800728a:	d00e      	beq.n	80072aa <ttys_interrupt+0x1be>
            INC_SAT_U16(cnts_u16[CNT_RX_UART_PE]);
 800728c:	4b0d      	ldr	r3, [pc, #52]	@ (80072c4 <ttys_interrupt+0x1d8>)
 800728e:	88db      	ldrh	r3, [r3, #6]
 8007290:	4a0c      	ldr	r2, [pc, #48]	@ (80072c4 <ttys_interrupt+0x1d8>)
 8007292:	88d2      	ldrh	r2, [r2, #6]
 8007294:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8007298:	428a      	cmp	r2, r1
 800729a:	bf14      	ite	ne
 800729c:	2201      	movne	r2, #1
 800729e:	2200      	moveq	r2, #0
 80072a0:	b2d2      	uxtb	r2, r2
 80072a2:	4413      	add	r3, r2
 80072a4:	b29a      	uxth	r2, r3
 80072a6:	4b07      	ldr	r3, [pc, #28]	@ (80072c4 <ttys_interrupt+0x1d8>)
 80072a8:	80da      	strh	r2, [r3, #6]
 80072aa:	69bb      	ldr	r3, [r7, #24]
 80072ac:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	f383 8810 	msr	PRIMASK, r3
}
 80072b4:	e000      	b.n	80072b8 <ttys_interrupt+0x1cc>
        return;
 80072b6:	bf00      	nop
    }
    CRIT_END_NEST();
}
 80072b8:	3728      	adds	r7, #40	@ 0x28
 80072ba:	46bd      	mov	sp, r7
 80072bc:	bd80      	pop	{r7, pc}
 80072be:	bf00      	nop
 80072c0:	20000680 	.word	0x20000680
 80072c4:	200013b8 	.word	0x200013b8

080072c8 <cmd_ttys_status>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * Command usage: ttys status
 */
static int32_t cmd_ttys_status(int32_t argc, const char** argv)
{
 80072c8:	b580      	push	{r7, lr}
 80072ca:	b084      	sub	sp, #16
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	6078      	str	r0, [r7, #4]
 80072d0:	6039      	str	r1, [r7, #0]
    enum ttys_instance_id instance_id;

    for (instance_id = 0; instance_id < TTYS_NUM_INSTANCES; instance_id++) {
 80072d2:	2300      	movs	r3, #0
 80072d4:	73fb      	strb	r3, [r7, #15]
 80072d6:	e029      	b.n	800732c <cmd_ttys_status+0x64>
        struct ttys_state* st = &ttys_states[instance_id];
 80072d8:	7bfb      	ldrb	r3, [r7, #15]
 80072da:	f44f 628d 	mov.w	r2, #1128	@ 0x468
 80072de:	fb02 f303 	mul.w	r3, r2, r3
 80072e2:	4a16      	ldr	r2, [pc, #88]	@ (800733c <cmd_ttys_status+0x74>)
 80072e4:	4413      	add	r3, r2
 80072e6:	60bb      	str	r3, [r7, #8]
        printc("Instance %d:\n", instance_id);
 80072e8:	7bfb      	ldrb	r3, [r7, #15]
 80072ea:	4619      	mov	r1, r3
 80072ec:	4814      	ldr	r0, [pc, #80]	@ (8007340 <cmd_ttys_status+0x78>)
 80072ee:	f7fc f847 	bl	8003380 <printc>
        if (st->uart_reg_base == NULL) {
 80072f2:	68bb      	ldr	r3, [r7, #8]
 80072f4:	68db      	ldr	r3, [r3, #12]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d103      	bne.n	8007302 <cmd_ttys_status+0x3a>
            printc("  NULL\n");
 80072fa:	4812      	ldr	r0, [pc, #72]	@ (8007344 <cmd_ttys_status+0x7c>)
 80072fc:	f7fc f840 	bl	8003380 <printc>
 8007300:	e011      	b.n	8007326 <cmd_ttys_status+0x5e>
        } else {
            printc("  TX buffer: get_idx=%u put_idx=%u\n",
                   st->tx_buf_get_idx, st->tx_buf_put_idx);
 8007302:	68bb      	ldr	r3, [r7, #8]
 8007304:	8a9b      	ldrh	r3, [r3, #20]
            printc("  TX buffer: get_idx=%u put_idx=%u\n",
 8007306:	4619      	mov	r1, r3
                   st->tx_buf_get_idx, st->tx_buf_put_idx);
 8007308:	68bb      	ldr	r3, [r7, #8]
 800730a:	8adb      	ldrh	r3, [r3, #22]
            printc("  TX buffer: get_idx=%u put_idx=%u\n",
 800730c:	461a      	mov	r2, r3
 800730e:	480e      	ldr	r0, [pc, #56]	@ (8007348 <cmd_ttys_status+0x80>)
 8007310:	f7fc f836 	bl	8003380 <printc>
            printc("  RX buffer: get_idx=%u put_idx=%d\n",
                   st->rx_buf_get_idx, st->rx_buf_put_idx);
 8007314:	68bb      	ldr	r3, [r7, #8]
 8007316:	8a1b      	ldrh	r3, [r3, #16]
            printc("  RX buffer: get_idx=%u put_idx=%d\n",
 8007318:	4619      	mov	r1, r3
                   st->rx_buf_get_idx, st->rx_buf_put_idx);
 800731a:	68bb      	ldr	r3, [r7, #8]
 800731c:	8a5b      	ldrh	r3, [r3, #18]
            printc("  RX buffer: get_idx=%u put_idx=%d\n",
 800731e:	461a      	mov	r2, r3
 8007320:	480a      	ldr	r0, [pc, #40]	@ (800734c <cmd_ttys_status+0x84>)
 8007322:	f7fc f82d 	bl	8003380 <printc>
    for (instance_id = 0; instance_id < TTYS_NUM_INSTANCES; instance_id++) {
 8007326:	7bfb      	ldrb	r3, [r7, #15]
 8007328:	3301      	adds	r3, #1
 800732a:	73fb      	strb	r3, [r7, #15]
 800732c:	7bfb      	ldrb	r3, [r7, #15]
 800732e:	2b02      	cmp	r3, #2
 8007330:	d9d2      	bls.n	80072d8 <cmd_ttys_status+0x10>
        }
    }
    return 0;
 8007332:	2300      	movs	r3, #0
}
 8007334:	4618      	mov	r0, r3
 8007336:	3710      	adds	r7, #16
 8007338:	46bd      	mov	sp, r7
 800733a:	bd80      	pop	{r7, pc}
 800733c:	20000680 	.word	0x20000680
 8007340:	0800accc 	.word	0x0800accc
 8007344:	0800acdc 	.word	0x0800acdc
 8007348:	0800ace4 	.word	0x0800ace4
 800734c:	0800ad08 	.word	0x0800ad08

08007350 <cmd_ttys_test>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * Command usage: ttys test [<op> [<arg>]]
 */
static int32_t cmd_ttys_test(int32_t argc, const char** argv)
{
 8007350:	b580      	push	{r7, lr}
 8007352:	b08c      	sub	sp, #48	@ 0x30
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
 8007358:	6039      	str	r1, [r7, #0]
    struct cmd_arg_val arg_vals[1];
    uint32_t param;
    FILE* f = NULL;
 800735a:	2300      	movs	r3, #0
 800735c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    int fd = 0;
 800735e:	2300      	movs	r3, #0
 8007360:	62bb      	str	r3, [r7, #40]	@ 0x28
    int rc;
    uint32_t start_ms;
    const char* test_msg = "Test\n";
 8007362:	4b92      	ldr	r3, [pc, #584]	@ (80075ac <cmd_ttys_test+0x25c>)
 8007364:	627b      	str	r3, [r7, #36]	@ 0x24
    const int test_msg_len = strlen(test_msg);
 8007366:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007368:	f7f8 ff44 	bl	80001f4 <strlen>
 800736c:	4603      	mov	r3, r0
 800736e:	623b      	str	r3, [r7, #32]

    // Handle help case.
    if (argc == 2) {
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2b02      	cmp	r3, #2
 8007374:	d107      	bne.n	8007386 <cmd_ttys_test+0x36>
        printc("Test operations and param(s) are as follows:\n"
 8007376:	488e      	ldr	r0, [pc, #568]	@ (80075b0 <cmd_ttys_test+0x260>)
 8007378:	f7fc f802 	bl	8003380 <printc>
               "  Write test msg using fprintf, usage: ttys test fprintf <instance-id>\n"
               "  Write test msg using write, usage: ttys test write <instance-id>\n");
        printc("  Read chars for 5 seconds using fgetc, usage: ttys test fgetc <instance-id>\n"
 800737c:	488d      	ldr	r0, [pc, #564]	@ (80075b4 <cmd_ttys_test+0x264>)
 800737e:	f7fb ffff 	bl	8003380 <printc>
               "  Read chars for 5 seconds using read, usage: ttys test read <instance-id>\n"
               "\nWARNING! Read tests block!\n");
        return 0;
 8007382:	2300      	movs	r3, #0
 8007384:	e10e      	b.n	80075a4 <cmd_ttys_test+0x254>
    }

    // Initial argument checking.
    if (cmd_parse_args(argc-3, argv+3, "u", arg_vals) != 1)
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	1ed8      	subs	r0, r3, #3
 800738a:	683b      	ldr	r3, [r7, #0]
 800738c:	f103 010c 	add.w	r1, r3, #12
 8007390:	f107 030c 	add.w	r3, r7, #12
 8007394:	4a88      	ldr	r2, [pc, #544]	@ (80075b8 <cmd_ttys_test+0x268>)
 8007396:	f7fb fdc9 	bl	8002f2c <cmd_parse_args>
 800739a:	4603      	mov	r3, r0
 800739c:	2b01      	cmp	r3, #1
 800739e:	d002      	beq.n	80073a6 <cmd_ttys_test+0x56>
            return MOD_ERR_BAD_CMD;
 80073a0:	f06f 0303 	mvn.w	r3, #3
 80073a4:	e0fe      	b.n	80075a4 <cmd_ttys_test+0x254>

    param = arg_vals[0].val.u;
 80073a6:	693b      	ldr	r3, [r7, #16]
 80073a8:	61fb      	str	r3, [r7, #28]

    if (strcasecmp(argv[2], "fprintf") == 0 ||
 80073aa:	683b      	ldr	r3, [r7, #0]
 80073ac:	3308      	adds	r3, #8
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	4982      	ldr	r1, [pc, #520]	@ (80075bc <cmd_ttys_test+0x26c>)
 80073b2:	4618      	mov	r0, r3
 80073b4:	f000 fec2 	bl	800813c <strcasecmp>
 80073b8:	4603      	mov	r3, r0
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d009      	beq.n	80073d2 <cmd_ttys_test+0x82>
        strcasecmp(argv[2], "fgetc") == 0) {
 80073be:	683b      	ldr	r3, [r7, #0]
 80073c0:	3308      	adds	r3, #8
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	497e      	ldr	r1, [pc, #504]	@ (80075c0 <cmd_ttys_test+0x270>)
 80073c6:	4618      	mov	r0, r3
 80073c8:	f000 feb8 	bl	800813c <strcasecmp>
 80073cc:	4603      	mov	r3, r0
    if (strcasecmp(argv[2], "fprintf") == 0 ||
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d10e      	bne.n	80073f0 <cmd_ttys_test+0xa0>
        f = ttys_get_stream((enum ttys_instance_id)param);
 80073d2:	69fb      	ldr	r3, [r7, #28]
 80073d4:	b2db      	uxtb	r3, r3
 80073d6:	4618      	mov	r0, r3
 80073d8:	f7ff fe54 	bl	8007084 <ttys_get_stream>
 80073dc:	62f8      	str	r0, [r7, #44]	@ 0x2c
        if (f == NULL) {
 80073de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d133      	bne.n	800744c <cmd_ttys_test+0xfc>
            printc("Can't get FILE stream for instance.\n");
 80073e4:	4877      	ldr	r0, [pc, #476]	@ (80075c4 <cmd_ttys_test+0x274>)
 80073e6:	f7fb ffcb 	bl	8003380 <printc>
            return MOD_ERR_RESOURCE;
 80073ea:	f06f 0301 	mvn.w	r3, #1
 80073ee:	e0d9      	b.n	80075a4 <cmd_ttys_test+0x254>
        }
    }
    else if (strcasecmp(argv[2], "write") == 0 ||
 80073f0:	683b      	ldr	r3, [r7, #0]
 80073f2:	3308      	adds	r3, #8
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	4974      	ldr	r1, [pc, #464]	@ (80075c8 <cmd_ttys_test+0x278>)
 80073f8:	4618      	mov	r0, r3
 80073fa:	f000 fe9f 	bl	800813c <strcasecmp>
 80073fe:	4603      	mov	r3, r0
 8007400:	2b00      	cmp	r3, #0
 8007402:	d009      	beq.n	8007418 <cmd_ttys_test+0xc8>
        strcasecmp(argv[2], "read") == 0) {
 8007404:	683b      	ldr	r3, [r7, #0]
 8007406:	3308      	adds	r3, #8
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	4970      	ldr	r1, [pc, #448]	@ (80075cc <cmd_ttys_test+0x27c>)
 800740c:	4618      	mov	r0, r3
 800740e:	f000 fe95 	bl	800813c <strcasecmp>
 8007412:	4603      	mov	r3, r0
    else if (strcasecmp(argv[2], "write") == 0 ||
 8007414:	2b00      	cmp	r3, #0
 8007416:	d10f      	bne.n	8007438 <cmd_ttys_test+0xe8>
        fd = ttys_get_fd((enum ttys_instance_id)param);
 8007418:	69fb      	ldr	r3, [r7, #28]
 800741a:	b2db      	uxtb	r3, r3
 800741c:	4618      	mov	r0, r3
 800741e:	f7ff fe07 	bl	8007030 <ttys_get_fd>
 8007422:	62b8      	str	r0, [r7, #40]	@ 0x28
        if (fd < 0) {
 8007424:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007426:	2b00      	cmp	r3, #0
 8007428:	da10      	bge.n	800744c <cmd_ttys_test+0xfc>
            printc("Can't get fd for instance result=%d.\n", fd);
 800742a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800742c:	4868      	ldr	r0, [pc, #416]	@ (80075d0 <cmd_ttys_test+0x280>)
 800742e:	f7fb ffa7 	bl	8003380 <printc>
            return MOD_ERR_RESOURCE;
 8007432:	f06f 0301 	mvn.w	r3, #1
 8007436:	e0b5      	b.n	80075a4 <cmd_ttys_test+0x254>
        }
    } else {
        printc("Invalid operation '%s'\n", argv[2]);
 8007438:	683b      	ldr	r3, [r7, #0]
 800743a:	3308      	adds	r3, #8
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	4619      	mov	r1, r3
 8007440:	4864      	ldr	r0, [pc, #400]	@ (80075d4 <cmd_ttys_test+0x284>)
 8007442:	f7fb ff9d 	bl	8003380 <printc>
        return MOD_ERR_BAD_CMD;
 8007446:	f06f 0303 	mvn.w	r3, #3
 800744a:	e0ab      	b.n	80075a4 <cmd_ttys_test+0x254>
    }

    if (strcasecmp(argv[2], "fprintf") == 0) {
 800744c:	683b      	ldr	r3, [r7, #0]
 800744e:	3308      	adds	r3, #8
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	495a      	ldr	r1, [pc, #360]	@ (80075bc <cmd_ttys_test+0x26c>)
 8007454:	4618      	mov	r0, r3
 8007456:	f000 fe71 	bl	800813c <strcasecmp>
 800745a:	4603      	mov	r3, r0
 800745c:	2b00      	cmp	r3, #0
 800745e:	d111      	bne.n	8007484 <cmd_ttys_test+0x134>
        // command: ttys test fprintf <instance-id>
        rc = fprintf(f, test_msg);
 8007460:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007462:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007464:	f000 fcd8 	bl	8007e18 <fiprintf>
 8007468:	6178      	str	r0, [r7, #20]
        fflush(f);
 800746a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800746c:	f000 fb60 	bl	8007b30 <fflush>
        printc("fprintf to FILE %p returns %d errno=%d\n", f, rc, errno);
 8007470:	f000 fec4 	bl	80081fc <__errno>
 8007474:	4603      	mov	r3, r0
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	697a      	ldr	r2, [r7, #20]
 800747a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800747c:	4856      	ldr	r0, [pc, #344]	@ (80075d8 <cmd_ttys_test+0x288>)
 800747e:	f7fb ff7f 	bl	8003380 <printc>
 8007482:	e08e      	b.n	80075a2 <cmd_ttys_test+0x252>
    } else if (strcasecmp(argv[2], "write") == 0) {
 8007484:	683b      	ldr	r3, [r7, #0]
 8007486:	3308      	adds	r3, #8
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	494f      	ldr	r1, [pc, #316]	@ (80075c8 <cmd_ttys_test+0x278>)
 800748c:	4618      	mov	r0, r3
 800748e:	f000 fe55 	bl	800813c <strcasecmp>
 8007492:	4603      	mov	r3, r0
 8007494:	2b00      	cmp	r3, #0
 8007496:	d110      	bne.n	80074ba <cmd_ttys_test+0x16a>
        // command: ttys test write <instance-id>
        rc = write(fd, test_msg, test_msg_len);
 8007498:	6a3b      	ldr	r3, [r7, #32]
 800749a:	461a      	mov	r2, r3
 800749c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800749e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80074a0:	f000 fee4 	bl	800826c <write>
 80074a4:	6178      	str	r0, [r7, #20]
        printc("write to fd %d returns %d errno=%d\n", fd, rc, errno);
 80074a6:	f000 fea9 	bl	80081fc <__errno>
 80074aa:	4603      	mov	r3, r0
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	697a      	ldr	r2, [r7, #20]
 80074b0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80074b2:	484a      	ldr	r0, [pc, #296]	@ (80075dc <cmd_ttys_test+0x28c>)
 80074b4:	f7fb ff64 	bl	8003380 <printc>
 80074b8:	e073      	b.n	80075a2 <cmd_ttys_test+0x252>
    } else if (strcasecmp(argv[2], "fgetc") == 0) {
 80074ba:	683b      	ldr	r3, [r7, #0]
 80074bc:	3308      	adds	r3, #8
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	493f      	ldr	r1, [pc, #252]	@ (80075c0 <cmd_ttys_test+0x270>)
 80074c2:	4618      	mov	r0, r3
 80074c4:	f000 fe3a 	bl	800813c <strcasecmp>
 80074c8:	4603      	mov	r3, r0
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d12d      	bne.n	800752a <cmd_ttys_test+0x1da>
        // command: ttys test fgetc <instance-id>
        start_ms = tmr_get_ms();
 80074ce:	f7ff f857 	bl	8006580 <tmr_get_ms>
 80074d2:	61b8      	str	r0, [r7, #24]
        while (tmr_get_ms() - start_ms < 5000) {
 80074d4:	e01f      	b.n	8007516 <cmd_ttys_test+0x1c6>
            rc = fgetc(f);
 80074d6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80074d8:	f000 fb6a 	bl	8007bb0 <fgetc>
 80074dc:	6178      	str	r0, [r7, #20]
            if (rc > 0)
 80074de:	697b      	ldr	r3, [r7, #20]
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	dd04      	ble.n	80074ee <cmd_ttys_test+0x19e>
                printc("Got char 0x%02x\n", rc);
 80074e4:	6979      	ldr	r1, [r7, #20]
 80074e6:	483e      	ldr	r0, [pc, #248]	@ (80075e0 <cmd_ttys_test+0x290>)
 80074e8:	f7fb ff4a 	bl	8003380 <printc>
 80074ec:	e013      	b.n	8007516 <cmd_ttys_test+0x1c6>
            else if (rc != -1 || errno != EAGAIN) {
 80074ee:	697b      	ldr	r3, [r7, #20]
 80074f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074f4:	d105      	bne.n	8007502 <cmd_ttys_test+0x1b2>
 80074f6:	f000 fe81 	bl	80081fc <__errno>
 80074fa:	4603      	mov	r3, r0
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	2b0b      	cmp	r3, #11
 8007500:	d009      	beq.n	8007516 <cmd_ttys_test+0x1c6>
                printc("Unexpected result rc=%d errno=%d\n", rc, errno);
 8007502:	f000 fe7b 	bl	80081fc <__errno>
 8007506:	4603      	mov	r3, r0
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	461a      	mov	r2, r3
 800750c:	6979      	ldr	r1, [r7, #20]
 800750e:	4835      	ldr	r0, [pc, #212]	@ (80075e4 <cmd_ttys_test+0x294>)
 8007510:	f7fb ff36 	bl	8003380 <printc>
                break;
 8007514:	e045      	b.n	80075a2 <cmd_ttys_test+0x252>
        while (tmr_get_ms() - start_ms < 5000) {
 8007516:	f7ff f833 	bl	8006580 <tmr_get_ms>
 800751a:	4602      	mov	r2, r0
 800751c:	69bb      	ldr	r3, [r7, #24]
 800751e:	1ad3      	subs	r3, r2, r3
 8007520:	f241 3287 	movw	r2, #4999	@ 0x1387
 8007524:	4293      	cmp	r3, r2
 8007526:	d9d6      	bls.n	80074d6 <cmd_ttys_test+0x186>
 8007528:	e03b      	b.n	80075a2 <cmd_ttys_test+0x252>
            }
        }
    } else if (strcasecmp(argv[2], "read") == 0) {
 800752a:	683b      	ldr	r3, [r7, #0]
 800752c:	3308      	adds	r3, #8
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	4926      	ldr	r1, [pc, #152]	@ (80075cc <cmd_ttys_test+0x27c>)
 8007532:	4618      	mov	r0, r3
 8007534:	f000 fe02 	bl	800813c <strcasecmp>
 8007538:	4603      	mov	r3, r0
 800753a:	2b00      	cmp	r3, #0
 800753c:	d131      	bne.n	80075a2 <cmd_ttys_test+0x252>
        // command: ttys test read <instance-id>
        start_ms = tmr_get_ms();
 800753e:	f7ff f81f 	bl	8006580 <tmr_get_ms>
 8007542:	61b8      	str	r0, [r7, #24]
        while (tmr_get_ms() - start_ms < 5000) {
 8007544:	e024      	b.n	8007590 <cmd_ttys_test+0x240>
            char c;
            rc = read(fd, &c, 1);
 8007546:	f107 030b 	add.w	r3, r7, #11
 800754a:	2201      	movs	r2, #1
 800754c:	4619      	mov	r1, r3
 800754e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007550:	f000 fe82 	bl	8008258 <read>
 8007554:	6178      	str	r0, [r7, #20]
            if (rc == 1)
 8007556:	697b      	ldr	r3, [r7, #20]
 8007558:	2b01      	cmp	r3, #1
 800755a:	d105      	bne.n	8007568 <cmd_ttys_test+0x218>
                printc("Got char 0x%02x\n", c);
 800755c:	7afb      	ldrb	r3, [r7, #11]
 800755e:	4619      	mov	r1, r3
 8007560:	481f      	ldr	r0, [pc, #124]	@ (80075e0 <cmd_ttys_test+0x290>)
 8007562:	f7fb ff0d 	bl	8003380 <printc>
 8007566:	e013      	b.n	8007590 <cmd_ttys_test+0x240>
            else if (rc != -1 || errno != EWOULDBLOCK) {
 8007568:	697b      	ldr	r3, [r7, #20]
 800756a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800756e:	d105      	bne.n	800757c <cmd_ttys_test+0x22c>
 8007570:	f000 fe44 	bl	80081fc <__errno>
 8007574:	4603      	mov	r3, r0
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	2b0b      	cmp	r3, #11
 800757a:	d009      	beq.n	8007590 <cmd_ttys_test+0x240>
                printc("Unexpected result rc=%d errno=%d\n", rc, errno);
 800757c:	f000 fe3e 	bl	80081fc <__errno>
 8007580:	4603      	mov	r3, r0
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	461a      	mov	r2, r3
 8007586:	6979      	ldr	r1, [r7, #20]
 8007588:	4816      	ldr	r0, [pc, #88]	@ (80075e4 <cmd_ttys_test+0x294>)
 800758a:	f7fb fef9 	bl	8003380 <printc>
 800758e:	e008      	b.n	80075a2 <cmd_ttys_test+0x252>
        while (tmr_get_ms() - start_ms < 5000) {
 8007590:	f7fe fff6 	bl	8006580 <tmr_get_ms>
 8007594:	4602      	mov	r2, r0
 8007596:	69bb      	ldr	r3, [r7, #24]
 8007598:	1ad3      	subs	r3, r2, r3
 800759a:	f241 3287 	movw	r2, #4999	@ 0x1387
 800759e:	4293      	cmp	r3, r2
 80075a0:	d9d1      	bls.n	8007546 <cmd_ttys_test+0x1f6>
                break;
            }
        }
    }
    return 0;
 80075a2:	2300      	movs	r3, #0
}
 80075a4:	4618      	mov	r0, r3
 80075a6:	3730      	adds	r7, #48	@ 0x30
 80075a8:	46bd      	mov	sp, r7
 80075aa:	bd80      	pop	{r7, pc}
 80075ac:	0800ad2c 	.word	0x0800ad2c
 80075b0:	0800ad34 	.word	0x0800ad34
 80075b4:	0800adec 	.word	0x0800adec
 80075b8:	0800aea4 	.word	0x0800aea4
 80075bc:	0800aea8 	.word	0x0800aea8
 80075c0:	0800aeb0 	.word	0x0800aeb0
 80075c4:	0800aeb8 	.word	0x0800aeb8
 80075c8:	0800aee0 	.word	0x0800aee0
 80075cc:	0800aee8 	.word	0x0800aee8
 80075d0:	0800aef0 	.word	0x0800aef0
 80075d4:	0800af18 	.word	0x0800af18
 80075d8:	0800af30 	.word	0x0800af30
 80075dc:	0800af58 	.word	0x0800af58
 80075e0:	0800af7c 	.word	0x0800af7c
 80075e4:	0800af90 	.word	0x0800af90

080075e8 <fd_to_instance>:
 *
 * @return Instance ID corresponding to file instance, or TTYS_NUM_INSTANCES if
 *         no match.
 */
static enum ttys_instance_id fd_to_instance(int fd)
{
 80075e8:	b480      	push	{r7}
 80075ea:	b085      	sub	sp, #20
 80075ec:	af00      	add	r7, sp, #0
 80075ee:	6078      	str	r0, [r7, #4]
    enum ttys_instance_id instance_id = TTYS_NUM_INSTANCES;
 80075f0:	2303      	movs	r3, #3
 80075f2:	73fb      	strb	r3, [r7, #15]

    switch (fd) {
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	2b04      	cmp	r3, #4
 80075f8:	d00b      	beq.n	8007612 <fd_to_instance+0x2a>
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	2b04      	cmp	r3, #4
 80075fe:	dc0e      	bgt.n	800761e <fd_to_instance+0x36>
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	2b01      	cmp	r3, #1
 8007604:	d008      	beq.n	8007618 <fd_to_instance+0x30>
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	2b03      	cmp	r3, #3
 800760a:	d108      	bne.n	800761e <fd_to_instance+0x36>
        case UART6_FD:
            instance_id = TTYS_INSTANCE_UART6;
 800760c:	2302      	movs	r3, #2
 800760e:	73fb      	strb	r3, [r7, #15]
            break;
 8007610:	e005      	b.n	800761e <fd_to_instance+0x36>
        case UART1_FD:
            instance_id = TTYS_INSTANCE_UART1;
 8007612:	2300      	movs	r3, #0
 8007614:	73fb      	strb	r3, [r7, #15]
            break;
 8007616:	e002      	b.n	800761e <fd_to_instance+0x36>
        case UART2_FD:
            instance_id = TTYS_INSTANCE_UART2;
 8007618:	2301      	movs	r3, #1
 800761a:	73fb      	strb	r3, [r7, #15]
            break;
 800761c:	bf00      	nop
    }
    return instance_id;
 800761e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007620:	4618      	mov	r0, r3
 8007622:	3714      	adds	r7, #20
 8007624:	46bd      	mov	sp, r7
 8007626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762a:	4770      	bx	lr

0800762c <_write>:
 * @note Characters might be dropped due to buffer overrun, and this is not
 *       reflected the return value. An alternative would be to return -1 and
 *       errno=EWOULDBLOCK.
 */
int _write(int file, char* ptr, int len)
{
 800762c:	b580      	push	{r7, lr}
 800762e:	b086      	sub	sp, #24
 8007630:	af00      	add	r7, sp, #0
 8007632:	60f8      	str	r0, [r7, #12]
 8007634:	60b9      	str	r1, [r7, #8]
 8007636:	607a      	str	r2, [r7, #4]
    int idx;
    enum ttys_instance_id instance_id = fd_to_instance(file);
 8007638:	68f8      	ldr	r0, [r7, #12]
 800763a:	f7ff ffd5 	bl	80075e8 <fd_to_instance>
 800763e:	4603      	mov	r3, r0
 8007640:	74fb      	strb	r3, [r7, #19]

    if (instance_id >= TTYS_NUM_INSTANCES) {
 8007642:	7cfb      	ldrb	r3, [r7, #19]
 8007644:	2b02      	cmp	r3, #2
 8007646:	d907      	bls.n	8007658 <_write+0x2c>
        errno = EBADF;
 8007648:	f000 fdd8 	bl	80081fc <__errno>
 800764c:	4603      	mov	r3, r0
 800764e:	2209      	movs	r2, #9
 8007650:	601a      	str	r2, [r3, #0]
        return -1;
 8007652:	f04f 33ff 	mov.w	r3, #4294967295
 8007656:	e028      	b.n	80076aa <_write+0x7e>
    }

    for (idx = 0; idx < len; idx++) {
 8007658:	2300      	movs	r3, #0
 800765a:	617b      	str	r3, [r7, #20]
 800765c:	e020      	b.n	80076a0 <_write+0x74>
        char c = *ptr++;
 800765e:	68bb      	ldr	r3, [r7, #8]
 8007660:	1c5a      	adds	r2, r3, #1
 8007662:	60ba      	str	r2, [r7, #8]
 8007664:	781b      	ldrb	r3, [r3, #0]
 8007666:	74bb      	strb	r3, [r7, #18]
        ttys_putc(instance_id, c);
 8007668:	7cba      	ldrb	r2, [r7, #18]
 800766a:	7cfb      	ldrb	r3, [r7, #19]
 800766c:	4611      	mov	r1, r2
 800766e:	4618      	mov	r0, r3
 8007670:	f7ff fc18 	bl	8006ea4 <ttys_putc>
        if (c == '\n' && ttys_states[instance_id].cfg.send_cr_after_nl) {
 8007674:	7cbb      	ldrb	r3, [r7, #18]
 8007676:	2b0a      	cmp	r3, #10
 8007678:	d10f      	bne.n	800769a <_write+0x6e>
 800767a:	7cfb      	ldrb	r3, [r7, #19]
 800767c:	4a0d      	ldr	r2, [pc, #52]	@ (80076b4 <_write+0x88>)
 800767e:	f44f 618d 	mov.w	r1, #1128	@ 0x468
 8007682:	fb01 f303 	mul.w	r3, r1, r3
 8007686:	4413      	add	r3, r2
 8007688:	3301      	adds	r3, #1
 800768a:	781b      	ldrb	r3, [r3, #0]
 800768c:	2b00      	cmp	r3, #0
 800768e:	d004      	beq.n	800769a <_write+0x6e>
            ttys_putc(instance_id, '\r');
 8007690:	7cfb      	ldrb	r3, [r7, #19]
 8007692:	210d      	movs	r1, #13
 8007694:	4618      	mov	r0, r3
 8007696:	f7ff fc05 	bl	8006ea4 <ttys_putc>
    for (idx = 0; idx < len; idx++) {
 800769a:	697b      	ldr	r3, [r7, #20]
 800769c:	3301      	adds	r3, #1
 800769e:	617b      	str	r3, [r7, #20]
 80076a0:	697a      	ldr	r2, [r7, #20]
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	429a      	cmp	r2, r3
 80076a6:	dbda      	blt.n	800765e <_write+0x32>
        }
    }
    return len;
 80076a8:	687b      	ldr	r3, [r7, #4]
}
 80076aa:	4618      	mov	r0, r3
 80076ac:	3718      	adds	r7, #24
 80076ae:	46bd      	mov	sp, r7
 80076b0:	bd80      	pop	{r7, pc}
 80076b2:	bf00      	nop
 80076b4:	20000680 	.word	0x20000680

080076b8 <_read>:
 * @return Number of characters written, or -1 for error.
 *
 * @note Assumes non-blocking operation.
 */
int _read(int file, char* ptr, int len)
{
 80076b8:	b580      	push	{r7, lr}
 80076ba:	b086      	sub	sp, #24
 80076bc:	af00      	add	r7, sp, #0
 80076be:	60f8      	str	r0, [r7, #12]
 80076c0:	60b9      	str	r1, [r7, #8]
 80076c2:	607a      	str	r2, [r7, #4]
    int rc = 0;
 80076c4:	2300      	movs	r3, #0
 80076c6:	617b      	str	r3, [r7, #20]
    char c;
    enum ttys_instance_id instance_id = fd_to_instance(file);
 80076c8:	68f8      	ldr	r0, [r7, #12]
 80076ca:	f7ff ff8d 	bl	80075e8 <fd_to_instance>
 80076ce:	4603      	mov	r3, r0
 80076d0:	74fb      	strb	r3, [r7, #19]

    if (instance_id >= TTYS_NUM_INSTANCES) {
 80076d2:	7cfb      	ldrb	r3, [r7, #19]
 80076d4:	2b02      	cmp	r3, #2
 80076d6:	d907      	bls.n	80076e8 <_read+0x30>
        errno = EBADF;
 80076d8:	f000 fd90 	bl	80081fc <__errno>
 80076dc:	4603      	mov	r3, r0
 80076de:	2209      	movs	r2, #9
 80076e0:	601a      	str	r2, [r3, #0]
        return -1;
 80076e2:	f04f 33ff 	mov.w	r3, #4294967295
 80076e6:	e033      	b.n	8007750 <_read+0x98>
    }

    if (ttys_states[instance_id].rx_buf_get_idx ==
 80076e8:	7cfb      	ldrb	r3, [r7, #19]
 80076ea:	4a1b      	ldr	r2, [pc, #108]	@ (8007758 <_read+0xa0>)
 80076ec:	f44f 618d 	mov.w	r1, #1128	@ 0x468
 80076f0:	fb01 f303 	mul.w	r3, r1, r3
 80076f4:	4413      	add	r3, r2
 80076f6:	3310      	adds	r3, #16
 80076f8:	881a      	ldrh	r2, [r3, #0]
        ttys_states[instance_id].rx_buf_put_idx) {
 80076fa:	7cfb      	ldrb	r3, [r7, #19]
 80076fc:	4916      	ldr	r1, [pc, #88]	@ (8007758 <_read+0xa0>)
 80076fe:	f44f 608d 	mov.w	r0, #1128	@ 0x468
 8007702:	fb00 f303 	mul.w	r3, r0, r3
 8007706:	440b      	add	r3, r1
 8007708:	3312      	adds	r3, #18
 800770a:	881b      	ldrh	r3, [r3, #0]
    if (ttys_states[instance_id].rx_buf_get_idx ==
 800770c:	429a      	cmp	r2, r3
 800770e:	d110      	bne.n	8007732 <_read+0x7a>
        errno = EAGAIN;
 8007710:	f000 fd74 	bl	80081fc <__errno>
 8007714:	4603      	mov	r3, r0
 8007716:	220b      	movs	r2, #11
 8007718:	601a      	str	r2, [r3, #0]
        rc = -1;
 800771a:	f04f 33ff 	mov.w	r3, #4294967295
 800771e:	617b      	str	r3, [r7, #20]
 8007720:	e015      	b.n	800774e <_read+0x96>
    } else {
        while (rc < len && ttys_getc(instance_id, &c)) {
            *ptr++ = c;
 8007722:	68bb      	ldr	r3, [r7, #8]
 8007724:	1c5a      	adds	r2, r3, #1
 8007726:	60ba      	str	r2, [r7, #8]
 8007728:	7cba      	ldrb	r2, [r7, #18]
 800772a:	701a      	strb	r2, [r3, #0]
            rc++;
 800772c:	697b      	ldr	r3, [r7, #20]
 800772e:	3301      	adds	r3, #1
 8007730:	617b      	str	r3, [r7, #20]
        while (rc < len && ttys_getc(instance_id, &c)) {
 8007732:	697a      	ldr	r2, [r7, #20]
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	429a      	cmp	r2, r3
 8007738:	da09      	bge.n	800774e <_read+0x96>
 800773a:	f107 0212 	add.w	r2, r7, #18
 800773e:	7cfb      	ldrb	r3, [r7, #19]
 8007740:	4611      	mov	r1, r2
 8007742:	4618      	mov	r0, r3
 8007744:	f7ff fc22 	bl	8006f8c <ttys_getc>
 8007748:	4603      	mov	r3, r0
 800774a:	2b00      	cmp	r3, #0
 800774c:	d1e9      	bne.n	8007722 <_read+0x6a>
        }
    }
    return rc;
 800774e:	697b      	ldr	r3, [r7, #20]
}
 8007750:	4618      	mov	r0, r3
 8007752:	3718      	adds	r7, #24
 8007754:	46bd      	mov	sp, r7
 8007756:	bd80      	pop	{r7, pc}
 8007758:	20000680 	.word	0x20000680

0800775c <_strtol_l.constprop.0>:
 800775c:	2b24      	cmp	r3, #36	@ 0x24
 800775e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007762:	4686      	mov	lr, r0
 8007764:	4690      	mov	r8, r2
 8007766:	d801      	bhi.n	800776c <_strtol_l.constprop.0+0x10>
 8007768:	2b01      	cmp	r3, #1
 800776a:	d106      	bne.n	800777a <_strtol_l.constprop.0+0x1e>
 800776c:	f000 fd46 	bl	80081fc <__errno>
 8007770:	2316      	movs	r3, #22
 8007772:	6003      	str	r3, [r0, #0]
 8007774:	2000      	movs	r0, #0
 8007776:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800777a:	4834      	ldr	r0, [pc, #208]	@ (800784c <_strtol_l.constprop.0+0xf0>)
 800777c:	460d      	mov	r5, r1
 800777e:	462a      	mov	r2, r5
 8007780:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007784:	5d06      	ldrb	r6, [r0, r4]
 8007786:	f016 0608 	ands.w	r6, r6, #8
 800778a:	d1f8      	bne.n	800777e <_strtol_l.constprop.0+0x22>
 800778c:	2c2d      	cmp	r4, #45	@ 0x2d
 800778e:	d12d      	bne.n	80077ec <_strtol_l.constprop.0+0x90>
 8007790:	782c      	ldrb	r4, [r5, #0]
 8007792:	2601      	movs	r6, #1
 8007794:	1c95      	adds	r5, r2, #2
 8007796:	f033 0210 	bics.w	r2, r3, #16
 800779a:	d109      	bne.n	80077b0 <_strtol_l.constprop.0+0x54>
 800779c:	2c30      	cmp	r4, #48	@ 0x30
 800779e:	d12a      	bne.n	80077f6 <_strtol_l.constprop.0+0x9a>
 80077a0:	782a      	ldrb	r2, [r5, #0]
 80077a2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80077a6:	2a58      	cmp	r2, #88	@ 0x58
 80077a8:	d125      	bne.n	80077f6 <_strtol_l.constprop.0+0x9a>
 80077aa:	786c      	ldrb	r4, [r5, #1]
 80077ac:	2310      	movs	r3, #16
 80077ae:	3502      	adds	r5, #2
 80077b0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80077b4:	f10c 3cff 	add.w	ip, ip, #4294967295
 80077b8:	2200      	movs	r2, #0
 80077ba:	fbbc f9f3 	udiv	r9, ip, r3
 80077be:	4610      	mov	r0, r2
 80077c0:	fb03 ca19 	mls	sl, r3, r9, ip
 80077c4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80077c8:	2f09      	cmp	r7, #9
 80077ca:	d81b      	bhi.n	8007804 <_strtol_l.constprop.0+0xa8>
 80077cc:	463c      	mov	r4, r7
 80077ce:	42a3      	cmp	r3, r4
 80077d0:	dd27      	ble.n	8007822 <_strtol_l.constprop.0+0xc6>
 80077d2:	1c57      	adds	r7, r2, #1
 80077d4:	d007      	beq.n	80077e6 <_strtol_l.constprop.0+0x8a>
 80077d6:	4581      	cmp	r9, r0
 80077d8:	d320      	bcc.n	800781c <_strtol_l.constprop.0+0xc0>
 80077da:	d101      	bne.n	80077e0 <_strtol_l.constprop.0+0x84>
 80077dc:	45a2      	cmp	sl, r4
 80077de:	db1d      	blt.n	800781c <_strtol_l.constprop.0+0xc0>
 80077e0:	fb00 4003 	mla	r0, r0, r3, r4
 80077e4:	2201      	movs	r2, #1
 80077e6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80077ea:	e7eb      	b.n	80077c4 <_strtol_l.constprop.0+0x68>
 80077ec:	2c2b      	cmp	r4, #43	@ 0x2b
 80077ee:	bf04      	itt	eq
 80077f0:	782c      	ldrbeq	r4, [r5, #0]
 80077f2:	1c95      	addeq	r5, r2, #2
 80077f4:	e7cf      	b.n	8007796 <_strtol_l.constprop.0+0x3a>
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d1da      	bne.n	80077b0 <_strtol_l.constprop.0+0x54>
 80077fa:	2c30      	cmp	r4, #48	@ 0x30
 80077fc:	bf0c      	ite	eq
 80077fe:	2308      	moveq	r3, #8
 8007800:	230a      	movne	r3, #10
 8007802:	e7d5      	b.n	80077b0 <_strtol_l.constprop.0+0x54>
 8007804:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007808:	2f19      	cmp	r7, #25
 800780a:	d801      	bhi.n	8007810 <_strtol_l.constprop.0+0xb4>
 800780c:	3c37      	subs	r4, #55	@ 0x37
 800780e:	e7de      	b.n	80077ce <_strtol_l.constprop.0+0x72>
 8007810:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007814:	2f19      	cmp	r7, #25
 8007816:	d804      	bhi.n	8007822 <_strtol_l.constprop.0+0xc6>
 8007818:	3c57      	subs	r4, #87	@ 0x57
 800781a:	e7d8      	b.n	80077ce <_strtol_l.constprop.0+0x72>
 800781c:	f04f 32ff 	mov.w	r2, #4294967295
 8007820:	e7e1      	b.n	80077e6 <_strtol_l.constprop.0+0x8a>
 8007822:	1c53      	adds	r3, r2, #1
 8007824:	d108      	bne.n	8007838 <_strtol_l.constprop.0+0xdc>
 8007826:	2322      	movs	r3, #34	@ 0x22
 8007828:	f8ce 3000 	str.w	r3, [lr]
 800782c:	4660      	mov	r0, ip
 800782e:	f1b8 0f00 	cmp.w	r8, #0
 8007832:	d0a0      	beq.n	8007776 <_strtol_l.constprop.0+0x1a>
 8007834:	1e69      	subs	r1, r5, #1
 8007836:	e006      	b.n	8007846 <_strtol_l.constprop.0+0xea>
 8007838:	b106      	cbz	r6, 800783c <_strtol_l.constprop.0+0xe0>
 800783a:	4240      	negs	r0, r0
 800783c:	f1b8 0f00 	cmp.w	r8, #0
 8007840:	d099      	beq.n	8007776 <_strtol_l.constprop.0+0x1a>
 8007842:	2a00      	cmp	r2, #0
 8007844:	d1f6      	bne.n	8007834 <_strtol_l.constprop.0+0xd8>
 8007846:	f8c8 1000 	str.w	r1, [r8]
 800784a:	e794      	b.n	8007776 <_strtol_l.constprop.0+0x1a>
 800784c:	0800afcf 	.word	0x0800afcf

08007850 <strtol>:
 8007850:	4613      	mov	r3, r2
 8007852:	460a      	mov	r2, r1
 8007854:	4601      	mov	r1, r0
 8007856:	4802      	ldr	r0, [pc, #8]	@ (8007860 <strtol+0x10>)
 8007858:	6800      	ldr	r0, [r0, #0]
 800785a:	f7ff bf7f 	b.w	800775c <_strtol_l.constprop.0>
 800785e:	bf00      	nop
 8007860:	20000300 	.word	0x20000300

08007864 <_strtoul_l.constprop.0>:
 8007864:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007868:	4e34      	ldr	r6, [pc, #208]	@ (800793c <_strtoul_l.constprop.0+0xd8>)
 800786a:	4686      	mov	lr, r0
 800786c:	460d      	mov	r5, r1
 800786e:	4628      	mov	r0, r5
 8007870:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007874:	5d37      	ldrb	r7, [r6, r4]
 8007876:	f017 0708 	ands.w	r7, r7, #8
 800787a:	d1f8      	bne.n	800786e <_strtoul_l.constprop.0+0xa>
 800787c:	2c2d      	cmp	r4, #45	@ 0x2d
 800787e:	d12f      	bne.n	80078e0 <_strtoul_l.constprop.0+0x7c>
 8007880:	782c      	ldrb	r4, [r5, #0]
 8007882:	2701      	movs	r7, #1
 8007884:	1c85      	adds	r5, r0, #2
 8007886:	f033 0010 	bics.w	r0, r3, #16
 800788a:	d109      	bne.n	80078a0 <_strtoul_l.constprop.0+0x3c>
 800788c:	2c30      	cmp	r4, #48	@ 0x30
 800788e:	d12c      	bne.n	80078ea <_strtoul_l.constprop.0+0x86>
 8007890:	7828      	ldrb	r0, [r5, #0]
 8007892:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8007896:	2858      	cmp	r0, #88	@ 0x58
 8007898:	d127      	bne.n	80078ea <_strtoul_l.constprop.0+0x86>
 800789a:	786c      	ldrb	r4, [r5, #1]
 800789c:	2310      	movs	r3, #16
 800789e:	3502      	adds	r5, #2
 80078a0:	f04f 38ff 	mov.w	r8, #4294967295
 80078a4:	2600      	movs	r6, #0
 80078a6:	fbb8 f8f3 	udiv	r8, r8, r3
 80078aa:	fb03 f908 	mul.w	r9, r3, r8
 80078ae:	ea6f 0909 	mvn.w	r9, r9
 80078b2:	4630      	mov	r0, r6
 80078b4:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 80078b8:	f1bc 0f09 	cmp.w	ip, #9
 80078bc:	d81c      	bhi.n	80078f8 <_strtoul_l.constprop.0+0x94>
 80078be:	4664      	mov	r4, ip
 80078c0:	42a3      	cmp	r3, r4
 80078c2:	dd2a      	ble.n	800791a <_strtoul_l.constprop.0+0xb6>
 80078c4:	f1b6 3fff 	cmp.w	r6, #4294967295
 80078c8:	d007      	beq.n	80078da <_strtoul_l.constprop.0+0x76>
 80078ca:	4580      	cmp	r8, r0
 80078cc:	d322      	bcc.n	8007914 <_strtoul_l.constprop.0+0xb0>
 80078ce:	d101      	bne.n	80078d4 <_strtoul_l.constprop.0+0x70>
 80078d0:	45a1      	cmp	r9, r4
 80078d2:	db1f      	blt.n	8007914 <_strtoul_l.constprop.0+0xb0>
 80078d4:	fb00 4003 	mla	r0, r0, r3, r4
 80078d8:	2601      	movs	r6, #1
 80078da:	f815 4b01 	ldrb.w	r4, [r5], #1
 80078de:	e7e9      	b.n	80078b4 <_strtoul_l.constprop.0+0x50>
 80078e0:	2c2b      	cmp	r4, #43	@ 0x2b
 80078e2:	bf04      	itt	eq
 80078e4:	782c      	ldrbeq	r4, [r5, #0]
 80078e6:	1c85      	addeq	r5, r0, #2
 80078e8:	e7cd      	b.n	8007886 <_strtoul_l.constprop.0+0x22>
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d1d8      	bne.n	80078a0 <_strtoul_l.constprop.0+0x3c>
 80078ee:	2c30      	cmp	r4, #48	@ 0x30
 80078f0:	bf0c      	ite	eq
 80078f2:	2308      	moveq	r3, #8
 80078f4:	230a      	movne	r3, #10
 80078f6:	e7d3      	b.n	80078a0 <_strtoul_l.constprop.0+0x3c>
 80078f8:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 80078fc:	f1bc 0f19 	cmp.w	ip, #25
 8007900:	d801      	bhi.n	8007906 <_strtoul_l.constprop.0+0xa2>
 8007902:	3c37      	subs	r4, #55	@ 0x37
 8007904:	e7dc      	b.n	80078c0 <_strtoul_l.constprop.0+0x5c>
 8007906:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800790a:	f1bc 0f19 	cmp.w	ip, #25
 800790e:	d804      	bhi.n	800791a <_strtoul_l.constprop.0+0xb6>
 8007910:	3c57      	subs	r4, #87	@ 0x57
 8007912:	e7d5      	b.n	80078c0 <_strtoul_l.constprop.0+0x5c>
 8007914:	f04f 36ff 	mov.w	r6, #4294967295
 8007918:	e7df      	b.n	80078da <_strtoul_l.constprop.0+0x76>
 800791a:	1c73      	adds	r3, r6, #1
 800791c:	d106      	bne.n	800792c <_strtoul_l.constprop.0+0xc8>
 800791e:	2322      	movs	r3, #34	@ 0x22
 8007920:	f8ce 3000 	str.w	r3, [lr]
 8007924:	4630      	mov	r0, r6
 8007926:	b932      	cbnz	r2, 8007936 <_strtoul_l.constprop.0+0xd2>
 8007928:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800792c:	b107      	cbz	r7, 8007930 <_strtoul_l.constprop.0+0xcc>
 800792e:	4240      	negs	r0, r0
 8007930:	2a00      	cmp	r2, #0
 8007932:	d0f9      	beq.n	8007928 <_strtoul_l.constprop.0+0xc4>
 8007934:	b106      	cbz	r6, 8007938 <_strtoul_l.constprop.0+0xd4>
 8007936:	1e69      	subs	r1, r5, #1
 8007938:	6011      	str	r1, [r2, #0]
 800793a:	e7f5      	b.n	8007928 <_strtoul_l.constprop.0+0xc4>
 800793c:	0800afcf 	.word	0x0800afcf

08007940 <strtoul>:
 8007940:	4613      	mov	r3, r2
 8007942:	460a      	mov	r2, r1
 8007944:	4601      	mov	r1, r0
 8007946:	4802      	ldr	r0, [pc, #8]	@ (8007950 <strtoul+0x10>)
 8007948:	6800      	ldr	r0, [r0, #0]
 800794a:	f7ff bf8b 	b.w	8007864 <_strtoul_l.constprop.0>
 800794e:	bf00      	nop
 8007950:	20000300 	.word	0x20000300

08007954 <_fdopen_r>:
 8007954:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007956:	460e      	mov	r6, r1
 8007958:	4611      	mov	r1, r2
 800795a:	aa01      	add	r2, sp, #4
 800795c:	4604      	mov	r4, r0
 800795e:	f000 fa25 	bl	8007dac <__sflags>
 8007962:	4605      	mov	r5, r0
 8007964:	b918      	cbnz	r0, 800796e <_fdopen_r+0x1a>
 8007966:	2400      	movs	r4, #0
 8007968:	4620      	mov	r0, r4
 800796a:	b002      	add	sp, #8
 800796c:	bd70      	pop	{r4, r5, r6, pc}
 800796e:	4620      	mov	r0, r4
 8007970:	f000 f9b2 	bl	8007cd8 <__sfp>
 8007974:	4604      	mov	r4, r0
 8007976:	2800      	cmp	r0, #0
 8007978:	d0f5      	beq.n	8007966 <_fdopen_r+0x12>
 800797a:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 800797c:	07d8      	lsls	r0, r3, #31
 800797e:	d405      	bmi.n	800798c <_fdopen_r+0x38>
 8007980:	89a3      	ldrh	r3, [r4, #12]
 8007982:	0599      	lsls	r1, r3, #22
 8007984:	d402      	bmi.n	800798c <_fdopen_r+0x38>
 8007986:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007988:	f000 fc63 	bl	8008252 <__retarget_lock_acquire_recursive>
 800798c:	4b0a      	ldr	r3, [pc, #40]	@ (80079b8 <_fdopen_r+0x64>)
 800798e:	6263      	str	r3, [r4, #36]	@ 0x24
 8007990:	4b0a      	ldr	r3, [pc, #40]	@ (80079bc <_fdopen_r+0x68>)
 8007992:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007994:	4b0a      	ldr	r3, [pc, #40]	@ (80079c0 <_fdopen_r+0x6c>)
 8007996:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007998:	4b0a      	ldr	r3, [pc, #40]	@ (80079c4 <_fdopen_r+0x70>)
 800799a:	6323      	str	r3, [r4, #48]	@ 0x30
 800799c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800799e:	81e6      	strh	r6, [r4, #14]
 80079a0:	b22d      	sxth	r5, r5
 80079a2:	07da      	lsls	r2, r3, #31
 80079a4:	81a5      	strh	r5, [r4, #12]
 80079a6:	6224      	str	r4, [r4, #32]
 80079a8:	d4de      	bmi.n	8007968 <_fdopen_r+0x14>
 80079aa:	05ab      	lsls	r3, r5, #22
 80079ac:	d4dc      	bmi.n	8007968 <_fdopen_r+0x14>
 80079ae:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80079b0:	f000 fc50 	bl	8008254 <__retarget_lock_release_recursive>
 80079b4:	e7d8      	b.n	8007968 <_fdopen_r+0x14>
 80079b6:	bf00      	nop
 80079b8:	08008035 	.word	0x08008035
 80079bc:	08008057 	.word	0x08008057
 80079c0:	0800808f 	.word	0x0800808f
 80079c4:	080080b3 	.word	0x080080b3

080079c8 <fdopen>:
 80079c8:	4b02      	ldr	r3, [pc, #8]	@ (80079d4 <fdopen+0xc>)
 80079ca:	460a      	mov	r2, r1
 80079cc:	4601      	mov	r1, r0
 80079ce:	6818      	ldr	r0, [r3, #0]
 80079d0:	f7ff bfc0 	b.w	8007954 <_fdopen_r>
 80079d4:	20000300 	.word	0x20000300

080079d8 <__sflush_r>:
 80079d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80079dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079e0:	0716      	lsls	r6, r2, #28
 80079e2:	4605      	mov	r5, r0
 80079e4:	460c      	mov	r4, r1
 80079e6:	d454      	bmi.n	8007a92 <__sflush_r+0xba>
 80079e8:	684b      	ldr	r3, [r1, #4]
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	dc02      	bgt.n	80079f4 <__sflush_r+0x1c>
 80079ee:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	dd48      	ble.n	8007a86 <__sflush_r+0xae>
 80079f4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80079f6:	2e00      	cmp	r6, #0
 80079f8:	d045      	beq.n	8007a86 <__sflush_r+0xae>
 80079fa:	2300      	movs	r3, #0
 80079fc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007a00:	682f      	ldr	r7, [r5, #0]
 8007a02:	6a21      	ldr	r1, [r4, #32]
 8007a04:	602b      	str	r3, [r5, #0]
 8007a06:	d030      	beq.n	8007a6a <__sflush_r+0x92>
 8007a08:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007a0a:	89a3      	ldrh	r3, [r4, #12]
 8007a0c:	0759      	lsls	r1, r3, #29
 8007a0e:	d505      	bpl.n	8007a1c <__sflush_r+0x44>
 8007a10:	6863      	ldr	r3, [r4, #4]
 8007a12:	1ad2      	subs	r2, r2, r3
 8007a14:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007a16:	b10b      	cbz	r3, 8007a1c <__sflush_r+0x44>
 8007a18:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007a1a:	1ad2      	subs	r2, r2, r3
 8007a1c:	2300      	movs	r3, #0
 8007a1e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007a20:	6a21      	ldr	r1, [r4, #32]
 8007a22:	4628      	mov	r0, r5
 8007a24:	47b0      	blx	r6
 8007a26:	1c43      	adds	r3, r0, #1
 8007a28:	89a3      	ldrh	r3, [r4, #12]
 8007a2a:	d106      	bne.n	8007a3a <__sflush_r+0x62>
 8007a2c:	6829      	ldr	r1, [r5, #0]
 8007a2e:	291d      	cmp	r1, #29
 8007a30:	d82b      	bhi.n	8007a8a <__sflush_r+0xb2>
 8007a32:	4a2a      	ldr	r2, [pc, #168]	@ (8007adc <__sflush_r+0x104>)
 8007a34:	410a      	asrs	r2, r1
 8007a36:	07d6      	lsls	r6, r2, #31
 8007a38:	d427      	bmi.n	8007a8a <__sflush_r+0xb2>
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	6062      	str	r2, [r4, #4]
 8007a3e:	04d9      	lsls	r1, r3, #19
 8007a40:	6922      	ldr	r2, [r4, #16]
 8007a42:	6022      	str	r2, [r4, #0]
 8007a44:	d504      	bpl.n	8007a50 <__sflush_r+0x78>
 8007a46:	1c42      	adds	r2, r0, #1
 8007a48:	d101      	bne.n	8007a4e <__sflush_r+0x76>
 8007a4a:	682b      	ldr	r3, [r5, #0]
 8007a4c:	b903      	cbnz	r3, 8007a50 <__sflush_r+0x78>
 8007a4e:	6560      	str	r0, [r4, #84]	@ 0x54
 8007a50:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007a52:	602f      	str	r7, [r5, #0]
 8007a54:	b1b9      	cbz	r1, 8007a86 <__sflush_r+0xae>
 8007a56:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007a5a:	4299      	cmp	r1, r3
 8007a5c:	d002      	beq.n	8007a64 <__sflush_r+0x8c>
 8007a5e:	4628      	mov	r0, r5
 8007a60:	f000 fc1c 	bl	800829c <_free_r>
 8007a64:	2300      	movs	r3, #0
 8007a66:	6363      	str	r3, [r4, #52]	@ 0x34
 8007a68:	e00d      	b.n	8007a86 <__sflush_r+0xae>
 8007a6a:	2301      	movs	r3, #1
 8007a6c:	4628      	mov	r0, r5
 8007a6e:	47b0      	blx	r6
 8007a70:	4602      	mov	r2, r0
 8007a72:	1c50      	adds	r0, r2, #1
 8007a74:	d1c9      	bne.n	8007a0a <__sflush_r+0x32>
 8007a76:	682b      	ldr	r3, [r5, #0]
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d0c6      	beq.n	8007a0a <__sflush_r+0x32>
 8007a7c:	2b1d      	cmp	r3, #29
 8007a7e:	d001      	beq.n	8007a84 <__sflush_r+0xac>
 8007a80:	2b16      	cmp	r3, #22
 8007a82:	d11e      	bne.n	8007ac2 <__sflush_r+0xea>
 8007a84:	602f      	str	r7, [r5, #0]
 8007a86:	2000      	movs	r0, #0
 8007a88:	e022      	b.n	8007ad0 <__sflush_r+0xf8>
 8007a8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a8e:	b21b      	sxth	r3, r3
 8007a90:	e01b      	b.n	8007aca <__sflush_r+0xf2>
 8007a92:	690f      	ldr	r7, [r1, #16]
 8007a94:	2f00      	cmp	r7, #0
 8007a96:	d0f6      	beq.n	8007a86 <__sflush_r+0xae>
 8007a98:	0793      	lsls	r3, r2, #30
 8007a9a:	680e      	ldr	r6, [r1, #0]
 8007a9c:	bf08      	it	eq
 8007a9e:	694b      	ldreq	r3, [r1, #20]
 8007aa0:	600f      	str	r7, [r1, #0]
 8007aa2:	bf18      	it	ne
 8007aa4:	2300      	movne	r3, #0
 8007aa6:	eba6 0807 	sub.w	r8, r6, r7
 8007aaa:	608b      	str	r3, [r1, #8]
 8007aac:	f1b8 0f00 	cmp.w	r8, #0
 8007ab0:	dde9      	ble.n	8007a86 <__sflush_r+0xae>
 8007ab2:	6a21      	ldr	r1, [r4, #32]
 8007ab4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007ab6:	4643      	mov	r3, r8
 8007ab8:	463a      	mov	r2, r7
 8007aba:	4628      	mov	r0, r5
 8007abc:	47b0      	blx	r6
 8007abe:	2800      	cmp	r0, #0
 8007ac0:	dc08      	bgt.n	8007ad4 <__sflush_r+0xfc>
 8007ac2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ac6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007aca:	81a3      	strh	r3, [r4, #12]
 8007acc:	f04f 30ff 	mov.w	r0, #4294967295
 8007ad0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ad4:	4407      	add	r7, r0
 8007ad6:	eba8 0800 	sub.w	r8, r8, r0
 8007ada:	e7e7      	b.n	8007aac <__sflush_r+0xd4>
 8007adc:	dfbffffe 	.word	0xdfbffffe

08007ae0 <_fflush_r>:
 8007ae0:	b538      	push	{r3, r4, r5, lr}
 8007ae2:	690b      	ldr	r3, [r1, #16]
 8007ae4:	4605      	mov	r5, r0
 8007ae6:	460c      	mov	r4, r1
 8007ae8:	b913      	cbnz	r3, 8007af0 <_fflush_r+0x10>
 8007aea:	2500      	movs	r5, #0
 8007aec:	4628      	mov	r0, r5
 8007aee:	bd38      	pop	{r3, r4, r5, pc}
 8007af0:	b118      	cbz	r0, 8007afa <_fflush_r+0x1a>
 8007af2:	6a03      	ldr	r3, [r0, #32]
 8007af4:	b90b      	cbnz	r3, 8007afa <_fflush_r+0x1a>
 8007af6:	f000 f941 	bl	8007d7c <__sinit>
 8007afa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d0f3      	beq.n	8007aea <_fflush_r+0xa>
 8007b02:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007b04:	07d0      	lsls	r0, r2, #31
 8007b06:	d404      	bmi.n	8007b12 <_fflush_r+0x32>
 8007b08:	0599      	lsls	r1, r3, #22
 8007b0a:	d402      	bmi.n	8007b12 <_fflush_r+0x32>
 8007b0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007b0e:	f000 fba0 	bl	8008252 <__retarget_lock_acquire_recursive>
 8007b12:	4628      	mov	r0, r5
 8007b14:	4621      	mov	r1, r4
 8007b16:	f7ff ff5f 	bl	80079d8 <__sflush_r>
 8007b1a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007b1c:	07da      	lsls	r2, r3, #31
 8007b1e:	4605      	mov	r5, r0
 8007b20:	d4e4      	bmi.n	8007aec <_fflush_r+0xc>
 8007b22:	89a3      	ldrh	r3, [r4, #12]
 8007b24:	059b      	lsls	r3, r3, #22
 8007b26:	d4e1      	bmi.n	8007aec <_fflush_r+0xc>
 8007b28:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007b2a:	f000 fb93 	bl	8008254 <__retarget_lock_release_recursive>
 8007b2e:	e7dd      	b.n	8007aec <_fflush_r+0xc>

08007b30 <fflush>:
 8007b30:	4601      	mov	r1, r0
 8007b32:	b920      	cbnz	r0, 8007b3e <fflush+0xe>
 8007b34:	4a04      	ldr	r2, [pc, #16]	@ (8007b48 <fflush+0x18>)
 8007b36:	4905      	ldr	r1, [pc, #20]	@ (8007b4c <fflush+0x1c>)
 8007b38:	4805      	ldr	r0, [pc, #20]	@ (8007b50 <fflush+0x20>)
 8007b3a:	f000 b97f 	b.w	8007e3c <_fwalk_sglue>
 8007b3e:	4b05      	ldr	r3, [pc, #20]	@ (8007b54 <fflush+0x24>)
 8007b40:	6818      	ldr	r0, [r3, #0]
 8007b42:	f7ff bfcd 	b.w	8007ae0 <_fflush_r>
 8007b46:	bf00      	nop
 8007b48:	200002f4 	.word	0x200002f4
 8007b4c:	08007ae1 	.word	0x08007ae1
 8007b50:	20000304 	.word	0x20000304
 8007b54:	20000300 	.word	0x20000300

08007b58 <_fgetc_r>:
 8007b58:	b538      	push	{r3, r4, r5, lr}
 8007b5a:	460c      	mov	r4, r1
 8007b5c:	4605      	mov	r5, r0
 8007b5e:	b118      	cbz	r0, 8007b68 <_fgetc_r+0x10>
 8007b60:	6a03      	ldr	r3, [r0, #32]
 8007b62:	b90b      	cbnz	r3, 8007b68 <_fgetc_r+0x10>
 8007b64:	f000 f90a 	bl	8007d7c <__sinit>
 8007b68:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007b6a:	07d8      	lsls	r0, r3, #31
 8007b6c:	d405      	bmi.n	8007b7a <_fgetc_r+0x22>
 8007b6e:	89a3      	ldrh	r3, [r4, #12]
 8007b70:	0599      	lsls	r1, r3, #22
 8007b72:	d402      	bmi.n	8007b7a <_fgetc_r+0x22>
 8007b74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007b76:	f000 fb6c 	bl	8008252 <__retarget_lock_acquire_recursive>
 8007b7a:	6863      	ldr	r3, [r4, #4]
 8007b7c:	3b01      	subs	r3, #1
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	6063      	str	r3, [r4, #4]
 8007b82:	da0f      	bge.n	8007ba4 <_fgetc_r+0x4c>
 8007b84:	4628      	mov	r0, r5
 8007b86:	4621      	mov	r1, r4
 8007b88:	f000 f988 	bl	8007e9c <__srget_r>
 8007b8c:	4605      	mov	r5, r0
 8007b8e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007b90:	07da      	lsls	r2, r3, #31
 8007b92:	d405      	bmi.n	8007ba0 <_fgetc_r+0x48>
 8007b94:	89a3      	ldrh	r3, [r4, #12]
 8007b96:	059b      	lsls	r3, r3, #22
 8007b98:	d402      	bmi.n	8007ba0 <_fgetc_r+0x48>
 8007b9a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007b9c:	f000 fb5a 	bl	8008254 <__retarget_lock_release_recursive>
 8007ba0:	4628      	mov	r0, r5
 8007ba2:	bd38      	pop	{r3, r4, r5, pc}
 8007ba4:	6823      	ldr	r3, [r4, #0]
 8007ba6:	1c5a      	adds	r2, r3, #1
 8007ba8:	6022      	str	r2, [r4, #0]
 8007baa:	781d      	ldrb	r5, [r3, #0]
 8007bac:	e7ef      	b.n	8007b8e <_fgetc_r+0x36>
	...

08007bb0 <fgetc>:
 8007bb0:	4b02      	ldr	r3, [pc, #8]	@ (8007bbc <fgetc+0xc>)
 8007bb2:	4601      	mov	r1, r0
 8007bb4:	6818      	ldr	r0, [r3, #0]
 8007bb6:	f7ff bfcf 	b.w	8007b58 <_fgetc_r>
 8007bba:	bf00      	nop
 8007bbc:	20000300 	.word	0x20000300

08007bc0 <std>:
 8007bc0:	2300      	movs	r3, #0
 8007bc2:	b510      	push	{r4, lr}
 8007bc4:	4604      	mov	r4, r0
 8007bc6:	e9c0 3300 	strd	r3, r3, [r0]
 8007bca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007bce:	6083      	str	r3, [r0, #8]
 8007bd0:	8181      	strh	r1, [r0, #12]
 8007bd2:	6643      	str	r3, [r0, #100]	@ 0x64
 8007bd4:	81c2      	strh	r2, [r0, #14]
 8007bd6:	6183      	str	r3, [r0, #24]
 8007bd8:	4619      	mov	r1, r3
 8007bda:	2208      	movs	r2, #8
 8007bdc:	305c      	adds	r0, #92	@ 0x5c
 8007bde:	f000 faa5 	bl	800812c <memset>
 8007be2:	4b0d      	ldr	r3, [pc, #52]	@ (8007c18 <std+0x58>)
 8007be4:	6263      	str	r3, [r4, #36]	@ 0x24
 8007be6:	4b0d      	ldr	r3, [pc, #52]	@ (8007c1c <std+0x5c>)
 8007be8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007bea:	4b0d      	ldr	r3, [pc, #52]	@ (8007c20 <std+0x60>)
 8007bec:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007bee:	4b0d      	ldr	r3, [pc, #52]	@ (8007c24 <std+0x64>)
 8007bf0:	6323      	str	r3, [r4, #48]	@ 0x30
 8007bf2:	4b0d      	ldr	r3, [pc, #52]	@ (8007c28 <std+0x68>)
 8007bf4:	6224      	str	r4, [r4, #32]
 8007bf6:	429c      	cmp	r4, r3
 8007bf8:	d006      	beq.n	8007c08 <std+0x48>
 8007bfa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007bfe:	4294      	cmp	r4, r2
 8007c00:	d002      	beq.n	8007c08 <std+0x48>
 8007c02:	33d0      	adds	r3, #208	@ 0xd0
 8007c04:	429c      	cmp	r4, r3
 8007c06:	d105      	bne.n	8007c14 <std+0x54>
 8007c08:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007c0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c10:	f000 bb1e 	b.w	8008250 <__retarget_lock_init_recursive>
 8007c14:	bd10      	pop	{r4, pc}
 8007c16:	bf00      	nop
 8007c18:	08008035 	.word	0x08008035
 8007c1c:	08008057 	.word	0x08008057
 8007c20:	0800808f 	.word	0x0800808f
 8007c24:	080080b3 	.word	0x080080b3
 8007c28:	200013c4 	.word	0x200013c4

08007c2c <stdio_exit_handler>:
 8007c2c:	4a02      	ldr	r2, [pc, #8]	@ (8007c38 <stdio_exit_handler+0xc>)
 8007c2e:	4903      	ldr	r1, [pc, #12]	@ (8007c3c <stdio_exit_handler+0x10>)
 8007c30:	4803      	ldr	r0, [pc, #12]	@ (8007c40 <stdio_exit_handler+0x14>)
 8007c32:	f000 b903 	b.w	8007e3c <_fwalk_sglue>
 8007c36:	bf00      	nop
 8007c38:	200002f4 	.word	0x200002f4
 8007c3c:	08007ae1 	.word	0x08007ae1
 8007c40:	20000304 	.word	0x20000304

08007c44 <cleanup_stdio>:
 8007c44:	6841      	ldr	r1, [r0, #4]
 8007c46:	4b0c      	ldr	r3, [pc, #48]	@ (8007c78 <cleanup_stdio+0x34>)
 8007c48:	4299      	cmp	r1, r3
 8007c4a:	b510      	push	{r4, lr}
 8007c4c:	4604      	mov	r4, r0
 8007c4e:	d001      	beq.n	8007c54 <cleanup_stdio+0x10>
 8007c50:	f7ff ff46 	bl	8007ae0 <_fflush_r>
 8007c54:	68a1      	ldr	r1, [r4, #8]
 8007c56:	4b09      	ldr	r3, [pc, #36]	@ (8007c7c <cleanup_stdio+0x38>)
 8007c58:	4299      	cmp	r1, r3
 8007c5a:	d002      	beq.n	8007c62 <cleanup_stdio+0x1e>
 8007c5c:	4620      	mov	r0, r4
 8007c5e:	f7ff ff3f 	bl	8007ae0 <_fflush_r>
 8007c62:	68e1      	ldr	r1, [r4, #12]
 8007c64:	4b06      	ldr	r3, [pc, #24]	@ (8007c80 <cleanup_stdio+0x3c>)
 8007c66:	4299      	cmp	r1, r3
 8007c68:	d004      	beq.n	8007c74 <cleanup_stdio+0x30>
 8007c6a:	4620      	mov	r0, r4
 8007c6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c70:	f7ff bf36 	b.w	8007ae0 <_fflush_r>
 8007c74:	bd10      	pop	{r4, pc}
 8007c76:	bf00      	nop
 8007c78:	200013c4 	.word	0x200013c4
 8007c7c:	2000142c 	.word	0x2000142c
 8007c80:	20001494 	.word	0x20001494

08007c84 <global_stdio_init.part.0>:
 8007c84:	b510      	push	{r4, lr}
 8007c86:	4b0b      	ldr	r3, [pc, #44]	@ (8007cb4 <global_stdio_init.part.0+0x30>)
 8007c88:	4c0b      	ldr	r4, [pc, #44]	@ (8007cb8 <global_stdio_init.part.0+0x34>)
 8007c8a:	4a0c      	ldr	r2, [pc, #48]	@ (8007cbc <global_stdio_init.part.0+0x38>)
 8007c8c:	601a      	str	r2, [r3, #0]
 8007c8e:	4620      	mov	r0, r4
 8007c90:	2200      	movs	r2, #0
 8007c92:	2104      	movs	r1, #4
 8007c94:	f7ff ff94 	bl	8007bc0 <std>
 8007c98:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007c9c:	2201      	movs	r2, #1
 8007c9e:	2109      	movs	r1, #9
 8007ca0:	f7ff ff8e 	bl	8007bc0 <std>
 8007ca4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007ca8:	2202      	movs	r2, #2
 8007caa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007cae:	2112      	movs	r1, #18
 8007cb0:	f7ff bf86 	b.w	8007bc0 <std>
 8007cb4:	200014fc 	.word	0x200014fc
 8007cb8:	200013c4 	.word	0x200013c4
 8007cbc:	08007c2d 	.word	0x08007c2d

08007cc0 <__sfp_lock_acquire>:
 8007cc0:	4801      	ldr	r0, [pc, #4]	@ (8007cc8 <__sfp_lock_acquire+0x8>)
 8007cc2:	f000 bac6 	b.w	8008252 <__retarget_lock_acquire_recursive>
 8007cc6:	bf00      	nop
 8007cc8:	20001505 	.word	0x20001505

08007ccc <__sfp_lock_release>:
 8007ccc:	4801      	ldr	r0, [pc, #4]	@ (8007cd4 <__sfp_lock_release+0x8>)
 8007cce:	f000 bac1 	b.w	8008254 <__retarget_lock_release_recursive>
 8007cd2:	bf00      	nop
 8007cd4:	20001505 	.word	0x20001505

08007cd8 <__sfp>:
 8007cd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cda:	4607      	mov	r7, r0
 8007cdc:	f7ff fff0 	bl	8007cc0 <__sfp_lock_acquire>
 8007ce0:	4b23      	ldr	r3, [pc, #140]	@ (8007d70 <__sfp+0x98>)
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	b90b      	cbnz	r3, 8007cea <__sfp+0x12>
 8007ce6:	f7ff ffcd 	bl	8007c84 <global_stdio_init.part.0>
 8007cea:	4e22      	ldr	r6, [pc, #136]	@ (8007d74 <__sfp+0x9c>)
 8007cec:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007cf0:	3b01      	subs	r3, #1
 8007cf2:	d50f      	bpl.n	8007d14 <__sfp+0x3c>
 8007cf4:	6835      	ldr	r5, [r6, #0]
 8007cf6:	2d00      	cmp	r5, #0
 8007cf8:	d137      	bne.n	8007d6a <__sfp+0x92>
 8007cfa:	f44f 71d6 	mov.w	r1, #428	@ 0x1ac
 8007cfe:	4638      	mov	r0, r7
 8007d00:	f000 fb40 	bl	8008384 <_malloc_r>
 8007d04:	4604      	mov	r4, r0
 8007d06:	bb28      	cbnz	r0, 8007d54 <__sfp+0x7c>
 8007d08:	6030      	str	r0, [r6, #0]
 8007d0a:	f7ff ffdf 	bl	8007ccc <__sfp_lock_release>
 8007d0e:	230c      	movs	r3, #12
 8007d10:	603b      	str	r3, [r7, #0]
 8007d12:	e01b      	b.n	8007d4c <__sfp+0x74>
 8007d14:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007d18:	b9d5      	cbnz	r5, 8007d50 <__sfp+0x78>
 8007d1a:	4b17      	ldr	r3, [pc, #92]	@ (8007d78 <__sfp+0xa0>)
 8007d1c:	60e3      	str	r3, [r4, #12]
 8007d1e:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007d22:	6665      	str	r5, [r4, #100]	@ 0x64
 8007d24:	f000 fa94 	bl	8008250 <__retarget_lock_init_recursive>
 8007d28:	f7ff ffd0 	bl	8007ccc <__sfp_lock_release>
 8007d2c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007d30:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007d34:	6025      	str	r5, [r4, #0]
 8007d36:	61a5      	str	r5, [r4, #24]
 8007d38:	2208      	movs	r2, #8
 8007d3a:	4629      	mov	r1, r5
 8007d3c:	f104 005c 	add.w	r0, r4, #92	@ 0x5c
 8007d40:	f000 f9f4 	bl	800812c <memset>
 8007d44:	e9c4 550d 	strd	r5, r5, [r4, #52]	@ 0x34
 8007d48:	e9c4 5512 	strd	r5, r5, [r4, #72]	@ 0x48
 8007d4c:	4620      	mov	r0, r4
 8007d4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d50:	3468      	adds	r4, #104	@ 0x68
 8007d52:	e7cd      	b.n	8007cf0 <__sfp+0x18>
 8007d54:	2304      	movs	r3, #4
 8007d56:	6005      	str	r5, [r0, #0]
 8007d58:	6043      	str	r3, [r0, #4]
 8007d5a:	300c      	adds	r0, #12
 8007d5c:	60a0      	str	r0, [r4, #8]
 8007d5e:	f44f 72d0 	mov.w	r2, #416	@ 0x1a0
 8007d62:	4629      	mov	r1, r5
 8007d64:	f000 f9e2 	bl	800812c <memset>
 8007d68:	6034      	str	r4, [r6, #0]
 8007d6a:	6836      	ldr	r6, [r6, #0]
 8007d6c:	e7be      	b.n	8007cec <__sfp+0x14>
 8007d6e:	bf00      	nop
 8007d70:	200014fc 	.word	0x200014fc
 8007d74:	200002f4 	.word	0x200002f4
 8007d78:	ffff0001 	.word	0xffff0001

08007d7c <__sinit>:
 8007d7c:	b510      	push	{r4, lr}
 8007d7e:	4604      	mov	r4, r0
 8007d80:	f7ff ff9e 	bl	8007cc0 <__sfp_lock_acquire>
 8007d84:	6a23      	ldr	r3, [r4, #32]
 8007d86:	b11b      	cbz	r3, 8007d90 <__sinit+0x14>
 8007d88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d8c:	f7ff bf9e 	b.w	8007ccc <__sfp_lock_release>
 8007d90:	4b04      	ldr	r3, [pc, #16]	@ (8007da4 <__sinit+0x28>)
 8007d92:	6223      	str	r3, [r4, #32]
 8007d94:	4b04      	ldr	r3, [pc, #16]	@ (8007da8 <__sinit+0x2c>)
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d1f5      	bne.n	8007d88 <__sinit+0xc>
 8007d9c:	f7ff ff72 	bl	8007c84 <global_stdio_init.part.0>
 8007da0:	e7f2      	b.n	8007d88 <__sinit+0xc>
 8007da2:	bf00      	nop
 8007da4:	08007c45 	.word	0x08007c45
 8007da8:	200014fc 	.word	0x200014fc

08007dac <__sflags>:
 8007dac:	780b      	ldrb	r3, [r1, #0]
 8007dae:	2b72      	cmp	r3, #114	@ 0x72
 8007db0:	b530      	push	{r4, r5, lr}
 8007db2:	d022      	beq.n	8007dfa <__sflags+0x4e>
 8007db4:	2b77      	cmp	r3, #119	@ 0x77
 8007db6:	d024      	beq.n	8007e02 <__sflags+0x56>
 8007db8:	2b61      	cmp	r3, #97	@ 0x61
 8007dba:	d027      	beq.n	8007e0c <__sflags+0x60>
 8007dbc:	2316      	movs	r3, #22
 8007dbe:	6003      	str	r3, [r0, #0]
 8007dc0:	2000      	movs	r0, #0
 8007dc2:	bd30      	pop	{r4, r5, pc}
 8007dc4:	2d62      	cmp	r5, #98	@ 0x62
 8007dc6:	d012      	beq.n	8007dee <__sflags+0x42>
 8007dc8:	2d78      	cmp	r5, #120	@ 0x78
 8007dca:	d013      	beq.n	8007df4 <__sflags+0x48>
 8007dcc:	2d2b      	cmp	r5, #43	@ 0x2b
 8007dce:	d107      	bne.n	8007de0 <__sflags+0x34>
 8007dd0:	f020 001c 	bic.w	r0, r0, #28
 8007dd4:	f023 0303 	bic.w	r3, r3, #3
 8007dd8:	f040 0010 	orr.w	r0, r0, #16
 8007ddc:	f043 0302 	orr.w	r3, r3, #2
 8007de0:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 8007de4:	2d00      	cmp	r5, #0
 8007de6:	d1ed      	bne.n	8007dc4 <__sflags+0x18>
 8007de8:	4323      	orrs	r3, r4
 8007dea:	6013      	str	r3, [r2, #0]
 8007dec:	e7e9      	b.n	8007dc2 <__sflags+0x16>
 8007dee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007df2:	e7f5      	b.n	8007de0 <__sflags+0x34>
 8007df4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8007df8:	e7f2      	b.n	8007de0 <__sflags+0x34>
 8007dfa:	2400      	movs	r4, #0
 8007dfc:	4623      	mov	r3, r4
 8007dfe:	2004      	movs	r0, #4
 8007e00:	e7ee      	b.n	8007de0 <__sflags+0x34>
 8007e02:	f44f 64c0 	mov.w	r4, #1536	@ 0x600
 8007e06:	2301      	movs	r3, #1
 8007e08:	2008      	movs	r0, #8
 8007e0a:	e7e9      	b.n	8007de0 <__sflags+0x34>
 8007e0c:	f44f 7402 	mov.w	r4, #520	@ 0x208
 8007e10:	2301      	movs	r3, #1
 8007e12:	f44f 7084 	mov.w	r0, #264	@ 0x108
 8007e16:	e7e3      	b.n	8007de0 <__sflags+0x34>

08007e18 <fiprintf>:
 8007e18:	b40e      	push	{r1, r2, r3}
 8007e1a:	b503      	push	{r0, r1, lr}
 8007e1c:	4601      	mov	r1, r0
 8007e1e:	ab03      	add	r3, sp, #12
 8007e20:	4805      	ldr	r0, [pc, #20]	@ (8007e38 <fiprintf+0x20>)
 8007e22:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e26:	6800      	ldr	r0, [r0, #0]
 8007e28:	9301      	str	r3, [sp, #4]
 8007e2a:	f000 fcb9 	bl	80087a0 <_vfiprintf_r>
 8007e2e:	b002      	add	sp, #8
 8007e30:	f85d eb04 	ldr.w	lr, [sp], #4
 8007e34:	b003      	add	sp, #12
 8007e36:	4770      	bx	lr
 8007e38:	20000300 	.word	0x20000300

08007e3c <_fwalk_sglue>:
 8007e3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e40:	4607      	mov	r7, r0
 8007e42:	4688      	mov	r8, r1
 8007e44:	4614      	mov	r4, r2
 8007e46:	2600      	movs	r6, #0
 8007e48:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007e4c:	f1b9 0901 	subs.w	r9, r9, #1
 8007e50:	d505      	bpl.n	8007e5e <_fwalk_sglue+0x22>
 8007e52:	6824      	ldr	r4, [r4, #0]
 8007e54:	2c00      	cmp	r4, #0
 8007e56:	d1f7      	bne.n	8007e48 <_fwalk_sglue+0xc>
 8007e58:	4630      	mov	r0, r6
 8007e5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e5e:	89ab      	ldrh	r3, [r5, #12]
 8007e60:	2b01      	cmp	r3, #1
 8007e62:	d907      	bls.n	8007e74 <_fwalk_sglue+0x38>
 8007e64:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007e68:	3301      	adds	r3, #1
 8007e6a:	d003      	beq.n	8007e74 <_fwalk_sglue+0x38>
 8007e6c:	4629      	mov	r1, r5
 8007e6e:	4638      	mov	r0, r7
 8007e70:	47c0      	blx	r8
 8007e72:	4306      	orrs	r6, r0
 8007e74:	3568      	adds	r5, #104	@ 0x68
 8007e76:	e7e9      	b.n	8007e4c <_fwalk_sglue+0x10>

08007e78 <iprintf>:
 8007e78:	b40f      	push	{r0, r1, r2, r3}
 8007e7a:	b507      	push	{r0, r1, r2, lr}
 8007e7c:	4906      	ldr	r1, [pc, #24]	@ (8007e98 <iprintf+0x20>)
 8007e7e:	ab04      	add	r3, sp, #16
 8007e80:	6808      	ldr	r0, [r1, #0]
 8007e82:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e86:	6881      	ldr	r1, [r0, #8]
 8007e88:	9301      	str	r3, [sp, #4]
 8007e8a:	f000 fc89 	bl	80087a0 <_vfiprintf_r>
 8007e8e:	b003      	add	sp, #12
 8007e90:	f85d eb04 	ldr.w	lr, [sp], #4
 8007e94:	b004      	add	sp, #16
 8007e96:	4770      	bx	lr
 8007e98:	20000300 	.word	0x20000300

08007e9c <__srget_r>:
 8007e9c:	b538      	push	{r3, r4, r5, lr}
 8007e9e:	460c      	mov	r4, r1
 8007ea0:	4605      	mov	r5, r0
 8007ea2:	b118      	cbz	r0, 8007eac <__srget_r+0x10>
 8007ea4:	6a03      	ldr	r3, [r0, #32]
 8007ea6:	b90b      	cbnz	r3, 8007eac <__srget_r+0x10>
 8007ea8:	f7ff ff68 	bl	8007d7c <__sinit>
 8007eac:	4621      	mov	r1, r4
 8007eae:	4628      	mov	r0, r5
 8007eb0:	f000 ff8c 	bl	8008dcc <__srefill_r>
 8007eb4:	b938      	cbnz	r0, 8007ec6 <__srget_r+0x2a>
 8007eb6:	6863      	ldr	r3, [r4, #4]
 8007eb8:	3b01      	subs	r3, #1
 8007eba:	6063      	str	r3, [r4, #4]
 8007ebc:	6823      	ldr	r3, [r4, #0]
 8007ebe:	1c5a      	adds	r2, r3, #1
 8007ec0:	6022      	str	r2, [r4, #0]
 8007ec2:	7818      	ldrb	r0, [r3, #0]
 8007ec4:	bd38      	pop	{r3, r4, r5, pc}
 8007ec6:	f04f 30ff 	mov.w	r0, #4294967295
 8007eca:	e7fb      	b.n	8007ec4 <__srget_r+0x28>

08007ecc <setvbuf>:
 8007ecc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007ed0:	461d      	mov	r5, r3
 8007ed2:	4b57      	ldr	r3, [pc, #348]	@ (8008030 <setvbuf+0x164>)
 8007ed4:	681f      	ldr	r7, [r3, #0]
 8007ed6:	4604      	mov	r4, r0
 8007ed8:	460e      	mov	r6, r1
 8007eda:	4690      	mov	r8, r2
 8007edc:	b127      	cbz	r7, 8007ee8 <setvbuf+0x1c>
 8007ede:	6a3b      	ldr	r3, [r7, #32]
 8007ee0:	b913      	cbnz	r3, 8007ee8 <setvbuf+0x1c>
 8007ee2:	4638      	mov	r0, r7
 8007ee4:	f7ff ff4a 	bl	8007d7c <__sinit>
 8007ee8:	f1b8 0f02 	cmp.w	r8, #2
 8007eec:	d006      	beq.n	8007efc <setvbuf+0x30>
 8007eee:	f1b8 0f01 	cmp.w	r8, #1
 8007ef2:	f200 809a 	bhi.w	800802a <setvbuf+0x15e>
 8007ef6:	2d00      	cmp	r5, #0
 8007ef8:	f2c0 8097 	blt.w	800802a <setvbuf+0x15e>
 8007efc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007efe:	07d9      	lsls	r1, r3, #31
 8007f00:	d405      	bmi.n	8007f0e <setvbuf+0x42>
 8007f02:	89a3      	ldrh	r3, [r4, #12]
 8007f04:	059a      	lsls	r2, r3, #22
 8007f06:	d402      	bmi.n	8007f0e <setvbuf+0x42>
 8007f08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f0a:	f000 f9a2 	bl	8008252 <__retarget_lock_acquire_recursive>
 8007f0e:	4621      	mov	r1, r4
 8007f10:	4638      	mov	r0, r7
 8007f12:	f7ff fde5 	bl	8007ae0 <_fflush_r>
 8007f16:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007f18:	b141      	cbz	r1, 8007f2c <setvbuf+0x60>
 8007f1a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007f1e:	4299      	cmp	r1, r3
 8007f20:	d002      	beq.n	8007f28 <setvbuf+0x5c>
 8007f22:	4638      	mov	r0, r7
 8007f24:	f000 f9ba 	bl	800829c <_free_r>
 8007f28:	2300      	movs	r3, #0
 8007f2a:	6363      	str	r3, [r4, #52]	@ 0x34
 8007f2c:	2300      	movs	r3, #0
 8007f2e:	61a3      	str	r3, [r4, #24]
 8007f30:	6063      	str	r3, [r4, #4]
 8007f32:	89a3      	ldrh	r3, [r4, #12]
 8007f34:	061b      	lsls	r3, r3, #24
 8007f36:	d503      	bpl.n	8007f40 <setvbuf+0x74>
 8007f38:	6921      	ldr	r1, [r4, #16]
 8007f3a:	4638      	mov	r0, r7
 8007f3c:	f000 f9ae 	bl	800829c <_free_r>
 8007f40:	89a3      	ldrh	r3, [r4, #12]
 8007f42:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8007f46:	f023 0303 	bic.w	r3, r3, #3
 8007f4a:	f1b8 0f02 	cmp.w	r8, #2
 8007f4e:	81a3      	strh	r3, [r4, #12]
 8007f50:	d061      	beq.n	8008016 <setvbuf+0x14a>
 8007f52:	ab01      	add	r3, sp, #4
 8007f54:	466a      	mov	r2, sp
 8007f56:	4621      	mov	r1, r4
 8007f58:	4638      	mov	r0, r7
 8007f5a:	f000 fec7 	bl	8008cec <__swhatbuf_r>
 8007f5e:	89a3      	ldrh	r3, [r4, #12]
 8007f60:	4318      	orrs	r0, r3
 8007f62:	81a0      	strh	r0, [r4, #12]
 8007f64:	bb2d      	cbnz	r5, 8007fb2 <setvbuf+0xe6>
 8007f66:	9d00      	ldr	r5, [sp, #0]
 8007f68:	4628      	mov	r0, r5
 8007f6a:	f000 f9e1 	bl	8008330 <malloc>
 8007f6e:	4606      	mov	r6, r0
 8007f70:	2800      	cmp	r0, #0
 8007f72:	d152      	bne.n	800801a <setvbuf+0x14e>
 8007f74:	f8dd 9000 	ldr.w	r9, [sp]
 8007f78:	45a9      	cmp	r9, r5
 8007f7a:	d140      	bne.n	8007ffe <setvbuf+0x132>
 8007f7c:	f04f 35ff 	mov.w	r5, #4294967295
 8007f80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f84:	f043 0202 	orr.w	r2, r3, #2
 8007f88:	81a2      	strh	r2, [r4, #12]
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	60a2      	str	r2, [r4, #8]
 8007f8e:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8007f92:	6022      	str	r2, [r4, #0]
 8007f94:	6122      	str	r2, [r4, #16]
 8007f96:	2201      	movs	r2, #1
 8007f98:	6162      	str	r2, [r4, #20]
 8007f9a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007f9c:	07d6      	lsls	r6, r2, #31
 8007f9e:	d404      	bmi.n	8007faa <setvbuf+0xde>
 8007fa0:	0598      	lsls	r0, r3, #22
 8007fa2:	d402      	bmi.n	8007faa <setvbuf+0xde>
 8007fa4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007fa6:	f000 f955 	bl	8008254 <__retarget_lock_release_recursive>
 8007faa:	4628      	mov	r0, r5
 8007fac:	b003      	add	sp, #12
 8007fae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007fb2:	2e00      	cmp	r6, #0
 8007fb4:	d0d8      	beq.n	8007f68 <setvbuf+0x9c>
 8007fb6:	6a3b      	ldr	r3, [r7, #32]
 8007fb8:	b913      	cbnz	r3, 8007fc0 <setvbuf+0xf4>
 8007fba:	4638      	mov	r0, r7
 8007fbc:	f7ff fede 	bl	8007d7c <__sinit>
 8007fc0:	f1b8 0f01 	cmp.w	r8, #1
 8007fc4:	bf08      	it	eq
 8007fc6:	89a3      	ldrheq	r3, [r4, #12]
 8007fc8:	6026      	str	r6, [r4, #0]
 8007fca:	bf04      	itt	eq
 8007fcc:	f043 0301 	orreq.w	r3, r3, #1
 8007fd0:	81a3      	strheq	r3, [r4, #12]
 8007fd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007fd6:	f013 0208 	ands.w	r2, r3, #8
 8007fda:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8007fde:	d01e      	beq.n	800801e <setvbuf+0x152>
 8007fe0:	07d9      	lsls	r1, r3, #31
 8007fe2:	bf41      	itttt	mi
 8007fe4:	2200      	movmi	r2, #0
 8007fe6:	426d      	negmi	r5, r5
 8007fe8:	60a2      	strmi	r2, [r4, #8]
 8007fea:	61a5      	strmi	r5, [r4, #24]
 8007fec:	bf58      	it	pl
 8007fee:	60a5      	strpl	r5, [r4, #8]
 8007ff0:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007ff2:	07d2      	lsls	r2, r2, #31
 8007ff4:	d401      	bmi.n	8007ffa <setvbuf+0x12e>
 8007ff6:	059b      	lsls	r3, r3, #22
 8007ff8:	d513      	bpl.n	8008022 <setvbuf+0x156>
 8007ffa:	2500      	movs	r5, #0
 8007ffc:	e7d5      	b.n	8007faa <setvbuf+0xde>
 8007ffe:	4648      	mov	r0, r9
 8008000:	f000 f996 	bl	8008330 <malloc>
 8008004:	4606      	mov	r6, r0
 8008006:	2800      	cmp	r0, #0
 8008008:	d0b8      	beq.n	8007f7c <setvbuf+0xb0>
 800800a:	89a3      	ldrh	r3, [r4, #12]
 800800c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008010:	81a3      	strh	r3, [r4, #12]
 8008012:	464d      	mov	r5, r9
 8008014:	e7cf      	b.n	8007fb6 <setvbuf+0xea>
 8008016:	2500      	movs	r5, #0
 8008018:	e7b2      	b.n	8007f80 <setvbuf+0xb4>
 800801a:	46a9      	mov	r9, r5
 800801c:	e7f5      	b.n	800800a <setvbuf+0x13e>
 800801e:	60a2      	str	r2, [r4, #8]
 8008020:	e7e6      	b.n	8007ff0 <setvbuf+0x124>
 8008022:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008024:	f000 f916 	bl	8008254 <__retarget_lock_release_recursive>
 8008028:	e7e7      	b.n	8007ffa <setvbuf+0x12e>
 800802a:	f04f 35ff 	mov.w	r5, #4294967295
 800802e:	e7bc      	b.n	8007faa <setvbuf+0xde>
 8008030:	20000300 	.word	0x20000300

08008034 <__sread>:
 8008034:	b510      	push	{r4, lr}
 8008036:	460c      	mov	r4, r1
 8008038:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800803c:	f000 f8ba 	bl	80081b4 <_read_r>
 8008040:	2800      	cmp	r0, #0
 8008042:	bfab      	itete	ge
 8008044:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008046:	89a3      	ldrhlt	r3, [r4, #12]
 8008048:	181b      	addge	r3, r3, r0
 800804a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800804e:	bfac      	ite	ge
 8008050:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008052:	81a3      	strhlt	r3, [r4, #12]
 8008054:	bd10      	pop	{r4, pc}

08008056 <__swrite>:
 8008056:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800805a:	461f      	mov	r7, r3
 800805c:	898b      	ldrh	r3, [r1, #12]
 800805e:	05db      	lsls	r3, r3, #23
 8008060:	4605      	mov	r5, r0
 8008062:	460c      	mov	r4, r1
 8008064:	4616      	mov	r6, r2
 8008066:	d505      	bpl.n	8008074 <__swrite+0x1e>
 8008068:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800806c:	2302      	movs	r3, #2
 800806e:	2200      	movs	r2, #0
 8008070:	f000 f88e 	bl	8008190 <_lseek_r>
 8008074:	89a3      	ldrh	r3, [r4, #12]
 8008076:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800807a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800807e:	81a3      	strh	r3, [r4, #12]
 8008080:	4632      	mov	r2, r6
 8008082:	463b      	mov	r3, r7
 8008084:	4628      	mov	r0, r5
 8008086:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800808a:	f000 b8a5 	b.w	80081d8 <_write_r>

0800808e <__sseek>:
 800808e:	b510      	push	{r4, lr}
 8008090:	460c      	mov	r4, r1
 8008092:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008096:	f000 f87b 	bl	8008190 <_lseek_r>
 800809a:	1c43      	adds	r3, r0, #1
 800809c:	89a3      	ldrh	r3, [r4, #12]
 800809e:	bf15      	itete	ne
 80080a0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80080a2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80080a6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80080aa:	81a3      	strheq	r3, [r4, #12]
 80080ac:	bf18      	it	ne
 80080ae:	81a3      	strhne	r3, [r4, #12]
 80080b0:	bd10      	pop	{r4, pc}

080080b2 <__sclose>:
 80080b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080b6:	f000 b85b 	b.w	8008170 <_close_r>

080080ba <_vsniprintf_r>:
 80080ba:	b530      	push	{r4, r5, lr}
 80080bc:	4614      	mov	r4, r2
 80080be:	2c00      	cmp	r4, #0
 80080c0:	b09b      	sub	sp, #108	@ 0x6c
 80080c2:	4605      	mov	r5, r0
 80080c4:	461a      	mov	r2, r3
 80080c6:	da05      	bge.n	80080d4 <_vsniprintf_r+0x1a>
 80080c8:	238b      	movs	r3, #139	@ 0x8b
 80080ca:	6003      	str	r3, [r0, #0]
 80080cc:	f04f 30ff 	mov.w	r0, #4294967295
 80080d0:	b01b      	add	sp, #108	@ 0x6c
 80080d2:	bd30      	pop	{r4, r5, pc}
 80080d4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80080d8:	f8ad 300c 	strh.w	r3, [sp, #12]
 80080dc:	bf14      	ite	ne
 80080de:	f104 33ff 	addne.w	r3, r4, #4294967295
 80080e2:	4623      	moveq	r3, r4
 80080e4:	9302      	str	r3, [sp, #8]
 80080e6:	9305      	str	r3, [sp, #20]
 80080e8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80080ec:	9100      	str	r1, [sp, #0]
 80080ee:	9104      	str	r1, [sp, #16]
 80080f0:	f8ad 300e 	strh.w	r3, [sp, #14]
 80080f4:	4669      	mov	r1, sp
 80080f6:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80080f8:	f000 fa2c 	bl	8008554 <_svfiprintf_r>
 80080fc:	1c43      	adds	r3, r0, #1
 80080fe:	bfbc      	itt	lt
 8008100:	238b      	movlt	r3, #139	@ 0x8b
 8008102:	602b      	strlt	r3, [r5, #0]
 8008104:	2c00      	cmp	r4, #0
 8008106:	d0e3      	beq.n	80080d0 <_vsniprintf_r+0x16>
 8008108:	9b00      	ldr	r3, [sp, #0]
 800810a:	2200      	movs	r2, #0
 800810c:	701a      	strb	r2, [r3, #0]
 800810e:	e7df      	b.n	80080d0 <_vsniprintf_r+0x16>

08008110 <vsniprintf>:
 8008110:	b507      	push	{r0, r1, r2, lr}
 8008112:	9300      	str	r3, [sp, #0]
 8008114:	4613      	mov	r3, r2
 8008116:	460a      	mov	r2, r1
 8008118:	4601      	mov	r1, r0
 800811a:	4803      	ldr	r0, [pc, #12]	@ (8008128 <vsniprintf+0x18>)
 800811c:	6800      	ldr	r0, [r0, #0]
 800811e:	f7ff ffcc 	bl	80080ba <_vsniprintf_r>
 8008122:	b003      	add	sp, #12
 8008124:	f85d fb04 	ldr.w	pc, [sp], #4
 8008128:	20000300 	.word	0x20000300

0800812c <memset>:
 800812c:	4402      	add	r2, r0
 800812e:	4603      	mov	r3, r0
 8008130:	4293      	cmp	r3, r2
 8008132:	d100      	bne.n	8008136 <memset+0xa>
 8008134:	4770      	bx	lr
 8008136:	f803 1b01 	strb.w	r1, [r3], #1
 800813a:	e7f9      	b.n	8008130 <memset+0x4>

0800813c <strcasecmp>:
 800813c:	b530      	push	{r4, r5, lr}
 800813e:	4d0b      	ldr	r5, [pc, #44]	@ (800816c <strcasecmp+0x30>)
 8008140:	4604      	mov	r4, r0
 8008142:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008146:	5cea      	ldrb	r2, [r5, r3]
 8008148:	f002 0203 	and.w	r2, r2, #3
 800814c:	2a01      	cmp	r2, #1
 800814e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008152:	5ca8      	ldrb	r0, [r5, r2]
 8008154:	f000 0003 	and.w	r0, r0, #3
 8008158:	bf08      	it	eq
 800815a:	3320      	addeq	r3, #32
 800815c:	2801      	cmp	r0, #1
 800815e:	bf08      	it	eq
 8008160:	3220      	addeq	r2, #32
 8008162:	1a98      	subs	r0, r3, r2
 8008164:	d101      	bne.n	800816a <strcasecmp+0x2e>
 8008166:	2a00      	cmp	r2, #0
 8008168:	d1eb      	bne.n	8008142 <strcasecmp+0x6>
 800816a:	bd30      	pop	{r4, r5, pc}
 800816c:	0800afcf 	.word	0x0800afcf

08008170 <_close_r>:
 8008170:	b538      	push	{r3, r4, r5, lr}
 8008172:	4d06      	ldr	r5, [pc, #24]	@ (800818c <_close_r+0x1c>)
 8008174:	2300      	movs	r3, #0
 8008176:	4604      	mov	r4, r0
 8008178:	4608      	mov	r0, r1
 800817a:	602b      	str	r3, [r5, #0]
 800817c:	f7f8 fe91 	bl	8000ea2 <_close>
 8008180:	1c43      	adds	r3, r0, #1
 8008182:	d102      	bne.n	800818a <_close_r+0x1a>
 8008184:	682b      	ldr	r3, [r5, #0]
 8008186:	b103      	cbz	r3, 800818a <_close_r+0x1a>
 8008188:	6023      	str	r3, [r4, #0]
 800818a:	bd38      	pop	{r3, r4, r5, pc}
 800818c:	20001500 	.word	0x20001500

08008190 <_lseek_r>:
 8008190:	b538      	push	{r3, r4, r5, lr}
 8008192:	4d07      	ldr	r5, [pc, #28]	@ (80081b0 <_lseek_r+0x20>)
 8008194:	4604      	mov	r4, r0
 8008196:	4608      	mov	r0, r1
 8008198:	4611      	mov	r1, r2
 800819a:	2200      	movs	r2, #0
 800819c:	602a      	str	r2, [r5, #0]
 800819e:	461a      	mov	r2, r3
 80081a0:	f7f8 fea6 	bl	8000ef0 <_lseek>
 80081a4:	1c43      	adds	r3, r0, #1
 80081a6:	d102      	bne.n	80081ae <_lseek_r+0x1e>
 80081a8:	682b      	ldr	r3, [r5, #0]
 80081aa:	b103      	cbz	r3, 80081ae <_lseek_r+0x1e>
 80081ac:	6023      	str	r3, [r4, #0]
 80081ae:	bd38      	pop	{r3, r4, r5, pc}
 80081b0:	20001500 	.word	0x20001500

080081b4 <_read_r>:
 80081b4:	b538      	push	{r3, r4, r5, lr}
 80081b6:	4d07      	ldr	r5, [pc, #28]	@ (80081d4 <_read_r+0x20>)
 80081b8:	4604      	mov	r4, r0
 80081ba:	4608      	mov	r0, r1
 80081bc:	4611      	mov	r1, r2
 80081be:	2200      	movs	r2, #0
 80081c0:	602a      	str	r2, [r5, #0]
 80081c2:	461a      	mov	r2, r3
 80081c4:	f7ff fa78 	bl	80076b8 <_read>
 80081c8:	1c43      	adds	r3, r0, #1
 80081ca:	d102      	bne.n	80081d2 <_read_r+0x1e>
 80081cc:	682b      	ldr	r3, [r5, #0]
 80081ce:	b103      	cbz	r3, 80081d2 <_read_r+0x1e>
 80081d0:	6023      	str	r3, [r4, #0]
 80081d2:	bd38      	pop	{r3, r4, r5, pc}
 80081d4:	20001500 	.word	0x20001500

080081d8 <_write_r>:
 80081d8:	b538      	push	{r3, r4, r5, lr}
 80081da:	4d07      	ldr	r5, [pc, #28]	@ (80081f8 <_write_r+0x20>)
 80081dc:	4604      	mov	r4, r0
 80081de:	4608      	mov	r0, r1
 80081e0:	4611      	mov	r1, r2
 80081e2:	2200      	movs	r2, #0
 80081e4:	602a      	str	r2, [r5, #0]
 80081e6:	461a      	mov	r2, r3
 80081e8:	f7ff fa20 	bl	800762c <_write>
 80081ec:	1c43      	adds	r3, r0, #1
 80081ee:	d102      	bne.n	80081f6 <_write_r+0x1e>
 80081f0:	682b      	ldr	r3, [r5, #0]
 80081f2:	b103      	cbz	r3, 80081f6 <_write_r+0x1e>
 80081f4:	6023      	str	r3, [r4, #0]
 80081f6:	bd38      	pop	{r3, r4, r5, pc}
 80081f8:	20001500 	.word	0x20001500

080081fc <__errno>:
 80081fc:	4b01      	ldr	r3, [pc, #4]	@ (8008204 <__errno+0x8>)
 80081fe:	6818      	ldr	r0, [r3, #0]
 8008200:	4770      	bx	lr
 8008202:	bf00      	nop
 8008204:	20000300 	.word	0x20000300

08008208 <__libc_init_array>:
 8008208:	b570      	push	{r4, r5, r6, lr}
 800820a:	4d0d      	ldr	r5, [pc, #52]	@ (8008240 <__libc_init_array+0x38>)
 800820c:	4c0d      	ldr	r4, [pc, #52]	@ (8008244 <__libc_init_array+0x3c>)
 800820e:	1b64      	subs	r4, r4, r5
 8008210:	10a4      	asrs	r4, r4, #2
 8008212:	2600      	movs	r6, #0
 8008214:	42a6      	cmp	r6, r4
 8008216:	d109      	bne.n	800822c <__libc_init_array+0x24>
 8008218:	4d0b      	ldr	r5, [pc, #44]	@ (8008248 <__libc_init_array+0x40>)
 800821a:	4c0c      	ldr	r4, [pc, #48]	@ (800824c <__libc_init_array+0x44>)
 800821c:	f000 ff60 	bl	80090e0 <_init>
 8008220:	1b64      	subs	r4, r4, r5
 8008222:	10a4      	asrs	r4, r4, #2
 8008224:	2600      	movs	r6, #0
 8008226:	42a6      	cmp	r6, r4
 8008228:	d105      	bne.n	8008236 <__libc_init_array+0x2e>
 800822a:	bd70      	pop	{r4, r5, r6, pc}
 800822c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008230:	4798      	blx	r3
 8008232:	3601      	adds	r6, #1
 8008234:	e7ee      	b.n	8008214 <__libc_init_array+0xc>
 8008236:	f855 3b04 	ldr.w	r3, [r5], #4
 800823a:	4798      	blx	r3
 800823c:	3601      	adds	r6, #1
 800823e:	e7f2      	b.n	8008226 <__libc_init_array+0x1e>
 8008240:	0800b10c 	.word	0x0800b10c
 8008244:	0800b10c 	.word	0x0800b10c
 8008248:	0800b10c 	.word	0x0800b10c
 800824c:	0800b110 	.word	0x0800b110

08008250 <__retarget_lock_init_recursive>:
 8008250:	4770      	bx	lr

08008252 <__retarget_lock_acquire_recursive>:
 8008252:	4770      	bx	lr

08008254 <__retarget_lock_release_recursive>:
 8008254:	4770      	bx	lr
	...

08008258 <read>:
 8008258:	4613      	mov	r3, r2
 800825a:	460a      	mov	r2, r1
 800825c:	4601      	mov	r1, r0
 800825e:	4802      	ldr	r0, [pc, #8]	@ (8008268 <read+0x10>)
 8008260:	6800      	ldr	r0, [r0, #0]
 8008262:	f7ff bfa7 	b.w	80081b4 <_read_r>
 8008266:	bf00      	nop
 8008268:	20000300 	.word	0x20000300

0800826c <write>:
 800826c:	4613      	mov	r3, r2
 800826e:	460a      	mov	r2, r1
 8008270:	4601      	mov	r1, r0
 8008272:	4802      	ldr	r0, [pc, #8]	@ (800827c <write+0x10>)
 8008274:	6800      	ldr	r0, [r0, #0]
 8008276:	f7ff bfaf 	b.w	80081d8 <_write_r>
 800827a:	bf00      	nop
 800827c:	20000300 	.word	0x20000300

08008280 <memcpy>:
 8008280:	440a      	add	r2, r1
 8008282:	4291      	cmp	r1, r2
 8008284:	f100 33ff 	add.w	r3, r0, #4294967295
 8008288:	d100      	bne.n	800828c <memcpy+0xc>
 800828a:	4770      	bx	lr
 800828c:	b510      	push	{r4, lr}
 800828e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008292:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008296:	4291      	cmp	r1, r2
 8008298:	d1f9      	bne.n	800828e <memcpy+0xe>
 800829a:	bd10      	pop	{r4, pc}

0800829c <_free_r>:
 800829c:	b538      	push	{r3, r4, r5, lr}
 800829e:	4605      	mov	r5, r0
 80082a0:	2900      	cmp	r1, #0
 80082a2:	d041      	beq.n	8008328 <_free_r+0x8c>
 80082a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80082a8:	1f0c      	subs	r4, r1, #4
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	bfb8      	it	lt
 80082ae:	18e4      	addlt	r4, r4, r3
 80082b0:	f000 f8e8 	bl	8008484 <__malloc_lock>
 80082b4:	4a1d      	ldr	r2, [pc, #116]	@ (800832c <_free_r+0x90>)
 80082b6:	6813      	ldr	r3, [r2, #0]
 80082b8:	b933      	cbnz	r3, 80082c8 <_free_r+0x2c>
 80082ba:	6063      	str	r3, [r4, #4]
 80082bc:	6014      	str	r4, [r2, #0]
 80082be:	4628      	mov	r0, r5
 80082c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80082c4:	f000 b8e4 	b.w	8008490 <__malloc_unlock>
 80082c8:	42a3      	cmp	r3, r4
 80082ca:	d908      	bls.n	80082de <_free_r+0x42>
 80082cc:	6820      	ldr	r0, [r4, #0]
 80082ce:	1821      	adds	r1, r4, r0
 80082d0:	428b      	cmp	r3, r1
 80082d2:	bf01      	itttt	eq
 80082d4:	6819      	ldreq	r1, [r3, #0]
 80082d6:	685b      	ldreq	r3, [r3, #4]
 80082d8:	1809      	addeq	r1, r1, r0
 80082da:	6021      	streq	r1, [r4, #0]
 80082dc:	e7ed      	b.n	80082ba <_free_r+0x1e>
 80082de:	461a      	mov	r2, r3
 80082e0:	685b      	ldr	r3, [r3, #4]
 80082e2:	b10b      	cbz	r3, 80082e8 <_free_r+0x4c>
 80082e4:	42a3      	cmp	r3, r4
 80082e6:	d9fa      	bls.n	80082de <_free_r+0x42>
 80082e8:	6811      	ldr	r1, [r2, #0]
 80082ea:	1850      	adds	r0, r2, r1
 80082ec:	42a0      	cmp	r0, r4
 80082ee:	d10b      	bne.n	8008308 <_free_r+0x6c>
 80082f0:	6820      	ldr	r0, [r4, #0]
 80082f2:	4401      	add	r1, r0
 80082f4:	1850      	adds	r0, r2, r1
 80082f6:	4283      	cmp	r3, r0
 80082f8:	6011      	str	r1, [r2, #0]
 80082fa:	d1e0      	bne.n	80082be <_free_r+0x22>
 80082fc:	6818      	ldr	r0, [r3, #0]
 80082fe:	685b      	ldr	r3, [r3, #4]
 8008300:	6053      	str	r3, [r2, #4]
 8008302:	4408      	add	r0, r1
 8008304:	6010      	str	r0, [r2, #0]
 8008306:	e7da      	b.n	80082be <_free_r+0x22>
 8008308:	d902      	bls.n	8008310 <_free_r+0x74>
 800830a:	230c      	movs	r3, #12
 800830c:	602b      	str	r3, [r5, #0]
 800830e:	e7d6      	b.n	80082be <_free_r+0x22>
 8008310:	6820      	ldr	r0, [r4, #0]
 8008312:	1821      	adds	r1, r4, r0
 8008314:	428b      	cmp	r3, r1
 8008316:	bf04      	itt	eq
 8008318:	6819      	ldreq	r1, [r3, #0]
 800831a:	685b      	ldreq	r3, [r3, #4]
 800831c:	6063      	str	r3, [r4, #4]
 800831e:	bf04      	itt	eq
 8008320:	1809      	addeq	r1, r1, r0
 8008322:	6021      	streq	r1, [r4, #0]
 8008324:	6054      	str	r4, [r2, #4]
 8008326:	e7ca      	b.n	80082be <_free_r+0x22>
 8008328:	bd38      	pop	{r3, r4, r5, pc}
 800832a:	bf00      	nop
 800832c:	2000150c 	.word	0x2000150c

08008330 <malloc>:
 8008330:	4b02      	ldr	r3, [pc, #8]	@ (800833c <malloc+0xc>)
 8008332:	4601      	mov	r1, r0
 8008334:	6818      	ldr	r0, [r3, #0]
 8008336:	f000 b825 	b.w	8008384 <_malloc_r>
 800833a:	bf00      	nop
 800833c:	20000300 	.word	0x20000300

08008340 <sbrk_aligned>:
 8008340:	b570      	push	{r4, r5, r6, lr}
 8008342:	4e0f      	ldr	r6, [pc, #60]	@ (8008380 <sbrk_aligned+0x40>)
 8008344:	460c      	mov	r4, r1
 8008346:	6831      	ldr	r1, [r6, #0]
 8008348:	4605      	mov	r5, r0
 800834a:	b911      	cbnz	r1, 8008352 <sbrk_aligned+0x12>
 800834c:	f000 fe82 	bl	8009054 <_sbrk_r>
 8008350:	6030      	str	r0, [r6, #0]
 8008352:	4621      	mov	r1, r4
 8008354:	4628      	mov	r0, r5
 8008356:	f000 fe7d 	bl	8009054 <_sbrk_r>
 800835a:	1c43      	adds	r3, r0, #1
 800835c:	d103      	bne.n	8008366 <sbrk_aligned+0x26>
 800835e:	f04f 34ff 	mov.w	r4, #4294967295
 8008362:	4620      	mov	r0, r4
 8008364:	bd70      	pop	{r4, r5, r6, pc}
 8008366:	1cc4      	adds	r4, r0, #3
 8008368:	f024 0403 	bic.w	r4, r4, #3
 800836c:	42a0      	cmp	r0, r4
 800836e:	d0f8      	beq.n	8008362 <sbrk_aligned+0x22>
 8008370:	1a21      	subs	r1, r4, r0
 8008372:	4628      	mov	r0, r5
 8008374:	f000 fe6e 	bl	8009054 <_sbrk_r>
 8008378:	3001      	adds	r0, #1
 800837a:	d1f2      	bne.n	8008362 <sbrk_aligned+0x22>
 800837c:	e7ef      	b.n	800835e <sbrk_aligned+0x1e>
 800837e:	bf00      	nop
 8008380:	20001508 	.word	0x20001508

08008384 <_malloc_r>:
 8008384:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008388:	1ccd      	adds	r5, r1, #3
 800838a:	f025 0503 	bic.w	r5, r5, #3
 800838e:	3508      	adds	r5, #8
 8008390:	2d0c      	cmp	r5, #12
 8008392:	bf38      	it	cc
 8008394:	250c      	movcc	r5, #12
 8008396:	2d00      	cmp	r5, #0
 8008398:	4606      	mov	r6, r0
 800839a:	db01      	blt.n	80083a0 <_malloc_r+0x1c>
 800839c:	42a9      	cmp	r1, r5
 800839e:	d904      	bls.n	80083aa <_malloc_r+0x26>
 80083a0:	230c      	movs	r3, #12
 80083a2:	6033      	str	r3, [r6, #0]
 80083a4:	2000      	movs	r0, #0
 80083a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80083aa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008480 <_malloc_r+0xfc>
 80083ae:	f000 f869 	bl	8008484 <__malloc_lock>
 80083b2:	f8d8 3000 	ldr.w	r3, [r8]
 80083b6:	461c      	mov	r4, r3
 80083b8:	bb44      	cbnz	r4, 800840c <_malloc_r+0x88>
 80083ba:	4629      	mov	r1, r5
 80083bc:	4630      	mov	r0, r6
 80083be:	f7ff ffbf 	bl	8008340 <sbrk_aligned>
 80083c2:	1c43      	adds	r3, r0, #1
 80083c4:	4604      	mov	r4, r0
 80083c6:	d158      	bne.n	800847a <_malloc_r+0xf6>
 80083c8:	f8d8 4000 	ldr.w	r4, [r8]
 80083cc:	4627      	mov	r7, r4
 80083ce:	2f00      	cmp	r7, #0
 80083d0:	d143      	bne.n	800845a <_malloc_r+0xd6>
 80083d2:	2c00      	cmp	r4, #0
 80083d4:	d04b      	beq.n	800846e <_malloc_r+0xea>
 80083d6:	6823      	ldr	r3, [r4, #0]
 80083d8:	4639      	mov	r1, r7
 80083da:	4630      	mov	r0, r6
 80083dc:	eb04 0903 	add.w	r9, r4, r3
 80083e0:	f000 fe38 	bl	8009054 <_sbrk_r>
 80083e4:	4581      	cmp	r9, r0
 80083e6:	d142      	bne.n	800846e <_malloc_r+0xea>
 80083e8:	6821      	ldr	r1, [r4, #0]
 80083ea:	1a6d      	subs	r5, r5, r1
 80083ec:	4629      	mov	r1, r5
 80083ee:	4630      	mov	r0, r6
 80083f0:	f7ff ffa6 	bl	8008340 <sbrk_aligned>
 80083f4:	3001      	adds	r0, #1
 80083f6:	d03a      	beq.n	800846e <_malloc_r+0xea>
 80083f8:	6823      	ldr	r3, [r4, #0]
 80083fa:	442b      	add	r3, r5
 80083fc:	6023      	str	r3, [r4, #0]
 80083fe:	f8d8 3000 	ldr.w	r3, [r8]
 8008402:	685a      	ldr	r2, [r3, #4]
 8008404:	bb62      	cbnz	r2, 8008460 <_malloc_r+0xdc>
 8008406:	f8c8 7000 	str.w	r7, [r8]
 800840a:	e00f      	b.n	800842c <_malloc_r+0xa8>
 800840c:	6822      	ldr	r2, [r4, #0]
 800840e:	1b52      	subs	r2, r2, r5
 8008410:	d420      	bmi.n	8008454 <_malloc_r+0xd0>
 8008412:	2a0b      	cmp	r2, #11
 8008414:	d917      	bls.n	8008446 <_malloc_r+0xc2>
 8008416:	1961      	adds	r1, r4, r5
 8008418:	42a3      	cmp	r3, r4
 800841a:	6025      	str	r5, [r4, #0]
 800841c:	bf18      	it	ne
 800841e:	6059      	strne	r1, [r3, #4]
 8008420:	6863      	ldr	r3, [r4, #4]
 8008422:	bf08      	it	eq
 8008424:	f8c8 1000 	streq.w	r1, [r8]
 8008428:	5162      	str	r2, [r4, r5]
 800842a:	604b      	str	r3, [r1, #4]
 800842c:	4630      	mov	r0, r6
 800842e:	f000 f82f 	bl	8008490 <__malloc_unlock>
 8008432:	f104 000b 	add.w	r0, r4, #11
 8008436:	1d23      	adds	r3, r4, #4
 8008438:	f020 0007 	bic.w	r0, r0, #7
 800843c:	1ac2      	subs	r2, r0, r3
 800843e:	bf1c      	itt	ne
 8008440:	1a1b      	subne	r3, r3, r0
 8008442:	50a3      	strne	r3, [r4, r2]
 8008444:	e7af      	b.n	80083a6 <_malloc_r+0x22>
 8008446:	6862      	ldr	r2, [r4, #4]
 8008448:	42a3      	cmp	r3, r4
 800844a:	bf0c      	ite	eq
 800844c:	f8c8 2000 	streq.w	r2, [r8]
 8008450:	605a      	strne	r2, [r3, #4]
 8008452:	e7eb      	b.n	800842c <_malloc_r+0xa8>
 8008454:	4623      	mov	r3, r4
 8008456:	6864      	ldr	r4, [r4, #4]
 8008458:	e7ae      	b.n	80083b8 <_malloc_r+0x34>
 800845a:	463c      	mov	r4, r7
 800845c:	687f      	ldr	r7, [r7, #4]
 800845e:	e7b6      	b.n	80083ce <_malloc_r+0x4a>
 8008460:	461a      	mov	r2, r3
 8008462:	685b      	ldr	r3, [r3, #4]
 8008464:	42a3      	cmp	r3, r4
 8008466:	d1fb      	bne.n	8008460 <_malloc_r+0xdc>
 8008468:	2300      	movs	r3, #0
 800846a:	6053      	str	r3, [r2, #4]
 800846c:	e7de      	b.n	800842c <_malloc_r+0xa8>
 800846e:	230c      	movs	r3, #12
 8008470:	6033      	str	r3, [r6, #0]
 8008472:	4630      	mov	r0, r6
 8008474:	f000 f80c 	bl	8008490 <__malloc_unlock>
 8008478:	e794      	b.n	80083a4 <_malloc_r+0x20>
 800847a:	6005      	str	r5, [r0, #0]
 800847c:	e7d6      	b.n	800842c <_malloc_r+0xa8>
 800847e:	bf00      	nop
 8008480:	2000150c 	.word	0x2000150c

08008484 <__malloc_lock>:
 8008484:	4801      	ldr	r0, [pc, #4]	@ (800848c <__malloc_lock+0x8>)
 8008486:	f7ff bee4 	b.w	8008252 <__retarget_lock_acquire_recursive>
 800848a:	bf00      	nop
 800848c:	20001504 	.word	0x20001504

08008490 <__malloc_unlock>:
 8008490:	4801      	ldr	r0, [pc, #4]	@ (8008498 <__malloc_unlock+0x8>)
 8008492:	f7ff bedf 	b.w	8008254 <__retarget_lock_release_recursive>
 8008496:	bf00      	nop
 8008498:	20001504 	.word	0x20001504

0800849c <__ssputs_r>:
 800849c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80084a0:	688e      	ldr	r6, [r1, #8]
 80084a2:	461f      	mov	r7, r3
 80084a4:	42be      	cmp	r6, r7
 80084a6:	680b      	ldr	r3, [r1, #0]
 80084a8:	4682      	mov	sl, r0
 80084aa:	460c      	mov	r4, r1
 80084ac:	4690      	mov	r8, r2
 80084ae:	d82d      	bhi.n	800850c <__ssputs_r+0x70>
 80084b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80084b4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80084b8:	d026      	beq.n	8008508 <__ssputs_r+0x6c>
 80084ba:	6965      	ldr	r5, [r4, #20]
 80084bc:	6909      	ldr	r1, [r1, #16]
 80084be:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80084c2:	eba3 0901 	sub.w	r9, r3, r1
 80084c6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80084ca:	1c7b      	adds	r3, r7, #1
 80084cc:	444b      	add	r3, r9
 80084ce:	106d      	asrs	r5, r5, #1
 80084d0:	429d      	cmp	r5, r3
 80084d2:	bf38      	it	cc
 80084d4:	461d      	movcc	r5, r3
 80084d6:	0553      	lsls	r3, r2, #21
 80084d8:	d527      	bpl.n	800852a <__ssputs_r+0x8e>
 80084da:	4629      	mov	r1, r5
 80084dc:	f7ff ff52 	bl	8008384 <_malloc_r>
 80084e0:	4606      	mov	r6, r0
 80084e2:	b360      	cbz	r0, 800853e <__ssputs_r+0xa2>
 80084e4:	6921      	ldr	r1, [r4, #16]
 80084e6:	464a      	mov	r2, r9
 80084e8:	f7ff feca 	bl	8008280 <memcpy>
 80084ec:	89a3      	ldrh	r3, [r4, #12]
 80084ee:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80084f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80084f6:	81a3      	strh	r3, [r4, #12]
 80084f8:	6126      	str	r6, [r4, #16]
 80084fa:	6165      	str	r5, [r4, #20]
 80084fc:	444e      	add	r6, r9
 80084fe:	eba5 0509 	sub.w	r5, r5, r9
 8008502:	6026      	str	r6, [r4, #0]
 8008504:	60a5      	str	r5, [r4, #8]
 8008506:	463e      	mov	r6, r7
 8008508:	42be      	cmp	r6, r7
 800850a:	d900      	bls.n	800850e <__ssputs_r+0x72>
 800850c:	463e      	mov	r6, r7
 800850e:	6820      	ldr	r0, [r4, #0]
 8008510:	4632      	mov	r2, r6
 8008512:	4641      	mov	r1, r8
 8008514:	f000 fd62 	bl	8008fdc <memmove>
 8008518:	68a3      	ldr	r3, [r4, #8]
 800851a:	1b9b      	subs	r3, r3, r6
 800851c:	60a3      	str	r3, [r4, #8]
 800851e:	6823      	ldr	r3, [r4, #0]
 8008520:	4433      	add	r3, r6
 8008522:	6023      	str	r3, [r4, #0]
 8008524:	2000      	movs	r0, #0
 8008526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800852a:	462a      	mov	r2, r5
 800852c:	f000 fda2 	bl	8009074 <_realloc_r>
 8008530:	4606      	mov	r6, r0
 8008532:	2800      	cmp	r0, #0
 8008534:	d1e0      	bne.n	80084f8 <__ssputs_r+0x5c>
 8008536:	6921      	ldr	r1, [r4, #16]
 8008538:	4650      	mov	r0, sl
 800853a:	f7ff feaf 	bl	800829c <_free_r>
 800853e:	230c      	movs	r3, #12
 8008540:	f8ca 3000 	str.w	r3, [sl]
 8008544:	89a3      	ldrh	r3, [r4, #12]
 8008546:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800854a:	81a3      	strh	r3, [r4, #12]
 800854c:	f04f 30ff 	mov.w	r0, #4294967295
 8008550:	e7e9      	b.n	8008526 <__ssputs_r+0x8a>
	...

08008554 <_svfiprintf_r>:
 8008554:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008558:	4698      	mov	r8, r3
 800855a:	898b      	ldrh	r3, [r1, #12]
 800855c:	061b      	lsls	r3, r3, #24
 800855e:	b09d      	sub	sp, #116	@ 0x74
 8008560:	4607      	mov	r7, r0
 8008562:	460d      	mov	r5, r1
 8008564:	4614      	mov	r4, r2
 8008566:	d510      	bpl.n	800858a <_svfiprintf_r+0x36>
 8008568:	690b      	ldr	r3, [r1, #16]
 800856a:	b973      	cbnz	r3, 800858a <_svfiprintf_r+0x36>
 800856c:	2140      	movs	r1, #64	@ 0x40
 800856e:	f7ff ff09 	bl	8008384 <_malloc_r>
 8008572:	6028      	str	r0, [r5, #0]
 8008574:	6128      	str	r0, [r5, #16]
 8008576:	b930      	cbnz	r0, 8008586 <_svfiprintf_r+0x32>
 8008578:	230c      	movs	r3, #12
 800857a:	603b      	str	r3, [r7, #0]
 800857c:	f04f 30ff 	mov.w	r0, #4294967295
 8008580:	b01d      	add	sp, #116	@ 0x74
 8008582:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008586:	2340      	movs	r3, #64	@ 0x40
 8008588:	616b      	str	r3, [r5, #20]
 800858a:	2300      	movs	r3, #0
 800858c:	9309      	str	r3, [sp, #36]	@ 0x24
 800858e:	2320      	movs	r3, #32
 8008590:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008594:	f8cd 800c 	str.w	r8, [sp, #12]
 8008598:	2330      	movs	r3, #48	@ 0x30
 800859a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008738 <_svfiprintf_r+0x1e4>
 800859e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80085a2:	f04f 0901 	mov.w	r9, #1
 80085a6:	4623      	mov	r3, r4
 80085a8:	469a      	mov	sl, r3
 80085aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80085ae:	b10a      	cbz	r2, 80085b4 <_svfiprintf_r+0x60>
 80085b0:	2a25      	cmp	r2, #37	@ 0x25
 80085b2:	d1f9      	bne.n	80085a8 <_svfiprintf_r+0x54>
 80085b4:	ebba 0b04 	subs.w	fp, sl, r4
 80085b8:	d00b      	beq.n	80085d2 <_svfiprintf_r+0x7e>
 80085ba:	465b      	mov	r3, fp
 80085bc:	4622      	mov	r2, r4
 80085be:	4629      	mov	r1, r5
 80085c0:	4638      	mov	r0, r7
 80085c2:	f7ff ff6b 	bl	800849c <__ssputs_r>
 80085c6:	3001      	adds	r0, #1
 80085c8:	f000 80a7 	beq.w	800871a <_svfiprintf_r+0x1c6>
 80085cc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80085ce:	445a      	add	r2, fp
 80085d0:	9209      	str	r2, [sp, #36]	@ 0x24
 80085d2:	f89a 3000 	ldrb.w	r3, [sl]
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	f000 809f 	beq.w	800871a <_svfiprintf_r+0x1c6>
 80085dc:	2300      	movs	r3, #0
 80085de:	f04f 32ff 	mov.w	r2, #4294967295
 80085e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80085e6:	f10a 0a01 	add.w	sl, sl, #1
 80085ea:	9304      	str	r3, [sp, #16]
 80085ec:	9307      	str	r3, [sp, #28]
 80085ee:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80085f2:	931a      	str	r3, [sp, #104]	@ 0x68
 80085f4:	4654      	mov	r4, sl
 80085f6:	2205      	movs	r2, #5
 80085f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085fc:	484e      	ldr	r0, [pc, #312]	@ (8008738 <_svfiprintf_r+0x1e4>)
 80085fe:	f7f7 fe07 	bl	8000210 <memchr>
 8008602:	9a04      	ldr	r2, [sp, #16]
 8008604:	b9d8      	cbnz	r0, 800863e <_svfiprintf_r+0xea>
 8008606:	06d0      	lsls	r0, r2, #27
 8008608:	bf44      	itt	mi
 800860a:	2320      	movmi	r3, #32
 800860c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008610:	0711      	lsls	r1, r2, #28
 8008612:	bf44      	itt	mi
 8008614:	232b      	movmi	r3, #43	@ 0x2b
 8008616:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800861a:	f89a 3000 	ldrb.w	r3, [sl]
 800861e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008620:	d015      	beq.n	800864e <_svfiprintf_r+0xfa>
 8008622:	9a07      	ldr	r2, [sp, #28]
 8008624:	4654      	mov	r4, sl
 8008626:	2000      	movs	r0, #0
 8008628:	f04f 0c0a 	mov.w	ip, #10
 800862c:	4621      	mov	r1, r4
 800862e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008632:	3b30      	subs	r3, #48	@ 0x30
 8008634:	2b09      	cmp	r3, #9
 8008636:	d94b      	bls.n	80086d0 <_svfiprintf_r+0x17c>
 8008638:	b1b0      	cbz	r0, 8008668 <_svfiprintf_r+0x114>
 800863a:	9207      	str	r2, [sp, #28]
 800863c:	e014      	b.n	8008668 <_svfiprintf_r+0x114>
 800863e:	eba0 0308 	sub.w	r3, r0, r8
 8008642:	fa09 f303 	lsl.w	r3, r9, r3
 8008646:	4313      	orrs	r3, r2
 8008648:	9304      	str	r3, [sp, #16]
 800864a:	46a2      	mov	sl, r4
 800864c:	e7d2      	b.n	80085f4 <_svfiprintf_r+0xa0>
 800864e:	9b03      	ldr	r3, [sp, #12]
 8008650:	1d19      	adds	r1, r3, #4
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	9103      	str	r1, [sp, #12]
 8008656:	2b00      	cmp	r3, #0
 8008658:	bfbb      	ittet	lt
 800865a:	425b      	neglt	r3, r3
 800865c:	f042 0202 	orrlt.w	r2, r2, #2
 8008660:	9307      	strge	r3, [sp, #28]
 8008662:	9307      	strlt	r3, [sp, #28]
 8008664:	bfb8      	it	lt
 8008666:	9204      	strlt	r2, [sp, #16]
 8008668:	7823      	ldrb	r3, [r4, #0]
 800866a:	2b2e      	cmp	r3, #46	@ 0x2e
 800866c:	d10a      	bne.n	8008684 <_svfiprintf_r+0x130>
 800866e:	7863      	ldrb	r3, [r4, #1]
 8008670:	2b2a      	cmp	r3, #42	@ 0x2a
 8008672:	d132      	bne.n	80086da <_svfiprintf_r+0x186>
 8008674:	9b03      	ldr	r3, [sp, #12]
 8008676:	1d1a      	adds	r2, r3, #4
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	9203      	str	r2, [sp, #12]
 800867c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008680:	3402      	adds	r4, #2
 8008682:	9305      	str	r3, [sp, #20]
 8008684:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008748 <_svfiprintf_r+0x1f4>
 8008688:	7821      	ldrb	r1, [r4, #0]
 800868a:	2203      	movs	r2, #3
 800868c:	4650      	mov	r0, sl
 800868e:	f7f7 fdbf 	bl	8000210 <memchr>
 8008692:	b138      	cbz	r0, 80086a4 <_svfiprintf_r+0x150>
 8008694:	9b04      	ldr	r3, [sp, #16]
 8008696:	eba0 000a 	sub.w	r0, r0, sl
 800869a:	2240      	movs	r2, #64	@ 0x40
 800869c:	4082      	lsls	r2, r0
 800869e:	4313      	orrs	r3, r2
 80086a0:	3401      	adds	r4, #1
 80086a2:	9304      	str	r3, [sp, #16]
 80086a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80086a8:	4824      	ldr	r0, [pc, #144]	@ (800873c <_svfiprintf_r+0x1e8>)
 80086aa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80086ae:	2206      	movs	r2, #6
 80086b0:	f7f7 fdae 	bl	8000210 <memchr>
 80086b4:	2800      	cmp	r0, #0
 80086b6:	d036      	beq.n	8008726 <_svfiprintf_r+0x1d2>
 80086b8:	4b21      	ldr	r3, [pc, #132]	@ (8008740 <_svfiprintf_r+0x1ec>)
 80086ba:	bb1b      	cbnz	r3, 8008704 <_svfiprintf_r+0x1b0>
 80086bc:	9b03      	ldr	r3, [sp, #12]
 80086be:	3307      	adds	r3, #7
 80086c0:	f023 0307 	bic.w	r3, r3, #7
 80086c4:	3308      	adds	r3, #8
 80086c6:	9303      	str	r3, [sp, #12]
 80086c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086ca:	4433      	add	r3, r6
 80086cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80086ce:	e76a      	b.n	80085a6 <_svfiprintf_r+0x52>
 80086d0:	fb0c 3202 	mla	r2, ip, r2, r3
 80086d4:	460c      	mov	r4, r1
 80086d6:	2001      	movs	r0, #1
 80086d8:	e7a8      	b.n	800862c <_svfiprintf_r+0xd8>
 80086da:	2300      	movs	r3, #0
 80086dc:	3401      	adds	r4, #1
 80086de:	9305      	str	r3, [sp, #20]
 80086e0:	4619      	mov	r1, r3
 80086e2:	f04f 0c0a 	mov.w	ip, #10
 80086e6:	4620      	mov	r0, r4
 80086e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80086ec:	3a30      	subs	r2, #48	@ 0x30
 80086ee:	2a09      	cmp	r2, #9
 80086f0:	d903      	bls.n	80086fa <_svfiprintf_r+0x1a6>
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d0c6      	beq.n	8008684 <_svfiprintf_r+0x130>
 80086f6:	9105      	str	r1, [sp, #20]
 80086f8:	e7c4      	b.n	8008684 <_svfiprintf_r+0x130>
 80086fa:	fb0c 2101 	mla	r1, ip, r1, r2
 80086fe:	4604      	mov	r4, r0
 8008700:	2301      	movs	r3, #1
 8008702:	e7f0      	b.n	80086e6 <_svfiprintf_r+0x192>
 8008704:	ab03      	add	r3, sp, #12
 8008706:	9300      	str	r3, [sp, #0]
 8008708:	462a      	mov	r2, r5
 800870a:	4b0e      	ldr	r3, [pc, #56]	@ (8008744 <_svfiprintf_r+0x1f0>)
 800870c:	a904      	add	r1, sp, #16
 800870e:	4638      	mov	r0, r7
 8008710:	f3af 8000 	nop.w
 8008714:	1c42      	adds	r2, r0, #1
 8008716:	4606      	mov	r6, r0
 8008718:	d1d6      	bne.n	80086c8 <_svfiprintf_r+0x174>
 800871a:	89ab      	ldrh	r3, [r5, #12]
 800871c:	065b      	lsls	r3, r3, #25
 800871e:	f53f af2d 	bmi.w	800857c <_svfiprintf_r+0x28>
 8008722:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008724:	e72c      	b.n	8008580 <_svfiprintf_r+0x2c>
 8008726:	ab03      	add	r3, sp, #12
 8008728:	9300      	str	r3, [sp, #0]
 800872a:	462a      	mov	r2, r5
 800872c:	4b05      	ldr	r3, [pc, #20]	@ (8008744 <_svfiprintf_r+0x1f0>)
 800872e:	a904      	add	r1, sp, #16
 8008730:	4638      	mov	r0, r7
 8008732:	f000 f9bb 	bl	8008aac <_printf_i>
 8008736:	e7ed      	b.n	8008714 <_svfiprintf_r+0x1c0>
 8008738:	0800b0cf 	.word	0x0800b0cf
 800873c:	0800b0d9 	.word	0x0800b0d9
 8008740:	00000000 	.word	0x00000000
 8008744:	0800849d 	.word	0x0800849d
 8008748:	0800b0d5 	.word	0x0800b0d5

0800874c <__sfputc_r>:
 800874c:	6893      	ldr	r3, [r2, #8]
 800874e:	3b01      	subs	r3, #1
 8008750:	2b00      	cmp	r3, #0
 8008752:	b410      	push	{r4}
 8008754:	6093      	str	r3, [r2, #8]
 8008756:	da08      	bge.n	800876a <__sfputc_r+0x1e>
 8008758:	6994      	ldr	r4, [r2, #24]
 800875a:	42a3      	cmp	r3, r4
 800875c:	db01      	blt.n	8008762 <__sfputc_r+0x16>
 800875e:	290a      	cmp	r1, #10
 8008760:	d103      	bne.n	800876a <__sfputc_r+0x1e>
 8008762:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008766:	f000 bba5 	b.w	8008eb4 <__swbuf_r>
 800876a:	6813      	ldr	r3, [r2, #0]
 800876c:	1c58      	adds	r0, r3, #1
 800876e:	6010      	str	r0, [r2, #0]
 8008770:	7019      	strb	r1, [r3, #0]
 8008772:	4608      	mov	r0, r1
 8008774:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008778:	4770      	bx	lr

0800877a <__sfputs_r>:
 800877a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800877c:	4606      	mov	r6, r0
 800877e:	460f      	mov	r7, r1
 8008780:	4614      	mov	r4, r2
 8008782:	18d5      	adds	r5, r2, r3
 8008784:	42ac      	cmp	r4, r5
 8008786:	d101      	bne.n	800878c <__sfputs_r+0x12>
 8008788:	2000      	movs	r0, #0
 800878a:	e007      	b.n	800879c <__sfputs_r+0x22>
 800878c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008790:	463a      	mov	r2, r7
 8008792:	4630      	mov	r0, r6
 8008794:	f7ff ffda 	bl	800874c <__sfputc_r>
 8008798:	1c43      	adds	r3, r0, #1
 800879a:	d1f3      	bne.n	8008784 <__sfputs_r+0xa>
 800879c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080087a0 <_vfiprintf_r>:
 80087a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087a4:	460d      	mov	r5, r1
 80087a6:	b09d      	sub	sp, #116	@ 0x74
 80087a8:	4614      	mov	r4, r2
 80087aa:	4698      	mov	r8, r3
 80087ac:	4606      	mov	r6, r0
 80087ae:	b118      	cbz	r0, 80087b8 <_vfiprintf_r+0x18>
 80087b0:	6a03      	ldr	r3, [r0, #32]
 80087b2:	b90b      	cbnz	r3, 80087b8 <_vfiprintf_r+0x18>
 80087b4:	f7ff fae2 	bl	8007d7c <__sinit>
 80087b8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80087ba:	07d9      	lsls	r1, r3, #31
 80087bc:	d405      	bmi.n	80087ca <_vfiprintf_r+0x2a>
 80087be:	89ab      	ldrh	r3, [r5, #12]
 80087c0:	059a      	lsls	r2, r3, #22
 80087c2:	d402      	bmi.n	80087ca <_vfiprintf_r+0x2a>
 80087c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80087c6:	f7ff fd44 	bl	8008252 <__retarget_lock_acquire_recursive>
 80087ca:	89ab      	ldrh	r3, [r5, #12]
 80087cc:	071b      	lsls	r3, r3, #28
 80087ce:	d501      	bpl.n	80087d4 <_vfiprintf_r+0x34>
 80087d0:	692b      	ldr	r3, [r5, #16]
 80087d2:	b99b      	cbnz	r3, 80087fc <_vfiprintf_r+0x5c>
 80087d4:	4629      	mov	r1, r5
 80087d6:	4630      	mov	r0, r6
 80087d8:	f000 fbaa 	bl	8008f30 <__swsetup_r>
 80087dc:	b170      	cbz	r0, 80087fc <_vfiprintf_r+0x5c>
 80087de:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80087e0:	07dc      	lsls	r4, r3, #31
 80087e2:	d504      	bpl.n	80087ee <_vfiprintf_r+0x4e>
 80087e4:	f04f 30ff 	mov.w	r0, #4294967295
 80087e8:	b01d      	add	sp, #116	@ 0x74
 80087ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087ee:	89ab      	ldrh	r3, [r5, #12]
 80087f0:	0598      	lsls	r0, r3, #22
 80087f2:	d4f7      	bmi.n	80087e4 <_vfiprintf_r+0x44>
 80087f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80087f6:	f7ff fd2d 	bl	8008254 <__retarget_lock_release_recursive>
 80087fa:	e7f3      	b.n	80087e4 <_vfiprintf_r+0x44>
 80087fc:	2300      	movs	r3, #0
 80087fe:	9309      	str	r3, [sp, #36]	@ 0x24
 8008800:	2320      	movs	r3, #32
 8008802:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008806:	f8cd 800c 	str.w	r8, [sp, #12]
 800880a:	2330      	movs	r3, #48	@ 0x30
 800880c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80089bc <_vfiprintf_r+0x21c>
 8008810:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008814:	f04f 0901 	mov.w	r9, #1
 8008818:	4623      	mov	r3, r4
 800881a:	469a      	mov	sl, r3
 800881c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008820:	b10a      	cbz	r2, 8008826 <_vfiprintf_r+0x86>
 8008822:	2a25      	cmp	r2, #37	@ 0x25
 8008824:	d1f9      	bne.n	800881a <_vfiprintf_r+0x7a>
 8008826:	ebba 0b04 	subs.w	fp, sl, r4
 800882a:	d00b      	beq.n	8008844 <_vfiprintf_r+0xa4>
 800882c:	465b      	mov	r3, fp
 800882e:	4622      	mov	r2, r4
 8008830:	4629      	mov	r1, r5
 8008832:	4630      	mov	r0, r6
 8008834:	f7ff ffa1 	bl	800877a <__sfputs_r>
 8008838:	3001      	adds	r0, #1
 800883a:	f000 80a7 	beq.w	800898c <_vfiprintf_r+0x1ec>
 800883e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008840:	445a      	add	r2, fp
 8008842:	9209      	str	r2, [sp, #36]	@ 0x24
 8008844:	f89a 3000 	ldrb.w	r3, [sl]
 8008848:	2b00      	cmp	r3, #0
 800884a:	f000 809f 	beq.w	800898c <_vfiprintf_r+0x1ec>
 800884e:	2300      	movs	r3, #0
 8008850:	f04f 32ff 	mov.w	r2, #4294967295
 8008854:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008858:	f10a 0a01 	add.w	sl, sl, #1
 800885c:	9304      	str	r3, [sp, #16]
 800885e:	9307      	str	r3, [sp, #28]
 8008860:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008864:	931a      	str	r3, [sp, #104]	@ 0x68
 8008866:	4654      	mov	r4, sl
 8008868:	2205      	movs	r2, #5
 800886a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800886e:	4853      	ldr	r0, [pc, #332]	@ (80089bc <_vfiprintf_r+0x21c>)
 8008870:	f7f7 fcce 	bl	8000210 <memchr>
 8008874:	9a04      	ldr	r2, [sp, #16]
 8008876:	b9d8      	cbnz	r0, 80088b0 <_vfiprintf_r+0x110>
 8008878:	06d1      	lsls	r1, r2, #27
 800887a:	bf44      	itt	mi
 800887c:	2320      	movmi	r3, #32
 800887e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008882:	0713      	lsls	r3, r2, #28
 8008884:	bf44      	itt	mi
 8008886:	232b      	movmi	r3, #43	@ 0x2b
 8008888:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800888c:	f89a 3000 	ldrb.w	r3, [sl]
 8008890:	2b2a      	cmp	r3, #42	@ 0x2a
 8008892:	d015      	beq.n	80088c0 <_vfiprintf_r+0x120>
 8008894:	9a07      	ldr	r2, [sp, #28]
 8008896:	4654      	mov	r4, sl
 8008898:	2000      	movs	r0, #0
 800889a:	f04f 0c0a 	mov.w	ip, #10
 800889e:	4621      	mov	r1, r4
 80088a0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80088a4:	3b30      	subs	r3, #48	@ 0x30
 80088a6:	2b09      	cmp	r3, #9
 80088a8:	d94b      	bls.n	8008942 <_vfiprintf_r+0x1a2>
 80088aa:	b1b0      	cbz	r0, 80088da <_vfiprintf_r+0x13a>
 80088ac:	9207      	str	r2, [sp, #28]
 80088ae:	e014      	b.n	80088da <_vfiprintf_r+0x13a>
 80088b0:	eba0 0308 	sub.w	r3, r0, r8
 80088b4:	fa09 f303 	lsl.w	r3, r9, r3
 80088b8:	4313      	orrs	r3, r2
 80088ba:	9304      	str	r3, [sp, #16]
 80088bc:	46a2      	mov	sl, r4
 80088be:	e7d2      	b.n	8008866 <_vfiprintf_r+0xc6>
 80088c0:	9b03      	ldr	r3, [sp, #12]
 80088c2:	1d19      	adds	r1, r3, #4
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	9103      	str	r1, [sp, #12]
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	bfbb      	ittet	lt
 80088cc:	425b      	neglt	r3, r3
 80088ce:	f042 0202 	orrlt.w	r2, r2, #2
 80088d2:	9307      	strge	r3, [sp, #28]
 80088d4:	9307      	strlt	r3, [sp, #28]
 80088d6:	bfb8      	it	lt
 80088d8:	9204      	strlt	r2, [sp, #16]
 80088da:	7823      	ldrb	r3, [r4, #0]
 80088dc:	2b2e      	cmp	r3, #46	@ 0x2e
 80088de:	d10a      	bne.n	80088f6 <_vfiprintf_r+0x156>
 80088e0:	7863      	ldrb	r3, [r4, #1]
 80088e2:	2b2a      	cmp	r3, #42	@ 0x2a
 80088e4:	d132      	bne.n	800894c <_vfiprintf_r+0x1ac>
 80088e6:	9b03      	ldr	r3, [sp, #12]
 80088e8:	1d1a      	adds	r2, r3, #4
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	9203      	str	r2, [sp, #12]
 80088ee:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80088f2:	3402      	adds	r4, #2
 80088f4:	9305      	str	r3, [sp, #20]
 80088f6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80089cc <_vfiprintf_r+0x22c>
 80088fa:	7821      	ldrb	r1, [r4, #0]
 80088fc:	2203      	movs	r2, #3
 80088fe:	4650      	mov	r0, sl
 8008900:	f7f7 fc86 	bl	8000210 <memchr>
 8008904:	b138      	cbz	r0, 8008916 <_vfiprintf_r+0x176>
 8008906:	9b04      	ldr	r3, [sp, #16]
 8008908:	eba0 000a 	sub.w	r0, r0, sl
 800890c:	2240      	movs	r2, #64	@ 0x40
 800890e:	4082      	lsls	r2, r0
 8008910:	4313      	orrs	r3, r2
 8008912:	3401      	adds	r4, #1
 8008914:	9304      	str	r3, [sp, #16]
 8008916:	f814 1b01 	ldrb.w	r1, [r4], #1
 800891a:	4829      	ldr	r0, [pc, #164]	@ (80089c0 <_vfiprintf_r+0x220>)
 800891c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008920:	2206      	movs	r2, #6
 8008922:	f7f7 fc75 	bl	8000210 <memchr>
 8008926:	2800      	cmp	r0, #0
 8008928:	d03f      	beq.n	80089aa <_vfiprintf_r+0x20a>
 800892a:	4b26      	ldr	r3, [pc, #152]	@ (80089c4 <_vfiprintf_r+0x224>)
 800892c:	bb1b      	cbnz	r3, 8008976 <_vfiprintf_r+0x1d6>
 800892e:	9b03      	ldr	r3, [sp, #12]
 8008930:	3307      	adds	r3, #7
 8008932:	f023 0307 	bic.w	r3, r3, #7
 8008936:	3308      	adds	r3, #8
 8008938:	9303      	str	r3, [sp, #12]
 800893a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800893c:	443b      	add	r3, r7
 800893e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008940:	e76a      	b.n	8008818 <_vfiprintf_r+0x78>
 8008942:	fb0c 3202 	mla	r2, ip, r2, r3
 8008946:	460c      	mov	r4, r1
 8008948:	2001      	movs	r0, #1
 800894a:	e7a8      	b.n	800889e <_vfiprintf_r+0xfe>
 800894c:	2300      	movs	r3, #0
 800894e:	3401      	adds	r4, #1
 8008950:	9305      	str	r3, [sp, #20]
 8008952:	4619      	mov	r1, r3
 8008954:	f04f 0c0a 	mov.w	ip, #10
 8008958:	4620      	mov	r0, r4
 800895a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800895e:	3a30      	subs	r2, #48	@ 0x30
 8008960:	2a09      	cmp	r2, #9
 8008962:	d903      	bls.n	800896c <_vfiprintf_r+0x1cc>
 8008964:	2b00      	cmp	r3, #0
 8008966:	d0c6      	beq.n	80088f6 <_vfiprintf_r+0x156>
 8008968:	9105      	str	r1, [sp, #20]
 800896a:	e7c4      	b.n	80088f6 <_vfiprintf_r+0x156>
 800896c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008970:	4604      	mov	r4, r0
 8008972:	2301      	movs	r3, #1
 8008974:	e7f0      	b.n	8008958 <_vfiprintf_r+0x1b8>
 8008976:	ab03      	add	r3, sp, #12
 8008978:	9300      	str	r3, [sp, #0]
 800897a:	462a      	mov	r2, r5
 800897c:	4b12      	ldr	r3, [pc, #72]	@ (80089c8 <_vfiprintf_r+0x228>)
 800897e:	a904      	add	r1, sp, #16
 8008980:	4630      	mov	r0, r6
 8008982:	f3af 8000 	nop.w
 8008986:	4607      	mov	r7, r0
 8008988:	1c78      	adds	r0, r7, #1
 800898a:	d1d6      	bne.n	800893a <_vfiprintf_r+0x19a>
 800898c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800898e:	07d9      	lsls	r1, r3, #31
 8008990:	d405      	bmi.n	800899e <_vfiprintf_r+0x1fe>
 8008992:	89ab      	ldrh	r3, [r5, #12]
 8008994:	059a      	lsls	r2, r3, #22
 8008996:	d402      	bmi.n	800899e <_vfiprintf_r+0x1fe>
 8008998:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800899a:	f7ff fc5b 	bl	8008254 <__retarget_lock_release_recursive>
 800899e:	89ab      	ldrh	r3, [r5, #12]
 80089a0:	065b      	lsls	r3, r3, #25
 80089a2:	f53f af1f 	bmi.w	80087e4 <_vfiprintf_r+0x44>
 80089a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80089a8:	e71e      	b.n	80087e8 <_vfiprintf_r+0x48>
 80089aa:	ab03      	add	r3, sp, #12
 80089ac:	9300      	str	r3, [sp, #0]
 80089ae:	462a      	mov	r2, r5
 80089b0:	4b05      	ldr	r3, [pc, #20]	@ (80089c8 <_vfiprintf_r+0x228>)
 80089b2:	a904      	add	r1, sp, #16
 80089b4:	4630      	mov	r0, r6
 80089b6:	f000 f879 	bl	8008aac <_printf_i>
 80089ba:	e7e4      	b.n	8008986 <_vfiprintf_r+0x1e6>
 80089bc:	0800b0cf 	.word	0x0800b0cf
 80089c0:	0800b0d9 	.word	0x0800b0d9
 80089c4:	00000000 	.word	0x00000000
 80089c8:	0800877b 	.word	0x0800877b
 80089cc:	0800b0d5 	.word	0x0800b0d5

080089d0 <_printf_common>:
 80089d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80089d4:	4616      	mov	r6, r2
 80089d6:	4698      	mov	r8, r3
 80089d8:	688a      	ldr	r2, [r1, #8]
 80089da:	690b      	ldr	r3, [r1, #16]
 80089dc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80089e0:	4293      	cmp	r3, r2
 80089e2:	bfb8      	it	lt
 80089e4:	4613      	movlt	r3, r2
 80089e6:	6033      	str	r3, [r6, #0]
 80089e8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80089ec:	4607      	mov	r7, r0
 80089ee:	460c      	mov	r4, r1
 80089f0:	b10a      	cbz	r2, 80089f6 <_printf_common+0x26>
 80089f2:	3301      	adds	r3, #1
 80089f4:	6033      	str	r3, [r6, #0]
 80089f6:	6823      	ldr	r3, [r4, #0]
 80089f8:	0699      	lsls	r1, r3, #26
 80089fa:	bf42      	ittt	mi
 80089fc:	6833      	ldrmi	r3, [r6, #0]
 80089fe:	3302      	addmi	r3, #2
 8008a00:	6033      	strmi	r3, [r6, #0]
 8008a02:	6825      	ldr	r5, [r4, #0]
 8008a04:	f015 0506 	ands.w	r5, r5, #6
 8008a08:	d106      	bne.n	8008a18 <_printf_common+0x48>
 8008a0a:	f104 0a19 	add.w	sl, r4, #25
 8008a0e:	68e3      	ldr	r3, [r4, #12]
 8008a10:	6832      	ldr	r2, [r6, #0]
 8008a12:	1a9b      	subs	r3, r3, r2
 8008a14:	42ab      	cmp	r3, r5
 8008a16:	dc26      	bgt.n	8008a66 <_printf_common+0x96>
 8008a18:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008a1c:	6822      	ldr	r2, [r4, #0]
 8008a1e:	3b00      	subs	r3, #0
 8008a20:	bf18      	it	ne
 8008a22:	2301      	movne	r3, #1
 8008a24:	0692      	lsls	r2, r2, #26
 8008a26:	d42b      	bmi.n	8008a80 <_printf_common+0xb0>
 8008a28:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008a2c:	4641      	mov	r1, r8
 8008a2e:	4638      	mov	r0, r7
 8008a30:	47c8      	blx	r9
 8008a32:	3001      	adds	r0, #1
 8008a34:	d01e      	beq.n	8008a74 <_printf_common+0xa4>
 8008a36:	6823      	ldr	r3, [r4, #0]
 8008a38:	6922      	ldr	r2, [r4, #16]
 8008a3a:	f003 0306 	and.w	r3, r3, #6
 8008a3e:	2b04      	cmp	r3, #4
 8008a40:	bf02      	ittt	eq
 8008a42:	68e5      	ldreq	r5, [r4, #12]
 8008a44:	6833      	ldreq	r3, [r6, #0]
 8008a46:	1aed      	subeq	r5, r5, r3
 8008a48:	68a3      	ldr	r3, [r4, #8]
 8008a4a:	bf0c      	ite	eq
 8008a4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008a50:	2500      	movne	r5, #0
 8008a52:	4293      	cmp	r3, r2
 8008a54:	bfc4      	itt	gt
 8008a56:	1a9b      	subgt	r3, r3, r2
 8008a58:	18ed      	addgt	r5, r5, r3
 8008a5a:	2600      	movs	r6, #0
 8008a5c:	341a      	adds	r4, #26
 8008a5e:	42b5      	cmp	r5, r6
 8008a60:	d11a      	bne.n	8008a98 <_printf_common+0xc8>
 8008a62:	2000      	movs	r0, #0
 8008a64:	e008      	b.n	8008a78 <_printf_common+0xa8>
 8008a66:	2301      	movs	r3, #1
 8008a68:	4652      	mov	r2, sl
 8008a6a:	4641      	mov	r1, r8
 8008a6c:	4638      	mov	r0, r7
 8008a6e:	47c8      	blx	r9
 8008a70:	3001      	adds	r0, #1
 8008a72:	d103      	bne.n	8008a7c <_printf_common+0xac>
 8008a74:	f04f 30ff 	mov.w	r0, #4294967295
 8008a78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a7c:	3501      	adds	r5, #1
 8008a7e:	e7c6      	b.n	8008a0e <_printf_common+0x3e>
 8008a80:	18e1      	adds	r1, r4, r3
 8008a82:	1c5a      	adds	r2, r3, #1
 8008a84:	2030      	movs	r0, #48	@ 0x30
 8008a86:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008a8a:	4422      	add	r2, r4
 8008a8c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008a90:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008a94:	3302      	adds	r3, #2
 8008a96:	e7c7      	b.n	8008a28 <_printf_common+0x58>
 8008a98:	2301      	movs	r3, #1
 8008a9a:	4622      	mov	r2, r4
 8008a9c:	4641      	mov	r1, r8
 8008a9e:	4638      	mov	r0, r7
 8008aa0:	47c8      	blx	r9
 8008aa2:	3001      	adds	r0, #1
 8008aa4:	d0e6      	beq.n	8008a74 <_printf_common+0xa4>
 8008aa6:	3601      	adds	r6, #1
 8008aa8:	e7d9      	b.n	8008a5e <_printf_common+0x8e>
	...

08008aac <_printf_i>:
 8008aac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008ab0:	7e0f      	ldrb	r7, [r1, #24]
 8008ab2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008ab4:	2f78      	cmp	r7, #120	@ 0x78
 8008ab6:	4691      	mov	r9, r2
 8008ab8:	4680      	mov	r8, r0
 8008aba:	460c      	mov	r4, r1
 8008abc:	469a      	mov	sl, r3
 8008abe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008ac2:	d807      	bhi.n	8008ad4 <_printf_i+0x28>
 8008ac4:	2f62      	cmp	r7, #98	@ 0x62
 8008ac6:	d80a      	bhi.n	8008ade <_printf_i+0x32>
 8008ac8:	2f00      	cmp	r7, #0
 8008aca:	f000 80d2 	beq.w	8008c72 <_printf_i+0x1c6>
 8008ace:	2f58      	cmp	r7, #88	@ 0x58
 8008ad0:	f000 80b9 	beq.w	8008c46 <_printf_i+0x19a>
 8008ad4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008ad8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008adc:	e03a      	b.n	8008b54 <_printf_i+0xa8>
 8008ade:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008ae2:	2b15      	cmp	r3, #21
 8008ae4:	d8f6      	bhi.n	8008ad4 <_printf_i+0x28>
 8008ae6:	a101      	add	r1, pc, #4	@ (adr r1, 8008aec <_printf_i+0x40>)
 8008ae8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008aec:	08008b45 	.word	0x08008b45
 8008af0:	08008b59 	.word	0x08008b59
 8008af4:	08008ad5 	.word	0x08008ad5
 8008af8:	08008ad5 	.word	0x08008ad5
 8008afc:	08008ad5 	.word	0x08008ad5
 8008b00:	08008ad5 	.word	0x08008ad5
 8008b04:	08008b59 	.word	0x08008b59
 8008b08:	08008ad5 	.word	0x08008ad5
 8008b0c:	08008ad5 	.word	0x08008ad5
 8008b10:	08008ad5 	.word	0x08008ad5
 8008b14:	08008ad5 	.word	0x08008ad5
 8008b18:	08008c59 	.word	0x08008c59
 8008b1c:	08008b83 	.word	0x08008b83
 8008b20:	08008c13 	.word	0x08008c13
 8008b24:	08008ad5 	.word	0x08008ad5
 8008b28:	08008ad5 	.word	0x08008ad5
 8008b2c:	08008c7b 	.word	0x08008c7b
 8008b30:	08008ad5 	.word	0x08008ad5
 8008b34:	08008b83 	.word	0x08008b83
 8008b38:	08008ad5 	.word	0x08008ad5
 8008b3c:	08008ad5 	.word	0x08008ad5
 8008b40:	08008c1b 	.word	0x08008c1b
 8008b44:	6833      	ldr	r3, [r6, #0]
 8008b46:	1d1a      	adds	r2, r3, #4
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	6032      	str	r2, [r6, #0]
 8008b4c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008b50:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008b54:	2301      	movs	r3, #1
 8008b56:	e09d      	b.n	8008c94 <_printf_i+0x1e8>
 8008b58:	6833      	ldr	r3, [r6, #0]
 8008b5a:	6820      	ldr	r0, [r4, #0]
 8008b5c:	1d19      	adds	r1, r3, #4
 8008b5e:	6031      	str	r1, [r6, #0]
 8008b60:	0606      	lsls	r6, r0, #24
 8008b62:	d501      	bpl.n	8008b68 <_printf_i+0xbc>
 8008b64:	681d      	ldr	r5, [r3, #0]
 8008b66:	e003      	b.n	8008b70 <_printf_i+0xc4>
 8008b68:	0645      	lsls	r5, r0, #25
 8008b6a:	d5fb      	bpl.n	8008b64 <_printf_i+0xb8>
 8008b6c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008b70:	2d00      	cmp	r5, #0
 8008b72:	da03      	bge.n	8008b7c <_printf_i+0xd0>
 8008b74:	232d      	movs	r3, #45	@ 0x2d
 8008b76:	426d      	negs	r5, r5
 8008b78:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008b7c:	4859      	ldr	r0, [pc, #356]	@ (8008ce4 <_printf_i+0x238>)
 8008b7e:	230a      	movs	r3, #10
 8008b80:	e011      	b.n	8008ba6 <_printf_i+0xfa>
 8008b82:	6821      	ldr	r1, [r4, #0]
 8008b84:	6833      	ldr	r3, [r6, #0]
 8008b86:	0608      	lsls	r0, r1, #24
 8008b88:	f853 5b04 	ldr.w	r5, [r3], #4
 8008b8c:	d402      	bmi.n	8008b94 <_printf_i+0xe8>
 8008b8e:	0649      	lsls	r1, r1, #25
 8008b90:	bf48      	it	mi
 8008b92:	b2ad      	uxthmi	r5, r5
 8008b94:	2f6f      	cmp	r7, #111	@ 0x6f
 8008b96:	4853      	ldr	r0, [pc, #332]	@ (8008ce4 <_printf_i+0x238>)
 8008b98:	6033      	str	r3, [r6, #0]
 8008b9a:	bf14      	ite	ne
 8008b9c:	230a      	movne	r3, #10
 8008b9e:	2308      	moveq	r3, #8
 8008ba0:	2100      	movs	r1, #0
 8008ba2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008ba6:	6866      	ldr	r6, [r4, #4]
 8008ba8:	60a6      	str	r6, [r4, #8]
 8008baa:	2e00      	cmp	r6, #0
 8008bac:	bfa2      	ittt	ge
 8008bae:	6821      	ldrge	r1, [r4, #0]
 8008bb0:	f021 0104 	bicge.w	r1, r1, #4
 8008bb4:	6021      	strge	r1, [r4, #0]
 8008bb6:	b90d      	cbnz	r5, 8008bbc <_printf_i+0x110>
 8008bb8:	2e00      	cmp	r6, #0
 8008bba:	d04b      	beq.n	8008c54 <_printf_i+0x1a8>
 8008bbc:	4616      	mov	r6, r2
 8008bbe:	fbb5 f1f3 	udiv	r1, r5, r3
 8008bc2:	fb03 5711 	mls	r7, r3, r1, r5
 8008bc6:	5dc7      	ldrb	r7, [r0, r7]
 8008bc8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008bcc:	462f      	mov	r7, r5
 8008bce:	42bb      	cmp	r3, r7
 8008bd0:	460d      	mov	r5, r1
 8008bd2:	d9f4      	bls.n	8008bbe <_printf_i+0x112>
 8008bd4:	2b08      	cmp	r3, #8
 8008bd6:	d10b      	bne.n	8008bf0 <_printf_i+0x144>
 8008bd8:	6823      	ldr	r3, [r4, #0]
 8008bda:	07df      	lsls	r7, r3, #31
 8008bdc:	d508      	bpl.n	8008bf0 <_printf_i+0x144>
 8008bde:	6923      	ldr	r3, [r4, #16]
 8008be0:	6861      	ldr	r1, [r4, #4]
 8008be2:	4299      	cmp	r1, r3
 8008be4:	bfde      	ittt	le
 8008be6:	2330      	movle	r3, #48	@ 0x30
 8008be8:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008bec:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008bf0:	1b92      	subs	r2, r2, r6
 8008bf2:	6122      	str	r2, [r4, #16]
 8008bf4:	f8cd a000 	str.w	sl, [sp]
 8008bf8:	464b      	mov	r3, r9
 8008bfa:	aa03      	add	r2, sp, #12
 8008bfc:	4621      	mov	r1, r4
 8008bfe:	4640      	mov	r0, r8
 8008c00:	f7ff fee6 	bl	80089d0 <_printf_common>
 8008c04:	3001      	adds	r0, #1
 8008c06:	d14a      	bne.n	8008c9e <_printf_i+0x1f2>
 8008c08:	f04f 30ff 	mov.w	r0, #4294967295
 8008c0c:	b004      	add	sp, #16
 8008c0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c12:	6823      	ldr	r3, [r4, #0]
 8008c14:	f043 0320 	orr.w	r3, r3, #32
 8008c18:	6023      	str	r3, [r4, #0]
 8008c1a:	4833      	ldr	r0, [pc, #204]	@ (8008ce8 <_printf_i+0x23c>)
 8008c1c:	2778      	movs	r7, #120	@ 0x78
 8008c1e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008c22:	6823      	ldr	r3, [r4, #0]
 8008c24:	6831      	ldr	r1, [r6, #0]
 8008c26:	061f      	lsls	r7, r3, #24
 8008c28:	f851 5b04 	ldr.w	r5, [r1], #4
 8008c2c:	d402      	bmi.n	8008c34 <_printf_i+0x188>
 8008c2e:	065f      	lsls	r7, r3, #25
 8008c30:	bf48      	it	mi
 8008c32:	b2ad      	uxthmi	r5, r5
 8008c34:	6031      	str	r1, [r6, #0]
 8008c36:	07d9      	lsls	r1, r3, #31
 8008c38:	bf44      	itt	mi
 8008c3a:	f043 0320 	orrmi.w	r3, r3, #32
 8008c3e:	6023      	strmi	r3, [r4, #0]
 8008c40:	b11d      	cbz	r5, 8008c4a <_printf_i+0x19e>
 8008c42:	2310      	movs	r3, #16
 8008c44:	e7ac      	b.n	8008ba0 <_printf_i+0xf4>
 8008c46:	4827      	ldr	r0, [pc, #156]	@ (8008ce4 <_printf_i+0x238>)
 8008c48:	e7e9      	b.n	8008c1e <_printf_i+0x172>
 8008c4a:	6823      	ldr	r3, [r4, #0]
 8008c4c:	f023 0320 	bic.w	r3, r3, #32
 8008c50:	6023      	str	r3, [r4, #0]
 8008c52:	e7f6      	b.n	8008c42 <_printf_i+0x196>
 8008c54:	4616      	mov	r6, r2
 8008c56:	e7bd      	b.n	8008bd4 <_printf_i+0x128>
 8008c58:	6833      	ldr	r3, [r6, #0]
 8008c5a:	6825      	ldr	r5, [r4, #0]
 8008c5c:	6961      	ldr	r1, [r4, #20]
 8008c5e:	1d18      	adds	r0, r3, #4
 8008c60:	6030      	str	r0, [r6, #0]
 8008c62:	062e      	lsls	r6, r5, #24
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	d501      	bpl.n	8008c6c <_printf_i+0x1c0>
 8008c68:	6019      	str	r1, [r3, #0]
 8008c6a:	e002      	b.n	8008c72 <_printf_i+0x1c6>
 8008c6c:	0668      	lsls	r0, r5, #25
 8008c6e:	d5fb      	bpl.n	8008c68 <_printf_i+0x1bc>
 8008c70:	8019      	strh	r1, [r3, #0]
 8008c72:	2300      	movs	r3, #0
 8008c74:	6123      	str	r3, [r4, #16]
 8008c76:	4616      	mov	r6, r2
 8008c78:	e7bc      	b.n	8008bf4 <_printf_i+0x148>
 8008c7a:	6833      	ldr	r3, [r6, #0]
 8008c7c:	1d1a      	adds	r2, r3, #4
 8008c7e:	6032      	str	r2, [r6, #0]
 8008c80:	681e      	ldr	r6, [r3, #0]
 8008c82:	6862      	ldr	r2, [r4, #4]
 8008c84:	2100      	movs	r1, #0
 8008c86:	4630      	mov	r0, r6
 8008c88:	f7f7 fac2 	bl	8000210 <memchr>
 8008c8c:	b108      	cbz	r0, 8008c92 <_printf_i+0x1e6>
 8008c8e:	1b80      	subs	r0, r0, r6
 8008c90:	6060      	str	r0, [r4, #4]
 8008c92:	6863      	ldr	r3, [r4, #4]
 8008c94:	6123      	str	r3, [r4, #16]
 8008c96:	2300      	movs	r3, #0
 8008c98:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008c9c:	e7aa      	b.n	8008bf4 <_printf_i+0x148>
 8008c9e:	6923      	ldr	r3, [r4, #16]
 8008ca0:	4632      	mov	r2, r6
 8008ca2:	4649      	mov	r1, r9
 8008ca4:	4640      	mov	r0, r8
 8008ca6:	47d0      	blx	sl
 8008ca8:	3001      	adds	r0, #1
 8008caa:	d0ad      	beq.n	8008c08 <_printf_i+0x15c>
 8008cac:	6823      	ldr	r3, [r4, #0]
 8008cae:	079b      	lsls	r3, r3, #30
 8008cb0:	d413      	bmi.n	8008cda <_printf_i+0x22e>
 8008cb2:	68e0      	ldr	r0, [r4, #12]
 8008cb4:	9b03      	ldr	r3, [sp, #12]
 8008cb6:	4298      	cmp	r0, r3
 8008cb8:	bfb8      	it	lt
 8008cba:	4618      	movlt	r0, r3
 8008cbc:	e7a6      	b.n	8008c0c <_printf_i+0x160>
 8008cbe:	2301      	movs	r3, #1
 8008cc0:	4632      	mov	r2, r6
 8008cc2:	4649      	mov	r1, r9
 8008cc4:	4640      	mov	r0, r8
 8008cc6:	47d0      	blx	sl
 8008cc8:	3001      	adds	r0, #1
 8008cca:	d09d      	beq.n	8008c08 <_printf_i+0x15c>
 8008ccc:	3501      	adds	r5, #1
 8008cce:	68e3      	ldr	r3, [r4, #12]
 8008cd0:	9903      	ldr	r1, [sp, #12]
 8008cd2:	1a5b      	subs	r3, r3, r1
 8008cd4:	42ab      	cmp	r3, r5
 8008cd6:	dcf2      	bgt.n	8008cbe <_printf_i+0x212>
 8008cd8:	e7eb      	b.n	8008cb2 <_printf_i+0x206>
 8008cda:	2500      	movs	r5, #0
 8008cdc:	f104 0619 	add.w	r6, r4, #25
 8008ce0:	e7f5      	b.n	8008cce <_printf_i+0x222>
 8008ce2:	bf00      	nop
 8008ce4:	0800b0e0 	.word	0x0800b0e0
 8008ce8:	0800b0f1 	.word	0x0800b0f1

08008cec <__swhatbuf_r>:
 8008cec:	b570      	push	{r4, r5, r6, lr}
 8008cee:	460c      	mov	r4, r1
 8008cf0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008cf4:	2900      	cmp	r1, #0
 8008cf6:	b096      	sub	sp, #88	@ 0x58
 8008cf8:	4615      	mov	r5, r2
 8008cfa:	461e      	mov	r6, r3
 8008cfc:	da0d      	bge.n	8008d1a <__swhatbuf_r+0x2e>
 8008cfe:	89a3      	ldrh	r3, [r4, #12]
 8008d00:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008d04:	f04f 0100 	mov.w	r1, #0
 8008d08:	bf14      	ite	ne
 8008d0a:	2340      	movne	r3, #64	@ 0x40
 8008d0c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008d10:	2000      	movs	r0, #0
 8008d12:	6031      	str	r1, [r6, #0]
 8008d14:	602b      	str	r3, [r5, #0]
 8008d16:	b016      	add	sp, #88	@ 0x58
 8008d18:	bd70      	pop	{r4, r5, r6, pc}
 8008d1a:	466a      	mov	r2, sp
 8008d1c:	f000 f978 	bl	8009010 <_fstat_r>
 8008d20:	2800      	cmp	r0, #0
 8008d22:	dbec      	blt.n	8008cfe <__swhatbuf_r+0x12>
 8008d24:	9901      	ldr	r1, [sp, #4]
 8008d26:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008d2a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008d2e:	4259      	negs	r1, r3
 8008d30:	4159      	adcs	r1, r3
 8008d32:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008d36:	e7eb      	b.n	8008d10 <__swhatbuf_r+0x24>

08008d38 <__smakebuf_r>:
 8008d38:	898b      	ldrh	r3, [r1, #12]
 8008d3a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008d3c:	079d      	lsls	r5, r3, #30
 8008d3e:	4606      	mov	r6, r0
 8008d40:	460c      	mov	r4, r1
 8008d42:	d507      	bpl.n	8008d54 <__smakebuf_r+0x1c>
 8008d44:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008d48:	6023      	str	r3, [r4, #0]
 8008d4a:	6123      	str	r3, [r4, #16]
 8008d4c:	2301      	movs	r3, #1
 8008d4e:	6163      	str	r3, [r4, #20]
 8008d50:	b003      	add	sp, #12
 8008d52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d54:	ab01      	add	r3, sp, #4
 8008d56:	466a      	mov	r2, sp
 8008d58:	f7ff ffc8 	bl	8008cec <__swhatbuf_r>
 8008d5c:	9f00      	ldr	r7, [sp, #0]
 8008d5e:	4605      	mov	r5, r0
 8008d60:	4639      	mov	r1, r7
 8008d62:	4630      	mov	r0, r6
 8008d64:	f7ff fb0e 	bl	8008384 <_malloc_r>
 8008d68:	b948      	cbnz	r0, 8008d7e <__smakebuf_r+0x46>
 8008d6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d6e:	059a      	lsls	r2, r3, #22
 8008d70:	d4ee      	bmi.n	8008d50 <__smakebuf_r+0x18>
 8008d72:	f023 0303 	bic.w	r3, r3, #3
 8008d76:	f043 0302 	orr.w	r3, r3, #2
 8008d7a:	81a3      	strh	r3, [r4, #12]
 8008d7c:	e7e2      	b.n	8008d44 <__smakebuf_r+0xc>
 8008d7e:	89a3      	ldrh	r3, [r4, #12]
 8008d80:	6020      	str	r0, [r4, #0]
 8008d82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d86:	81a3      	strh	r3, [r4, #12]
 8008d88:	9b01      	ldr	r3, [sp, #4]
 8008d8a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008d8e:	b15b      	cbz	r3, 8008da8 <__smakebuf_r+0x70>
 8008d90:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008d94:	4630      	mov	r0, r6
 8008d96:	f000 f94d 	bl	8009034 <_isatty_r>
 8008d9a:	b128      	cbz	r0, 8008da8 <__smakebuf_r+0x70>
 8008d9c:	89a3      	ldrh	r3, [r4, #12]
 8008d9e:	f023 0303 	bic.w	r3, r3, #3
 8008da2:	f043 0301 	orr.w	r3, r3, #1
 8008da6:	81a3      	strh	r3, [r4, #12]
 8008da8:	89a3      	ldrh	r3, [r4, #12]
 8008daa:	431d      	orrs	r5, r3
 8008dac:	81a5      	strh	r5, [r4, #12]
 8008dae:	e7cf      	b.n	8008d50 <__smakebuf_r+0x18>

08008db0 <lflush>:
 8008db0:	898b      	ldrh	r3, [r1, #12]
 8008db2:	f003 0309 	and.w	r3, r3, #9
 8008db6:	2b09      	cmp	r3, #9
 8008db8:	d103      	bne.n	8008dc2 <lflush+0x12>
 8008dba:	4b03      	ldr	r3, [pc, #12]	@ (8008dc8 <lflush+0x18>)
 8008dbc:	6818      	ldr	r0, [r3, #0]
 8008dbe:	f7fe be8f 	b.w	8007ae0 <_fflush_r>
 8008dc2:	2000      	movs	r0, #0
 8008dc4:	4770      	bx	lr
 8008dc6:	bf00      	nop
 8008dc8:	20000300 	.word	0x20000300

08008dcc <__srefill_r>:
 8008dcc:	b570      	push	{r4, r5, r6, lr}
 8008dce:	460c      	mov	r4, r1
 8008dd0:	4605      	mov	r5, r0
 8008dd2:	b118      	cbz	r0, 8008ddc <__srefill_r+0x10>
 8008dd4:	6a03      	ldr	r3, [r0, #32]
 8008dd6:	b90b      	cbnz	r3, 8008ddc <__srefill_r+0x10>
 8008dd8:	f7fe ffd0 	bl	8007d7c <__sinit>
 8008ddc:	2300      	movs	r3, #0
 8008dde:	6063      	str	r3, [r4, #4]
 8008de0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008de4:	069e      	lsls	r6, r3, #26
 8008de6:	d408      	bmi.n	8008dfa <__srefill_r+0x2e>
 8008de8:	0758      	lsls	r0, r3, #29
 8008dea:	d445      	bmi.n	8008e78 <__srefill_r+0xac>
 8008dec:	06d9      	lsls	r1, r3, #27
 8008dee:	d407      	bmi.n	8008e00 <__srefill_r+0x34>
 8008df0:	2209      	movs	r2, #9
 8008df2:	602a      	str	r2, [r5, #0]
 8008df4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008df8:	81a3      	strh	r3, [r4, #12]
 8008dfa:	f04f 30ff 	mov.w	r0, #4294967295
 8008dfe:	bd70      	pop	{r4, r5, r6, pc}
 8008e00:	071a      	lsls	r2, r3, #28
 8008e02:	d50b      	bpl.n	8008e1c <__srefill_r+0x50>
 8008e04:	4621      	mov	r1, r4
 8008e06:	4628      	mov	r0, r5
 8008e08:	f7fe fe6a 	bl	8007ae0 <_fflush_r>
 8008e0c:	2800      	cmp	r0, #0
 8008e0e:	d1f4      	bne.n	8008dfa <__srefill_r+0x2e>
 8008e10:	89a3      	ldrh	r3, [r4, #12]
 8008e12:	60a0      	str	r0, [r4, #8]
 8008e14:	f023 0308 	bic.w	r3, r3, #8
 8008e18:	81a3      	strh	r3, [r4, #12]
 8008e1a:	61a0      	str	r0, [r4, #24]
 8008e1c:	89a3      	ldrh	r3, [r4, #12]
 8008e1e:	f043 0304 	orr.w	r3, r3, #4
 8008e22:	81a3      	strh	r3, [r4, #12]
 8008e24:	6923      	ldr	r3, [r4, #16]
 8008e26:	b91b      	cbnz	r3, 8008e30 <__srefill_r+0x64>
 8008e28:	4621      	mov	r1, r4
 8008e2a:	4628      	mov	r0, r5
 8008e2c:	f7ff ff84 	bl	8008d38 <__smakebuf_r>
 8008e30:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
 8008e34:	07b3      	lsls	r3, r6, #30
 8008e36:	d00f      	beq.n	8008e58 <__srefill_r+0x8c>
 8008e38:	2301      	movs	r3, #1
 8008e3a:	4a1b      	ldr	r2, [pc, #108]	@ (8008ea8 <__srefill_r+0xdc>)
 8008e3c:	491b      	ldr	r1, [pc, #108]	@ (8008eac <__srefill_r+0xe0>)
 8008e3e:	481c      	ldr	r0, [pc, #112]	@ (8008eb0 <__srefill_r+0xe4>)
 8008e40:	81a3      	strh	r3, [r4, #12]
 8008e42:	f7fe fffb 	bl	8007e3c <_fwalk_sglue>
 8008e46:	81a6      	strh	r6, [r4, #12]
 8008e48:	f006 0609 	and.w	r6, r6, #9
 8008e4c:	2e09      	cmp	r6, #9
 8008e4e:	d103      	bne.n	8008e58 <__srefill_r+0x8c>
 8008e50:	4621      	mov	r1, r4
 8008e52:	4628      	mov	r0, r5
 8008e54:	f7fe fdc0 	bl	80079d8 <__sflush_r>
 8008e58:	6922      	ldr	r2, [r4, #16]
 8008e5a:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 8008e5c:	6963      	ldr	r3, [r4, #20]
 8008e5e:	6a21      	ldr	r1, [r4, #32]
 8008e60:	6022      	str	r2, [r4, #0]
 8008e62:	4628      	mov	r0, r5
 8008e64:	47b0      	blx	r6
 8008e66:	2800      	cmp	r0, #0
 8008e68:	6060      	str	r0, [r4, #4]
 8008e6a:	dc17      	bgt.n	8008e9c <__srefill_r+0xd0>
 8008e6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e70:	d116      	bne.n	8008ea0 <__srefill_r+0xd4>
 8008e72:	f043 0320 	orr.w	r3, r3, #32
 8008e76:	e7bf      	b.n	8008df8 <__srefill_r+0x2c>
 8008e78:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008e7a:	2900      	cmp	r1, #0
 8008e7c:	d0d2      	beq.n	8008e24 <__srefill_r+0x58>
 8008e7e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008e82:	4299      	cmp	r1, r3
 8008e84:	d002      	beq.n	8008e8c <__srefill_r+0xc0>
 8008e86:	4628      	mov	r0, r5
 8008e88:	f7ff fa08 	bl	800829c <_free_r>
 8008e8c:	2300      	movs	r3, #0
 8008e8e:	6363      	str	r3, [r4, #52]	@ 0x34
 8008e90:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008e92:	6063      	str	r3, [r4, #4]
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d0c5      	beq.n	8008e24 <__srefill_r+0x58>
 8008e98:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8008e9a:	6023      	str	r3, [r4, #0]
 8008e9c:	2000      	movs	r0, #0
 8008e9e:	e7ae      	b.n	8008dfe <__srefill_r+0x32>
 8008ea0:	2200      	movs	r2, #0
 8008ea2:	6062      	str	r2, [r4, #4]
 8008ea4:	e7a6      	b.n	8008df4 <__srefill_r+0x28>
 8008ea6:	bf00      	nop
 8008ea8:	200002f4 	.word	0x200002f4
 8008eac:	08008db1 	.word	0x08008db1
 8008eb0:	20000304 	.word	0x20000304

08008eb4 <__swbuf_r>:
 8008eb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008eb6:	460e      	mov	r6, r1
 8008eb8:	4614      	mov	r4, r2
 8008eba:	4605      	mov	r5, r0
 8008ebc:	b118      	cbz	r0, 8008ec6 <__swbuf_r+0x12>
 8008ebe:	6a03      	ldr	r3, [r0, #32]
 8008ec0:	b90b      	cbnz	r3, 8008ec6 <__swbuf_r+0x12>
 8008ec2:	f7fe ff5b 	bl	8007d7c <__sinit>
 8008ec6:	69a3      	ldr	r3, [r4, #24]
 8008ec8:	60a3      	str	r3, [r4, #8]
 8008eca:	89a3      	ldrh	r3, [r4, #12]
 8008ecc:	071a      	lsls	r2, r3, #28
 8008ece:	d501      	bpl.n	8008ed4 <__swbuf_r+0x20>
 8008ed0:	6923      	ldr	r3, [r4, #16]
 8008ed2:	b943      	cbnz	r3, 8008ee6 <__swbuf_r+0x32>
 8008ed4:	4621      	mov	r1, r4
 8008ed6:	4628      	mov	r0, r5
 8008ed8:	f000 f82a 	bl	8008f30 <__swsetup_r>
 8008edc:	b118      	cbz	r0, 8008ee6 <__swbuf_r+0x32>
 8008ede:	f04f 37ff 	mov.w	r7, #4294967295
 8008ee2:	4638      	mov	r0, r7
 8008ee4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ee6:	6823      	ldr	r3, [r4, #0]
 8008ee8:	6922      	ldr	r2, [r4, #16]
 8008eea:	1a98      	subs	r0, r3, r2
 8008eec:	6963      	ldr	r3, [r4, #20]
 8008eee:	b2f6      	uxtb	r6, r6
 8008ef0:	4283      	cmp	r3, r0
 8008ef2:	4637      	mov	r7, r6
 8008ef4:	dc05      	bgt.n	8008f02 <__swbuf_r+0x4e>
 8008ef6:	4621      	mov	r1, r4
 8008ef8:	4628      	mov	r0, r5
 8008efa:	f7fe fdf1 	bl	8007ae0 <_fflush_r>
 8008efe:	2800      	cmp	r0, #0
 8008f00:	d1ed      	bne.n	8008ede <__swbuf_r+0x2a>
 8008f02:	68a3      	ldr	r3, [r4, #8]
 8008f04:	3b01      	subs	r3, #1
 8008f06:	60a3      	str	r3, [r4, #8]
 8008f08:	6823      	ldr	r3, [r4, #0]
 8008f0a:	1c5a      	adds	r2, r3, #1
 8008f0c:	6022      	str	r2, [r4, #0]
 8008f0e:	701e      	strb	r6, [r3, #0]
 8008f10:	6962      	ldr	r2, [r4, #20]
 8008f12:	1c43      	adds	r3, r0, #1
 8008f14:	429a      	cmp	r2, r3
 8008f16:	d004      	beq.n	8008f22 <__swbuf_r+0x6e>
 8008f18:	89a3      	ldrh	r3, [r4, #12]
 8008f1a:	07db      	lsls	r3, r3, #31
 8008f1c:	d5e1      	bpl.n	8008ee2 <__swbuf_r+0x2e>
 8008f1e:	2e0a      	cmp	r6, #10
 8008f20:	d1df      	bne.n	8008ee2 <__swbuf_r+0x2e>
 8008f22:	4621      	mov	r1, r4
 8008f24:	4628      	mov	r0, r5
 8008f26:	f7fe fddb 	bl	8007ae0 <_fflush_r>
 8008f2a:	2800      	cmp	r0, #0
 8008f2c:	d0d9      	beq.n	8008ee2 <__swbuf_r+0x2e>
 8008f2e:	e7d6      	b.n	8008ede <__swbuf_r+0x2a>

08008f30 <__swsetup_r>:
 8008f30:	b538      	push	{r3, r4, r5, lr}
 8008f32:	4b29      	ldr	r3, [pc, #164]	@ (8008fd8 <__swsetup_r+0xa8>)
 8008f34:	4605      	mov	r5, r0
 8008f36:	6818      	ldr	r0, [r3, #0]
 8008f38:	460c      	mov	r4, r1
 8008f3a:	b118      	cbz	r0, 8008f44 <__swsetup_r+0x14>
 8008f3c:	6a03      	ldr	r3, [r0, #32]
 8008f3e:	b90b      	cbnz	r3, 8008f44 <__swsetup_r+0x14>
 8008f40:	f7fe ff1c 	bl	8007d7c <__sinit>
 8008f44:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f48:	0719      	lsls	r1, r3, #28
 8008f4a:	d422      	bmi.n	8008f92 <__swsetup_r+0x62>
 8008f4c:	06da      	lsls	r2, r3, #27
 8008f4e:	d407      	bmi.n	8008f60 <__swsetup_r+0x30>
 8008f50:	2209      	movs	r2, #9
 8008f52:	602a      	str	r2, [r5, #0]
 8008f54:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008f58:	81a3      	strh	r3, [r4, #12]
 8008f5a:	f04f 30ff 	mov.w	r0, #4294967295
 8008f5e:	e033      	b.n	8008fc8 <__swsetup_r+0x98>
 8008f60:	0758      	lsls	r0, r3, #29
 8008f62:	d512      	bpl.n	8008f8a <__swsetup_r+0x5a>
 8008f64:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008f66:	b141      	cbz	r1, 8008f7a <__swsetup_r+0x4a>
 8008f68:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008f6c:	4299      	cmp	r1, r3
 8008f6e:	d002      	beq.n	8008f76 <__swsetup_r+0x46>
 8008f70:	4628      	mov	r0, r5
 8008f72:	f7ff f993 	bl	800829c <_free_r>
 8008f76:	2300      	movs	r3, #0
 8008f78:	6363      	str	r3, [r4, #52]	@ 0x34
 8008f7a:	89a3      	ldrh	r3, [r4, #12]
 8008f7c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008f80:	81a3      	strh	r3, [r4, #12]
 8008f82:	2300      	movs	r3, #0
 8008f84:	6063      	str	r3, [r4, #4]
 8008f86:	6923      	ldr	r3, [r4, #16]
 8008f88:	6023      	str	r3, [r4, #0]
 8008f8a:	89a3      	ldrh	r3, [r4, #12]
 8008f8c:	f043 0308 	orr.w	r3, r3, #8
 8008f90:	81a3      	strh	r3, [r4, #12]
 8008f92:	6923      	ldr	r3, [r4, #16]
 8008f94:	b94b      	cbnz	r3, 8008faa <__swsetup_r+0x7a>
 8008f96:	89a3      	ldrh	r3, [r4, #12]
 8008f98:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008f9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008fa0:	d003      	beq.n	8008faa <__swsetup_r+0x7a>
 8008fa2:	4621      	mov	r1, r4
 8008fa4:	4628      	mov	r0, r5
 8008fa6:	f7ff fec7 	bl	8008d38 <__smakebuf_r>
 8008faa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008fae:	f013 0201 	ands.w	r2, r3, #1
 8008fb2:	d00a      	beq.n	8008fca <__swsetup_r+0x9a>
 8008fb4:	2200      	movs	r2, #0
 8008fb6:	60a2      	str	r2, [r4, #8]
 8008fb8:	6962      	ldr	r2, [r4, #20]
 8008fba:	4252      	negs	r2, r2
 8008fbc:	61a2      	str	r2, [r4, #24]
 8008fbe:	6922      	ldr	r2, [r4, #16]
 8008fc0:	b942      	cbnz	r2, 8008fd4 <__swsetup_r+0xa4>
 8008fc2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008fc6:	d1c5      	bne.n	8008f54 <__swsetup_r+0x24>
 8008fc8:	bd38      	pop	{r3, r4, r5, pc}
 8008fca:	0799      	lsls	r1, r3, #30
 8008fcc:	bf58      	it	pl
 8008fce:	6962      	ldrpl	r2, [r4, #20]
 8008fd0:	60a2      	str	r2, [r4, #8]
 8008fd2:	e7f4      	b.n	8008fbe <__swsetup_r+0x8e>
 8008fd4:	2000      	movs	r0, #0
 8008fd6:	e7f7      	b.n	8008fc8 <__swsetup_r+0x98>
 8008fd8:	20000300 	.word	0x20000300

08008fdc <memmove>:
 8008fdc:	4288      	cmp	r0, r1
 8008fde:	b510      	push	{r4, lr}
 8008fe0:	eb01 0402 	add.w	r4, r1, r2
 8008fe4:	d902      	bls.n	8008fec <memmove+0x10>
 8008fe6:	4284      	cmp	r4, r0
 8008fe8:	4623      	mov	r3, r4
 8008fea:	d807      	bhi.n	8008ffc <memmove+0x20>
 8008fec:	1e43      	subs	r3, r0, #1
 8008fee:	42a1      	cmp	r1, r4
 8008ff0:	d008      	beq.n	8009004 <memmove+0x28>
 8008ff2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008ff6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008ffa:	e7f8      	b.n	8008fee <memmove+0x12>
 8008ffc:	4402      	add	r2, r0
 8008ffe:	4601      	mov	r1, r0
 8009000:	428a      	cmp	r2, r1
 8009002:	d100      	bne.n	8009006 <memmove+0x2a>
 8009004:	bd10      	pop	{r4, pc}
 8009006:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800900a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800900e:	e7f7      	b.n	8009000 <memmove+0x24>

08009010 <_fstat_r>:
 8009010:	b538      	push	{r3, r4, r5, lr}
 8009012:	4d07      	ldr	r5, [pc, #28]	@ (8009030 <_fstat_r+0x20>)
 8009014:	2300      	movs	r3, #0
 8009016:	4604      	mov	r4, r0
 8009018:	4608      	mov	r0, r1
 800901a:	4611      	mov	r1, r2
 800901c:	602b      	str	r3, [r5, #0]
 800901e:	f7f7 ff4c 	bl	8000eba <_fstat>
 8009022:	1c43      	adds	r3, r0, #1
 8009024:	d102      	bne.n	800902c <_fstat_r+0x1c>
 8009026:	682b      	ldr	r3, [r5, #0]
 8009028:	b103      	cbz	r3, 800902c <_fstat_r+0x1c>
 800902a:	6023      	str	r3, [r4, #0]
 800902c:	bd38      	pop	{r3, r4, r5, pc}
 800902e:	bf00      	nop
 8009030:	20001500 	.word	0x20001500

08009034 <_isatty_r>:
 8009034:	b538      	push	{r3, r4, r5, lr}
 8009036:	4d06      	ldr	r5, [pc, #24]	@ (8009050 <_isatty_r+0x1c>)
 8009038:	2300      	movs	r3, #0
 800903a:	4604      	mov	r4, r0
 800903c:	4608      	mov	r0, r1
 800903e:	602b      	str	r3, [r5, #0]
 8009040:	f7f7 ff4b 	bl	8000eda <_isatty>
 8009044:	1c43      	adds	r3, r0, #1
 8009046:	d102      	bne.n	800904e <_isatty_r+0x1a>
 8009048:	682b      	ldr	r3, [r5, #0]
 800904a:	b103      	cbz	r3, 800904e <_isatty_r+0x1a>
 800904c:	6023      	str	r3, [r4, #0]
 800904e:	bd38      	pop	{r3, r4, r5, pc}
 8009050:	20001500 	.word	0x20001500

08009054 <_sbrk_r>:
 8009054:	b538      	push	{r3, r4, r5, lr}
 8009056:	4d06      	ldr	r5, [pc, #24]	@ (8009070 <_sbrk_r+0x1c>)
 8009058:	2300      	movs	r3, #0
 800905a:	4604      	mov	r4, r0
 800905c:	4608      	mov	r0, r1
 800905e:	602b      	str	r3, [r5, #0]
 8009060:	f7f7 ff54 	bl	8000f0c <_sbrk>
 8009064:	1c43      	adds	r3, r0, #1
 8009066:	d102      	bne.n	800906e <_sbrk_r+0x1a>
 8009068:	682b      	ldr	r3, [r5, #0]
 800906a:	b103      	cbz	r3, 800906e <_sbrk_r+0x1a>
 800906c:	6023      	str	r3, [r4, #0]
 800906e:	bd38      	pop	{r3, r4, r5, pc}
 8009070:	20001500 	.word	0x20001500

08009074 <_realloc_r>:
 8009074:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009078:	4680      	mov	r8, r0
 800907a:	4615      	mov	r5, r2
 800907c:	460c      	mov	r4, r1
 800907e:	b921      	cbnz	r1, 800908a <_realloc_r+0x16>
 8009080:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009084:	4611      	mov	r1, r2
 8009086:	f7ff b97d 	b.w	8008384 <_malloc_r>
 800908a:	b92a      	cbnz	r2, 8009098 <_realloc_r+0x24>
 800908c:	f7ff f906 	bl	800829c <_free_r>
 8009090:	2400      	movs	r4, #0
 8009092:	4620      	mov	r0, r4
 8009094:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009098:	f000 f81a 	bl	80090d0 <_malloc_usable_size_r>
 800909c:	4285      	cmp	r5, r0
 800909e:	4606      	mov	r6, r0
 80090a0:	d802      	bhi.n	80090a8 <_realloc_r+0x34>
 80090a2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80090a6:	d8f4      	bhi.n	8009092 <_realloc_r+0x1e>
 80090a8:	4629      	mov	r1, r5
 80090aa:	4640      	mov	r0, r8
 80090ac:	f7ff f96a 	bl	8008384 <_malloc_r>
 80090b0:	4607      	mov	r7, r0
 80090b2:	2800      	cmp	r0, #0
 80090b4:	d0ec      	beq.n	8009090 <_realloc_r+0x1c>
 80090b6:	42b5      	cmp	r5, r6
 80090b8:	462a      	mov	r2, r5
 80090ba:	4621      	mov	r1, r4
 80090bc:	bf28      	it	cs
 80090be:	4632      	movcs	r2, r6
 80090c0:	f7ff f8de 	bl	8008280 <memcpy>
 80090c4:	4621      	mov	r1, r4
 80090c6:	4640      	mov	r0, r8
 80090c8:	f7ff f8e8 	bl	800829c <_free_r>
 80090cc:	463c      	mov	r4, r7
 80090ce:	e7e0      	b.n	8009092 <_realloc_r+0x1e>

080090d0 <_malloc_usable_size_r>:
 80090d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80090d4:	1f18      	subs	r0, r3, #4
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	bfbc      	itt	lt
 80090da:	580b      	ldrlt	r3, [r1, r0]
 80090dc:	18c0      	addlt	r0, r0, r3
 80090de:	4770      	bx	lr

080090e0 <_init>:
 80090e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090e2:	bf00      	nop
 80090e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090e6:	bc08      	pop	{r3}
 80090e8:	469e      	mov	lr, r3
 80090ea:	4770      	bx	lr

080090ec <_fini>:
 80090ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090ee:	bf00      	nop
 80090f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090f2:	bc08      	pop	{r3}
 80090f4:	469e      	mov	lr, r3
 80090f6:	4770      	bx	lr
