// Seed: 1407045860
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout supply0 id_1;
  localparam id_3 = 1;
  parameter id_4 = id_3;
  assign id_1 = $signed(75);
  ;
  wire id_5;
  ;
  assign id_1 = 1'b0 == 1;
  logic [1 : -1] id_6;
  ;
  logic [-1 'h0 : 1 'b0] id_7;
endmodule
module module_1 (
    input  wand id_0,
    output wand id_1,
    input  tri0 id_2
);
  logic id_4;
  ;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  always begin : LABEL_0
    if (1) begin : LABEL_1
      assume (-1);
    end
  end
  wire id_5;
endmodule
