
CWMaskAndRandChaotic.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000020dc  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000128  00802000  000020dc  00002170  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000fe  00802128  00802128  00002298  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00002298  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000022c8  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000280  00000000  00000000  00002308  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00008ada  00000000  00000000  00002588  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00002ff5  00000000  00000000  0000b062  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00003c49  00000000  00000000  0000e057  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000da8  00000000  00000000  00011ca0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000277a6  00000000  00000000  00012a48  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00003d26  00000000  00000000  0003a1ee  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000298  00000000  00000000  0003df14  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00008006  00000000  00000000  0003e1ac  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	b5 c0       	rjmp	.+362    	; 0x16c <__ctors_end>
       2:	00 00       	nop
       4:	d4 c0       	rjmp	.+424    	; 0x1ae <__bad_interrupt>
       6:	00 00       	nop
       8:	d2 c0       	rjmp	.+420    	; 0x1ae <__bad_interrupt>
       a:	00 00       	nop
       c:	d0 c0       	rjmp	.+416    	; 0x1ae <__bad_interrupt>
       e:	00 00       	nop
      10:	ce c0       	rjmp	.+412    	; 0x1ae <__bad_interrupt>
      12:	00 00       	nop
      14:	cc c0       	rjmp	.+408    	; 0x1ae <__bad_interrupt>
      16:	00 00       	nop
      18:	ca c0       	rjmp	.+404    	; 0x1ae <__bad_interrupt>
      1a:	00 00       	nop
      1c:	c8 c0       	rjmp	.+400    	; 0x1ae <__bad_interrupt>
      1e:	00 00       	nop
      20:	c6 c0       	rjmp	.+396    	; 0x1ae <__bad_interrupt>
      22:	00 00       	nop
      24:	c4 c0       	rjmp	.+392    	; 0x1ae <__bad_interrupt>
      26:	00 00       	nop
      28:	c2 c0       	rjmp	.+388    	; 0x1ae <__bad_interrupt>
      2a:	00 00       	nop
      2c:	c0 c0       	rjmp	.+384    	; 0x1ae <__bad_interrupt>
      2e:	00 00       	nop
      30:	be c0       	rjmp	.+380    	; 0x1ae <__bad_interrupt>
      32:	00 00       	nop
      34:	bc c0       	rjmp	.+376    	; 0x1ae <__bad_interrupt>
      36:	00 00       	nop
      38:	0c 94 e0 0a 	jmp	0x15c0	; 0x15c0 <__vector_14>
      3c:	0c 94 0d 0b 	jmp	0x161a	; 0x161a <__vector_15>
      40:	0c 94 3a 0b 	jmp	0x1674	; 0x1674 <__vector_16>
      44:	0c 94 67 0b 	jmp	0x16ce	; 0x16ce <__vector_17>
      48:	0c 94 94 0b 	jmp	0x1728	; 0x1728 <__vector_18>
      4c:	0c 94 c1 0b 	jmp	0x1782	; 0x1782 <__vector_19>
      50:	0c 94 ee 0b 	jmp	0x17dc	; 0x17dc <__vector_20>
      54:	0c 94 1b 0c 	jmp	0x1836	; 0x1836 <__vector_21>
      58:	0c 94 48 0c 	jmp	0x1890	; 0x1890 <__vector_22>
      5c:	0c 94 75 0c 	jmp	0x18ea	; 0x18ea <__vector_23>
      60:	a6 c0       	rjmp	.+332    	; 0x1ae <__bad_interrupt>
      62:	00 00       	nop
      64:	a4 c0       	rjmp	.+328    	; 0x1ae <__bad_interrupt>
      66:	00 00       	nop
      68:	a2 c0       	rjmp	.+324    	; 0x1ae <__bad_interrupt>
      6a:	00 00       	nop
      6c:	a0 c0       	rjmp	.+320    	; 0x1ae <__bad_interrupt>
      6e:	00 00       	nop
      70:	9e c0       	rjmp	.+316    	; 0x1ae <__bad_interrupt>
      72:	00 00       	nop
      74:	9c c0       	rjmp	.+312    	; 0x1ae <__bad_interrupt>
      76:	00 00       	nop
      78:	9a c0       	rjmp	.+308    	; 0x1ae <__bad_interrupt>
      7a:	00 00       	nop
      7c:	98 c0       	rjmp	.+304    	; 0x1ae <__bad_interrupt>
      7e:	00 00       	nop
      80:	96 c0       	rjmp	.+300    	; 0x1ae <__bad_interrupt>
      82:	00 00       	nop
      84:	94 c0       	rjmp	.+296    	; 0x1ae <__bad_interrupt>
      86:	00 00       	nop
      88:	92 c0       	rjmp	.+292    	; 0x1ae <__bad_interrupt>
      8a:	00 00       	nop
      8c:	90 c0       	rjmp	.+288    	; 0x1ae <__bad_interrupt>
      8e:	00 00       	nop
      90:	8e c0       	rjmp	.+284    	; 0x1ae <__bad_interrupt>
      92:	00 00       	nop
      94:	8c c0       	rjmp	.+280    	; 0x1ae <__bad_interrupt>
      96:	00 00       	nop
      98:	8a c0       	rjmp	.+276    	; 0x1ae <__bad_interrupt>
      9a:	00 00       	nop
      9c:	88 c0       	rjmp	.+272    	; 0x1ae <__bad_interrupt>
      9e:	00 00       	nop
      a0:	86 c0       	rjmp	.+268    	; 0x1ae <__bad_interrupt>
      a2:	00 00       	nop
      a4:	84 c0       	rjmp	.+264    	; 0x1ae <__bad_interrupt>
      a6:	00 00       	nop
      a8:	82 c0       	rjmp	.+260    	; 0x1ae <__bad_interrupt>
      aa:	00 00       	nop
      ac:	80 c0       	rjmp	.+256    	; 0x1ae <__bad_interrupt>
      ae:	00 00       	nop
      b0:	7e c0       	rjmp	.+252    	; 0x1ae <__bad_interrupt>
      b2:	00 00       	nop
      b4:	7c c0       	rjmp	.+248    	; 0x1ae <__bad_interrupt>
      b6:	00 00       	nop
      b8:	7a c0       	rjmp	.+244    	; 0x1ae <__bad_interrupt>
      ba:	00 00       	nop
      bc:	0c 94 b0 0d 	jmp	0x1b60	; 0x1b60 <__vector_47>
      c0:	0c 94 dd 0d 	jmp	0x1bba	; 0x1bba <__vector_48>
      c4:	0c 94 0a 0e 	jmp	0x1c14	; 0x1c14 <__vector_49>
      c8:	0c 94 37 0e 	jmp	0x1c6e	; 0x1c6e <__vector_50>
      cc:	0c 94 64 0e 	jmp	0x1cc8	; 0x1cc8 <__vector_51>
      d0:	0c 94 91 0e 	jmp	0x1d22	; 0x1d22 <__vector_52>
      d4:	6c c0       	rjmp	.+216    	; 0x1ae <__bad_interrupt>
      d6:	00 00       	nop
      d8:	6a c0       	rjmp	.+212    	; 0x1ae <__bad_interrupt>
      da:	00 00       	nop
      dc:	68 c0       	rjmp	.+208    	; 0x1ae <__bad_interrupt>
      de:	00 00       	nop
      e0:	66 c0       	rjmp	.+204    	; 0x1ae <__bad_interrupt>
      e2:	00 00       	nop
      e4:	64 c0       	rjmp	.+200    	; 0x1ae <__bad_interrupt>
      e6:	00 00       	nop
      e8:	62 c0       	rjmp	.+196    	; 0x1ae <__bad_interrupt>
      ea:	00 00       	nop
      ec:	60 c0       	rjmp	.+192    	; 0x1ae <__bad_interrupt>
      ee:	00 00       	nop
      f0:	5e c0       	rjmp	.+188    	; 0x1ae <__bad_interrupt>
      f2:	00 00       	nop
      f4:	5c c0       	rjmp	.+184    	; 0x1ae <__bad_interrupt>
      f6:	00 00       	nop
      f8:	5a c0       	rjmp	.+180    	; 0x1ae <__bad_interrupt>
      fa:	00 00       	nop
      fc:	58 c0       	rjmp	.+176    	; 0x1ae <__bad_interrupt>
      fe:	00 00       	nop
     100:	56 c0       	rjmp	.+172    	; 0x1ae <__bad_interrupt>
     102:	00 00       	nop
     104:	54 c0       	rjmp	.+168    	; 0x1ae <__bad_interrupt>
     106:	00 00       	nop
     108:	52 c0       	rjmp	.+164    	; 0x1ae <__bad_interrupt>
     10a:	00 00       	nop
     10c:	50 c0       	rjmp	.+160    	; 0x1ae <__bad_interrupt>
     10e:	00 00       	nop
     110:	4e c0       	rjmp	.+156    	; 0x1ae <__bad_interrupt>
     112:	00 00       	nop
     114:	4c c0       	rjmp	.+152    	; 0x1ae <__bad_interrupt>
     116:	00 00       	nop
     118:	4a c0       	rjmp	.+148    	; 0x1ae <__bad_interrupt>
     11a:	00 00       	nop
     11c:	48 c0       	rjmp	.+144    	; 0x1ae <__bad_interrupt>
     11e:	00 00       	nop
     120:	46 c0       	rjmp	.+140    	; 0x1ae <__bad_interrupt>
     122:	00 00       	nop
     124:	44 c0       	rjmp	.+136    	; 0x1ae <__bad_interrupt>
     126:	00 00       	nop
     128:	42 c0       	rjmp	.+132    	; 0x1ae <__bad_interrupt>
     12a:	00 00       	nop
     12c:	40 c0       	rjmp	.+128    	; 0x1ae <__bad_interrupt>
     12e:	00 00       	nop
     130:	3e c0       	rjmp	.+124    	; 0x1ae <__bad_interrupt>
     132:	00 00       	nop
     134:	0c 94 a2 0c 	jmp	0x1944	; 0x1944 <__vector_77>
     138:	0c 94 cf 0c 	jmp	0x199e	; 0x199e <__vector_78>
     13c:	0c 94 fc 0c 	jmp	0x19f8	; 0x19f8 <__vector_79>
     140:	0c 94 29 0d 	jmp	0x1a52	; 0x1a52 <__vector_80>
     144:	0c 94 56 0d 	jmp	0x1aac	; 0x1aac <__vector_81>
     148:	0c 94 83 0d 	jmp	0x1b06	; 0x1b06 <__vector_82>
     14c:	30 c0       	rjmp	.+96     	; 0x1ae <__bad_interrupt>
     14e:	00 00       	nop
     150:	2e c0       	rjmp	.+92     	; 0x1ae <__bad_interrupt>
     152:	00 00       	nop
     154:	2c c0       	rjmp	.+88     	; 0x1ae <__bad_interrupt>
     156:	00 00       	nop
     158:	2a c0       	rjmp	.+84     	; 0x1ae <__bad_interrupt>
     15a:	00 00       	nop
     15c:	28 c0       	rjmp	.+80     	; 0x1ae <__bad_interrupt>
     15e:	00 00       	nop
     160:	26 c0       	rjmp	.+76     	; 0x1ae <__bad_interrupt>
     162:	00 00       	nop
     164:	24 c0       	rjmp	.+72     	; 0x1ae <__bad_interrupt>
     166:	00 00       	nop
     168:	22 c0       	rjmp	.+68     	; 0x1ae <__bad_interrupt>
	...

0000016c <__ctors_end>:
     16c:	11 24       	eor	r1, r1
     16e:	1f be       	out	0x3f, r1	; 63
     170:	cf ef       	ldi	r28, 0xFF	; 255
     172:	cd bf       	out	0x3d, r28	; 61
     174:	df e3       	ldi	r29, 0x3F	; 63
     176:	de bf       	out	0x3e, r29	; 62
     178:	00 e0       	ldi	r16, 0x00	; 0
     17a:	0c bf       	out	0x3c, r16	; 60

0000017c <__do_copy_data>:
     17c:	11 e2       	ldi	r17, 0x21	; 33
     17e:	a0 e0       	ldi	r26, 0x00	; 0
     180:	b0 e2       	ldi	r27, 0x20	; 32
     182:	ec ed       	ldi	r30, 0xDC	; 220
     184:	f0 e2       	ldi	r31, 0x20	; 32
     186:	00 e0       	ldi	r16, 0x00	; 0
     188:	0b bf       	out	0x3b, r16	; 59
     18a:	02 c0       	rjmp	.+4      	; 0x190 <__do_copy_data+0x14>
     18c:	07 90       	elpm	r0, Z+
     18e:	0d 92       	st	X+, r0
     190:	a8 32       	cpi	r26, 0x28	; 40
     192:	b1 07       	cpc	r27, r17
     194:	d9 f7       	brne	.-10     	; 0x18c <__do_copy_data+0x10>

00000196 <__do_clear_bss>:
     196:	22 e2       	ldi	r18, 0x22	; 34
     198:	a8 e2       	ldi	r26, 0x28	; 40
     19a:	b1 e2       	ldi	r27, 0x21	; 33
     19c:	01 c0       	rjmp	.+2      	; 0x1a0 <.do_clear_bss_start>

0000019e <.do_clear_bss_loop>:
     19e:	1d 92       	st	X+, r1

000001a0 <.do_clear_bss_start>:
     1a0:	a6 32       	cpi	r26, 0x26	; 38
     1a2:	b2 07       	cpc	r27, r18
     1a4:	e1 f7       	brne	.-8      	; 0x19e <.do_clear_bss_loop>
     1a6:	0e 94 02 0a 	call	0x1404	; 0x1404 <main>
     1aa:	0c 94 6c 10 	jmp	0x20d8	; 0x20d8 <_exit>

000001ae <__bad_interrupt>:
     1ae:	28 cf       	rjmp	.-432    	; 0x0 <__vectors>

000001b0 <usart_putchar>:

	if (baud_offset != USART_BAUD_UNDEFINED) {
		(usart)->BAUDCTRLB = (uint8_t)((uint16_t)baudctrl);
		(usart)->BAUDCTRLA = (uint8_t)((uint16_t)baudctrl >> 8);
	}
}
     1b0:	fc 01       	movw	r30, r24
     1b2:	91 81       	ldd	r25, Z+1	; 0x01
     1b4:	95 ff       	sbrs	r25, 5
     1b6:	fd cf       	rjmp	.-6      	; 0x1b2 <usart_putchar+0x2>
     1b8:	60 83       	st	Z, r22
     1ba:	80 e0       	ldi	r24, 0x00	; 0
     1bc:	90 e0       	ldi	r25, 0x00	; 0
     1be:	08 95       	ret

000001c0 <usart_getchar>:
     1c0:	fc 01       	movw	r30, r24
     1c2:	91 81       	ldd	r25, Z+1	; 0x01
     1c4:	99 23       	and	r25, r25
     1c6:	ec f7       	brge	.-6      	; 0x1c2 <usart_getchar+0x2>
     1c8:	80 81       	ld	r24, Z
     1ca:	08 95       	ret

000001cc <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
     1cc:	4f 92       	push	r4
     1ce:	5f 92       	push	r5
     1d0:	6f 92       	push	r6
     1d2:	7f 92       	push	r7
     1d4:	8f 92       	push	r8
     1d6:	9f 92       	push	r9
     1d8:	af 92       	push	r10
     1da:	bf 92       	push	r11
     1dc:	ef 92       	push	r14
     1de:	ff 92       	push	r15
     1e0:	0f 93       	push	r16
     1e2:	1f 93       	push	r17
     1e4:	cf 93       	push	r28
     1e6:	7c 01       	movw	r14, r24
     1e8:	4a 01       	movw	r8, r20
     1ea:	5b 01       	movw	r10, r22
     1ec:	28 01       	movw	r4, r16
     1ee:	39 01       	movw	r6, r18
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
     1f0:	fc 01       	movw	r30, r24
     1f2:	84 81       	ldd	r24, Z+4	; 0x04
     1f4:	82 ff       	sbrs	r24, 2
     1f6:	16 c0       	rjmp	.+44     	; 0x224 <usart_set_baudrate+0x58>

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
     1f8:	d9 01       	movw	r26, r18
     1fa:	c8 01       	movw	r24, r16
     1fc:	68 94       	set
     1fe:	12 f8       	bld	r1, 2
     200:	b6 95       	lsr	r27
     202:	a7 95       	ror	r26
     204:	97 95       	ror	r25
     206:	87 95       	ror	r24
     208:	16 94       	lsr	r1
     20a:	d1 f7       	brne	.-12     	; 0x200 <usart_set_baudrate+0x34>
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;
     20c:	b9 01       	movw	r22, r18
     20e:	a8 01       	movw	r20, r16
     210:	03 2e       	mov	r0, r19
     212:	36 e1       	ldi	r19, 0x16	; 22
     214:	76 95       	lsr	r23
     216:	67 95       	ror	r22
     218:	57 95       	ror	r21
     21a:	47 95       	ror	r20
     21c:	3a 95       	dec	r19
     21e:	d1 f7       	brne	.-12     	; 0x214 <usart_set_baudrate+0x48>
     220:	30 2d       	mov	r19, r0
     222:	15 c0       	rjmp	.+42     	; 0x24e <usart_set_baudrate+0x82>

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
		max_rate /= 2;
     224:	d9 01       	movw	r26, r18
     226:	c8 01       	movw	r24, r16
     228:	68 94       	set
     22a:	13 f8       	bld	r1, 3
     22c:	b6 95       	lsr	r27
     22e:	a7 95       	ror	r26
     230:	97 95       	ror	r25
     232:	87 95       	ror	r24
     234:	16 94       	lsr	r1
     236:	d1 f7       	brne	.-12     	; 0x22c <usart_set_baudrate+0x60>
		min_rate /= 2;
     238:	b9 01       	movw	r22, r18
     23a:	a8 01       	movw	r20, r16
     23c:	03 2e       	mov	r0, r19
     23e:	37 e1       	ldi	r19, 0x17	; 23
     240:	76 95       	lsr	r23
     242:	67 95       	ror	r22
     244:	57 95       	ror	r21
     246:	47 95       	ror	r20
     248:	3a 95       	dec	r19
     24a:	d1 f7       	brne	.-12     	; 0x240 <usart_set_baudrate+0x74>
     24c:	30 2d       	mov	r19, r0
	}

	if ((baud > max_rate) || (baud < min_rate)) {
     24e:	88 15       	cp	r24, r8
     250:	99 05       	cpc	r25, r9
     252:	aa 05       	cpc	r26, r10
     254:	bb 05       	cpc	r27, r11
     256:	08 f4       	brcc	.+2      	; 0x25a <usart_set_baudrate+0x8e>
     258:	a6 c0       	rjmp	.+332    	; 0x3a6 <usart_set_baudrate+0x1da>
     25a:	84 16       	cp	r8, r20
     25c:	95 06       	cpc	r9, r21
     25e:	a6 06       	cpc	r10, r22
     260:	b7 06       	cpc	r11, r23
     262:	08 f4       	brcc	.+2      	; 0x266 <usart_set_baudrate+0x9a>
     264:	a2 c0       	rjmp	.+324    	; 0x3aa <usart_set_baudrate+0x1de>
		return false;
	}

	/* Check if double speed is enabled. */
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
     266:	f7 01       	movw	r30, r14
     268:	84 81       	ldd	r24, Z+4	; 0x04
     26a:	82 fd       	sbrc	r24, 2
     26c:	04 c0       	rjmp	.+8      	; 0x276 <usart_set_baudrate+0xaa>
		baud *= 2;
     26e:	88 0c       	add	r8, r8
     270:	99 1c       	adc	r9, r9
     272:	aa 1c       	adc	r10, r10
     274:	bb 1c       	adc	r11, r11
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;
     276:	c3 01       	movw	r24, r6
     278:	b2 01       	movw	r22, r4
     27a:	a5 01       	movw	r20, r10
     27c:	94 01       	movw	r18, r8
     27e:	0e 94 37 0f 	call	0x1e6e	; 0x1e6e <__udivmodsi4>

	for (exp = -7; exp < 7; exp++) {
		if (ratio < limit) {
     282:	2f 3f       	cpi	r18, 0xFF	; 255
     284:	31 05       	cpc	r19, r1
     286:	41 05       	cpc	r20, r1
     288:	51 05       	cpc	r21, r1
     28a:	08 f4       	brcc	.+2      	; 0x28e <usart_set_baudrate+0xc2>
     28c:	90 c0       	rjmp	.+288    	; 0x3ae <usart_set_baudrate+0x1e2>
     28e:	8f ef       	ldi	r24, 0xFF	; 255
     290:	90 e0       	ldi	r25, 0x00	; 0
     292:	a0 e0       	ldi	r26, 0x00	; 0
     294:	b0 e0       	ldi	r27, 0x00	; 0
     296:	c9 ef       	ldi	r28, 0xF9	; 249
     298:	05 c0       	rjmp	.+10     	; 0x2a4 <usart_set_baudrate+0xd8>
     29a:	28 17       	cp	r18, r24
     29c:	39 07       	cpc	r19, r25
     29e:	4a 07       	cpc	r20, r26
     2a0:	5b 07       	cpc	r21, r27
     2a2:	58 f0       	brcs	.+22     	; 0x2ba <usart_set_baudrate+0xee>
			break;
		}

		limit <<= 1;
     2a4:	88 0f       	add	r24, r24
     2a6:	99 1f       	adc	r25, r25
     2a8:	aa 1f       	adc	r26, r26
     2aa:	bb 1f       	adc	r27, r27

		if (exp < -3) {
     2ac:	cd 3f       	cpi	r28, 0xFD	; 253
     2ae:	0c f4       	brge	.+2      	; 0x2b2 <usart_set_baudrate+0xe6>
			limit |= 1;
     2b0:	81 60       	ori	r24, 0x01	; 1
     2b2:	cf 5f       	subi	r28, 0xFF	; 255

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
     2b4:	c7 30       	cpi	r28, 0x07	; 7
     2b6:	89 f7       	brne	.-30     	; 0x29a <usart_set_baudrate+0xce>
     2b8:	4f c0       	rjmp	.+158    	; 0x358 <usart_set_baudrate+0x18c>
	 * point.
	 *
	 * The formula for calculating BSEL is slightly different when exp is
	 * negative than it is when exp is positive.
	 */
	if (exp < 0) {
     2ba:	cc 23       	and	r28, r28
     2bc:	0c f0       	brlt	.+2      	; 0x2c0 <usart_set_baudrate+0xf4>
     2be:	4c c0       	rjmp	.+152    	; 0x358 <usart_set_baudrate+0x18c>
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
     2c0:	d5 01       	movw	r26, r10
     2c2:	c4 01       	movw	r24, r8
     2c4:	88 0f       	add	r24, r24
     2c6:	99 1f       	adc	r25, r25
     2c8:	aa 1f       	adc	r26, r26
     2ca:	bb 1f       	adc	r27, r27
     2cc:	88 0f       	add	r24, r24
     2ce:	99 1f       	adc	r25, r25
     2d0:	aa 1f       	adc	r26, r26
     2d2:	bb 1f       	adc	r27, r27
     2d4:	88 0f       	add	r24, r24
     2d6:	99 1f       	adc	r25, r25
     2d8:	aa 1f       	adc	r26, r26
     2da:	bb 1f       	adc	r27, r27
     2dc:	48 1a       	sub	r4, r24
     2de:	59 0a       	sbc	r5, r25
     2e0:	6a 0a       	sbc	r6, r26
     2e2:	7b 0a       	sbc	r7, r27
		/* If we end up with a left-shift after taking the final
		 * divide-by-8 into account, do the shift before the divide.
		 * Otherwise, left-shift the denominator instead (effectively
		 * resulting in an overall right shift.)
		 */
		if (exp <= -3) {
     2e4:	ce 3f       	cpi	r28, 0xFE	; 254
     2e6:	f4 f4       	brge	.+60     	; 0x324 <usart_set_baudrate+0x158>
			div = ((cpu_hz << (-exp - 3)) + baud / 2) / baud;
     2e8:	8d ef       	ldi	r24, 0xFD	; 253
     2ea:	9f ef       	ldi	r25, 0xFF	; 255
     2ec:	8c 1b       	sub	r24, r28
     2ee:	91 09       	sbc	r25, r1
     2f0:	c7 fd       	sbrc	r28, 7
     2f2:	93 95       	inc	r25
     2f4:	04 c0       	rjmp	.+8      	; 0x2fe <usart_set_baudrate+0x132>
     2f6:	44 0c       	add	r4, r4
     2f8:	55 1c       	adc	r5, r5
     2fa:	66 1c       	adc	r6, r6
     2fc:	77 1c       	adc	r7, r7
     2fe:	8a 95       	dec	r24
     300:	d2 f7       	brpl	.-12     	; 0x2f6 <usart_set_baudrate+0x12a>
     302:	d5 01       	movw	r26, r10
     304:	c4 01       	movw	r24, r8
     306:	b6 95       	lsr	r27
     308:	a7 95       	ror	r26
     30a:	97 95       	ror	r25
     30c:	87 95       	ror	r24
     30e:	bc 01       	movw	r22, r24
     310:	cd 01       	movw	r24, r26
     312:	64 0d       	add	r22, r4
     314:	75 1d       	adc	r23, r5
     316:	86 1d       	adc	r24, r6
     318:	97 1d       	adc	r25, r7
     31a:	a5 01       	movw	r20, r10
     31c:	94 01       	movw	r18, r8
     31e:	0e 94 37 0f 	call	0x1e6e	; 0x1e6e <__udivmodsi4>
     322:	37 c0       	rjmp	.+110    	; 0x392 <usart_set_baudrate+0x1c6>
		} else {
			baud <<= exp + 3;
     324:	83 e0       	ldi	r24, 0x03	; 3
     326:	8c 0f       	add	r24, r28
     328:	a5 01       	movw	r20, r10
     32a:	94 01       	movw	r18, r8
     32c:	04 c0       	rjmp	.+8      	; 0x336 <usart_set_baudrate+0x16a>
     32e:	22 0f       	add	r18, r18
     330:	33 1f       	adc	r19, r19
     332:	44 1f       	adc	r20, r20
     334:	55 1f       	adc	r21, r21
     336:	8a 95       	dec	r24
     338:	d2 f7       	brpl	.-12     	; 0x32e <usart_set_baudrate+0x162>
			div = (cpu_hz + baud / 2) / baud;
     33a:	da 01       	movw	r26, r20
     33c:	c9 01       	movw	r24, r18
     33e:	b6 95       	lsr	r27
     340:	a7 95       	ror	r26
     342:	97 95       	ror	r25
     344:	87 95       	ror	r24
     346:	bc 01       	movw	r22, r24
     348:	cd 01       	movw	r24, r26
     34a:	64 0d       	add	r22, r4
     34c:	75 1d       	adc	r23, r5
     34e:	86 1d       	adc	r24, r6
     350:	97 1d       	adc	r25, r7
     352:	0e 94 37 0f 	call	0x1e6e	; 0x1e6e <__udivmodsi4>
     356:	1d c0       	rjmp	.+58     	; 0x392 <usart_set_baudrate+0x1c6>
		}
	} else {
		/* We will always do a right shift in this case, but we need to
		 * shift three extra positions because of the divide-by-8.
		 */
		baud <<= exp + 3;
     358:	83 e0       	ldi	r24, 0x03	; 3
     35a:	8c 0f       	add	r24, r28
     35c:	a5 01       	movw	r20, r10
     35e:	94 01       	movw	r18, r8
     360:	04 c0       	rjmp	.+8      	; 0x36a <usart_set_baudrate+0x19e>
     362:	22 0f       	add	r18, r18
     364:	33 1f       	adc	r19, r19
     366:	44 1f       	adc	r20, r20
     368:	55 1f       	adc	r21, r21
     36a:	8a 95       	dec	r24
     36c:	d2 f7       	brpl	.-12     	; 0x362 <usart_set_baudrate+0x196>
		div = (cpu_hz + baud / 2) / baud - 1;
     36e:	da 01       	movw	r26, r20
     370:	c9 01       	movw	r24, r18
     372:	b6 95       	lsr	r27
     374:	a7 95       	ror	r26
     376:	97 95       	ror	r25
     378:	87 95       	ror	r24
     37a:	bc 01       	movw	r22, r24
     37c:	cd 01       	movw	r24, r26
     37e:	64 0d       	add	r22, r4
     380:	75 1d       	adc	r23, r5
     382:	86 1d       	adc	r24, r6
     384:	97 1d       	adc	r25, r7
     386:	0e 94 37 0f 	call	0x1e6e	; 0x1e6e <__udivmodsi4>
     38a:	21 50       	subi	r18, 0x01	; 1
     38c:	31 09       	sbc	r19, r1
     38e:	41 09       	sbc	r20, r1
     390:	51 09       	sbc	r21, r1
	}

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
     392:	83 2f       	mov	r24, r19
     394:	8f 70       	andi	r24, 0x0F	; 15
     396:	c2 95       	swap	r28
     398:	c0 7f       	andi	r28, 0xF0	; 240
     39a:	c8 2b       	or	r28, r24
     39c:	f7 01       	movw	r30, r14
     39e:	c7 83       	std	Z+7, r28	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)div;
     3a0:	26 83       	std	Z+6, r18	; 0x06

	return true;
     3a2:	81 e0       	ldi	r24, 0x01	; 1
     3a4:	18 c0       	rjmp	.+48     	; 0x3d6 <usart_set_baudrate+0x20a>
		max_rate /= 2;
		min_rate /= 2;
	}

	if ((baud > max_rate) || (baud < min_rate)) {
		return false;
     3a6:	80 e0       	ldi	r24, 0x00	; 0
     3a8:	16 c0       	rjmp	.+44     	; 0x3d6 <usart_set_baudrate+0x20a>
     3aa:	80 e0       	ldi	r24, 0x00	; 0
     3ac:	14 c0       	rjmp	.+40     	; 0x3d6 <usart_set_baudrate+0x20a>
	if (exp < 0) {
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
     3ae:	d5 01       	movw	r26, r10
     3b0:	c4 01       	movw	r24, r8
     3b2:	88 0f       	add	r24, r24
     3b4:	99 1f       	adc	r25, r25
     3b6:	aa 1f       	adc	r26, r26
     3b8:	bb 1f       	adc	r27, r27
     3ba:	88 0f       	add	r24, r24
     3bc:	99 1f       	adc	r25, r25
     3be:	aa 1f       	adc	r26, r26
     3c0:	bb 1f       	adc	r27, r27
     3c2:	88 0f       	add	r24, r24
     3c4:	99 1f       	adc	r25, r25
     3c6:	aa 1f       	adc	r26, r26
     3c8:	bb 1f       	adc	r27, r27
     3ca:	48 1a       	sub	r4, r24
     3cc:	59 0a       	sbc	r5, r25
     3ce:	6a 0a       	sbc	r6, r26
     3d0:	7b 0a       	sbc	r7, r27

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
     3d2:	c9 ef       	ldi	r28, 0xF9	; 249
     3d4:	89 cf       	rjmp	.-238    	; 0x2e8 <usart_set_baudrate+0x11c>

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
	(usart)->BAUDCTRLA = (uint8_t)div;

	return true;
}
     3d6:	cf 91       	pop	r28
     3d8:	1f 91       	pop	r17
     3da:	0f 91       	pop	r16
     3dc:	ff 90       	pop	r15
     3de:	ef 90       	pop	r14
     3e0:	bf 90       	pop	r11
     3e2:	af 90       	pop	r10
     3e4:	9f 90       	pop	r9
     3e6:	8f 90       	pop	r8
     3e8:	7f 90       	pop	r7
     3ea:	6f 90       	pop	r6
     3ec:	5f 90       	pop	r5
     3ee:	4f 90       	pop	r4
     3f0:	08 95       	ret

000003f2 <usart_init_rs232>:
 *
 * \retval true if the initialization was successfull
 * \retval false if the initialization failed (error in baud rate calculation)
 */
bool usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
     3f2:	0f 93       	push	r16
     3f4:	1f 93       	push	r17
     3f6:	cf 93       	push	r28
     3f8:	df 93       	push	r29
     3fa:	ec 01       	movw	r28, r24
     3fc:	8b 01       	movw	r16, r22
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
     3fe:	89 2b       	or	r24, r25
     400:	09 f4       	brne	.+2      	; 0x404 <__LOCK_REGION_LENGTH__+0x4>
     402:	86 c0       	rjmp	.+268    	; 0x510 <__LOCK_REGION_LENGTH__+0x110>
	else if (module == &EBI) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EBI);
	}
#endif
#ifdef RTC
	else if (module == &RTC) {
     404:	c1 15       	cp	r28, r1
     406:	84 e0       	ldi	r24, 0x04	; 4
     408:	d8 07       	cpc	r29, r24
     40a:	29 f4       	brne	.+10     	; 0x416 <__LOCK_REGION_LENGTH__+0x16>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
     40c:	64 e0       	ldi	r22, 0x04	; 4
     40e:	80 e0       	ldi	r24, 0x00	; 0
     410:	0e 94 ca 0a 	call	0x1594	; 0x1594 <sysclk_enable_module>
     414:	7d c0       	rjmp	.+250    	; 0x510 <__LOCK_REGION_LENGTH__+0x110>
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
     416:	c0 38       	cpi	r28, 0x80	; 128
     418:	e1 e0       	ldi	r30, 0x01	; 1
     41a:	de 07       	cpc	r29, r30
     41c:	29 f4       	brne	.+10     	; 0x428 <__LOCK_REGION_LENGTH__+0x28>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
     41e:	62 e0       	ldi	r22, 0x02	; 2
     420:	80 e0       	ldi	r24, 0x00	; 0
     422:	0e 94 ca 0a 	call	0x1594	; 0x1594 <sysclk_enable_module>
     426:	74 c0       	rjmp	.+232    	; 0x510 <__LOCK_REGION_LENGTH__+0x110>
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
     428:	c0 38       	cpi	r28, 0x80	; 128
     42a:	f3 e0       	ldi	r31, 0x03	; 3
     42c:	df 07       	cpc	r29, r31
     42e:	29 f4       	brne	.+10     	; 0x43a <__LOCK_REGION_LENGTH__+0x3a>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
     430:	61 e0       	ldi	r22, 0x01	; 1
     432:	81 e0       	ldi	r24, 0x01	; 1
     434:	0e 94 ca 0a 	call	0x1594	; 0x1594 <sysclk_enable_module>
     438:	6b c0       	rjmp	.+214    	; 0x510 <__LOCK_REGION_LENGTH__+0x110>
	else if (module == &ACB) {
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
     43a:	c1 15       	cp	r28, r1
     43c:	82 e0       	ldi	r24, 0x02	; 2
     43e:	d8 07       	cpc	r29, r24
     440:	29 f4       	brne	.+10     	; 0x44c <__LOCK_REGION_LENGTH__+0x4c>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     442:	62 e0       	ldi	r22, 0x02	; 2
     444:	81 e0       	ldi	r24, 0x01	; 1
     446:	0e 94 ca 0a 	call	0x1594	; 0x1594 <sysclk_enable_module>
     44a:	62 c0       	rjmp	.+196    	; 0x510 <__LOCK_REGION_LENGTH__+0x110>
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
     44c:	c1 15       	cp	r28, r1
     44e:	e8 e0       	ldi	r30, 0x08	; 8
     450:	de 07       	cpc	r29, r30
     452:	29 f4       	brne	.+10     	; 0x45e <__LOCK_REGION_LENGTH__+0x5e>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
     454:	61 e0       	ldi	r22, 0x01	; 1
     456:	83 e0       	ldi	r24, 0x03	; 3
     458:	0e 94 ca 0a 	call	0x1594	; 0x1594 <sysclk_enable_module>
     45c:	59 c0       	rjmp	.+178    	; 0x510 <__LOCK_REGION_LENGTH__+0x110>
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
     45e:	c1 15       	cp	r28, r1
     460:	f9 e0       	ldi	r31, 0x09	; 9
     462:	df 07       	cpc	r29, r31
     464:	29 f4       	brne	.+10     	; 0x470 <__LOCK_REGION_LENGTH__+0x70>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
     466:	61 e0       	ldi	r22, 0x01	; 1
     468:	84 e0       	ldi	r24, 0x04	; 4
     46a:	0e 94 ca 0a 	call	0x1594	; 0x1594 <sysclk_enable_module>
     46e:	50 c0       	rjmp	.+160    	; 0x510 <__LOCK_REGION_LENGTH__+0x110>
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
     470:	c1 15       	cp	r28, r1
     472:	8a e0       	ldi	r24, 0x0A	; 10
     474:	d8 07       	cpc	r29, r24
     476:	29 f4       	brne	.+10     	; 0x482 <__LOCK_REGION_LENGTH__+0x82>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
     478:	61 e0       	ldi	r22, 0x01	; 1
     47a:	85 e0       	ldi	r24, 0x05	; 5
     47c:	0e 94 ca 0a 	call	0x1594	; 0x1594 <sysclk_enable_module>
     480:	47 c0       	rjmp	.+142    	; 0x510 <__LOCK_REGION_LENGTH__+0x110>
	else if (module == &TCF0) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
     482:	c0 34       	cpi	r28, 0x40	; 64
     484:	e8 e0       	ldi	r30, 0x08	; 8
     486:	de 07       	cpc	r29, r30
     488:	29 f4       	brne	.+10     	; 0x494 <__LOCK_REGION_LENGTH__+0x94>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
     48a:	62 e0       	ldi	r22, 0x02	; 2
     48c:	83 e0       	ldi	r24, 0x03	; 3
     48e:	0e 94 ca 0a 	call	0x1594	; 0x1594 <sysclk_enable_module>
     492:	3e c0       	rjmp	.+124    	; 0x510 <__LOCK_REGION_LENGTH__+0x110>
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
     494:	c0 39       	cpi	r28, 0x90	; 144
     496:	f8 e0       	ldi	r31, 0x08	; 8
     498:	df 07       	cpc	r29, r31
     49a:	29 f4       	brne	.+10     	; 0x4a6 <__LOCK_REGION_LENGTH__+0xa6>
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
     49c:	64 e0       	ldi	r22, 0x04	; 4
     49e:	83 e0       	ldi	r24, 0x03	; 3
     4a0:	0e 94 ca 0a 	call	0x1594	; 0x1594 <sysclk_enable_module>
     4a4:	35 c0       	rjmp	.+106    	; 0x510 <__LOCK_REGION_LENGTH__+0x110>
	else if (module == &HIRESF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
     4a6:	c0 3c       	cpi	r28, 0xC0	; 192
     4a8:	88 e0       	ldi	r24, 0x08	; 8
     4aa:	d8 07       	cpc	r29, r24
     4ac:	29 f4       	brne	.+10     	; 0x4b8 <__LOCK_REGION_LENGTH__+0xb8>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
     4ae:	68 e0       	ldi	r22, 0x08	; 8
     4b0:	83 e0       	ldi	r24, 0x03	; 3
     4b2:	0e 94 ca 0a 	call	0x1594	; 0x1594 <sysclk_enable_module>
     4b6:	2c c0       	rjmp	.+88     	; 0x510 <__LOCK_REGION_LENGTH__+0x110>
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
     4b8:	c0 3c       	cpi	r28, 0xC0	; 192
     4ba:	e9 e0       	ldi	r30, 0x09	; 9
     4bc:	de 07       	cpc	r29, r30
     4be:	29 f4       	brne	.+10     	; 0x4ca <__LOCK_REGION_LENGTH__+0xca>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
     4c0:	68 e0       	ldi	r22, 0x08	; 8
     4c2:	84 e0       	ldi	r24, 0x04	; 4
     4c4:	0e 94 ca 0a 	call	0x1594	; 0x1594 <sysclk_enable_module>
     4c8:	23 c0       	rjmp	.+70     	; 0x510 <__LOCK_REGION_LENGTH__+0x110>
	else if (module == &SPIF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
     4ca:	c0 3a       	cpi	r28, 0xA0	; 160
     4cc:	f8 e0       	ldi	r31, 0x08	; 8
     4ce:	df 07       	cpc	r29, r31
     4d0:	29 f4       	brne	.+10     	; 0x4dc <__LOCK_REGION_LENGTH__+0xdc>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
     4d2:	60 e1       	ldi	r22, 0x10	; 16
     4d4:	83 e0       	ldi	r24, 0x03	; 3
     4d6:	0e 94 ca 0a 	call	0x1594	; 0x1594 <sysclk_enable_module>
     4da:	1a c0       	rjmp	.+52     	; 0x510 <__LOCK_REGION_LENGTH__+0x110>
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
     4dc:	c0 3a       	cpi	r28, 0xA0	; 160
     4de:	89 e0       	ldi	r24, 0x09	; 9
     4e0:	d8 07       	cpc	r29, r24
     4e2:	29 f4       	brne	.+10     	; 0x4ee <__LOCK_REGION_LENGTH__+0xee>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
     4e4:	60 e1       	ldi	r22, 0x10	; 16
     4e6:	84 e0       	ldi	r24, 0x04	; 4
     4e8:	0e 94 ca 0a 	call	0x1594	; 0x1594 <sysclk_enable_module>
     4ec:	11 c0       	rjmp	.+34     	; 0x510 <__LOCK_REGION_LENGTH__+0x110>
	else if (module == &USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
     4ee:	c0 38       	cpi	r28, 0x80	; 128
     4f0:	e4 e0       	ldi	r30, 0x04	; 4
     4f2:	de 07       	cpc	r29, r30
     4f4:	29 f4       	brne	.+10     	; 0x500 <__LOCK_REGION_LENGTH__+0x100>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
     4f6:	60 e4       	ldi	r22, 0x40	; 64
     4f8:	83 e0       	ldi	r24, 0x03	; 3
     4fa:	0e 94 ca 0a 	call	0x1594	; 0x1594 <sysclk_enable_module>
     4fe:	08 c0       	rjmp	.+16     	; 0x510 <__LOCK_REGION_LENGTH__+0x110>
	else if (module == &TWID) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
     500:	c0 3a       	cpi	r28, 0xA0	; 160
     502:	f4 e0       	ldi	r31, 0x04	; 4
     504:	df 07       	cpc	r29, r31
     506:	21 f4       	brne	.+8      	; 0x510 <__LOCK_REGION_LENGTH__+0x110>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
     508:	60 e4       	ldi	r22, 0x40	; 64
     50a:	85 e0       	ldi	r24, 0x05	; 5
     50c:	0e 94 ca 0a 	call	0x1594	; 0x1594 <sysclk_enable_module>
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
     510:	8d 81       	ldd	r24, Y+5	; 0x05
     512:	8f 73       	andi	r24, 0x3F	; 63
     514:	8d 83       	std	Y+5, r24	; 0x05
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->CTRLC = (uint8_t)charSize | parityMode
     516:	f8 01       	movw	r30, r16
     518:	95 81       	ldd	r25, Z+5	; 0x05
     51a:	84 81       	ldd	r24, Z+4	; 0x04
     51c:	89 2b       	or	r24, r25
     51e:	96 81       	ldd	r25, Z+6	; 0x06
     520:	91 11       	cpse	r25, r1
     522:	98 e0       	ldi	r25, 0x08	; 8
     524:	89 2b       	or	r24, r25
     526:	8d 83       	std	Y+5, r24	; 0x05
	bool result;
	sysclk_enable_peripheral_clock(usart);
	usart_set_mode(usart, USART_CMODE_ASYNCHRONOUS_gc);
	usart_format_set(usart, opt->charlength, opt->paritytype,
			opt->stopbits);
	result = usart_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
     528:	f8 01       	movw	r30, r16
     52a:	40 81       	ld	r20, Z
     52c:	51 81       	ldd	r21, Z+1	; 0x01
     52e:	62 81       	ldd	r22, Z+2	; 0x02
     530:	73 81       	ldd	r23, Z+3	; 0x03
     532:	00 e1       	ldi	r16, 0x10	; 16
     534:	15 e7       	ldi	r17, 0x75	; 117
     536:	20 e7       	ldi	r18, 0x70	; 112
     538:	30 e0       	ldi	r19, 0x00	; 0
     53a:	ce 01       	movw	r24, r28
     53c:	47 de       	rcall	.-882    	; 0x1cc <usart_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
     53e:	9c 81       	ldd	r25, Y+4	; 0x04
     540:	98 60       	ori	r25, 0x08	; 8
     542:	9c 83       	std	Y+4, r25	; 0x04
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
     544:	9c 81       	ldd	r25, Y+4	; 0x04
     546:	90 61       	ori	r25, 0x10	; 16
     548:	9c 83       	std	Y+4, r25	; 0x04
	usart_tx_enable(usart);
	usart_rx_enable(usart);
	
	return result;
}
     54a:	df 91       	pop	r29
     54c:	cf 91       	pop	r28
     54e:	1f 91       	pop	r17
     550:	0f 91       	pop	r16
     552:	08 95       	ret

00000554 <hex_decode>:
 */ 
#include <stdint-gcc.h>
char hex_lookup[16] = {'0', '1', '2', '3', '4', '5', '6', '7', '8', '9', 'A', 'B', 'C', 'D', 'E', 'F'};

uint8_t* hex_decode(const char *in, int len,uint8_t *out)//将ASCII数据转化为真实的数字
{
     554:	ef 92       	push	r14
     556:	ff 92       	push	r15
     558:	0f 93       	push	r16
     55a:	1f 93       	push	r17
     55c:	cf 93       	push	r28
     55e:	df 93       	push	r29
	unsigned int i, t, hn, ln;

	for (t = 0,i = 0; i < len; i+=2,++t)
     560:	06 2f       	mov	r16, r22
     562:	17 2f       	mov	r17, r23
     564:	01 15       	cp	r16, r1
     566:	11 05       	cpc	r17, r1
     568:	89 f1       	breq	.+98     	; 0x5cc <hex_decode+0x78>
     56a:	e8 2f       	mov	r30, r24
     56c:	f9 2f       	mov	r31, r25
     56e:	e4 2e       	mov	r14, r20
     570:	f5 2e       	mov	r15, r21
     572:	a0 e0       	ldi	r26, 0x00	; 0
     574:	b0 e0       	ldi	r27, 0x00	; 0
     576:	bf 01       	movw	r22, r30
	{
		hn = in[i] > '9' ? (in[i]|32) - 'a' + 10 : in[i] - '0';//将16进制转化为10进制，并且忽略大小写的区别比如A和a
     578:	20 81       	ld	r18, Z
     57a:	2a 33       	cpi	r18, 0x3A	; 58
     57c:	3c f0       	brlt	.+14     	; 0x58c <hex_decode+0x38>
     57e:	20 62       	ori	r18, 0x20	; 32
     580:	02 2e       	mov	r0, r18
     582:	00 0c       	add	r0, r0
     584:	33 0b       	sbc	r19, r19
     586:	27 55       	subi	r18, 0x57	; 87
     588:	31 09       	sbc	r19, r1
     58a:	05 c0       	rjmp	.+10     	; 0x596 <hex_decode+0x42>
     58c:	02 2e       	mov	r0, r18
     58e:	00 0c       	add	r0, r0
     590:	33 0b       	sbc	r19, r19
     592:	20 53       	subi	r18, 0x30	; 48
     594:	31 09       	sbc	r19, r1
		ln = in[i+1] > '9' ? (in[i+1]|32) - 'a' + 10 : in[i+1] - '0';
     596:	eb 01       	movw	r28, r22
     598:	69 81       	ldd	r22, Y+1	; 0x01
     59a:	6a 33       	cpi	r22, 0x3A	; 58
     59c:	3c f0       	brlt	.+14     	; 0x5ac <hex_decode+0x58>
     59e:	60 62       	ori	r22, 0x20	; 32
     5a0:	06 2e       	mov	r0, r22
     5a2:	00 0c       	add	r0, r0
     5a4:	77 0b       	sbc	r23, r23
     5a6:	67 55       	subi	r22, 0x57	; 87
     5a8:	71 09       	sbc	r23, r1
     5aa:	05 c0       	rjmp	.+10     	; 0x5b6 <hex_decode+0x62>
     5ac:	06 2e       	mov	r0, r22
     5ae:	00 0c       	add	r0, r0
     5b0:	77 0b       	sbc	r23, r23
     5b2:	60 53       	subi	r22, 0x30	; 48
     5b4:	71 09       	sbc	r23, r1
		out[t] = (hn << 4 ) | ln;
     5b6:	22 95       	swap	r18
     5b8:	20 7f       	andi	r18, 0xF0	; 240
     5ba:	62 2b       	or	r22, r18
     5bc:	e7 01       	movw	r28, r14
     5be:	69 93       	st	Y+, r22
     5c0:	7e 01       	movw	r14, r28

uint8_t* hex_decode(const char *in, int len,uint8_t *out)//将ASCII数据转化为真实的数字
{
	unsigned int i, t, hn, ln;

	for (t = 0,i = 0; i < len; i+=2,++t)
     5c2:	12 96       	adiw	r26, 0x02	; 2
     5c4:	32 96       	adiw	r30, 0x02	; 2
     5c6:	a0 17       	cp	r26, r16
     5c8:	b1 07       	cpc	r27, r17
     5ca:	a8 f2       	brcs	.-86     	; 0x576 <hex_decode+0x22>
		hn = in[i] > '9' ? (in[i]|32) - 'a' + 10 : in[i] - '0';//将16进制转化为10进制，并且忽略大小写的区别比如A和a
		ln = in[i+1] > '9' ? (in[i+1]|32) - 'a' + 10 : in[i+1] - '0';
		out[t] = (hn << 4 ) | ln;
	}
	return out;
}
     5cc:	84 2f       	mov	r24, r20
     5ce:	95 2f       	mov	r25, r21
     5d0:	df 91       	pop	r29
     5d2:	cf 91       	pop	r28
     5d4:	1f 91       	pop	r17
     5d6:	0f 91       	pop	r16
     5d8:	ff 90       	pop	r15
     5da:	ef 90       	pop	r14
     5dc:	08 95       	ret

000005de <hex_print>:

void hex_print(const uint8_t *in, int len, char *out)//将数字转化为ASCII
{
     5de:	cf 93       	push	r28
     5e0:	df 93       	push	r29
	unsigned int i,j;
	j=0;
	for (i=0; i < len; i++)
     5e2:	61 15       	cp	r22, r1
     5e4:	71 05       	cpc	r23, r1
     5e6:	e9 f0       	breq	.+58     	; 0x622 <hex_print+0x44>
     5e8:	ea 01       	movw	r28, r20
     5ea:	dc 01       	movw	r26, r24
     5ec:	86 0f       	add	r24, r22
     5ee:	97 1f       	adc	r25, r23
     5f0:	9d 01       	movw	r18, r26
	{
		out[j++] = hex_lookup[in[i] >> 4];
     5f2:	ed 91       	ld	r30, X+
     5f4:	e2 95       	swap	r30
     5f6:	ef 70       	andi	r30, 0x0F	; 15
     5f8:	f0 e0       	ldi	r31, 0x00	; 0
     5fa:	e0 50       	subi	r30, 0x00	; 0
     5fc:	f0 4e       	sbci	r31, 0xE0	; 224
     5fe:	e0 81       	ld	r30, Z
     600:	e8 83       	st	Y, r30
		out[j++] = hex_lookup[in[i] & 0x0F];
     602:	f9 01       	movw	r30, r18
     604:	20 81       	ld	r18, Z
     606:	e2 2f       	mov	r30, r18
     608:	ef 70       	andi	r30, 0x0F	; 15
     60a:	f0 e0       	ldi	r31, 0x00	; 0
     60c:	e0 50       	subi	r30, 0x00	; 0
     60e:	f0 4e       	sbci	r31, 0xE0	; 224
     610:	20 81       	ld	r18, Z
     612:	29 83       	std	Y+1, r18	; 0x01
     614:	22 96       	adiw	r28, 0x02	; 2

void hex_print(const uint8_t *in, int len, char *out)//将数字转化为ASCII
{
	unsigned int i,j;
	j=0;
	for (i=0; i < len; i++)
     616:	a8 17       	cp	r26, r24
     618:	b9 07       	cpc	r27, r25
     61a:	51 f7       	brne	.-44     	; 0x5f0 <hex_print+0x12>
     61c:	66 0f       	add	r22, r22
     61e:	77 1f       	adc	r23, r23
     620:	02 c0       	rjmp	.+4      	; 0x626 <hex_print+0x48>
}

void hex_print(const uint8_t *in, int len, char *out)//将数字转化为ASCII
{
	unsigned int i,j;
	j=0;
     622:	60 e0       	ldi	r22, 0x00	; 0
     624:	70 e0       	ldi	r23, 0x00	; 0
	for (i=0; i < len; i++)
	{
		out[j++] = hex_lookup[in[i] >> 4];
		out[j++] = hex_lookup[in[i] & 0x0F];
	}
	out[j] = 0;
     626:	fa 01       	movw	r30, r20
     628:	e6 0f       	add	r30, r22
     62a:	f7 1f       	adc	r31, r23
     62c:	10 82       	st	Z, r1
}
     62e:	df 91       	pop	r29
     630:	cf 91       	pop	r28
     632:	08 95       	ret

00000634 <pBox>:
//**************************整数化Logistic映射********************************//
uint32_t logistic(uint32_t x)
{
	uint64_t xn = x;
	return ((uint32_t)((xn << 2) - ((xn*xn) >> 30)));
}
     634:	ef 92       	push	r14
     636:	ff 92       	push	r15
     638:	0f 93       	push	r16
     63a:	1f 93       	push	r17
     63c:	cf 93       	push	r28
     63e:	df 93       	push	r29
     640:	cd b7       	in	r28, 0x3d	; 61
     642:	de b7       	in	r29, 0x3e	; 62
     644:	60 97       	sbiw	r28, 0x10	; 16
     646:	cd bf       	out	0x3d, r28	; 61
     648:	de bf       	out	0x3e, r29	; 62
     64a:	8c 01       	movw	r16, r24
     64c:	20 e1       	ldi	r18, 0x10	; 16
     64e:	e8 e1       	ldi	r30, 0x18	; 24
     650:	f1 e2       	ldi	r31, 0x21	; 33
     652:	ce 01       	movw	r24, r28
     654:	01 96       	adiw	r24, 0x01	; 1
     656:	dc 01       	movw	r26, r24
     658:	01 90       	ld	r0, Z+
     65a:	0d 92       	st	X+, r0
     65c:	2a 95       	dec	r18
     65e:	e1 f7       	brne	.-8      	; 0x658 <pBox+0x24>
     660:	fc 01       	movw	r30, r24
     662:	be 01       	movw	r22, r28
     664:	6f 5e       	subi	r22, 0xEF	; 239
     666:	7f 4f       	sbci	r23, 0xFF	; 255
     668:	dc 01       	movw	r26, r24
     66a:	80 e0       	ldi	r24, 0x00	; 0
     66c:	90 e0       	ldi	r25, 0x00	; 0
     66e:	41 e0       	ldi	r20, 0x01	; 1
     670:	50 e0       	ldi	r21, 0x00	; 0
     672:	9d 01       	movw	r18, r26
     674:	2e 1b       	sub	r18, r30
     676:	3f 0b       	sbc	r19, r31
     678:	7a 01       	movw	r14, r20
     67a:	02 c0       	rjmp	.+4      	; 0x680 <pBox+0x4c>
     67c:	ee 0c       	add	r14, r14
     67e:	ff 1c       	adc	r15, r15
     680:	2a 95       	dec	r18
     682:	e2 f7       	brpl	.-8      	; 0x67c <pBox+0x48>
     684:	97 01       	movw	r18, r14
     686:	20 23       	and	r18, r16
     688:	31 23       	and	r19, r17
     68a:	23 2b       	or	r18, r19
     68c:	51 f0       	breq	.+20     	; 0x6a2 <pBox+0x6e>
     68e:	9a 01       	movw	r18, r20
     690:	0c 90       	ld	r0, X
     692:	02 c0       	rjmp	.+4      	; 0x698 <pBox+0x64>
     694:	22 0f       	add	r18, r18
     696:	33 1f       	adc	r19, r19
     698:	0a 94       	dec	r0
     69a:	e2 f7       	brpl	.-8      	; 0x694 <pBox+0x60>
     69c:	82 2b       	or	r24, r18
     69e:	93 2b       	or	r25, r19
     6a0:	0b c0       	rjmp	.+22     	; 0x6b8 <pBox+0x84>
     6a2:	9a 01       	movw	r18, r20
     6a4:	0c 90       	ld	r0, X
     6a6:	02 c0       	rjmp	.+4      	; 0x6ac <pBox+0x78>
     6a8:	22 0f       	add	r18, r18
     6aa:	33 1f       	adc	r19, r19
     6ac:	0a 94       	dec	r0
     6ae:	e2 f7       	brpl	.-8      	; 0x6a8 <pBox+0x74>
     6b0:	20 95       	com	r18
     6b2:	30 95       	com	r19
     6b4:	82 23       	and	r24, r18
     6b6:	93 23       	and	r25, r19
     6b8:	11 96       	adiw	r26, 0x01	; 1
     6ba:	a6 17       	cp	r26, r22
     6bc:	b7 07       	cpc	r27, r23
     6be:	c9 f6       	brne	.-78     	; 0x672 <pBox+0x3e>
     6c0:	60 96       	adiw	r28, 0x10	; 16
     6c2:	cd bf       	out	0x3d, r28	; 61
     6c4:	de bf       	out	0x3e, r29	; 62
     6c6:	df 91       	pop	r29
     6c8:	cf 91       	pop	r28
     6ca:	1f 91       	pop	r17
     6cc:	0f 91       	pop	r16
     6ce:	ff 90       	pop	r15
     6d0:	ef 90       	pop	r14
     6d2:	08 95       	ret

000006d4 <cubic32>:
		//return tem;
	//}
//
//}
uint32_t cubic32(uint32_t x)//32bit Cubic map
{
     6d4:	2f 92       	push	r2
     6d6:	3f 92       	push	r3
     6d8:	4f 92       	push	r4
     6da:	5f 92       	push	r5
     6dc:	6f 92       	push	r6
     6de:	7f 92       	push	r7
     6e0:	8f 92       	push	r8
     6e2:	9f 92       	push	r9
     6e4:	af 92       	push	r10
     6e6:	bf 92       	push	r11
     6e8:	cf 92       	push	r12
     6ea:	df 92       	push	r13
     6ec:	ef 92       	push	r14
     6ee:	ff 92       	push	r15
     6f0:	0f 93       	push	r16
     6f2:	1f 93       	push	r17
     6f4:	cf 93       	push	r28
     6f6:	df 93       	push	r29
     6f8:	cd b7       	in	r28, 0x3d	; 61
     6fa:	de b7       	in	r29, 0x3e	; 62
     6fc:	2c 97       	sbiw	r28, 0x0c	; 12
     6fe:	cd bf       	out	0x3d, r28	; 61
     700:	de bf       	out	0x3e, r29	; 62
	uint64_t tem=0; uint64_t xn = x;
     702:	7b 01       	movw	r14, r22
     704:	8c 01       	movw	r16, r24
     706:	20 e0       	ldi	r18, 0x00	; 0
     708:	30 e0       	ldi	r19, 0x00	; 0
     70a:	a9 01       	movw	r20, r18
     70c:	69 83       	std	Y+1, r22	; 0x01
     70e:	fa 82       	std	Y+2, r15	; 0x02
     710:	0b 83       	std	Y+3, r16	; 0x03
     712:	1c 83       	std	Y+4, r17	; 0x04
     714:	2d 83       	std	Y+5, r18	; 0x05
     716:	3e 83       	std	Y+6, r19	; 0x06
     718:	4f 83       	std	Y+7, r20	; 0x07
     71a:	58 87       	std	Y+8, r21	; 0x08
	if (xn <= 2097152)//xn<=2^21
     71c:	26 2f       	mov	r18, r22
     71e:	3f 2d       	mov	r19, r15
     720:	40 2f       	mov	r20, r16
     722:	51 2f       	mov	r21, r17
     724:	60 e0       	ldi	r22, 0x00	; 0
     726:	70 e0       	ldi	r23, 0x00	; 0
     728:	80 e0       	ldi	r24, 0x00	; 0
     72a:	90 e0       	ldi	r25, 0x00	; 0
     72c:	21 15       	cp	r18, r1
     72e:	31 05       	cpc	r19, r1
     730:	00 e2       	ldi	r16, 0x20	; 32
     732:	40 07       	cpc	r20, r16
     734:	51 05       	cpc	r21, r1
     736:	61 05       	cpc	r22, r1
     738:	71 05       	cpc	r23, r1
     73a:	81 05       	cpc	r24, r1
     73c:	91 05       	cpc	r25, r1
     73e:	11 f0       	breq	.+4      	; 0x744 <cubic32+0x70>
     740:	08 f0       	brcs	.+2      	; 0x744 <cubic32+0x70>
     742:	8d c0       	rjmp	.+282    	; 0x85e <cubic32+0x18a>
	{
		tem = (uint64_t)(((xn*xn*xn) >> 60) + (9 * xn) - ((3 * xn*xn) >> 29));
     744:	a2 2e       	mov	r10, r18
     746:	b3 2e       	mov	r11, r19
     748:	c4 2e       	mov	r12, r20
     74a:	d5 2e       	mov	r13, r21
     74c:	e1 2c       	mov	r14, r1
     74e:	f1 2c       	mov	r15, r1
     750:	00 e0       	ldi	r16, 0x00	; 0
     752:	10 e0       	ldi	r17, 0x00	; 0
     754:	0e 94 68 0f 	call	0x1ed0	; 0x1ed0 <__muldi3>
     758:	62 2e       	mov	r6, r18
     75a:	73 2e       	mov	r7, r19
     75c:	84 2e       	mov	r8, r20
     75e:	95 2e       	mov	r9, r21
     760:	6c 87       	std	Y+12, r22	; 0x0c
     762:	7b 87       	std	Y+11, r23	; 0x0b
     764:	89 87       	std	Y+9, r24	; 0x09
     766:	9a 87       	std	Y+10, r25	; 0x0a
     768:	a2 2e       	mov	r10, r18
     76a:	b3 2e       	mov	r11, r19
     76c:	c4 2e       	mov	r12, r20
     76e:	d5 2e       	mov	r13, r21
     770:	e6 2e       	mov	r14, r22
     772:	f7 2e       	mov	r15, r23
     774:	08 2f       	mov	r16, r24
     776:	19 2f       	mov	r17, r25
     778:	29 81       	ldd	r18, Y+1	; 0x01
     77a:	3a 81       	ldd	r19, Y+2	; 0x02
     77c:	4b 81       	ldd	r20, Y+3	; 0x03
     77e:	5c 81       	ldd	r21, Y+4	; 0x04
     780:	60 e0       	ldi	r22, 0x00	; 0
     782:	70 e0       	ldi	r23, 0x00	; 0
     784:	80 e0       	ldi	r24, 0x00	; 0
     786:	90 e0       	ldi	r25, 0x00	; 0
     788:	0e 94 68 0f 	call	0x1ed0	; 0x1ed0 <__muldi3>
     78c:	0c e3       	ldi	r16, 0x3C	; 60
     78e:	0e 94 32 10 	call	0x2064	; 0x2064 <__lshrdi3>
     792:	22 2e       	mov	r2, r18
     794:	33 2e       	mov	r3, r19
     796:	44 2e       	mov	r4, r20
     798:	55 2e       	mov	r5, r21
     79a:	b6 2f       	mov	r27, r22
     79c:	a7 2f       	mov	r26, r23
     79e:	f8 2f       	mov	r31, r24
     7a0:	e9 2f       	mov	r30, r25
     7a2:	29 81       	ldd	r18, Y+1	; 0x01
     7a4:	3a 81       	ldd	r19, Y+2	; 0x02
     7a6:	4b 81       	ldd	r20, Y+3	; 0x03
     7a8:	5c 81       	ldd	r21, Y+4	; 0x04
     7aa:	60 e0       	ldi	r22, 0x00	; 0
     7ac:	70 e0       	ldi	r23, 0x00	; 0
     7ae:	80 e0       	ldi	r24, 0x00	; 0
     7b0:	90 e0       	ldi	r25, 0x00	; 0
     7b2:	03 e0       	ldi	r16, 0x03	; 3
     7b4:	0e 94 17 10 	call	0x202e	; 0x202e <__ashldi3>
     7b8:	a9 80       	ldd	r10, Y+1	; 0x01
     7ba:	ba 80       	ldd	r11, Y+2	; 0x02
     7bc:	cb 80       	ldd	r12, Y+3	; 0x03
     7be:	dc 80       	ldd	r13, Y+4	; 0x04
     7c0:	e1 2c       	mov	r14, r1
     7c2:	f1 2c       	mov	r15, r1
     7c4:	00 e0       	ldi	r16, 0x00	; 0
     7c6:	10 e0       	ldi	r17, 0x00	; 0
     7c8:	0e 94 4e 10 	call	0x209c	; 0x209c <__adddi3>
     7cc:	a2 2e       	mov	r10, r18
     7ce:	b3 2e       	mov	r11, r19
     7d0:	c4 2e       	mov	r12, r20
     7d2:	d5 2e       	mov	r13, r21
     7d4:	e6 2e       	mov	r14, r22
     7d6:	f7 2e       	mov	r15, r23
     7d8:	08 2f       	mov	r16, r24
     7da:	19 2f       	mov	r17, r25
     7dc:	22 2d       	mov	r18, r2
     7de:	33 2d       	mov	r19, r3
     7e0:	44 2d       	mov	r20, r4
     7e2:	55 2d       	mov	r21, r5
     7e4:	6b 2f       	mov	r22, r27
     7e6:	7a 2f       	mov	r23, r26
     7e8:	8f 2f       	mov	r24, r31
     7ea:	9e 2f       	mov	r25, r30
     7ec:	0e 94 4e 10 	call	0x209c	; 0x209c <__adddi3>
     7f0:	22 2e       	mov	r2, r18
     7f2:	33 2e       	mov	r3, r19
     7f4:	44 2e       	mov	r4, r20
     7f6:	55 2e       	mov	r5, r21
     7f8:	b6 2f       	mov	r27, r22
     7fa:	a7 2f       	mov	r26, r23
     7fc:	f8 2f       	mov	r31, r24
     7fe:	e9 2f       	mov	r30, r25
     800:	26 2d       	mov	r18, r6
     802:	37 2d       	mov	r19, r7
     804:	48 2d       	mov	r20, r8
     806:	59 2d       	mov	r21, r9
     808:	6c 85       	ldd	r22, Y+12	; 0x0c
     80a:	7b 85       	ldd	r23, Y+11	; 0x0b
     80c:	89 85       	ldd	r24, Y+9	; 0x09
     80e:	9a 85       	ldd	r25, Y+10	; 0x0a
     810:	01 e0       	ldi	r16, 0x01	; 1
     812:	0e 94 17 10 	call	0x202e	; 0x202e <__ashldi3>
     816:	a6 2c       	mov	r10, r6
     818:	b7 2c       	mov	r11, r7
     81a:	c8 2c       	mov	r12, r8
     81c:	d9 2c       	mov	r13, r9
     81e:	ec 84       	ldd	r14, Y+12	; 0x0c
     820:	fb 84       	ldd	r15, Y+11	; 0x0b
     822:	09 85       	ldd	r16, Y+9	; 0x09
     824:	1a 85       	ldd	r17, Y+10	; 0x0a
     826:	0e 94 4e 10 	call	0x209c	; 0x209c <__adddi3>
     82a:	0d e1       	ldi	r16, 0x1D	; 29
     82c:	0e 94 32 10 	call	0x2064	; 0x2064 <__lshrdi3>
     830:	a2 2e       	mov	r10, r18
     832:	b3 2e       	mov	r11, r19
     834:	c4 2e       	mov	r12, r20
     836:	d5 2e       	mov	r13, r21
     838:	e6 2e       	mov	r14, r22
     83a:	f7 2e       	mov	r15, r23
     83c:	08 2f       	mov	r16, r24
     83e:	19 2f       	mov	r17, r25
     840:	22 2d       	mov	r18, r2
     842:	33 2d       	mov	r19, r3
     844:	44 2d       	mov	r20, r4
     846:	55 2d       	mov	r21, r5
     848:	6b 2f       	mov	r22, r27
     84a:	7a 2f       	mov	r23, r26
     84c:	8f 2f       	mov	r24, r31
     84e:	9e 2f       	mov	r25, r30
     850:	0e 94 57 10 	call	0x20ae	; 0x20ae <__subdi3>
     854:	82 2e       	mov	r8, r18
     856:	93 2e       	mov	r9, r19
     858:	a4 2e       	mov	r10, r20
     85a:	b5 2e       	mov	r11, r21
     85c:	04 c0       	rjmp	.+8      	; 0x866 <cubic32+0x192>
	//}
//
//}
uint32_t cubic32(uint32_t x)//32bit Cubic map
{
	uint64_t tem=0; uint64_t xn = x;
     85e:	81 2c       	mov	r8, r1
     860:	91 2c       	mov	r9, r1
     862:	a1 2c       	mov	r10, r1
     864:	b1 2c       	mov	r11, r1
	if (xn <= 2097152)//xn<=2^21
	{
		tem = (uint64_t)(((xn*xn*xn) >> 60) + (9 * xn) - ((3 * xn*xn) >> 29));
	}
	if ((2097152<xn) && (xn <= 1073741824))//2^21<xn<=2^30
     866:	29 81       	ldd	r18, Y+1	; 0x01
     868:	3a 81       	ldd	r19, Y+2	; 0x02
     86a:	4b 81       	ldd	r20, Y+3	; 0x03
     86c:	5c 81       	ldd	r21, Y+4	; 0x04
     86e:	60 e0       	ldi	r22, 0x00	; 0
     870:	70 e0       	ldi	r23, 0x00	; 0
     872:	80 e0       	ldi	r24, 0x00	; 0
     874:	90 e0       	ldi	r25, 0x00	; 0
     876:	21 50       	subi	r18, 0x01	; 1
     878:	31 09       	sbc	r19, r1
     87a:	40 42       	sbci	r20, 0x20	; 32
     87c:	51 09       	sbc	r21, r1
     87e:	61 09       	sbc	r22, r1
     880:	71 09       	sbc	r23, r1
     882:	81 09       	sbc	r24, r1
     884:	91 09       	sbc	r25, r1
     886:	2f 3f       	cpi	r18, 0xFF	; 255
     888:	3f 4f       	sbci	r19, 0xFF	; 255
     88a:	4f 4d       	sbci	r20, 0xDF	; 223
     88c:	5f 43       	sbci	r21, 0x3F	; 63
     88e:	61 05       	cpc	r22, r1
     890:	71 05       	cpc	r23, r1
     892:	81 05       	cpc	r24, r1
     894:	91 05       	cpc	r25, r1
     896:	11 f0       	breq	.+4      	; 0x89c <cubic32+0x1c8>
     898:	08 f0       	brcs	.+2      	; 0x89c <cubic32+0x1c8>
     89a:	88 c0       	rjmp	.+272    	; 0x9ac <cubic32+0x2d8>
	{
		tem = (uint64_t)(((((xn*xn) >> 30)*xn) >> 30) + (9 * xn) - ((3 * xn*xn) >> 29));
     89c:	a9 80       	ldd	r10, Y+1	; 0x01
     89e:	ba 80       	ldd	r11, Y+2	; 0x02
     8a0:	cb 80       	ldd	r12, Y+3	; 0x03
     8a2:	dc 80       	ldd	r13, Y+4	; 0x04
     8a4:	e1 2c       	mov	r14, r1
     8a6:	f1 2c       	mov	r15, r1
     8a8:	00 e0       	ldi	r16, 0x00	; 0
     8aa:	10 e0       	ldi	r17, 0x00	; 0
     8ac:	2a 2d       	mov	r18, r10
     8ae:	3b 2d       	mov	r19, r11
     8b0:	4c 2d       	mov	r20, r12
     8b2:	5d 2d       	mov	r21, r13
     8b4:	60 e0       	ldi	r22, 0x00	; 0
     8b6:	70 e0       	ldi	r23, 0x00	; 0
     8b8:	80 e0       	ldi	r24, 0x00	; 0
     8ba:	90 e0       	ldi	r25, 0x00	; 0
     8bc:	0e 94 68 0f 	call	0x1ed0	; 0x1ed0 <__muldi3>
     8c0:	62 2e       	mov	r6, r18
     8c2:	73 2e       	mov	r7, r19
     8c4:	84 2e       	mov	r8, r20
     8c6:	95 2e       	mov	r9, r21
     8c8:	6c 87       	std	Y+12, r22	; 0x0c
     8ca:	7b 87       	std	Y+11, r23	; 0x0b
     8cc:	48 2e       	mov	r4, r24
     8ce:	59 2e       	mov	r5, r25
     8d0:	0e e1       	ldi	r16, 0x1E	; 30
     8d2:	0e 94 32 10 	call	0x2064	; 0x2064 <__lshrdi3>
     8d6:	00 e0       	ldi	r16, 0x00	; 0
     8d8:	0e 94 68 0f 	call	0x1ed0	; 0x1ed0 <__muldi3>
     8dc:	0e e1       	ldi	r16, 0x1E	; 30
     8de:	0e 94 32 10 	call	0x2064	; 0x2064 <__lshrdi3>
     8e2:	22 2e       	mov	r2, r18
     8e4:	33 2e       	mov	r3, r19
     8e6:	49 87       	std	Y+9, r20	; 0x09
     8e8:	5a 87       	std	Y+10, r21	; 0x0a
     8ea:	b6 2f       	mov	r27, r22
     8ec:	a7 2f       	mov	r26, r23
     8ee:	f8 2f       	mov	r31, r24
     8f0:	e9 2f       	mov	r30, r25
     8f2:	26 2d       	mov	r18, r6
     8f4:	37 2d       	mov	r19, r7
     8f6:	48 2d       	mov	r20, r8
     8f8:	59 2d       	mov	r21, r9
     8fa:	6c 85       	ldd	r22, Y+12	; 0x0c
     8fc:	7b 85       	ldd	r23, Y+11	; 0x0b
     8fe:	84 2d       	mov	r24, r4
     900:	95 2d       	mov	r25, r5
     902:	01 e0       	ldi	r16, 0x01	; 1
     904:	0e 94 17 10 	call	0x202e	; 0x202e <__ashldi3>
     908:	a6 2c       	mov	r10, r6
     90a:	b7 2c       	mov	r11, r7
     90c:	c8 2c       	mov	r12, r8
     90e:	d9 2c       	mov	r13, r9
     910:	ec 84       	ldd	r14, Y+12	; 0x0c
     912:	fb 84       	ldd	r15, Y+11	; 0x0b
     914:	04 2d       	mov	r16, r4
     916:	15 2d       	mov	r17, r5
     918:	0e 94 4e 10 	call	0x209c	; 0x209c <__adddi3>
     91c:	0d e1       	ldi	r16, 0x1D	; 29
     91e:	0e 94 32 10 	call	0x2064	; 0x2064 <__lshrdi3>
     922:	a2 2e       	mov	r10, r18
     924:	b3 2e       	mov	r11, r19
     926:	c4 2e       	mov	r12, r20
     928:	d5 2e       	mov	r13, r21
     92a:	e6 2e       	mov	r14, r22
     92c:	f7 2e       	mov	r15, r23
     92e:	08 2f       	mov	r16, r24
     930:	19 2f       	mov	r17, r25
     932:	22 2d       	mov	r18, r2
     934:	33 2d       	mov	r19, r3
     936:	49 85       	ldd	r20, Y+9	; 0x09
     938:	5a 85       	ldd	r21, Y+10	; 0x0a
     93a:	6b 2f       	mov	r22, r27
     93c:	7a 2f       	mov	r23, r26
     93e:	8f 2f       	mov	r24, r31
     940:	9e 2f       	mov	r25, r30
     942:	0e 94 57 10 	call	0x20ae	; 0x20ae <__subdi3>
     946:	82 2e       	mov	r8, r18
     948:	93 2e       	mov	r9, r19
     94a:	4a 87       	std	Y+10, r20	; 0x0a
     94c:	59 87       	std	Y+9, r21	; 0x09
     94e:	b6 2f       	mov	r27, r22
     950:	a7 2f       	mov	r26, r23
     952:	f8 2f       	mov	r31, r24
     954:	e9 2f       	mov	r30, r25
     956:	29 81       	ldd	r18, Y+1	; 0x01
     958:	3a 81       	ldd	r19, Y+2	; 0x02
     95a:	4b 81       	ldd	r20, Y+3	; 0x03
     95c:	5c 81       	ldd	r21, Y+4	; 0x04
     95e:	60 e0       	ldi	r22, 0x00	; 0
     960:	70 e0       	ldi	r23, 0x00	; 0
     962:	80 e0       	ldi	r24, 0x00	; 0
     964:	90 e0       	ldi	r25, 0x00	; 0
     966:	03 e0       	ldi	r16, 0x03	; 3
     968:	0e 94 17 10 	call	0x202e	; 0x202e <__ashldi3>
     96c:	a9 80       	ldd	r10, Y+1	; 0x01
     96e:	ba 80       	ldd	r11, Y+2	; 0x02
     970:	cb 80       	ldd	r12, Y+3	; 0x03
     972:	dc 80       	ldd	r13, Y+4	; 0x04
     974:	e1 2c       	mov	r14, r1
     976:	f1 2c       	mov	r15, r1
     978:	00 e0       	ldi	r16, 0x00	; 0
     97a:	10 e0       	ldi	r17, 0x00	; 0
     97c:	0e 94 4e 10 	call	0x209c	; 0x209c <__adddi3>
     980:	a2 2e       	mov	r10, r18
     982:	b3 2e       	mov	r11, r19
     984:	c4 2e       	mov	r12, r20
     986:	d5 2e       	mov	r13, r21
     988:	e6 2e       	mov	r14, r22
     98a:	f7 2e       	mov	r15, r23
     98c:	08 2f       	mov	r16, r24
     98e:	19 2f       	mov	r17, r25
     990:	28 2d       	mov	r18, r8
     992:	39 2d       	mov	r19, r9
     994:	4a 85       	ldd	r20, Y+10	; 0x0a
     996:	59 85       	ldd	r21, Y+9	; 0x09
     998:	6b 2f       	mov	r22, r27
     99a:	7a 2f       	mov	r23, r26
     99c:	8f 2f       	mov	r24, r31
     99e:	9e 2f       	mov	r25, r30
     9a0:	0e 94 4e 10 	call	0x209c	; 0x209c <__adddi3>
     9a4:	82 2e       	mov	r8, r18
     9a6:	93 2e       	mov	r9, r19
     9a8:	a4 2e       	mov	r10, r20
     9aa:	b5 2e       	mov	r11, r21
	}
	if (1073741824<xn)//2^30<xn
     9ac:	29 81       	ldd	r18, Y+1	; 0x01
     9ae:	3a 81       	ldd	r19, Y+2	; 0x02
     9b0:	4b 81       	ldd	r20, Y+3	; 0x03
     9b2:	5c 81       	ldd	r21, Y+4	; 0x04
     9b4:	60 e0       	ldi	r22, 0x00	; 0
     9b6:	70 e0       	ldi	r23, 0x00	; 0
     9b8:	80 e0       	ldi	r24, 0x00	; 0
     9ba:	90 e0       	ldi	r25, 0x00	; 0
     9bc:	21 15       	cp	r18, r1
     9be:	31 05       	cpc	r19, r1
     9c0:	41 05       	cpc	r20, r1
     9c2:	e0 e4       	ldi	r30, 0x40	; 64
     9c4:	5e 07       	cpc	r21, r30
     9c6:	61 05       	cpc	r22, r1
     9c8:	71 05       	cpc	r23, r1
     9ca:	81 05       	cpc	r24, r1
     9cc:	91 05       	cpc	r25, r1
     9ce:	09 f0       	breq	.+2      	; 0x9d2 <cubic32+0x2fe>
     9d0:	08 f4       	brcc	.+2      	; 0x9d4 <cubic32+0x300>
     9d2:	81 c0       	rjmp	.+258    	; 0xad6 <cubic32+0x402>
	{
		tem = (uint64_t)(((((xn*xn) >> 32)*xn) >> 28) + (9 * xn) - (3 * ((xn *xn) >> 29)));
     9d4:	a2 2e       	mov	r10, r18
     9d6:	b3 2e       	mov	r11, r19
     9d8:	c4 2e       	mov	r12, r20
     9da:	d5 2e       	mov	r13, r21
     9dc:	e1 2c       	mov	r14, r1
     9de:	f1 2c       	mov	r15, r1
     9e0:	00 e0       	ldi	r16, 0x00	; 0
     9e2:	10 e0       	ldi	r17, 0x00	; 0
     9e4:	0e 94 68 0f 	call	0x1ed0	; 0x1ed0 <__muldi3>
     9e8:	42 2e       	mov	r4, r18
     9ea:	53 2e       	mov	r5, r19
     9ec:	64 2e       	mov	r6, r20
     9ee:	75 2e       	mov	r7, r21
     9f0:	86 2e       	mov	r8, r22
     9f2:	97 2e       	mov	r9, r23
     9f4:	8c 87       	std	Y+12, r24	; 0x0c
     9f6:	9b 87       	std	Y+11, r25	; 0x0b
     9f8:	00 e2       	ldi	r16, 0x20	; 32
     9fa:	0e 94 32 10 	call	0x2064	; 0x2064 <__lshrdi3>
     9fe:	00 e0       	ldi	r16, 0x00	; 0
     a00:	0e 94 68 0f 	call	0x1ed0	; 0x1ed0 <__muldi3>
     a04:	0c e1       	ldi	r16, 0x1C	; 28
     a06:	0e 94 32 10 	call	0x2064	; 0x2064 <__lshrdi3>
     a0a:	22 2e       	mov	r2, r18
     a0c:	33 2e       	mov	r3, r19
     a0e:	b4 2f       	mov	r27, r20
     a10:	a5 2f       	mov	r26, r21
     a12:	f6 2f       	mov	r31, r22
     a14:	e7 2f       	mov	r30, r23
     a16:	89 87       	std	Y+9, r24	; 0x09
     a18:	9a 87       	std	Y+10, r25	; 0x0a
     a1a:	24 2d       	mov	r18, r4
     a1c:	35 2d       	mov	r19, r5
     a1e:	46 2d       	mov	r20, r6
     a20:	57 2d       	mov	r21, r7
     a22:	68 2d       	mov	r22, r8
     a24:	79 2d       	mov	r23, r9
     a26:	8c 85       	ldd	r24, Y+12	; 0x0c
     a28:	9b 85       	ldd	r25, Y+11	; 0x0b
     a2a:	0d e1       	ldi	r16, 0x1D	; 29
     a2c:	0e 94 32 10 	call	0x2064	; 0x2064 <__lshrdi3>
     a30:	a2 2e       	mov	r10, r18
     a32:	b3 2e       	mov	r11, r19
     a34:	c4 2e       	mov	r12, r20
     a36:	d5 2e       	mov	r13, r21
     a38:	e6 2e       	mov	r14, r22
     a3a:	f7 2e       	mov	r15, r23
     a3c:	8b 87       	std	Y+11, r24	; 0x0b
     a3e:	19 2f       	mov	r17, r25
     a40:	01 e0       	ldi	r16, 0x01	; 1
     a42:	0e 94 17 10 	call	0x202e	; 0x202e <__ashldi3>
     a46:	0b 85       	ldd	r16, Y+11	; 0x0b
     a48:	0e 94 4e 10 	call	0x209c	; 0x209c <__adddi3>
     a4c:	a2 2e       	mov	r10, r18
     a4e:	b3 2e       	mov	r11, r19
     a50:	c4 2e       	mov	r12, r20
     a52:	d5 2e       	mov	r13, r21
     a54:	e6 2e       	mov	r14, r22
     a56:	f7 2e       	mov	r15, r23
     a58:	08 2f       	mov	r16, r24
     a5a:	19 2f       	mov	r17, r25
     a5c:	22 2d       	mov	r18, r2
     a5e:	33 2d       	mov	r19, r3
     a60:	4b 2f       	mov	r20, r27
     a62:	5a 2f       	mov	r21, r26
     a64:	6f 2f       	mov	r22, r31
     a66:	7e 2f       	mov	r23, r30
     a68:	89 85       	ldd	r24, Y+9	; 0x09
     a6a:	9a 85       	ldd	r25, Y+10	; 0x0a
     a6c:	0e 94 57 10 	call	0x20ae	; 0x20ae <__subdi3>
     a70:	82 2e       	mov	r8, r18
     a72:	93 2e       	mov	r9, r19
     a74:	4a 87       	std	Y+10, r20	; 0x0a
     a76:	59 87       	std	Y+9, r21	; 0x09
     a78:	b6 2f       	mov	r27, r22
     a7a:	a7 2f       	mov	r26, r23
     a7c:	f8 2f       	mov	r31, r24
     a7e:	e9 2f       	mov	r30, r25
     a80:	29 81       	ldd	r18, Y+1	; 0x01
     a82:	3a 81       	ldd	r19, Y+2	; 0x02
     a84:	4b 81       	ldd	r20, Y+3	; 0x03
     a86:	5c 81       	ldd	r21, Y+4	; 0x04
     a88:	60 e0       	ldi	r22, 0x00	; 0
     a8a:	70 e0       	ldi	r23, 0x00	; 0
     a8c:	80 e0       	ldi	r24, 0x00	; 0
     a8e:	90 e0       	ldi	r25, 0x00	; 0
     a90:	03 e0       	ldi	r16, 0x03	; 3
     a92:	0e 94 17 10 	call	0x202e	; 0x202e <__ashldi3>
     a96:	a9 80       	ldd	r10, Y+1	; 0x01
     a98:	ba 80       	ldd	r11, Y+2	; 0x02
     a9a:	cb 80       	ldd	r12, Y+3	; 0x03
     a9c:	dc 80       	ldd	r13, Y+4	; 0x04
     a9e:	e1 2c       	mov	r14, r1
     aa0:	f1 2c       	mov	r15, r1
     aa2:	00 e0       	ldi	r16, 0x00	; 0
     aa4:	10 e0       	ldi	r17, 0x00	; 0
     aa6:	0e 94 4e 10 	call	0x209c	; 0x209c <__adddi3>
     aaa:	a2 2e       	mov	r10, r18
     aac:	b3 2e       	mov	r11, r19
     aae:	c4 2e       	mov	r12, r20
     ab0:	d5 2e       	mov	r13, r21
     ab2:	e6 2e       	mov	r14, r22
     ab4:	f7 2e       	mov	r15, r23
     ab6:	08 2f       	mov	r16, r24
     ab8:	19 2f       	mov	r17, r25
     aba:	28 2d       	mov	r18, r8
     abc:	39 2d       	mov	r19, r9
     abe:	4a 85       	ldd	r20, Y+10	; 0x0a
     ac0:	59 85       	ldd	r21, Y+9	; 0x09
     ac2:	6b 2f       	mov	r22, r27
     ac4:	7a 2f       	mov	r23, r26
     ac6:	8f 2f       	mov	r24, r31
     ac8:	9e 2f       	mov	r25, r30
     aca:	0e 94 4e 10 	call	0x209c	; 0x209c <__adddi3>
     ace:	82 2e       	mov	r8, r18
     ad0:	93 2e       	mov	r9, r19
     ad2:	a4 2e       	mov	r10, r20
     ad4:	b5 2e       	mov	r11, r21
	}

	if (xn == 0 || xn == 3221225472)//x==0 or 1.5C
     ad6:	29 81       	ldd	r18, Y+1	; 0x01
     ad8:	3a 81       	ldd	r19, Y+2	; 0x02
     ada:	4b 81       	ldd	r20, Y+3	; 0x03
     adc:	5c 81       	ldd	r21, Y+4	; 0x04
     ade:	60 e0       	ldi	r22, 0x00	; 0
     ae0:	70 e0       	ldi	r23, 0x00	; 0
     ae2:	80 e0       	ldi	r24, 0x00	; 0
     ae4:	90 e0       	ldi	r25, 0x00	; 0
     ae6:	a0 e0       	ldi	r26, 0x00	; 0
     ae8:	0e 94 60 10 	call	0x20c0	; 0x20c0 <__cmpdi2_s8>
     aec:	49 f0       	breq	.+18     	; 0xb00 <cubic32+0x42c>
     aee:	21 15       	cp	r18, r1
     af0:	31 05       	cpc	r19, r1
     af2:	41 05       	cpc	r20, r1
     af4:	50 4c       	sbci	r21, 0xC0	; 192
     af6:	61 05       	cpc	r22, r1
     af8:	71 05       	cpc	r23, r1
     afa:	81 05       	cpc	r24, r1
     afc:	91 05       	cpc	r25, r1
     afe:	39 f4       	brne	.+14     	; 0xb0e <cubic32+0x43a>
	{
		return(tem + 1);
     b00:	c5 01       	movw	r24, r10
     b02:	b4 01       	movw	r22, r8
     b04:	6f 5f       	subi	r22, 0xFF	; 255
     b06:	7f 4f       	sbci	r23, 0xFF	; 255
     b08:	8f 4f       	sbci	r24, 0xFF	; 255
     b0a:	9f 4f       	sbci	r25, 0xFF	; 255
     b0c:	1a c0       	rjmp	.+52     	; 0xb42 <cubic32+0x46e>
	}

	if (xn == 2147483648)//x==C
     b0e:	29 81       	ldd	r18, Y+1	; 0x01
     b10:	3a 81       	ldd	r19, Y+2	; 0x02
     b12:	4b 81       	ldd	r20, Y+3	; 0x03
     b14:	5c 81       	ldd	r21, Y+4	; 0x04
     b16:	60 e0       	ldi	r22, 0x00	; 0
     b18:	70 e0       	ldi	r23, 0x00	; 0
     b1a:	80 e0       	ldi	r24, 0x00	; 0
     b1c:	90 e0       	ldi	r25, 0x00	; 0
     b1e:	21 15       	cp	r18, r1
     b20:	31 05       	cpc	r19, r1
     b22:	41 05       	cpc	r20, r1
     b24:	50 48       	sbci	r21, 0x80	; 128
     b26:	61 05       	cpc	r22, r1
     b28:	71 05       	cpc	r23, r1
     b2a:	81 05       	cpc	r24, r1
     b2c:	91 05       	cpc	r25, r1
     b2e:	39 f4       	brne	.+14     	; 0xb3e <cubic32+0x46a>
	{
		return(tem - 1);
     b30:	c5 01       	movw	r24, r10
     b32:	b4 01       	movw	r22, r8
     b34:	61 50       	subi	r22, 0x01	; 1
     b36:	71 09       	sbc	r23, r1
     b38:	81 09       	sbc	r24, r1
     b3a:	91 09       	sbc	r25, r1
     b3c:	02 c0       	rjmp	.+4      	; 0xb42 <cubic32+0x46e>
	}
	else {
		return(tem);
     b3e:	c5 01       	movw	r24, r10
     b40:	b4 01       	movw	r22, r8
	}
}
     b42:	2c 96       	adiw	r28, 0x0c	; 12
     b44:	cd bf       	out	0x3d, r28	; 61
     b46:	de bf       	out	0x3e, r29	; 62
     b48:	df 91       	pop	r29
     b4a:	cf 91       	pop	r28
     b4c:	1f 91       	pop	r17
     b4e:	0f 91       	pop	r16
     b50:	ff 90       	pop	r15
     b52:	ef 90       	pop	r14
     b54:	df 90       	pop	r13
     b56:	cf 90       	pop	r12
     b58:	bf 90       	pop	r11
     b5a:	af 90       	pop	r10
     b5c:	9f 90       	pop	r9
     b5e:	8f 90       	pop	r8
     b60:	7f 90       	pop	r7
     b62:	6f 90       	pop	r6
     b64:	5f 90       	pop	r5
     b66:	4f 90       	pop	r4
     b68:	3f 90       	pop	r3
     b6a:	2f 90       	pop	r2
     b6c:	08 95       	ret

00000b6e <seqGen>:
	//printf("%u",temp);
}

//************************** Chaotic Sequence Generation ********************************//
void seqGen(uint32_t x, uint32_t* outArr)//sequence generation
{
     b6e:	2f 92       	push	r2
     b70:	3f 92       	push	r3
     b72:	4f 92       	push	r4
     b74:	5f 92       	push	r5
     b76:	6f 92       	push	r6
     b78:	7f 92       	push	r7
     b7a:	8f 92       	push	r8
     b7c:	9f 92       	push	r9
     b7e:	af 92       	push	r10
     b80:	bf 92       	push	r11
     b82:	cf 92       	push	r12
     b84:	df 92       	push	r13
     b86:	ef 92       	push	r14
     b88:	ff 92       	push	r15
     b8a:	0f 93       	push	r16
     b8c:	1f 93       	push	r17
     b8e:	cf 93       	push	r28
     b90:	df 93       	push	r29
     b92:	cd b7       	in	r28, 0x3d	; 61
     b94:	de b7       	in	r29, 0x3e	; 62
     b96:	c6 54       	subi	r28, 0x46	; 70
     b98:	d1 09       	sbc	r29, r1
     b9a:	cd bf       	out	0x3d, r28	; 61
     b9c:	de bf       	out	0x3e, r29	; 62
     b9e:	1b 01       	movw	r2, r22
     ba0:	2c 01       	movw	r4, r24
     ba2:	26 96       	adiw	r28, 0x06	; 6
     ba4:	4f af       	std	Y+63, r20	; 0x3f
     ba6:	26 97       	sbiw	r28, 0x06	; 6
     ba8:	27 96       	adiw	r28, 0x07	; 7
     baa:	5f af       	std	Y+63, r21	; 0x3f
     bac:	27 97       	sbiw	r28, 0x07	; 7
	}
}
//**************************线性同余映射********************************//
uint32_t linearCongruence(uint32_t x)
{
	uint64_t xn = x;
     bae:	7b 01       	movw	r14, r22
     bb0:	8c 01       	movw	r16, r24
     bb2:	20 e0       	ldi	r18, 0x00	; 0
     bb4:	30 e0       	ldi	r19, 0x00	; 0
     bb6:	a9 01       	movw	r20, r18
     bb8:	69 af       	std	Y+57, r22	; 0x39
     bba:	fa ae       	std	Y+58, r15	; 0x3a
     bbc:	0b af       	std	Y+59, r16	; 0x3b
     bbe:	1c af       	std	Y+60, r17	; 0x3c
     bc0:	2d af       	std	Y+61, r18	; 0x3d
     bc2:	3e af       	std	Y+62, r19	; 0x3e
     bc4:	4f af       	std	Y+63, r20	; 0x3f
     bc6:	21 96       	adiw	r28, 0x01	; 1
     bc8:	5f af       	std	Y+63, r21	; 0x3f
     bca:	21 97       	sbiw	r28, 0x01	; 1
	//return((uint32_t)((214013 * xn + 2531011) % 4294967295));
	return((uint32_t)((16807 * xn) % 2147483647));
     bcc:	0f 2e       	mov	r0, r31
     bce:	f7 ea       	ldi	r31, 0xA7	; 167
     bd0:	af 2e       	mov	r10, r31
     bd2:	f0 2d       	mov	r31, r0
     bd4:	0f 2e       	mov	r0, r31
     bd6:	f1 e4       	ldi	r31, 0x41	; 65
     bd8:	bf 2e       	mov	r11, r31
     bda:	f0 2d       	mov	r31, r0
     bdc:	c1 2c       	mov	r12, r1
     bde:	d1 2c       	mov	r13, r1
     be0:	e1 2c       	mov	r14, r1
     be2:	f1 2c       	mov	r15, r1
     be4:	00 e0       	ldi	r16, 0x00	; 0
     be6:	10 e0       	ldi	r17, 0x00	; 0
     be8:	29 ad       	ldd	r18, Y+57	; 0x39
     bea:	3a ad       	ldd	r19, Y+58	; 0x3a
     bec:	4b ad       	ldd	r20, Y+59	; 0x3b
     bee:	5c ad       	ldd	r21, Y+60	; 0x3c
     bf0:	60 e0       	ldi	r22, 0x00	; 0
     bf2:	70 e0       	ldi	r23, 0x00	; 0
     bf4:	80 e0       	ldi	r24, 0x00	; 0
     bf6:	90 e0       	ldi	r25, 0x00	; 0
     bf8:	0e 94 68 0f 	call	0x1ed0	; 0x1ed0 <__muldi3>
     bfc:	aa 24       	eor	r10, r10
     bfe:	aa 94       	dec	r10
     c00:	bb 24       	eor	r11, r11
     c02:	ba 94       	dec	r11
     c04:	cc 24       	eor	r12, r12
     c06:	ca 94       	dec	r12
     c08:	0f 2e       	mov	r0, r31
     c0a:	ff e7       	ldi	r31, 0x7F	; 127
     c0c:	df 2e       	mov	r13, r31
     c0e:	f0 2d       	mov	r31, r0
     c10:	0e 94 b9 0f 	call	0x1f72	; 0x1f72 <__umoddi3>
     c14:	62 2f       	mov	r22, r18
     c16:	73 2f       	mov	r23, r19
     c18:	84 2f       	mov	r24, r20
     c1a:	95 2f       	mov	r25, r21
     c1c:	22 96       	adiw	r28, 0x02	; 2
     c1e:	2f af       	std	Y+63, r18	; 0x3f
     c20:	22 97       	sbiw	r28, 0x02	; 2
     c22:	23 96       	adiw	r28, 0x03	; 3
     c24:	3f af       	std	Y+63, r19	; 0x3f
     c26:	23 97       	sbiw	r28, 0x03	; 3
     c28:	24 96       	adiw	r28, 0x04	; 4
     c2a:	4f af       	std	Y+63, r20	; 0x3f
     c2c:	24 97       	sbiw	r28, 0x04	; 4
     c2e:	25 96       	adiw	r28, 0x05	; 5
     c30:	5f af       	std	Y+63, r21	; 0x3f
     c32:	25 97       	sbiw	r28, 0x05	; 5
	uint32_t xx = x, yy = x, zz = x, M = 10;
	uint32_t xArr[4], yArr[4], zArr[4];
	
	for (uint8_t i = 0; i < M; i++)
	{
		xx = cubic32(linearCongruence(xx));
     c34:	4f dd       	rcall	.-1378   	; 0x6d4 <cubic32>
     c36:	4e 01       	movw	r8, r28
     c38:	03 e1       	ldi	r16, 0x13	; 19
     c3a:	80 1a       	sub	r8, r16
     c3c:	91 08       	sbc	r9, r1
void seqGen(uint32_t x, uint32_t* outArr)//sequence generation
{
	uint32_t xx = x, yy = x, zz = x, M = 10;
	uint32_t xArr[4], yArr[4], zArr[4];
	
	for (uint8_t i = 0; i < M; i++)
     c3e:	71 2c       	mov	r7, r1
     c40:	44 c0       	rjmp	.+136    	; 0xcca <seqGen+0x15c>
//**************************线性同余映射********************************//
uint32_t linearCongruence(uint32_t x)
{
	uint64_t xn = x;
	//return((uint32_t)((214013 * xn + 2531011) % 4294967295));
	return((uint32_t)((16807 * xn) % 2147483647));
     c42:	7b 01       	movw	r14, r22
     c44:	8c 01       	movw	r16, r24
     c46:	20 e0       	ldi	r18, 0x00	; 0
     c48:	30 e0       	ldi	r19, 0x00	; 0
     c4a:	a9 01       	movw	r20, r18
     c4c:	69 ab       	std	Y+49, r22	; 0x31
     c4e:	fa aa       	std	Y+50, r15	; 0x32
     c50:	0b ab       	std	Y+51, r16	; 0x33
     c52:	1c ab       	std	Y+52, r17	; 0x34
     c54:	2d ab       	std	Y+53, r18	; 0x35
     c56:	3e ab       	std	Y+54, r19	; 0x36
     c58:	4f ab       	std	Y+55, r20	; 0x37
     c5a:	58 af       	std	Y+56, r21	; 0x38
     c5c:	0f 2e       	mov	r0, r31
     c5e:	f7 ea       	ldi	r31, 0xA7	; 167
     c60:	af 2e       	mov	r10, r31
     c62:	f0 2d       	mov	r31, r0
     c64:	0f 2e       	mov	r0, r31
     c66:	f1 e4       	ldi	r31, 0x41	; 65
     c68:	bf 2e       	mov	r11, r31
     c6a:	f0 2d       	mov	r31, r0
     c6c:	c1 2c       	mov	r12, r1
     c6e:	d1 2c       	mov	r13, r1
     c70:	e1 2c       	mov	r14, r1
     c72:	f1 2c       	mov	r15, r1
     c74:	00 e0       	ldi	r16, 0x00	; 0
     c76:	10 e0       	ldi	r17, 0x00	; 0
     c78:	29 a9       	ldd	r18, Y+49	; 0x31
     c7a:	3a a9       	ldd	r19, Y+50	; 0x32
     c7c:	4b a9       	ldd	r20, Y+51	; 0x33
     c7e:	5c a9       	ldd	r21, Y+52	; 0x34
     c80:	60 e0       	ldi	r22, 0x00	; 0
     c82:	70 e0       	ldi	r23, 0x00	; 0
     c84:	80 e0       	ldi	r24, 0x00	; 0
     c86:	90 e0       	ldi	r25, 0x00	; 0
     c88:	0e 94 68 0f 	call	0x1ed0	; 0x1ed0 <__muldi3>
     c8c:	aa 24       	eor	r10, r10
     c8e:	aa 94       	dec	r10
     c90:	bb 24       	eor	r11, r11
     c92:	ba 94       	dec	r11
     c94:	cc 24       	eor	r12, r12
     c96:	ca 94       	dec	r12
     c98:	0f 2e       	mov	r0, r31
     c9a:	ff e7       	ldi	r31, 0x7F	; 127
     c9c:	df 2e       	mov	r13, r31
     c9e:	f0 2d       	mov	r31, r0
     ca0:	0e 94 b9 0f 	call	0x1f72	; 0x1f72 <__umoddi3>
     ca4:	62 2f       	mov	r22, r18
     ca6:	73 2f       	mov	r23, r19
     ca8:	84 2f       	mov	r24, r20
	uint32_t xx = x, yy = x, zz = x, M = 10;
	uint32_t xArr[4], yArr[4], zArr[4];
	
	for (uint8_t i = 0; i < M; i++)
	{
		xx = cubic32(linearCongruence(xx));
     caa:	95 2f       	mov	r25, r21
     cac:	13 dd       	rcall	.-1498   	; 0x6d4 <cubic32>
		if (i>=(M-4))
     cae:	0f 2e       	mov	r0, r31
     cb0:	f5 e0       	ldi	r31, 0x05	; 5
     cb2:	ff 2e       	mov	r15, r31
     cb4:	f0 2d       	mov	r31, r0
     cb6:	f7 14       	cp	r15, r7
     cb8:	28 f4       	brcc	.+10     	; 0xcc4 <seqGen+0x156>
		{
			xArr[i - (M - 4)] = xx;
     cba:	f4 01       	movw	r30, r8
     cbc:	60 83       	st	Z, r22
     cbe:	71 83       	std	Z+1, r23	; 0x01
     cc0:	82 83       	std	Z+2, r24	; 0x02
     cc2:	93 83       	std	Z+3, r25	; 0x03
     cc4:	f4 e0       	ldi	r31, 0x04	; 4
     cc6:	8f 0e       	add	r8, r31
     cc8:	91 1c       	adc	r9, r1
void seqGen(uint32_t x, uint32_t* outArr)//sequence generation
{
	uint32_t xx = x, yy = x, zz = x, M = 10;
	uint32_t xArr[4], yArr[4], zArr[4];
	
	for (uint8_t i = 0; i < M; i++)
     cca:	73 94       	inc	r7
     ccc:	0f 2e       	mov	r0, r31
     cce:	fa e0       	ldi	r31, 0x0A	; 10
     cd0:	ef 2e       	mov	r14, r31
     cd2:	f0 2d       	mov	r31, r0
     cd4:	7e 10       	cpse	r7, r14
     cd6:	b5 cf       	rjmp	.-150    	; 0xc42 <seqGen+0xd4>
     cd8:	d2 c0       	rjmp	.+420    	; 0xe7e <seqGen+0x310>
	}
}
//**************************整数化Logistic映射********************************//
uint32_t logistic(uint32_t x)
{
	uint64_t xn = x;
     cda:	93 01       	movw	r18, r6
     cdc:	82 01       	movw	r16, r4
     cde:	40 e0       	ldi	r20, 0x00	; 0
     ce0:	50 e0       	ldi	r21, 0x00	; 0
     ce2:	ba 01       	movw	r22, r20
     ce4:	49 aa       	std	Y+49, r4	; 0x31
     ce6:	1a ab       	std	Y+50, r17	; 0x32
     ce8:	2b ab       	std	Y+51, r18	; 0x33
     cea:	3c ab       	std	Y+52, r19	; 0x34
     cec:	4d ab       	std	Y+53, r20	; 0x35
     cee:	5e ab       	std	Y+54, r21	; 0x36
     cf0:	6f ab       	std	Y+55, r22	; 0x37
     cf2:	78 af       	std	Y+56, r23	; 0x38
	return ((uint32_t)((xn << 2) - ((xn*xn) >> 30)));
     cf4:	44 0c       	add	r4, r4
     cf6:	55 1c       	adc	r5, r5
     cf8:	66 1c       	adc	r6, r6
     cfa:	77 1c       	adc	r7, r7
     cfc:	44 0c       	add	r4, r4
     cfe:	55 1c       	adc	r5, r5
     d00:	66 1c       	adc	r6, r6
     d02:	77 1c       	adc	r7, r7
     d04:	a0 2e       	mov	r10, r16
     d06:	b1 2e       	mov	r11, r17
     d08:	c2 2e       	mov	r12, r18
     d0a:	d3 2e       	mov	r13, r19
     d0c:	e1 2c       	mov	r14, r1
     d0e:	f1 2c       	mov	r15, r1
     d10:	00 e0       	ldi	r16, 0x00	; 0
     d12:	10 e0       	ldi	r17, 0x00	; 0
     d14:	2a 2d       	mov	r18, r10
     d16:	3b 2d       	mov	r19, r11
     d18:	4c 2d       	mov	r20, r12
     d1a:	5d 2d       	mov	r21, r13
     d1c:	60 e0       	ldi	r22, 0x00	; 0
     d1e:	70 e0       	ldi	r23, 0x00	; 0
     d20:	80 e0       	ldi	r24, 0x00	; 0
     d22:	90 e0       	ldi	r25, 0x00	; 0
     d24:	0e 94 68 0f 	call	0x1ed0	; 0x1ed0 <__muldi3>
     d28:	0e e1       	ldi	r16, 0x1E	; 30
     d2a:	0e 94 32 10 	call	0x2064	; 0x2064 <__lshrdi3>
     d2e:	82 2e       	mov	r8, r18
     d30:	93 2e       	mov	r9, r19
     d32:	a4 2e       	mov	r10, r20
     d34:	b5 2e       	mov	r11, r21
     d36:	48 18       	sub	r4, r8
     d38:	59 08       	sbc	r5, r9
     d3a:	6a 08       	sbc	r6, r10
     d3c:	7b 08       	sbc	r7, r11
		}
	}
	for (uint8_t i = 0; i < M; i++)
	{
		yy = logistic(yy);
		if (i>=(M-4))
     d3e:	15 e0       	ldi	r17, 0x05	; 5
     d40:	13 15       	cp	r17, r3
     d42:	30 f4       	brcc	.+12     	; 0xd50 <seqGen+0x1e2>
		{
			yArr[i - (M - 4)] = yy;
     d44:	e9 ad       	ldd	r30, Y+57	; 0x39
     d46:	fa ad       	ldd	r31, Y+58	; 0x3a
     d48:	40 82       	st	Z, r4
     d4a:	51 82       	std	Z+1, r5	; 0x01
     d4c:	62 82       	std	Z+2, r6	; 0x02
     d4e:	73 82       	std	Z+3, r7	; 0x03
     d50:	09 ad       	ldd	r16, Y+57	; 0x39
     d52:	1a ad       	ldd	r17, Y+58	; 0x3a
     d54:	0c 5f       	subi	r16, 0xFC	; 252
     d56:	1f 4f       	sbci	r17, 0xFF	; 255
     d58:	09 af       	std	Y+57, r16	; 0x39
     d5a:	1a af       	std	Y+58, r17	; 0x3a
		if (i>=(M-4))
		{
			xArr[i - (M - 4)] = xx;
		}
	}
	for (uint8_t i = 0; i < M; i++)
     d5c:	33 94       	inc	r3
     d5e:	1a e0       	ldi	r17, 0x0A	; 10
     d60:	31 12       	cpse	r3, r17
     d62:	bb cf       	rjmp	.-138    	; 0xcda <seqGen+0x16c>
     d64:	80 c0       	rjmp	.+256    	; 0xe66 <seqGen+0x2f8>
//**************************线性同余映射********************************//
uint32_t linearCongruence(uint32_t x)
{
	uint64_t xn = x;
	//return((uint32_t)((214013 * xn + 2531011) % 4294967295));
	return((uint32_t)((16807 * xn) % 2147483647));
     d66:	7c 01       	movw	r14, r24
     d68:	8d 01       	movw	r16, r26
     d6a:	20 e0       	ldi	r18, 0x00	; 0
     d6c:	30 e0       	ldi	r19, 0x00	; 0
     d6e:	a9 01       	movw	r20, r18
     d70:	89 ab       	std	Y+49, r24	; 0x31
     d72:	fa aa       	std	Y+50, r15	; 0x32
     d74:	0b ab       	std	Y+51, r16	; 0x33
     d76:	1c ab       	std	Y+52, r17	; 0x34
     d78:	2d ab       	std	Y+53, r18	; 0x35
     d7a:	3e ab       	std	Y+54, r19	; 0x36
     d7c:	4f ab       	std	Y+55, r20	; 0x37
     d7e:	58 af       	std	Y+56, r21	; 0x38
     d80:	0f 2e       	mov	r0, r31
     d82:	f7 ea       	ldi	r31, 0xA7	; 167
     d84:	af 2e       	mov	r10, r31
     d86:	f0 2d       	mov	r31, r0
     d88:	0f 2e       	mov	r0, r31
     d8a:	f1 e4       	ldi	r31, 0x41	; 65
     d8c:	bf 2e       	mov	r11, r31
     d8e:	f0 2d       	mov	r31, r0
     d90:	c1 2c       	mov	r12, r1
     d92:	d1 2c       	mov	r13, r1
     d94:	e1 2c       	mov	r14, r1
     d96:	f1 2c       	mov	r15, r1
     d98:	00 e0       	ldi	r16, 0x00	; 0
     d9a:	10 e0       	ldi	r17, 0x00	; 0
     d9c:	29 a9       	ldd	r18, Y+49	; 0x31
     d9e:	3a a9       	ldd	r19, Y+50	; 0x32
     da0:	4b a9       	ldd	r20, Y+51	; 0x33
     da2:	5c a9       	ldd	r21, Y+52	; 0x34
     da4:	60 e0       	ldi	r22, 0x00	; 0
     da6:	70 e0       	ldi	r23, 0x00	; 0
     da8:	80 e0       	ldi	r24, 0x00	; 0
     daa:	90 e0       	ldi	r25, 0x00	; 0
     dac:	0e 94 68 0f 	call	0x1ed0	; 0x1ed0 <__muldi3>
     db0:	aa 24       	eor	r10, r10
     db2:	aa 94       	dec	r10
     db4:	bb 24       	eor	r11, r11
     db6:	ba 94       	dec	r11
     db8:	cc 24       	eor	r12, r12
     dba:	ca 94       	dec	r12
     dbc:	0f 2e       	mov	r0, r31
     dbe:	ff e7       	ldi	r31, 0x7F	; 127
     dc0:	df 2e       	mov	r13, r31
     dc2:	f0 2d       	mov	r31, r0
     dc4:	0e 94 b9 0f 	call	0x1f72	; 0x1f72 <__umoddi3>
     dc8:	12 2f       	mov	r17, r18
     dca:	03 2f       	mov	r16, r19
     dcc:	81 2f       	mov	r24, r17
     dce:	90 2f       	mov	r25, r16
     dd0:	a4 2f       	mov	r26, r20
     dd2:	b5 2f       	mov	r27, r21
		}
	}
	for (uint8_t i = 0; i < M; i++)
	{
		zz = linearCongruence(zz);
		if (i>=(M-4))
     dd4:	0f 2e       	mov	r0, r31
     dd6:	f5 e0       	ldi	r31, 0x05	; 5
     dd8:	ff 2e       	mov	r15, r31
     dda:	f0 2d       	mov	r31, r0
     ddc:	f7 14       	cp	r15, r7
     dde:	28 f4       	brcc	.+10     	; 0xdea <seqGen+0x27c>
		{
			zArr[i - (M - 4)] = zz;
     de0:	f4 01       	movw	r30, r8
     de2:	10 83       	st	Z, r17
     de4:	01 83       	std	Z+1, r16	; 0x01
     de6:	42 83       	std	Z+2, r20	; 0x02
     de8:	53 83       	std	Z+3, r21	; 0x03
     dea:	f4 e0       	ldi	r31, 0x04	; 4
     dec:	8f 0e       	add	r8, r31
     dee:	91 1c       	adc	r9, r1
		if (i>=(M-4))
		{
			yArr[i - (M - 4)] = yy;
		}
	}
	for (uint8_t i = 0; i < M; i++)
     df0:	73 94       	inc	r7
     df2:	0f 2e       	mov	r0, r31
     df4:	fa e0       	ldi	r31, 0x0A	; 10
     df6:	ef 2e       	mov	r14, r31
     df8:	f0 2d       	mov	r31, r0
     dfa:	7e 10       	cpse	r7, r14
     dfc:	b4 cf       	rjmp	.-152    	; 0xd66 <seqGen+0x1f8>
     dfe:	fe 01       	movw	r30, r28
     e00:	31 96       	adiw	r30, 0x01	; 1
     e02:	ae 01       	movw	r20, r28
     e04:	4f 5e       	subi	r20, 0xEF	; 239
     e06:	5f 4f       	sbci	r21, 0xFF	; 255
     e08:	be 01       	movw	r22, r28
     e0a:	6f 5d       	subi	r22, 0xDF	; 223
     e0c:	7f 4f       	sbci	r23, 0xFF	; 255
     e0e:	26 96       	adiw	r28, 0x06	; 6
     e10:	2f ad       	ldd	r18, Y+63	; 0x3f
     e12:	26 97       	sbiw	r28, 0x06	; 6
     e14:	27 96       	adiw	r28, 0x07	; 7
     e16:	3f ad       	ldd	r19, Y+63	; 0x3f
     e18:	27 97       	sbiw	r28, 0x07	; 7
     e1a:	8a 01       	movw	r16, r20
     e1c:	3f 01       	movw	r6, r30
			zArr[i - (M - 4)] = zz;
		}
	}
	for (int i = 0; i < 4; i++)
	{
		outArr[i] = xArr[i] ^ yArr[i] ^ zArr[i];
     e1e:	f3 01       	movw	r30, r6
     e20:	81 90       	ld	r8, Z+
     e22:	91 90       	ld	r9, Z+
     e24:	a1 90       	ld	r10, Z+
     e26:	b1 90       	ld	r11, Z+
     e28:	3f 01       	movw	r6, r30
     e2a:	fa 01       	movw	r30, r20
     e2c:	81 91       	ld	r24, Z+
     e2e:	91 91       	ld	r25, Z+
     e30:	a1 91       	ld	r26, Z+
     e32:	b1 91       	ld	r27, Z+
     e34:	af 01       	movw	r20, r30
     e36:	fb 01       	movw	r30, r22
     e38:	c1 90       	ld	r12, Z+
     e3a:	d1 90       	ld	r13, Z+
     e3c:	e1 90       	ld	r14, Z+
     e3e:	f1 90       	ld	r15, Z+
     e40:	bf 01       	movw	r22, r30
     e42:	88 25       	eor	r24, r8
     e44:	99 25       	eor	r25, r9
     e46:	aa 25       	eor	r26, r10
     e48:	bb 25       	eor	r27, r11
     e4a:	8c 25       	eor	r24, r12
     e4c:	9d 25       	eor	r25, r13
     e4e:	ae 25       	eor	r26, r14
     e50:	bf 25       	eor	r27, r15
     e52:	f9 01       	movw	r30, r18
     e54:	81 93       	st	Z+, r24
     e56:	91 93       	st	Z+, r25
     e58:	a1 93       	st	Z+, r26
     e5a:	b1 93       	st	Z+, r27
     e5c:	9f 01       	movw	r18, r30
		if (i>=(M-4))
		{
			zArr[i - (M - 4)] = zz;
		}
	}
	for (int i = 0; i < 4; i++)
     e5e:	60 16       	cp	r6, r16
     e60:	71 06       	cpc	r7, r17
     e62:	e9 f6       	brne	.-70     	; 0xe1e <seqGen+0x2b0>
     e64:	3a c0       	rjmp	.+116    	; 0xeda <seqGen+0x36c>
     e66:	4e 01       	movw	r8, r28
     e68:	fd e0       	ldi	r31, 0x0D	; 13
     e6a:	8f 0e       	add	r8, r31
     e6c:	91 1c       	adc	r9, r1
		if (i>=(M-4))
		{
			xArr[i - (M - 4)] = xx;
		}
	}
	for (uint8_t i = 0; i < M; i++)
     e6e:	71 2c       	mov	r7, r1
     e70:	25 96       	adiw	r28, 0x05	; 5
     e72:	8c ad       	ldd	r24, Y+60	; 0x3c
     e74:	9d ad       	ldd	r25, Y+61	; 0x3d
     e76:	ae ad       	ldd	r26, Y+62	; 0x3e
     e78:	bf ad       	ldd	r27, Y+63	; 0x3f
     e7a:	25 97       	sbiw	r28, 0x05	; 5
     e7c:	b9 cf       	rjmp	.-142    	; 0xdf0 <seqGen+0x282>
}
//**************************整数化Logistic映射********************************//
uint32_t logistic(uint32_t x)
{
	uint64_t xn = x;
	return ((uint32_t)((xn << 2) - ((xn*xn) >> 30)));
     e7e:	32 01       	movw	r6, r4
     e80:	21 01       	movw	r4, r2
     e82:	44 0c       	add	r4, r4
     e84:	55 1c       	adc	r5, r5
     e86:	66 1c       	adc	r6, r6
     e88:	77 1c       	adc	r7, r7
     e8a:	44 0c       	add	r4, r4
     e8c:	55 1c       	adc	r5, r5
     e8e:	66 1c       	adc	r6, r6
     e90:	77 1c       	adc	r7, r7
     e92:	a9 ac       	ldd	r10, Y+57	; 0x39
     e94:	ba ac       	ldd	r11, Y+58	; 0x3a
     e96:	cb ac       	ldd	r12, Y+59	; 0x3b
     e98:	dc ac       	ldd	r13, Y+60	; 0x3c
     e9a:	e1 2c       	mov	r14, r1
     e9c:	f1 2c       	mov	r15, r1
     e9e:	00 e0       	ldi	r16, 0x00	; 0
     ea0:	10 e0       	ldi	r17, 0x00	; 0
     ea2:	2a 2d       	mov	r18, r10
     ea4:	3b 2d       	mov	r19, r11
     ea6:	4c 2d       	mov	r20, r12
     ea8:	5d 2d       	mov	r21, r13
     eaa:	60 e0       	ldi	r22, 0x00	; 0
     eac:	70 e0       	ldi	r23, 0x00	; 0
     eae:	80 e0       	ldi	r24, 0x00	; 0
     eb0:	90 e0       	ldi	r25, 0x00	; 0
     eb2:	0e 94 68 0f 	call	0x1ed0	; 0x1ed0 <__muldi3>
     eb6:	0e e1       	ldi	r16, 0x1E	; 30
     eb8:	0e 94 32 10 	call	0x2064	; 0x2064 <__lshrdi3>
     ebc:	82 2e       	mov	r8, r18
     ebe:	93 2e       	mov	r9, r19
     ec0:	a4 2e       	mov	r10, r20
     ec2:	b5 2e       	mov	r11, r21
     ec4:	48 18       	sub	r4, r8
     ec6:	59 08       	sbc	r5, r9
     ec8:	6a 08       	sbc	r6, r10
     eca:	7b 08       	sbc	r7, r11
     ecc:	8e 01       	movw	r16, r28
     ece:	03 50       	subi	r16, 0x03	; 3
     ed0:	11 09       	sbc	r17, r1
     ed2:	09 af       	std	Y+57, r16	; 0x39
     ed4:	1a af       	std	Y+58, r17	; 0x3a
     ed6:	31 2c       	mov	r3, r1
     ed8:	41 cf       	rjmp	.-382    	; 0xd5c <seqGen+0x1ee>
	}
	for (int i = 0; i < 4; i++)
	{
		outArr[i] = xArr[i] ^ yArr[i] ^ zArr[i];
	}
}
     eda:	ca 5b       	subi	r28, 0xBA	; 186
     edc:	df 4f       	sbci	r29, 0xFF	; 255
     ede:	cd bf       	out	0x3d, r28	; 61
     ee0:	de bf       	out	0x3e, r29	; 62
     ee2:	df 91       	pop	r29
     ee4:	cf 91       	pop	r28
     ee6:	1f 91       	pop	r17
     ee8:	0f 91       	pop	r16
     eea:	ff 90       	pop	r15
     eec:	ef 90       	pop	r14
     eee:	df 90       	pop	r13
     ef0:	cf 90       	pop	r12
     ef2:	bf 90       	pop	r11
     ef4:	af 90       	pop	r10
     ef6:	9f 90       	pop	r9
     ef8:	8f 90       	pop	r8
     efa:	7f 90       	pop	r7
     efc:	6f 90       	pop	r6
     efe:	5f 90       	pop	r5
     f00:	4f 90       	pop	r4
     f02:	3f 90       	pop	r3
     f04:	2f 90       	pop	r2
     f06:	08 95       	ret

00000f08 <roundKeyGen>:
	ciphertext[2] = intermediateR[0]; ciphertext[3] = intermediateR[1];
}

//************************** Master and Round Key Generation ********************************//
void roundKeyGen(uint8_t *roundKey1, uint8_t *roundKey2)//
{
     f08:	6f 92       	push	r6
     f0a:	7f 92       	push	r7
     f0c:	8f 92       	push	r8
     f0e:	9f 92       	push	r9
     f10:	af 92       	push	r10
     f12:	bf 92       	push	r11
     f14:	cf 92       	push	r12
     f16:	df 92       	push	r13
     f18:	ef 92       	push	r14
     f1a:	ff 92       	push	r15
     f1c:	0f 93       	push	r16
     f1e:	1f 93       	push	r17
     f20:	cf 93       	push	r28
     f22:	df 93       	push	r29
     f24:	cd b7       	in	r28, 0x3d	; 61
     f26:	de b7       	in	r29, 0x3e	; 62
     f28:	a0 97       	sbiw	r28, 0x20	; 32
     f2a:	cd bf       	out	0x3d, r28	; 61
     f2c:	de bf       	out	0x3e, r29	; 62
     f2e:	4c 01       	movw	r8, r24
     f30:	06 2f       	mov	r16, r22
     f32:	17 2f       	mov	r17, r23
	//Master key generation
	uint8_t k[16];//Master key
	uint32_t s[4];//chaotic sequence( four 32-bit values )
	seqGen(1299, s);//chaotic sequence generation
     f34:	ae 01       	movw	r20, r28
     f36:	4f 5e       	subi	r20, 0xEF	; 239
     f38:	5f 4f       	sbci	r21, 0xFF	; 255
     f3a:	63 e1       	ldi	r22, 0x13	; 19
     f3c:	75 e0       	ldi	r23, 0x05	; 5
     f3e:	80 e0       	ldi	r24, 0x00	; 0
     f40:	90 e0       	ldi	r25, 0x00	; 0
     f42:	15 de       	rcall	.-982    	; 0xb6e <seqGen>
     f44:	fe 01       	movw	r30, r28
     f46:	31 96       	adiw	r30, 0x01	; 1

	for (uint8_t i = 0; i < 16; i++)//将4个32bit长的序列分为16个8bit作为主密钥
     f48:	80 e0       	ldi	r24, 0x00	; 0
	{
		switch (i % 4)
     f4a:	98 2f       	mov	r25, r24
     f4c:	93 70       	andi	r25, 0x03	; 3
     f4e:	91 30       	cpi	r25, 0x01	; 1
     f50:	b1 f0       	breq	.+44     	; 0xf7e <roundKeyGen+0x76>
     f52:	28 f0       	brcs	.+10     	; 0xf5e <roundKeyGen+0x56>
     f54:	92 30       	cpi	r25, 0x02	; 2
     f56:	19 f1       	breq	.+70     	; 0xf9e <roundKeyGen+0x96>
     f58:	93 30       	cpi	r25, 0x03	; 3
     f5a:	89 f1       	breq	.+98     	; 0xfbe <roundKeyGen+0xb6>
     f5c:	3f c0       	rjmp	.+126    	; 0xfdc <roundKeyGen+0xd4>
		{
		case 0:
			k[i] = (s[i / 4] & 0xff000000) >> 24; break;
     f5e:	98 2f       	mov	r25, r24
     f60:	96 95       	lsr	r25
     f62:	96 95       	lsr	r25
     f64:	a1 e0       	ldi	r26, 0x01	; 1
     f66:	b0 e0       	ldi	r27, 0x00	; 0
     f68:	ac 0f       	add	r26, r28
     f6a:	bd 1f       	adc	r27, r29
     f6c:	24 e0       	ldi	r18, 0x04	; 4
     f6e:	92 9f       	mul	r25, r18
     f70:	a0 0d       	add	r26, r0
     f72:	b1 1d       	adc	r27, r1
     f74:	11 24       	eor	r1, r1
     f76:	53 96       	adiw	r26, 0x13	; 19
     f78:	9c 91       	ld	r25, X
     f7a:	90 83       	st	Z, r25
     f7c:	2f c0       	rjmp	.+94     	; 0xfdc <roundKeyGen+0xd4>
		case 1:
			k[i] = (s[i / 4] & 0x00ff0000) >> 16; break;
     f7e:	98 2f       	mov	r25, r24
     f80:	96 95       	lsr	r25
     f82:	96 95       	lsr	r25
     f84:	a1 e0       	ldi	r26, 0x01	; 1
     f86:	b0 e0       	ldi	r27, 0x00	; 0
     f88:	ac 0f       	add	r26, r28
     f8a:	bd 1f       	adc	r27, r29
     f8c:	24 e0       	ldi	r18, 0x04	; 4
     f8e:	92 9f       	mul	r25, r18
     f90:	a0 0d       	add	r26, r0
     f92:	b1 1d       	adc	r27, r1
     f94:	11 24       	eor	r1, r1
     f96:	52 96       	adiw	r26, 0x12	; 18
     f98:	9c 91       	ld	r25, X
     f9a:	90 83       	st	Z, r25
     f9c:	1f c0       	rjmp	.+62     	; 0xfdc <roundKeyGen+0xd4>
		case 2:
			k[i] = (s[i / 4] & 0x0000ff00) >> 8; break;
     f9e:	98 2f       	mov	r25, r24
     fa0:	96 95       	lsr	r25
     fa2:	96 95       	lsr	r25
     fa4:	a1 e0       	ldi	r26, 0x01	; 1
     fa6:	b0 e0       	ldi	r27, 0x00	; 0
     fa8:	ac 0f       	add	r26, r28
     faa:	bd 1f       	adc	r27, r29
     fac:	24 e0       	ldi	r18, 0x04	; 4
     fae:	92 9f       	mul	r25, r18
     fb0:	a0 0d       	add	r26, r0
     fb2:	b1 1d       	adc	r27, r1
     fb4:	11 24       	eor	r1, r1
     fb6:	51 96       	adiw	r26, 0x11	; 17
     fb8:	9c 91       	ld	r25, X
     fba:	90 83       	st	Z, r25
     fbc:	0f c0       	rjmp	.+30     	; 0xfdc <roundKeyGen+0xd4>
		case 3:
			k[i] = (s[i / 4] & 0x000000ff); break;
     fbe:	98 2f       	mov	r25, r24
     fc0:	96 95       	lsr	r25
     fc2:	96 95       	lsr	r25
     fc4:	a1 e0       	ldi	r26, 0x01	; 1
     fc6:	b0 e0       	ldi	r27, 0x00	; 0
     fc8:	ac 0f       	add	r26, r28
     fca:	bd 1f       	adc	r27, r29
     fcc:	24 e0       	ldi	r18, 0x04	; 4
     fce:	92 9f       	mul	r25, r18
     fd0:	a0 0d       	add	r26, r0
     fd2:	b1 1d       	adc	r27, r1
     fd4:	11 24       	eor	r1, r1
     fd6:	50 96       	adiw	r26, 0x10	; 16
     fd8:	9c 91       	ld	r25, X
     fda:	90 83       	st	Z, r25
	//Master key generation
	uint8_t k[16];//Master key
	uint32_t s[4];//chaotic sequence( four 32-bit values )
	seqGen(1299, s);//chaotic sequence generation

	for (uint8_t i = 0; i < 16; i++)//将4个32bit长的序列分为16个8bit作为主密钥
     fdc:	8f 5f       	subi	r24, 0xFF	; 255
     fde:	31 96       	adiw	r30, 0x01	; 1
     fe0:	80 31       	cpi	r24, 0x10	; 16
     fe2:	09 f0       	breq	.+2      	; 0xfe6 <roundKeyGen+0xde>
     fe4:	b2 cf       	rjmp	.-156    	; 0xf4a <roundKeyGen+0x42>
     fe6:	54 01       	movw	r10, r8
     fe8:	60 2e       	mov	r6, r16
     fea:	71 2e       	mov	r7, r17
     fec:	8c e0       	ldi	r24, 0x0C	; 12
     fee:	88 0e       	add	r8, r24
     ff0:	91 1c       	adc	r9, r1
     ff2:	7e 01       	movw	r14, r28
     ff4:	a1 e1       	ldi	r26, 0x11	; 17
     ff6:	ea 0e       	add	r14, r26
     ff8:	f1 1c       	adc	r15, r1
     ffa:	6e 01       	movw	r12, r28
     ffc:	b0 e1       	ldi	r27, 0x10	; 16
     ffe:	cb 0e       	add	r12, r27
    1000:	d1 1c       	adc	r13, r1
    1002:	52 c0       	rjmp	.+164    	; 0x10a8 <roundKeyGen+0x1a0>
	//Round key generation. This algorithm contains 12 rounds of encryption process, and each round uses two 8-bits round keys.
	for (size_t j = 0; j < 12; j++)
	{
		//生成轮密钥部分，偶数项通过立方映射
		for (uint8_t i = 1; i < 16; i = i + 2)
			k[i] = cubic8[k[i]];
    1004:	11 96       	adiw	r26, 0x01	; 1
    1006:	ec 91       	ld	r30, X
    1008:	11 97       	sbiw	r26, 0x01	; 1
    100a:	f0 e0       	ldi	r31, 0x00	; 0
    100c:	ef 5e       	subi	r30, 0xEF	; 239
    100e:	ff 4d       	sbci	r31, 0xDF	; 223
    1010:	80 81       	ld	r24, Z
    1012:	11 96       	adiw	r26, 0x01	; 1
    1014:	8c 93       	st	X, r24
    1016:	11 97       	sbiw	r26, 0x01	; 1
    1018:	12 96       	adiw	r26, 0x02	; 2
	}
	//Round key generation. This algorithm contains 12 rounds of encryption process, and each round uses two 8-bits round keys.
	for (size_t j = 0; j < 12; j++)
	{
		//生成轮密钥部分，偶数项通过立方映射
		for (uint8_t i = 1; i < 16; i = i + 2)
    101a:	ea 16       	cp	r14, r26
    101c:	fb 06       	cpc	r15, r27
    101e:	91 f7       	brne	.-28     	; 0x1004 <roundKeyGen+0xfc>
    1020:	8e 01       	movw	r16, r28
    1022:	0f 5f       	subi	r16, 0xFF	; 255
    1024:	1f 4f       	sbci	r17, 0xFF	; 255
			k[i] = cubic8[k[i]];

		for (uint8_t i = 0; i < 16; i = i + 2)//奇数项和后一个偶数项相异或，异或结果通过立方映射
		{
			k[i] = k[i] ^ k[i + 1];
    1026:	f8 01       	movw	r30, r16
    1028:	21 81       	ldd	r18, Z+1	; 0x01
			k[i] = cubic8[k[i]];
    102a:	e0 81       	ld	r30, Z
    102c:	e2 27       	eor	r30, r18
    102e:	f0 e0       	ldi	r31, 0x00	; 0
    1030:	ef 5e       	subi	r30, 0xEF	; 239
    1032:	ff 4d       	sbci	r31, 0xDF	; 223
			uint16_t kn;//将前后两个字节组合起来，将16位结果通过p盒置换，形如x2x1
			kn = (((uint16_t)k[i + 1]) << 8) ^ ((uint16_t)k[i]);
    1034:	80 81       	ld	r24, Z
    1036:	90 e0       	ldi	r25, 0x00	; 0
			kn = pBox(kn);
    1038:	92 2b       	or	r25, r18
    103a:	fc da       	rcall	.-2568   	; 0x634 <pBox>
			k[i + 1] = (uint8_t)((kn & 0xff00) >> 8);//将16bit的值分为两个8bit值
    103c:	d8 01       	movw	r26, r16
    103e:	11 96       	adiw	r26, 0x01	; 1
    1040:	9c 93       	st	X, r25
    1042:	11 97       	sbiw	r26, 0x01	; 1
			k[i] = (uint8_t)(kn & 0x00ff);
    1044:	8c 93       	st	X, r24
    1046:	0e 5f       	subi	r16, 0xFE	; 254
    1048:	1f 4f       	sbci	r17, 0xFF	; 255
	{
		//生成轮密钥部分，偶数项通过立方映射
		for (uint8_t i = 1; i < 16; i = i + 2)
			k[i] = cubic8[k[i]];

		for (uint8_t i = 0; i < 16; i = i + 2)//奇数项和后一个偶数项相异或，异或结果通过立方映射
    104a:	e0 16       	cp	r14, r16
    104c:	f1 06       	cpc	r15, r17
    104e:	59 f7       	brne	.-42     	; 0x1026 <roundKeyGen+0x11e>
			k[i + 1] = (uint8_t)((kn & 0xff00) >> 8);//将16bit的值分为两个8bit值
			k[i] = (uint8_t)(kn & 0x00ff);
		}
		//将全部128bit值左移5位
		uint8_t shiftTemp = 0;
		shiftTemp = k[0] >> 3;//左移5位移出去的数字和右移3位剩下的数字是一样的
    1050:	89 81       	ldd	r24, Y+1	; 0x01
    1052:	28 2f       	mov	r18, r24
    1054:	26 95       	lsr	r18
    1056:	26 95       	lsr	r18
    1058:	26 95       	lsr	r18
		k[0] <<= 5;
    105a:	82 95       	swap	r24
    105c:	88 0f       	add	r24, r24
    105e:	80 7e       	andi	r24, 0xE0	; 224
    1060:	89 83       	std	Y+1, r24	; 0x01
    1062:	fe 01       	movw	r30, r28
    1064:	31 96       	adiw	r30, 0x01	; 1
		for (uint8_t i = 1; i < 16; i++)//将15个字节的主密钥依次向左移5bit
		{
			k[i - 1] = k[i - 1] | (k[i] >> 3);
    1066:	81 81       	ldd	r24, Z+1	; 0x01
    1068:	86 95       	lsr	r24
    106a:	86 95       	lsr	r24
    106c:	86 95       	lsr	r24
    106e:	90 81       	ld	r25, Z
    1070:	89 2b       	or	r24, r25
    1072:	81 93       	st	Z+, r24
			k[i] = k[i] << 5;
    1074:	80 81       	ld	r24, Z
    1076:	82 95       	swap	r24
    1078:	88 0f       	add	r24, r24
    107a:	80 7e       	andi	r24, 0xE0	; 224
    107c:	80 83       	st	Z, r24
		}
		//将全部128bit值左移5位
		uint8_t shiftTemp = 0;
		shiftTemp = k[0] >> 3;//左移5位移出去的数字和右移3位剩下的数字是一样的
		k[0] <<= 5;
		for (uint8_t i = 1; i < 16; i++)//将15个字节的主密钥依次向左移5bit
    107e:	ce 16       	cp	r12, r30
    1080:	df 06       	cpc	r13, r31
    1082:	89 f7       	brne	.-30     	; 0x1066 <roundKeyGen+0x15e>
		{
			k[i - 1] = k[i - 1] | (k[i] >> 3);
			k[i] = k[i] << 5;
		}
		k[15] |= shiftTemp;
    1084:	88 89       	ldd	r24, Y+16	; 0x10
    1086:	28 2b       	or	r18, r24
    1088:	28 8b       	std	Y+16, r18	; 0x10
		roundKey1[j] = k[0] ^ k[8];
    108a:	99 81       	ldd	r25, Y+1	; 0x01
    108c:	89 85       	ldd	r24, Y+9	; 0x09
    108e:	89 27       	eor	r24, r25
    1090:	f5 01       	movw	r30, r10
    1092:	81 93       	st	Z+, r24
    1094:	5f 01       	movw	r10, r30
		roundKey2[j] = k[4] ^ k[12];
    1096:	9d 81       	ldd	r25, Y+5	; 0x05
    1098:	8d 85       	ldd	r24, Y+13	; 0x0d
    109a:	89 27       	eor	r24, r25
    109c:	d3 01       	movw	r26, r6
    109e:	8d 93       	st	X+, r24
    10a0:	3d 01       	movw	r6, r26
		default:
			break;
		}
	}
	//Round key generation. This algorithm contains 12 rounds of encryption process, and each round uses two 8-bits round keys.
	for (size_t j = 0; j < 12; j++)
    10a2:	e8 15       	cp	r30, r8
    10a4:	f9 05       	cpc	r31, r9
    10a6:	19 f0       	breq	.+6      	; 0x10ae <roundKeyGen+0x1a6>
	//Master key generation
	uint8_t k[16];//Master key
	uint32_t s[4];//chaotic sequence( four 32-bit values )
	seqGen(1299, s);//chaotic sequence generation

	for (uint8_t i = 0; i < 16; i++)//将4个32bit长的序列分为16个8bit作为主密钥
    10a8:	de 01       	movw	r26, r28
    10aa:	11 96       	adiw	r26, 0x01	; 1
    10ac:	ab cf       	rjmp	.-170    	; 0x1004 <roundKeyGen+0xfc>
		}
		k[15] |= shiftTemp;
		roundKey1[j] = k[0] ^ k[8];
		roundKey2[j] = k[4] ^ k[12];
	}
}
    10ae:	a0 96       	adiw	r28, 0x20	; 32
    10b0:	cd bf       	out	0x3d, r28	; 61
    10b2:	de bf       	out	0x3e, r29	; 62
    10b4:	df 91       	pop	r29
    10b6:	cf 91       	pop	r28
    10b8:	1f 91       	pop	r17
    10ba:	0f 91       	pop	r16
    10bc:	ff 90       	pop	r15
    10be:	ef 90       	pop	r14
    10c0:	df 90       	pop	r13
    10c2:	cf 90       	pop	r12
    10c4:	bf 90       	pop	r11
    10c6:	af 90       	pop	r10
    10c8:	9f 90       	pop	r9
    10ca:	8f 90       	pop	r8
    10cc:	7f 90       	pop	r7
    10ce:	6f 90       	pop	r6
    10d0:	08 95       	ret

000010d2 <encTxj>:
uint8_t ROUND = 12;
#define TRIGGER IOPORT_CREATE_PIN(PORTA,0)//创建触发引脚
uint8_t roundKey1[12], roundKey2[12];//用来存储轮密钥

void encTxj(uint8_t* plaintext, uint8_t* ciphertext)
{
    10d2:	5f 92       	push	r5
    10d4:	6f 92       	push	r6
    10d6:	7f 92       	push	r7
    10d8:	8f 92       	push	r8
    10da:	9f 92       	push	r9
    10dc:	af 92       	push	r10
    10de:	bf 92       	push	r11
    10e0:	cf 92       	push	r12
    10e2:	df 92       	push	r13
    10e4:	ef 92       	push	r14
    10e6:	ff 92       	push	r15
    10e8:	0f 93       	push	r16
    10ea:	1f 93       	push	r17
    10ec:	cf 93       	push	r28
    10ee:	df 93       	push	r29
    10f0:	fc 01       	movw	r30, r24
    10f2:	6b 01       	movw	r12, r22
	uint8_t intermediateL[2], intermediateR[2];//加密过程中，中间值的左16bit和右16bit
	uint8_t ATT1, C1, C2, C3, C5, C6, C7, C8; uint16_t C4;//加密过程中的中间变量
	intermediateL[0] = plaintext[0]; intermediateL[1] = plaintext[1];
    10f4:	80 80       	ld	r8, Z
    10f6:	91 80       	ldd	r9, Z+1	; 0x01
	intermediateR[0] = plaintext[2]; intermediateR[1] = plaintext[3];
    10f8:	62 80       	ldd	r6, Z+2	; 0x02
    10fa:	73 80       	ldd	r7, Z+3	; 0x03
	roundKeyGen(roundKey1,roundKey2);//Round key generation
    10fc:	68 e5       	ldi	r22, 0x58	; 88
    10fe:	71 e2       	ldi	r23, 0x21	; 33
    1100:	84 e6       	ldi	r24, 0x64	; 100
    1102:	91 e2       	ldi	r25, 0x21	; 33
    1104:	01 df       	rcall	.-510    	; 0xf08 <roundKeyGen>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    1106:	81 e0       	ldi	r24, 0x01	; 1
    1108:	80 93 05 06 	sts	0x0605, r24	; 0x800605 <__TEXT_REGION_LENGTH__+0x700605>
	...
	
	ioport_set_pin_high(TRIGGER);//set the PA0 to high to target the ADC
	nop();nop();nop();nop();nop();nop();nop();nop();nop();nop();nop();nop();//nop();nop();nop();nop();nop();nop();nop();nop();nop();nop();nop();nop();nop();//25nops i.e.100 clks
	
	for (uint8_t i = 0; i < ROUND; i++)//12 rounds of encryption
    1124:	50 90 10 20 	lds	r5, 0x2010	; 0x802010 <ROUND>
    1128:	55 20       	and	r5, r5
    112a:	79 f1       	breq	.+94     	; 0x118a <encTxj+0xb8>
    112c:	04 e6       	ldi	r16, 0x64	; 100
    112e:	11 e2       	ldi	r17, 0x21	; 33
    1130:	c8 e5       	ldi	r28, 0x58	; 88
    1132:	d1 e2       	ldi	r29, 0x21	; 33
    1134:	a1 2c       	mov	r10, r1
    1136:	b1 2c       	mov	r11, r1
		C4 = pBox(C4);

		C5 = intermediateL[0] ^ (uint8_t)(C4 >> 8);
		C6 = intermediateL[1] ^ (uint8_t)(C4 & 0x00ff);

		if (i<ROUND - 1)
    1138:	e5 2c       	mov	r14, r5
    113a:	f1 2c       	mov	r15, r1
    113c:	81 e0       	ldi	r24, 0x01	; 1
    113e:	e8 1a       	sub	r14, r24
    1140:	f1 08       	sbc	r15, r1
	nop();nop();nop();nop();nop();nop();nop();nop();nop();nop();nop();nop();//nop();nop();nop();nop();nop();nop();nop();nop();nop();nop();nop();nop();nop();//25nops i.e.100 clks
	
	for (uint8_t i = 0; i < ROUND; i++)//12 rounds of encryption
	{
		C7 = intermediateR[0]; C8 = intermediateR[1];
		C1 = intermediateR[0] ^ roundKey1[i];
    1142:	d8 01       	movw	r26, r16
    1144:	ed 91       	ld	r30, X+
    1146:	8d 01       	movw	r16, r26
    1148:	e6 25       	eor	r30, r6
		C2 = cubic8[(uint8_t)(intermediateR[1] + C1)]^roundKey2[i];
    114a:	99 91       	ld	r25, Y+
    114c:	ae 2f       	mov	r26, r30
    114e:	a7 0d       	add	r26, r7
    1150:	b0 e0       	ldi	r27, 0x00	; 0
    1152:	af 5e       	subi	r26, 0xEF	; 239
    1154:	bf 4d       	sbci	r27, 0xDF	; 223
    1156:	8c 91       	ld	r24, X
    1158:	89 27       	eor	r24, r25
		
		ATT1= cubic8[C1];
    115a:	f0 e0       	ldi	r31, 0x00	; 0
    115c:	ef 5e       	subi	r30, 0xEF	; 239
    115e:	ff 4d       	sbci	r31, 0xDF	; 223
		
		C3 = ATT1 + C2;
		C4 = (((uint16_t)C3) << 8) ^ (uint16_t)C2;
    1160:	20 81       	ld	r18, Z
    1162:	28 0f       	add	r18, r24
    1164:	90 e0       	ldi	r25, 0x00	; 0
		C4 = pBox(C4);
    1166:	92 2b       	or	r25, r18
    1168:	65 da       	rcall	.-2870   	; 0x634 <pBox>

		C5 = intermediateL[0] ^ (uint8_t)(C4 >> 8);
    116a:	89 26       	eor	r8, r25
		C6 = intermediateL[1] ^ (uint8_t)(C4 & 0x00ff);
    116c:	98 26       	eor	r9, r24

		if (i<ROUND - 1)
    116e:	ae 14       	cp	r10, r14
    1170:	bf 04       	cpc	r11, r15
    1172:	34 f4       	brge	.+12     	; 0x1180 <encTxj+0xae>
    1174:	89 2d       	mov	r24, r9
    1176:	97 2c       	mov	r9, r7
		{
			intermediateL[0] = C7; intermediateL[1] = C8;
			intermediateR[0] = C5; intermediateR[1] = C6;
    1178:	78 2e       	mov	r7, r24
    117a:	88 2d       	mov	r24, r8
    117c:	86 2c       	mov	r8, r6
    117e:	68 2e       	mov	r6, r24
    1180:	bf ef       	ldi	r27, 0xFF	; 255
    1182:	ab 1a       	sub	r10, r27
    1184:	bb 0a       	sbc	r11, r27
	roundKeyGen(roundKey1,roundKey2);//Round key generation
	
	ioport_set_pin_high(TRIGGER);//set the PA0 to high to target the ADC
	nop();nop();nop();nop();nop();nop();nop();nop();nop();nop();nop();nop();//nop();nop();nop();nop();nop();nop();nop();nop();nop();nop();nop();nop();nop();//25nops i.e.100 clks
	
	for (uint8_t i = 0; i < ROUND; i++)//12 rounds of encryption
    1186:	a5 14       	cp	r10, r5
    1188:	e0 f2       	brcs	.-72     	; 0x1142 <encTxj+0x70>
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    118a:	81 e0       	ldi	r24, 0x01	; 1
    118c:	80 93 06 06 	sts	0x0606, r24	; 0x800606 <__TEXT_REGION_LENGTH__+0x700606>
			intermediateR[0] = C7; intermediateR[1] = C8;
		}
	}
	ioport_set_pin_low(TRIGGER);
	
	ciphertext[0] = intermediateL[0]; ciphertext[1] = intermediateL[1];
    1190:	f6 01       	movw	r30, r12
    1192:	80 82       	st	Z, r8
    1194:	91 82       	std	Z+1, r9	; 0x01
	ciphertext[2] = intermediateR[0]; ciphertext[3] = intermediateR[1];
    1196:	62 82       	std	Z+2, r6	; 0x02
    1198:	73 82       	std	Z+3, r7	; 0x03
}
    119a:	df 91       	pop	r29
    119c:	cf 91       	pop	r28
    119e:	1f 91       	pop	r17
    11a0:	0f 91       	pop	r16
    11a2:	ff 90       	pop	r15
    11a4:	ef 90       	pop	r14
    11a6:	df 90       	pop	r13
    11a8:	cf 90       	pop	r12
    11aa:	bf 90       	pop	r11
    11ac:	af 90       	pop	r10
    11ae:	9f 90       	pop	r9
    11b0:	8f 90       	pop	r8
    11b2:	7f 90       	pop	r7
    11b4:	6f 90       	pop	r6
    11b6:	5f 90       	pop	r5
    11b8:	08 95       	ret

000011ba <timeConsum>:
	//tc_write_clock_source(&TCC0,TC_CLKSEL_DIV1_gc);//开始计时
}

static void timeConsum(void)
{
	timeCount++;
    11ba:	80 91 2a 21 	lds	r24, 0x212A	; 0x80212a <timeCount>
    11be:	90 91 2b 21 	lds	r25, 0x212B	; 0x80212b <timeCount+0x1>
    11c2:	01 96       	adiw	r24, 0x01	; 1
    11c4:	80 93 2a 21 	sts	0x212A, r24	; 0x80212a <timeCount>
    11c8:	90 93 2b 21 	sts	0x212B, r25	; 0x80212b <timeCount+0x1>
	clkCount++;
    11cc:	80 91 28 21 	lds	r24, 0x2128	; 0x802128 <__data_end>
    11d0:	90 91 29 21 	lds	r25, 0x2129	; 0x802129 <__data_end+0x1>
    11d4:	01 96       	adiw	r24, 0x01	; 1
    11d6:	80 93 28 21 	sts	0x2128, r24	; 0x802128 <__data_end>
    11da:	90 93 29 21 	sts	0x2129, r25	; 0x802129 <__data_end+0x1>
 * \param tc Pointer to TC module.
 * \note  OVFIF is cleared
 */
static inline void tc_clear_overflow(volatile void *tc)
{
	((TC0_t *)tc)->INTFLAGS |= TC0_OVFIF_bm;
    11de:	e0 e0       	ldi	r30, 0x00	; 0
    11e0:	f8 e0       	ldi	r31, 0x08	; 8
    11e2:	84 85       	ldd	r24, Z+12	; 0x0c
    11e4:	81 60       	ori	r24, 0x01	; 1
    11e6:	84 87       	std	Z+12, r24	; 0x0c
    11e8:	08 95       	ret

000011ea <CWPlatInit>:
	}
	return 1;
}

void CWPlatInit( void )
{
    11ea:	cf 93       	push	r28
    11ec:	df 93       	push	r29
    11ee:	cd b7       	in	r28, 0x3d	; 61
    11f0:	de b7       	in	r29, 0x3e	; 62
    11f2:	27 97       	sbiw	r28, 0x07	; 7
    11f4:	cd bf       	out	0x3d, r28	; 61
    11f6:	de bf       	out	0x3e, r29	; 62
	//时钟初始化,使用外部时钟，7370000 hz
	sysclk_init();
    11f8:	97 d1       	rcall	.+814    	; 0x1528 <sysclk_init>
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
    11fa:	e0 e4       	ldi	r30, 0x40	; 64
    11fc:	f6 e0       	ldi	r31, 0x06	; 6
    11fe:	88 e0       	ldi	r24, 0x08	; 8
    1200:	81 83       	std	Z+1, r24	; 0x01
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIRCLR = arch_ioport_pin_to_mask(pin);
    1202:	84 e0       	ldi	r24, 0x04	; 4
    1204:	82 83       	std	Z+2, r24	; 0x02
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
    1206:	e0 e0       	ldi	r30, 0x00	; 0
    1208:	f6 e0       	ldi	r31, 0x06	; 6
    120a:	81 e0       	ldi	r24, 0x01	; 1
    120c:	81 83       	std	Z+1, r24	; 0x01
    120e:	80 e2       	ldi	r24, 0x20	; 32
    1210:	81 83       	std	Z+1, r24	; 0x01
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    1212:	86 83       	std	Z+6, r24	; 0x06
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
    1214:	80 e4       	ldi	r24, 0x40	; 64
    1216:	81 83       	std	Z+1, r24	; 0x01
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    1218:	85 83       	std	Z+5, r24	; 0x05
static inline bool usart_serial_init(usart_if usart, const
		usart_serial_options_t *options)
{
	// USART options.
	usart_rs232_options_t usart_rs232_options;
	usart_rs232_options.charlength   = options->charlength;
    121a:	e1 e1       	ldi	r30, 0x11	; 17
    121c:	f1 e2       	ldi	r31, 0x21	; 33
    121e:	84 81       	ldd	r24, Z+4	; 0x04
    1220:	8d 83       	std	Y+5, r24	; 0x05
	usart_rs232_options.paritytype   = options->paritytype;
    1222:	85 81       	ldd	r24, Z+5	; 0x05
    1224:	8e 83       	std	Y+6, r24	; 0x06
	usart_rs232_options.stopbits     = options->stopbits;
    1226:	86 81       	ldd	r24, Z+6	; 0x06
    1228:	8f 83       	std	Y+7, r24	; 0x07
	usart_rs232_options.baudrate     = options->baudrate;
    122a:	80 81       	ld	r24, Z
    122c:	91 81       	ldd	r25, Z+1	; 0x01
    122e:	a2 81       	ldd	r26, Z+2	; 0x02
    1230:	b3 81       	ldd	r27, Z+3	; 0x03
    1232:	89 83       	std	Y+1, r24	; 0x01
    1234:	9a 83       	std	Y+2, r25	; 0x02
    1236:	ab 83       	std	Y+3, r26	; 0x03
    1238:	bc 83       	std	Y+4, r27	; 0x04

#ifdef USARTC0
	if((uint16_t)usart == (uint16_t)&USARTC0) {
		sysclk_enable_module(SYSCLK_PORT_C,PR_USART0_bm);
    123a:	60 e1       	ldi	r22, 0x10	; 16
    123c:	83 e0       	ldi	r24, 0x03	; 3
    123e:	aa d1       	rcall	.+852    	; 0x1594 <sysclk_enable_module>
#ifdef USARTF1
	if((uint16_t)usart == (uint16_t)&USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F,PR_USART1_bm);
	}
#endif
	if (usart_init_rs232(usart, &usart_rs232_options)) {
    1240:	be 01       	movw	r22, r28
    1242:	6f 5f       	subi	r22, 0xFF	; 255
    1244:	7f 4f       	sbci	r23, 0xFF	; 255
    1246:	80 ea       	ldi	r24, 0xA0	; 160
    1248:	98 e0       	ldi	r25, 0x08	; 8
    124a:	d3 d8       	rcall	.-3674   	; 0x3f2 <usart_init_rs232>
 * Enables all interrupt levels, with vectors located in the application section
 * and fixed priority scheduling.
 */
static inline void pmic_init(void)
{
	PMIC.CTRL = PMIC_LVL_LOW | PMIC_LVL_MEDIUM |
    124c:	87 e0       	ldi	r24, 0x07	; 7
    124e:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7000a2>
	};
	usart_serial_init(USART_SERIAL, &usart_options);
	
	//定时器初始化设置
	pmic_init();
	tc_enable(&TCC0);
    1252:	80 e0       	ldi	r24, 0x00	; 0
    1254:	98 e0       	ldi	r25, 0x08	; 8
    1256:	92 d5       	rcall	.+2852   	; 0x1d7c <tc_enable>
	tc_set_overflow_interrupt_callback(&TCC0, timeConsum);
    1258:	6d ed       	ldi	r22, 0xDD	; 221
    125a:	78 e0       	ldi	r23, 0x08	; 8
    125c:	80 e0       	ldi	r24, 0x00	; 0
    125e:	98 e0       	ldi	r25, 0x08	; 8
    1260:	dd d5       	rcall	.+3002   	; 0x1e1c <tc_set_overflow_interrupt_callback>
 * \param tc Pointer to TC module.
 * \param wgm : waveform generator
 */
static inline void tc_set_wgm(volatile void *tc, enum tc_wg_mode_t wgm)
{
	((TC0_t *)tc)->CTRLB = (((TC0_t *)tc)->CTRLB & ~TC0_WGMODE_gm) | wgm;
    1262:	e0 e0       	ldi	r30, 0x00	; 0
    1264:	f8 e0       	ldi	r31, 0x08	; 8
    1266:	81 81       	ldd	r24, Z+1	; 0x01
    1268:	88 7f       	andi	r24, 0xF8	; 248
    126a:	81 83       	std	Z+1, r24	; 0x01
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
	((TC0_t *)tc)->PER = per_value;
    126c:	81 ee       	ldi	r24, 0xE1	; 225
    126e:	92 e0       	ldi	r25, 0x02	; 2
    1270:	86 a3       	std	Z+38, r24	; 0x26
    1272:	97 a3       	std	Z+39, r25	; 0x27
 * \note  Configures OVFINTLVL in INTCTRLA
 */
static inline void tc_set_overflow_interrupt_level(volatile void *tc,
		enum TC_INT_LEVEL_t level)
{
	((TC0_t *)tc)->INTCTRLA = ((TC0_t *)tc)->INTCTRLA & ~TC0_OVFINTLVL_gm;
    1274:	86 81       	ldd	r24, Z+6	; 0x06
    1276:	8c 7f       	andi	r24, 0xFC	; 252
    1278:	86 83       	std	Z+6, r24	; 0x06
	((TC0_t *)tc)->INTCTRLA =
			((TC0_t *)tc)->INTCTRLA | (level << TC0_OVFINTLVL_gp);
    127a:	86 81       	ldd	r24, Z+6	; 0x06
 */
static inline void tc_set_overflow_interrupt_level(volatile void *tc,
		enum TC_INT_LEVEL_t level)
{
	((TC0_t *)tc)->INTCTRLA = ((TC0_t *)tc)->INTCTRLA & ~TC0_OVFINTLVL_gm;
	((TC0_t *)tc)->INTCTRLA =
    127c:	81 60       	ori	r24, 0x01	; 1
    127e:	86 83       	std	Z+6, r24	; 0x06
	tc_set_wgm(&TCC0,TC_WG_NORMAL);
	tc_write_period(&TCC0, BOARD_XOSC_HZ/10000);//0.1ms
	tc_set_overflow_interrupt_level(&TCC0, TC_INT_LVL_LO);
	cpu_irq_enable();
    1280:	78 94       	sei
 * \param dir Timer direction :
 */
static inline void tc_set_direction(volatile void *tc, enum tc_dir_t dir)
{
	if (dir == TC_UP) {
		((TC0_t *)tc)->CTRLFCLR |= ~TC0_DIR_bm;
    1282:	80 85       	ldd	r24, Z+8	; 0x08
    1284:	8e 6f       	ori	r24, 0xFE	; 254
    1286:	80 87       	std	Z+8, r24	; 0x08
	tc_set_direction(&TCC0,TC_UP);
	//tc_write_clock_source(&TCC0,TC_CLKSEL_DIV1_gc);//开始计时
}
    1288:	27 96       	adiw	r28, 0x07	; 7
    128a:	cd bf       	out	0x3d, r28	; 61
    128c:	de bf       	out	0x3e, r29	; 62
    128e:	df 91       	pop	r29
    1290:	cf 91       	pop	r28
    1292:	08 95       	ret

00001294 <sendUint16>:

	tc_clear_overflow(&TCC0);
}

void sendUint16(uint16_t value16)//通过串口返回一个uint16类型的数据
{
    1294:	ef 92       	push	r14
    1296:	ff 92       	push	r15
    1298:	0f 93       	push	r16
    129a:	1f 93       	push	r17
    129c:	cf 93       	push	r28
    129e:	df 93       	push	r29
    12a0:	cd b7       	in	r28, 0x3d	; 61
    12a2:	de b7       	in	r29, 0x3e	; 62
    12a4:	25 97       	sbiw	r28, 0x05	; 5
    12a6:	cd bf       	out	0x3d, r28	; 61
    12a8:	de bf       	out	0x3e, r29	; 62
    12aa:	fc 01       	movw	r30, r24
	uint8_t valueBuff[5];
	valueBuff[0]=value16/10000;valueBuff[1]=(value16/1000)%10;valueBuff[2]=(value16/100)%10;valueBuff[3]=(value16/10)%10;valueBuff[4]=(value16)%10;
    12ac:	9c 01       	movw	r18, r24
    12ae:	32 95       	swap	r19
    12b0:	22 95       	swap	r18
    12b2:	2f 70       	andi	r18, 0x0F	; 15
    12b4:	23 27       	eor	r18, r19
    12b6:	3f 70       	andi	r19, 0x0F	; 15
    12b8:	23 27       	eor	r18, r19
    12ba:	a7 e4       	ldi	r26, 0x47	; 71
    12bc:	b3 e0       	ldi	r27, 0x03	; 3
    12be:	f9 d5       	rcall	.+3058   	; 0x1eb2 <__umulhisi3>
    12c0:	96 95       	lsr	r25
    12c2:	87 95       	ror	r24
    12c4:	96 95       	lsr	r25
    12c6:	87 95       	ror	r24
    12c8:	96 95       	lsr	r25
    12ca:	87 95       	ror	r24
    12cc:	89 83       	std	Y+1, r24	; 0x01
    12ce:	9f 01       	movw	r18, r30
    12d0:	36 95       	lsr	r19
    12d2:	27 95       	ror	r18
    12d4:	36 95       	lsr	r19
    12d6:	27 95       	ror	r18
    12d8:	36 95       	lsr	r19
    12da:	27 95       	ror	r18
    12dc:	a5 ec       	ldi	r26, 0xC5	; 197
    12de:	b0 e2       	ldi	r27, 0x20	; 32
    12e0:	e8 d5       	rcall	.+3024   	; 0x1eb2 <__umulhisi3>
    12e2:	ac 01       	movw	r20, r24
    12e4:	52 95       	swap	r21
    12e6:	42 95       	swap	r20
    12e8:	4f 70       	andi	r20, 0x0F	; 15
    12ea:	45 27       	eor	r20, r21
    12ec:	5f 70       	andi	r21, 0x0F	; 15
    12ee:	45 27       	eor	r20, r21
    12f0:	9a 01       	movw	r18, r20
    12f2:	ad ec       	ldi	r26, 0xCD	; 205
    12f4:	bc ec       	ldi	r27, 0xCC	; 204
    12f6:	dd d5       	rcall	.+3002   	; 0x1eb2 <__umulhisi3>
    12f8:	96 95       	lsr	r25
    12fa:	87 95       	ror	r24
    12fc:	96 95       	lsr	r25
    12fe:	87 95       	ror	r24
    1300:	96 95       	lsr	r25
    1302:	87 95       	ror	r24
    1304:	9c 01       	movw	r18, r24
    1306:	22 0f       	add	r18, r18
    1308:	33 1f       	adc	r19, r19
    130a:	88 0f       	add	r24, r24
    130c:	99 1f       	adc	r25, r25
    130e:	88 0f       	add	r24, r24
    1310:	99 1f       	adc	r25, r25
    1312:	88 0f       	add	r24, r24
    1314:	99 1f       	adc	r25, r25
    1316:	82 0f       	add	r24, r18
    1318:	93 1f       	adc	r25, r19
    131a:	48 1b       	sub	r20, r24
    131c:	59 0b       	sbc	r21, r25
    131e:	4a 83       	std	Y+2, r20	; 0x02
    1320:	9f 01       	movw	r18, r30
    1322:	36 95       	lsr	r19
    1324:	27 95       	ror	r18
    1326:	36 95       	lsr	r19
    1328:	27 95       	ror	r18
    132a:	ab e7       	ldi	r26, 0x7B	; 123
    132c:	b4 e1       	ldi	r27, 0x14	; 20
    132e:	c1 d5       	rcall	.+2946   	; 0x1eb2 <__umulhisi3>
    1330:	ac 01       	movw	r20, r24
    1332:	56 95       	lsr	r21
    1334:	47 95       	ror	r20
    1336:	9a 01       	movw	r18, r20
    1338:	ad ec       	ldi	r26, 0xCD	; 205
    133a:	bc ec       	ldi	r27, 0xCC	; 204
    133c:	ba d5       	rcall	.+2932   	; 0x1eb2 <__umulhisi3>
    133e:	96 95       	lsr	r25
    1340:	87 95       	ror	r24
    1342:	96 95       	lsr	r25
    1344:	87 95       	ror	r24
    1346:	96 95       	lsr	r25
    1348:	87 95       	ror	r24
    134a:	9c 01       	movw	r18, r24
    134c:	22 0f       	add	r18, r18
    134e:	33 1f       	adc	r19, r19
    1350:	88 0f       	add	r24, r24
    1352:	99 1f       	adc	r25, r25
    1354:	88 0f       	add	r24, r24
    1356:	99 1f       	adc	r25, r25
    1358:	88 0f       	add	r24, r24
    135a:	99 1f       	adc	r25, r25
    135c:	82 0f       	add	r24, r18
    135e:	93 1f       	adc	r25, r19
    1360:	48 1b       	sub	r20, r24
    1362:	59 0b       	sbc	r21, r25
    1364:	4b 83       	std	Y+3, r20	; 0x03
    1366:	9f 01       	movw	r18, r30
    1368:	a4 d5       	rcall	.+2888   	; 0x1eb2 <__umulhisi3>
    136a:	ac 01       	movw	r20, r24
    136c:	56 95       	lsr	r21
    136e:	47 95       	ror	r20
    1370:	56 95       	lsr	r21
    1372:	47 95       	ror	r20
    1374:	56 95       	lsr	r21
    1376:	47 95       	ror	r20
    1378:	9a 01       	movw	r18, r20
    137a:	9b d5       	rcall	.+2870   	; 0x1eb2 <__umulhisi3>
    137c:	96 95       	lsr	r25
    137e:	87 95       	ror	r24
    1380:	96 95       	lsr	r25
    1382:	87 95       	ror	r24
    1384:	96 95       	lsr	r25
    1386:	87 95       	ror	r24
    1388:	9c 01       	movw	r18, r24
    138a:	22 0f       	add	r18, r18
    138c:	33 1f       	adc	r19, r19
    138e:	88 0f       	add	r24, r24
    1390:	99 1f       	adc	r25, r25
    1392:	88 0f       	add	r24, r24
    1394:	99 1f       	adc	r25, r25
    1396:	88 0f       	add	r24, r24
    1398:	99 1f       	adc	r25, r25
    139a:	82 0f       	add	r24, r18
    139c:	93 1f       	adc	r25, r19
    139e:	9a 01       	movw	r18, r20
    13a0:	28 1b       	sub	r18, r24
    13a2:	39 0b       	sbc	r19, r25
    13a4:	2c 83       	std	Y+4, r18	; 0x04
    13a6:	ca 01       	movw	r24, r20
    13a8:	88 0f       	add	r24, r24
    13aa:	99 1f       	adc	r25, r25
    13ac:	44 0f       	add	r20, r20
    13ae:	55 1f       	adc	r21, r21
    13b0:	44 0f       	add	r20, r20
    13b2:	55 1f       	adc	r21, r21
    13b4:	44 0f       	add	r20, r20
    13b6:	55 1f       	adc	r21, r21
    13b8:	48 0f       	add	r20, r24
    13ba:	59 1f       	adc	r21, r25
    13bc:	e4 1b       	sub	r30, r20
    13be:	f5 0b       	sbc	r31, r21
    13c0:	ed 83       	std	Y+5, r30	; 0x05
    13c2:	8e 01       	movw	r16, r28
    13c4:	0f 5f       	subi	r16, 0xFF	; 255
    13c6:	1f 4f       	sbci	r17, 0xFF	; 255
    13c8:	7e 01       	movw	r14, r28
    13ca:	36 e0       	ldi	r19, 0x06	; 6
    13cc:	e3 0e       	add	r14, r19
    13ce:	f1 1c       	adc	r15, r1
	for (uint8_t i=0;i<5;i++)
	{
		usart_serial_putchar(USART_SERIAL,48+valueBuff[i]);//
    13d0:	f8 01       	movw	r30, r16
    13d2:	61 91       	ld	r22, Z+
    13d4:	8f 01       	movw	r16, r30
 *
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(usart_if usart, uint8_t c)
{
	return usart_putchar(usart, c);
    13d6:	60 5d       	subi	r22, 0xD0	; 208
    13d8:	80 ea       	ldi	r24, 0xA0	; 160
    13da:	98 e0       	ldi	r25, 0x08	; 8
    13dc:	0e 94 d8 00 	call	0x1b0	; 0x1b0 <usart_putchar>

void sendUint16(uint16_t value16)//通过串口返回一个uint16类型的数据
{
	uint8_t valueBuff[5];
	valueBuff[0]=value16/10000;valueBuff[1]=(value16/1000)%10;valueBuff[2]=(value16/100)%10;valueBuff[3]=(value16/10)%10;valueBuff[4]=(value16)%10;
	for (uint8_t i=0;i<5;i++)
    13e0:	0e 15       	cp	r16, r14
    13e2:	1f 05       	cpc	r17, r15
    13e4:	a9 f7       	brne	.-22     	; 0x13d0 <sendUint16+0x13c>
    13e6:	6a e0       	ldi	r22, 0x0A	; 10
    13e8:	80 ea       	ldi	r24, 0xA0	; 160
    13ea:	98 e0       	ldi	r25, 0x08	; 8
    13ec:	0e 94 d8 00 	call	0x1b0	; 0x1b0 <usart_putchar>
	{
		usart_serial_putchar(USART_SERIAL,48+valueBuff[i]);//
	}
	usart_serial_putchar(USART_SERIAL,'\n');
}
    13f0:	25 96       	adiw	r28, 0x05	; 5
    13f2:	cd bf       	out	0x3d, r28	; 61
    13f4:	de bf       	out	0x3e, r29	; 62
    13f6:	df 91       	pop	r29
    13f8:	cf 91       	pop	r28
    13fa:	1f 91       	pop	r17
    13fc:	0f 91       	pop	r16
    13fe:	ff 90       	pop	r15
    1400:	ef 90       	pop	r14
    1402:	08 95       	ret

00001404 <main>:

int main (void)
{
	uint16_t restClk=0;
	//初始化平台
	CWPlatInit();
    1404:	f2 de       	rcall	.-540    	; 0x11ea <CWPlatInit>
	
	//加密程序
	uint8_t received_byte; 
	uint8_t ptr=0;
	enum statesel{IDLE,KEY,PLAIN}state;
	state=IDLE;
    1406:	c0 e0       	ldi	r28, 0x00	; 0
	//初始化平台
	CWPlatInit();
	
	//加密程序
	uint8_t received_byte; 
	uint8_t ptr=0;
    1408:	10 e0       	ldi	r17, 0x00	; 0
 * \param tc Pointer to TC module.
 * \param cnt_value Counter value :
 */
static inline void tc_write_count(volatile void *tc, uint16_t cnt_value)
{
	((TC0_t *)tc)->CNT = cnt_value;
    140a:	c1 2c       	mov	r12, r1
    140c:	68 94       	set
    140e:	dd 24       	eor	r13, r13
    1410:	d3 f8       	bld	r13, 3
    1412:	0f 2e       	mov	r0, r31
    1414:	f0 e9       	ldi	r31, 0x90	; 144
    1416:	ef 2e       	mov	r14, r31
    1418:	f1 e2       	ldi	r31, 0x21	; 33
    141a:	ff 2e       	mov	r15, r31
    141c:	f0 2d       	mov	r31, r0
    141e:	0a c0       	rjmp	.+20     	; 0x1434 <main+0x30>
	{
		usart_serial_getchar(USART_SERIAL, &received_byte);
		if (received_byte=='x')
		{
			ptr=0;
			state=IDLE;
    1420:	c0 e0       	ldi	r28, 0x00	; 0
	while(1)
	{
		usart_serial_getchar(USART_SERIAL, &received_byte);
		if (received_byte=='x')
		{
			ptr=0;
    1422:	10 e0       	ldi	r17, 0x00	; 0
    1424:	07 c0       	rjmp	.+14     	; 0x1434 <main+0x30>
			continue;
		}
		else if (received_byte=='k')
		{
			ptr=0;
			state=KEY;
    1426:	c1 e0       	ldi	r28, 0x01	; 1
			state=IDLE;
			continue;
		}
		else if (received_byte=='k')
		{
			ptr=0;
    1428:	10 e0       	ldi	r17, 0x00	; 0
    142a:	04 c0       	rjmp	.+8      	; 0x1434 <main+0x30>
			continue;
		}
		else if (received_byte=='p')
		{
			ptr=0;
			state=PLAIN;
    142c:	c2 e0       	ldi	r28, 0x02	; 2
			state=KEY;
			continue;
		}
		else if (received_byte=='p')
		{
			ptr=0;
    142e:	10 e0       	ldi	r17, 0x00	; 0
    1430:	01 c0       	rjmp	.+2      	; 0x1434 <main+0x30>
			}
			else
			{
				if (ptr>=BUFLEN)
				{
					state=IDLE;
    1432:	c0 e0       	ldi	r28, 0x00	; 0
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if usart, uint8_t *data)
{
	*data = usart_getchar(usart);
    1434:	80 ea       	ldi	r24, 0xA0	; 160
    1436:	98 e0       	ldi	r25, 0x08	; 8
    1438:	0e 94 e0 00 	call	0x1c0	; 0x1c0 <usart_getchar>
	state=IDLE;
	
	while(1)
	{
		usart_serial_getchar(USART_SERIAL, &received_byte);
		if (received_byte=='x')
    143c:	88 37       	cpi	r24, 0x78	; 120
    143e:	81 f3       	breq	.-32     	; 0x1420 <main+0x1c>
		{
			ptr=0;
			state=IDLE;
			continue;
		}
		else if (received_byte=='k')
    1440:	8b 36       	cpi	r24, 0x6B	; 107
    1442:	89 f3       	breq	.-30     	; 0x1426 <main+0x22>
		{
			ptr=0;
			state=KEY;
			continue;
		}
		else if (received_byte=='p')
    1444:	80 37       	cpi	r24, 0x70	; 112
    1446:	91 f3       	breq	.-28     	; 0x142c <main+0x28>
		{
			ptr=0;
			state=PLAIN;
			continue;
		}
		else if (state==KEY)
    1448:	c1 30       	cpi	r28, 0x01	; 1
    144a:	c1 f4       	brne	.+48     	; 0x147c <main+0x78>
		{
			if ((received_byte=='\n')||(received_byte=='\r'))
    144c:	8a 30       	cpi	r24, 0x0A	; 10
    144e:	11 f0       	breq	.+4      	; 0x1454 <main+0x50>
    1450:	8d 30       	cpi	r24, 0x0D	; 13
    1452:	69 f4       	brne	.+26     	; 0x146e <main+0x6a>
			{
				asciibuf[ptr]=0;
    1454:	61 2f       	mov	r22, r17
    1456:	70 e0       	ldi	r23, 0x00	; 0
    1458:	fb 01       	movw	r30, r22
    145a:	e0 59       	subi	r30, 0x90	; 144
    145c:	fe 4d       	sbci	r31, 0xDE	; 222
    145e:	10 82       	st	Z, r1
				hex_decode(asciibuf,ptr,key);
    1460:	40 e1       	ldi	r20, 0x10	; 16
    1462:	52 e2       	ldi	r21, 0x22	; 34
    1464:	80 e7       	ldi	r24, 0x70	; 112
    1466:	91 e2       	ldi	r25, 0x21	; 33
    1468:	75 d8       	rcall	.-3862   	; 0x554 <hex_decode>
				state=IDLE;
    146a:	c0 e0       	ldi	r28, 0x00	; 0
    146c:	e3 cf       	rjmp	.-58     	; 0x1434 <main+0x30>
			}
			else
			{
				asciibuf[ptr++]=received_byte;
    146e:	e1 2f       	mov	r30, r17
    1470:	f0 e0       	ldi	r31, 0x00	; 0
    1472:	e0 59       	subi	r30, 0x90	; 144
    1474:	fe 4d       	sbci	r31, 0xDE	; 222
    1476:	80 83       	st	Z, r24
    1478:	1f 5f       	subi	r17, 0xFF	; 255
    147a:	dc cf       	rjmp	.-72     	; 0x1434 <main+0x30>
			}
		}
		else if (state==PLAIN)
    147c:	c2 30       	cpi	r28, 0x02	; 2
    147e:	d1 f6       	brne	.-76     	; 0x1434 <main+0x30>
		{
			if ((received_byte=='\n')||(received_byte=='\r'))
    1480:	8a 30       	cpi	r24, 0x0A	; 10
    1482:	19 f0       	breq	.+6      	; 0x148a <main+0x86>
    1484:	8d 30       	cpi	r24, 0x0D	; 13
    1486:	09 f0       	breq	.+2      	; 0x148a <main+0x86>
    1488:	45 c0       	rjmp	.+138    	; 0x1514 <main+0x110>
			{
				asciibuf[ptr]=0;
    148a:	61 2f       	mov	r22, r17
    148c:	70 e0       	ldi	r23, 0x00	; 0
    148e:	fb 01       	movw	r30, r22
    1490:	e0 59       	subi	r30, 0x90	; 144
    1492:	fe 4d       	sbci	r31, 0xDE	; 222
    1494:	10 82       	st	Z, r1
				hex_decode(asciibuf,ptr,pt);
    1496:	40 eb       	ldi	r20, 0xB0	; 176
    1498:	51 e2       	ldi	r21, 0x21	; 33
    149a:	80 e7       	ldi	r24, 0x70	; 112
    149c:	91 e2       	ldi	r25, 0x21	; 33
    149e:	5a d8       	rcall	.-3916   	; 0x554 <hex_decode>
    14a0:	f6 01       	movw	r30, r12
    14a2:	10 a2       	std	Z+32, r1	; 0x20
    14a4:	11 a2       	std	Z+33, r1	; 0x21
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
    14a6:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
    14a8:	80 7f       	andi	r24, 0xF0	; 240
    14aa:	81 60       	ori	r24, 0x01	; 1
    14ac:	80 83       	st	Z, r24
				#ifdef CIPHERLUOMASKED
				encLuoMasked(cip,pt);
				#endif
				
				#ifdef CIPHERTONG
				encTxj(pt,cip);
    14ae:	60 e0       	ldi	r22, 0x00	; 0
    14b0:	72 e2       	ldi	r23, 0x22	; 34
    14b2:	80 eb       	ldi	r24, 0xB0	; 176
    14b4:	91 e2       	ldi	r25, 0x21	; 33
    14b6:	0d de       	rcall	.-998    	; 0x10d2 <encTxj>
 * \param tc Pointer to TC module.
 * \note Output the Counter value CNT
 */
static inline uint16_t tc_read_count(volatile void *tc)
{
	return (((TC0_t *)tc)->CNT);
    14b8:	f6 01       	movw	r30, r12
    14ba:	a0 a0       	ldd	r10, Z+32	; 0x20
    14bc:	b1 a0       	ldd	r11, Z+33	; 0x21
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
    14be:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
    14c0:	80 7f       	andi	r24, 0xF0	; 240
    14c2:	80 83       	st	Z, r24
				//tc_set_overflow_interrupt_level(&TCC0, TC_INT_LVL_OFF);//停止中断
				tc_write_clock_source(&TCC0,TC_CLKSEL_OFF_gc);//停止计时器
				//ioport_set_pin_low(TRIGGER);//置零 PA0，结束能耗统计
				
				//***********将密文转化为字符*********//
				hex_print(cip,16,asciibuf);
    14c4:	40 e7       	ldi	r20, 0x70	; 112
    14c6:	51 e2       	ldi	r21, 0x21	; 33
    14c8:	60 e1       	ldi	r22, 0x10	; 16
    14ca:	70 e0       	ldi	r23, 0x00	; 0
    14cc:	80 e0       	ldi	r24, 0x00	; 0
    14ce:	92 e2       	ldi	r25, 0x22	; 34
    14d0:	86 d8       	rcall	.-3828   	; 0x5de <hex_print>
 *
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(usart_if usart, uint8_t c)
{
	return usart_putchar(usart, c);
    14d2:	62 e7       	ldi	r22, 0x72	; 114
    14d4:	80 ea       	ldi	r24, 0xA0	; 160
    14d6:	98 e0       	ldi	r25, 0x08	; 8
    14d8:	0e 94 d8 00 	call	0x1b0	; 0x1b0 <usart_putchar>
    14dc:	c0 e7       	ldi	r28, 0x70	; 112
    14de:	d1 e2       	ldi	r29, 0x21	; 33
				//*************串口发送密文***********//
				usart_serial_putchar(USART_SERIAL,'r');
				for(uint8_t i=0;i<32;i++)
				{
					usart_serial_putchar(USART_SERIAL,asciibuf[i]);
    14e0:	69 91       	ld	r22, Y+
    14e2:	80 ea       	ldi	r24, 0xA0	; 160
    14e4:	98 e0       	ldi	r25, 0x08	; 8
    14e6:	0e 94 d8 00 	call	0x1b0	; 0x1b0 <usart_putchar>
				
				//***********将密文转化为字符*********//
				hex_print(cip,16,asciibuf);
				//*************串口发送密文***********//
				usart_serial_putchar(USART_SERIAL,'r');
				for(uint8_t i=0;i<32;i++)
    14ea:	ce 15       	cp	r28, r14
    14ec:	df 05       	cpc	r29, r15
    14ee:	c1 f7       	brne	.-16     	; 0x14e0 <main+0xdc>
    14f0:	6a e0       	ldi	r22, 0x0A	; 10
    14f2:	80 ea       	ldi	r24, 0xA0	; 160
    14f4:	98 e0       	ldi	r25, 0x08	; 8
    14f6:	0e 94 d8 00 	call	0x1b0	; 0x1b0 <usart_putchar>
				{
					usart_serial_putchar(USART_SERIAL,asciibuf[i]);
				}
				usart_serial_putchar(USART_SERIAL,'\n');
				
				sendUint16(timeCount);//返回时间消耗
    14fa:	80 91 2a 21 	lds	r24, 0x212A	; 0x80212a <timeCount>
    14fe:	90 91 2b 21 	lds	r25, 0x212B	; 0x80212b <timeCount+0x1>
				sendUint16(restClk);//返回时间消耗
    1502:	c8 de       	rcall	.-624    	; 0x1294 <sendUint16>
    1504:	c5 01       	movw	r24, r10
    1506:	c6 de       	rcall	.-628    	; 0x1294 <sendUint16>
				//sendUint8(mul_mask_2);
				timeCount=0;
    1508:	10 92 2a 21 	sts	0x212A, r1	; 0x80212a <timeCount>
    150c:	10 92 2b 21 	sts	0x212B, r1	; 0x80212b <timeCount+0x1>
				state=IDLE;
    1510:	c0 e0       	ldi	r28, 0x00	; 0
    1512:	90 cf       	rjmp	.-224    	; 0x1434 <main+0x30>
			}
			else
			{
				if (ptr>=BUFLEN)
    1514:	10 34       	cpi	r17, 0x40	; 64
    1516:	08 f0       	brcs	.+2      	; 0x151a <main+0x116>
    1518:	8c cf       	rjmp	.-232    	; 0x1432 <main+0x2e>
				{
					state=IDLE;
				}
				else
				{
					asciibuf[ptr++]=received_byte;
    151a:	e1 2f       	mov	r30, r17
    151c:	f0 e0       	ldi	r31, 0x00	; 0
    151e:	e0 59       	subi	r30, 0x90	; 144
    1520:	fe 4d       	sbci	r31, 0xDE	; 222
    1522:	80 83       	st	Z, r24
    1524:	1f 5f       	subi	r17, 0xFF	; 255
    1526:	86 cf       	rjmp	.-244    	; 0x1434 <main+0x30>

00001528 <sysclk_init>:
#  include <nvm.h>
#endif


void sysclk_init(void)
{
    1528:	cf 93       	push	r28
    152a:	df 93       	push	r29
    152c:	1f 92       	push	r1
    152e:	1f 92       	push	r1
    1530:	cd b7       	in	r28, 0x3d	; 61
    1532:	de b7       	in	r29, 0x3e	; 62
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
		*(reg++) = 0xff;
    1534:	8f ef       	ldi	r24, 0xFF	; 255
    1536:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x700070>
    153a:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x700071>
    153e:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x700072>
    1542:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x700073>
    1546:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x700074>
    154a:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <__TEXT_REGION_LENGTH__+0x700075>
    154e:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__TEXT_REGION_LENGTH__+0x700076>

#ifndef CONFIG_XOSC_32KHZ_LPM
#  if (XMEGA_E && (BOARD_XOSC_TYPE == XOSC_TYPE_EXTERNAL) && defined(CONFIG_XOSC_EXTERNAL_PC4))
	OSC.XOSCCTRL = OSC_XOSCSEL4_bm;
#  else
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
    1552:	e0 e5       	ldi	r30, 0x50	; 80
    1554:	f0 e0       	ldi	r31, 0x00	; 0
    1556:	12 82       	std	Z+2, r1	; 0x02

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1558:	8f b7       	in	r24, 0x3f	; 63
    155a:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    155c:	f8 94       	cli
	return flags;
    155e:	9a 81       	ldd	r25, Y+2	; 0x02
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
			CONFIG_XOSC_RANGE | OSC_X32KLPM_bm;
#endif /* CONFIG_XOSC_32KHZ_LPM */

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    1560:	80 81       	ld	r24, Z
    1562:	88 60       	ori	r24, 0x08	; 8
    1564:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1566:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    1568:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
    156a:	83 ff       	sbrs	r24, 3
    156c:	fd cf       	rjmp	.-6      	; 0x1568 <sysclk_init+0x40>
		default:
			//unhandled_case(CONFIG_SYSCLK_SOURCE);
			return;
		}

		ccp_write_io((uint8_t *)&CLK.CTRL, CONFIG_SYSCLK_SOURCE);
    156e:	63 e0       	ldi	r22, 0x03	; 3
    1570:	80 e4       	ldi	r24, 0x40	; 64
    1572:	90 e0       	ldi	r25, 0x00	; 0
    1574:	76 d4       	rcall	.+2284   	; 0x1e62 <ccp_write_io>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1576:	8f b7       	in	r24, 0x3f	; 63
    1578:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    157a:	f8 94       	cli
	return flags;
    157c:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL &= ~id;
    157e:	e0 e5       	ldi	r30, 0x50	; 80
    1580:	f0 e0       	ldi	r31, 0x00	; 0
    1582:	80 81       	ld	r24, Z
    1584:	8e 7f       	andi	r24, 0xFE	; 254
    1586:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1588:	9f bf       	out	0x3f, r25	; 63
	}

#ifdef CONFIG_RTC_SOURCE
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}
    158a:	0f 90       	pop	r0
    158c:	0f 90       	pop	r0
    158e:	df 91       	pop	r29
    1590:	cf 91       	pop	r28
    1592:	08 95       	ret

00001594 <sysclk_enable_module>:

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
    1594:	cf 93       	push	r28
    1596:	df 93       	push	r29
    1598:	1f 92       	push	r1
    159a:	cd b7       	in	r28, 0x3d	; 61
    159c:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    159e:	9f b7       	in	r25, 0x3f	; 63
    15a0:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    15a2:	f8 94       	cli
	return flags;
    15a4:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
    15a6:	e8 2f       	mov	r30, r24
    15a8:	f0 e0       	ldi	r31, 0x00	; 0
    15aa:	e0 59       	subi	r30, 0x90	; 144
    15ac:	ff 4f       	sbci	r31, 0xFF	; 255
    15ae:	60 95       	com	r22
    15b0:	80 81       	ld	r24, Z
    15b2:	68 23       	and	r22, r24
    15b4:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    15b6:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    15b8:	0f 90       	pop	r0
    15ba:	df 91       	pop	r29
    15bc:	cf 91       	pop	r28
    15be:	08 95       	ret

000015c0 <__vector_14>:
	{
		cpu_irq_restore(iflags);
		return;
	}
	cpu_irq_restore(iflags);
}
    15c0:	1f 92       	push	r1
    15c2:	0f 92       	push	r0
    15c4:	0f b6       	in	r0, 0x3f	; 63
    15c6:	0f 92       	push	r0
    15c8:	11 24       	eor	r1, r1
    15ca:	0b b6       	in	r0, 0x3b	; 59
    15cc:	0f 92       	push	r0
    15ce:	2f 93       	push	r18
    15d0:	3f 93       	push	r19
    15d2:	4f 93       	push	r20
    15d4:	5f 93       	push	r21
    15d6:	6f 93       	push	r22
    15d8:	7f 93       	push	r23
    15da:	8f 93       	push	r24
    15dc:	9f 93       	push	r25
    15de:	af 93       	push	r26
    15e0:	bf 93       	push	r27
    15e2:	ef 93       	push	r30
    15e4:	ff 93       	push	r31
    15e6:	e0 91 56 21 	lds	r30, 0x2156	; 0x802156 <tc_tcc0_ovf_callback>
    15ea:	f0 91 57 21 	lds	r31, 0x2157	; 0x802157 <tc_tcc0_ovf_callback+0x1>
    15ee:	30 97       	sbiw	r30, 0x00	; 0
    15f0:	09 f0       	breq	.+2      	; 0x15f4 <__vector_14+0x34>
    15f2:	19 95       	eicall
    15f4:	ff 91       	pop	r31
    15f6:	ef 91       	pop	r30
    15f8:	bf 91       	pop	r27
    15fa:	af 91       	pop	r26
    15fc:	9f 91       	pop	r25
    15fe:	8f 91       	pop	r24
    1600:	7f 91       	pop	r23
    1602:	6f 91       	pop	r22
    1604:	5f 91       	pop	r21
    1606:	4f 91       	pop	r20
    1608:	3f 91       	pop	r19
    160a:	2f 91       	pop	r18
    160c:	0f 90       	pop	r0
    160e:	0b be       	out	0x3b, r0	; 59
    1610:	0f 90       	pop	r0
    1612:	0f be       	out	0x3f, r0	; 63
    1614:	0f 90       	pop	r0
    1616:	1f 90       	pop	r1
    1618:	18 95       	reti

0000161a <__vector_15>:
    161a:	1f 92       	push	r1
    161c:	0f 92       	push	r0
    161e:	0f b6       	in	r0, 0x3f	; 63
    1620:	0f 92       	push	r0
    1622:	11 24       	eor	r1, r1
    1624:	0b b6       	in	r0, 0x3b	; 59
    1626:	0f 92       	push	r0
    1628:	2f 93       	push	r18
    162a:	3f 93       	push	r19
    162c:	4f 93       	push	r20
    162e:	5f 93       	push	r21
    1630:	6f 93       	push	r22
    1632:	7f 93       	push	r23
    1634:	8f 93       	push	r24
    1636:	9f 93       	push	r25
    1638:	af 93       	push	r26
    163a:	bf 93       	push	r27
    163c:	ef 93       	push	r30
    163e:	ff 93       	push	r31
    1640:	e0 91 54 21 	lds	r30, 0x2154	; 0x802154 <tc_tcc0_err_callback>
    1644:	f0 91 55 21 	lds	r31, 0x2155	; 0x802155 <tc_tcc0_err_callback+0x1>
    1648:	30 97       	sbiw	r30, 0x00	; 0
    164a:	09 f0       	breq	.+2      	; 0x164e <__vector_15+0x34>
    164c:	19 95       	eicall
    164e:	ff 91       	pop	r31
    1650:	ef 91       	pop	r30
    1652:	bf 91       	pop	r27
    1654:	af 91       	pop	r26
    1656:	9f 91       	pop	r25
    1658:	8f 91       	pop	r24
    165a:	7f 91       	pop	r23
    165c:	6f 91       	pop	r22
    165e:	5f 91       	pop	r21
    1660:	4f 91       	pop	r20
    1662:	3f 91       	pop	r19
    1664:	2f 91       	pop	r18
    1666:	0f 90       	pop	r0
    1668:	0b be       	out	0x3b, r0	; 59
    166a:	0f 90       	pop	r0
    166c:	0f be       	out	0x3f, r0	; 63
    166e:	0f 90       	pop	r0
    1670:	1f 90       	pop	r1
    1672:	18 95       	reti

00001674 <__vector_16>:
    1674:	1f 92       	push	r1
    1676:	0f 92       	push	r0
    1678:	0f b6       	in	r0, 0x3f	; 63
    167a:	0f 92       	push	r0
    167c:	11 24       	eor	r1, r1
    167e:	0b b6       	in	r0, 0x3b	; 59
    1680:	0f 92       	push	r0
    1682:	2f 93       	push	r18
    1684:	3f 93       	push	r19
    1686:	4f 93       	push	r20
    1688:	5f 93       	push	r21
    168a:	6f 93       	push	r22
    168c:	7f 93       	push	r23
    168e:	8f 93       	push	r24
    1690:	9f 93       	push	r25
    1692:	af 93       	push	r26
    1694:	bf 93       	push	r27
    1696:	ef 93       	push	r30
    1698:	ff 93       	push	r31
    169a:	e0 91 52 21 	lds	r30, 0x2152	; 0x802152 <tc_tcc0_cca_callback>
    169e:	f0 91 53 21 	lds	r31, 0x2153	; 0x802153 <tc_tcc0_cca_callback+0x1>
    16a2:	30 97       	sbiw	r30, 0x00	; 0
    16a4:	09 f0       	breq	.+2      	; 0x16a8 <__vector_16+0x34>
    16a6:	19 95       	eicall
    16a8:	ff 91       	pop	r31
    16aa:	ef 91       	pop	r30
    16ac:	bf 91       	pop	r27
    16ae:	af 91       	pop	r26
    16b0:	9f 91       	pop	r25
    16b2:	8f 91       	pop	r24
    16b4:	7f 91       	pop	r23
    16b6:	6f 91       	pop	r22
    16b8:	5f 91       	pop	r21
    16ba:	4f 91       	pop	r20
    16bc:	3f 91       	pop	r19
    16be:	2f 91       	pop	r18
    16c0:	0f 90       	pop	r0
    16c2:	0b be       	out	0x3b, r0	; 59
    16c4:	0f 90       	pop	r0
    16c6:	0f be       	out	0x3f, r0	; 63
    16c8:	0f 90       	pop	r0
    16ca:	1f 90       	pop	r1
    16cc:	18 95       	reti

000016ce <__vector_17>:
    16ce:	1f 92       	push	r1
    16d0:	0f 92       	push	r0
    16d2:	0f b6       	in	r0, 0x3f	; 63
    16d4:	0f 92       	push	r0
    16d6:	11 24       	eor	r1, r1
    16d8:	0b b6       	in	r0, 0x3b	; 59
    16da:	0f 92       	push	r0
    16dc:	2f 93       	push	r18
    16de:	3f 93       	push	r19
    16e0:	4f 93       	push	r20
    16e2:	5f 93       	push	r21
    16e4:	6f 93       	push	r22
    16e6:	7f 93       	push	r23
    16e8:	8f 93       	push	r24
    16ea:	9f 93       	push	r25
    16ec:	af 93       	push	r26
    16ee:	bf 93       	push	r27
    16f0:	ef 93       	push	r30
    16f2:	ff 93       	push	r31
    16f4:	e0 91 50 21 	lds	r30, 0x2150	; 0x802150 <tc_tcc0_ccb_callback>
    16f8:	f0 91 51 21 	lds	r31, 0x2151	; 0x802151 <tc_tcc0_ccb_callback+0x1>
    16fc:	30 97       	sbiw	r30, 0x00	; 0
    16fe:	09 f0       	breq	.+2      	; 0x1702 <__vector_17+0x34>
    1700:	19 95       	eicall
    1702:	ff 91       	pop	r31
    1704:	ef 91       	pop	r30
    1706:	bf 91       	pop	r27
    1708:	af 91       	pop	r26
    170a:	9f 91       	pop	r25
    170c:	8f 91       	pop	r24
    170e:	7f 91       	pop	r23
    1710:	6f 91       	pop	r22
    1712:	5f 91       	pop	r21
    1714:	4f 91       	pop	r20
    1716:	3f 91       	pop	r19
    1718:	2f 91       	pop	r18
    171a:	0f 90       	pop	r0
    171c:	0b be       	out	0x3b, r0	; 59
    171e:	0f 90       	pop	r0
    1720:	0f be       	out	0x3f, r0	; 63
    1722:	0f 90       	pop	r0
    1724:	1f 90       	pop	r1
    1726:	18 95       	reti

00001728 <__vector_18>:
    1728:	1f 92       	push	r1
    172a:	0f 92       	push	r0
    172c:	0f b6       	in	r0, 0x3f	; 63
    172e:	0f 92       	push	r0
    1730:	11 24       	eor	r1, r1
    1732:	0b b6       	in	r0, 0x3b	; 59
    1734:	0f 92       	push	r0
    1736:	2f 93       	push	r18
    1738:	3f 93       	push	r19
    173a:	4f 93       	push	r20
    173c:	5f 93       	push	r21
    173e:	6f 93       	push	r22
    1740:	7f 93       	push	r23
    1742:	8f 93       	push	r24
    1744:	9f 93       	push	r25
    1746:	af 93       	push	r26
    1748:	bf 93       	push	r27
    174a:	ef 93       	push	r30
    174c:	ff 93       	push	r31
    174e:	e0 91 4e 21 	lds	r30, 0x214E	; 0x80214e <tc_tcc0_ccc_callback>
    1752:	f0 91 4f 21 	lds	r31, 0x214F	; 0x80214f <tc_tcc0_ccc_callback+0x1>
    1756:	30 97       	sbiw	r30, 0x00	; 0
    1758:	09 f0       	breq	.+2      	; 0x175c <__vector_18+0x34>
    175a:	19 95       	eicall
    175c:	ff 91       	pop	r31
    175e:	ef 91       	pop	r30
    1760:	bf 91       	pop	r27
    1762:	af 91       	pop	r26
    1764:	9f 91       	pop	r25
    1766:	8f 91       	pop	r24
    1768:	7f 91       	pop	r23
    176a:	6f 91       	pop	r22
    176c:	5f 91       	pop	r21
    176e:	4f 91       	pop	r20
    1770:	3f 91       	pop	r19
    1772:	2f 91       	pop	r18
    1774:	0f 90       	pop	r0
    1776:	0b be       	out	0x3b, r0	; 59
    1778:	0f 90       	pop	r0
    177a:	0f be       	out	0x3f, r0	; 63
    177c:	0f 90       	pop	r0
    177e:	1f 90       	pop	r1
    1780:	18 95       	reti

00001782 <__vector_19>:
    1782:	1f 92       	push	r1
    1784:	0f 92       	push	r0
    1786:	0f b6       	in	r0, 0x3f	; 63
    1788:	0f 92       	push	r0
    178a:	11 24       	eor	r1, r1
    178c:	0b b6       	in	r0, 0x3b	; 59
    178e:	0f 92       	push	r0
    1790:	2f 93       	push	r18
    1792:	3f 93       	push	r19
    1794:	4f 93       	push	r20
    1796:	5f 93       	push	r21
    1798:	6f 93       	push	r22
    179a:	7f 93       	push	r23
    179c:	8f 93       	push	r24
    179e:	9f 93       	push	r25
    17a0:	af 93       	push	r26
    17a2:	bf 93       	push	r27
    17a4:	ef 93       	push	r30
    17a6:	ff 93       	push	r31
    17a8:	e0 91 4c 21 	lds	r30, 0x214C	; 0x80214c <tc_tcc0_ccd_callback>
    17ac:	f0 91 4d 21 	lds	r31, 0x214D	; 0x80214d <tc_tcc0_ccd_callback+0x1>
    17b0:	30 97       	sbiw	r30, 0x00	; 0
    17b2:	09 f0       	breq	.+2      	; 0x17b6 <__vector_19+0x34>
    17b4:	19 95       	eicall
    17b6:	ff 91       	pop	r31
    17b8:	ef 91       	pop	r30
    17ba:	bf 91       	pop	r27
    17bc:	af 91       	pop	r26
    17be:	9f 91       	pop	r25
    17c0:	8f 91       	pop	r24
    17c2:	7f 91       	pop	r23
    17c4:	6f 91       	pop	r22
    17c6:	5f 91       	pop	r21
    17c8:	4f 91       	pop	r20
    17ca:	3f 91       	pop	r19
    17cc:	2f 91       	pop	r18
    17ce:	0f 90       	pop	r0
    17d0:	0b be       	out	0x3b, r0	; 59
    17d2:	0f 90       	pop	r0
    17d4:	0f be       	out	0x3f, r0	; 63
    17d6:	0f 90       	pop	r0
    17d8:	1f 90       	pop	r1
    17da:	18 95       	reti

000017dc <__vector_20>:
    17dc:	1f 92       	push	r1
    17de:	0f 92       	push	r0
    17e0:	0f b6       	in	r0, 0x3f	; 63
    17e2:	0f 92       	push	r0
    17e4:	11 24       	eor	r1, r1
    17e6:	0b b6       	in	r0, 0x3b	; 59
    17e8:	0f 92       	push	r0
    17ea:	2f 93       	push	r18
    17ec:	3f 93       	push	r19
    17ee:	4f 93       	push	r20
    17f0:	5f 93       	push	r21
    17f2:	6f 93       	push	r22
    17f4:	7f 93       	push	r23
    17f6:	8f 93       	push	r24
    17f8:	9f 93       	push	r25
    17fa:	af 93       	push	r26
    17fc:	bf 93       	push	r27
    17fe:	ef 93       	push	r30
    1800:	ff 93       	push	r31
    1802:	e0 91 4a 21 	lds	r30, 0x214A	; 0x80214a <tc_tcc1_ovf_callback>
    1806:	f0 91 4b 21 	lds	r31, 0x214B	; 0x80214b <tc_tcc1_ovf_callback+0x1>
    180a:	30 97       	sbiw	r30, 0x00	; 0
    180c:	09 f0       	breq	.+2      	; 0x1810 <__vector_20+0x34>
    180e:	19 95       	eicall
    1810:	ff 91       	pop	r31
    1812:	ef 91       	pop	r30
    1814:	bf 91       	pop	r27
    1816:	af 91       	pop	r26
    1818:	9f 91       	pop	r25
    181a:	8f 91       	pop	r24
    181c:	7f 91       	pop	r23
    181e:	6f 91       	pop	r22
    1820:	5f 91       	pop	r21
    1822:	4f 91       	pop	r20
    1824:	3f 91       	pop	r19
    1826:	2f 91       	pop	r18
    1828:	0f 90       	pop	r0
    182a:	0b be       	out	0x3b, r0	; 59
    182c:	0f 90       	pop	r0
    182e:	0f be       	out	0x3f, r0	; 63
    1830:	0f 90       	pop	r0
    1832:	1f 90       	pop	r1
    1834:	18 95       	reti

00001836 <__vector_21>:
    1836:	1f 92       	push	r1
    1838:	0f 92       	push	r0
    183a:	0f b6       	in	r0, 0x3f	; 63
    183c:	0f 92       	push	r0
    183e:	11 24       	eor	r1, r1
    1840:	0b b6       	in	r0, 0x3b	; 59
    1842:	0f 92       	push	r0
    1844:	2f 93       	push	r18
    1846:	3f 93       	push	r19
    1848:	4f 93       	push	r20
    184a:	5f 93       	push	r21
    184c:	6f 93       	push	r22
    184e:	7f 93       	push	r23
    1850:	8f 93       	push	r24
    1852:	9f 93       	push	r25
    1854:	af 93       	push	r26
    1856:	bf 93       	push	r27
    1858:	ef 93       	push	r30
    185a:	ff 93       	push	r31
    185c:	e0 91 48 21 	lds	r30, 0x2148	; 0x802148 <tc_tcc1_err_callback>
    1860:	f0 91 49 21 	lds	r31, 0x2149	; 0x802149 <tc_tcc1_err_callback+0x1>
    1864:	30 97       	sbiw	r30, 0x00	; 0
    1866:	09 f0       	breq	.+2      	; 0x186a <__vector_21+0x34>
    1868:	19 95       	eicall
    186a:	ff 91       	pop	r31
    186c:	ef 91       	pop	r30
    186e:	bf 91       	pop	r27
    1870:	af 91       	pop	r26
    1872:	9f 91       	pop	r25
    1874:	8f 91       	pop	r24
    1876:	7f 91       	pop	r23
    1878:	6f 91       	pop	r22
    187a:	5f 91       	pop	r21
    187c:	4f 91       	pop	r20
    187e:	3f 91       	pop	r19
    1880:	2f 91       	pop	r18
    1882:	0f 90       	pop	r0
    1884:	0b be       	out	0x3b, r0	; 59
    1886:	0f 90       	pop	r0
    1888:	0f be       	out	0x3f, r0	; 63
    188a:	0f 90       	pop	r0
    188c:	1f 90       	pop	r1
    188e:	18 95       	reti

00001890 <__vector_22>:
    1890:	1f 92       	push	r1
    1892:	0f 92       	push	r0
    1894:	0f b6       	in	r0, 0x3f	; 63
    1896:	0f 92       	push	r0
    1898:	11 24       	eor	r1, r1
    189a:	0b b6       	in	r0, 0x3b	; 59
    189c:	0f 92       	push	r0
    189e:	2f 93       	push	r18
    18a0:	3f 93       	push	r19
    18a2:	4f 93       	push	r20
    18a4:	5f 93       	push	r21
    18a6:	6f 93       	push	r22
    18a8:	7f 93       	push	r23
    18aa:	8f 93       	push	r24
    18ac:	9f 93       	push	r25
    18ae:	af 93       	push	r26
    18b0:	bf 93       	push	r27
    18b2:	ef 93       	push	r30
    18b4:	ff 93       	push	r31
    18b6:	e0 91 46 21 	lds	r30, 0x2146	; 0x802146 <tc_tcc1_cca_callback>
    18ba:	f0 91 47 21 	lds	r31, 0x2147	; 0x802147 <tc_tcc1_cca_callback+0x1>
    18be:	30 97       	sbiw	r30, 0x00	; 0
    18c0:	09 f0       	breq	.+2      	; 0x18c4 <__vector_22+0x34>
    18c2:	19 95       	eicall
    18c4:	ff 91       	pop	r31
    18c6:	ef 91       	pop	r30
    18c8:	bf 91       	pop	r27
    18ca:	af 91       	pop	r26
    18cc:	9f 91       	pop	r25
    18ce:	8f 91       	pop	r24
    18d0:	7f 91       	pop	r23
    18d2:	6f 91       	pop	r22
    18d4:	5f 91       	pop	r21
    18d6:	4f 91       	pop	r20
    18d8:	3f 91       	pop	r19
    18da:	2f 91       	pop	r18
    18dc:	0f 90       	pop	r0
    18de:	0b be       	out	0x3b, r0	; 59
    18e0:	0f 90       	pop	r0
    18e2:	0f be       	out	0x3f, r0	; 63
    18e4:	0f 90       	pop	r0
    18e6:	1f 90       	pop	r1
    18e8:	18 95       	reti

000018ea <__vector_23>:
    18ea:	1f 92       	push	r1
    18ec:	0f 92       	push	r0
    18ee:	0f b6       	in	r0, 0x3f	; 63
    18f0:	0f 92       	push	r0
    18f2:	11 24       	eor	r1, r1
    18f4:	0b b6       	in	r0, 0x3b	; 59
    18f6:	0f 92       	push	r0
    18f8:	2f 93       	push	r18
    18fa:	3f 93       	push	r19
    18fc:	4f 93       	push	r20
    18fe:	5f 93       	push	r21
    1900:	6f 93       	push	r22
    1902:	7f 93       	push	r23
    1904:	8f 93       	push	r24
    1906:	9f 93       	push	r25
    1908:	af 93       	push	r26
    190a:	bf 93       	push	r27
    190c:	ef 93       	push	r30
    190e:	ff 93       	push	r31
    1910:	e0 91 44 21 	lds	r30, 0x2144	; 0x802144 <tc_tcc1_ccb_callback>
    1914:	f0 91 45 21 	lds	r31, 0x2145	; 0x802145 <tc_tcc1_ccb_callback+0x1>
    1918:	30 97       	sbiw	r30, 0x00	; 0
    191a:	09 f0       	breq	.+2      	; 0x191e <__vector_23+0x34>
    191c:	19 95       	eicall
    191e:	ff 91       	pop	r31
    1920:	ef 91       	pop	r30
    1922:	bf 91       	pop	r27
    1924:	af 91       	pop	r26
    1926:	9f 91       	pop	r25
    1928:	8f 91       	pop	r24
    192a:	7f 91       	pop	r23
    192c:	6f 91       	pop	r22
    192e:	5f 91       	pop	r21
    1930:	4f 91       	pop	r20
    1932:	3f 91       	pop	r19
    1934:	2f 91       	pop	r18
    1936:	0f 90       	pop	r0
    1938:	0b be       	out	0x3b, r0	; 59
    193a:	0f 90       	pop	r0
    193c:	0f be       	out	0x3f, r0	; 63
    193e:	0f 90       	pop	r0
    1940:	1f 90       	pop	r1
    1942:	18 95       	reti

00001944 <__vector_77>:
    1944:	1f 92       	push	r1
    1946:	0f 92       	push	r0
    1948:	0f b6       	in	r0, 0x3f	; 63
    194a:	0f 92       	push	r0
    194c:	11 24       	eor	r1, r1
    194e:	0b b6       	in	r0, 0x3b	; 59
    1950:	0f 92       	push	r0
    1952:	2f 93       	push	r18
    1954:	3f 93       	push	r19
    1956:	4f 93       	push	r20
    1958:	5f 93       	push	r21
    195a:	6f 93       	push	r22
    195c:	7f 93       	push	r23
    195e:	8f 93       	push	r24
    1960:	9f 93       	push	r25
    1962:	af 93       	push	r26
    1964:	bf 93       	push	r27
    1966:	ef 93       	push	r30
    1968:	ff 93       	push	r31
    196a:	e0 91 42 21 	lds	r30, 0x2142	; 0x802142 <tc_tcd0_ovf_callback>
    196e:	f0 91 43 21 	lds	r31, 0x2143	; 0x802143 <tc_tcd0_ovf_callback+0x1>
    1972:	30 97       	sbiw	r30, 0x00	; 0
    1974:	09 f0       	breq	.+2      	; 0x1978 <__vector_77+0x34>
    1976:	19 95       	eicall
    1978:	ff 91       	pop	r31
    197a:	ef 91       	pop	r30
    197c:	bf 91       	pop	r27
    197e:	af 91       	pop	r26
    1980:	9f 91       	pop	r25
    1982:	8f 91       	pop	r24
    1984:	7f 91       	pop	r23
    1986:	6f 91       	pop	r22
    1988:	5f 91       	pop	r21
    198a:	4f 91       	pop	r20
    198c:	3f 91       	pop	r19
    198e:	2f 91       	pop	r18
    1990:	0f 90       	pop	r0
    1992:	0b be       	out	0x3b, r0	; 59
    1994:	0f 90       	pop	r0
    1996:	0f be       	out	0x3f, r0	; 63
    1998:	0f 90       	pop	r0
    199a:	1f 90       	pop	r1
    199c:	18 95       	reti

0000199e <__vector_78>:
    199e:	1f 92       	push	r1
    19a0:	0f 92       	push	r0
    19a2:	0f b6       	in	r0, 0x3f	; 63
    19a4:	0f 92       	push	r0
    19a6:	11 24       	eor	r1, r1
    19a8:	0b b6       	in	r0, 0x3b	; 59
    19aa:	0f 92       	push	r0
    19ac:	2f 93       	push	r18
    19ae:	3f 93       	push	r19
    19b0:	4f 93       	push	r20
    19b2:	5f 93       	push	r21
    19b4:	6f 93       	push	r22
    19b6:	7f 93       	push	r23
    19b8:	8f 93       	push	r24
    19ba:	9f 93       	push	r25
    19bc:	af 93       	push	r26
    19be:	bf 93       	push	r27
    19c0:	ef 93       	push	r30
    19c2:	ff 93       	push	r31
    19c4:	e0 91 40 21 	lds	r30, 0x2140	; 0x802140 <tc_tcd0_err_callback>
    19c8:	f0 91 41 21 	lds	r31, 0x2141	; 0x802141 <tc_tcd0_err_callback+0x1>
    19cc:	30 97       	sbiw	r30, 0x00	; 0
    19ce:	09 f0       	breq	.+2      	; 0x19d2 <__vector_78+0x34>
    19d0:	19 95       	eicall
    19d2:	ff 91       	pop	r31
    19d4:	ef 91       	pop	r30
    19d6:	bf 91       	pop	r27
    19d8:	af 91       	pop	r26
    19da:	9f 91       	pop	r25
    19dc:	8f 91       	pop	r24
    19de:	7f 91       	pop	r23
    19e0:	6f 91       	pop	r22
    19e2:	5f 91       	pop	r21
    19e4:	4f 91       	pop	r20
    19e6:	3f 91       	pop	r19
    19e8:	2f 91       	pop	r18
    19ea:	0f 90       	pop	r0
    19ec:	0b be       	out	0x3b, r0	; 59
    19ee:	0f 90       	pop	r0
    19f0:	0f be       	out	0x3f, r0	; 63
    19f2:	0f 90       	pop	r0
    19f4:	1f 90       	pop	r1
    19f6:	18 95       	reti

000019f8 <__vector_79>:
    19f8:	1f 92       	push	r1
    19fa:	0f 92       	push	r0
    19fc:	0f b6       	in	r0, 0x3f	; 63
    19fe:	0f 92       	push	r0
    1a00:	11 24       	eor	r1, r1
    1a02:	0b b6       	in	r0, 0x3b	; 59
    1a04:	0f 92       	push	r0
    1a06:	2f 93       	push	r18
    1a08:	3f 93       	push	r19
    1a0a:	4f 93       	push	r20
    1a0c:	5f 93       	push	r21
    1a0e:	6f 93       	push	r22
    1a10:	7f 93       	push	r23
    1a12:	8f 93       	push	r24
    1a14:	9f 93       	push	r25
    1a16:	af 93       	push	r26
    1a18:	bf 93       	push	r27
    1a1a:	ef 93       	push	r30
    1a1c:	ff 93       	push	r31
    1a1e:	e0 91 3e 21 	lds	r30, 0x213E	; 0x80213e <tc_tcd0_cca_callback>
    1a22:	f0 91 3f 21 	lds	r31, 0x213F	; 0x80213f <tc_tcd0_cca_callback+0x1>
    1a26:	30 97       	sbiw	r30, 0x00	; 0
    1a28:	09 f0       	breq	.+2      	; 0x1a2c <__vector_79+0x34>
    1a2a:	19 95       	eicall
    1a2c:	ff 91       	pop	r31
    1a2e:	ef 91       	pop	r30
    1a30:	bf 91       	pop	r27
    1a32:	af 91       	pop	r26
    1a34:	9f 91       	pop	r25
    1a36:	8f 91       	pop	r24
    1a38:	7f 91       	pop	r23
    1a3a:	6f 91       	pop	r22
    1a3c:	5f 91       	pop	r21
    1a3e:	4f 91       	pop	r20
    1a40:	3f 91       	pop	r19
    1a42:	2f 91       	pop	r18
    1a44:	0f 90       	pop	r0
    1a46:	0b be       	out	0x3b, r0	; 59
    1a48:	0f 90       	pop	r0
    1a4a:	0f be       	out	0x3f, r0	; 63
    1a4c:	0f 90       	pop	r0
    1a4e:	1f 90       	pop	r1
    1a50:	18 95       	reti

00001a52 <__vector_80>:
    1a52:	1f 92       	push	r1
    1a54:	0f 92       	push	r0
    1a56:	0f b6       	in	r0, 0x3f	; 63
    1a58:	0f 92       	push	r0
    1a5a:	11 24       	eor	r1, r1
    1a5c:	0b b6       	in	r0, 0x3b	; 59
    1a5e:	0f 92       	push	r0
    1a60:	2f 93       	push	r18
    1a62:	3f 93       	push	r19
    1a64:	4f 93       	push	r20
    1a66:	5f 93       	push	r21
    1a68:	6f 93       	push	r22
    1a6a:	7f 93       	push	r23
    1a6c:	8f 93       	push	r24
    1a6e:	9f 93       	push	r25
    1a70:	af 93       	push	r26
    1a72:	bf 93       	push	r27
    1a74:	ef 93       	push	r30
    1a76:	ff 93       	push	r31
    1a78:	e0 91 3c 21 	lds	r30, 0x213C	; 0x80213c <tc_tcd0_ccb_callback>
    1a7c:	f0 91 3d 21 	lds	r31, 0x213D	; 0x80213d <tc_tcd0_ccb_callback+0x1>
    1a80:	30 97       	sbiw	r30, 0x00	; 0
    1a82:	09 f0       	breq	.+2      	; 0x1a86 <__vector_80+0x34>
    1a84:	19 95       	eicall
    1a86:	ff 91       	pop	r31
    1a88:	ef 91       	pop	r30
    1a8a:	bf 91       	pop	r27
    1a8c:	af 91       	pop	r26
    1a8e:	9f 91       	pop	r25
    1a90:	8f 91       	pop	r24
    1a92:	7f 91       	pop	r23
    1a94:	6f 91       	pop	r22
    1a96:	5f 91       	pop	r21
    1a98:	4f 91       	pop	r20
    1a9a:	3f 91       	pop	r19
    1a9c:	2f 91       	pop	r18
    1a9e:	0f 90       	pop	r0
    1aa0:	0b be       	out	0x3b, r0	; 59
    1aa2:	0f 90       	pop	r0
    1aa4:	0f be       	out	0x3f, r0	; 63
    1aa6:	0f 90       	pop	r0
    1aa8:	1f 90       	pop	r1
    1aaa:	18 95       	reti

00001aac <__vector_81>:
    1aac:	1f 92       	push	r1
    1aae:	0f 92       	push	r0
    1ab0:	0f b6       	in	r0, 0x3f	; 63
    1ab2:	0f 92       	push	r0
    1ab4:	11 24       	eor	r1, r1
    1ab6:	0b b6       	in	r0, 0x3b	; 59
    1ab8:	0f 92       	push	r0
    1aba:	2f 93       	push	r18
    1abc:	3f 93       	push	r19
    1abe:	4f 93       	push	r20
    1ac0:	5f 93       	push	r21
    1ac2:	6f 93       	push	r22
    1ac4:	7f 93       	push	r23
    1ac6:	8f 93       	push	r24
    1ac8:	9f 93       	push	r25
    1aca:	af 93       	push	r26
    1acc:	bf 93       	push	r27
    1ace:	ef 93       	push	r30
    1ad0:	ff 93       	push	r31
    1ad2:	e0 91 3a 21 	lds	r30, 0x213A	; 0x80213a <tc_tcd0_ccc_callback>
    1ad6:	f0 91 3b 21 	lds	r31, 0x213B	; 0x80213b <tc_tcd0_ccc_callback+0x1>
    1ada:	30 97       	sbiw	r30, 0x00	; 0
    1adc:	09 f0       	breq	.+2      	; 0x1ae0 <__vector_81+0x34>
    1ade:	19 95       	eicall
    1ae0:	ff 91       	pop	r31
    1ae2:	ef 91       	pop	r30
    1ae4:	bf 91       	pop	r27
    1ae6:	af 91       	pop	r26
    1ae8:	9f 91       	pop	r25
    1aea:	8f 91       	pop	r24
    1aec:	7f 91       	pop	r23
    1aee:	6f 91       	pop	r22
    1af0:	5f 91       	pop	r21
    1af2:	4f 91       	pop	r20
    1af4:	3f 91       	pop	r19
    1af6:	2f 91       	pop	r18
    1af8:	0f 90       	pop	r0
    1afa:	0b be       	out	0x3b, r0	; 59
    1afc:	0f 90       	pop	r0
    1afe:	0f be       	out	0x3f, r0	; 63
    1b00:	0f 90       	pop	r0
    1b02:	1f 90       	pop	r1
    1b04:	18 95       	reti

00001b06 <__vector_82>:
    1b06:	1f 92       	push	r1
    1b08:	0f 92       	push	r0
    1b0a:	0f b6       	in	r0, 0x3f	; 63
    1b0c:	0f 92       	push	r0
    1b0e:	11 24       	eor	r1, r1
    1b10:	0b b6       	in	r0, 0x3b	; 59
    1b12:	0f 92       	push	r0
    1b14:	2f 93       	push	r18
    1b16:	3f 93       	push	r19
    1b18:	4f 93       	push	r20
    1b1a:	5f 93       	push	r21
    1b1c:	6f 93       	push	r22
    1b1e:	7f 93       	push	r23
    1b20:	8f 93       	push	r24
    1b22:	9f 93       	push	r25
    1b24:	af 93       	push	r26
    1b26:	bf 93       	push	r27
    1b28:	ef 93       	push	r30
    1b2a:	ff 93       	push	r31
    1b2c:	e0 91 38 21 	lds	r30, 0x2138	; 0x802138 <tc_tcd0_ccd_callback>
    1b30:	f0 91 39 21 	lds	r31, 0x2139	; 0x802139 <tc_tcd0_ccd_callback+0x1>
    1b34:	30 97       	sbiw	r30, 0x00	; 0
    1b36:	09 f0       	breq	.+2      	; 0x1b3a <__vector_82+0x34>
    1b38:	19 95       	eicall
    1b3a:	ff 91       	pop	r31
    1b3c:	ef 91       	pop	r30
    1b3e:	bf 91       	pop	r27
    1b40:	af 91       	pop	r26
    1b42:	9f 91       	pop	r25
    1b44:	8f 91       	pop	r24
    1b46:	7f 91       	pop	r23
    1b48:	6f 91       	pop	r22
    1b4a:	5f 91       	pop	r21
    1b4c:	4f 91       	pop	r20
    1b4e:	3f 91       	pop	r19
    1b50:	2f 91       	pop	r18
    1b52:	0f 90       	pop	r0
    1b54:	0b be       	out	0x3b, r0	; 59
    1b56:	0f 90       	pop	r0
    1b58:	0f be       	out	0x3f, r0	; 63
    1b5a:	0f 90       	pop	r0
    1b5c:	1f 90       	pop	r1
    1b5e:	18 95       	reti

00001b60 <__vector_47>:
    1b60:	1f 92       	push	r1
    1b62:	0f 92       	push	r0
    1b64:	0f b6       	in	r0, 0x3f	; 63
    1b66:	0f 92       	push	r0
    1b68:	11 24       	eor	r1, r1
    1b6a:	0b b6       	in	r0, 0x3b	; 59
    1b6c:	0f 92       	push	r0
    1b6e:	2f 93       	push	r18
    1b70:	3f 93       	push	r19
    1b72:	4f 93       	push	r20
    1b74:	5f 93       	push	r21
    1b76:	6f 93       	push	r22
    1b78:	7f 93       	push	r23
    1b7a:	8f 93       	push	r24
    1b7c:	9f 93       	push	r25
    1b7e:	af 93       	push	r26
    1b80:	bf 93       	push	r27
    1b82:	ef 93       	push	r30
    1b84:	ff 93       	push	r31
    1b86:	e0 91 36 21 	lds	r30, 0x2136	; 0x802136 <tc_tce0_ovf_callback>
    1b8a:	f0 91 37 21 	lds	r31, 0x2137	; 0x802137 <tc_tce0_ovf_callback+0x1>
    1b8e:	30 97       	sbiw	r30, 0x00	; 0
    1b90:	09 f0       	breq	.+2      	; 0x1b94 <__vector_47+0x34>
    1b92:	19 95       	eicall
    1b94:	ff 91       	pop	r31
    1b96:	ef 91       	pop	r30
    1b98:	bf 91       	pop	r27
    1b9a:	af 91       	pop	r26
    1b9c:	9f 91       	pop	r25
    1b9e:	8f 91       	pop	r24
    1ba0:	7f 91       	pop	r23
    1ba2:	6f 91       	pop	r22
    1ba4:	5f 91       	pop	r21
    1ba6:	4f 91       	pop	r20
    1ba8:	3f 91       	pop	r19
    1baa:	2f 91       	pop	r18
    1bac:	0f 90       	pop	r0
    1bae:	0b be       	out	0x3b, r0	; 59
    1bb0:	0f 90       	pop	r0
    1bb2:	0f be       	out	0x3f, r0	; 63
    1bb4:	0f 90       	pop	r0
    1bb6:	1f 90       	pop	r1
    1bb8:	18 95       	reti

00001bba <__vector_48>:
    1bba:	1f 92       	push	r1
    1bbc:	0f 92       	push	r0
    1bbe:	0f b6       	in	r0, 0x3f	; 63
    1bc0:	0f 92       	push	r0
    1bc2:	11 24       	eor	r1, r1
    1bc4:	0b b6       	in	r0, 0x3b	; 59
    1bc6:	0f 92       	push	r0
    1bc8:	2f 93       	push	r18
    1bca:	3f 93       	push	r19
    1bcc:	4f 93       	push	r20
    1bce:	5f 93       	push	r21
    1bd0:	6f 93       	push	r22
    1bd2:	7f 93       	push	r23
    1bd4:	8f 93       	push	r24
    1bd6:	9f 93       	push	r25
    1bd8:	af 93       	push	r26
    1bda:	bf 93       	push	r27
    1bdc:	ef 93       	push	r30
    1bde:	ff 93       	push	r31
    1be0:	e0 91 34 21 	lds	r30, 0x2134	; 0x802134 <tc_tce0_err_callback>
    1be4:	f0 91 35 21 	lds	r31, 0x2135	; 0x802135 <tc_tce0_err_callback+0x1>
    1be8:	30 97       	sbiw	r30, 0x00	; 0
    1bea:	09 f0       	breq	.+2      	; 0x1bee <__vector_48+0x34>
    1bec:	19 95       	eicall
    1bee:	ff 91       	pop	r31
    1bf0:	ef 91       	pop	r30
    1bf2:	bf 91       	pop	r27
    1bf4:	af 91       	pop	r26
    1bf6:	9f 91       	pop	r25
    1bf8:	8f 91       	pop	r24
    1bfa:	7f 91       	pop	r23
    1bfc:	6f 91       	pop	r22
    1bfe:	5f 91       	pop	r21
    1c00:	4f 91       	pop	r20
    1c02:	3f 91       	pop	r19
    1c04:	2f 91       	pop	r18
    1c06:	0f 90       	pop	r0
    1c08:	0b be       	out	0x3b, r0	; 59
    1c0a:	0f 90       	pop	r0
    1c0c:	0f be       	out	0x3f, r0	; 63
    1c0e:	0f 90       	pop	r0
    1c10:	1f 90       	pop	r1
    1c12:	18 95       	reti

00001c14 <__vector_49>:
    1c14:	1f 92       	push	r1
    1c16:	0f 92       	push	r0
    1c18:	0f b6       	in	r0, 0x3f	; 63
    1c1a:	0f 92       	push	r0
    1c1c:	11 24       	eor	r1, r1
    1c1e:	0b b6       	in	r0, 0x3b	; 59
    1c20:	0f 92       	push	r0
    1c22:	2f 93       	push	r18
    1c24:	3f 93       	push	r19
    1c26:	4f 93       	push	r20
    1c28:	5f 93       	push	r21
    1c2a:	6f 93       	push	r22
    1c2c:	7f 93       	push	r23
    1c2e:	8f 93       	push	r24
    1c30:	9f 93       	push	r25
    1c32:	af 93       	push	r26
    1c34:	bf 93       	push	r27
    1c36:	ef 93       	push	r30
    1c38:	ff 93       	push	r31
    1c3a:	e0 91 32 21 	lds	r30, 0x2132	; 0x802132 <tc_tce0_cca_callback>
    1c3e:	f0 91 33 21 	lds	r31, 0x2133	; 0x802133 <tc_tce0_cca_callback+0x1>
    1c42:	30 97       	sbiw	r30, 0x00	; 0
    1c44:	09 f0       	breq	.+2      	; 0x1c48 <__vector_49+0x34>
    1c46:	19 95       	eicall
    1c48:	ff 91       	pop	r31
    1c4a:	ef 91       	pop	r30
    1c4c:	bf 91       	pop	r27
    1c4e:	af 91       	pop	r26
    1c50:	9f 91       	pop	r25
    1c52:	8f 91       	pop	r24
    1c54:	7f 91       	pop	r23
    1c56:	6f 91       	pop	r22
    1c58:	5f 91       	pop	r21
    1c5a:	4f 91       	pop	r20
    1c5c:	3f 91       	pop	r19
    1c5e:	2f 91       	pop	r18
    1c60:	0f 90       	pop	r0
    1c62:	0b be       	out	0x3b, r0	; 59
    1c64:	0f 90       	pop	r0
    1c66:	0f be       	out	0x3f, r0	; 63
    1c68:	0f 90       	pop	r0
    1c6a:	1f 90       	pop	r1
    1c6c:	18 95       	reti

00001c6e <__vector_50>:
    1c6e:	1f 92       	push	r1
    1c70:	0f 92       	push	r0
    1c72:	0f b6       	in	r0, 0x3f	; 63
    1c74:	0f 92       	push	r0
    1c76:	11 24       	eor	r1, r1
    1c78:	0b b6       	in	r0, 0x3b	; 59
    1c7a:	0f 92       	push	r0
    1c7c:	2f 93       	push	r18
    1c7e:	3f 93       	push	r19
    1c80:	4f 93       	push	r20
    1c82:	5f 93       	push	r21
    1c84:	6f 93       	push	r22
    1c86:	7f 93       	push	r23
    1c88:	8f 93       	push	r24
    1c8a:	9f 93       	push	r25
    1c8c:	af 93       	push	r26
    1c8e:	bf 93       	push	r27
    1c90:	ef 93       	push	r30
    1c92:	ff 93       	push	r31
    1c94:	e0 91 30 21 	lds	r30, 0x2130	; 0x802130 <tc_tce0_ccb_callback>
    1c98:	f0 91 31 21 	lds	r31, 0x2131	; 0x802131 <tc_tce0_ccb_callback+0x1>
    1c9c:	30 97       	sbiw	r30, 0x00	; 0
    1c9e:	09 f0       	breq	.+2      	; 0x1ca2 <__vector_50+0x34>
    1ca0:	19 95       	eicall
    1ca2:	ff 91       	pop	r31
    1ca4:	ef 91       	pop	r30
    1ca6:	bf 91       	pop	r27
    1ca8:	af 91       	pop	r26
    1caa:	9f 91       	pop	r25
    1cac:	8f 91       	pop	r24
    1cae:	7f 91       	pop	r23
    1cb0:	6f 91       	pop	r22
    1cb2:	5f 91       	pop	r21
    1cb4:	4f 91       	pop	r20
    1cb6:	3f 91       	pop	r19
    1cb8:	2f 91       	pop	r18
    1cba:	0f 90       	pop	r0
    1cbc:	0b be       	out	0x3b, r0	; 59
    1cbe:	0f 90       	pop	r0
    1cc0:	0f be       	out	0x3f, r0	; 63
    1cc2:	0f 90       	pop	r0
    1cc4:	1f 90       	pop	r1
    1cc6:	18 95       	reti

00001cc8 <__vector_51>:
    1cc8:	1f 92       	push	r1
    1cca:	0f 92       	push	r0
    1ccc:	0f b6       	in	r0, 0x3f	; 63
    1cce:	0f 92       	push	r0
    1cd0:	11 24       	eor	r1, r1
    1cd2:	0b b6       	in	r0, 0x3b	; 59
    1cd4:	0f 92       	push	r0
    1cd6:	2f 93       	push	r18
    1cd8:	3f 93       	push	r19
    1cda:	4f 93       	push	r20
    1cdc:	5f 93       	push	r21
    1cde:	6f 93       	push	r22
    1ce0:	7f 93       	push	r23
    1ce2:	8f 93       	push	r24
    1ce4:	9f 93       	push	r25
    1ce6:	af 93       	push	r26
    1ce8:	bf 93       	push	r27
    1cea:	ef 93       	push	r30
    1cec:	ff 93       	push	r31
    1cee:	e0 91 2e 21 	lds	r30, 0x212E	; 0x80212e <tc_tce0_ccc_callback>
    1cf2:	f0 91 2f 21 	lds	r31, 0x212F	; 0x80212f <tc_tce0_ccc_callback+0x1>
    1cf6:	30 97       	sbiw	r30, 0x00	; 0
    1cf8:	09 f0       	breq	.+2      	; 0x1cfc <__vector_51+0x34>
    1cfa:	19 95       	eicall
    1cfc:	ff 91       	pop	r31
    1cfe:	ef 91       	pop	r30
    1d00:	bf 91       	pop	r27
    1d02:	af 91       	pop	r26
    1d04:	9f 91       	pop	r25
    1d06:	8f 91       	pop	r24
    1d08:	7f 91       	pop	r23
    1d0a:	6f 91       	pop	r22
    1d0c:	5f 91       	pop	r21
    1d0e:	4f 91       	pop	r20
    1d10:	3f 91       	pop	r19
    1d12:	2f 91       	pop	r18
    1d14:	0f 90       	pop	r0
    1d16:	0b be       	out	0x3b, r0	; 59
    1d18:	0f 90       	pop	r0
    1d1a:	0f be       	out	0x3f, r0	; 63
    1d1c:	0f 90       	pop	r0
    1d1e:	1f 90       	pop	r1
    1d20:	18 95       	reti

00001d22 <__vector_52>:
    1d22:	1f 92       	push	r1
    1d24:	0f 92       	push	r0
    1d26:	0f b6       	in	r0, 0x3f	; 63
    1d28:	0f 92       	push	r0
    1d2a:	11 24       	eor	r1, r1
    1d2c:	0b b6       	in	r0, 0x3b	; 59
    1d2e:	0f 92       	push	r0
    1d30:	2f 93       	push	r18
    1d32:	3f 93       	push	r19
    1d34:	4f 93       	push	r20
    1d36:	5f 93       	push	r21
    1d38:	6f 93       	push	r22
    1d3a:	7f 93       	push	r23
    1d3c:	8f 93       	push	r24
    1d3e:	9f 93       	push	r25
    1d40:	af 93       	push	r26
    1d42:	bf 93       	push	r27
    1d44:	ef 93       	push	r30
    1d46:	ff 93       	push	r31
    1d48:	e0 91 2c 21 	lds	r30, 0x212C	; 0x80212c <tc_tce0_ccd_callback>
    1d4c:	f0 91 2d 21 	lds	r31, 0x212D	; 0x80212d <tc_tce0_ccd_callback+0x1>
    1d50:	30 97       	sbiw	r30, 0x00	; 0
    1d52:	09 f0       	breq	.+2      	; 0x1d56 <__vector_52+0x34>
    1d54:	19 95       	eicall
    1d56:	ff 91       	pop	r31
    1d58:	ef 91       	pop	r30
    1d5a:	bf 91       	pop	r27
    1d5c:	af 91       	pop	r26
    1d5e:	9f 91       	pop	r25
    1d60:	8f 91       	pop	r24
    1d62:	7f 91       	pop	r23
    1d64:	6f 91       	pop	r22
    1d66:	5f 91       	pop	r21
    1d68:	4f 91       	pop	r20
    1d6a:	3f 91       	pop	r19
    1d6c:	2f 91       	pop	r18
    1d6e:	0f 90       	pop	r0
    1d70:	0b be       	out	0x3b, r0	; 59
    1d72:	0f 90       	pop	r0
    1d74:	0f be       	out	0x3f, r0	; 63
    1d76:	0f 90       	pop	r0
    1d78:	1f 90       	pop	r1
    1d7a:	18 95       	reti

00001d7c <tc_enable>:
    1d7c:	1f 93       	push	r17
    1d7e:	cf 93       	push	r28
    1d80:	df 93       	push	r29
    1d82:	1f 92       	push	r1
    1d84:	1f 92       	push	r1
    1d86:	cd b7       	in	r28, 0x3d	; 61
    1d88:	de b7       	in	r29, 0x3e	; 62
    1d8a:	2f b7       	in	r18, 0x3f	; 63
    1d8c:	2a 83       	std	Y+2, r18	; 0x02
    1d8e:	f8 94       	cli
    1d90:	1a 81       	ldd	r17, Y+2	; 0x02
    1d92:	28 2f       	mov	r18, r24
    1d94:	39 2f       	mov	r19, r25
    1d96:	21 15       	cp	r18, r1
    1d98:	88 e0       	ldi	r24, 0x08	; 8
    1d9a:	38 07       	cpc	r19, r24
    1d9c:	39 f4       	brne	.+14     	; 0x1dac <tc_enable+0x30>
    1d9e:	61 e0       	ldi	r22, 0x01	; 1
    1da0:	83 e0       	ldi	r24, 0x03	; 3
    1da2:	f8 db       	rcall	.-2064   	; 0x1594 <sysclk_enable_module>
    1da4:	64 e0       	ldi	r22, 0x04	; 4
    1da6:	83 e0       	ldi	r24, 0x03	; 3
    1da8:	f5 db       	rcall	.-2070   	; 0x1594 <sysclk_enable_module>
    1daa:	22 c0       	rjmp	.+68     	; 0x1df0 <tc_enable+0x74>
    1dac:	20 34       	cpi	r18, 0x40	; 64
    1dae:	88 e0       	ldi	r24, 0x08	; 8
    1db0:	38 07       	cpc	r19, r24
    1db2:	39 f4       	brne	.+14     	; 0x1dc2 <tc_enable+0x46>
    1db4:	62 e0       	ldi	r22, 0x02	; 2
    1db6:	83 e0       	ldi	r24, 0x03	; 3
    1db8:	ed db       	rcall	.-2086   	; 0x1594 <sysclk_enable_module>
    1dba:	64 e0       	ldi	r22, 0x04	; 4
    1dbc:	83 e0       	ldi	r24, 0x03	; 3
    1dbe:	ea db       	rcall	.-2092   	; 0x1594 <sysclk_enable_module>
    1dc0:	17 c0       	rjmp	.+46     	; 0x1df0 <tc_enable+0x74>
    1dc2:	21 15       	cp	r18, r1
    1dc4:	89 e0       	ldi	r24, 0x09	; 9
    1dc6:	38 07       	cpc	r19, r24
    1dc8:	39 f4       	brne	.+14     	; 0x1dd8 <tc_enable+0x5c>
    1dca:	61 e0       	ldi	r22, 0x01	; 1
    1dcc:	84 e0       	ldi	r24, 0x04	; 4
    1dce:	e2 db       	rcall	.-2108   	; 0x1594 <sysclk_enable_module>
    1dd0:	64 e0       	ldi	r22, 0x04	; 4
    1dd2:	84 e0       	ldi	r24, 0x04	; 4
    1dd4:	df db       	rcall	.-2114   	; 0x1594 <sysclk_enable_module>
    1dd6:	0c c0       	rjmp	.+24     	; 0x1df0 <tc_enable+0x74>
    1dd8:	21 15       	cp	r18, r1
    1dda:	3a 40       	sbci	r19, 0x0A	; 10
    1ddc:	39 f4       	brne	.+14     	; 0x1dec <tc_enable+0x70>
    1dde:	61 e0       	ldi	r22, 0x01	; 1
    1de0:	85 e0       	ldi	r24, 0x05	; 5
    1de2:	d8 db       	rcall	.-2128   	; 0x1594 <sysclk_enable_module>
    1de4:	64 e0       	ldi	r22, 0x04	; 4
    1de6:	85 e0       	ldi	r24, 0x05	; 5
    1de8:	d5 db       	rcall	.-2134   	; 0x1594 <sysclk_enable_module>
    1dea:	02 c0       	rjmp	.+4      	; 0x1df0 <tc_enable+0x74>
    1dec:	1f bf       	out	0x3f, r17	; 63
    1dee:	10 c0       	rjmp	.+32     	; 0x1e10 <tc_enable+0x94>
    1df0:	80 91 21 22 	lds	r24, 0x2221	; 0x802221 <sleepmgr_locks+0x1>
    1df4:	8f 3f       	cpi	r24, 0xFF	; 255
    1df6:	09 f4       	brne	.+2      	; 0x1dfa <tc_enable+0x7e>
    1df8:	ff cf       	rjmp	.-2      	; 0x1df8 <tc_enable+0x7c>
    1dfa:	8f b7       	in	r24, 0x3f	; 63
    1dfc:	89 83       	std	Y+1, r24	; 0x01
    1dfe:	f8 94       	cli
    1e00:	99 81       	ldd	r25, Y+1	; 0x01
    1e02:	e0 e2       	ldi	r30, 0x20	; 32
    1e04:	f2 e2       	ldi	r31, 0x22	; 34
    1e06:	81 81       	ldd	r24, Z+1	; 0x01
    1e08:	8f 5f       	subi	r24, 0xFF	; 255
    1e0a:	81 83       	std	Z+1, r24	; 0x01
    1e0c:	9f bf       	out	0x3f, r25	; 63
    1e0e:	1f bf       	out	0x3f, r17	; 63
    1e10:	0f 90       	pop	r0
    1e12:	0f 90       	pop	r0
    1e14:	df 91       	pop	r29
    1e16:	cf 91       	pop	r28
    1e18:	1f 91       	pop	r17
    1e1a:	08 95       	ret

00001e1c <tc_set_overflow_interrupt_callback>:

void tc_set_overflow_interrupt_callback(volatile void *tc,
		tc_callback_t callback)
{
#ifdef TCC0
	if ((uintptr_t) tc == (uintptr_t) & TCC0) {
    1e1c:	81 15       	cp	r24, r1
    1e1e:	28 e0       	ldi	r18, 0x08	; 8
    1e20:	92 07       	cpc	r25, r18
    1e22:	29 f4       	brne	.+10     	; 0x1e2e <tc_set_overflow_interrupt_callback+0x12>
		tc_tcc0_ovf_callback = callback;
    1e24:	60 93 56 21 	sts	0x2156, r22	; 0x802156 <tc_tcc0_ovf_callback>
    1e28:	70 93 57 21 	sts	0x2157, r23	; 0x802157 <tc_tcc0_ovf_callback+0x1>
    1e2c:	08 95       	ret
	} else
#endif
#ifdef TCC1
	if ((uintptr_t) tc == (uintptr_t) & TCC1) {
    1e2e:	80 34       	cpi	r24, 0x40	; 64
    1e30:	28 e0       	ldi	r18, 0x08	; 8
    1e32:	92 07       	cpc	r25, r18
    1e34:	29 f4       	brne	.+10     	; 0x1e40 <tc_set_overflow_interrupt_callback+0x24>
		tc_tcc1_ovf_callback = callback;
    1e36:	60 93 4a 21 	sts	0x214A, r22	; 0x80214a <tc_tcc1_ovf_callback>
    1e3a:	70 93 4b 21 	sts	0x214B, r23	; 0x80214b <tc_tcc1_ovf_callback+0x1>
    1e3e:	08 95       	ret
	} else
#endif
#ifdef TCD0
	if ((uintptr_t) tc == (uintptr_t) & TCD0) {
    1e40:	81 15       	cp	r24, r1
    1e42:	29 e0       	ldi	r18, 0x09	; 9
    1e44:	92 07       	cpc	r25, r18
    1e46:	29 f4       	brne	.+10     	; 0x1e52 <tc_set_overflow_interrupt_callback+0x36>
		tc_tcd0_ovf_callback = callback;
    1e48:	60 93 42 21 	sts	0x2142, r22	; 0x802142 <tc_tcd0_ovf_callback>
    1e4c:	70 93 43 21 	sts	0x2143, r23	; 0x802143 <tc_tcd0_ovf_callback+0x1>
    1e50:	08 95       	ret
	if ((uintptr_t) tc == (uintptr_t) & TCD1) {
		tc_tcd1_ovf_callback = callback;
	} else
#endif
#ifdef TCE0
	if ((uintptr_t) tc == (uintptr_t) & TCE0) {
    1e52:	81 15       	cp	r24, r1
    1e54:	9a 40       	sbci	r25, 0x0A	; 10
    1e56:	21 f4       	brne	.+8      	; 0x1e60 <tc_set_overflow_interrupt_callback+0x44>
		tc_tce0_ovf_callback = callback;
    1e58:	60 93 36 21 	sts	0x2136, r22	; 0x802136 <tc_tce0_ovf_callback>
    1e5c:	70 93 37 21 	sts	0x2137, r23	; 0x802137 <tc_tce0_ovf_callback+0x1>
    1e60:	08 95       	ret

00001e62 <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
    1e62:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
    1e64:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
    1e66:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
    1e68:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
    1e6a:	60 83       	st	Z, r22
	ret                             // Return to caller
    1e6c:	08 95       	ret

00001e6e <__udivmodsi4>:
    1e6e:	a1 e2       	ldi	r26, 0x21	; 33
    1e70:	1a 2e       	mov	r1, r26
    1e72:	aa 1b       	sub	r26, r26
    1e74:	bb 1b       	sub	r27, r27
    1e76:	fd 01       	movw	r30, r26
    1e78:	0d c0       	rjmp	.+26     	; 0x1e94 <__udivmodsi4_ep>

00001e7a <__udivmodsi4_loop>:
    1e7a:	aa 1f       	adc	r26, r26
    1e7c:	bb 1f       	adc	r27, r27
    1e7e:	ee 1f       	adc	r30, r30
    1e80:	ff 1f       	adc	r31, r31
    1e82:	a2 17       	cp	r26, r18
    1e84:	b3 07       	cpc	r27, r19
    1e86:	e4 07       	cpc	r30, r20
    1e88:	f5 07       	cpc	r31, r21
    1e8a:	20 f0       	brcs	.+8      	; 0x1e94 <__udivmodsi4_ep>
    1e8c:	a2 1b       	sub	r26, r18
    1e8e:	b3 0b       	sbc	r27, r19
    1e90:	e4 0b       	sbc	r30, r20
    1e92:	f5 0b       	sbc	r31, r21

00001e94 <__udivmodsi4_ep>:
    1e94:	66 1f       	adc	r22, r22
    1e96:	77 1f       	adc	r23, r23
    1e98:	88 1f       	adc	r24, r24
    1e9a:	99 1f       	adc	r25, r25
    1e9c:	1a 94       	dec	r1
    1e9e:	69 f7       	brne	.-38     	; 0x1e7a <__udivmodsi4_loop>
    1ea0:	60 95       	com	r22
    1ea2:	70 95       	com	r23
    1ea4:	80 95       	com	r24
    1ea6:	90 95       	com	r25
    1ea8:	9b 01       	movw	r18, r22
    1eaa:	ac 01       	movw	r20, r24
    1eac:	bd 01       	movw	r22, r26
    1eae:	cf 01       	movw	r24, r30
    1eb0:	08 95       	ret

00001eb2 <__umulhisi3>:
    1eb2:	a2 9f       	mul	r26, r18
    1eb4:	b0 01       	movw	r22, r0
    1eb6:	b3 9f       	mul	r27, r19
    1eb8:	c0 01       	movw	r24, r0
    1eba:	a3 9f       	mul	r26, r19
    1ebc:	70 0d       	add	r23, r0
    1ebe:	81 1d       	adc	r24, r1
    1ec0:	11 24       	eor	r1, r1
    1ec2:	91 1d       	adc	r25, r1
    1ec4:	b2 9f       	mul	r27, r18
    1ec6:	70 0d       	add	r23, r0
    1ec8:	81 1d       	adc	r24, r1
    1eca:	11 24       	eor	r1, r1
    1ecc:	91 1d       	adc	r25, r1
    1ece:	08 95       	ret

00001ed0 <__muldi3>:
    1ed0:	df 93       	push	r29
    1ed2:	cf 93       	push	r28
    1ed4:	1f 93       	push	r17
    1ed6:	0f 93       	push	r16
    1ed8:	9a 9d       	mul	r25, r10
    1eda:	f0 2d       	mov	r31, r0
    1edc:	21 9f       	mul	r18, r17
    1ede:	f0 0d       	add	r31, r0
    1ee0:	8b 9d       	mul	r24, r11
    1ee2:	f0 0d       	add	r31, r0
    1ee4:	8a 9d       	mul	r24, r10
    1ee6:	e0 2d       	mov	r30, r0
    1ee8:	f1 0d       	add	r31, r1
    1eea:	03 9f       	mul	r16, r19
    1eec:	f0 0d       	add	r31, r0
    1eee:	02 9f       	mul	r16, r18
    1ef0:	e0 0d       	add	r30, r0
    1ef2:	f1 1d       	adc	r31, r1
    1ef4:	4e 9d       	mul	r20, r14
    1ef6:	e0 0d       	add	r30, r0
    1ef8:	f1 1d       	adc	r31, r1
    1efa:	5e 9d       	mul	r21, r14
    1efc:	f0 0d       	add	r31, r0
    1efe:	4f 9d       	mul	r20, r15
    1f00:	f0 0d       	add	r31, r0
    1f02:	7f 93       	push	r23
    1f04:	6f 93       	push	r22
    1f06:	bf 92       	push	r11
    1f08:	af 92       	push	r10
    1f0a:	5f 93       	push	r21
    1f0c:	4f 93       	push	r20
    1f0e:	d5 01       	movw	r26, r10
    1f10:	d0 df       	rcall	.-96     	; 0x1eb2 <__umulhisi3>
    1f12:	8b 01       	movw	r16, r22
    1f14:	ac 01       	movw	r20, r24
    1f16:	d7 01       	movw	r26, r14
    1f18:	cc df       	rcall	.-104    	; 0x1eb2 <__umulhisi3>
    1f1a:	eb 01       	movw	r28, r22
    1f1c:	e8 0f       	add	r30, r24
    1f1e:	f9 1f       	adc	r31, r25
    1f20:	d6 01       	movw	r26, r12
    1f22:	1f d0       	rcall	.+62     	; 0x1f62 <__muldi3_6>
    1f24:	2f 91       	pop	r18
    1f26:	3f 91       	pop	r19
    1f28:	d6 01       	movw	r26, r12
    1f2a:	c3 df       	rcall	.-122    	; 0x1eb2 <__umulhisi3>
    1f2c:	c6 0f       	add	r28, r22
    1f2e:	d7 1f       	adc	r29, r23
    1f30:	e8 1f       	adc	r30, r24
    1f32:	f9 1f       	adc	r31, r25
    1f34:	af 91       	pop	r26
    1f36:	bf 91       	pop	r27
    1f38:	14 d0       	rcall	.+40     	; 0x1f62 <__muldi3_6>
    1f3a:	2f 91       	pop	r18
    1f3c:	3f 91       	pop	r19
    1f3e:	b9 df       	rcall	.-142    	; 0x1eb2 <__umulhisi3>
    1f40:	c6 0f       	add	r28, r22
    1f42:	d7 1f       	adc	r29, r23
    1f44:	e8 1f       	adc	r30, r24
    1f46:	f9 1f       	adc	r31, r25
    1f48:	d6 01       	movw	r26, r12
    1f4a:	b3 df       	rcall	.-154    	; 0x1eb2 <__umulhisi3>
    1f4c:	e6 0f       	add	r30, r22
    1f4e:	f7 1f       	adc	r31, r23
    1f50:	98 01       	movw	r18, r16
    1f52:	be 01       	movw	r22, r28
    1f54:	cf 01       	movw	r24, r30
    1f56:	11 24       	eor	r1, r1
    1f58:	0f 91       	pop	r16
    1f5a:	1f 91       	pop	r17
    1f5c:	cf 91       	pop	r28
    1f5e:	df 91       	pop	r29
    1f60:	08 95       	ret

00001f62 <__muldi3_6>:
    1f62:	a7 df       	rcall	.-178    	; 0x1eb2 <__umulhisi3>
    1f64:	46 0f       	add	r20, r22
    1f66:	57 1f       	adc	r21, r23
    1f68:	c8 1f       	adc	r28, r24
    1f6a:	d9 1f       	adc	r29, r25
    1f6c:	08 f4       	brcc	.+2      	; 0x1f70 <__muldi3_6+0xe>
    1f6e:	31 96       	adiw	r30, 0x01	; 1
    1f70:	08 95       	ret

00001f72 <__umoddi3>:
    1f72:	68 94       	set
    1f74:	01 c0       	rjmp	.+2      	; 0x1f78 <__udivdi3_umoddi3>

00001f76 <__udivdi3>:
    1f76:	e8 94       	clt

00001f78 <__udivdi3_umoddi3>:
    1f78:	8f 92       	push	r8
    1f7a:	9f 92       	push	r9
    1f7c:	cf 93       	push	r28
    1f7e:	df 93       	push	r29
    1f80:	05 d0       	rcall	.+10     	; 0x1f8c <__udivmod64>
    1f82:	df 91       	pop	r29
    1f84:	cf 91       	pop	r28
    1f86:	9f 90       	pop	r9
    1f88:	8f 90       	pop	r8
    1f8a:	08 95       	ret

00001f8c <__udivmod64>:
    1f8c:	88 24       	eor	r8, r8
    1f8e:	99 24       	eor	r9, r9
    1f90:	f4 01       	movw	r30, r8
    1f92:	e4 01       	movw	r28, r8
    1f94:	b0 e4       	ldi	r27, 0x40	; 64
    1f96:	9f 93       	push	r25
    1f98:	aa 27       	eor	r26, r26
    1f9a:	9a 15       	cp	r25, r10
    1f9c:	8b 04       	cpc	r8, r11
    1f9e:	9c 04       	cpc	r9, r12
    1fa0:	ed 05       	cpc	r30, r13
    1fa2:	fe 05       	cpc	r31, r14
    1fa4:	cf 05       	cpc	r28, r15
    1fa6:	d0 07       	cpc	r29, r16
    1fa8:	a1 07       	cpc	r26, r17
    1faa:	98 f4       	brcc	.+38     	; 0x1fd2 <__udivmod64+0x46>
    1fac:	ad 2f       	mov	r26, r29
    1fae:	dc 2f       	mov	r29, r28
    1fb0:	cf 2f       	mov	r28, r31
    1fb2:	fe 2f       	mov	r31, r30
    1fb4:	e9 2d       	mov	r30, r9
    1fb6:	98 2c       	mov	r9, r8
    1fb8:	89 2e       	mov	r8, r25
    1fba:	98 2f       	mov	r25, r24
    1fbc:	87 2f       	mov	r24, r23
    1fbe:	76 2f       	mov	r23, r22
    1fc0:	65 2f       	mov	r22, r21
    1fc2:	54 2f       	mov	r21, r20
    1fc4:	43 2f       	mov	r20, r19
    1fc6:	32 2f       	mov	r19, r18
    1fc8:	22 27       	eor	r18, r18
    1fca:	b8 50       	subi	r27, 0x08	; 8
    1fcc:	31 f7       	brne	.-52     	; 0x1f9a <__udivmod64+0xe>
    1fce:	bf 91       	pop	r27
    1fd0:	27 c0       	rjmp	.+78     	; 0x2020 <__udivmod64+0x94>
    1fd2:	1b 2e       	mov	r1, r27
    1fd4:	bf 91       	pop	r27
    1fd6:	bb 27       	eor	r27, r27
    1fd8:	22 0f       	add	r18, r18
    1fda:	33 1f       	adc	r19, r19
    1fdc:	44 1f       	adc	r20, r20
    1fde:	55 1f       	adc	r21, r21
    1fe0:	66 1f       	adc	r22, r22
    1fe2:	77 1f       	adc	r23, r23
    1fe4:	88 1f       	adc	r24, r24
    1fe6:	99 1f       	adc	r25, r25
    1fe8:	88 1c       	adc	r8, r8
    1fea:	99 1c       	adc	r9, r9
    1fec:	ee 1f       	adc	r30, r30
    1fee:	ff 1f       	adc	r31, r31
    1ff0:	cc 1f       	adc	r28, r28
    1ff2:	dd 1f       	adc	r29, r29
    1ff4:	aa 1f       	adc	r26, r26
    1ff6:	bb 1f       	adc	r27, r27
    1ff8:	8a 14       	cp	r8, r10
    1ffa:	9b 04       	cpc	r9, r11
    1ffc:	ec 05       	cpc	r30, r12
    1ffe:	fd 05       	cpc	r31, r13
    2000:	ce 05       	cpc	r28, r14
    2002:	df 05       	cpc	r29, r15
    2004:	a0 07       	cpc	r26, r16
    2006:	b1 07       	cpc	r27, r17
    2008:	48 f0       	brcs	.+18     	; 0x201c <__udivmod64+0x90>
    200a:	8a 18       	sub	r8, r10
    200c:	9b 08       	sbc	r9, r11
    200e:	ec 09       	sbc	r30, r12
    2010:	fd 09       	sbc	r31, r13
    2012:	ce 09       	sbc	r28, r14
    2014:	df 09       	sbc	r29, r15
    2016:	a0 0b       	sbc	r26, r16
    2018:	b1 0b       	sbc	r27, r17
    201a:	21 60       	ori	r18, 0x01	; 1
    201c:	1a 94       	dec	r1
    201e:	e1 f6       	brne	.-72     	; 0x1fd8 <__udivmod64+0x4c>
    2020:	2e f4       	brtc	.+10     	; 0x202c <__udivmod64+0xa0>
    2022:	94 01       	movw	r18, r8
    2024:	af 01       	movw	r20, r30
    2026:	be 01       	movw	r22, r28
    2028:	cd 01       	movw	r24, r26
    202a:	00 0c       	add	r0, r0
    202c:	08 95       	ret

0000202e <__ashldi3>:
    202e:	0f 93       	push	r16
    2030:	08 30       	cpi	r16, 0x08	; 8
    2032:	90 f0       	brcs	.+36     	; 0x2058 <__ashldi3+0x2a>
    2034:	98 2f       	mov	r25, r24
    2036:	87 2f       	mov	r24, r23
    2038:	76 2f       	mov	r23, r22
    203a:	65 2f       	mov	r22, r21
    203c:	54 2f       	mov	r21, r20
    203e:	43 2f       	mov	r20, r19
    2040:	32 2f       	mov	r19, r18
    2042:	22 27       	eor	r18, r18
    2044:	08 50       	subi	r16, 0x08	; 8
    2046:	f4 cf       	rjmp	.-24     	; 0x2030 <__ashldi3+0x2>
    2048:	22 0f       	add	r18, r18
    204a:	33 1f       	adc	r19, r19
    204c:	44 1f       	adc	r20, r20
    204e:	55 1f       	adc	r21, r21
    2050:	66 1f       	adc	r22, r22
    2052:	77 1f       	adc	r23, r23
    2054:	88 1f       	adc	r24, r24
    2056:	99 1f       	adc	r25, r25
    2058:	0a 95       	dec	r16
    205a:	b2 f7       	brpl	.-20     	; 0x2048 <__ashldi3+0x1a>
    205c:	0f 91       	pop	r16
    205e:	08 95       	ret

00002060 <__ashrdi3>:
    2060:	97 fb       	bst	r25, 7
    2062:	10 f8       	bld	r1, 0

00002064 <__lshrdi3>:
    2064:	16 94       	lsr	r1
    2066:	00 08       	sbc	r0, r0
    2068:	0f 93       	push	r16
    206a:	08 30       	cpi	r16, 0x08	; 8
    206c:	98 f0       	brcs	.+38     	; 0x2094 <__lshrdi3+0x30>
    206e:	08 50       	subi	r16, 0x08	; 8
    2070:	23 2f       	mov	r18, r19
    2072:	34 2f       	mov	r19, r20
    2074:	45 2f       	mov	r20, r21
    2076:	56 2f       	mov	r21, r22
    2078:	67 2f       	mov	r22, r23
    207a:	78 2f       	mov	r23, r24
    207c:	89 2f       	mov	r24, r25
    207e:	90 2d       	mov	r25, r0
    2080:	f4 cf       	rjmp	.-24     	; 0x206a <__lshrdi3+0x6>
    2082:	05 94       	asr	r0
    2084:	97 95       	ror	r25
    2086:	87 95       	ror	r24
    2088:	77 95       	ror	r23
    208a:	67 95       	ror	r22
    208c:	57 95       	ror	r21
    208e:	47 95       	ror	r20
    2090:	37 95       	ror	r19
    2092:	27 95       	ror	r18
    2094:	0a 95       	dec	r16
    2096:	aa f7       	brpl	.-22     	; 0x2082 <__lshrdi3+0x1e>
    2098:	0f 91       	pop	r16
    209a:	08 95       	ret

0000209c <__adddi3>:
    209c:	2a 0d       	add	r18, r10
    209e:	3b 1d       	adc	r19, r11
    20a0:	4c 1d       	adc	r20, r12
    20a2:	5d 1d       	adc	r21, r13
    20a4:	6e 1d       	adc	r22, r14
    20a6:	7f 1d       	adc	r23, r15
    20a8:	80 1f       	adc	r24, r16
    20aa:	91 1f       	adc	r25, r17
    20ac:	08 95       	ret

000020ae <__subdi3>:
    20ae:	2a 19       	sub	r18, r10
    20b0:	3b 09       	sbc	r19, r11
    20b2:	4c 09       	sbc	r20, r12
    20b4:	5d 09       	sbc	r21, r13
    20b6:	6e 09       	sbc	r22, r14
    20b8:	7f 09       	sbc	r23, r15
    20ba:	80 0b       	sbc	r24, r16
    20bc:	91 0b       	sbc	r25, r17
    20be:	08 95       	ret

000020c0 <__cmpdi2_s8>:
    20c0:	00 24       	eor	r0, r0
    20c2:	a7 fd       	sbrc	r26, 7
    20c4:	00 94       	com	r0
    20c6:	2a 17       	cp	r18, r26
    20c8:	30 05       	cpc	r19, r0
    20ca:	40 05       	cpc	r20, r0
    20cc:	50 05       	cpc	r21, r0
    20ce:	60 05       	cpc	r22, r0
    20d0:	70 05       	cpc	r23, r0
    20d2:	80 05       	cpc	r24, r0
    20d4:	90 05       	cpc	r25, r0
    20d6:	08 95       	ret

000020d8 <_exit>:
    20d8:	f8 94       	cli

000020da <__stop_program>:
    20da:	ff cf       	rjmp	.-2      	; 0x20da <__stop_program>
