sorted 0
sorted 0
sorted 0
sorted 0
sorted 0
16.248522
instruction cache misses l1

  l1 cache instruction misses                               675560000

