// Seed: 3722633342
module module_0;
  wire id_1;
  wire id_2;
  ;
  logic [-1 : -1 'd0] id_3;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input uwire id_1,
    input wire id_2,
    inout supply0 id_3,
    output supply1 id_4,
    output wire id_5
);
  wire id_7;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  module_0 modCall_1 ();
  input wire id_4;
  output wire id_3;
  output logic [7:0] id_2;
  input wire id_1;
  assign id_2[1] = id_5 > id_5 ? (1) == 1 : id_4;
endmodule
