<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Sensor de vibração MQTT - Trabalho de conclusão de curso: stm32l4xx_hal_tim_ex.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="CatolicaSC.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Sensor de vibração MQTT - Trabalho de conclusão de curso<span id="projectnumber">&#160;V01</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_8a47de0d9a7b537f24e8ff521c06cbd3.html">STM32L4xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_79464964bc38874f394d0a750525cdb3.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">stm32l4xx_hal_tim_ex.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Header file of TIM HAL Extended module.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="stm32l4xx__hal__def_8h_source.html">stm32l4xx_hal_def.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for stm32l4xx_hal_tim_ex.h:</div>
<div class="dyncontent">
<div class="center"><img src="stm32l4xx__hal__tim__ex_8h__incl.png" border="0" usemap="#astm32l4xx__hal__tim__ex_8h" alt=""/></div>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="stm32l4xx__hal__tim__ex_8h__dep__incl.png" border="0" usemap="#astm32l4xx__hal__tim__ex_8hdep" alt=""/></div>
</div>
</div>
<p><a href="stm32l4xx__hal__tim__ex_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___hall_sensor___init_type_def.html">TIM_HallSensor_InitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM Hall sensor Configuration Structure definition.  <a href="struct_t_i_m___hall_sensor___init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m_ex___break_input_config_type_def.html">TIMEx_BreakInputConfigTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM Break/Break2 input configuration.  <a href="struct_t_i_m_ex___break_input_config_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gae75587fbc90e0c2b17273d0a9f2ad05c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM1_ETR_ADC1_NONE</b>&#160;&#160;&#160;0x00000000U                                           /* !&lt; TIM1_ETR is not connected to any AWD (analog watchdog)*/</td></tr>
<tr class="separator:gae75587fbc90e0c2b17273d0a9f2ad05c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5a7accd83b70cbaf790bd26fd8e4538"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM1_ETR_ADC1_AWD1</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb672043f414e3b80af53f6e695d8a8f">TIM1_OR1_ETR_ADC1_RMP_0</a>                               /* !&lt; TIM1_ETR is connected to ADC1 AWD1 */</td></tr>
<tr class="separator:gaa5a7accd83b70cbaf790bd26fd8e4538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ee5007933efeaae07c745062ffc2776"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM1_ETR_ADC1_AWD2</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8a0005b6512395f886a266b9c44f644">TIM1_OR1_ETR_ADC1_RMP_1</a>                               /* !&lt; TIM1_ETR is connected to ADC1 AWD2 */</td></tr>
<tr class="separator:ga4ee5007933efeaae07c745062ffc2776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a448a71300d1f8f81e6eb0dcc31f15a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM1_ETR_ADC1_AWD3</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gad8a0005b6512395f886a266b9c44f644">TIM1_OR1_ETR_ADC1_RMP_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gabb672043f414e3b80af53f6e695d8a8f">TIM1_OR1_ETR_ADC1_RMP_0</a>)   /* !&lt; TIM1_ETR is connected to ADC1 AWD3 */</td></tr>
<tr class="separator:ga6a448a71300d1f8f81e6eb0dcc31f15a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d3d7a7e977f98110d2833d2feb7236a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM1_TI1_GPIO</b>&#160;&#160;&#160;0x00000000U                                           /* !&lt; TIM1 TI1 is connected to GPIO */</td></tr>
<tr class="separator:ga4d3d7a7e977f98110d2833d2feb7236a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabba4a562a6e0f83acf57807e50de0de4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM1_TI1_COMP1</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga001fc39f08ec583f846e9d2c43ccad24">TIM1_OR1_TI1_RMP</a>                                      /* !&lt; TIM1 TI1 is connected to COMP1 */</td></tr>
<tr class="separator:gabba4a562a6e0f83acf57807e50de0de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5156e463b51b1a7d92e6d87c2be4563a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM1_ETR_GPIO</b>&#160;&#160;&#160;0x00000000U                                           /* !&lt; TIM1_ETR is connected to GPIO */</td></tr>
<tr class="separator:ga5156e463b51b1a7d92e6d87c2be4563a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e3eb3f4f99db6c14b3ce91bebfe8d07"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM1_ETR_COMP1</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca3e052514c680e12126447d91e19545">TIM1_OR2_ETRSEL_0</a>                                     /* !&lt; TIM1_ETR is connected to COMP1 output */</td></tr>
<tr class="separator:ga2e3eb3f4f99db6c14b3ce91bebfe8d07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47b5879b01ba620291663c931486d40c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM2_ITR1_NONE</b>&#160;&#160;&#160;0x00000000U                                           /* !&lt; No internal trigger on TIM2_ITR1 */</td></tr>
<tr class="separator:ga47b5879b01ba620291663c931486d40c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fccb3e45c4107118ec4bd8ae45bd42f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM2_ITR1_USB_SOF</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93ad5a77c7014fe88ebfc4a69d8ebbac">TIM2_OR1_ITR1_RMP</a>                                     /* !&lt; TIM2_ITR1 is connected to USB SOF */</td></tr>
<tr class="separator:ga8fccb3e45c4107118ec4bd8ae45bd42f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e1c800a3f8e7eb60b50f446cf321f7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM2_ETR_GPIO</b>&#160;&#160;&#160;0x00000000U                                           /* !&lt; TIM2_ETR is connected to GPIO */</td></tr>
<tr class="separator:ga05e1c800a3f8e7eb60b50f446cf321f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga906f5f281fa8283e5574b5ec7cb95b62"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM2_ETR_LSE</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47e58f8120c28e0008b40fc2d19ebf2f">TIM2_OR1_ETR1_RMP</a>                                     /* !&lt; TIM2_ETR is connected to LSE */</td></tr>
<tr class="separator:ga906f5f281fa8283e5574b5ec7cb95b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79a125bc7559dc01f8de056e19f11972"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM2_ETR_COMP1</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c7ea71dea5786423b7988f01826f63a">TIM2_OR2_ETRSEL_0</a>                                     /* !&lt; TIM2_ETR is connected to COMP1 output */</td></tr>
<tr class="separator:ga79a125bc7559dc01f8de056e19f11972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11cd0b8d94b5ab46488aa3f2c3769d1f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM2_TI4_GPIO</b>&#160;&#160;&#160;0x00000000U                                           /* !&lt; TIM2 TI4 is connected to GPIO */</td></tr>
<tr class="separator:ga11cd0b8d94b5ab46488aa3f2c3769d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10665a31da680e9c23ff66b4e9f85b1e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM2_TI4_COMP1</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7588d98b96a166d39ea3af92e1946719">TIM2_OR1_TI4_RMP_0</a>                                    /* !&lt; TIM2 TI4 is connected to COMP1 output */</td></tr>
<tr class="separator:ga10665a31da680e9c23ff66b4e9f85b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga203fd51591dbc76d09a12d1ca4e539a1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM15_TI1_GPIO</b>&#160;&#160;&#160;0x00000000U                                           /* !&lt; TIM15 TI1 is connected to GPIO */</td></tr>
<tr class="separator:ga203fd51591dbc76d09a12d1ca4e539a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c2e53cddd14314fdebbd630ce8298d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM15_TI1_LSE</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa76bfd8c341575564a9dbf80be11b818">TIM15_OR1_TI1_RMP</a>                                     /* !&lt; TIM15 TI1 is connected to LSE */</td></tr>
<tr class="separator:gaa4c2e53cddd14314fdebbd630ce8298d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28e4df243cb5161ef41577b1e4eda287"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM15_ENCODERMODE_NONE</b>&#160;&#160;&#160;0x00000000U                                           /* !&lt; No redirection */</td></tr>
<tr class="separator:ga28e4df243cb5161ef41577b1e4eda287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0cd332dff3d142d4c8e99ce5051cfc8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM15_ENCODERMODE_TIM2</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1926214375f168b36bed2031900c55d0">TIM15_OR1_ENCODER_MODE_0</a>                              /* !&lt; TIM2 IC1 and TIM2 IC2 are connected to TIM15 IC1 and TIM15 IC2 respectively */</td></tr>
<tr class="separator:gaa0cd332dff3d142d4c8e99ce5051cfc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4435f9a5d0eb16d1b2b1192ad004392"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM16_TI1_GPIO</b>&#160;&#160;&#160;0x00000000U                                           /* !&lt; TIM16 TI1 is connected to GPIO */</td></tr>
<tr class="separator:gaf4435f9a5d0eb16d1b2b1192ad004392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga671abe85f9feb1fcee7c2bf05e9245cd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM16_TI1_LSI</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7594e3dcaf59a34b5c6fdac1518a425e">TIM16_OR1_TI1_RMP_0</a>                                   /* !&lt; TIM16 TI1 is connected to LSI */</td></tr>
<tr class="separator:ga671abe85f9feb1fcee7c2bf05e9245cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabff23fbb0cd0a7f09de517b0469038b0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM16_TI1_LSE</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga20ec6a97a69d7492a26cc6240d2d9f8f">TIM16_OR1_TI1_RMP_1</a>                                   /* !&lt; TIM16 TI1 is connected to LSE */</td></tr>
<tr class="separator:gabff23fbb0cd0a7f09de517b0469038b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23533444072953152f7e9600db5437a6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM16_TI1_RTC</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20ec6a97a69d7492a26cc6240d2d9f8f">TIM16_OR1_TI1_RMP_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga7594e3dcaf59a34b5c6fdac1518a425e">TIM16_OR1_TI1_RMP_0</a>)           /* !&lt; TIM16 TI1 is connected to RTC wakeup interrupt */</td></tr>
<tr class="separator:ga23533444072953152f7e9600db5437a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga729a1c5fd937111405416cb6dc216162"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_BREAKINPUT_BRK</b>&#160;&#160;&#160;0x00000001U                                      /* !&lt; Timer break input  */</td></tr>
<tr class="separator:ga729a1c5fd937111405416cb6dc216162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2473abcbfc87ad498da670688ae3573d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_BREAKINPUT_BRK2</b>&#160;&#160;&#160;0x00000002U                                      /* !&lt; Timer break2 input */</td></tr>
<tr class="separator:ga2473abcbfc87ad498da670688ae3573d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c925e5a7769a9c0d3bbd15bde096985"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_BREAKINPUTSOURCE_BKIN</b>&#160;&#160;&#160;0x00000001U                               /* !&lt; An external source (GPIO) is connected to the BKIN pin  */</td></tr>
<tr class="separator:ga7c925e5a7769a9c0d3bbd15bde096985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea744fc5a6aa81792611805716d82757"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_BREAKINPUTSOURCE_COMP1</b>&#160;&#160;&#160;0x00000002U                               /* !&lt; The COMP1 output is connected to the break input */</td></tr>
<tr class="separator:gaea744fc5a6aa81792611805716d82757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d172367f5a3845adfda70f2c9de4f46"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_BREAKINPUTSOURCE_COMP2</b>&#160;&#160;&#160;0x00000004U                               /* !&lt; The COMP2 output is connected to the break input */</td></tr>
<tr class="separator:ga0d172367f5a3845adfda70f2c9de4f46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa95a5b76d66c123e6234803f73dcafdb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_BREAKINPUTSOURCE_DISABLE</b>&#160;&#160;&#160;0x00000000U                            /* !&lt; Break input source is disabled */</td></tr>
<tr class="separator:gaa95a5b76d66c123e6234803f73dcafdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf955feb94df5918b6392c0b0a5dbfc45"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_BREAKINPUTSOURCE_ENABLE</b>&#160;&#160;&#160;0x00000001U                            /* !&lt; Break input source is enabled */</td></tr>
<tr class="separator:gaf955feb94df5918b6392c0b0a5dbfc45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74e8fc7221fa7e194acb39794b803334"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_BREAKINPUTSOURCE_POLARITY_LOW</b>&#160;&#160;&#160;0x00000001U                       /* !&lt; Break input source is active low */</td></tr>
<tr class="separator:ga74e8fc7221fa7e194acb39794b803334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0157e9dfd27513767399b58ec78e0693"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_BREAKINPUTSOURCE_POLARITY_HIGH</b>&#160;&#160;&#160;0x00000000U                       /* !&lt; Break input source is active_high */</td></tr>
<tr class="separator:ga0157e9dfd27513767399b58ec78e0693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga272fd7c1bd226d1b6eb26bd21b0fc5d5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_REMAP</b>(__REMAP__)&#160;&#160;&#160;(((__REMAP__) &lt;= (uint32_t)0x0001C01F))</td></tr>
<tr class="separator:ga272fd7c1bd226d1b6eb26bd21b0fc5d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac11038f927b530ed9ff66cbf88b5fe48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___private___macros.html#gac11038f927b530ed9ff66cbf88b5fe48">IS_TIM_BREAKINPUT</a>(__BREAKINPUT__)</td></tr>
<tr class="separator:gac11038f927b530ed9ff66cbf88b5fe48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8206e59b599377ce8abb3d806ffcf5a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___private___macros.html#ga8206e59b599377ce8abb3d806ffcf5a1">IS_TIM_BREAKINPUTSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:ga8206e59b599377ce8abb3d806ffcf5a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafea36303ed2332cea12b392d987649e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___private___macros.html#gafea36303ed2332cea12b392d987649e3">IS_TIM_BREAKINPUTSOURCE_STATE</a>(__STATE__)</td></tr>
<tr class="separator:gafea36303ed2332cea12b392d987649e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga350bdeccbe405fde9ab61b83a53321ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___private___macros.html#ga350bdeccbe405fde9ab61b83a53321ea">IS_TIM_BREAKINPUTSOURCE_POLARITY</a>(__POLARITY__)</td></tr>
<tr class="separator:ga350bdeccbe405fde9ab61b83a53321ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga9edc6a00a673eb7c07b0c3cf86a95169"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32l4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_HallSensor_Init</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, <a class="el" href="struct_t_i_m___hall_sensor___init_type_def.html">TIM_HallSensor_InitTypeDef</a> *sConfig)</td></tr>
<tr class="separator:ga9edc6a00a673eb7c07b0c3cf86a95169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61f3c18eb8fe53b65b55ec855072631d"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32l4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_HallSensor_DeInit</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga61f3c18eb8fe53b65b55ec855072631d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88d9e7c4bc86e1a1190fda06e04552ea"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_HallSensor_MspInit</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga88d9e7c4bc86e1a1190fda06e04552ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac19734439bdfa549b7fb5d85f3c0720d"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_HallSensor_MspDeInit</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:gac19734439bdfa549b7fb5d85f3c0720d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f4bfa2a4b890a2219ca927bbbb455fc"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32l4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_HallSensor_Start</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga9f4bfa2a4b890a2219ca927bbbb455fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga714c2a7a51f4ab61b04df84ab182eb86"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32l4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_HallSensor_Stop</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga714c2a7a51f4ab61b04df84ab182eb86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3e7068c5bc6fc74e016cc8e990cbb02"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32l4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_HallSensor_Start_IT</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:gaf3e7068c5bc6fc74e016cc8e990cbb02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6ab7ab0cada425a8d4deb637bd2ad71"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32l4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_HallSensor_Stop_IT</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:gac6ab7ab0cada425a8d4deb637bd2ad71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d0d063498f6888d61411d56380f5211"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32l4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_HallSensor_Start_DMA</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t *pData, uint16_t Length)</td></tr>
<tr class="separator:ga3d0d063498f6888d61411d56380f5211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab361d1aa6e0eb244886b93908beded6f"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32l4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_HallSensor_Stop_DMA</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:gab361d1aa6e0eb244886b93908beded6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56d25f544564ef28a66dca7ec150de00"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32l4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_OCN_Start</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:ga56d25f544564ef28a66dca7ec150de00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga576cb1c3e40fc49555f232773cb2cdbc"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32l4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_OCN_Stop</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:ga576cb1c3e40fc49555f232773cb2cdbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f4d7c285095d5293b81d2e11cd991af"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32l4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_OCN_Start_IT</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:ga2f4d7c285095d5293b81d2e11cd991af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe91877781dbd7fb9fdd63262e6ea10f"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32l4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_OCN_Stop_IT</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:gabe91877781dbd7fb9fdd63262e6ea10f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf9eba45624d72a463fd0f950cf72964"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32l4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_OCN_Start_DMA</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)</td></tr>
<tr class="separator:gacf9eba45624d72a463fd0f950cf72964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09216649456d28828492740232b275fd"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32l4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_OCN_Stop_DMA</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:ga09216649456d28828492740232b275fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f2b0bb4b66a5acd76eac4e8d32cc498"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32l4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_PWMN_Start</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:ga4f2b0bb4b66a5acd76eac4e8d32cc498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f2e27f3fb6d8f42d998e2071e5f0482"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32l4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_PWMN_Stop</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:ga0f2e27f3fb6d8f42d998e2071e5f0482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82f0b53f6b10e6aafc6835178662c488"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32l4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_PWMN_Start_IT</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:ga82f0b53f6b10e6aafc6835178662c488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13848e20df29fa552ef4f5b69fef20a6"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32l4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_PWMN_Stop_IT</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:ga13848e20df29fa552ef4f5b69fef20a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac525533dc108ee4915ca93d5a43cb3b5"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32l4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_PWMN_Start_DMA</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)</td></tr>
<tr class="separator:gac525533dc108ee4915ca93d5a43cb3b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10afdfdc5eed2e0288ccb969f48bc0e4"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32l4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_PWMN_Stop_DMA</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:ga10afdfdc5eed2e0288ccb969f48bc0e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41e254708b0215a68acb6e0836d4f8ca"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32l4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_OnePulseN_Start</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t OutputChannel)</td></tr>
<tr class="separator:ga41e254708b0215a68acb6e0836d4f8ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf42ab805f75ecece735d600e54cabf83"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32l4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_OnePulseN_Stop</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t OutputChannel)</td></tr>
<tr class="separator:gaf42ab805f75ecece735d600e54cabf83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga297a97004076cee5734510a0dece7665"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32l4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_OnePulseN_Start_IT</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t OutputChannel)</td></tr>
<tr class="separator:ga297a97004076cee5734510a0dece7665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b6f320c18f453054a5409db6b98254e"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32l4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_OnePulseN_Stop_IT</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t OutputChannel)</td></tr>
<tr class="separator:ga5b6f320c18f453054a5409db6b98254e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5802aa4b8b5a79b93b209b0277622ac"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32l4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_ConfigCommutEvent</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t InputTrigger, uint32_t CommutationSource)</td></tr>
<tr class="separator:gab5802aa4b8b5a79b93b209b0277622ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9f5f717a203adafb70e66451b4f0472"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32l4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_ConfigCommutEvent_IT</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t InputTrigger, uint32_t CommutationSource)</td></tr>
<tr class="separator:gad9f5f717a203adafb70e66451b4f0472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ab2af489cfc5783e4ddd76a35edde31"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32l4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_ConfigCommutEvent_DMA</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t InputTrigger, uint32_t CommutationSource)</td></tr>
<tr class="separator:ga6ab2af489cfc5783e4ddd76a35edde31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga056fd97d3be6c60dcfa12963f6ec8aad"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32l4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_MasterConfigSynchronization</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, <a class="el" href="struct_t_i_m___master_config_type_def.html">TIM_MasterConfigTypeDef</a> *sMasterConfig)</td></tr>
<tr class="separator:ga056fd97d3be6c60dcfa12963f6ec8aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4414f3b3dcbed3f21ee3b06d6db9ffa4"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32l4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_ConfigBreakDeadTime</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, <a class="el" href="struct_t_i_m___break_dead_time_config_type_def.html">TIM_BreakDeadTimeConfigTypeDef</a> *sBreakDeadTimeConfig)</td></tr>
<tr class="separator:ga4414f3b3dcbed3f21ee3b06d6db9ffa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cd64073fccb41470171d9599ffb699c"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32l4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_ConfigBreakInput</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t BreakInput, <a class="el" href="struct_t_i_m_ex___break_input_config_type_def.html">TIMEx_BreakInputConfigTypeDef</a> *sBreakInputConfig)</td></tr>
<tr class="separator:ga7cd64073fccb41470171d9599ffb699c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aef10325df17a0d17a3a0a7ebfae383"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32l4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_GroupChannel5</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channels)</td></tr>
<tr class="separator:ga8aef10325df17a0d17a3a0a7ebfae383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga683118282daf3aa2e319eb8eea93af31"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32l4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_RemapConfig</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Remap)</td></tr>
<tr class="separator:ga683118282daf3aa2e319eb8eea93af31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4189b31d2c006ee33f55f8c6eeba930"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_CommutCallback</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:gaa4189b31d2c006ee33f55f8c6eeba930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga971ecdc215921771e56ed2c4944dc0b1"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_CommutHalfCpltCallback</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga971ecdc215921771e56ed2c4944dc0b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d868a55ca7c62c4a5ef85dec514402c"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_BreakCallback</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga2d868a55ca7c62c4a5ef85dec514402c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1efa3cf97c2c2a7b21a25b55ce2c67fa"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_Break2Callback</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga1efa3cf97c2c2a7b21a25b55ce2c67fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69d56afa939909717370413d35311dbd"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="group___t_i_m___exported___types.html#gae0994cf5970e56ca4903e9151f40010c">HAL_TIM_StateTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_HallSensor_GetState</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga69d56afa939909717370413d35311dbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8869a865ab7b9572e5ff29ef920080a7"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="group___t_i_m___exported___types.html#ga1a70fcbe9952e18af5c890e216a15f34">HAL_TIM_ChannelStateTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_GetChannelNState</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t ChannelN)</td></tr>
<tr class="separator:ga8869a865ab7b9572e5ff29ef920080a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf473fa38254d62a74a006a781fe0aeb8"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>TIMEx_DMACommutationCplt</b> (<a class="el" href="group___d_m_a___exported___types.html#ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</a> *hdma)</td></tr>
<tr class="separator:gaf473fa38254d62a74a006a781fe0aeb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65b7244a1ee94cf20081543377ba8d2a"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>TIMEx_DMACommutationHalfCplt</b> (<a class="el" href="group___d_m_a___exported___types.html#ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</a> *hdma)</td></tr>
<tr class="separator:ga65b7244a1ee94cf20081543377ba8d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >Header file of TIM HAL Extended module. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team</dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; Copyright (c) 2017 STMicroelectronics. All rights reserved.</center></h2>
<p >This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </p>
</div></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
</div>
</div>
</div>
</div>
</div>
<hr class="footer"/><address class="footer"><small>
Developed by &#160;<a href="https://www.catolicasc.org.br/">
<img class="footer" src="CatolicaSC.png" alt="Centro universitário Católica de Santa Catarina"/>
</a>
</small></address>
</body>
</html>
