<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p495" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_495{left:774px;bottom:68px;letter-spacing:0.09px;}
#t2_495{left:820px;bottom:68px;letter-spacing:0.11px;}
#t3_495{left:275px;bottom:1141px;letter-spacing:-0.14px;}
#t4_495{left:70px;bottom:1083px;letter-spacing:0.13px;}
#t5_495{left:152px;bottom:1083px;letter-spacing:0.14px;word-spacing:0.01px;}
#t6_495{left:70px;bottom:1059px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t7_495{left:70px;bottom:1042px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#t8_495{left:816px;bottom:1049px;}
#t9_495{left:831px;bottom:1042px;letter-spacing:-0.14px;}
#ta_495{left:70px;bottom:1025px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tb_495{left:70px;bottom:1001px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tc_495{left:70px;bottom:984px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#td_495{left:70px;bottom:961px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#te_495{left:70px;bottom:944px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_495{left:70px;bottom:927px;letter-spacing:-0.15px;word-spacing:-0.75px;}
#tg_495{left:70px;bottom:910px;letter-spacing:-0.18px;word-spacing:-0.39px;}
#th_495{left:70px;bottom:884px;}
#ti_495{left:96px;bottom:888px;letter-spacing:-0.16px;word-spacing:-0.77px;}
#tj_495{left:96px;bottom:871px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tk_495{left:70px;bottom:844px;}
#tl_495{left:96px;bottom:848px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tm_495{left:70px;bottom:802px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tn_495{left:70px;bottom:785px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#to_495{left:70px;bottom:768px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tp_495{left:70px;bottom:744px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tq_495{left:70px;bottom:727px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#tr_495{left:70px;bottom:669px;letter-spacing:0.13px;}
#ts_495{left:152px;bottom:669px;letter-spacing:0.15px;word-spacing:0.01px;}
#tt_495{left:70px;bottom:646px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tu_495{left:70px;bottom:629px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tv_495{left:70px;bottom:606px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tw_495{left:70px;bottom:590px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tx_495{left:70px;bottom:573px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ty_495{left:70px;bottom:556px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tz_495{left:70px;bottom:533px;letter-spacing:-0.14px;word-spacing:-0.63px;}
#t10_495{left:70px;bottom:516px;letter-spacing:-0.16px;word-spacing:-0.88px;}
#t11_495{left:70px;bottom:499px;letter-spacing:-0.14px;word-spacing:-1.11px;}
#t12_495{left:70px;bottom:483px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t13_495{left:70px;bottom:466px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t14_495{left:70px;bottom:443px;letter-spacing:-0.17px;word-spacing:-1.16px;}
#t15_495{left:70px;bottom:426px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t16_495{left:70px;bottom:409px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t17_495{left:70px;bottom:393px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t18_495{left:70px;bottom:376px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t19_495{left:70px;bottom:359px;letter-spacing:-0.15px;word-spacing:-1.07px;}
#t1a_495{left:70px;bottom:342px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1b_495{left:70px;bottom:319px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1c_495{left:70px;bottom:302px;letter-spacing:-0.15px;word-spacing:-0.49px;}

.s1_495{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_495{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_495{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_495{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_495{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s6_495{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts495" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg495Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg495" style="-webkit-user-select: none;"><object width="935" height="1210" data="495/495.svg" type="image/svg+xml" id="pdf495" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_495" class="t s1_495">Vol. 3A </span><span id="t2_495" class="t s1_495">14-11 </span>
<span id="t3_495" class="t s2_495">SYSTEM PROGRAMMING FOR INSTRUCTION SET EXTENSIONS AND PROCESSOR EXTENDED STATES </span>
<span id="t4_495" class="t s3_495">14.8.1 </span><span id="t5_495" class="t s3_495">Intel® Advanced Vector Extensions (Intel® AVX) </span>
<span id="t6_495" class="t s4_495">Intel AVX instructions comprises of 256-bit and 128-bit instructions that operates on 256-bit YMM registers. The </span>
<span id="t7_495" class="t s4_495">XSAVE feature set allows software to save and restore the state of these registers. See Chapter 13 of the Intel </span>
<span id="t8_495" class="t s5_495">® </span>
<span id="t9_495" class="t s4_495">64 </span>
<span id="ta_495" class="t s4_495">and IA-32 Architectures Software Developer’s Manual, Volume 1. </span>
<span id="tb_495" class="t s4_495">For processors that support YMM states, the YMM state exists in all operating modes. However, the available </span>
<span id="tc_495" class="t s4_495">instruction interfaces to access YMM states may vary in different modes. </span>
<span id="td_495" class="t s4_495">Operating systems must use the XSAVE feature set for YMM state management. The XSAVE feature set also </span>
<span id="te_495" class="t s4_495">provides flexible and efficient interface to manage XMM/MXCSR states and x87 FPU states in conjunction with </span>
<span id="tf_495" class="t s4_495">newer processor extended states like YMM states. Operating systems may need to be aware of the following when </span>
<span id="tg_495" class="t s4_495">supporting AVX. </span>
<span id="th_495" class="t s6_495">• </span><span id="ti_495" class="t s4_495">Saving/Restoring AVX state in non-compacted format without SSE state will also save/restore MXCSR even </span>
<span id="tj_495" class="t s4_495">though MXCSR is not part of AVX state. This does not happen when compacted format is used. </span>
<span id="tk_495" class="t s6_495">• </span><span id="tl_495" class="t s4_495">Few AVX instructions such as VZEROUPPER/VZEROALL may operate on future expansion of YMM registers. </span>
<span id="tm_495" class="t s4_495">An operating system must enable its YMM state management to support AVX and any 256-bit extensions that </span>
<span id="tn_495" class="t s4_495">operate on YMM registers. Otherwise, an attempt to execute an instruction in AVX extensions (including an </span>
<span id="to_495" class="t s4_495">enhanced 128-bit SIMD instructions using VEX encoding) will cause a #UD exception. </span>
<span id="tp_495" class="t s4_495">AVX instructions may generate SIMD floating-point exceptions. An OS must enable SIMD floating-point exception </span>
<span id="tq_495" class="t s4_495">support by setting CR4.OSXMMEXCPT[bit 10]=1. </span>
<span id="tr_495" class="t s3_495">14.8.2 </span><span id="ts_495" class="t s3_495">Intel® Advanced Vector Extensions 512 (Intel® AVX-512) </span>
<span id="tt_495" class="t s4_495">Intel AVX-512 instructions are encoded using EVEX prefix. The EVEX encoding scheme can support 512-bit, 256- </span>
<span id="tu_495" class="t s4_495">bit and 128-bit instructions that operate on opmask, ZMM, YMM, and XMM registers. </span>
<span id="tv_495" class="t s4_495">For processors that support the Intel AVX-512 family of instructions, the extended processor states (ZMM and </span>
<span id="tw_495" class="t s4_495">opmask registers) exist in all operating modes. However, the access to these states may vary in different modes. </span>
<span id="tx_495" class="t s4_495">The processor's support for instruction extensions that employ EVEX prefix encoding is independent of the </span>
<span id="ty_495" class="t s4_495">processor's support for using XSAVE feature set on those states. </span>
<span id="tz_495" class="t s4_495">Instructions requiring EVEX prefix encoding are generally supported in 64-bit, 32-bit modes, and 16-bit protected </span>
<span id="t10_495" class="t s4_495">mode. They are not supported in Real mode, Virtual-8086 mode or entering into SMM mode. Note that bits MAXVL- </span>
<span id="t11_495" class="t s4_495">1:256 (511:256) of ZMM register state are maintained across transitions into and out of these modes. Because the </span>
<span id="t12_495" class="t s4_495">XSAVE feature set instruction can operate in all operating modes, it is possible that the processor's ZMM register </span>
<span id="t13_495" class="t s4_495">state can be modified by software in any operating mode by executing XRSTOR. </span>
<span id="t14_495" class="t s4_495">Operating systems must use the XSAVE/XRSTOR/XSAVEOPT instructions for ZMM and opmask state management. </span>
<span id="t15_495" class="t s4_495">An OS must enable its ZMM and opmask state management to support Intel AVX-512 Foundation instructions. </span>
<span id="t16_495" class="t s4_495">Otherwise, an attempt to execute an instruction in Intel AVX-512 Foundation instructions (including a scalar 128- </span>
<span id="t17_495" class="t s4_495">bit SIMD instructions using EVEX encoding) will cause a #UD exception. An operating system, which enables the </span>
<span id="t18_495" class="t s4_495">AVX-512 state to support Intel AVX-512 Foundation instructions, is also sufficient to support the rest of the Intel </span>
<span id="t19_495" class="t s4_495">AVX-512 family of instructions. Note that even though ZMM8-ZMM31 are not accessible in 32 bit mode, a 32 bit OS </span>
<span id="t1a_495" class="t s4_495">is still required to allocate memory for the entire ZMM state. </span>
<span id="t1b_495" class="t s4_495">Intel AVX-512 Foundation instructions may generate SIMD floating-point exceptions. An OS must enable SIMD </span>
<span id="t1c_495" class="t s4_495">floating-point exception support by setting CR4.OSXMMEXCPT[bit 10]=1. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
