[Project]
Current Flow=Generic
VCS=0
version=1
Current Config=compile

[Configurations]
compile=sum_compl_unbit

[Library]
sum_compl_unbit=.\sum_compl_unbit.LIB

[$LibMap$]
sum_compl_unbit=.
Active_lib=

[Settings]
FLOW_TYPE=HDL
LANGUAGE=VHDL
REFRESH_FLOW=1
FLOWTOOLS=NONE
FAMILY=

[Files]
/sum_compl_unbit.vhd=-1

[Files.Data]
.\src\sum_compl_unbit.vhd=VHDL Source Code

[HierarchyViewer]
SortInfo=u
HierarchyInformation=sum_compl_unbit|arhsum_compl_unbit|0    
ShowHide=ShowTopLevel
Selected=
