create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 2 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0 ]]
set_property port_width 5 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_input_ctrl_chan_count][0]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_input_ctrl_chan_count][1]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_input_ctrl_chan_count][2]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_input_ctrl_chan_count][3]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_input_ctrl_chan_count][4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 6 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_input_ctrl_index][0]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_input_ctrl_index][1]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_input_ctrl_index][2]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_input_ctrl_index][3]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_input_ctrl_index][4]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_input_ctrl_index][5]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_output_data_i][0]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_output_data_i][1]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_output_data_i][2]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_output_data_i][3]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_output_data_i][4]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_output_data_i][5]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_output_data_i][6]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_output_data_i][7]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_output_data_i][8]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_output_data_i][9]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_output_data_i][10]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_output_data_i][11]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_output_data_i][12]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_output_data_i][13]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_output_data_i][14]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_output_data_i][15]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_output_data_i][16]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_output_data_i][17]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_output_data_i][18]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_output_data_i][19]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_output_data_i][20]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_output_data_i][21]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_output_data_i][22]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_output_data_i][23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_input_data_i][0]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_input_data_i][1]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_input_data_i][2]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_input_data_i][3]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_input_data_i][4]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_input_data_i][5]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_input_data_i][6]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_input_data_i][7]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_input_data_i][8]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_input_data_i][9]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_input_data_i][10]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_input_data_i][11]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_input_data_i][12]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_input_data_i][13]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_input_data_i][14]} {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_input_data_i][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_fifo_rd_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_input_ctrl_last]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_input_ctrl_tx_active]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_input_ctrl_valid]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_output_active]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {i_system_wrapper/system_i/ecm/inst/g_synthesizer.g_synthesizer_debug.i_debug/w_unpacked_synthesizer[w_synthesizer16_output_valid]} ]]

set_property target_constrs_file system_constr.xdc [current_fileset -constrset]
save_constraints -force
