Date: Thu, 8 Aug 2002 10:33:42 +0200 (CEST)
From: Roland Kuhn <>
Subject: Re: kernel BUG at tg3.c:1557
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Lkml-Link: https://lkml.org/lkml/2002/8/8/34

On Wed, 7 Aug 2002, David S. Miller wrote:
>    From: Roland Kuhn <rkuhn@e18.physik.tu-muenchen.de>
>    Date: Thu, 8 Aug 2002 00:10:31 +0200 (CEST)
> 
>    Since the insertion of a dummy write solved the problem, I would say it's 
>    the chipset's PCI reordering, which is malfunctioning in the 2466.
> 
> Roland can you retry using this patch?  The difference from
> my previous one is that when we use the indirect register
> writing of the mailbox registers, we offset into the GRCMBOX
> area of the chip registers.
> 
> This seems to be how Broadcom's driver does indirect accesses
> to mailbox registers.
> 
Will try in a minute. Do I understand it correctly, that only the mailbox 
writes must be done this way? And how do the pci_write_config_dword() 
functions ensure the right ordering? (Sorry, it was late yesterday and I 
somehow didn't find the definition of pci_*_config_*().)
Ciao,
					Roland
+---------------------------+-------------------------+
|    TU Muenchen            |                         |
|    Physik-Department E18  |  Raum    3558           |
|    James-Franck-Str.      |  Telefon 089/289-12592  |
|    85747 Garching         |                         |
+---------------------------+-------------------------+
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  
http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  
http://www.tux.org/lkml/