<stg><name>axil_conv2D_Pipeline_loop_n</name>


<trans_list>

<trans id="73" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="4" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="6" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="7" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="14" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %n = alloca i32 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %max_out, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %image_out, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %max_out, void @empty_2, i32 0, i32 0, void @empty_10, i32 1, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %image_out, void @empty_2, i32 0, i32 0, void @empty_10, i32 1, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:5 %store_ln62 = store i2 0, i2 %n

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.cond68

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.cond68:0 %n_1 = load i2 %n

]]></Node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="2">
<![CDATA[
for.cond68:3 %zext_ln63 = zext i2 %n_1

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
for.cond68:5 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %n_1, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond68:8 %image_out_addr = getelementptr i16 %image_out, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="image_out_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="13">
<![CDATA[
for.cond68:9 %image_out_load = load i13 %image_out_addr

]]></Node>
<StgValue><ssdm name="image_out_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.cond68:6 %or_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="2">
<![CDATA[
for.cond68:7 %zext_ln63_2 = zext i2 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln63_2"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="13">
<![CDATA[
for.cond68:9 %image_out_load = load i13 %image_out_addr

]]></Node>
<StgValue><ssdm name="image_out_load"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond68:10 %image_out_addr_1 = getelementptr i16 %image_out, i64 0, i64 %zext_ln63_2

]]></Node>
<StgValue><ssdm name="image_out_addr_1"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="13">
<![CDATA[
for.cond68:11 %image_out_load_1 = load i13 %image_out_addr_1

]]></Node>
<StgValue><ssdm name="image_out_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.cond68:1 %specpipeline_ln62 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_10

]]></Node>
<StgValue><ssdm name="specpipeline_ln62"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.cond68:2 %specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln62"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="2">
<![CDATA[
for.cond68:4 %zext_ln63_1 = zext i2 %n_1

]]></Node>
<StgValue><ssdm name="zext_ln63_1"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="13">
<![CDATA[
for.cond68:11 %image_out_load_1 = load i13 %image_out_addr_1

]]></Node>
<StgValue><ssdm name="image_out_load_1"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.cond68:12 %icmp_ln63 = icmp_slt  i16 %image_out_load, i16 %image_out_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond68:13 %br_ln63 = br i1 %icmp_ln63, void %if.end92, void %if.then82

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.end92:0 %add_ln66 = add i7 %zext_ln63_1, i7 86

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="7">
<![CDATA[
if.end92:1 %zext_ln66 = zext i7 %add_ln66

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end92:4 %image_out_addr_2 = getelementptr i16 %image_out, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="image_out_addr_2"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="13">
<![CDATA[
if.end92:5 %image_out_load_2 = load i13 %image_out_addr_2

]]></Node>
<StgValue><ssdm name="image_out_load_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="42" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="16" op_1_bw="13" op_2_bw="0">
<![CDATA[
if.then82:0 %store_ln64 = store i16 %image_out_load_1, i13 %image_out_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="13">
<![CDATA[
if.end92:7 %image_out_load_3 = load i13 %image_out_addr_3

]]></Node>
<StgValue><ssdm name="image_out_load_3"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end92:8 %icmp_ln66 = icmp_slt  i16 %image_out_load_2, i16 %image_out_load_3

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end92:9 %br_ln66 = br i1 %icmp_ln66, void %if.end117, void %if.then105

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="46" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="16" op_1_bw="13" op_2_bw="0">
<![CDATA[
if.then82:0 %store_ln64 = store i16 %image_out_load_1, i13 %image_out_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
if.then82:1 %br_ln65 = br void %if.end92

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="16" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then105:0 %store_ln67 = store i16 %image_out_load_3, i13 %image_out_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="49" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.end92:2 %add_ln66_1 = add i7 %zext_ln63_1, i7 87

]]></Node>
<StgValue><ssdm name="add_ln66_1"/></StgValue>
</operation>

<operation id="50" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="7">
<![CDATA[
if.end92:3 %zext_ln66_1 = zext i7 %add_ln66_1

]]></Node>
<StgValue><ssdm name="zext_ln66_1"/></StgValue>
</operation>

<operation id="51" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="13">
<![CDATA[
if.end92:5 %image_out_load_2 = load i13 %image_out_addr_2

]]></Node>
<StgValue><ssdm name="image_out_load_2"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end92:6 %image_out_addr_3 = getelementptr i16 %image_out, i64 0, i64 %zext_ln66_1

]]></Node>
<StgValue><ssdm name="image_out_addr_3"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="13">
<![CDATA[
if.end92:7 %image_out_load_3 = load i13 %image_out_addr_3

]]></Node>
<StgValue><ssdm name="image_out_load_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="54" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="16" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then105:0 %store_ln67 = store i16 %image_out_load_3, i13 %image_out_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
if.then105:1 %br_ln68 = br void %if.end117

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
if.end117:0 %image_out_load_4 = load i13 %image_out_addr

]]></Node>
<StgValue><ssdm name="image_out_load_4"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="57" st_id="9" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
if.end117:0 %image_out_load_4 = load i13 %image_out_addr

]]></Node>
<StgValue><ssdm name="image_out_load_4"/></StgValue>
</operation>

<operation id="58" st_id="9" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
if.end117:1 %image_out_load_5 = load i13 %image_out_addr_2

]]></Node>
<StgValue><ssdm name="image_out_load_5"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="59" st_id="10" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
if.end117:1 %image_out_load_5 = load i13 %image_out_addr_2

]]></Node>
<StgValue><ssdm name="image_out_load_5"/></StgValue>
</operation>

<operation id="60" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end117:2 %icmp_ln69 = icmp_slt  i16 %image_out_load_4, i16 %image_out_load_5

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="61" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end117:3 %br_ln69 = br i1 %icmp_ln69, void %for.inc148, void %if.then128

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="62" st_id="11" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="16" op_1_bw="13" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then128:0 %store_ln70 = store i16 %image_out_load_5, i13 %image_out_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="63" st_id="12" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="16" op_1_bw="13" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then128:0 %store_ln70 = store i16 %image_out_load_5, i13 %image_out_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="64" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
if.then128:1 %br_ln71 = br void %for.inc148

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="65" st_id="12" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="13" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc148:1 %image_out_load_6 = load i13 %image_out_addr

]]></Node>
<StgValue><ssdm name="image_out_load_6"/></StgValue>
</operation>

<operation id="66" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc148:4 %store_ln62 = store i2 2, i2 %n

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="67" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="1">
<![CDATA[
for.inc148:0 %zext_ln72 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln72"/></StgValue>
</operation>

<operation id="68" st_id="13" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="13" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc148:1 %image_out_load_6 = load i13 %image_out_addr

]]></Node>
<StgValue><ssdm name="image_out_load_6"/></StgValue>
</operation>

<operation id="69" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc148:2 %max_out_addr = getelementptr i16 %max_out, i64 0, i64 %zext_ln72

]]></Node>
<StgValue><ssdm name="max_out_addr"/></StgValue>
</operation>

<operation id="70" st_id="13" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
for.inc148:3 %store_ln72 = store i16 %image_out_load_6, i11 %max_out_addr

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="71" st_id="14" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
for.inc148:3 %store_ln72 = store i16 %image_out_load_6, i11 %max_out_addr

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="72" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
for.inc148:5 %br_ln62 = br void %for.cond68

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
