Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/student/Desktop/ooo/S1063697Lab1/S1063697Lab1_tb_isim_beh.exe -prj C:/Users/student/Desktop/ooo/S1063697Lab1/S1063697Lab1_tb_beh.prj work.S1063697Lab1_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/student/Desktop/ooo/S1063697Lab1/../../../Downloads/adder_4bit.v" into library work
Analyzing Verilog file "C:/Users/student/Desktop/ooo/S1063697Lab1/S1063697Lab1.v" into library work
Analyzing Verilog file "C:/Users/student/Desktop/ooo/S1063697Lab1/S1063697Lab1_tb.v" into library work
WARNING:HDLCompiler:568 - "C:/Users/student/Desktop/ooo/S1063697Lab1/S1063697Lab1_tb.v" Line 48: Constant value is truncated to fit in <8> bits.
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module FA
Compiling module adder_4bit
Compiling module S1063697Lab1
Compiling module S1063697Lab1_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable C:/Users/student/Desktop/ooo/S1063697Lab1/S1063697Lab1_tb_isim_beh.exe
Fuse Memory Usage: 29136 KB
Fuse CPU Usage: 327 ms
