PPA Report for delayed_reset_counter.v (Module: delayed_reset_counter)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 1
FF Count: 21
IO Count: 10
Cell Count: 42

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1064.96 MHz
Reg-to-Reg Critical Path Delay: 0.692 ns

POWER METRICS:
-------------
Total Power Consumption: 0.456 W
