Model,Backend,Target,Setup Cycles,Run Cycles,Deinit Cycles,Total Cycles,Total ROM,Total RAM,ROM read-only,ROM code,RAM zero-init data,RAM stack,RAM heap,Reason
sine_model,tvmaot,etiss,59.0,1373.0,41.0,1708.0,48410.0,4648.0,4128.0,44270.0,1200.0,696.0,1032.0,
sine_model,ireevmvx,etiss,319398.0,680483.0,22153.0,1022269.0,458028.0,106772.0,58192.0,399824.0,1196.0,21420.0,78296.0,
sine_model,ireevmvx_inline,etiss,53352.0,186888.0,18583.0,259058.0,421892.0,22696.0,45784.0,376096.0,1160.0,10508.0,6464.0,
sine_model,ireellvm,etiss,154684.0,39504.0,19257.0,213680.0,421452.0,90624.0,50768.0,370672.0,1196.0,12352.0,72280.0,
sine_model,ireellvm_inline,etiss,,,,,,,,,,,,AssertionError @ BUILD
sine_model,ireellvmc,etiss,58147.0,32125.0,18930.0,109437.0,192442.0,89808.0,24688.0,167742.0,1196.0,12016.0,71816.0,
sine_model,ireellvmc_inline,etiss,,,,,,,,,,,,AssertionError @ BUILD
