{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "6fa5db70-5922-4bfb-8d65-cdadf5b1e990",
   "metadata": {},
   "outputs": [],
   "source": [
    "import sys\n",
    "import os\n",
    "import pandas as pd\n",
    "sys.path.append('../../../py_pkg')\n",
    "import platform_designer as qpd\n",
    "import pd_ip.pd_ip as pd_ip\n",
    "from pd_ip.custom_ips import niosv_aes\n",
    "import pd_ip.quartus_ips as quartus_ips\n",
    "from analysis import tunable_tdc_sweeper as tts\n",
    "import time"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "71869e2d-dc3f-46a2-8421-ca2302c7d6a7",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Imported from /root/PL-Sensor-Intel/EXPERIMENTS/quartus_projects/niosv_aes/qsys_headers/hps_0.h\n",
      "COMPONENT_NAME: DMA_to_SDRAM\n",
      "\tCSR_COMPONENT_TYPE : altera_msgdma\n",
      "\tCOMPONENT_TYPE : altera_msgdma\n",
      "\tCSR_COMPONENT_NAME : DMA_to_SDRAM\n",
      "\tCSR_BASE : 64\n",
      "\tCSR_SPAN : 32\n",
      "\tCSR_END : 95\n",
      "\tCSR_IRQ : 1\n",
      "\tCSR_BURST_ENABLE : 1\n",
      "\tCSR_BURST_WRAPPING_SUPPORT : 1\n",
      "\tCSR_CHANNEL_ENABLE : 0\n",
      "\tCSR_CHANNEL_ENABLE_DERIVED : 0\n",
      "\tCSR_CHANNEL_WIDTH : 8\n",
      "\tCSR_DATA_FIFO_DEPTH : 2048\n",
      "\tCSR_DATA_WIDTH : 256\n",
      "\tCSR_DESCRIPTOR_FIFO_DEPTH : 32\n",
      "\tCSR_DMA_MODE : 2\n",
      "\tCSR_ENHANCED_FEATURES : 0\n",
      "\tCSR_ERROR_ENABLE : 0\n",
      "\tCSR_ERROR_ENABLE_DERIVED : 0\n",
      "\tCSR_ERROR_WIDTH : 8\n",
      "\tCSR_MAX_BURST_COUNT : 8\n",
      "\tCSR_MAX_BYTE : 65536\n",
      "\tCSR_MAX_STRIDE : 1\n",
      "\tCSR_PACKET_ENABLE : 0\n",
      "\tCSR_PACKET_ENABLE_DERIVED : 0\n",
      "\tCSR_PREFETCHER_ENABLE : 0\n",
      "\tCSR_PROGRAMMABLE_BURST_ENABLE : 0\n",
      "\tCSR_RESPONSE_PORT : 2\n",
      "\tCSR_STRIDE_ENABLE : 0\n",
      "\tCSR_STRIDE_ENABLE_DERIVED : 0\n",
      "\tCSR_TRANSFER_TYPE : Full Word Accesses Only\n",
      "\tDESCRIPTOR_SLAVE_COMPONENT_TYPE : altera_msgdma\n",
      "\tDESCRIPTOR_SLAVE_COMPONENT_NAME : DMA_to_SDRAM\n",
      "\tDESCRIPTOR_SLAVE_BASE : 96\n",
      "\tDESCRIPTOR_SLAVE_SPAN : 16\n",
      "\tDESCRIPTOR_SLAVE_END : 111\n",
      "\tDESCRIPTOR_SLAVE_BURST_ENABLE : 1\n",
      "\tDESCRIPTOR_SLAVE_BURST_WRAPPING_SUPPORT : 1\n",
      "\tDESCRIPTOR_SLAVE_CHANNEL_ENABLE : 0\n",
      "\tDESCRIPTOR_SLAVE_CHANNEL_ENABLE_DERIVED : 0\n",
      "\tDESCRIPTOR_SLAVE_CHANNEL_WIDTH : 8\n",
      "\tDESCRIPTOR_SLAVE_DATA_FIFO_DEPTH : 2048\n",
      "\tDESCRIPTOR_SLAVE_DATA_WIDTH : 256\n",
      "\tDESCRIPTOR_SLAVE_DESCRIPTOR_FIFO_DEPTH : 32\n",
      "\tDESCRIPTOR_SLAVE_DMA_MODE : 2\n",
      "\tDESCRIPTOR_SLAVE_ENHANCED_FEATURES : 0\n",
      "\tDESCRIPTOR_SLAVE_ERROR_ENABLE : 0\n",
      "\tDESCRIPTOR_SLAVE_ERROR_ENABLE_DERIVED : 0\n",
      "\tDESCRIPTOR_SLAVE_ERROR_WIDTH : 8\n",
      "\tDESCRIPTOR_SLAVE_MAX_BURST_COUNT : 8\n",
      "\tDESCRIPTOR_SLAVE_MAX_BYTE : 65536\n",
      "\tDESCRIPTOR_SLAVE_MAX_STRIDE : 1\n",
      "\tDESCRIPTOR_SLAVE_PACKET_ENABLE : 0\n",
      "\tDESCRIPTOR_SLAVE_PACKET_ENABLE_DERIVED : 0\n",
      "\tDESCRIPTOR_SLAVE_PREFETCHER_ENABLE : 0\n",
      "\tDESCRIPTOR_SLAVE_PROGRAMMABLE_BURST_ENABLE : 0\n",
      "\tDESCRIPTOR_SLAVE_RESPONSE_PORT : 2\n",
      "\tDESCRIPTOR_SLAVE_STRIDE_ENABLE : 0\n",
      "\tDESCRIPTOR_SLAVE_STRIDE_ENABLE_DERIVED : 0\n",
      "\tDESCRIPTOR_SLAVE_TRANSFER_TYPE : Full Word Accesses Only\n",
      "COMPONENT_NAME: theta_pll_reconfig\n",
      "\tCOMPONENT_TYPE : altera_pll_reconfig\n",
      "\tCOMPONENT_NAME : theta_pll_reconfig\n",
      "\tBASE : 16777472\n",
      "\tSPAN : 256\n",
      "\tEND : 16777727\n",
      "COMPONENT_NAME: theta_pll_reset_pio\n",
      "\tCOMPONENT_TYPE : altera_avalon_pio\n",
      "\tCOMPONENT_NAME : theta_pll_reset_pio\n",
      "\tBASE : 16777728\n",
      "\tSPAN : 16\n",
      "\tEND : 16777743\n",
      "\tBIT_CLEARING_EDGE_REGISTER : 0\n",
      "\tBIT_MODIFYING_OUTPUT_REGISTER : 0\n",
      "\tCAPTURE : 0\n",
      "\tDATA_WIDTH : 32\n",
      "\tDO_TEST_BENCH_WIRING : 0\n",
      "\tDRIVEN_SIM_VALUE : 0\n",
      "\tEDGE_TYPE : NONE\n",
      "\tFREQ : 100000000\n",
      "\tHAS_IN : 0\n",
      "\tHAS_OUT : 1\n",
      "\tHAS_TRI : 0\n",
      "\tIRQ_TYPE : NONE\n",
      "\tRESET_VALUE : 0\n",
      "COMPONENT_NAME: theta_locked\n",
      "\tCOMPONENT_TYPE : altera_avalon_pio\n",
      "\tCOMPONENT_NAME : theta_locked\n",
      "\tBASE : 16777984\n",
      "\tSPAN : 16\n",
      "\tEND : 16777999\n",
      "\tBIT_CLEARING_EDGE_REGISTER : 0\n",
      "\tBIT_MODIFYING_OUTPUT_REGISTER : 0\n",
      "\tCAPTURE : 0\n",
      "\tDATA_WIDTH : 32\n",
      "\tDO_TEST_BENCH_WIRING : 0\n",
      "\tDRIVEN_SIM_VALUE : 0\n",
      "\tEDGE_TYPE : NONE\n",
      "\tFREQ : 100000000\n",
      "\tHAS_IN : 1\n",
      "\tHAS_OUT : 0\n",
      "\tHAS_TRI : 0\n",
      "\tIRQ_TYPE : NONE\n",
      "\tRESET_VALUE : 0\n",
      "COMPONENT_NAME: phi_pll_reconfig\n",
      "\tCOMPONENT_TYPE : altera_pll_reconfig\n",
      "\tCOMPONENT_NAME : phi_pll_reconfig\n",
      "\tBASE : 16778240\n",
      "\tSPAN : 256\n",
      "\tEND : 16778495\n",
      "COMPONENT_NAME: phi_pll_reset_pio\n",
      "\tCOMPONENT_TYPE : altera_avalon_pio\n",
      "\tCOMPONENT_NAME : phi_pll_reset_pio\n",
      "\tBASE : 16778496\n",
      "\tSPAN : 16\n",
      "\tEND : 16778511\n",
      "\tBIT_CLEARING_EDGE_REGISTER : 0\n",
      "\tBIT_MODIFYING_OUTPUT_REGISTER : 0\n",
      "\tCAPTURE : 0\n",
      "\tDATA_WIDTH : 32\n",
      "\tDO_TEST_BENCH_WIRING : 0\n",
      "\tDRIVEN_SIM_VALUE : 0\n",
      "\tEDGE_TYPE : NONE\n",
      "\tFREQ : 100000000\n",
      "\tHAS_IN : 0\n",
      "\tHAS_OUT : 1\n",
      "\tHAS_TRI : 0\n",
      "\tIRQ_TYPE : NONE\n",
      "\tRESET_VALUE : 0\n",
      "COMPONENT_NAME: phi_locked\n",
      "\tCOMPONENT_TYPE : altera_avalon_pio\n",
      "\tCOMPONENT_NAME : phi_locked\n",
      "\tBASE : 16778752\n",
      "\tSPAN : 16\n",
      "\tEND : 16778767\n",
      "\tBIT_CLEARING_EDGE_REGISTER : 0\n",
      "\tBIT_MODIFYING_OUTPUT_REGISTER : 0\n",
      "\tCAPTURE : 0\n",
      "\tDATA_WIDTH : 32\n",
      "\tDO_TEST_BENCH_WIRING : 0\n",
      "\tDRIVEN_SIM_VALUE : 0\n",
      "\tEDGE_TYPE : NONE\n",
      "\tFREQ : 100000000\n",
      "\tHAS_IN : 1\n",
      "\tHAS_OUT : 0\n",
      "\tHAS_TRI : 0\n",
      "\tIRQ_TYPE : NONE\n",
      "\tRESET_VALUE : 0\n",
      "COMPONENT_NAME: tdc_reset_pio\n",
      "\tCOMPONENT_TYPE : altera_avalon_pio\n",
      "\tCOMPONENT_NAME : tdc_reset_pio\n",
      "\tBASE : 16779264\n",
      "\tSPAN : 16\n",
      "\tEND : 16779279\n",
      "\tBIT_CLEARING_EDGE_REGISTER : 0\n",
      "\tBIT_MODIFYING_OUTPUT_REGISTER : 0\n",
      "\tCAPTURE : 0\n",
      "\tDATA_WIDTH : 32\n",
      "\tDO_TEST_BENCH_WIRING : 0\n",
      "\tDRIVEN_SIM_VALUE : 0\n",
      "\tEDGE_TYPE : NONE\n",
      "\tFREQ : 100000000\n",
      "\tHAS_IN : 0\n",
      "\tHAS_OUT : 1\n",
      "\tHAS_TRI : 0\n",
      "\tIRQ_TYPE : NONE\n",
      "\tRESET_VALUE : 0\n",
      "COMPONENT_NAME: ip_sync_niosv\n",
      "\tCOMPONENT_TYPE : ip_sync\n",
      "\tCOMPONENT_NAME : ip_sync_niosv\n",
      "\tBASE : 16780288\n",
      "\tSPAN : 1024\n",
      "\tEND : 16781311\n",
      "COMPONENT_NAME: pulsegenerator\n",
      "\tCOMPONENT_TYPE : pulse_generator\n",
      "\tCOMPONENT_NAME : pulsegenerator\n",
      "\tBASE : 16781312\n",
      "\tSPAN : 16\n",
      "\tEND : 16781327\n",
      "COMPONENT_NAME: peripheral_mem\n",
      "\tCOMPONENT_TYPE : altera_avalon_onchip_memory2\n",
      "\tCOMPONENT_NAME : peripheral_mem\n",
      "\tBASE : 16785408\n",
      "\tSPAN : 512\n",
      "\tEND : 16785919\n",
      "\tALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR : 0\n",
      "\tALLOW_MRAM_SIM_CONTENTS_ONLY_FILE : 0\n",
      "\tCONTENTS_INFO : \n",
      "\tDUAL_PORT : 1\n",
      "\tGUI_RAM_BLOCK_TYPE : AUTO\n",
      "\tINIT_CONTENTS_FILE : soc_system_peripheral_mem\n",
      "\tINIT_MEM_CONTENT : 1\n",
      "\tINSTANCE_ID : NONE\n",
      "\tNON_DEFAULT_INIT_FILE_ENABLED : 0\n",
      "\tRAM_BLOCK_TYPE : AUTO\n",
      "\tREAD_DURING_WRITE_MODE : DONT_CARE\n",
      "\tSINGLE_CLOCK_OP : 0\n",
      "\tSIZE_MULTIPLE : 1\n",
      "\tSIZE_VALUE : 512\n",
      "\tWRITABLE : 1\n",
      "\tMEMORY_INFO_DAT_SYM_INSTALL_DIR : SIM_DIR\n",
      "\tMEMORY_INFO_GENERATE_DAT_SYM : 1\n",
      "\tMEMORY_INFO_GENERATE_HEX : 1\n",
      "\tMEMORY_INFO_HAS_BYTE_LANE : 0\n",
      "\tMEMORY_INFO_HEX_INSTALL_DIR : QPF_DIR\n",
      "\tMEMORY_INFO_MEM_INIT_DATA_WIDTH : 32\n",
      "\tMEMORY_INFO_MEM_INIT_FILENAME : soc_system_peripheral_mem\n"
     ]
    }
   ],
   "source": [
    "# import Quartus Platform Designer system as instance objects\n",
    "sopcinfo_header = os.path.abspath(\"../../../../EXPERIMENTS/quartus_projects/niosv_aes/qsys_headers/hps_0.h\")\n",
    "pd_0 = qpd.pd_system(\"u0\", [sopcinfo_header], 0xC0000000, \"/dev/mem\")\n",
    "# initialize all modules and setup MMIO\n",
    "pd_0.initialize(True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "0b50ad54-333d-42a2-a10e-344576d2d27c",
   "metadata": {},
   "outputs": [],
   "source": [
    "# setup DMA *TODO* convert to python module - currently a C driver\n",
    "dma = os.open(\"/dev/msgdma_tdc\", os.O_RDONLY)\n",
    "pd_0.pd_ip_insts[\"DMA_to_SDRAM\"].dma_fh=dma"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "0ea3cbfc",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Connect reset PIOs to proper instances\n",
    "pd_0.pd_ip_insts[\"theta_pll_reconfig\"].reset_pio = pd_0.pd_ip_insts[\"theta_pll_reset_pio\"]\n",
    "pd_0.pd_ip_insts[\"phi_pll_reconfig\"].reset_pio = pd_0.pd_ip_insts[\"phi_pll_reset_pio\"]\n",
    "pd_0.pd_ip_insts[\"pulsegenerator\"].reset_pio = pd_0.pd_ip_insts[\"tdc_reset_pio\"]\n",
    "# Connect locked PIOs to PLLs\n",
    "pd_0.pd_ip_insts[\"theta_pll_reconfig\"].locked_pio = pd_0.pd_ip_insts[\"theta_locked\"]\n",
    "pd_0.pd_ip_insts[\"phi_pll_reconfig\"].locked_pio = pd_0.pd_ip_insts[\"phi_locked\"]\n",
    "# Configure PLL number of outputs\n",
    "pd_0.pd_ip_insts[\"theta_pll_reconfig\"].num_out = 2\n",
    "pd_0.pd_ip_insts[\"phi_pll_reconfig\"].num_out = 1"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "a00cbae8-fb56-4c52-8f65-8c1f479f824b",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Import PLL configs for sweep\n",
    "theta_pll_configs = \"../pll_configs/theta.csv\"\n",
    "theta_cfg_params = pd.read_csv(theta_pll_configs)\n",
    "phi_pll_configs   = \"../pll_configs/phi.csv\"\n",
    "phi_cfg_params = pd.read_csv(phi_pll_configs)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "39a0be4d",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Hold pulsegenerator and TDC in reset until PLL is configured\n",
    "pd_0.pd_ip_insts[\"pulsegenerator\"].hold_reset()\n",
    "\n",
    "# Hold PLL theta in reset until after phi is reset\n",
    "pd_0.pd_ip_insts[\"theta_pll_reconfig\"].hold_reset()\n",
    "\n",
    "# # Initialize phi clock - Mostly to ensure bandwidth setting is correct\n",
    "pd_0.pd_ip_insts[\"phi_pll_reconfig\"].update_all_50(32, 1, [32], \"low\", 1, [{\"phase_updn\":0, \"phase_amt\":0}])\n",
    "\n",
    "# # Hold PLL theta in reset until after phi is reset\n",
    "pd_0.pd_ip_insts[\"theta_pll_reconfig\"].reset_pll()\n",
    "pd_0.pd_ip_insts[\"pulsegenerator\"].reset()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "c6a64301",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "######## Begin ip_sync_niosv IP instance data ########\n",
      "\tCOMPONENT_TYPE : ip_sync\n",
      "\tCOMPONENT_NAME : ip_sync_niosv\n",
      "\tBASE : 16780288\n",
      "\tSPAN : 1024\n",
      "\tEND : 16781311\n",
      "######### End ip_sync_niosv IP instance data #########\n",
      "\n",
      "######## Begin niosv_aes IP instance data ########\n",
      "\tCOMPONENT_NAME : niosv_aes\n",
      "\tCOMPONENT_TYPE : niosv_aes\n",
      "\tBASE : 16780288\n",
      "\tSPAN : 1024\n",
      "\tEND : 16781311\n",
      "######### End niosv_aes IP instance data #########\n",
      "\n",
      "######## Begin peripheral_mem IP instance data ########\n",
      "\tCOMPONENT_TYPE : altera_avalon_onchip_memory2\n",
      "\tCOMPONENT_NAME : peripheral_mem\n",
      "\tBASE : 16785408\n",
      "\tSPAN : 512\n",
      "\tEND : 16785919\n",
      "\tALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR : 0\n",
      "\tALLOW_MRAM_SIM_CONTENTS_ONLY_FILE : 0\n",
      "\tCONTENTS_INFO : \n",
      "\tDUAL_PORT : 1\n",
      "\tGUI_RAM_BLOCK_TYPE : AUTO\n",
      "\tINIT_CONTENTS_FILE : soc_system_peripheral_mem\n",
      "\tINIT_MEM_CONTENT : 1\n",
      "\tINSTANCE_ID : NONE\n",
      "\tNON_DEFAULT_INIT_FILE_ENABLED : 0\n",
      "\tRAM_BLOCK_TYPE : AUTO\n",
      "\tREAD_DURING_WRITE_MODE : DONT_CARE\n",
      "\tSINGLE_CLOCK_OP : 0\n",
      "\tSIZE_MULTIPLE : 1\n",
      "\tSIZE_VALUE : 512\n",
      "\tWRITABLE : 1\n",
      "\tMEMORY_INFO_DAT_SYM_INSTALL_DIR : SIM_DIR\n",
      "\tMEMORY_INFO_GENERATE_DAT_SYM : 1\n",
      "\tMEMORY_INFO_GENERATE_HEX : 1\n",
      "\tMEMORY_INFO_HAS_BYTE_LANE : 0\n",
      "\tMEMORY_INFO_HEX_INSTALL_DIR : QPF_DIR\n",
      "\tMEMORY_INFO_MEM_INIT_DATA_WIDTH : 32\n",
      "\tMEMORY_INFO_MEM_INIT_FILENAME : soc_system_peripheral_mem\n",
      "######### End peripheral_mem IP instance data #########\n",
      "\n",
      "During reset: 1\n",
      "######### Memory Dump ############\n",
      "@AUXMEM[0]:0\n",
      "@AUXMEM[4]:0\n",
      "@AUXMEM[8]:0\n",
      "@AUXMEM[12]:0\n",
      "@AUXMEM[16]:0\n",
      "@AUXMEM[20]:0\n",
      "@AUXMEM[24]:0\n",
      "@AUXMEM[28]:0\n",
      "@AUXMEM[32]:0\n",
      "@AUXMEM[36]:0\n",
      "@AUXMEM[40]:0\n",
      "@AUXMEM[44]:0\n",
      "@AUXMEM[48]:0\n",
      "@AUXMEM[52]:0\n",
      "@AUXMEM[56]:0\n",
      "@AUXMEM[60]:0\n",
      "@AUXMEM[64]:0\n",
      "@AUXMEM[68]:0\n",
      "@AUXMEM[72]:0\n",
      "@AUXMEM[76]:0\n",
      "@AUXMEM[80]:0\n",
      "@AUXMEM[84]:0\n",
      "@AUXMEM[88]:0\n",
      "@AUXMEM[92]:0\n",
      "@AUXMEM[96]:0\n",
      "@AUXMEM[100]:0\n",
      "@AUXMEM[104]:0\n",
      "@AUXMEM[108]:0\n",
      "@AUXMEM[112]:0\n",
      "@AUXMEM[116]:0\n",
      "@AUXMEM[120]:0\n",
      "@AUXMEM[124]:0\n",
      "@AUXMEM[128]:0\n",
      "@AUXMEM[132]:0\n",
      "@AUXMEM[136]:0\n",
      "@AUXMEM[140]:0\n",
      "@AUXMEM[144]:0\n",
      "@AUXMEM[148]:0\n",
      "@AUXMEM[152]:0\n",
      "@AUXMEM[156]:0\n",
      "@AUXMEM[160]:0\n",
      "@AUXMEM[164]:0\n",
      "@AUXMEM[168]:0\n",
      "@AUXMEM[172]:0\n",
      "@AUXMEM[176]:0\n",
      "@AUXMEM[180]:0\n",
      "@AUXMEM[184]:0\n",
      "@AUXMEM[188]:0\n",
      "@AUXMEM[192]:0\n",
      "@AUXMEM[196]:0\n",
      "@AUXMEM[200]:0\n",
      "@AUXMEM[204]:0\n",
      "@AUXMEM[208]:0\n",
      "@AUXMEM[212]:0\n",
      "@AUXMEM[216]:0\n",
      "@AUXMEM[220]:0\n",
      "@AUXMEM[224]:0\n",
      "@AUXMEM[228]:0\n",
      "@AUXMEM[232]:0\n",
      "@AUXMEM[236]:0\n",
      "@AUXMEM[240]:0\n",
      "@AUXMEM[244]:0\n",
      "@AUXMEM[248]:0\n",
      "@AUXMEM[252]:0\n",
      "@AUXMEM[256]:0\n",
      "@AUXMEM[260]:0\n",
      "@AUXMEM[264]:0\n",
      "@AUXMEM[268]:0\n",
      "@AUXMEM[272]:0\n",
      "@AUXMEM[276]:0\n",
      "@AUXMEM[280]:0\n",
      "@AUXMEM[284]:0\n",
      "@AUXMEM[288]:0\n",
      "@AUXMEM[292]:0\n",
      "@AUXMEM[296]:0\n",
      "@AUXMEM[300]:0\n",
      "@AUXMEM[304]:0\n",
      "@AUXMEM[308]:0\n",
      "@AUXMEM[312]:0\n",
      "@AUXMEM[316]:0\n",
      "@AUXMEM[320]:0\n",
      "@AUXMEM[324]:0\n",
      "@AUXMEM[328]:0\n",
      "@AUXMEM[332]:0\n",
      "@AUXMEM[336]:0\n",
      "@AUXMEM[340]:0\n",
      "@AUXMEM[344]:0\n",
      "@AUXMEM[348]:0\n",
      "@AUXMEM[352]:0\n",
      "@AUXMEM[356]:0\n",
      "@AUXMEM[360]:0\n",
      "@AUXMEM[364]:0\n",
      "@AUXMEM[368]:0\n",
      "@AUXMEM[372]:0\n",
      "@AUXMEM[376]:0\n",
      "@AUXMEM[380]:0\n",
      "@AUXMEM[384]:0\n",
      "@AUXMEM[388]:0\n",
      "@AUXMEM[392]:0\n",
      "@AUXMEM[396]:0\n",
      "@AUXMEM[400]:0\n",
      "@AUXMEM[404]:0\n",
      "@AUXMEM[408]:0\n",
      "@AUXMEM[412]:0\n",
      "@AUXMEM[416]:0\n",
      "@AUXMEM[420]:0\n",
      "@AUXMEM[424]:0\n",
      "@AUXMEM[428]:0\n",
      "@AUXMEM[432]:0\n",
      "@AUXMEM[436]:0\n",
      "@AUXMEM[440]:0\n",
      "@AUXMEM[444]:0\n",
      "@AUXMEM[448]:0\n",
      "@AUXMEM[452]:0\n",
      "@AUXMEM[456]:0\n",
      "@AUXMEM[460]:0\n",
      "@AUXMEM[464]:0\n",
      "@AUXMEM[468]:0\n",
      "@AUXMEM[472]:0\n",
      "@AUXMEM[476]:0\n",
      "@AUXMEM[480]:0\n",
      "@AUXMEM[484]:0\n",
      "@AUXMEM[488]:0\n",
      "@AUXMEM[492]:0\n",
      "@AUXMEM[496]:0\n",
      "@AUXMEM[500]:0\n",
      "@AUXMEM[504]:0\n",
      "@AUXMEM[508]:0\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "../../../py_pkg/pd_ip/custom_ips/niosv_aes.py:52: UserWarning: Warning: ORCA did not wrap as expected!\n",
      "  warnings.warn(f\"Warning: ORCA did not wrap as expected!\")\n"
     ]
    }
   ],
   "source": [
    "# AES has no direct interface, so create an instance manually\n",
    "niosv_aes_ip_dict = {\n",
    "    \"COMPONENT_NAME\" : \"niosv_aes\",\n",
    "    \"COMPONENT_TYPE\" : \"niosv_aes\",\n",
    "    \"BASE\" : 0x000,\n",
    "    \"SPAN\" : 0x000,\n",
    "    \"END\"  : 0x000\n",
    "}\n",
    "pd_0.pd_ip_insts[\"niosv_aes\"] = niosv_aes.niosv_aes(\n",
    "    ip_dict=niosv_aes_ip_dict, mmio_init=False, periph_mem=pd_0.pd_ip_insts[\"peripheral_mem\"])\n",
    "\n",
    "# All AES traffic flows through IP-Sync instance, so copy it's MMIO interface\n",
    "pd_0.pd_ip_insts[\"ip_sync_niosv\"].copy_mmio_ifc(pd_0.pd_ip_insts[\"niosv_aes\"])\n",
    "pd_0.pd_ip_insts[\"ip_sync_niosv\"].print_ip_info()\n",
    "pd_0.pd_ip_insts[\"niosv_aes\"].print_ip_info()\n",
    "pd_0.pd_ip_insts[\"peripheral_mem\"].print_ip_info()\n",
    "\n",
    "# Reset AES\n",
    "pd_0.pd_ip_insts[\"niosv_aes\"].hold_reset()\n",
    "\n",
    "# Check AES decrypt\n",
    "pd_0.pd_ip_insts[\"niosv_aes\"].pre()\n",
    "pd_0.pd_ip_insts[\"niosv_aes\"].run()\n",
    "pd_0.pd_ip_insts[\"niosv_aes\"].post()\n",
    "\n",
    "# Hold SEC Works AES in reset during Theta sweep\n",
    "pd_0.pd_ip_insts[\"niosv_aes\"].hold_reset()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "ba445666",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Construct a tdc_sweeper instance\n",
    "tdc_sweeper = tts.TunableTDCSweeper(\n",
    "    pd_0.pd_ip_insts[\"theta_pll_reconfig\"], \n",
    "    pd_0.pd_ip_insts[\"phi_pll_reconfig\"], \n",
    "    pd_0.pd_ip_insts[\"pulsegenerator\"], \n",
    "    pd_0.pd_ip_insts[\"DMA_to_SDRAM\"], \n",
    "    tdc_len = 128,\n",
    "    target_ip=pd_0.pd_ip_insts[\"orca_aes\"])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "a9cc8538",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Sweep theta, collect plot results\n",
    "# Specify theta sweepe parameters\n",
    "theta_sweep_params = {\n",
    "    \"delay_lower_bound\" : 1000,\n",
    "    \"delay_upper_bound\" : 3200,\n",
    "    \"min var prop dist\" : 28,\n",
    "    \"max var prop dist\" : 36,\n",
    "    \"target rising mu\"  : 32\n",
    "}\n",
    "time_now = time.strftime(\"%Y-%m-%d_%H:%M:%S\", time.gmtime())\n",
    "out_fh = f\"../../../archived_results/data/orca_theta_sweep_{time_now}.csv\"\n",
    "# Start theta sweep\n",
    "tdc_sweeper.sweep_theta(\n",
    "    theta_cfg_params=theta_cfg_params, \n",
    "    theta_samples=2**12, \n",
    "    sweep_params=theta_sweep_params, \n",
    "    tune_param=\"mid\", \n",
    "    sweep_data_fh=out_fh, \n",
    "    debug=0)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "5b7be205",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Plot theta sweep results\n",
    "tdc_sweeper.plot_theta_sweep_results(out_fh)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "0e1f30c6",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Phi sweep\n",
    "\n",
    "# Specify fast theta tune parameters\n",
    "theta_sweep_params = {\n",
    "    \"delay_lower_bound\" : 2200,\n",
    "    \"delay_upper_bound\" : 4500,\n",
    "    \"min var prop dist\" : 28,\n",
    "    \"max var prop dist\" : 36,\n",
    "    \"target rising mu\"  : 32\n",
    "}\n",
    "\n",
    "# Start fast theta sweep\n",
    "tdc_sweeper.pop_tune_theta(\n",
    "    theta_cfg_params=theta_cfg_params,\n",
    "    theta_samples=2**14, \n",
    "    sweep_params=theta_sweep_params,\n",
    "    tune_rise=False,\n",
    "    tuning_param=\"mid\")\n",
    "\n",
    "time_now = time.strftime(\"%Y-%m-%d_%H:%M:%S\", time.gmtime())\n",
    "out_fh = f\"../../../archived_results/data/orca_phi_sweep_{time_now}.csv\"\n",
    "\n",
    "# Sweep phi, collect results\n",
    "tdc_sweeper.sweep_phi(\n",
    "    phi_cfg_params=phi_cfg_params,\n",
    "    theta_samples=2**12, \n",
    "    sweep_data_fh=out_fh)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "f5598957",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Plot phi sweep results\n",
    "tdc_sweeper.plot_phi_sweep_results(out_fh)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "f1ec0a5f",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
