$date
	Sun Oct 23 06:30:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#637741
b100 !
1"
#637742
b100 &
b100 %
1$
#637743
0"
#637746
b10 &
b10 %
#637750
b1 &
1#
b1 %
#637754
b0 &
b0 %
0#
0$
#1620625
b110 !
1"
#1620626
b110 &
b110 %
1$
#1620627
0"
#1620630
b11 &
b11 %
#1620634
b1010 &
b1010 %
#1620638
b101 &
b101 %
#1620642
b10000 &
b10000 %
#1620646
b1000 &
b1000 %
#1620650
b100 &
b100 %
#1620654
b10 &
b10 %
#1620658
b1 &
b1 %
1#
#1620662
b0 &
0#
b0 %
0$
#2638231
b10000 !
1"
#2638234
b10000 &
b10000 %
1$
#2638235
0"
#2638238
b1000 &
b1000 %
#2638242
b100 &
b100 %
#2638246
b10 &
b10 %
#2638250
b1 &
b1 %
1#
#2638254
b0 &
0#
b0 %
0$
#4500012
