<pin_constraints>
  <!-- For a given .blif file, we want to assign 
       - the clk0 signal to the clk[0] port of the FPGA fabric
       - the clk1 signal to the clk[1] port of the FPGA fabric
    -->
  <set_io pin="clk[0:0]" net="FCB_CLK"/>
  <set_io pin="clk[1:1]" net="OPEN"/>
  <set_io pin="clk[2:2]" net="OPEN"/>
  <set_io pin="clk[3:3]" net="OPEN"/>
  <set_io pin="clk[4:4]" net="OPEN"/>
  <set_io pin="clk[5:5]" net="OPEN"/>
  <set_io pin="clk[6:6]" net="OPEN"/>
  <set_io pin="clk[7:7]" net="OPEN"/>
  <set_io pin="reset[0:0]" net="FCB_RST_N"/>
  <set_io pin="reset[1:1]" net="OPEN"/>
</pin_constraints>

