ckid0_1:@|S:u_pll.PLLInst_0.CLKOP@|E:spi_sck_xfer_pipe[2:0]@|F:@syn_dgcc_clockid0_1==1@|M:ClockId_0_1
ckid0_2:@|S:spi_sck_xfer_pipe[2:0].Q[2]@|E:u_sid_spi.state[1]@|F:@syn_dgcc_clockid0_2==1@|M:ClockId_0_2
