\hypertarget{arm_2isa__traits_8hh}{
\section{arch/arm/isa\_\-traits.hh}
\label{arm_2isa__traits_8hh}\index{arch/arm/isa\_\-traits.hh@{arch/arm/isa\_\-traits.hh}}
}
{\ttfamily \#include \char`\"{}arch/arm/types.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}base/types.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}cpu/static\_\-inst\_\-fwd.hh\char`\"{}}\par
\subsection*{ネームスペース}
\begin{DoxyCompactItemize}
\item 
namespace \hyperlink{namespaceLittleEndianGuest}{LittleEndianGuest}
\item 
namespace \hyperlink{namespaceArmISA}{ArmISA}
\end{DoxyCompactItemize}
\subsection*{マクロ定義}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{arm_2isa__traits_8hh_a8fba137e52763018c6ec43fc1a186b24}{TARGET\_\-ARM}
\item 
\#define \hyperlink{arm_2isa__traits_8hh_aae21ac6833454e7ead9810c372658afc}{ISA\_\-HAS\_\-DELAY\_\-SLOT}~0
\end{DoxyCompactItemize}
\subsection*{列挙型}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{namespaceArmISA_acdad6d81b9a94402ce3979d531ae4f40}{InterruptTypes} \{ \par
\hyperlink{namespaceArmISA_acdad6d81b9a94402ce3979d531ae4f40a6502fc93f34a10d983e9f9db961098a9}{INT\_\-RST}, 
\hyperlink{namespaceArmISA_acdad6d81b9a94402ce3979d531ae4f40abd6f837dfc1ad805c4ccddb9369054a5}{INT\_\-ABT}, 
\hyperlink{namespaceArmISA_acdad6d81b9a94402ce3979d531ae4f40add353561660da2611ad8b75f3b07d6fa}{INT\_\-IRQ}, 
\hyperlink{namespaceArmISA_acdad6d81b9a94402ce3979d531ae4f40a1658cced312e183e2e203cf8763187cb}{INT\_\-FIQ}, 
\par
\hyperlink{namespaceArmISA_acdad6d81b9a94402ce3979d531ae4f40ac49664b60f7f320bb246cdd31a209200}{INT\_\-SEV}, 
\hyperlink{namespaceArmISA_acdad6d81b9a94402ce3979d531ae4f40ae451b226c8257315d10d046fa3aefe6a}{INT\_\-VIRT\_\-IRQ}, 
\hyperlink{namespaceArmISA_acdad6d81b9a94402ce3979d531ae4f40a46f0336f00963d40f208d4a54e52bbd4}{INT\_\-VIRT\_\-FIQ}, 
\hyperlink{namespaceArmISA_acdad6d81b9a94402ce3979d531ae4f40a2c6432ad9b7436e1bf24e9e795c49d50}{NumInterruptTypes}
 \}
\end{DoxyCompactItemize}
\subsection*{関数}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceArmISA_ad22532ea07dba2e61c4a0e5f31831b13}{VAddrImpl} (\hyperlink{classm5_1_1params_1_1Addr}{Addr} a)
\item 
\hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceArmISA_a5faed722f41c670ce3f4b0c95d8c10c5}{VAddrVPN} (\hyperlink{classm5_1_1params_1_1Addr}{Addr} a)
\item 
\hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceArmISA_a0b4f98a8a9a38c145dabccb9eaabc12e}{VAddrOffset} (\hyperlink{classm5_1_1params_1_1Addr}{Addr} a)
\end{DoxyCompactItemize}
\subsection*{変数}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classRefCountingPtr}{StaticInstPtr} \hyperlink{namespaceArmISA_acff056b9dfcd05748ff37c6a69d9e854}{decodeInst} (ExtMachInst)
\item 
const \hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceArmISA_a6eacddc1d6d191380d9afdac5920ea48}{PageShift} = 12
\item 
const \hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceArmISA_ad9d6a4d965e107c9a7214f096107296b}{PageBytes} = ULL(1) $<$$<$ PageShift
\item 
const \hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceArmISA_ac2d47d845cf48dbc176f717bb7d50a7f}{Page\_\-Mask} = $\sim$(PageBytes -\/ 1)
\item 
const \hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceArmISA_a51e1064f1269394dc26702651be5061f}{PageOffset} = PageBytes -\/ 1
\item 
const \hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceArmISA_af2c06ba3a5eb15cdac25d21b735b7161}{PteShift} = 3
\item 
const \hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceArmISA_a9f060ccda225dfb28dff712695adab46}{NPtePageShift} = PageShift -\/ PteShift
\item 
const \hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceArmISA_ae295358052b4e754e08cd5cd763c212a}{NPtePage} = ULL(1) $<$$<$ NPtePageShift
\item 
const \hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceArmISA_a11ac2316fa90081132b648e36e4dd11b}{PteMask} = NPtePage -\/ 1
\item 
const \hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceArmISA_a9d54e751f7acdb2ea3b820539047d085}{USegBase} = ULL(0x0)
\item 
const \hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceArmISA_a42b44a1d23d813c474aef63cd9c7a729}{USegEnd} = ULL(0x7FFFFFFF)
\item 
const unsigned \hyperlink{namespaceArmISA_a10ace529e46442ee4127c149da6513af}{VABits} = 32
\item 
const unsigned \hyperlink{namespaceArmISA_a61386a9be90bc58024550fdbeb6ebaee}{PABits} = 32
\item 
const \hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceArmISA_a3d31b41fa4d20dbbd91b61d7df201ac9}{VAddrImplMask} = (ULL(1) $<$$<$ VABits) -\/ 1
\item 
const \hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceArmISA_abf1ec857b893186376e563b0da26ec1b}{VAddrUnImplMask} = $\sim$VAddrImplMask
\item 
const \hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceArmISA_abb8b7685b079953e35015543262458e2}{PAddrImplMask} = (ULL(1) $<$$<$ PABits) -\/ 1
\item 
const unsigned \hyperlink{namespaceArmISA_ad202388a6cecd23caabbe7496f81e8d4}{MaxPhysAddrRange} = 48
\item 
const ExtMachInst \hyperlink{namespaceArmISA_a8d1e39e0ea757dcc9725c6ccd81dd4c4}{NoopMachInst} = 0x01E320F000ULL
\item 
const int \hyperlink{namespaceArmISA_a554fef169d109a5ccb7ce0dd6a43e521}{LogVMPageSize} = 12
\item 
const int \hyperlink{namespaceArmISA_a891eaf95159d764e6efae501c2860a3a}{VMPageSize} = (1 $<$$<$ LogVMPageSize)
\item 
const int \hyperlink{namespaceArmISA_a518c446960e93d236b89246eabc20298}{BranchPredAddrShiftAmt} = 2
\item 
const int \hyperlink{namespaceArmISA_a8f4ba87c53caab23396d3b86b672b0fb}{MachineBytes} = 4
\item 
const int \hyperlink{namespaceArmISA_ad7cbfaab22a0fe402fee6c200d5334ad}{WordBytes} = 4
\item 
const int \hyperlink{namespaceArmISA_af80fe89d59e1ea6cc089048f7e6ce436}{HalfwordBytes} = 2
\item 
const int \hyperlink{namespaceArmISA_a41548456e714690f506fe7d7b12a6c46}{ByteBytes} = 1
\item 
const \hyperlink{Type_8hh_a435d1572bf3f880d55459d9805097f62}{uint32\_\-t} \hyperlink{namespaceArmISA_aeaddc9566269afd4f1e9a27809efba97}{HighVecs} = 0xFFFF0000
\item 
const bool \hyperlink{namespaceArmISA_a1c3adbc67ce574fe545e332d3bc677be}{HasUnalignedMemAcc} = true
\item 
const bool \hyperlink{namespaceArmISA_a9faf3aac879cfa867d4ae15d4119c45e}{CurThreadInfoImplemented} = false
\item 
const int \hyperlink{namespaceArmISA_a7e5bf2f33f34327efc1eeccbb0c1141f}{CurThreadInfoReg} = -\/1
\end{DoxyCompactItemize}


\subsection{マクロ定義}
\hypertarget{arm_2isa__traits_8hh_aae21ac6833454e7ead9810c372658afc}{
\index{arm/isa\_\-traits.hh@{arm/isa\_\-traits.hh}!ISA\_\-HAS\_\-DELAY\_\-SLOT@{ISA\_\-HAS\_\-DELAY\_\-SLOT}}
\index{ISA\_\-HAS\_\-DELAY\_\-SLOT@{ISA\_\-HAS\_\-DELAY\_\-SLOT}!arm/isa_traits.hh@{arm/isa\_\-traits.hh}}
\subsubsection[{ISA\_\-HAS\_\-DELAY\_\-SLOT}]{\setlength{\rightskip}{0pt plus 5cm}\#define ISA\_\-HAS\_\-DELAY\_\-SLOT~0}}
\label{arm_2isa__traits_8hh_aae21ac6833454e7ead9810c372658afc}
\hypertarget{arm_2isa__traits_8hh_a8fba137e52763018c6ec43fc1a186b24}{
\index{arm/isa\_\-traits.hh@{arm/isa\_\-traits.hh}!TARGET\_\-ARM@{TARGET\_\-ARM}}
\index{TARGET\_\-ARM@{TARGET\_\-ARM}!arm/isa_traits.hh@{arm/isa\_\-traits.hh}}
\subsubsection[{TARGET\_\-ARM}]{\setlength{\rightskip}{0pt plus 5cm}\#define TARGET\_\-ARM}}
\label{arm_2isa__traits_8hh_a8fba137e52763018c6ec43fc1a186b24}
