#
# detector.py
# (Ø§Ø¨Ø²Ø§Ø± Ù†Ù‡Ø§ÛŒÛŒ ØªØ´Ø®ÛŒØµ ØªØ±ÙˆØ¬Ø§Ù† - Ø§Ø±ØªÙ‚Ø§ ÛŒØ§ÙØªÙ‡ Ø¨Ø§ Ù¾Ø§Ø±Ø³Ø± Ù¾ÙˆÛŒØ§)
#
import os
import re
import json
import time
import pickle
import argparse
import networkx as nx
import torch
import torch.nn as nn
from torch.utils.data import Dataset, DataLoader
from gensim.models import KeyedVectors
import numpy as np
from tqdm import tqdm
from collections import defaultdict
from typing import List, Dict, Set, Tuple, Optional, Any

# --- ØªÙ†Ø¸ÛŒÙ…Ø§Øª ---
DEFAULT_MODEL_FILE = "../Model/trojan_detector_final.pth"
DEFAULT_VECTORS_FILE = "../Model/net2vec.vectors"
LOGIC_LEVEL = 4
MAX_TRACE_LENGTH = (2 * LOGIC_LEVEL) - 1
EMBEDDING_DIM = 100
BATCH_SIZE = 128
NUM_WORKERS = 0

# ##################################################################
# ########## âœ¨ (Ø§Ø±ØªÙ‚Ø§ ÛŒØ§ÙØªÙ‡) Ú©ØªØ§Ø¨Ø®Ø§Ù†Ù‡ Ø³Ù„ÙˆÙ„ âœ¨ ###################
# ##################################################################
# Ø§ÛŒÙ† Ú©ØªØ§Ø¨Ø®Ø§Ù†Ù‡ Ø§Ú©Ù†ÙˆÙ† ÙÙ‚Ø· Ø´Ø§Ù…Ù„ Ú¯ÛŒØªâ€ŒÙ‡Ø§ÛŒ *ØµØ±ÛŒØ­* (Ø§Ø² Ø¯Ø§Ø¯Ù‡â€ŒÙ‡Ø§ÛŒ Ø¢Ù…ÙˆØ²Ø´ÛŒ) Ø§Ø³Øª.
# Ú¯ÛŒØªâ€ŒÙ‡Ø§ÛŒ Ø¶Ù…Ù†ÛŒ (Ù…Ø§Ù†Ù†Ø¯ and, or, not) Ø¨Ù‡ ØµÙˆØ±Øª Ù¾ÙˆÛŒØ§ Ø§Ø¶Ø§ÙÙ‡ Ø®ÙˆØ§Ù‡Ù†Ø¯ Ø´Ø¯.
# ##################################################################
# ########## âœ¨ (Ù†Ù‡Ø§ÛŒÛŒ) Ú©ØªØ§Ø¨Ø®Ø§Ù†Ù‡ Ø³Ù„ÙˆÙ„ Ø§Ø³ØªØ§Ù†Ø¯Ø§Ø±Ø¯ âœ¨ ################
# ##################################################################
# Ø§ÛŒÙ† Ú©ØªØ§Ø¨Ø®Ø§Ù†Ù‡ Ø§Ú©Ù†ÙˆÙ† Ø´Ø§Ù…Ù„ ØªØ¹Ø§Ø±ÛŒÙ Ú¯ÛŒØªâ€ŒÙ‡Ø§ÛŒ TRIT, ISCAS Ùˆ Ú©ØªØ§Ø¨Ø®Ø§Ù†Ù‡ Ø¬Ø¯ÛŒØ¯ (SAED) Ø§Ø³Øª
CELL_LIBRARY = {
    # --- (Ø¬Ø¯ÛŒØ¯) Ú¯ÛŒØªâ€ŒÙ‡Ø§ÛŒ Ú©ØªØ§Ø¨Ø®Ø§Ù†Ù‡ SAED (Ù…Ø§Ù†Ù†Ø¯ s38417_T0099_C.v) ---
    # Ú¯ÛŒØªâ€ŒÙ‡Ø§ÛŒ Ø³Ø§Ø¯Ù‡
    'inv_1': (['O'], ['I']),
    'nand2_1': (['O'], ['I0', 'I1']),
    'nand3_1': (['O'], ['I0', 'I1', 'I2']),
    'nand4_1': (['O'], ['I0', 'I1', 'I2', 'I3']),
    'nor2_1': (['O'], ['I0', 'I1']),
    'nor3_1': (['O'], ['I0', 'I1', 'I2']),
    'nor4_1': (['O'], ['I0', 'I1', 'I2', 'I3']),
    'and2_0': (['O'], ['I0', 'I1']),
    'and3_1': (['O'], ['I0', 'I1', 'I2']),
    'xor2_1': (['O'], ['I0', 'I1']),

    # Ú¯ÛŒØªâ€ŒÙ‡Ø§ÛŒ Ù¾ÛŒÚ†ÛŒØ¯Ù‡ (AOI/OAI/MUX)
    'mux2i_1': (['O'], ['I0', 'I1', 'S']),  # 2-input MUX
    'a21oi_1': (['O'], ['A1', 'A2', 'B1']),  # (A1&A2) | B1 -> Inverted
    'a22oi_1': (['O'], ['A1', 'A2', 'B1', 'B2']),  # (A1&A2) | (B1&B2) -> Inverted
    'a221oi_1': (['O'], ['A1', 'A2', 'B1', 'B2', 'C1']),  # (A1&A2) | (B1&B2) | C1 -> Inverted
    'a222oi_1': (['O'], ['A1', 'A2', 'B1', 'B2', 'C1', 'C2']),  # ...
    'o21ai_0': (['O'], ['A1', 'A2', 'B1']),  # (A1|A2) & B1 -> Inverted
    'o32ai_1': (['O'], ['A1', 'A2', 'A3', 'B1', 'B2']),  # (A1|A2|A3) & (B1|B2) -> Inverted
    'o22ai_1': (['O'], ['A1', 'A2', 'B1', 'B2']),  # (A1|A2) & (B1|B2) -> Inverted
    'o221ai_1': (['O'], ['A1', 'A2', 'B1', 'B2', 'C1']),  # (A1|A2) & (B1|B2) & C1 -> Inverted
    # --------------------------------------------------

    # --- (Ù‚Ø¨Ù„ÛŒ) Ø³Ù„ÙˆÙ„â€ŒÙ‡Ø§ÛŒ Ø¹Ù…ÙˆÙ…ÛŒ ISCAS ---
    'dff': (['Q'], ['D', 'CLK']),
    'not': (['O'], ['I']),
    'and': (['O'], ['I0', 'I1']),
    'or': (['O'], ['I0', 'I1']),
    'nand': (['O'], ['I0', 'I1']),
    'nor': (['O'], ['I0', 'I1']),
    'and3': (['O'], ['I0', 'I1', 'I2']),
    'and4': (['O'], ['I0', 'I1', 'I2', 'I3']),
    'or3': (['O'], ['I0', 'I1', 'I2']),
    'or4': (['O'], ['I0', 'I1', 'I2', 'I3']),
    'nand3': (['O'], ['I0', 'I1', 'I2']),
    'nand4': (['O'], ['I0', 'I1', 'I2', 'I3']),
    'nor3': (['O'], ['I0', 'I1', 'I2']),
    'nor4': (['O'], ['I0', 'I1', 'I2', 'I3']),
    'dff_': (['Q', 'QN'], ['D', 'CLK', 'PRE', 'CLR']),
    'nand2': (['O'], ['I0', 'I1']),
    'inv': (['O'], ['I']),
    'and2': (['O'], ['I0', 'I1']),
    'nor2': (['O'], ['I0', 'I1']),
    'xor2': (['O'], ['I0', 'I1']),
    'buf': (['O'], ['I']),

    # --- Ø³Ù„ÙˆÙ„â€ŒÙ‡Ø§ÛŒ Ú©ØªØ§Ø¨Ø®Ø§Ù†Ù‡ TRIT (Ø¯Ø§Ø¯Ù‡â€ŒÙ‡Ø§ÛŒ Ø¢Ù…ÙˆØ²Ø´ÛŒ) ---
    'nor2s1': (['Q'], ['DIN1', 'DIN2']),
    'hi1s1': (['Q'], ['DIN']),
    'nnd2s1': (['Q'], ['DIN1', 'DIN2']),
    'nor3s1': (['Q'], ['DIN1', 'DIN2', 'DIN3']),
    'nnd4s1': (['Q'], ['DIN1', 'DIN2', 'DIN3', 'DIN4']),
    'i1s1': (['Q'], ['DIN']),
    'or5s1': (['Q'], ['DIN1', 'DIN2', 'DIN3', 'DIN4', 'DIN5']),
    'xor2s1': (['Q'], ['DIN1', 'DIN2']),
    'dffs1': (['Q', 'QN'], ['DIN', 'CLK', 'EB']),
    'mux2s1': (['Q'], ['I0', 'I1', 'S']),
    'dffle': (['Q', 'QN'], ['DIN', 'CLK', 'EB']),
    'assign': (['Q'], ['DIN']),
}


# ##################################################################
# ########## Ú©Ù¾ÛŒ Ø´Ø¯Ù‡ Ø§Ø² model.py (Ø¨Ø¯ÙˆÙ† ØªØºÛŒÛŒØ±) #####################
# ##################################################################
class TrojanLSTM(nn.Module):
    def __init__(self, input_size=100, hidden_size=128, num_layers=2, output_size=2):
        super(TrojanLSTM, self).__init__()
        self.hidden_size = hidden_size
        self.num_layers = num_layers
        self.lstm = nn.LSTM(input_size=input_size, hidden_size=hidden_size,
                            num_layers=num_layers, batch_first=True)
        self.fc = nn.Linear(hidden_size, output_size)

    def forward(self, x):
        h0 = torch.zeros(self.num_layers, x.size(0), self.hidden_size).to(x.device)
        c0 = torch.zeros(self.num_layers, x.size(0), self.hidden_size).to(x.device)
        lstm_out, (h_n, c_n) = self.lstm(x, (h0, c0))
        last_hidden_state = h_n[-1]
        out = self.fc(last_hidden_state)
        return out


# ##################################################################
# ########## Ú©Ù¾ÛŒ Ø´Ø¯Ù‡ Ø§Ø² netlist_parser.py (Ø§Ø±ØªÙ‚Ø§ ÛŒØ§ÙØªÙ‡) #############
# ##################################################################
class Gate:
    def __init__(self, instance_name, cell_type):
        self.instance_name = instance_name
        self.cell_type = cell_type
        self.connections = {}

    def add_connection(self, port, wire): self.connections[port] = wire


class Netlist:
    def __init__(self, module_name):
        self.module_name = module_name;
        self.inputs = set();
        self.outputs = set()
        self.wires = set();
        self.gates = {}

    def add_gate(self, gate_obj): self.gates[gate_obj.instance_name] = gate_obj


def parse_netlist(netlist_file_path: str) -> Optional[Netlist]:
    trojan_gate_names = set()
    re_module = re.compile(r'^\s*module\s+([\w\d_]+)', re.IGNORECASE)
    re_port = re.compile(r'^\s*(input|output)\s+(.+);', re.IGNORECASE)
    re_wire = re.compile(r'^\s*wire\s+(.+);', re.IGNORECASE)
    re_assign = re.compile(r'^\s*assign\s+([\w\d_\[\]:]+)\s*=\s*([\w\d_\[\]:\'b]+);', re.IGNORECASE)
    re_gate = re.compile(r'^\s*([\w\d_]+)\s+([\w\d_:]+)\s*\((.*?)\);', re.DOTALL)
    re_port_conn = re.compile(r'\.([\w\d_]+)\s*\(([\w\d_\[\]:\'b]+)\)')
    netlist_obj = None;
    buffer = "";
    assign_counter = 0
    try:
        with open(netlist_file_path, 'r', encoding='utf-8') as f:
            for line in f:
                line = line.strip()
                if not line or line.startswith('//'): continue
                buffer += " " + line
                if not buffer.endswith(';'): continue
                complete_line = buffer.strip();
                buffer = ""
                if netlist_obj is None:
                    match = re_module.search(complete_line)
                    if match: netlist_obj = Netlist(module_name=match.group(1))
                    continue
                match = re_port.search(complete_line)
                if match:
                    port_type, ports_str = match.groups()
                    ports = [p.strip() for p in ports_str.split(',') if p.strip()]
                    if port_type.lower() == 'input':
                        netlist_obj.inputs.update(ports)
                    else:
                        netlist_obj.outputs.update(ports)
                    continue
                match = re_wire.search(complete_line)
                if match:
                    wires_str = match.group(1)
                    wires = [w.strip() for w in wires_str.split(',') if w.strip()]
                    netlist_obj.wires.update(wires)
                    continue
                match = re_assign.search(complete_line)
                if match:
                    dest_wire, source_wire = match.groups()
                    instance_name = f"assign_{assign_counter}";
                    assign_counter += 1
                    gate_obj = Gate(instance_name, 'assign')
                    gate_obj.add_connection('Q', dest_wire);
                    gate_obj.add_connection('DIN', source_wire)
                    netlist_obj.add_gate(gate_obj)
                    continue

                # --- âœ¨âœ¨âœ¨ Ø´Ø±ÙˆØ¹ Ù…Ù†Ø·Ù‚ Ù¾Ø§Ø±Ø³Ø± Ù¾ÙˆÛŒØ§ âœ¨âœ¨âœ¨ ---
                match = re_gate.search(complete_line)
                if match:
                    cell_type, instance_name, connections_str = match.groups()

                    instance_name = instance_name.replace(':', '').strip()
                    if instance_name.upper().startswith('G'):
                        instance_name = instance_name[1:]

                    gate_obj = Gate(instance_name, cell_type)

                    # Ø¨Ø±Ø±Ø³ÛŒ Ù†ÙˆØ¹ Ù†Ú¯Ø§Ø´Øª: ØµØ±ÛŒØ­ (.port) ÛŒØ§ Ø¶Ù…Ù†ÛŒ (wire1, wire2)
                    if connections_str.strip().startswith('.'):
                        # --- 1. Ø­Ø§Ù„Øª ØµØ±ÛŒØ­ (Ù…Ø§Ù†Ù†Ø¯ Ø¯Ø§Ø¯Ù‡â€ŒÙ‡Ø§ÛŒ Ø¢Ù…ÙˆØ²Ø´ÛŒ) ---
                        for port_match in re_port_conn.finditer(connections_str):
                            gate_obj.add_connection(port_match.group(1), port_match.group(2))
                    else:
                        # --- 2. Ø­Ø§Ù„Øª Ø¶Ù…Ù†ÛŒ (Ù…Ø§Ù†Ù†Ø¯ s713.v) ---
                        wires = [w.strip() for w in connections_str.split(',') if w.strip()]

                        if not wires: continue  # Ú¯ÛŒØª Ø¨Ø¯ÙˆÙ† Ø§ØªØµØ§Ù„

                        # --- âœ¨ Ù…Ù†Ø·Ù‚ Ù¾ÙˆÛŒØ§: ÙØ±Ø¶ Ú©Ù† Ø§ÙˆÙ„ÛŒ Ø®Ø±ÙˆØ¬ÛŒ Ø§Ø³ØªØŒ Ø¨Ù‚ÛŒÙ‡ ÙˆØ±ÙˆØ¯ÛŒ ---
                        output_pin_name = "O"
                        gate_obj.add_connection(output_pin_name, wires[0])

                        input_pins = []
                        for i, input_wire in enumerate(wires[1:]):
                            input_pin_name = f"I{i}"  # Ù†Ø§Ù…â€ŒÚ¯Ø°Ø§Ø±ÛŒ Ù¾ÙˆÛŒØ§: I0, I1, I2, ...
                            gate_obj.add_connection(input_pin_name, input_wire)
                            input_pins.append(input_pin_name)

                        # --- âœ¨ Ú©ØªØ§Ø¨Ø®Ø§Ù†Ù‡ Ø±Ø§ Ø¨Ù‡ ØµÙˆØ±Øª Ù¾ÙˆÛŒØ§ Ø¨Ù‡â€ŒØ±ÙˆØ² Ú©Ù† ---
                        # (ÙÙ‚Ø· Ø§Ú¯Ø± Ø§ÛŒÙ† Ù†ÙˆØ¹ Ú¯ÛŒØª Ø±Ø§ Ù‚Ø¨Ù„Ø§Ù‹ Ù†Ø¯ÛŒØ¯Ù‡â€ŒØ§ÛŒÙ…)
                        if cell_type not in CELL_LIBRARY:
                            # print(f"  â“˜ Ø§Ø·Ù„Ø§Ø¹Ø§Øª: Ú¯ÛŒØª Ø¬Ø¯ÛŒØ¯ '{cell_type}' Ø¨Ø§ {len(input_pins)} ÙˆØ±ÙˆØ¯ÛŒ Ù¾ÛŒØ¯Ø§ Ø´Ø¯.")
                            CELL_LIBRARY[cell_type] = ([output_pin_name], input_pins)

                    netlist_obj.add_gate(gate_obj)
                    # --- âœ¨âœ¨âœ¨ Ù¾Ø§ÛŒØ§Ù† Ù…Ù†Ø·Ù‚ Ù¾Ø§Ø±Ø³Ø± Ù¾ÙˆÛŒØ§ âœ¨âœ¨âœ¨ ---
                    continue
        if netlist_obj and len(netlist_obj.gates) > 0:
            return netlist_obj
        else:
            return None
    except Exception as e:
        print(f"\n[Error] Failed to parse {netlist_file_path}: {e}");
        return None


# ##################################################################
# ########## Ú©Ù¾ÛŒ Ø´Ø¯Ù‡ Ø§Ø² phase1_graph_utils.py (Ø§Ø±ØªÙ‚Ø§ ÛŒØ§ÙØªÙ‡) #############
# ##################################################################
def convert_to_pin_graph(netlist: Netlist) -> nx.DiGraph:
    """
    (Ø§Ø±ØªÙ‚Ø§ ÛŒØ§ÙØªÙ‡)
    Ø§Ø² CELL_LIBRARY (Ú©Ù‡ Ø§Ú©Ù†ÙˆÙ† Ù¾ÙˆÛŒØ§ Ø§Ø³Øª) Ø¨Ø±Ø§ÛŒ ØªØ¹ÛŒÛŒÙ† Ø¬Ù‡Øª Ù¾ÛŒÙ† Ø§Ø³ØªÙØ§Ø¯Ù‡ Ù…ÛŒâ€ŒÚ©Ù†Ø¯.
    """
    G = nx.DiGraph();
    wire_to_pins_map = {}
    for port in netlist.inputs:
        G.add_node(port, type='Port_Input')
        wire_to_pins_map[port] = {'source_pin': port, 'sinks': []}
    for port in netlist.outputs:
        G.add_node(port, type='Port_Output')
        if port not in wire_to_pins_map: wire_to_pins_map[port] = {'source_pin': None, 'sinks': []}
        wire_to_pins_map[port]['sinks'].append(port)

    for gate_name, gate_obj in netlist.gates.items():
        cell_type = gate_obj.cell_type
        G.add_node(gate_name, type='Cell', cell_type=cell_type, is_trojan=False)

        # --- âœ¨âœ¨âœ¨ Ø´Ø±ÙˆØ¹ Ù…Ù†Ø·Ù‚ Ø§Ø±ØªÙ‚Ø§ ÛŒØ§ÙØªÙ‡ Ú¯Ø±Ø§Ù âœ¨âœ¨âœ¨ ---
        # Ø¯Ø±ÛŒØ§ÙØª ØªØ¹Ø±ÛŒÙ Ù¾ÛŒÙ†â€ŒÙ‡Ø§ Ø§Ø² Ú©ØªØ§Ø¨Ø®Ø§Ù†Ù‡ (Ú©Ù‡ Ø§Ú©Ù†ÙˆÙ† Ù¾ÙˆÛŒØ§ Ø§Ø³Øª)
        output_pins, input_pins = CELL_LIBRARY.get(cell_type, ([], []))

        if not output_pins and not input_pins:
            # Ø§ÛŒÙ† Ø§ØªÙØ§Ù‚ Ù†Ø¨Ø§ÛŒØ¯ Ø¨ÛŒÙØªØ¯ Ú†ÙˆÙ† Ù¾Ø§Ø±Ø³Ø± Ø¨Ø§ÛŒØ¯ Ø¢Ù† Ø±Ø§ Ø§Ø¶Ø§ÙÙ‡ Ú©Ø±Ø¯Ù‡ Ø¨Ø§Ø´Ø¯
            # Ø§Ù…Ø§ Ø¨Ø±Ø§ÛŒ Ø§ÛŒÙ…Ù†ÛŒØŒ Ø§Ø² Ú¯ÛŒØªâ€ŒÙ‡Ø§ÛŒ Ù†Ø§Ø´Ù†Ø§Ø®ØªÙ‡ Ø±Ø¯ Ù…ÛŒâ€ŒØ´ÙˆÛŒÙ…
            print(f"  âš ï¸ Ù‡Ø´Ø¯Ø§Ø±: Ú¯ÛŒØª '{gate_name}' ({cell_type}) Ø¯Ø± Ú©ØªØ§Ø¨Ø®Ø§Ù†Ù‡ ØªØ¹Ø±ÛŒÙ Ù†Ø´Ø¯Ù‡. Ù†Ø§Ø¯ÛŒØ¯Ù‡ Ú¯Ø±ÙØªÙ‡ Ø´Ø¯.")
            continue

        for port, wire in gate_obj.connections.items():
            pin_name = f"{gate_name}___{port}"

            if port in output_pins:
                G.add_node(pin_name, type='Pin_Output');
                G.add_edge(gate_name, pin_name)
                if wire not in wire_to_pins_map: wire_to_pins_map[wire] = {'source_pin': None, 'sinks': []}
                wire_to_pins_map[wire]['source_pin'] = pin_name
            elif port in input_pins:
                G.add_node(pin_name, type='Pin_Input');
                G.add_edge(pin_name, gate_name)
                if wire not in wire_to_pins_map: wire_to_pins_map[wire] = {'source_pin': None, 'sinks': []}
                wire_to_pins_map[wire]['sinks'].append(pin_name)
        # --- âœ¨âœ¨âœ¨ Ù¾Ø§ÛŒØ§Ù† Ù…Ù†Ø·Ù‚ Ø§Ø±ØªÙ‚Ø§ ÛŒØ§ÙØªÙ‡ Ú¯Ø±Ø§Ù âœ¨âœ¨âœ¨ ---

    for wire, pins in wire_to_pins_map.items():
        source_pin = pins['source_pin']
        if source_pin:
            for sink_pin in pins['sinks']:
                if G.has_node(source_pin) and G.has_node(sink_pin):
                    G.add_edge(source_pin, sink_pin)
    return G


# --- (ØªÙˆØ§Ø¨Ø¹ _recursion, generate_netlist_blocks, _find_all_root_to_leaf_paths) ---
# --- (Ø§ÛŒÙ† ØªÙˆØ§Ø¨Ø¹ Ø¨Ø¯ÙˆÙ† ØªØºÛŒÛŒØ± Ú©Ù¾ÛŒ Ù…ÛŒâ€ŒØ´ÙˆÙ†Ø¯) ---
def _recursion(G: nx.DiGraph, current_cell: str, remaining_depth: int, max_depth: int, Direction: str) -> List[Dict]:
    if remaining_depth <= 0: return []
    current_logic_level = (max_depth - remaining_depth) + 1;
    found_nets = []
    if Direction == 'I':
        try:
            input_pins = list(G.predecessors(current_cell))
            for vp in input_pins:
                source_pins = list(G.predecessors(vp))
                for vp_prime in source_pins:
                    next_cells = list(G.predecessors(vp_prime))
                    for vc_prime in next_cells:
                        if G.nodes[vc_prime].get('type') != 'Cell': continue
                        net_data = [vc_prime, vp_prime, vp, current_cell, current_logic_level]
                        net_info = {'net': net_data,
                                    'children': _recursion(G, vc_prime, remaining_depth - 1, max_depth, 'I')}
                        found_nets.append(net_info)
        except nx.NetworkXError:
            pass
    elif Direction == 'O':
        try:
            output_pins = list(G.successors(current_cell))
            for vp in output_pins:
                sink_pins = list(G.successors(vp))
                for vp_prime in sink_pins:
                    next_cells = list(G.successors(vp_prime))
                    for vc_prime in next_cells:
                        if G.nodes[vc_prime].get('type') != 'Cell': continue
                        net_data = [vc_prime, vp_prime, vp, current_cell, current_logic_level]
                        net_info = {'net': net_data,
                                    'children': _recursion(G, vc_prime, remaining_depth - 1, max_depth, 'O')}
                        found_nets.append(net_info)
        except nx.NetworkXError:
            pass
    return found_nets


def generate_netlist_blocks(pin_graph: nx.DiGraph, logic_level: int = 4) -> Dict:
    all_blocks = {}
    cell_nodes = [n for n, d in pin_graph.nodes(data=True) if d.get('type') == 'Cell']
    for vc in tqdm(cell_nodes, desc="  (2/3) ğŸ§± Generating Blocks (Alg 1)", unit="gate"):
        block_tree = {
            'I': _recursion(pin_graph, vc, logic_level, logic_level, 'I'),
            'O': _recursion(pin_graph, vc, logic_level, logic_level, 'O')
        }
        all_blocks[vc] = all_blocks.get(vc, {})
        all_blocks[vc].update(block_tree)
    return all_blocks


def _find_all_root_to_leaf_paths(node_list: List[Dict]) -> List[List[List[Any]]]:
    all_paths = []

    def dfs(node: Dict, current_path: List[List[Any]]):
        current_path.append(node['net'])
        if not node['children']:
            all_paths.append(list(current_path))
        else:
            for child in node['children']: dfs(child, current_path)
        current_path.pop()

    for root_node in node_list: dfs(root_node, [])
    if not all_paths and node_list:
        for root_node in node_list:
            all_paths.append([root_node['net']])
    return all_paths


def extract_pcp_traces(netlist_blocks: Dict) -> Dict[str, List[List[str]]]:
    all_traces_map = {}

    def create_pcp_word(v_in_p: str, v_c: str, v_out_p: str) -> str:
        # Ø§Ø³ØªØ®Ø±Ø§Ø¬ Ù†Ø§Ù… Ú©ÙˆØªØ§Ù‡ Ù¾ÛŒÙ†â€ŒÙ‡Ø§
        v_in_p_short = v_in_p.split('___')[-1]
        v_out_p_short = v_out_p.split('___')[-1]

        # Ø¯Ø±ÛŒØ§ÙØª Ù†ÙˆØ¹ Ø³Ù„ÙˆÙ„ (cell_type)
        v_c_type = "Unknown"
        if netlist_obj and v_c in netlist_obj.gates:
            v_c_type = netlist_obj.gates[v_c].cell_type

        # --- âœ¨ (Ø¬Ø¯ÛŒØ¯) Ù†Ø±Ù…Ø§Ù„â€ŒØ³Ø§Ø²ÛŒ Ù†Ø§Ù… Ø³Ù„ÙˆÙ„â€ŒÙ‡Ø§ ---
        # "Ú©Ù„Ù…Ù‡" Ø¨Ø§ÛŒØ¯ Ø¨Ø§ Ú©Ù„Ù…Ø§ØªÛŒ Ú©Ù‡ Ù…Ø¯Ù„ Ø±ÙˆÛŒ Ø¢Ù†â€ŒÙ‡Ø§ Ø¢Ù…ÙˆØ²Ø´ Ø¯ÛŒØ¯Ù‡ Ù…Ø·Ø§Ø¨Ù‚Øª Ø¯Ø§Ø´ØªÙ‡ Ø¨Ø§Ø´Ø¯
        # Ù…Ø§ Ù‡Ù…Ù‡ 'and', 'and2', 'and3', 'and4' Ø±Ø§ Ø¨Ù‡ 'and_base' Ù†Ú¯Ø§Ø´Øª Ù…ÛŒâ€ŒÚ©Ù†ÛŒÙ…
        if 'and' in v_c_type: v_c_type = 'and_base'
        if 'or' in v_c_type: v_c_type = 'or_base'
        if 'nand' in v_c_type: v_c_type = 'nand_base'
        if 'nor' in v_c_type: v_c_type = 'nor_base'
        if 'xor' in v_c_type: v_c_type = 'xor_base'
        if 'inv' in v_c_type or 'not' in v_c_type: v_c_type = 'inv_base'

        return f"{v_in_p_short}___{v_c_type}___{v_out_p_short}"

    global netlist_obj

    for center_gate, block in tqdm(netlist_blocks.items(), desc="  (3/3) ğŸ’¬ Extracting Traces (Alg 2)", unit="gate"):
        input_paths = _find_all_root_to_leaf_paths(block.get('I', []))
        output_paths = _find_all_root_to_leaf_paths(block.get('O', []))

        if not input_paths: input_paths = [[['DUMMY_CELL_I', 'DUMMY_PIN_I', 'DUMMY_PIN_I', center_gate, 1]]]
        if not output_paths: output_paths = [[['DUMMY_CELL_O', 'DUMMY_PIN_O', 'DUMMY_PIN_O', center_gate, 1]]]

        generated_traces_for_gate = []
        for path_I in input_paths:
            for path_O in output_paths:
                pcp_trace_words = []
                for i in range(len(path_I) - 1, 0, -1):
                    net_a, net_b = path_I[i - 1], path_I[i]
                    word = create_pcp_word(net_b[2], net_b[3], net_a[1])
                    pcp_trace_words.append(word)
                net_a, net_b = path_I[0], path_O[0]
                center_word = create_pcp_word(net_a[2], net_a[3], net_b[2])
                pcp_trace_words.append(center_word)
                for i in range(len(path_O) - 1):
                    net_a, net_b = path_O[i], path_O[i + 1]
                    word = create_pcp_word(net_a[2], net_a[3], net_b[1])
                    pcp_trace_words.append(word)
                generated_traces_for_gate.append(pcp_trace_words)
        all_traces_map[center_gate] = generated_traces_for_gate
    return all_traces_map


# ##################################################################
# ########## Ú©Ù„Ø§Ø³ Dataset (Ø¨Ø¯ÙˆÙ† ØªØºÛŒÛŒØ±) #############################
# ##################################################################
class InferenceDataset(Dataset):
    def __init__(self, traces_dict: Dict[str, List[List[str]]], embeddings: KeyedVectors):
        self.embeddings = embeddings
        self.zero_vector = np.zeros(EMBEDDING_DIM).astype(np.float32)
        self.all_traces_list = []
        for gate, traces in traces_dict.items():
            for trace in traces:
                self.all_traces_list.append({'gate': gate, 'trace': trace})

    def __len__(self):
        return len(self.all_traces_list)

    def __getitem__(self, idx):
        item = self.all_traces_list[idx]
        trace_words = item['trace'];
        gate = item['gate']
        trace_tensor_data = np.zeros((MAX_TRACE_LENGTH, EMBEDDING_DIM), dtype=np.float32)
        for i, word in enumerate(trace_words):
            if i >= MAX_TRACE_LENGTH: break
            if word in self.embeddings:
                trace_tensor_data[i] = self.embeddings[word]
        return {"trace_tensor": torch.tensor(trace_tensor_data, dtype=torch.float32), "gate": gate}


# ##################################################################
# ########## ØªØ§Ø¨Ø¹ Ø§ØµÙ„ÛŒ Ø§Ø¬Ø±Ø§ÛŒ Ø®Ø· Ù„ÙˆÙ„Ù‡ (Ø¨Ø¯ÙˆÙ† ØªØºÛŒÛŒØ±) ###################
# ##################################################################
netlist_obj: Optional[Netlist] = None


def main():
    global netlist_obj
    parser = argparse.ArgumentParser(description="Ø§Ø¨Ø²Ø§Ø± ØªØ´Ø®ÛŒØµ ØªØ±ÙˆØ¬Ø§Ù† Ø³Ø®Øªâ€ŒØ§ÙØ²Ø§Ø±ÛŒ Ù…Ø¨ØªÙ†ÛŒ Ø¨Ø± LSTM")
    parser.add_argument("verilog_file", help="Ù…Ø³ÛŒØ± ÙØ§ÛŒÙ„ Ù†Øªâ€ŒÙ„ÛŒØ³Øª .v Ø¨Ø±Ø§ÛŒ Ø§Ø³Ú©Ù†")
    parser.add_argument("--model", default=DEFAULT_MODEL_FILE, help="Ù…Ø³ÛŒØ± ÙØ§ÛŒÙ„ Ù…Ø¯Ù„ .pth Ø¢Ù…ÙˆØ²Ø´â€ŒØ¯ÛŒØ¯Ù‡")
    parser.add_argument("--vectors", default=DEFAULT_VECTORS_FILE, help="Ù…Ø³ÛŒØ± ÙØ§ÛŒÙ„ net2vec.vectors")
    args = parser.parse_args()
    if not (os.path.exists(args.verilog_file) and os.path.exists(args.model) and os.path.exists(args.vectors)):
        print("âŒ Ø®Ø·Ø§: ÛŒÚ©ÛŒ Ø§Ø² ÙØ§ÛŒÙ„â€ŒÙ‡Ø§ÛŒ ÙˆØ±ÙˆØ¯ÛŒ (verilog, model, or vectors) ÛŒØ§ÙØª Ù†Ø´Ø¯.")
        return
    start_time = time.time()
    print(f"--- ğŸ”¬ ÙØ§Ø² 1: Ø¯Ø± Ø­Ø§Ù„ Ù¾Ø±Ø¯Ø§Ø²Ø´ {os.path.basename(args.verilog_file)} ---")
    print("  (1/3) ğŸ“„ Parsing Netlist...")
    netlist_obj = parse_netlist(args.verilog_file)
    if netlist_obj is None:
        print("âŒ Ù¾Ø±Ø¯Ø§Ø²Ø´ Ù…ØªÙˆÙ‚Ù Ø´Ø¯: Ù¾Ø§Ø±Ø³ Ú©Ø±Ø¯Ù† Ù†Øªâ€ŒÙ„ÛŒØ³Øª Ù†Ø§Ù…ÙˆÙÙ‚ Ø¨ÙˆØ¯.")
        return
    pin_graph = convert_to_pin_graph(netlist_obj)
    net_blocks = generate_netlist_blocks(pin_graph, LOGIC_LEVEL)
    all_traces_dict = extract_pcp_traces(net_blocks)
    total_traces = sum(len(t) for t in all_traces_dict.values())
    if total_traces == 0:
        print(f"  (ØªØ¹Ø¯Ø§Ø¯ Ú¯ÛŒØªâ€ŒÙ‡Ø§ÛŒ Ù¾Ø§Ø±Ø³ Ø´Ø¯Ù‡: {len(netlist_obj.gates)})")
        print(f"  (ØªØ¹Ø¯Ø§Ø¯ Ú¯Ø±Ù‡â€ŒÙ‡Ø§ÛŒ Ú¯Ø±Ø§Ù: {pin_graph.number_of_nodes()})")
        print(f"  (ØªØ¹Ø¯Ø§Ø¯ ÛŒØ§Ù„â€ŒÙ‡Ø§ÛŒ Ú¯Ø±Ø§Ù: {pin_graph.number_of_edges()})")
        print(f"  (ØªØ¹Ø¯Ø§Ø¯ Ø¨Ù„ÙˆÚ©â€ŒÙ‡Ø§ÛŒ Ø³Ø§Ø®ØªÙ‡ Ø´Ø¯Ù‡: {len(net_blocks)})")
        print("âŒ Ù¾Ø±Ø¯Ø§Ø²Ø´ Ù…ØªÙˆÙ‚Ù Ø´Ø¯: Ù‡ÛŒÚ† Ø±Ø¯ÛŒØ§Ø¨ÛŒ (trace) Ù…Ø¹ØªØ¨Ø±ÛŒ Ø§Ø³ØªØ®Ø±Ø§Ø¬ Ù†Ø´Ø¯.")
        return
    print(f"âœ… ÙØ§Ø² 1 Ú©Ø§Ù…Ù„ Ø´Ø¯. {total_traces:,} Ø±Ø¯ÛŒØ§Ø¨ÛŒ Ø§Ø² {len(netlist_obj.gates):,} Ú¯ÛŒØª Ø§Ø³ØªØ®Ø±Ø§Ø¬ Ø´Ø¯.")
    print("\n--- ğŸ§  ÙØ§Ø² 3: Ø¯Ø± Ø­Ø§Ù„ Ø¨Ø§Ø±Ú¯Ø°Ø§Ø±ÛŒ Ù…Ø¯Ù„â€ŒÙ‡Ø§ ---")
    device = torch.device("cuda" if torch.cuda.is_available() else "cpu")
    print(f"  (Ø§Ø³ØªÙØ§Ø¯Ù‡ Ø§Ø² Ø¯Ø³ØªÚ¯Ø§Ù‡: {device})")
    try:
        embeddings = KeyedVectors.load_word2vec_format(args.vectors)
        print("  âœ… Ø¯ÛŒÚ©Ø´Ù†Ø±ÛŒ Net2Vec (vectors) Ø¨Ø§Ø±Ú¯Ø°Ø§Ø±ÛŒ Ø´Ø¯.")
        model = TrojanLSTM().to(device)
        model.load_state_dict(torch.load(args.model))
        model.eval()
        print(f"  âœ… Ù…Ø¯Ù„ Ø¢Ø´Ú©Ø§Ø±Ø³Ø§Ø² ({args.model}) Ø¨Ø§Ø±Ú¯Ø°Ø§Ø±ÛŒ Ø´Ø¯.")
    except Exception as e:
        print(f"âŒ Ø®Ø·Ø§ Ø¯Ø± Ø¨Ø§Ø±Ú¯Ø°Ø§Ø±ÛŒ Ù…Ø¯Ù„â€ŒÙ‡Ø§: {e}")
        return
    print("\n--- ğŸ¤– ÙØ§Ø² 4: Ø¯Ø± Ø­Ø§Ù„ Ø§Ø¬Ø±Ø§ÛŒ Ø§Ø³ØªÙ†ØªØ§Ø¬ Ùˆ Ø±Ø£ÛŒâ€ŒÚ¯ÛŒØ±ÛŒ ---")
    inference_dataset = InferenceDataset(all_traces_dict, embeddings)
    inference_loader = DataLoader(inference_dataset, batch_size=BATCH_SIZE, shuffle=False, num_workers=NUM_WORKERS)
    gate_votes = defaultdict(lambda: {'ht_votes': 0, 'normal_votes': 0})
    with torch.no_grad():
        for batch in tqdm(inference_loader, desc="  (1/2) ğŸ§  Ø¯Ø± Ø­Ø§Ù„ Ø§Ø³ØªÙ†ØªØ§Ø¬ (Inference)"):
            traces = batch['trace_tensor'].to(device)
            gates = batch['gate']
            outputs = model(traces)
            _, preds = torch.max(outputs, 1)
            preds_cpu = preds.cpu().numpy()
            for i in range(len(gates)):
                gate_name = gates[i]
                if preds_cpu[i] == 1:
                    gate_votes[gate_name]['ht_votes'] += 1
                else:
                    gate_votes[gate_name]['normal_votes'] += 1
    suspicious_gates = []
    for gate_name, data in tqdm(gate_votes.items(), desc="  (2/2) ğŸ—³ï¸ Ø¯Ø± Ø­Ø§Ù„ Ø±Ø£ÛŒâ€ŒÚ¯ÛŒØ±ÛŒ (Voter)"):
        if data['ht_votes'] > data['normal_votes']:
            suspicious_gates.append(gate_name)
        elif data['ht_votes'] == data['normal_votes'] and data['ht_votes'] > 0:
            suspicious_gates.append(gate_name)
    print("\n" + "=" * 50)
    print("ğŸ Ø§Ø³Ú©Ù† Ú©Ø§Ù…Ù„ Ø´Ø¯")
    print("=" * 50)
    if not suspicious_gates:
        print("  âœ… Ù†ØªÛŒØ¬Ù‡: Ù‡ÛŒÚ† ØªØ±ÙˆØ¬Ø§Ù† Ø³Ø®Øªâ€ŒØ§ÙØ²Ø§Ø±ÛŒ Ø¯Ø± Ø§ÛŒÙ† ÙØ§ÛŒÙ„ Ù¾ÛŒØ¯Ø§ Ù†Ø´Ø¯.")
    else:
        print(f"  ğŸš¨ Ù‡Ø´Ø¯Ø§Ø±: {len(suspicious_gates)} Ú¯ÛŒØª Ù…Ø´Ú©ÙˆÚ© Ø¨Ù‡ ØªØ±ÙˆØ¬Ø§Ù† Ù¾ÛŒØ¯Ø§ Ø´Ø¯!")
        print("-" * 50)
        print("  Ù„ÛŒØ³Øª Ú¯ÛŒØªâ€ŒÙ‡Ø§ÛŒ Ù…Ø´Ú©ÙˆÚ©:")
        for i, gate in enumerate(suspicious_gates):
            print(f"    {i + 1}. {gate}")
            if i > 20:
                print(f"    ... Ùˆ {len(suspicious_gates) - i - 1} Ú¯ÛŒØª Ø¯ÛŒÚ¯Ø±.")
                break
    total_time = time.time() - start_time
    print(f"\nâ±ï¸ Ø²Ù…Ø§Ù† Ú©Ù„ Ø§Ø³Ú©Ù†: {total_time:.2f} Ø«Ø§Ù†ÛŒÙ‡")


if __name__ == "__main__":
    main()