;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV 210, -81
	MOV 210, -81
	SLT 12, 131
	ADD <-30, 9
	JMN 0, <132
	ADD <-30, 9
	SPL 0, <802
	SLT #250, -0
	SUB 601, @110
	SUB #81, 250
	CMP 100, <811
	DAT #210, #-51
	SLT 500, @7
	JMP <18, 109
	SLT #250, -0
	SLT 500, @7
	SPL 0, <132
	ADD 1, @110
	SPL 0, <132
	ADD 830, 9
	ADD 830, 9
	DJN -1, @-20
	SPL 0, <802
	SUB #81, 250
	SUB #1, <10
	SPL 0, <802
	SPL 0, <132
	JMZ 830, 9
	SLT <-2, @1
	JMN 0, <802
	JMN 0, <132
	SPL 0, <802
	SPL 0, <802
	SLT 830, 9
	SPL <300, 90
	SPL 0, <802
	SPL 0, <802
	SPL 0, <802
	SUB #1, <10
	SUB 100, 100
	SUB #1, <10
	SPL -8, #25
	ADD 3, <21
	MOV -7, <-20
	MOV -7, <-20
