==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 11.468 seconds; current allocated memory: 268.250 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.908 seconds; peak allocated memory: 1.069 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 784.109 MB.
INFO: [HLS 200-10] Analyzing design file 'module.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gf2_arithmetic.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 13.646 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int<166, true>(ap_int_base<166, true> const&)' into 'ap_int_base<166, true>::RType<166, true>::arg1 operator<<<166, true>(ap_int_base<166, true> const&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1691:323)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int<166, true>(ap_int_base<166, true> const&)' into 'ap_int_base<166, true>::RType<166, true>::logic operator|<166, true, 166, true>(ap_int_base<166, true> const&, ap_int_base<166, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1543:555)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(long)' into '__cxx_global_var_init.2.6' (./gf2_arithmetic.hpp:31:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::RType<166, true>::logic operator|<166, true, 166, true>(ap_int_base<166, true> const&, ap_int_base<166, true> const&)' into '__cxx_global_var_init.2.6' (./gf2_arithmetic.hpp:31:80)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into '__cxx_global_var_init.2.6' (./gf2_arithmetic.hpp:31:82)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::RType<166, true>::logic operator|<166, true, 166, true>(ap_int_base<166, true> const&, ap_int_base<166, true> const&)' into '__cxx_global_var_init.2.6' (./gf2_arithmetic.hpp:31:48)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::RType<166, true>::arg1 operator<<<166, true>(ap_int_base<166, true> const&, int)' into '__cxx_global_var_init.2.6' (./gf2_arithmetic.hpp:31:74)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into '__cxx_global_var_init.2.6' (./gf2_arithmetic.hpp:31:50)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::RType<166, true>::arg1 operator<<<166, true>(ap_int_base<166, true> const&, int)' into '__cxx_global_var_init.2.6' (./gf2_arithmetic.hpp:31:41)
INFO: [HLS 214-131] Inlining function 'ap_uint<192>::ap_uint<192, false>(ap_int_base<192, false> const&)' into 'ap_int_base<192, false>::RType<192, false>::arg1 operator<<<192, false>(ap_int_base<192, false> const&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1691:323)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<192, false>::ap_range_ref(ap_int_base<192, false>*, int, int)' into 'ap_int_base<192, false>::range(int, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1093:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<192, false>::get() const' into 'ap_int_base<166, false>::ap_int_base<192, false>(ap_range_ref<192, false> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, false>::ap_int_base<192, false>(ap_range_ref<192, false> const&)' into 'ap_uint<166>::ap_uint<192, false>(ap_range_ref<192, false> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:255:92)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<32, true>::operator-() const' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::operator-() const' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'ap_int_base<166, false>& ap_int_base<166, false>::operator>>=<32>(ap_int_base<32, false> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1043:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'ap_int_base<166, false>& ap_int_base<166, false>::operator<<=<32>(ap_int_base<32, false> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1026:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<166, false>& ap_int_base<166, false>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1016:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, false>& ap_int_base<166, false>::operator<<=<32>(ap_int_base<32, false> const&)' into 'ap_int_base<166, false>& ap_int_base<166, false>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1021:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, false>& ap_int_base<166, false>::operator>>=<32>(ap_int_base<32, false> const&)' into 'ap_int_base<166, false>& ap_int_base<166, false>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1019:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator=<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<166, false>& ap_int_base<166, false>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1018:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator-() const' into 'ap_int_base<166, false>& ap_int_base<166, false>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1018:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<166, false>& operator<<=<166, false>(ap_int_base<166, false>&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:2025)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, false>& ap_int_base<166, false>::operator<<=<32>(ap_int_base<32, true> const&)' into 'ap_int_base<166, false>& operator<<=<166, false>(ap_int_base<166, false>&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:2021)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<166, true>(ap_int_base<166, true> const&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<166, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<166, true>(ap_int_base<166, true> const&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<166, true>(ap_int_base<166, true> const&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:2233)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<166, true>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator!=<166, true>(ap_int_base<166, true> const&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:2230)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<166, true>::ap_bit_ref(ap_int_base<166, true> const*, int)' into 'ap_int_base<166, true>::operator[](int) const' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1190:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<166, true>::to_bool() const' into 'ap_int_base<166, true>::operator[](int) const' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1191:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::operator[](int) const' into 'vec_degree(ap_int<166> const&)' (gf2_arithmetic.cpp:25:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>& ap_int_base<166, true>::operator^=<166, true>(ap_int_base<166, true> const&)' into 'vec_swap(ap_int<166>&, ap_int<166>&)' (gf2_arithmetic.cpp:17:4)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>& ap_int_base<166, true>::operator^=<166, true>(ap_int_base<166, true> const&)' into 'vec_swap(ap_int<166>&, ap_int<166>&)' (gf2_arithmetic.cpp:19:4)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>& ap_int_base<166, true>::operator^=<166, true>(ap_int_base<166, true> const&)' into 'vec_swap(ap_int<166>&, ap_int<166>&)' (gf2_arithmetic.cpp:18:4)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<166, true>::ap_bit_ref(ap_int_base<166, true>*, int)' into 'ap_int_base<166, true>::operator[](int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1174:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::operator[](int) const' into 'bf_add(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:34:11)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<166, true>::operator=(int)' into 'bf_add(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:34:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::operator[](int)' into 'bf_add(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:34:3)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::operator[](int) const' into 'bf_add(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:34:18)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'bf_inv(ap_int<166>&, ap_int<166> const&)' (gf2_arithmetic.cpp:72:4)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'bf_inv(ap_int<166>&, ap_int<166> const&)' (gf2_arithmetic.cpp:73:4)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::RType<166, true>::arg1 operator<<<166, true>(ap_int_base<166, true> const&, int)' into 'bf_inv(ap_int<166>&, ap_int<166> const&)' (gf2_arithmetic.cpp:84:6)
INFO: [HLS 214-131] Inlining function 'bool operator!=<166, true>(ap_int_base<166, true> const&, int)' into 'bf_inv(ap_int<166>&, ap_int<166> const&)' (gf2_arithmetic.cpp:75:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::RType<166, true>::arg1 operator<<<166, true>(ap_int_base<166, true> const&, int)' into 'bf_inv(ap_int<166>&, ap_int<166> const&)' (gf2_arithmetic.cpp:82:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'ap_int_base<166, true>& ap_int_base<166, true>::operator>>=<32>(ap_int_base<32, false> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1043:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'ap_int_base<166, true>& ap_int_base<166, true>::operator<<=<32>(ap_int_base<32, false> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1026:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<166, true>& ap_int_base<166, true>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1016:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>& ap_int_base<166, true>::operator<<=<32>(ap_int_base<32, false> const&)' into 'ap_int_base<166, true>& ap_int_base<166, true>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1021:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>& ap_int_base<166, true>::operator>>=<32>(ap_int_base<32, false> const&)' into 'ap_int_base<166, true>& ap_int_base<166, true>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1019:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator=<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<166, true>& ap_int_base<166, true>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1018:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator-() const' into 'ap_int_base<166, true>& ap_int_base<166, true>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1018:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<166, true>& operator<<=<166, true>(ap_int_base<166, true>&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:2025)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>& ap_int_base<166, true>::operator<<=<32>(ap_int_base<32, true> const&)' into 'ap_int_base<166, true>& operator<<=<166, true>(ap_int_base<166, true>&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:2021)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::operator[](int) const' into 'bf_mult(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:50:9)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'bf_mult(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:53:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::operator[](int) const' into 'bf_mult(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:61:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>& operator<<=<166, true>(ap_int_base<166, true>&, int)' into 'bf_mult(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:57:13)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<166, true>::operator bool() const' into 'bf_mult(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:58:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::operator[](int)' into 'bf_mult(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:58:13)
INFO: [HLS 214-131] Inlining function 'bool operator==<166, true>(ap_int_base<166, true> const&, int)' into 'point_double(ap_int<166>&, ap_int<166>&)' (gf2_arithmetic.cpp:91:6)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'point_double(ap_int<166>&, ap_int<166>&)' (gf2_arithmetic.cpp:92:5)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'point_double(ap_int<166>&, ap_int<166>&)' (gf2_arithmetic.cpp:102:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>& ap_int_base<166, true>::operator^=<166, true>(ap_int_base<166, true> const&)' into 'point_double(ap_int<166>&, ap_int<166>&)' (gf2_arithmetic.cpp:102:9)
INFO: [HLS 214-131] Inlining function 'bool operator!=<166, true>(ap_int_base<166, true> const&, int)' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:110:8)
INFO: [HLS 214-131] Inlining function 'bool operator!=<166, true>(ap_int_base<166, true> const&, int)' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:110:18)
INFO: [HLS 214-131] Inlining function 'bool operator==<166, true>(ap_int_base<166, true> const&, int)' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:111:9)
INFO: [HLS 214-131] Inlining function 'bool operator==<166, true>(ap_int_base<166, true> const&, int)' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:111:19)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<166, true>::operator==<166, true>(ap_int_base<166, true> const&) const' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:117:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>& ap_int_base<166, true>::operator^=<166, true>(ap_int_base<166, true> const&)' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:135:6)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:135:8)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<166, true>::operator==<166, true>(ap_int_base<166, true> const&) const' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:118:10)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:121:9)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:122:9)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<166, false>::ap_bit_ref(ap_int_base<166, false>*, int)' into 'ap_int_base<166, false>::operator[](int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1174:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>::ap_bit_ref(ap_int_base<6, true>*, int)' into 'ap_int_base<6, true>::operator[](int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1174:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<166, false>::operator bool() const' into 'ap_bit_ref<6, true>& ap_bit_ref<6, true>::operator=<166, false>(ap_bit_ref<166, false> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:885:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>::operator=(unsigned long long)' into 'ap_bit_ref<6, true>& ap_bit_ref<6, true>::operator=<166, false>(ap_bit_ref<166, false> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:885:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, true>::operator[](int)' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:13)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>::operator bool() const' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:121)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, true>::operator[](int)' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:121)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>::operator bool() const' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:97)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, true>::operator[](int)' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:97)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>::operator bool() const' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:73)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, true>::operator[](int)' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:73)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>::operator bool() const' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, true>::operator[](int)' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:49)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>::operator bool() const' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, true>::operator[](int)' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:25)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>::operator bool() const' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:13)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>::operator bool() const' into 'bool operator==<6, true>(ap_bit_ref<6, true> const&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:1082:365)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<166, true>::ap_range_ref(ap_int_base<166, true>*, int, int)' into 'ap_int_base<166, true>::range(int, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1093:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<166, true>::get() const' into 'ap_int_base<166, false>::ap_int_base<166, true>(ap_range_ref<166, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::ap_int_base<166, false>(ap_int_base<166, false> const&)' into 'ap_range_ref<192, false>& ap_range_ref<192, false>::operator=<166, false>(ap_int_base<166, false> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:413:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, false>::ap_int_base<166, true>(ap_range_ref<166, true> const&)' into 'ap_range_ref<192, false>& ap_range_ref<192, false>::operator=<166, true>(ap_range_ref<166, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:428:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<192, false>& ap_range_ref<192, false>::operator=<166, false>(ap_int_base<166, false> const&)' into 'ap_range_ref<192, false>& ap_range_ref<192, false>::operator=<166, true>(ap_range_ref<166, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:428:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<192, false>::to_uint64() const' into 'ap_range_ref<192, false>::operator unsigned long long() const' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:361:76)
INFO: [HLS 214-131] Inlining function 'ap_uint<192>::ap_uint(int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:32:4)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<192, false>::operator unsigned long long() const' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:79:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::range(int, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:79:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<192, false>::operator unsigned long long() const' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:78:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::range(int, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:78:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<192, false>& ap_range_ref<192, false>::operator=<166, true>(ap_range_ref<166, true> const&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:76:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::range(int, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:76:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::range(int, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:76:26)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<192, false>& ap_range_ref<192, false>::operator=<166, true>(ap_range_ref<166, true> const&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:75:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::range(int, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:75:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::range(int, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:75:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<192>::ap_uint(int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:32:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<192>::ap_uint(int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:32:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<192>::ap_uint(unsigned int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:34:8)
INFO: [HLS 214-131] Inlining function 'bool operator==<6, true>(ap_bit_ref<6, true> const&, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:64:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, true>::operator[](int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:64:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::RType<192, false>::arg1 operator<<<192, false>(ap_int_base<192, false> const&, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:34:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>& ap_int_base<192, false>::operator|=<192, false>(ap_int_base<192, false> const&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:34:5)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>& ap_bit_ref<6, true>::operator=<166, false>(ap_bit_ref<166, false> const&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:57:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, true>::operator[](int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, false>::operator[](int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:57:14)
INFO: [HLS 214-131] Inlining function 'ap_int<6>::ap_int(int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:55:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<192>::ap_uint(unsigned int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:37:8)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int<192>(ap_uint<192> const&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:51:32)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int<192>(ap_uint<192> const&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:51:29)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:48:8)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:47:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, false>& operator<<=<166, false>(ap_int_base<166, false>&, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:45:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, false>::operator unsigned long long() const' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:44:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<166>::ap_uint<192, false>(ap_range_ref<192, false> const&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:43:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::range(int, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:43:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<166>::ap_uint(int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:42:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>& ap_int_base<192, false>::operator|=<192, false>(ap_int_base<192, false> const&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:40:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::RType<192, false>::arg1 operator<<<192, false>(ap_int_base<192, false> const&, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:40:31)
INFO: [HLS 214-131] Inlining function 'ap_uint<192>::ap_uint(unsigned int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:40:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>& ap_int_base<192, false>::operator|=<192, false>(ap_int_base<192, false> const&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:37:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::RType<192, false>::arg1 operator<<<192, false>(ap_int_base<192, false> const&, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:37:31)
INFO: [HLS 214-178] Inlining function 'vec_degree(ap_int<166> const&)' into 'bf_inv(ap_int<166>&, ap_int<166> const&) (.229)' (gf2_arithmetic.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'vec_swap(ap_int<166>&, ap_int<166>&)' into 'bf_inv(ap_int<166>&, ap_int<166> const&) (.229)' (gf2_arithmetic.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'bf_add(ap_int<166>&, ap_int<166> const&, ap_int<166> const&) (.3.42.65.137.155.173.252.254.279.283.319)' into 'bf_inv(ap_int<166>&, ap_int<166> const&) (.229)' (gf2_arithmetic.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'bf_add(ap_int<166>&, ap_int<166> const&, ap_int<166> const&) (.3.42.65.137.155.173.252.254.279.283.319)' into 'bf_mult(ap_int<166>&, ap_int<166> const&, ap_int<166> const&) (.89.93.101.160.218)' (gf2_arithmetic.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'bf_add(ap_int<166>&, ap_int<166> const&, ap_int<166> const&) (.3.42.65.137.155.173.252.254.279.283.319)' into 'point_double(ap_int<166>&, ap_int<166>&) (.266.274.282.293.309.322)' (gf2_arithmetic.cpp:90:0)
INFO: [HLS 214-178] Inlining function 'point_double(ap_int<166>&, ap_int<166>&) (.266.274.282.293.309.322)' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'point_double(ap_int<166>&, ap_int<166>&) (.266.274.282.293.309.322)' into 'generate_points(Point*, ap_int<166>, ap_int<166>)' (module.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'generate_points(Point*, ap_int<166>, ap_int<166>)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'm_n_parameters(ap_int<6>, int&, int&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'point_double(ap_int<166>&, ap_int<166>&) (.266.274.282.293.309.322)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'bf_add(ap_int<166>&, ap_int<166> const&, ap_int<166> const&) (.3.42.65.137.155.173.252.254.279.283.319)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (D:/vitis/xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/ios_base.h:104:0)
INFO: [HLS 214-178] Inlining function 'std::operator|(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (D:/vitis/xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/ios_base.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (D:/vitis/xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/ios_base.h:664:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (D:/vitis/xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/ios_base.h:664:0)
INFO: [HLS 214-178] Inlining function 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (D:/vitis/xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/ios_base.h:664:0)
INFO: [HLS 214-178] Inlining function 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::hex(std::ios_base&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/ios_base.h:1025:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 6 and bit width 32 in loop 'anonymous'(module.cpp:27:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (module.cpp:27:2)
INFO: [HLS 214-115] Multiple burst reads of length 6 and bit width 32 in loop 'anonymous'(module.cpp:28:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (module.cpp:28:2)
INFO: [HLS 214-115] Multiple burst reads of length 6 and bit width 32 in loop 'anonymous'(module.cpp:29:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (module.cpp:29:2)
INFO: [HLS 214-115] Multiple burst writes of length 6 and bit width 32 in loop 'anonymous'(module.cpp:81:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (module.cpp:81:5)
INFO: [HLS 214-115] Multiple burst writes of length 6 and bit width 32 in loop 'anonymous'(module.cpp:82:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (module.cpp:82:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.778 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:820: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.069 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' (gf2_arithmetic.cpp:49) in function 'bf_mult.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'bf_mult.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' (gf2_arithmetic.cpp:49) in function 'bf_mult.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'bf_mult.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' (gf2_arithmetic.cpp:49) in function 'bf_mult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'bf_mult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (gf2_arithmetic.cpp:26) in function 'bf_inv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (gf2_arithmetic.cpp:26) in function 'bf_inv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' (gf2_arithmetic.cpp:69) in function 'bf_inv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'bf_inv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'bf_add.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'bf_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'point_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'point_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'point_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' (module.cpp:31) in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_36_2' (module.cpp:31) in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_3' (module.cpp:31) in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_1' (module.cpp:93) in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_6' (module.cpp:50) in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_7' (module.cpp:77) in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-14' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-15' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-602] Inlining function 'bf_add' into 'point_add' (gf2_arithmetic.cpp:127) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (gf2_arithmetic.cpp:28:9) to (gf2_arithmetic.cpp:33:19) in function 'bf_inv'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (gf2_arithmetic.cpp:33:19) in function 'bf_inv'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Radix2wECC' (module.cpp:17)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.132 seconds; current allocated memory: 1.069 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_56_1' (gf2_arithmetic.cpp:49:9) in function 'bf_mult.2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_56_1' (gf2_arithmetic.cpp:49:9) in function 'bf_mult.1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_56_1' (gf2_arithmetic.cpp:49:9) in function 'bf_mult' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (gf2_arithmetic.cpp:23:11) in function 'bf_inv' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_54_5' (module.cpp:50:17) in function 'Radix2wECC' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_4' (module.cpp:53:31) in function 'Radix2wECC'.
INFO: [HLS 200-472] Inferring partial write operation for 'values.x.V' (module.cpp:105:17)
INFO: [HLS 200-472] Inferring partial write operation for 'values.y.V' (module.cpp:106:17)
INFO: [HLS 200-472] Inferring partial write operation for 'values.x.V' (module.cpp:117:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buff2' (module.cpp:78:14)
INFO: [HLS 200-472] Inferring partial write operation for 'buff3' (module.cpp:79:14)
INFO: [HLS 200-472] Inferring partial write operation for 'buff3' 
INFO: [HLS 200-472] Inferring partial write operation for 'buff2' 
INFO: [HLS 200-472] Inferring partial write operation for 'buff1' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.943 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Radix2wECC' ...
WARNING: [SYN 201-103] Legalizing function name 'bf_mult.1_Pipeline_VITIS_LOOP_33_1' to 'bf_mult_1_Pipeline_VITIS_LOOP_33_1'.
WARNING: [SYN 201-103] Legalizing function name 'bf_mult.1_Pipeline_VITIS_LOOP_33_16' to 'bf_mult_1_Pipeline_VITIS_LOOP_33_16'.
WARNING: [SYN 201-103] Legalizing function name 'bf_mult.1' to 'bf_mult_1'.
WARNING: [SYN 201-103] Legalizing function name 'bf_mult.2_Pipeline_VITIS_LOOP_33_1' to 'bf_mult_2_Pipeline_VITIS_LOOP_33_1'.
WARNING: [SYN 201-103] Legalizing function name 'bf_mult.2_Pipeline_VITIS_LOOP_33_15' to 'bf_mult_2_Pipeline_VITIS_LOOP_33_15'.
WARNING: [SYN 201-103] Legalizing function name 'bf_mult.2' to 'bf_mult_2'.
WARNING: [SYN 201-103] Legalizing function name 'bf_add.1' to 'bf_add_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_36_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_36_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_39_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_39_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_inv_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_inv_Pipeline_VITIS_LOOP_25_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_inv_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_inv_Pipeline_VITIS_LOOP_33_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_inv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_mult_1_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_mult_1_Pipeline_VITIS_LOOP_33_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_33_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_mult_2_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_mult_2_Pipeline_VITIS_LOOP_33_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_33_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_33_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'point_add_Pipeline_VITIS_LOOP_33_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'point_add_Pipeline_VITIS_LOOP_33_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_add_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_mult_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_mult_Pipeline_VITIS_LOOP_33_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'point_add_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'point_add_Pipeline_VITIS_LOOP_33_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'point_add_Pipeline_VITIS_LOOP_33_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'point_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_56_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_56_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_92_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_92_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_33_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_33_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_33_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_33_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_77_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_77_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.241 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.628 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_33_1' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_33_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_36_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_36_2' pipeline 'VITIS_LOOP_36_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_36_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_39_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_39_3' pipeline 'VITIS_LOOP_39_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_39_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_inv_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_inv_Pipeline_VITIS_LOOP_25_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_inv_Pipeline_VITIS_LOOP_25_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_inv_Pipeline_VITIS_LOOP_25_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_inv_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_inv_Pipeline_VITIS_LOOP_33_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_inv_Pipeline_VITIS_LOOP_33_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_inv_Pipeline_VITIS_LOOP_33_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_inv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_inv'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_mult_1_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bf_mult_1_Pipeline_VITIS_LOOP_33_1' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_mult_1_Pipeline_VITIS_LOOP_33_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.362 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_mult_1_Pipeline_VITIS_LOOP_33_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bf_mult_1_Pipeline_VITIS_LOOP_33_16' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_mult_1_Pipeline_VITIS_LOOP_33_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_mult_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_33_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_33_110' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_33_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_mult_2_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bf_mult_2_Pipeline_VITIS_LOOP_33_1' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_mult_2_Pipeline_VITIS_LOOP_33_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_mult_2_Pipeline_VITIS_LOOP_33_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bf_mult_2_Pipeline_VITIS_LOOP_33_15' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_mult_2_Pipeline_VITIS_LOOP_33_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_mult_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_33_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_33_111' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_33_111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_33_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_33_112' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_33_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'point_add_Pipeline_VITIS_LOOP_33_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'point_add_Pipeline_VITIS_LOOP_33_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'point_add_Pipeline_VITIS_LOOP_33_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'point_add_Pipeline_VITIS_LOOP_33_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_add_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bf_add_1' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_add_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_mult_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bf_mult_Pipeline_VITIS_LOOP_33_1' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_mult_Pipeline_VITIS_LOOP_33_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_mult_Pipeline_VITIS_LOOP_33_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bf_mult_Pipeline_VITIS_LOOP_33_17' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_mult_Pipeline_VITIS_LOOP_33_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_mult'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'point_add_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'point_add_Pipeline_VITIS_LOOP_33_1' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'point_add_Pipeline_VITIS_LOOP_33_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'point_add_Pipeline_VITIS_LOOP_33_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'point_add_Pipeline_VITIS_LOOP_33_11' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'point_add_Pipeline_VITIS_LOOP_33_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'point_add_Pipeline_VITIS_LOOP_33_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'point_add_Pipeline_VITIS_LOOP_33_12' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'point_add_Pipeline_VITIS_LOOP_33_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'point_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'point_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_56_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_56_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.501 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_92_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_92_1' pipeline 'VITIS_LOOP_92_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_92_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_33_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_33_113' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_33_113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_33_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_33_114' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_33_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_33_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_33_115' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_33_115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_33_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_33_116' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_33_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_77_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_77_7' pipeline 'VITIS_LOOP_77_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_77_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_17' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.885 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_18' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.734 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Radix2wECC/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Radix2wECC/k' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Radix2wECC/x_o' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Radix2wECC/y_o' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Radix2wECC' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'k', 'x_o', 'y_o', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.429 seconds; current allocated memory: 1.069 GB.
INFO: [RTMG 210-278] Implementing memory 'Radix2wECC_values_x_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Radix2wECC_buff1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.509 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.165 seconds; current allocated memory: 1.069 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for Radix2wECC.
INFO: [VLOG 209-307] Generating Verilog RTL for Radix2wECC.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 55.576 seconds; current allocated memory: 330.348 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 1 seconds. Total elapsed time: 56.817 seconds; peak allocated memory: 1.069 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 778.723 MB.
INFO: [HLS 200-10] Analyzing design file 'module.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gf2_arithmetic.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.325 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int<166, true>(ap_int_base<166, true> const&)' into 'ap_int_base<166, true>::RType<166, true>::arg1 operator<<<166, true>(ap_int_base<166, true> const&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1691:323)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int<166, true>(ap_int_base<166, true> const&)' into 'ap_int_base<166, true>::RType<166, true>::logic operator|<166, true, 166, true>(ap_int_base<166, true> const&, ap_int_base<166, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1543:555)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(long)' into '__cxx_global_var_init.2.6' (./gf2_arithmetic.hpp:31:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::RType<166, true>::logic operator|<166, true, 166, true>(ap_int_base<166, true> const&, ap_int_base<166, true> const&)' into '__cxx_global_var_init.2.6' (./gf2_arithmetic.hpp:31:80)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into '__cxx_global_var_init.2.6' (./gf2_arithmetic.hpp:31:82)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::RType<166, true>::logic operator|<166, true, 166, true>(ap_int_base<166, true> const&, ap_int_base<166, true> const&)' into '__cxx_global_var_init.2.6' (./gf2_arithmetic.hpp:31:48)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::RType<166, true>::arg1 operator<<<166, true>(ap_int_base<166, true> const&, int)' into '__cxx_global_var_init.2.6' (./gf2_arithmetic.hpp:31:74)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into '__cxx_global_var_init.2.6' (./gf2_arithmetic.hpp:31:50)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::RType<166, true>::arg1 operator<<<166, true>(ap_int_base<166, true> const&, int)' into '__cxx_global_var_init.2.6' (./gf2_arithmetic.hpp:31:41)
INFO: [HLS 214-131] Inlining function 'ap_uint<192>::ap_uint<192, false>(ap_int_base<192, false> const&)' into 'ap_int_base<192, false>::RType<192, false>::arg1 operator<<<192, false>(ap_int_base<192, false> const&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1691:323)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<192, false>::ap_range_ref(ap_int_base<192, false>*, int, int)' into 'ap_int_base<192, false>::range(int, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1093:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<192, false>::get() const' into 'ap_int_base<166, false>::ap_int_base<192, false>(ap_range_ref<192, false> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, false>::ap_int_base<192, false>(ap_range_ref<192, false> const&)' into 'ap_uint<166>::ap_uint<192, false>(ap_range_ref<192, false> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:255:92)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<32, true>::operator-() const' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::operator-() const' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'ap_int_base<166, false>& ap_int_base<166, false>::operator>>=<32>(ap_int_base<32, false> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1043:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'ap_int_base<166, false>& ap_int_base<166, false>::operator<<=<32>(ap_int_base<32, false> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1026:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<166, false>& ap_int_base<166, false>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1016:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, false>& ap_int_base<166, false>::operator<<=<32>(ap_int_base<32, false> const&)' into 'ap_int_base<166, false>& ap_int_base<166, false>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1021:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, false>& ap_int_base<166, false>::operator>>=<32>(ap_int_base<32, false> const&)' into 'ap_int_base<166, false>& ap_int_base<166, false>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1019:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator=<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<166, false>& ap_int_base<166, false>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1018:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator-() const' into 'ap_int_base<166, false>& ap_int_base<166, false>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1018:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<166, false>& operator<<=<166, false>(ap_int_base<166, false>&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:2025)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, false>& ap_int_base<166, false>::operator<<=<32>(ap_int_base<32, true> const&)' into 'ap_int_base<166, false>& operator<<=<166, false>(ap_int_base<166, false>&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:2021)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<166, true>(ap_int_base<166, true> const&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<166, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<166, true>(ap_int_base<166, true> const&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<166, true>(ap_int_base<166, true> const&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:2233)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<166, true>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator!=<166, true>(ap_int_base<166, true> const&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:2230)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<166, true>::ap_bit_ref(ap_int_base<166, true> const*, int)' into 'ap_int_base<166, true>::operator[](int) const' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1190:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<166, true>::to_bool() const' into 'ap_int_base<166, true>::operator[](int) const' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1191:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::operator[](int) const' into 'vec_degree(ap_int<166> const&)' (gf2_arithmetic.cpp:25:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>& ap_int_base<166, true>::operator^=<166, true>(ap_int_base<166, true> const&)' into 'vec_swap(ap_int<166>&, ap_int<166>&)' (gf2_arithmetic.cpp:17:4)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>& ap_int_base<166, true>::operator^=<166, true>(ap_int_base<166, true> const&)' into 'vec_swap(ap_int<166>&, ap_int<166>&)' (gf2_arithmetic.cpp:19:4)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>& ap_int_base<166, true>::operator^=<166, true>(ap_int_base<166, true> const&)' into 'vec_swap(ap_int<166>&, ap_int<166>&)' (gf2_arithmetic.cpp:18:4)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<166, true>::ap_bit_ref(ap_int_base<166, true>*, int)' into 'ap_int_base<166, true>::operator[](int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1174:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::operator[](int) const' into 'bf_add(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:34:11)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<166, true>::operator=(int)' into 'bf_add(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:34:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::operator[](int)' into 'bf_add(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:34:3)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::operator[](int) const' into 'bf_add(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:34:18)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'bf_inv(ap_int<166>&, ap_int<166> const&)' (gf2_arithmetic.cpp:72:4)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'bf_inv(ap_int<166>&, ap_int<166> const&)' (gf2_arithmetic.cpp:73:4)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::RType<166, true>::arg1 operator<<<166, true>(ap_int_base<166, true> const&, int)' into 'bf_inv(ap_int<166>&, ap_int<166> const&)' (gf2_arithmetic.cpp:84:6)
INFO: [HLS 214-131] Inlining function 'bool operator!=<166, true>(ap_int_base<166, true> const&, int)' into 'bf_inv(ap_int<166>&, ap_int<166> const&)' (gf2_arithmetic.cpp:75:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::RType<166, true>::arg1 operator<<<166, true>(ap_int_base<166, true> const&, int)' into 'bf_inv(ap_int<166>&, ap_int<166> const&)' (gf2_arithmetic.cpp:82:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'ap_int_base<166, true>& ap_int_base<166, true>::operator>>=<32>(ap_int_base<32, false> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1043:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'ap_int_base<166, true>& ap_int_base<166, true>::operator<<=<32>(ap_int_base<32, false> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1026:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<166, true>& ap_int_base<166, true>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1016:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>& ap_int_base<166, true>::operator<<=<32>(ap_int_base<32, false> const&)' into 'ap_int_base<166, true>& ap_int_base<166, true>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1021:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>& ap_int_base<166, true>::operator>>=<32>(ap_int_base<32, false> const&)' into 'ap_int_base<166, true>& ap_int_base<166, true>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1019:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator=<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<166, true>& ap_int_base<166, true>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1018:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator-() const' into 'ap_int_base<166, true>& ap_int_base<166, true>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1018:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<166, true>& operator<<=<166, true>(ap_int_base<166, true>&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:2025)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>& ap_int_base<166, true>::operator<<=<32>(ap_int_base<32, true> const&)' into 'ap_int_base<166, true>& operator<<=<166, true>(ap_int_base<166, true>&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:2021)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::operator[](int) const' into 'bf_mult(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:50:9)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'bf_mult(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:53:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::operator[](int) const' into 'bf_mult(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:61:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>& operator<<=<166, true>(ap_int_base<166, true>&, int)' into 'bf_mult(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:57:13)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<166, true>::operator bool() const' into 'bf_mult(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:58:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::operator[](int)' into 'bf_mult(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:58:13)
INFO: [HLS 214-131] Inlining function 'bool operator==<166, true>(ap_int_base<166, true> const&, int)' into 'point_double(ap_int<166>&, ap_int<166>&)' (gf2_arithmetic.cpp:91:6)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'point_double(ap_int<166>&, ap_int<166>&)' (gf2_arithmetic.cpp:92:5)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'point_double(ap_int<166>&, ap_int<166>&)' (gf2_arithmetic.cpp:102:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>& ap_int_base<166, true>::operator^=<166, true>(ap_int_base<166, true> const&)' into 'point_double(ap_int<166>&, ap_int<166>&)' (gf2_arithmetic.cpp:102:9)
INFO: [HLS 214-131] Inlining function 'bool operator!=<166, true>(ap_int_base<166, true> const&, int)' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:110:8)
INFO: [HLS 214-131] Inlining function 'bool operator!=<166, true>(ap_int_base<166, true> const&, int)' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:110:18)
INFO: [HLS 214-131] Inlining function 'bool operator==<166, true>(ap_int_base<166, true> const&, int)' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:111:9)
INFO: [HLS 214-131] Inlining function 'bool operator==<166, true>(ap_int_base<166, true> const&, int)' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:111:19)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<166, true>::operator==<166, true>(ap_int_base<166, true> const&) const' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:117:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>& ap_int_base<166, true>::operator^=<166, true>(ap_int_base<166, true> const&)' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:135:6)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:135:8)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<166, true>::operator==<166, true>(ap_int_base<166, true> const&) const' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:118:10)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:121:9)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:122:9)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<166, false>::ap_bit_ref(ap_int_base<166, false>*, int)' into 'ap_int_base<166, false>::operator[](int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1174:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>::ap_bit_ref(ap_int_base<6, true>*, int)' into 'ap_int_base<6, true>::operator[](int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1174:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<166, false>::operator bool() const' into 'ap_bit_ref<6, true>& ap_bit_ref<6, true>::operator=<166, false>(ap_bit_ref<166, false> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:885:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>::operator=(unsigned long long)' into 'ap_bit_ref<6, true>& ap_bit_ref<6, true>::operator=<166, false>(ap_bit_ref<166, false> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:885:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, true>::operator[](int)' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:13)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>::operator bool() const' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:121)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, true>::operator[](int)' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:121)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>::operator bool() const' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:97)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, true>::operator[](int)' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:97)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>::operator bool() const' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:73)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, true>::operator[](int)' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:73)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>::operator bool() const' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, true>::operator[](int)' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:49)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>::operator bool() const' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, true>::operator[](int)' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:25)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>::operator bool() const' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:13)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>::operator bool() const' into 'bool operator==<6, true>(ap_bit_ref<6, true> const&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:1082:365)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<166, true>::ap_range_ref(ap_int_base<166, true>*, int, int)' into 'ap_int_base<166, true>::range(int, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1093:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<166, true>::get() const' into 'ap_int_base<166, false>::ap_int_base<166, true>(ap_range_ref<166, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::ap_int_base<166, false>(ap_int_base<166, false> const&)' into 'ap_range_ref<192, false>& ap_range_ref<192, false>::operator=<166, false>(ap_int_base<166, false> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:413:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, false>::ap_int_base<166, true>(ap_range_ref<166, true> const&)' into 'ap_range_ref<192, false>& ap_range_ref<192, false>::operator=<166, true>(ap_range_ref<166, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:428:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<192, false>& ap_range_ref<192, false>::operator=<166, false>(ap_int_base<166, false> const&)' into 'ap_range_ref<192, false>& ap_range_ref<192, false>::operator=<166, true>(ap_range_ref<166, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:428:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<192, false>::to_uint64() const' into 'ap_range_ref<192, false>::operator unsigned long long() const' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:361:76)
INFO: [HLS 214-131] Inlining function 'ap_uint<192>::ap_uint(int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:32:4)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<192, false>::operator unsigned long long() const' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:79:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::range(int, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:79:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<192, false>::operator unsigned long long() const' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:78:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::range(int, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:78:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<192, false>& ap_range_ref<192, false>::operator=<166, true>(ap_range_ref<166, true> const&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:76:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::range(int, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:76:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::range(int, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:76:26)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<192, false>& ap_range_ref<192, false>::operator=<166, true>(ap_range_ref<166, true> const&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:75:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::range(int, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:75:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::range(int, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:75:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<192>::ap_uint(int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:32:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<192>::ap_uint(int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:32:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<192>::ap_uint(unsigned int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:34:8)
INFO: [HLS 214-131] Inlining function 'bool operator==<6, true>(ap_bit_ref<6, true> const&, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:64:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, true>::operator[](int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:64:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::RType<192, false>::arg1 operator<<<192, false>(ap_int_base<192, false> const&, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:34:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>& ap_int_base<192, false>::operator|=<192, false>(ap_int_base<192, false> const&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:34:5)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>& ap_bit_ref<6, true>::operator=<166, false>(ap_bit_ref<166, false> const&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:57:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, true>::operator[](int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, false>::operator[](int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:57:14)
INFO: [HLS 214-131] Inlining function 'ap_int<6>::ap_int(int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:55:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<192>::ap_uint(unsigned int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:37:8)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int<192>(ap_uint<192> const&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:51:32)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int<192>(ap_uint<192> const&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:51:29)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:48:8)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:47:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, false>& operator<<=<166, false>(ap_int_base<166, false>&, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:45:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, false>::operator unsigned long long() const' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:44:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<166>::ap_uint<192, false>(ap_range_ref<192, false> const&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:43:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::range(int, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:43:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<166>::ap_uint(int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:42:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>& ap_int_base<192, false>::operator|=<192, false>(ap_int_base<192, false> const&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:40:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::RType<192, false>::arg1 operator<<<192, false>(ap_int_base<192, false> const&, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:40:31)
INFO: [HLS 214-131] Inlining function 'ap_uint<192>::ap_uint(unsigned int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:40:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>& ap_int_base<192, false>::operator|=<192, false>(ap_int_base<192, false> const&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:37:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::RType<192, false>::arg1 operator<<<192, false>(ap_int_base<192, false> const&, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:37:31)
INFO: [HLS 214-178] Inlining function 'vec_degree(ap_int<166> const&)' into 'bf_inv(ap_int<166>&, ap_int<166> const&) (.229)' (gf2_arithmetic.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'vec_swap(ap_int<166>&, ap_int<166>&)' into 'bf_inv(ap_int<166>&, ap_int<166> const&) (.229)' (gf2_arithmetic.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'bf_add(ap_int<166>&, ap_int<166> const&, ap_int<166> const&) (.3.42.65.137.155.173.252.254.279.283.319)' into 'bf_inv(ap_int<166>&, ap_int<166> const&) (.229)' (gf2_arithmetic.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'bf_add(ap_int<166>&, ap_int<166> const&, ap_int<166> const&) (.3.42.65.137.155.173.252.254.279.283.319)' into 'bf_mult(ap_int<166>&, ap_int<166> const&, ap_int<166> const&) (.89.93.101.160.218)' (gf2_arithmetic.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'bf_add(ap_int<166>&, ap_int<166> const&, ap_int<166> const&) (.3.42.65.137.155.173.252.254.279.283.319)' into 'point_double(ap_int<166>&, ap_int<166>&) (.266.274.282.293.309.322)' (gf2_arithmetic.cpp:90:0)
INFO: [HLS 214-178] Inlining function 'point_double(ap_int<166>&, ap_int<166>&) (.266.274.282.293.309.322)' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'point_double(ap_int<166>&, ap_int<166>&) (.266.274.282.293.309.322)' into 'generate_points(Point*, ap_int<166>, ap_int<166>)' (module.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'generate_points(Point*, ap_int<166>, ap_int<166>)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'm_n_parameters(ap_int<6>, int&, int&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'point_double(ap_int<166>&, ap_int<166>&) (.266.274.282.293.309.322)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'bf_add(ap_int<166>&, ap_int<166> const&, ap_int<166> const&) (.3.42.65.137.155.173.252.254.279.283.319)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (D:/vitis/xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/ios_base.h:104:0)
INFO: [HLS 214-178] Inlining function 'std::operator|(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (D:/vitis/xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/ios_base.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (D:/vitis/xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/ios_base.h:664:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (D:/vitis/xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/ios_base.h:664:0)
INFO: [HLS 214-178] Inlining function 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (D:/vitis/xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/ios_base.h:664:0)
INFO: [HLS 214-178] Inlining function 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::hex(std::ios_base&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/ios_base.h:1025:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 6 and bit width 32 in loop 'anonymous'(module.cpp:27:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (module.cpp:27:2)
INFO: [HLS 214-115] Multiple burst reads of length 6 and bit width 32 in loop 'anonymous'(module.cpp:28:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (module.cpp:28:2)
INFO: [HLS 214-115] Multiple burst reads of length 6 and bit width 32 in loop 'anonymous'(module.cpp:29:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (module.cpp:29:2)
INFO: [HLS 214-115] Multiple burst writes of length 6 and bit width 32 in loop 'anonymous'(module.cpp:81:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (module.cpp:81:5)
INFO: [HLS 214-115] Multiple burst writes of length 6 and bit width 32 in loop 'anonymous'(module.cpp:82:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (module.cpp:82:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.202 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:820: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.069 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' (gf2_arithmetic.cpp:49) in function 'bf_mult.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'bf_mult.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' (gf2_arithmetic.cpp:49) in function 'bf_mult.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'bf_mult.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' (gf2_arithmetic.cpp:49) in function 'bf_mult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'bf_mult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (gf2_arithmetic.cpp:26) in function 'bf_inv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (gf2_arithmetic.cpp:26) in function 'bf_inv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' (gf2_arithmetic.cpp:69) in function 'bf_inv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'bf_inv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'bf_add.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'bf_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'point_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'point_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'point_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' (module.cpp:31) in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_36_2' (module.cpp:31) in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_3' (module.cpp:31) in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_1' (module.cpp:93) in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_6' (module.cpp:50) in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_7' (module.cpp:77) in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-14' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-15' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-602] Inlining function 'bf_add' into 'point_add' (gf2_arithmetic.cpp:127) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (gf2_arithmetic.cpp:28:9) to (gf2_arithmetic.cpp:33:19) in function 'bf_inv'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (gf2_arithmetic.cpp:33:19) in function 'bf_inv'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Radix2wECC' (module.cpp:17)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.115 seconds; current allocated memory: 1.069 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_56_1' (gf2_arithmetic.cpp:49:9) in function 'bf_mult.2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_56_1' (gf2_arithmetic.cpp:49:9) in function 'bf_mult.1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_56_1' (gf2_arithmetic.cpp:49:9) in function 'bf_mult' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (gf2_arithmetic.cpp:23:11) in function 'bf_inv' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_54_5' (module.cpp:50:17) in function 'Radix2wECC' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_4' (module.cpp:53:31) in function 'Radix2wECC'.
INFO: [HLS 200-472] Inferring partial write operation for 'values.x.V' (module.cpp:105:17)
INFO: [HLS 200-472] Inferring partial write operation for 'values.y.V' (module.cpp:106:17)
INFO: [HLS 200-472] Inferring partial write operation for 'values.x.V' (module.cpp:117:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buff2' (module.cpp:78:14)
INFO: [HLS 200-472] Inferring partial write operation for 'buff3' (module.cpp:79:14)
INFO: [HLS 200-472] Inferring partial write operation for 'buff3' 
INFO: [HLS 200-472] Inferring partial write operation for 'buff2' 
INFO: [HLS 200-472] Inferring partial write operation for 'buff1' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.801 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Radix2wECC' ...
WARNING: [SYN 201-103] Legalizing function name 'bf_mult.1_Pipeline_VITIS_LOOP_33_1' to 'bf_mult_1_Pipeline_VITIS_LOOP_33_1'.
WARNING: [SYN 201-103] Legalizing function name 'bf_mult.1_Pipeline_VITIS_LOOP_33_16' to 'bf_mult_1_Pipeline_VITIS_LOOP_33_16'.
WARNING: [SYN 201-103] Legalizing function name 'bf_mult.1' to 'bf_mult_1'.
WARNING: [SYN 201-103] Legalizing function name 'bf_mult.2_Pipeline_VITIS_LOOP_33_1' to 'bf_mult_2_Pipeline_VITIS_LOOP_33_1'.
WARNING: [SYN 201-103] Legalizing function name 'bf_mult.2_Pipeline_VITIS_LOOP_33_15' to 'bf_mult_2_Pipeline_VITIS_LOOP_33_15'.
WARNING: [SYN 201-103] Legalizing function name 'bf_mult.2' to 'bf_mult_2'.
WARNING: [SYN 201-103] Legalizing function name 'bf_add.1' to 'bf_add_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_36_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_36_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_39_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_39_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_inv_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_inv_Pipeline_VITIS_LOOP_25_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_inv_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_inv_Pipeline_VITIS_LOOP_33_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_inv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_mult_1_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_mult_1_Pipeline_VITIS_LOOP_33_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_33_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_mult_2_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_mult_2_Pipeline_VITIS_LOOP_33_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_33_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_33_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'point_add_Pipeline_VITIS_LOOP_33_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'point_add_Pipeline_VITIS_LOOP_33_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_add_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_mult_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_mult_Pipeline_VITIS_LOOP_33_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'point_add_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'point_add_Pipeline_VITIS_LOOP_33_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'point_add_Pipeline_VITIS_LOOP_33_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'point_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_56_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_56_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.386 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_92_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_33_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_33_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_33_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_33_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_77_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_77_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.137 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.551 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.615 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_33_1' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_33_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_36_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_36_2' pipeline 'VITIS_LOOP_36_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_36_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_39_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_39_3' pipeline 'VITIS_LOOP_39_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_39_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_inv_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_inv_Pipeline_VITIS_LOOP_25_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_inv_Pipeline_VITIS_LOOP_25_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_inv_Pipeline_VITIS_LOOP_25_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_inv_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_inv_Pipeline_VITIS_LOOP_33_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_inv_Pipeline_VITIS_LOOP_33_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_inv_Pipeline_VITIS_LOOP_33_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_inv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_inv'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_mult_1_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_mult_1_Pipeline_VITIS_LOOP_33_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_mult_1_Pipeline_VITIS_LOOP_33_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bf_mult_1_Pipeline_VITIS_LOOP_33_16' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_mult_1_Pipeline_VITIS_LOOP_33_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_mult_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_33_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_33_110' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_33_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_mult_2_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_mult_2_Pipeline_VITIS_LOOP_33_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_mult_2_Pipeline_VITIS_LOOP_33_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bf_mult_2_Pipeline_VITIS_LOOP_33_15' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_mult_2_Pipeline_VITIS_LOOP_33_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_mult_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_33_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_33_111' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_33_111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_33_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_33_112' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_33_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'point_add_Pipeline_VITIS_LOOP_33_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'point_add_Pipeline_VITIS_LOOP_33_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'point_add_Pipeline_VITIS_LOOP_33_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'point_add_Pipeline_VITIS_LOOP_33_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_add_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bf_add_1' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_add_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_mult_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_mult_Pipeline_VITIS_LOOP_33_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_mult_Pipeline_VITIS_LOOP_33_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bf_mult_Pipeline_VITIS_LOOP_33_17' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_mult_Pipeline_VITIS_LOOP_33_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_mult'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'point_add_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'point_add_Pipeline_VITIS_LOOP_33_1' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'point_add_Pipeline_VITIS_LOOP_33_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'point_add_Pipeline_VITIS_LOOP_33_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'point_add_Pipeline_VITIS_LOOP_33_11' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'point_add_Pipeline_VITIS_LOOP_33_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'point_add_Pipeline_VITIS_LOOP_33_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'point_add_Pipeline_VITIS_LOOP_33_12' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'point_add_Pipeline_VITIS_LOOP_33_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'point_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'point_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_56_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_56_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.496 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_92_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_92_1' pipeline 'VITIS_LOOP_92_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_92_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_33_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_33_113' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_33_113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_33_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_33_114' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_33_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_33_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_33_115' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_33_115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_33_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_33_116' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_33_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_77_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_77_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_17' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_18' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.657 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Radix2wECC/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Radix2wECC/k' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Radix2wECC/x_o' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Radix2wECC/y_o' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Radix2wECC' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'k', 'x_o', 'y_o', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.425 seconds; current allocated memory: 1.069 GB.
INFO: [RTMG 210-278] Implementing memory 'Radix2wECC_values_x_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Radix2wECC_buff1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.326 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.501 seconds; current allocated memory: 1.069 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for Radix2wECC.
INFO: [VLOG 209-307] Generating Verilog RTL for Radix2wECC.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 45.66 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9 seconds. CPU system time: 2 seconds. Elapsed time: 51.012 seconds; current allocated memory: 337.258 MB.
INFO: [HLS 200-112] Total CPU user time: 10 seconds. Total CPU system time: 2 seconds. Total elapsed time: 52.328 seconds; peak allocated memory: 1.069 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2013.96 seconds; current allocated memory: 348.953 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 0 seconds. Total elapsed time: 2015.2 seconds; peak allocated memory: 1.071 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
INFO: [HLS 200-1510] Running: config_export -output C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 15.197 seconds; current allocated memory: 548.305 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 0 seconds. Total elapsed time: 16.308 seconds; peak allocated memory: 1.076 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 581.797 MB.
INFO: [HLS 200-10] Analyzing design file 'module.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gf2_arithmetic.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.124 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int<166, true>(ap_int_base<166, true> const&)' into 'ap_int_base<166, true>::RType<166, true>::arg1 operator<<<166, true>(ap_int_base<166, true> const&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1691:323)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int<166, true>(ap_int_base<166, true> const&)' into 'ap_int_base<166, true>::RType<166, true>::logic operator|<166, true, 166, true>(ap_int_base<166, true> const&, ap_int_base<166, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1543:555)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(long)' into '__cxx_global_var_init.2.6' (./gf2_arithmetic.hpp:31:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::RType<166, true>::logic operator|<166, true, 166, true>(ap_int_base<166, true> const&, ap_int_base<166, true> const&)' into '__cxx_global_var_init.2.6' (./gf2_arithmetic.hpp:31:80)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into '__cxx_global_var_init.2.6' (./gf2_arithmetic.hpp:31:82)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::RType<166, true>::logic operator|<166, true, 166, true>(ap_int_base<166, true> const&, ap_int_base<166, true> const&)' into '__cxx_global_var_init.2.6' (./gf2_arithmetic.hpp:31:48)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::RType<166, true>::arg1 operator<<<166, true>(ap_int_base<166, true> const&, int)' into '__cxx_global_var_init.2.6' (./gf2_arithmetic.hpp:31:74)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into '__cxx_global_var_init.2.6' (./gf2_arithmetic.hpp:31:50)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::RType<166, true>::arg1 operator<<<166, true>(ap_int_base<166, true> const&, int)' into '__cxx_global_var_init.2.6' (./gf2_arithmetic.hpp:31:41)
INFO: [HLS 214-131] Inlining function 'ap_uint<192>::ap_uint<192, false>(ap_int_base<192, false> const&)' into 'ap_int_base<192, false>::RType<192, false>::arg1 operator<<<192, false>(ap_int_base<192, false> const&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1691:323)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<192, false>::ap_range_ref(ap_int_base<192, false>*, int, int)' into 'ap_int_base<192, false>::range(int, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1093:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<192, false>::get() const' into 'ap_int_base<166, false>::ap_int_base<192, false>(ap_range_ref<192, false> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, false>::ap_int_base<192, false>(ap_range_ref<192, false> const&)' into 'ap_uint<166>::ap_uint<192, false>(ap_range_ref<192, false> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:255:92)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<32, true>::operator-() const' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::operator-() const' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'ap_int_base<166, false>& ap_int_base<166, false>::operator>>=<32>(ap_int_base<32, false> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1043:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'ap_int_base<166, false>& ap_int_base<166, false>::operator<<=<32>(ap_int_base<32, false> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1026:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<166, false>& ap_int_base<166, false>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1016:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, false>& ap_int_base<166, false>::operator<<=<32>(ap_int_base<32, false> const&)' into 'ap_int_base<166, false>& ap_int_base<166, false>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1021:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, false>& ap_int_base<166, false>::operator>>=<32>(ap_int_base<32, false> const&)' into 'ap_int_base<166, false>& ap_int_base<166, false>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1019:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator=<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<166, false>& ap_int_base<166, false>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1018:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator-() const' into 'ap_int_base<166, false>& ap_int_base<166, false>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1018:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<166, false>& operator<<=<166, false>(ap_int_base<166, false>&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:2025)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, false>& ap_int_base<166, false>::operator<<=<32>(ap_int_base<32, true> const&)' into 'ap_int_base<166, false>& operator<<=<166, false>(ap_int_base<166, false>&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:2021)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<166, true>(ap_int_base<166, true> const&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<166, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<166, true>(ap_int_base<166, true> const&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<166, true>(ap_int_base<166, true> const&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:2233)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<166, true>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator!=<166, true>(ap_int_base<166, true> const&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:2230)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<166, true>::ap_bit_ref(ap_int_base<166, true> const*, int)' into 'ap_int_base<166, true>::operator[](int) const' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1190:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<166, true>::to_bool() const' into 'ap_int_base<166, true>::operator[](int) const' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1191:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::operator[](int) const' into 'vec_degree(ap_int<166> const&)' (gf2_arithmetic.cpp:25:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>& ap_int_base<166, true>::operator^=<166, true>(ap_int_base<166, true> const&)' into 'vec_swap(ap_int<166>&, ap_int<166>&)' (gf2_arithmetic.cpp:17:4)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>& ap_int_base<166, true>::operator^=<166, true>(ap_int_base<166, true> const&)' into 'vec_swap(ap_int<166>&, ap_int<166>&)' (gf2_arithmetic.cpp:19:4)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>& ap_int_base<166, true>::operator^=<166, true>(ap_int_base<166, true> const&)' into 'vec_swap(ap_int<166>&, ap_int<166>&)' (gf2_arithmetic.cpp:18:4)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<166, true>::ap_bit_ref(ap_int_base<166, true>*, int)' into 'ap_int_base<166, true>::operator[](int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1174:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::operator[](int) const' into 'bf_add(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:34:11)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<166, true>::operator=(int)' into 'bf_add(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:34:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::operator[](int)' into 'bf_add(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:34:3)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::operator[](int) const' into 'bf_add(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:34:18)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'bf_inv(ap_int<166>&, ap_int<166> const&)' (gf2_arithmetic.cpp:72:4)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'bf_inv(ap_int<166>&, ap_int<166> const&)' (gf2_arithmetic.cpp:73:4)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::RType<166, true>::arg1 operator<<<166, true>(ap_int_base<166, true> const&, int)' into 'bf_inv(ap_int<166>&, ap_int<166> const&)' (gf2_arithmetic.cpp:84:6)
INFO: [HLS 214-131] Inlining function 'bool operator!=<166, true>(ap_int_base<166, true> const&, int)' into 'bf_inv(ap_int<166>&, ap_int<166> const&)' (gf2_arithmetic.cpp:75:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::RType<166, true>::arg1 operator<<<166, true>(ap_int_base<166, true> const&, int)' into 'bf_inv(ap_int<166>&, ap_int<166> const&)' (gf2_arithmetic.cpp:82:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'ap_int_base<166, true>& ap_int_base<166, true>::operator>>=<32>(ap_int_base<32, false> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1043:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'ap_int_base<166, true>& ap_int_base<166, true>::operator<<=<32>(ap_int_base<32, false> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1026:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<166, true>& ap_int_base<166, true>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1016:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>& ap_int_base<166, true>::operator<<=<32>(ap_int_base<32, false> const&)' into 'ap_int_base<166, true>& ap_int_base<166, true>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1021:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>& ap_int_base<166, true>::operator>>=<32>(ap_int_base<32, false> const&)' into 'ap_int_base<166, true>& ap_int_base<166, true>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1019:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator=<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<166, true>& ap_int_base<166, true>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1018:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator-() const' into 'ap_int_base<166, true>& ap_int_base<166, true>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1018:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<166, true>& operator<<=<166, true>(ap_int_base<166, true>&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:2025)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>& ap_int_base<166, true>::operator<<=<32>(ap_int_base<32, true> const&)' into 'ap_int_base<166, true>& operator<<=<166, true>(ap_int_base<166, true>&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:2021)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::operator[](int) const' into 'bf_mult(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:50:9)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'bf_mult(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:53:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::operator[](int) const' into 'bf_mult(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:61:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>& operator<<=<166, true>(ap_int_base<166, true>&, int)' into 'bf_mult(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:57:13)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<166, true>::operator bool() const' into 'bf_mult(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:58:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::operator[](int)' into 'bf_mult(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:58:13)
INFO: [HLS 214-131] Inlining function 'bool operator==<166, true>(ap_int_base<166, true> const&, int)' into 'point_double(ap_int<166>&, ap_int<166>&)' (gf2_arithmetic.cpp:91:6)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'point_double(ap_int<166>&, ap_int<166>&)' (gf2_arithmetic.cpp:92:5)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'point_double(ap_int<166>&, ap_int<166>&)' (gf2_arithmetic.cpp:102:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>& ap_int_base<166, true>::operator^=<166, true>(ap_int_base<166, true> const&)' into 'point_double(ap_int<166>&, ap_int<166>&)' (gf2_arithmetic.cpp:102:9)
INFO: [HLS 214-131] Inlining function 'bool operator!=<166, true>(ap_int_base<166, true> const&, int)' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:110:8)
INFO: [HLS 214-131] Inlining function 'bool operator!=<166, true>(ap_int_base<166, true> const&, int)' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:110:18)
INFO: [HLS 214-131] Inlining function 'bool operator==<166, true>(ap_int_base<166, true> const&, int)' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:111:9)
INFO: [HLS 214-131] Inlining function 'bool operator==<166, true>(ap_int_base<166, true> const&, int)' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:111:19)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<166, true>::operator==<166, true>(ap_int_base<166, true> const&) const' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:117:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>& ap_int_base<166, true>::operator^=<166, true>(ap_int_base<166, true> const&)' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:135:6)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:135:8)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<166, true>::operator==<166, true>(ap_int_base<166, true> const&) const' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:118:10)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:121:9)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:122:9)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<166, false>::ap_bit_ref(ap_int_base<166, false>*, int)' into 'ap_int_base<166, false>::operator[](int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1174:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>::ap_bit_ref(ap_int_base<6, true>*, int)' into 'ap_int_base<6, true>::operator[](int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1174:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<166, false>::operator bool() const' into 'ap_bit_ref<6, true>& ap_bit_ref<6, true>::operator=<166, false>(ap_bit_ref<166, false> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:885:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>::operator=(unsigned long long)' into 'ap_bit_ref<6, true>& ap_bit_ref<6, true>::operator=<166, false>(ap_bit_ref<166, false> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:885:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, true>::operator[](int)' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:13)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>::operator bool() const' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:121)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, true>::operator[](int)' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:121)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>::operator bool() const' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:97)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, true>::operator[](int)' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:97)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>::operator bool() const' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:73)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, true>::operator[](int)' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:73)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>::operator bool() const' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, true>::operator[](int)' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:49)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>::operator bool() const' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, true>::operator[](int)' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:25)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>::operator bool() const' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:13)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>::operator bool() const' into 'bool operator==<6, true>(ap_bit_ref<6, true> const&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:1082:365)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<166, true>::ap_range_ref(ap_int_base<166, true>*, int, int)' into 'ap_int_base<166, true>::range(int, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1093:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<166, true>::get() const' into 'ap_int_base<166, false>::ap_int_base<166, true>(ap_range_ref<166, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::ap_int_base<166, false>(ap_int_base<166, false> const&)' into 'ap_range_ref<192, false>& ap_range_ref<192, false>::operator=<166, false>(ap_int_base<166, false> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:413:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, false>::ap_int_base<166, true>(ap_range_ref<166, true> const&)' into 'ap_range_ref<192, false>& ap_range_ref<192, false>::operator=<166, true>(ap_range_ref<166, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:428:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<192, false>& ap_range_ref<192, false>::operator=<166, false>(ap_int_base<166, false> const&)' into 'ap_range_ref<192, false>& ap_range_ref<192, false>::operator=<166, true>(ap_range_ref<166, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:428:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<192, false>::to_uint64() const' into 'ap_range_ref<192, false>::operator unsigned long long() const' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:361:76)
INFO: [HLS 214-131] Inlining function 'ap_uint<192>::ap_uint(int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:32:4)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<192, false>::operator unsigned long long() const' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:79:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::range(int, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:79:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<192, false>::operator unsigned long long() const' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:78:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::range(int, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:78:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<192, false>& ap_range_ref<192, false>::operator=<166, true>(ap_range_ref<166, true> const&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:76:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::range(int, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:76:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::range(int, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:76:26)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<192, false>& ap_range_ref<192, false>::operator=<166, true>(ap_range_ref<166, true> const&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:75:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::range(int, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:75:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::range(int, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:75:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<192>::ap_uint(int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:32:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<192>::ap_uint(int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:32:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<192>::ap_uint(unsigned int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:34:8)
INFO: [HLS 214-131] Inlining function 'bool operator==<6, true>(ap_bit_ref<6, true> const&, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:64:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, true>::operator[](int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:64:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::RType<192, false>::arg1 operator<<<192, false>(ap_int_base<192, false> const&, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:34:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>& ap_int_base<192, false>::operator|=<192, false>(ap_int_base<192, false> const&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:34:5)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>& ap_bit_ref<6, true>::operator=<166, false>(ap_bit_ref<166, false> const&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:57:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, true>::operator[](int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, false>::operator[](int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:57:14)
INFO: [HLS 214-131] Inlining function 'ap_int<6>::ap_int(int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:55:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<192>::ap_uint(unsigned int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:37:8)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int<192>(ap_uint<192> const&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:51:32)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int<192>(ap_uint<192> const&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:51:29)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:48:8)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:47:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, false>& operator<<=<166, false>(ap_int_base<166, false>&, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:45:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, false>::operator unsigned long long() const' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:44:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<166>::ap_uint<192, false>(ap_range_ref<192, false> const&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:43:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::range(int, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:43:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<166>::ap_uint(int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:42:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>& ap_int_base<192, false>::operator|=<192, false>(ap_int_base<192, false> const&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:40:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::RType<192, false>::arg1 operator<<<192, false>(ap_int_base<192, false> const&, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:40:31)
INFO: [HLS 214-131] Inlining function 'ap_uint<192>::ap_uint(unsigned int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:40:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>& ap_int_base<192, false>::operator|=<192, false>(ap_int_base<192, false> const&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:37:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::RType<192, false>::arg1 operator<<<192, false>(ap_int_base<192, false> const&, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:37:31)
INFO: [HLS 214-178] Inlining function 'vec_degree(ap_int<166> const&)' into 'bf_inv(ap_int<166>&, ap_int<166> const&) (.229)' (gf2_arithmetic.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'vec_swap(ap_int<166>&, ap_int<166>&)' into 'bf_inv(ap_int<166>&, ap_int<166> const&) (.229)' (gf2_arithmetic.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'bf_add(ap_int<166>&, ap_int<166> const&, ap_int<166> const&) (.3.42.65.137.155.173.252.254.279.283.319)' into 'bf_inv(ap_int<166>&, ap_int<166> const&) (.229)' (gf2_arithmetic.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'bf_add(ap_int<166>&, ap_int<166> const&, ap_int<166> const&) (.3.42.65.137.155.173.252.254.279.283.319)' into 'bf_mult(ap_int<166>&, ap_int<166> const&, ap_int<166> const&) (.89.93.101.160.218)' (gf2_arithmetic.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'bf_add(ap_int<166>&, ap_int<166> const&, ap_int<166> const&) (.3.42.65.137.155.173.252.254.279.283.319)' into 'point_double(ap_int<166>&, ap_int<166>&) (.266.274.282.293.309.322)' (gf2_arithmetic.cpp:90:0)
INFO: [HLS 214-178] Inlining function 'point_double(ap_int<166>&, ap_int<166>&) (.266.274.282.293.309.322)' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'point_double(ap_int<166>&, ap_int<166>&) (.266.274.282.293.309.322)' into 'generate_points(Point*, ap_int<166>, ap_int<166>)' (module.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'generate_points(Point*, ap_int<166>, ap_int<166>)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'm_n_parameters(ap_int<6>, int&, int&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'point_double(ap_int<166>&, ap_int<166>&) (.266.274.282.293.309.322)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'bf_add(ap_int<166>&, ap_int<166> const&, ap_int<166> const&) (.3.42.65.137.155.173.252.254.279.283.319)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (D:/vitis/xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/ios_base.h:104:0)
INFO: [HLS 214-178] Inlining function 'std::operator|(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (D:/vitis/xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/ios_base.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (D:/vitis/xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/ios_base.h:664:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (D:/vitis/xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/ios_base.h:664:0)
INFO: [HLS 214-178] Inlining function 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (D:/vitis/xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/ios_base.h:664:0)
INFO: [HLS 214-178] Inlining function 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::hex(std::ios_base&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/ios_base.h:1025:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 6 and bit width 32 in loop 'anonymous'(module.cpp:27:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (module.cpp:27:2)
INFO: [HLS 214-115] Multiple burst reads of length 6 and bit width 32 in loop 'anonymous'(module.cpp:28:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (module.cpp:28:2)
INFO: [HLS 214-115] Multiple burst reads of length 6 and bit width 32 in loop 'anonymous'(module.cpp:29:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (module.cpp:29:2)
INFO: [HLS 214-115] Multiple burst writes of length 6 and bit width 32 in loop 'anonymous'(module.cpp:81:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (module.cpp:81:5)
INFO: [HLS 214-115] Multiple burst writes of length 6 and bit width 32 in loop 'anonymous'(module.cpp:82:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (module.cpp:82:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.163 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:820: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.069 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' (gf2_arithmetic.cpp:49) in function 'bf_mult.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'bf_mult.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' (gf2_arithmetic.cpp:49) in function 'bf_mult.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'bf_mult.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' (gf2_arithmetic.cpp:49) in function 'bf_mult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'bf_mult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (gf2_arithmetic.cpp:26) in function 'bf_inv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (gf2_arithmetic.cpp:26) in function 'bf_inv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' (gf2_arithmetic.cpp:69) in function 'bf_inv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'bf_inv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'bf_add.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'bf_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'point_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'point_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'point_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' (module.cpp:31) in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_36_2' (module.cpp:31) in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_3' (module.cpp:31) in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_1' (module.cpp:93) in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_6' (module.cpp:50) in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_7' (module.cpp:77) in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-14' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-15' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-602] Inlining function 'bf_add' into 'point_add' (gf2_arithmetic.cpp:127) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (gf2_arithmetic.cpp:28:9) to (gf2_arithmetic.cpp:33:19) in function 'bf_inv'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (gf2_arithmetic.cpp:33:19) in function 'bf_inv'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Radix2wECC' (module.cpp:17)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.161 seconds; current allocated memory: 1.069 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_56_1' (gf2_arithmetic.cpp:49:9) in function 'bf_mult.2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_56_1' (gf2_arithmetic.cpp:49:9) in function 'bf_mult.1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_56_1' (gf2_arithmetic.cpp:49:9) in function 'bf_mult' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (gf2_arithmetic.cpp:23:11) in function 'bf_inv' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_54_5' (module.cpp:50:17) in function 'Radix2wECC' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_4' (module.cpp:53:31) in function 'Radix2wECC'.
INFO: [HLS 200-472] Inferring partial write operation for 'values.x.V' (module.cpp:105:17)
INFO: [HLS 200-472] Inferring partial write operation for 'values.y.V' (module.cpp:106:17)
INFO: [HLS 200-472] Inferring partial write operation for 'values.x.V' (module.cpp:117:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buff2' (module.cpp:78:14)
INFO: [HLS 200-472] Inferring partial write operation for 'buff3' (module.cpp:79:14)
INFO: [HLS 200-472] Inferring partial write operation for 'buff3' 
INFO: [HLS 200-472] Inferring partial write operation for 'buff2' 
INFO: [HLS 200-472] Inferring partial write operation for 'buff1' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.962 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Radix2wECC' ...
WARNING: [SYN 201-103] Legalizing function name 'bf_mult.1_Pipeline_VITIS_LOOP_33_1' to 'bf_mult_1_Pipeline_VITIS_LOOP_33_1'.
WARNING: [SYN 201-103] Legalizing function name 'bf_mult.1_Pipeline_VITIS_LOOP_33_16' to 'bf_mult_1_Pipeline_VITIS_LOOP_33_16'.
WARNING: [SYN 201-103] Legalizing function name 'bf_mult.1' to 'bf_mult_1'.
WARNING: [SYN 201-103] Legalizing function name 'bf_mult.2_Pipeline_VITIS_LOOP_33_1' to 'bf_mult_2_Pipeline_VITIS_LOOP_33_1'.
WARNING: [SYN 201-103] Legalizing function name 'bf_mult.2_Pipeline_VITIS_LOOP_33_15' to 'bf_mult_2_Pipeline_VITIS_LOOP_33_15'.
WARNING: [SYN 201-103] Legalizing function name 'bf_mult.2' to 'bf_mult_2'.
WARNING: [SYN 201-103] Legalizing function name 'bf_add.1' to 'bf_add_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.458 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_36_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_36_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_39_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_39_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_inv_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_inv_Pipeline_VITIS_LOOP_25_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_inv_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_inv_Pipeline_VITIS_LOOP_33_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_inv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_mult_1_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_mult_1_Pipeline_VITIS_LOOP_33_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_33_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_mult_2_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_mult_2_Pipeline_VITIS_LOOP_33_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_33_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_33_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'point_add_Pipeline_VITIS_LOOP_33_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'point_add_Pipeline_VITIS_LOOP_33_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_add_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_mult_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_mult_Pipeline_VITIS_LOOP_33_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'point_add_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'point_add_Pipeline_VITIS_LOOP_33_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'point_add_Pipeline_VITIS_LOOP_33_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'point_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_56_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_56_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_92_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_33_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_33_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_33_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_33_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_77_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_77_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.597 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.148 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.597 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_33_1' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_33_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_36_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_36_2' pipeline 'VITIS_LOOP_36_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_36_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_39_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_39_3' pipeline 'VITIS_LOOP_39_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_39_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_inv_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_inv_Pipeline_VITIS_LOOP_25_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_inv_Pipeline_VITIS_LOOP_25_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_inv_Pipeline_VITIS_LOOP_25_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_inv_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_inv_Pipeline_VITIS_LOOP_33_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_inv_Pipeline_VITIS_LOOP_33_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_inv_Pipeline_VITIS_LOOP_33_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_inv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_inv'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_mult_1_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_mult_1_Pipeline_VITIS_LOOP_33_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_mult_1_Pipeline_VITIS_LOOP_33_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bf_mult_1_Pipeline_VITIS_LOOP_33_16' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_mult_1_Pipeline_VITIS_LOOP_33_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_mult_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_33_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_33_110' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_33_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_mult_2_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_mult_2_Pipeline_VITIS_LOOP_33_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_mult_2_Pipeline_VITIS_LOOP_33_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bf_mult_2_Pipeline_VITIS_LOOP_33_15' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_mult_2_Pipeline_VITIS_LOOP_33_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_mult_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_33_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_33_111' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_33_111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_33_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_33_112' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_33_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'point_add_Pipeline_VITIS_LOOP_33_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'point_add_Pipeline_VITIS_LOOP_33_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'point_add_Pipeline_VITIS_LOOP_33_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'point_add_Pipeline_VITIS_LOOP_33_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_add_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bf_add_1' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_add_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_mult_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_mult_Pipeline_VITIS_LOOP_33_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_mult_Pipeline_VITIS_LOOP_33_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bf_mult_Pipeline_VITIS_LOOP_33_17' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_mult_Pipeline_VITIS_LOOP_33_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_mult'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'point_add_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'point_add_Pipeline_VITIS_LOOP_33_1' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'point_add_Pipeline_VITIS_LOOP_33_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'point_add_Pipeline_VITIS_LOOP_33_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'point_add_Pipeline_VITIS_LOOP_33_11' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'point_add_Pipeline_VITIS_LOOP_33_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'point_add_Pipeline_VITIS_LOOP_33_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'point_add_Pipeline_VITIS_LOOP_33_12' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'point_add_Pipeline_VITIS_LOOP_33_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'point_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'point_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_56_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_56_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.506 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_92_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_92_1' pipeline 'VITIS_LOOP_92_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_92_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_33_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_33_113' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_33_113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_33_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_33_114' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_33_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_33_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_33_115' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_33_115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_33_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_33_116' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_33_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_77_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_77_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_17' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.887 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_18' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.554 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Radix2wECC/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Radix2wECC/k' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Radix2wECC/x_o' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Radix2wECC/y_o' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Radix2wECC' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'k', 'x_o', 'y_o', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.477 seconds; current allocated memory: 1.069 GB.
INFO: [RTMG 210-278] Implementing memory 'Radix2wECC_values_x_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Radix2wECC_buff1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.442 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.586 seconds; current allocated memory: 1.069 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for Radix2wECC.
INFO: [VLOG 209-307] Generating Verilog RTL for Radix2wECC.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 45.66 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 51.31 seconds; current allocated memory: 528.055 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 1 seconds. Total elapsed time: 52.557 seconds; peak allocated memory: 1.069 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP -rtl verilog 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2083.97 seconds; current allocated memory: 359.688 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2085.07 seconds; peak allocated memory: 1.071 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP -rtl verilog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 14.126 seconds; current allocated memory: 527.504 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 0 seconds. Total elapsed time: 15.414 seconds; peak allocated memory: 1.074 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file HardwareAcceleratedECC-PointMultiplication/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 29.58 seconds; current allocated memory: 435.207 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 32.031 seconds; peak allocated memory: 1.074 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name Radix2wECC Radix2wECC 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 13.663 seconds; current allocated memory: 320.391 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 15.39 seconds; peak allocated memory: 1.069 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name Radix2wECC Radix2wECC 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 774.168 MB.
INFO: [HLS 200-10] Analyzing design file 'gf2_arithmetic.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'module.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 22.22 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int<166, true>(ap_int_base<166, true> const&)' into 'ap_int_base<166, true>::RType<166, true>::arg1 operator<<<166, true>(ap_int_base<166, true> const&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1691:323)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int<166, true>(ap_int_base<166, true> const&)' into 'ap_int_base<166, true>::RType<166, true>::logic operator|<166, true, 166, true>(ap_int_base<166, true> const&, ap_int_base<166, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1543:555)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(long)' into '__cxx_global_var_init.2' (./gf2_arithmetic.hpp:31:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::RType<166, true>::logic operator|<166, true, 166, true>(ap_int_base<166, true> const&, ap_int_base<166, true> const&)' into '__cxx_global_var_init.2' (./gf2_arithmetic.hpp:31:80)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into '__cxx_global_var_init.2' (./gf2_arithmetic.hpp:31:82)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::RType<166, true>::logic operator|<166, true, 166, true>(ap_int_base<166, true> const&, ap_int_base<166, true> const&)' into '__cxx_global_var_init.2' (./gf2_arithmetic.hpp:31:48)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::RType<166, true>::arg1 operator<<<166, true>(ap_int_base<166, true> const&, int)' into '__cxx_global_var_init.2' (./gf2_arithmetic.hpp:31:74)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into '__cxx_global_var_init.2' (./gf2_arithmetic.hpp:31:50)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::RType<166, true>::arg1 operator<<<166, true>(ap_int_base<166, true> const&, int)' into '__cxx_global_var_init.2' (./gf2_arithmetic.hpp:31:41)
INFO: [HLS 214-131] Inlining function 'ap_uint<192>::ap_uint<192, false>(ap_int_base<192, false> const&)' into 'ap_int_base<192, false>::RType<192, false>::arg1 operator<<<192, false>(ap_int_base<192, false> const&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1691:323)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<192, false>::ap_range_ref(ap_int_base<192, false>*, int, int)' into 'ap_int_base<192, false>::range(int, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1093:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<192, false>::get() const' into 'ap_int_base<166, false>::ap_int_base<192, false>(ap_range_ref<192, false> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, false>::ap_int_base<192, false>(ap_range_ref<192, false> const&)' into 'ap_uint<166>::ap_uint<192, false>(ap_range_ref<192, false> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:255:92)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<32, true>::operator-() const' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::operator-() const' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'ap_int_base<166, false>& ap_int_base<166, false>::operator>>=<32>(ap_int_base<32, false> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1043:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'ap_int_base<166, false>& ap_int_base<166, false>::operator<<=<32>(ap_int_base<32, false> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1026:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<166, false>& ap_int_base<166, false>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1016:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, false>& ap_int_base<166, false>::operator<<=<32>(ap_int_base<32, false> const&)' into 'ap_int_base<166, false>& ap_int_base<166, false>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1021:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, false>& ap_int_base<166, false>::operator>>=<32>(ap_int_base<32, false> const&)' into 'ap_int_base<166, false>& ap_int_base<166, false>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1019:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator=<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<166, false>& ap_int_base<166, false>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1018:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator-() const' into 'ap_int_base<166, false>& ap_int_base<166, false>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1018:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<166, false>& operator<<=<166, false>(ap_int_base<166, false>&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:2025)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, false>& ap_int_base<166, false>::operator<<=<32>(ap_int_base<32, true> const&)' into 'ap_int_base<166, false>& operator<<=<166, false>(ap_int_base<166, false>&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:2021)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<166, true>(ap_int_base<166, true> const&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<166, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<166, true>(ap_int_base<166, true> const&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<166, true>(ap_int_base<166, true> const&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:2233)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<166, true>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator!=<166, true>(ap_int_base<166, true> const&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:2230)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<166, true>::ap_bit_ref(ap_int_base<166, true> const*, int)' into 'ap_int_base<166, true>::operator[](int) const' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1190:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<166, true>::to_bool() const' into 'ap_int_base<166, true>::operator[](int) const' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1191:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::operator[](int) const' into 'vec_degree(ap_int<166> const&)' (gf2_arithmetic.cpp:25:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>& ap_int_base<166, true>::operator^=<166, true>(ap_int_base<166, true> const&)' into 'vec_swap(ap_int<166>&, ap_int<166>&)' (gf2_arithmetic.cpp:17:4)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>& ap_int_base<166, true>::operator^=<166, true>(ap_int_base<166, true> const&)' into 'vec_swap(ap_int<166>&, ap_int<166>&)' (gf2_arithmetic.cpp:19:4)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>& ap_int_base<166, true>::operator^=<166, true>(ap_int_base<166, true> const&)' into 'vec_swap(ap_int<166>&, ap_int<166>&)' (gf2_arithmetic.cpp:18:4)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<166, true>::ap_bit_ref(ap_int_base<166, true>*, int)' into 'ap_int_base<166, true>::operator[](int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1174:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::operator[](int) const' into 'bf_add(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:34:11)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<166, true>::operator=(int)' into 'bf_add(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:34:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::operator[](int)' into 'bf_add(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:34:3)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::operator[](int) const' into 'bf_add(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:34:18)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'bf_inv(ap_int<166>&, ap_int<166> const&)' (gf2_arithmetic.cpp:72:4)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'bf_inv(ap_int<166>&, ap_int<166> const&)' (gf2_arithmetic.cpp:73:4)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::RType<166, true>::arg1 operator<<<166, true>(ap_int_base<166, true> const&, int)' into 'bf_inv(ap_int<166>&, ap_int<166> const&)' (gf2_arithmetic.cpp:84:6)
INFO: [HLS 214-131] Inlining function 'bool operator!=<166, true>(ap_int_base<166, true> const&, int)' into 'bf_inv(ap_int<166>&, ap_int<166> const&)' (gf2_arithmetic.cpp:75:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::RType<166, true>::arg1 operator<<<166, true>(ap_int_base<166, true> const&, int)' into 'bf_inv(ap_int<166>&, ap_int<166> const&)' (gf2_arithmetic.cpp:82:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'ap_int_base<166, true>& ap_int_base<166, true>::operator>>=<32>(ap_int_base<32, false> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1043:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'ap_int_base<166, true>& ap_int_base<166, true>::operator<<=<32>(ap_int_base<32, false> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1026:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<166, true>& ap_int_base<166, true>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1016:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>& ap_int_base<166, true>::operator<<=<32>(ap_int_base<32, false> const&)' into 'ap_int_base<166, true>& ap_int_base<166, true>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1021:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>& ap_int_base<166, true>::operator>>=<32>(ap_int_base<32, false> const&)' into 'ap_int_base<166, true>& ap_int_base<166, true>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1019:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator=<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<166, true>& ap_int_base<166, true>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1018:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator-() const' into 'ap_int_base<166, true>& ap_int_base<166, true>::operator<<=<32>(ap_int_base<32, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1018:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<166, true>& operator<<=<166, true>(ap_int_base<166, true>&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:2025)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>& ap_int_base<166, true>::operator<<=<32>(ap_int_base<32, true> const&)' into 'ap_int_base<166, true>& operator<<=<166, true>(ap_int_base<166, true>&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:2021)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::operator[](int) const' into 'bf_mult(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:50:9)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'bf_mult(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:53:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::operator[](int) const' into 'bf_mult(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:61:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>& operator<<=<166, true>(ap_int_base<166, true>&, int)' into 'bf_mult(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:57:13)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<166, true>::operator bool() const' into 'bf_mult(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:58:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::operator[](int)' into 'bf_mult(ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:58:13)
INFO: [HLS 214-131] Inlining function 'bool operator==<166, true>(ap_int_base<166, true> const&, int)' into 'point_double(ap_int<166>&, ap_int<166>&)' (gf2_arithmetic.cpp:91:6)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'point_double(ap_int<166>&, ap_int<166>&)' (gf2_arithmetic.cpp:92:5)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'point_double(ap_int<166>&, ap_int<166>&)' (gf2_arithmetic.cpp:102:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>& ap_int_base<166, true>::operator^=<166, true>(ap_int_base<166, true> const&)' into 'point_double(ap_int<166>&, ap_int<166>&)' (gf2_arithmetic.cpp:102:9)
INFO: [HLS 214-131] Inlining function 'bool operator!=<166, true>(ap_int_base<166, true> const&, int)' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:110:8)
INFO: [HLS 214-131] Inlining function 'bool operator!=<166, true>(ap_int_base<166, true> const&, int)' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:110:18)
INFO: [HLS 214-131] Inlining function 'bool operator==<166, true>(ap_int_base<166, true> const&, int)' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:111:9)
INFO: [HLS 214-131] Inlining function 'bool operator==<166, true>(ap_int_base<166, true> const&, int)' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:111:19)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<166, true>::operator==<166, true>(ap_int_base<166, true> const&) const' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:117:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>& ap_int_base<166, true>::operator^=<166, true>(ap_int_base<166, true> const&)' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:135:6)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:135:8)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<166, true>::operator==<166, true>(ap_int_base<166, true> const&) const' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:118:10)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:121:9)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:122:9)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<166, false>::ap_bit_ref(ap_int_base<166, false>*, int)' into 'ap_int_base<166, false>::operator[](int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1174:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>::ap_bit_ref(ap_int_base<6, true>*, int)' into 'ap_int_base<6, true>::operator[](int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1174:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<166, false>::operator bool() const' into 'ap_bit_ref<6, true>& ap_bit_ref<6, true>::operator=<166, false>(ap_bit_ref<166, false> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:885:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>::operator=(unsigned long long)' into 'ap_bit_ref<6, true>& ap_bit_ref<6, true>::operator=<166, false>(ap_bit_ref<166, false> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:885:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, true>::operator[](int)' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:13)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>::operator bool() const' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:121)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, true>::operator[](int)' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:121)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>::operator bool() const' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:97)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, true>::operator[](int)' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:97)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>::operator bool() const' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:73)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, true>::operator[](int)' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:73)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>::operator bool() const' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, true>::operator[](int)' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:49)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>::operator bool() const' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, true>::operator[](int)' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:25)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>::operator bool() const' into 'm_n_parameters(ap_int<6>, int&, int&)' (module.cpp:86:13)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>::operator bool() const' into 'bool operator==<6, true>(ap_bit_ref<6, true> const&, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:1082:365)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<166, true>::ap_range_ref(ap_int_base<166, true>*, int, int)' into 'ap_int_base<166, true>::range(int, int)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1093:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<166, true>::get() const' into 'ap_int_base<166, false>::ap_int_base<166, true>(ap_range_ref<166, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::ap_int_base<166, false>(ap_int_base<166, false> const&)' into 'ap_range_ref<192, false>& ap_range_ref<192, false>::operator=<166, false>(ap_int_base<166, false> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:413:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, false>::ap_int_base<166, true>(ap_range_ref<166, true> const&)' into 'ap_range_ref<192, false>& ap_range_ref<192, false>::operator=<166, true>(ap_range_ref<166, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:428:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<192, false>& ap_range_ref<192, false>::operator=<166, false>(ap_int_base<166, false> const&)' into 'ap_range_ref<192, false>& ap_range_ref<192, false>::operator=<166, true>(ap_range_ref<166, true> const&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:428:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<192, false>::to_uint64() const' into 'ap_range_ref<192, false>::operator unsigned long long() const' (D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:361:76)
INFO: [HLS 214-131] Inlining function 'ap_uint<192>::ap_uint(int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:32:4)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<192, false>::operator unsigned long long() const' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:79:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::range(int, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:79:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<192, false>::operator unsigned long long() const' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:78:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::range(int, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:78:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<192, false>& ap_range_ref<192, false>::operator=<166, true>(ap_range_ref<166, true> const&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:76:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::range(int, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:76:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::range(int, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:76:26)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<192, false>& ap_range_ref<192, false>::operator=<166, true>(ap_range_ref<166, true> const&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:75:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::range(int, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:75:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, true>::range(int, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:75:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<192>::ap_uint(int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:32:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<192>::ap_uint(int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:32:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<192>::ap_uint(unsigned int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:34:8)
INFO: [HLS 214-131] Inlining function 'bool operator==<6, true>(ap_bit_ref<6, true> const&, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:64:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, true>::operator[](int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:64:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::RType<192, false>::arg1 operator<<<192, false>(ap_int_base<192, false> const&, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:34:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>& ap_int_base<192, false>::operator|=<192, false>(ap_int_base<192, false> const&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:34:5)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<6, true>& ap_bit_ref<6, true>::operator=<166, false>(ap_bit_ref<166, false> const&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:57:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, true>::operator[](int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, false>::operator[](int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:57:14)
INFO: [HLS 214-131] Inlining function 'ap_int<6>::ap_int(int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:55:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<192>::ap_uint(unsigned int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:37:8)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int<192>(ap_uint<192> const&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:51:32)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int<192>(ap_uint<192> const&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:51:29)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:48:8)
INFO: [HLS 214-131] Inlining function 'ap_int<166>::ap_int(int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:47:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, false>& operator<<=<166, false>(ap_int_base<166, false>&, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:45:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<166, false>::operator unsigned long long() const' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:44:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<166>::ap_uint<192, false>(ap_range_ref<192, false> const&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:43:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::range(int, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:43:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<166>::ap_uint(int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:42:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>& ap_int_base<192, false>::operator|=<192, false>(ap_int_base<192, false> const&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:40:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::RType<192, false>::arg1 operator<<<192, false>(ap_int_base<192, false> const&, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:40:31)
INFO: [HLS 214-131] Inlining function 'ap_uint<192>::ap_uint(unsigned int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:40:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>& ap_int_base<192, false>::operator|=<192, false>(ap_int_base<192, false> const&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:37:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::RType<192, false>::arg1 operator<<<192, false>(ap_int_base<192, false> const&, int)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:37:31)
INFO: [HLS 214-178] Inlining function 'vec_degree(ap_int<166> const&)' into 'bf_inv(ap_int<166>&, ap_int<166> const&) (.229)' (gf2_arithmetic.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'vec_swap(ap_int<166>&, ap_int<166>&)' into 'bf_inv(ap_int<166>&, ap_int<166> const&) (.229)' (gf2_arithmetic.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'bf_add(ap_int<166>&, ap_int<166> const&, ap_int<166> const&) (.3.42.65.137.155.173.252.254.279.283.319)' into 'bf_inv(ap_int<166>&, ap_int<166> const&) (.229)' (gf2_arithmetic.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'bf_add(ap_int<166>&, ap_int<166> const&, ap_int<166> const&) (.3.42.65.137.155.173.252.254.279.283.319)' into 'bf_mult(ap_int<166>&, ap_int<166> const&, ap_int<166> const&) (.89.93.101.160.218)' (gf2_arithmetic.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'bf_add(ap_int<166>&, ap_int<166> const&, ap_int<166> const&) (.3.42.65.137.155.173.252.254.279.283.319)' into 'point_double(ap_int<166>&, ap_int<166>&) (.266.274.282.293.309.322)' (gf2_arithmetic.cpp:90:0)
INFO: [HLS 214-178] Inlining function 'point_double(ap_int<166>&, ap_int<166>&) (.266.274.282.293.309.322)' into 'point_add(ap_int<166>&, ap_int<166>&, ap_int<166> const&, ap_int<166> const&)' (gf2_arithmetic.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'point_double(ap_int<166>&, ap_int<166>&) (.266.274.282.293.309.322)' into 'generate_points(Point*, ap_int<166>, ap_int<166>)' (module.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'generate_points(Point*, ap_int<166>, ap_int<166>)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'm_n_parameters(ap_int<6>, int&, int&)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'point_double(ap_int<166>&, ap_int<166>&) (.266.274.282.293.309.322)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'bf_add(ap_int<166>&, ap_int<166> const&, ap_int<166> const&) (.3.42.65.137.155.173.252.254.279.283.319)' into 'Radix2wECC(unsigned int volatile*, unsigned int volatile*, unsigned int volatile*)' (module.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (D:/vitis/xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/ios_base.h:104:0)
INFO: [HLS 214-178] Inlining function 'std::operator|(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (D:/vitis/xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/ios_base.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (D:/vitis/xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/ios_base.h:664:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (D:/vitis/xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/ios_base.h:664:0)
INFO: [HLS 214-178] Inlining function 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (D:/vitis/xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/ios_base.h:664:0)
INFO: [HLS 214-178] Inlining function 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::hex(std::ios_base&)' (D:/vitis/xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/ios_base.h:1025:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 6 and bit width 32 in loop 'anonymous'(module.cpp:27:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (module.cpp:27:2)
INFO: [HLS 214-115] Multiple burst reads of length 6 and bit width 32 in loop 'anonymous'(module.cpp:28:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (module.cpp:28:2)
INFO: [HLS 214-115] Multiple burst reads of length 6 and bit width 32 in loop 'anonymous'(module.cpp:29:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (module.cpp:29:2)
INFO: [HLS 214-115] Multiple burst writes of length 6 and bit width 32 in loop 'anonymous'(module.cpp:81:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (module.cpp:81:5)
INFO: [HLS 214-115] Multiple burst writes of length 6 and bit width 32 in loop 'anonymous'(module.cpp:82:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (module.cpp:82:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.735 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:820: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.068 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' (gf2_arithmetic.cpp:49) in function 'bf_mult.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'bf_mult.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' (gf2_arithmetic.cpp:49) in function 'bf_mult.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'bf_mult.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' (gf2_arithmetic.cpp:49) in function 'bf_mult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'bf_mult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (gf2_arithmetic.cpp:26) in function 'bf_inv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (gf2_arithmetic.cpp:26) in function 'bf_inv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' (gf2_arithmetic.cpp:69) in function 'bf_inv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'bf_inv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'bf_add.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'bf_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'point_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'point_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'point_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' (module.cpp:31) in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_36_2' (module.cpp:31) in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_3' (module.cpp:31) in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_1' (module.cpp:93) in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_6' (module.cpp:50) in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_7' (module.cpp:77) in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-14' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-15' in function 'Radix2wECC' automatically.
INFO: [XFORM 203-602] Inlining function 'bf_add' into 'point_add' (gf2_arithmetic.cpp:127) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (gf2_arithmetic.cpp:28:9) to (gf2_arithmetic.cpp:33:19) in function 'bf_inv'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (gf2_arithmetic.cpp:33:19) in function 'bf_inv'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Radix2wECC' (module.cpp:17)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.066 seconds; current allocated memory: 1.068 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_56_1' (gf2_arithmetic.cpp:49:9) in function 'bf_mult.2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_56_1' (gf2_arithmetic.cpp:49:9) in function 'bf_mult.1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_56_1' (gf2_arithmetic.cpp:49:9) in function 'bf_mult' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (gf2_arithmetic.cpp:23:11) in function 'bf_inv' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_54_5' (module.cpp:50:17) in function 'Radix2wECC' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_4' (module.cpp:53:31) in function 'Radix2wECC'.
INFO: [HLS 200-472] Inferring partial write operation for 'values.x.V' (module.cpp:105:17)
INFO: [HLS 200-472] Inferring partial write operation for 'values.y.V' (module.cpp:106:17)
INFO: [HLS 200-472] Inferring partial write operation for 'values.x.V' (module.cpp:117:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buff2' (module.cpp:78:14)
INFO: [HLS 200-472] Inferring partial write operation for 'buff3' (module.cpp:79:14)
INFO: [HLS 200-472] Inferring partial write operation for 'buff3' 
INFO: [HLS 200-472] Inferring partial write operation for 'buff2' 
INFO: [HLS 200-472] Inferring partial write operation for 'buff1' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.772 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Radix2wECC' ...
WARNING: [SYN 201-103] Legalizing function name 'bf_mult.1_Pipeline_VITIS_LOOP_33_1' to 'bf_mult_1_Pipeline_VITIS_LOOP_33_1'.
WARNING: [SYN 201-103] Legalizing function name 'bf_mult.1_Pipeline_VITIS_LOOP_33_16' to 'bf_mult_1_Pipeline_VITIS_LOOP_33_16'.
WARNING: [SYN 201-103] Legalizing function name 'bf_mult.1' to 'bf_mult_1'.
WARNING: [SYN 201-103] Legalizing function name 'bf_mult.2_Pipeline_VITIS_LOOP_33_1' to 'bf_mult_2_Pipeline_VITIS_LOOP_33_1'.
WARNING: [SYN 201-103] Legalizing function name 'bf_mult.2_Pipeline_VITIS_LOOP_33_15' to 'bf_mult_2_Pipeline_VITIS_LOOP_33_15'.
WARNING: [SYN 201-103] Legalizing function name 'bf_mult.2' to 'bf_mult_2'.
WARNING: [SYN 201-103] Legalizing function name 'bf_add.1' to 'bf_add_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_36_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_36_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_39_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_39_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_inv_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_inv_Pipeline_VITIS_LOOP_25_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_inv_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_inv_Pipeline_VITIS_LOOP_33_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_inv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_mult_1_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_mult_1_Pipeline_VITIS_LOOP_33_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_33_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_mult_2_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_mult_2_Pipeline_VITIS_LOOP_33_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_33_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_33_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'point_add_Pipeline_VITIS_LOOP_33_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'point_add_Pipeline_VITIS_LOOP_33_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_add_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_mult_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_mult_Pipeline_VITIS_LOOP_33_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'point_add_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'point_add_Pipeline_VITIS_LOOP_33_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'point_add_Pipeline_VITIS_LOOP_33_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'point_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_56_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_56_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.383 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_92_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_92_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_33_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_33_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_33_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_33_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_VITIS_LOOP_77_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_77_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC_Pipeline_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Radix2wECC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.698 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.143 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.487 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_33_1' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_33_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_36_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_36_2' pipeline 'VITIS_LOOP_36_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_36_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_39_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_39_3' pipeline 'VITIS_LOOP_39_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_39_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_inv_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_inv_Pipeline_VITIS_LOOP_25_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_inv_Pipeline_VITIS_LOOP_25_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_inv_Pipeline_VITIS_LOOP_25_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_inv_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_inv_Pipeline_VITIS_LOOP_33_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_inv_Pipeline_VITIS_LOOP_33_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_inv_Pipeline_VITIS_LOOP_33_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_inv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_inv'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_mult_1_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bf_mult_1_Pipeline_VITIS_LOOP_33_1' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_mult_1_Pipeline_VITIS_LOOP_33_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.331 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_mult_1_Pipeline_VITIS_LOOP_33_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bf_mult_1_Pipeline_VITIS_LOOP_33_16' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_mult_1_Pipeline_VITIS_LOOP_33_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_mult_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_33_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_33_110' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_33_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_mult_2_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bf_mult_2_Pipeline_VITIS_LOOP_33_1' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_mult_2_Pipeline_VITIS_LOOP_33_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_mult_2_Pipeline_VITIS_LOOP_33_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bf_mult_2_Pipeline_VITIS_LOOP_33_15' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_mult_2_Pipeline_VITIS_LOOP_33_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_mult_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_33_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_33_111' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_33_111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_33_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_33_112' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_33_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'point_add_Pipeline_VITIS_LOOP_33_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'point_add_Pipeline_VITIS_LOOP_33_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'point_add_Pipeline_VITIS_LOOP_33_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'point_add_Pipeline_VITIS_LOOP_33_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_add_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bf_add_1' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_add_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_mult_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bf_mult_Pipeline_VITIS_LOOP_33_1' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_mult_Pipeline_VITIS_LOOP_33_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_mult_Pipeline_VITIS_LOOP_33_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bf_mult_Pipeline_VITIS_LOOP_33_17' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_mult_Pipeline_VITIS_LOOP_33_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf_mult'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'point_add_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'point_add_Pipeline_VITIS_LOOP_33_1' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'point_add_Pipeline_VITIS_LOOP_33_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'point_add_Pipeline_VITIS_LOOP_33_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'point_add_Pipeline_VITIS_LOOP_33_11' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'point_add_Pipeline_VITIS_LOOP_33_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'point_add_Pipeline_VITIS_LOOP_33_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'point_add_Pipeline_VITIS_LOOP_33_12' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'point_add_Pipeline_VITIS_LOOP_33_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'point_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'point_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_56_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_56_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.489 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_92_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_92_1' pipeline 'VITIS_LOOP_92_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_92_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_33_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_33_113' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_33_113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_33_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_33_114' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_33_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_33_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_33_115' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_33_115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_33_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_33_116' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_33_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_VITIS_LOOP_77_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_VITIS_LOOP_77_7' pipeline 'VITIS_LOOP_77_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_VITIS_LOOP_77_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_17' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_17/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.692 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC_Pipeline_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Radix2wECC_Pipeline_18' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Radix2wECC_Pipeline_18/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC_Pipeline_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.528 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Radix2wECC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Radix2wECC/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Radix2wECC/k' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Radix2wECC/x_o' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Radix2wECC/y_o' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Radix2wECC' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'k', 'x_o', 'y_o', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Radix2wECC'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.068 GB.
INFO: [RTMG 210-278] Implementing memory 'Radix2wECC_values_x_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Radix2wECC_buff1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.409 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.224 seconds; current allocated memory: 1.068 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for Radix2wECC.
INFO: [VLOG 209-307] Generating Verilog RTL for Radix2wECC.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 21 seconds. CPU system time: 4 seconds. Elapsed time: 65.767 seconds; current allocated memory: 336.375 MB.
INFO: [HLS 200-112] Total CPU user time: 22 seconds. Total CPU system time: 5 seconds. Total elapsed time: 67.037 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name Radix2wECC Radix2wECC 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 2148.64 seconds; current allocated memory: 423.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 2149.72 seconds; peak allocated memory: 1.071 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name Radix2wECC Radix2wECC 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file HardwareAcceleratedECC-PointMultiplication/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 11.685 seconds; current allocated memory: 443.609 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.709 seconds; peak allocated memory: 1.076 GB.
