local: https://raw.githubusercontent.com/pine64/OpenPineBuds/533d01aee617f24dfe9cda124fbb20b6efbe2f73/platform/hal/reg_psram_phy_v2.h
remote: https://raw.githubusercontent.com/OneDeuxTriSeiGo/device_soc_bestechnic/c0502a1345f2f5b7ffc7f38b5374be0fcb42a487/bes2600/liteos_m/sdk/bsp/platform/hal/reg_psram_phy_v2.h
diff -sw local remote
---

1c1,5
< /***************************************************************************
---
> /*
>  * Copyright (c) 2021 Bestechnic (Shanghai) Co., Ltd. All rights reserved.
>  * Licensed under the Apache License, Version 2.0 (the "License");
>  * you may not use this file except in compliance with the License.
>  * You may obtain a copy of the License at
3,4c7
<  * Copyright 2015-2019 BES.
<  * All rights reserved. All unpublished rights reserved.
---
>  *     http://www.apache.org/licenses/LICENSE-2.0
6,15c9,14
<  * No part of this work may be used or reproduced in any form or by any
<  * means, or stored in a database or retrieval system, without prior written
<  * permission of BES.
<  *
<  * Use of this work is governed by a license granted by BES.
<  * This work contains confidential and proprietary information of
<  * BES. which is protected by copyright, trade secret,
<  * trademark and other intellectual property rights.
<  *
<  ****************************************************************************/
---
>  * Unless required by applicable law or agreed to in writing, software
>  * distributed under the License is distributed on an "AS IS" BASIS,
>  * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
>  * See the License for the specific language governing permissions and
>  * limitations under the License.
>  */
65a65,74
> #define PSRAM_ULP_PHY_PHY_DLY_AUTO_EN            (1 << 6)
> #define PSRAM_ULP_PHY_SQPI_SAMPLE_SEL(n)         (((n) & 0xF) << 7)
> #define PSRAM_ULP_PHY_SQPI_SAMPLE_SEL_MASK       (0xF << 7)
> #define PSRAM_ULP_PHY_SQPI_SAMPLE_SEL_SHIFT      (7)
> #define PSRAM_ULP_PHY_IDLE_DQ_OEN                (1 << 11)
> #define PSRAM_ULP_PHY_PHY_TX_BYPASS              (1 << 12)
> #define PSRAM_ULP_PHY_ADDR_4BYTES_EN             (1 << 13)
> #define PSRAM_ULP_PHY_IDLE_DQS_OEN               (1 << 14)
> #define PSRAM_ULP_PHY_DQS_DM_MERGE_EN            (1 << 15)
> #define PSRAM_ULP_PHY_HYPER_TYPE                 (1 << 16)
81a91,93
> // reg_14
> #define PSRAM_ULP_PHY_SQPI_CMD_CONFLICT_CLR      (1 << 0)
> 
83c95,96
< #define PSRAM_ULP_PHY_PHY_CFG_UPDATE             (1 << 0)
---
> #define PSRAM_ULP_PHY_PHY_RX_BYPASS              (1 << 0)
> #define PSRAM_ULP_PHY_PHY_SAMP_WITH_CLK          (1 << 1)
89a103,106
> #define PSRAM_ULP_PHY_SQPI_CMD_CONFLICT_STS      (1 << 5)
> #define PSRAM_ULP_PHY_SQPI_PHY_FSM_STATE(n)      (((n) & 0xF) << 6)
> #define PSRAM_ULP_PHY_SQPI_PHY_FSM_STATE_MASK    (0xF << 6)
> #define PSRAM_ULP_PHY_SQPI_PHY_FSM_STATE_SHIFT   (6)
102a120,122
> #define PSRAM_ULP_PHY_REG_LDO_RES(n)             (((n) & 0xf) << 28)
> #define PSRAM_ULP_PHY_REG_LDO_RES_MASK           (0xf << 28)
> #define PSRAM_ULP_PHY_REG_LDO_RES_SHIFT          (28)
127a148
> #define PSRAM_ULP_PHY_REG_BYPASS_DECIMATION      (1 << 16)
143a165,167
> #define PSRAM_ULP_PHY_REG_PSRAM_RX_CLK_DLY(n)    (((n) & 0x1F) << 20)
> #define PSRAM_ULP_PHY_REG_PSRAM_RX_CLK_DLY_MASK  (0x1F << 20)
> #define PSRAM_ULP_PHY_REG_PSRAM_RX_CLK_DLY_SHIFT (20)
