#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000008b5a20 .scope module, "testbench" "testbench" 2 8;
 .timescale 0 0;
v0000000000911130_0 .var "A", 0 0;
v00000000009114f0_0 .var "B", 0 0;
v0000000000911950_0 .var "clk", 0 0;
v0000000000911ef0_0 .var "d", 3 0;
v0000000000912a30_0 .net "led1", 0 0, L_000000000089f330;  1 drivers
L_0000000001090088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000911f90_0 .net "led2", 0 0, L_0000000001090088;  1 drivers
v0000000000912670_0 .net "led20", 0 0, L_00000000010d8e00;  1 drivers
v0000000000911590_0 .net "led21", 0 0, L_00000000010d8fc0;  1 drivers
v00000000009125d0_0 .net "led22", 0 0, L_00000000010d8150;  1 drivers
v00000000009111d0_0 .var "push", 0 0;
v0000000000912030_0 .net "q", 3 0, v0000000000912f30_0;  1 drivers
v0000000000911270_0 .var "reset", 0 0;
v0000000000912710_0 .var "set", 0 0;
S_00000000008b60b0 .scope module, "E1" "ejericio1" 2 26, 3 46 0, S_00000000008b5a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "Y";
L_000000000089e7d0 .functor NOT 1, v0000000000872c60_0, C4<0>, C4<0>, C4<0>;
L_000000000089e840 .functor NOT 1, v0000000000873520_0, C4<0>, C4<0>, C4<0>;
L_000000000089ed10 .functor AND 1, L_000000000089e7d0, L_000000000089e840, C4<1>, C4<1>;
L_000000000089eae0 .functor AND 1, L_000000000089ed10, v0000000000911130_0, C4<1>, C4<1>;
L_000000000089e5a0 .functor AND 1, v0000000000872c60_0, v00000000009114f0_0, C4<1>, C4<1>;
L_000000000089ea70 .functor AND 1, v0000000000873520_0, v0000000000911130_0, C4<1>, C4<1>;
L_000000000089ef40 .functor AND 1, L_000000000089ea70, v00000000009114f0_0, C4<1>, C4<1>;
L_000000000089ea00 .functor OR 1, L_000000000089e5a0, L_000000000089ef40, C4<0>, C4<0>;
L_000000000089f170 .functor AND 1, v0000000000873520_0, v0000000000911130_0, C4<1>, C4<1>;
L_000000000089f330 .functor AND 1, L_000000000089f170, v00000000009114f0_0, C4<1>, C4<1>;
v00000000008723a0_0 .net "A", 0 0, v0000000000911130_0;  1 drivers
v0000000000873660_0 .net "B", 0 0, v00000000009114f0_0;  1 drivers
v0000000000873200_0 .net "Y", 0 0, L_000000000089f330;  alias, 1 drivers
v0000000000872800_0 .net *"_s0", 0 0, L_000000000089e7d0;  1 drivers
v0000000000872bc0_0 .net *"_s10", 0 0, L_000000000089ea70;  1 drivers
v00000000008732a0_0 .net *"_s12", 0 0, L_000000000089ef40;  1 drivers
v00000000008729e0_0 .net *"_s16", 0 0, L_000000000089f170;  1 drivers
v0000000000873340_0 .net *"_s2", 0 0, L_000000000089e840;  1 drivers
v0000000000871cc0_0 .net *"_s4", 0 0, L_000000000089ed10;  1 drivers
v0000000000872b20_0 .net *"_s8", 0 0, L_000000000089e5a0;  1 drivers
v00000000008733e0_0 .net "clk", 0 0, v0000000000911950_0;  1 drivers
v0000000000873480_0 .net "d0", 0 0, L_000000000089eae0;  1 drivers
v000000000086d8d0_0 .net "d1", 0 0, L_000000000089ea00;  1 drivers
v000000000086db50_0 .net "q0", 0 0, v0000000000872c60_0;  1 drivers
v000000000090f3a0_0 .net "q1", 0 0, v0000000000873520_0;  1 drivers
v000000000090f080_0 .net "reset", 0 0, v0000000000911270_0;  1 drivers
S_000000000087cf30 .scope module, "F0" "flip_flop_1" 3 56, 3 32 0, S_00000000008b60b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0000000000873020_0 .net "clk", 0 0, v0000000000911950_0;  alias, 1 drivers
v0000000000873160_0 .net "d", 0 0, L_000000000089eae0;  alias, 1 drivers
v0000000000872c60_0 .var "q", 0 0;
v0000000000872300_0 .net "reset", 0 0, v0000000000911270_0;  alias, 1 drivers
E_00000000008b0e60 .event posedge, v0000000000872300_0, v0000000000873020_0;
S_000000000087d0c0 .scope module, "F1" "flip_flop_1" 3 55, 3 32 0, S_00000000008b60b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0000000000871c20_0 .net "clk", 0 0, v0000000000911950_0;  alias, 1 drivers
v0000000000871e00_0 .net "d", 0 0, L_000000000089ea00;  alias, 1 drivers
v0000000000873520_0 .var "q", 0 0;
v0000000000872760_0 .net "reset", 0 0, v0000000000911270_0;  alias, 1 drivers
S_0000000000878be0 .scope module, "E2" "ejericio2" 2 27, 3 60 0, S_00000000008b5a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "Y2";
    .port_info 4 /OUTPUT 1 "Y1";
    .port_info 5 /OUTPUT 1 "Y0";
L_000000000089f090 .functor NOT 1, v000000000090f260_0, C4<0>, C4<0>, C4<0>;
L_000000000089efb0 .functor NOT 1, v000000000090f4e0_0, C4<0>, C4<0>, C4<0>;
L_000000000089f100 .functor AND 1, L_000000000089efb0, v000000000090f260_0, C4<1>, C4<1>;
L_000000000089f1e0 .functor AND 1, L_000000000089f100, v00000000009111d0_0, C4<1>, C4<1>;
L_000000000089f250 .functor NOT 1, v000000000090f260_0, C4<0>, C4<0>, C4<0>;
L_000000000089f2c0 .functor AND 1, v000000000090f4e0_0, L_000000000089f250, C4<1>, C4<1>;
L_000000000089ebc0 .functor AND 1, L_000000000089f2c0, v00000000009111d0_0, C4<1>, C4<1>;
L_000000000089e450 .functor OR 1, L_000000000089f1e0, L_000000000089ebc0, C4<0>, C4<0>;
L_000000000089e610 .functor AND 1, v000000000090f4e0_0, v000000000090f260_0, C4<1>, C4<1>;
L_000000000089e6f0 .functor NOT 1, v00000000009111d0_0, C4<0>, C4<0>, C4<0>;
L_000000000089eb50 .functor AND 1, L_000000000089e610, L_000000000089e6f0, C4<1>, C4<1>;
L_000000000089e8b0 .functor OR 1, L_000000000089e450, L_000000000089eb50, C4<0>, C4<0>;
L_00000000010d84d0 .functor NOT 1, v000000000090f4e0_0, C4<0>, C4<0>, C4<0>;
L_00000000010d8310 .functor NOT 1, v000000000090f260_0, C4<0>, C4<0>, C4<0>;
L_00000000010d88c0 .functor AND 1, L_00000000010d84d0, L_00000000010d8310, C4<1>, C4<1>;
L_00000000010d8460 .functor NOT 1, v00000000009111d0_0, C4<0>, C4<0>, C4<0>;
L_00000000010d8c40 .functor AND 1, L_00000000010d88c0, L_00000000010d8460, C4<1>, C4<1>;
L_00000000010d80e0 .functor OR 1, L_000000000089e8b0, L_00000000010d8c40, C4<0>, C4<0>;
L_00000000010d8a10 .functor NOT 1, v0000000000910de0_0, C4<0>, C4<0>, C4<0>;
L_00000000010d8380 .functor AND 1, L_00000000010d8a10, v000000000090f4e0_0, C4<1>, C4<1>;
L_00000000010d83f0 .functor AND 1, L_00000000010d8380, v000000000090f260_0, C4<1>, C4<1>;
L_00000000010d8bd0 .functor AND 1, L_00000000010d83f0, v00000000009111d0_0, C4<1>, C4<1>;
L_00000000010d8930 .functor NOT 1, v0000000000910de0_0, C4<0>, C4<0>, C4<0>;
L_00000000010d8d20 .functor NOT 1, v000000000090f4e0_0, C4<0>, C4<0>, C4<0>;
L_00000000010d8540 .functor AND 1, L_00000000010d8930, L_00000000010d8d20, C4<1>, C4<1>;
L_00000000010d8620 .functor NOT 1, v000000000090f260_0, C4<0>, C4<0>, C4<0>;
L_00000000010d82a0 .functor AND 1, L_00000000010d8540, L_00000000010d8620, C4<1>, C4<1>;
L_00000000010d85b0 .functor NOT 1, v00000000009111d0_0, C4<0>, C4<0>, C4<0>;
L_00000000010d8700 .functor AND 1, L_00000000010d82a0, L_00000000010d85b0, C4<1>, C4<1>;
L_00000000010d8690 .functor OR 1, L_00000000010d8bd0, L_00000000010d8700, C4<0>, C4<0>;
L_00000000010d8e70 .functor NOT 1, v000000000090f4e0_0, C4<0>, C4<0>, C4<0>;
L_00000000010d8f50 .functor AND 1, v0000000000910de0_0, L_00000000010d8e70, C4<1>, C4<1>;
L_00000000010d8770 .functor AND 1, L_00000000010d8f50, v000000000090f260_0, C4<1>, C4<1>;
L_00000000010d87e0 .functor OR 1, L_00000000010d8690, L_00000000010d8770, C4<0>, C4<0>;
L_00000000010d8a80 .functor NOT 1, v000000000090f260_0, C4<0>, C4<0>, C4<0>;
L_00000000010d8850 .functor AND 1, v0000000000910de0_0, L_00000000010d8a80, C4<1>, C4<1>;
L_00000000010d89a0 .functor AND 1, L_00000000010d8850, v00000000009111d0_0, C4<1>, C4<1>;
L_00000000010d8ee0 .functor OR 1, L_00000000010d87e0, L_00000000010d89a0, C4<0>, C4<0>;
L_00000000010d8af0 .functor AND 1, v0000000000910de0_0, v000000000090f4e0_0, C4<1>, C4<1>;
L_00000000010d8b60 .functor NOT 1, v00000000009111d0_0, C4<0>, C4<0>, C4<0>;
L_00000000010d8cb0 .functor AND 1, L_00000000010d8af0, L_00000000010d8b60, C4<1>, C4<1>;
L_00000000010d8d90 .functor OR 1, L_00000000010d8ee0, L_00000000010d8cb0, C4<0>, C4<0>;
L_00000000010d8e00 .functor XOR 1, v000000000090f4e0_0, v000000000090f260_0, C4<0>, C4<0>;
L_00000000010d8fc0 .functor XOR 1, v000000000090f4e0_0, v0000000000910de0_0, C4<0>, C4<0>;
L_00000000010d8150 .functor BUFZ 1, v0000000000910de0_0, C4<0>, C4<0>, C4<0>;
v000000000090fc60_0 .net "A", 0 0, v00000000009111d0_0;  1 drivers
v000000000090f9e0_0 .net "Y0", 0 0, L_00000000010d8e00;  alias, 1 drivers
v000000000090f800_0 .net "Y1", 0 0, L_00000000010d8fc0;  alias, 1 drivers
v0000000000910a20_0 .net "Y2", 0 0, L_00000000010d8150;  alias, 1 drivers
v000000000090f1c0_0 .net *"_s10", 0 0, L_000000000089f2c0;  1 drivers
v000000000090fbc0_0 .net *"_s12", 0 0, L_000000000089ebc0;  1 drivers
v000000000090f300_0 .net *"_s14", 0 0, L_000000000089e450;  1 drivers
v000000000090f620_0 .net *"_s16", 0 0, L_000000000089e610;  1 drivers
v000000000090f120_0 .net *"_s18", 0 0, L_000000000089e6f0;  1 drivers
v0000000000910160_0 .net *"_s2", 0 0, L_000000000089efb0;  1 drivers
v00000000009105c0_0 .net *"_s20", 0 0, L_000000000089eb50;  1 drivers
v000000000090fa80_0 .net *"_s22", 0 0, L_000000000089e8b0;  1 drivers
v0000000000910e80_0 .net *"_s24", 0 0, L_00000000010d84d0;  1 drivers
v00000000009108e0_0 .net *"_s26", 0 0, L_00000000010d8310;  1 drivers
v000000000090fee0_0 .net *"_s28", 0 0, L_00000000010d88c0;  1 drivers
v000000000090f440_0 .net *"_s30", 0 0, L_00000000010d8460;  1 drivers
v0000000000910980_0 .net *"_s32", 0 0, L_00000000010d8c40;  1 drivers
v000000000090fd00_0 .net *"_s36", 0 0, L_00000000010d8a10;  1 drivers
v000000000090fda0_0 .net *"_s38", 0 0, L_00000000010d8380;  1 drivers
v000000000090fe40_0 .net *"_s4", 0 0, L_000000000089f100;  1 drivers
v0000000000910480_0 .net *"_s40", 0 0, L_00000000010d83f0;  1 drivers
v000000000090ff80_0 .net *"_s42", 0 0, L_00000000010d8bd0;  1 drivers
v0000000000910020_0 .net *"_s44", 0 0, L_00000000010d8930;  1 drivers
v00000000009100c0_0 .net *"_s46", 0 0, L_00000000010d8d20;  1 drivers
v0000000000910200_0 .net *"_s48", 0 0, L_00000000010d8540;  1 drivers
v00000000009102a0_0 .net *"_s50", 0 0, L_00000000010d8620;  1 drivers
v0000000000910660_0 .net *"_s52", 0 0, L_00000000010d82a0;  1 drivers
v00000000009103e0_0 .net *"_s54", 0 0, L_00000000010d85b0;  1 drivers
v0000000000910520_0 .net *"_s56", 0 0, L_00000000010d8700;  1 drivers
v0000000000910700_0 .net *"_s58", 0 0, L_00000000010d8690;  1 drivers
v00000000009107a0_0 .net *"_s6", 0 0, L_000000000089f1e0;  1 drivers
v0000000000910840_0 .net *"_s60", 0 0, L_00000000010d8e70;  1 drivers
v0000000000910ac0_0 .net *"_s62", 0 0, L_00000000010d8f50;  1 drivers
v0000000000910b60_0 .net *"_s64", 0 0, L_00000000010d8770;  1 drivers
v0000000000910ca0_0 .net *"_s66", 0 0, L_00000000010d87e0;  1 drivers
v0000000000910d40_0 .net *"_s68", 0 0, L_00000000010d8a80;  1 drivers
v0000000000912df0_0 .net *"_s70", 0 0, L_00000000010d8850;  1 drivers
v0000000000911450_0 .net *"_s72", 0 0, L_00000000010d89a0;  1 drivers
v0000000000912210_0 .net *"_s74", 0 0, L_00000000010d8ee0;  1 drivers
v00000000009120d0_0 .net *"_s76", 0 0, L_00000000010d8af0;  1 drivers
v00000000009122b0_0 .net *"_s78", 0 0, L_00000000010d8b60;  1 drivers
v0000000000911090_0 .net *"_s8", 0 0, L_000000000089f250;  1 drivers
v0000000000912350_0 .net *"_s80", 0 0, L_00000000010d8cb0;  1 drivers
v0000000000911e50_0 .net "clk", 0 0, v0000000000911950_0;  alias, 1 drivers
v0000000000912e90_0 .net "d0", 0 0, L_000000000089f090;  1 drivers
v0000000000911d10_0 .net "d1", 0 0, L_00000000010d80e0;  1 drivers
v00000000009113b0_0 .net "d2", 0 0, L_00000000010d8d90;  1 drivers
v00000000009123f0_0 .net "q0", 0 0, v000000000090f260_0;  1 drivers
v0000000000911310_0 .net "q1", 0 0, v000000000090f4e0_0;  1 drivers
v0000000000912170_0 .net "q2", 0 0, v0000000000910de0_0;  1 drivers
v0000000000912cb0_0 .net "reset", 0 0, v0000000000911270_0;  alias, 1 drivers
S_0000000000878d70 .scope module, "F0" "flip_flop_1" 3 70, 3 32 0, S_0000000000878be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v000000000090f760_0 .net "clk", 0 0, v0000000000911950_0;  alias, 1 drivers
v0000000000910340_0 .net "d", 0 0, L_000000000089f090;  alias, 1 drivers
v000000000090f260_0 .var "q", 0 0;
v000000000090f8a0_0 .net "reset", 0 0, v0000000000911270_0;  alias, 1 drivers
S_00000000008759e0 .scope module, "F1" "flip_flop_1" 3 69, 3 32 0, S_0000000000878be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v000000000090fb20_0 .net "clk", 0 0, v0000000000911950_0;  alias, 1 drivers
v0000000000910f20_0 .net "d", 0 0, L_00000000010d80e0;  alias, 1 drivers
v000000000090f4e0_0 .var "q", 0 0;
v000000000090f580_0 .net "reset", 0 0, v0000000000911270_0;  alias, 1 drivers
S_0000000000875b70 .scope module, "F2" "flip_flop_1" 3 68, 3 32 0, S_0000000000878be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v000000000090f6c0_0 .net "clk", 0 0, v0000000000911950_0;  alias, 1 drivers
v0000000000910c00_0 .net "d", 0 0, L_00000000010d8d90;  alias, 1 drivers
v0000000000910de0_0 .var "q", 0 0;
v000000000090f940_0 .net "reset", 0 0, v0000000000911270_0;  alias, 1 drivers
S_0000000000842760 .scope module, "F1" "flip_flop" 2 25, 3 12 0, S_00000000008b5a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "set";
    .port_info 3 /INPUT 4 "d";
    .port_info 4 /OUTPUT 4 "q";
v0000000000912490_0 .net "clk", 0 0, v0000000000911950_0;  alias, 1 drivers
v0000000000911770_0 .net "d", 3 0, v0000000000911ef0_0;  1 drivers
v0000000000912f30_0 .var "q", 3 0;
v0000000000912530_0 .net "reset", 0 0, v0000000000911270_0;  alias, 1 drivers
v0000000000911b30_0 .net "set", 0 0, v0000000000912710_0;  1 drivers
E_00000000008b0b60 .event posedge, v0000000000911b30_0, v0000000000872300_0, v0000000000873020_0;
    .scope S_0000000000842760;
T_0 ;
    %wait E_00000000008b0b60;
    %load/vec4 v0000000000912530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000912f30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000911b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0000000000912f30_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000000000911770_0;
    %assign/vec4 v0000000000912f30_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000087d0c0;
T_1 ;
    %wait E_00000000008b0e60;
    %load/vec4 v0000000000872760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000873520_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000000871e00_0;
    %assign/vec4 v0000000000873520_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000087cf30;
T_2 ;
    %wait E_00000000008b0e60;
    %load/vec4 v0000000000872300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000872c60_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000000000873160_0;
    %assign/vec4 v0000000000872c60_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000875b70;
T_3 ;
    %wait E_00000000008b0e60;
    %load/vec4 v000000000090f940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000910de0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000000910c00_0;
    %assign/vec4 v0000000000910de0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000008759e0;
T_4 ;
    %wait E_00000000008b0e60;
    %load/vec4 v000000000090f580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000090f4e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000000910f20_0;
    %assign/vec4 v000000000090f4e0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000000878d70;
T_5 ;
    %wait E_00000000008b0e60;
    %load/vec4 v000000000090f8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000090f260_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000000910340_0;
    %assign/vec4 v000000000090f260_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000008b5a20;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000911950_0, 0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000911950_0, 0;
    %delay 1, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000008b5a20;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000912710_0, 0;
    %delay 1, 0;
    %load/vec4 v0000000000912710_0;
    %inv;
    %assign/vec4 v0000000000912710_0, 0;
    %delay 3, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_00000000008b5a20;
T_8 ;
    %delay 6, 0;
    %vpi_call 2 38 "$display", "Flip Flop D - Reset Asincrono - Set Sincrono" {0 0 0};
    %vpi_call 2 39 "$display", "CLK SET  RESET     D    |   Q  " {0 0 0};
    %vpi_call 2 40 "$display", "------------------------|------" {0 0 0};
    %vpi_call 2 41 "$monitor", " %b    %b    %b     %b   | %b ", v0000000000911950_0, v0000000000912710_0, v0000000000911270_0, v0000000000911ef0_0, v0000000000912030_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000911270_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000911270_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000911270_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000911270_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000911270_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000911270_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000911270_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000911270_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000911270_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000911270_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000911270_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000911270_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000911270_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000911270_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000911270_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000911ef0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000911270_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_00000000008b5a20;
T_9 ;
    %delay 22, 0;
    %vpi_call 2 62 "$display", "Ejercicio 1" {0 0 0};
    %vpi_call 2 63 "$display", "A B | Y" {0 0 0};
    %vpi_call 2 64 "$display", "----|---" {0 0 0};
    %vpi_call 2 65 "$monitor", "%b %b | %b ", v0000000000911130_0, v00000000009114f0_0, v0000000000912a30_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000911130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009114f0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000911130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009114f0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000911130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009114f0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000911130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009114f0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000911130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009114f0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000911130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009114f0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000911130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009114f0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000911130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009114f0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000911130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009114f0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000911130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009114f0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_00000000008b5a20;
T_10 ;
    %delay 41, 0;
    %vpi_call 2 81 "$display", "Ejercicio 3" {0 0 0};
    %vpi_call 2 82 "$display", " Push |  Y2 Y1 Y0" {0 0 0};
    %vpi_call 2 83 "$display", "------|----------" {0 0 0};
    %vpi_call 2 84 "$monitor", "   %b  |  %b  %b  %b", v00000000009111d0_0, v00000000009125d0_0, v0000000000911590_0, v0000000000912670_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009111d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000911270_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009111d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000911270_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009111d0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009111d0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009111d0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009111d0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009111d0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009111d0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009111d0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009111d0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009111d0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009111d0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009111d0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009111d0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009111d0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009111d0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_00000000008b5a20;
T_11 ;
    %delay 73, 0;
    %vpi_call 2 105 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_00000000008b5a20;
T_12 ;
    %vpi_call 2 108 "$dumpfile", "test_tb.vcd" {0 0 0};
    %vpi_call 2 109 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000008b5a20 {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test.v";
    "./code.v";
