<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element clock_bridge
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element fft
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element spiral_fft_4096_unscaled_iter_32bit
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone V";
         type = "String";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="Unknown" />
 <parameter name="deviceFamily" value="Arria 10" />
 <parameter name="deviceSpeedGrade" value="Unknown" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="clock_bridge.in_clk" type="clock" dir="end" />
 <interface name="fft_reset" internal="fft.reset" type="reset" dir="end" />
 <interface name="spiral_fft" internal="fft.conduit_end" type="conduit" dir="end" />
 <module
   name="clock_bridge"
   kind="altera_clock_bridge"
   version="18.1"
   enabled="1">
  <parameter name="DERIVED_CLOCK_RATE" value="0" />
  <parameter name="EXPLICIT_CLOCK_RATE" value="312500000" />
  <parameter name="NUM_CLOCK_OUTPUTS" value="1" />
 </module>
 <module
   name="fft"
   kind="spiral_fft_4096_unscaled_iterative_32bit"
   version="1.0"
   enabled="1" />
 <connection
   kind="clock"
   version="18.1"
   start="clock_bridge.out_clk"
   end="fft.clock" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
