{"context": " More than 1 year has passed since last update.@ Adam Taylor blog\nhttps://forums.xilinx.com/t5/Xcell-Daily-Blog/Figuring-out-the-MicroZed-Boot-Loader-Adam-Taylor-s-MicroZed/ba-p/376159\n\nThe Zynq SoC\u2019s PL is programmed via the Processor Configuration Access Port (PCAP), which allows both partial and full PL configuration. (If you\u2019d like more detailed information about the Zynq SoC\u2019s PCAP, see \u201cPartial Reconfiguration of a Hardware Accelerator on Zynq-7000 All Programmable SoC Devices\u201d)  \n\n...\n\nThe PS can also read back the PL configuration and check for errors, which can be very handy if you are using the Zynq SoC in an environment where it may be subject to single-event functional interrupts (SEFI).\n\n@ Adam Taylor blog\n\nhttps://forums.xilinx.com/t5/Xcell-Daily-Blog/Figuring-out-the-MicroZed-Boot-Loader-Adam-Taylor-s-MicroZed/ba-p/376159\n\n> The Zynq SoC\u2019s PL is programmed via <font color=red>the Processor Configuration Access Port (PCAP)</font>, which allows both partial and full PL configuration. (If you\u2019d like more detailed information about the Zynq SoC\u2019s PCAP, see [\u201cPartial Reconfiguration of a Hardware Accelerator on Zynq-7000 All Programmable SoC Devices\u201d](http://www.xilinx.com/support/documentation/application_notes/xapp1159-partial-reconfig-hw-accelerator-zynq-7000.pdf))  \n\n...\n\n>The PS can also read back the PL configuration and check for errors, which can be very handy if you are using the Zynq SoC in an environment where it may be subject to <font color=red>single-event functional interrupts (SEFI)</font>.\n\n", "tags": ["zybo", "adamTaylor"]}