\hypertarget{structhal__adc__sequence__config__t}{}\section{Referencia de la Estructura hal\+\_\+adc\+\_\+sequence\+\_\+config\+\_\+t}
\label{structhal__adc__sequence__config__t}\index{hal\+\_\+adc\+\_\+sequence\+\_\+config\+\_\+t@{hal\+\_\+adc\+\_\+sequence\+\_\+config\+\_\+t}}


{\ttfamily \#include $<$H\+A\+L\+\_\+\+A\+D\+C.\+h$>$}

\subsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
uint16\+\_\+t \hyperlink{structhal__adc__sequence__config__t_acebe3f0fdc69a72787ddd6b19870641b}{channels}
\item 
\hyperlink{group__ADC_ga67fe859b54301579f1b1daef874514ca}{hal\+\_\+adc\+\_\+trigger\+\_\+sel\+\_\+en} \hyperlink{structhal__adc__sequence__config__t_a6bcb45974cab7522fa8fddd79fa7f1e1}{trigger}
\item 
\hyperlink{group__ADC_ga4c5aa9e0991c432640845d2aedb971b2}{hal\+\_\+adc\+\_\+trigger\+\_\+pol\+\_\+sel\+\_\+en} \hyperlink{structhal__adc__sequence__config__t_a0e3bc5f0a78cf105554a67af8f34d383}{trigger\+\_\+pol}
\item 
\hyperlink{group__ADC_ga8aa0efd767a9edc5a80b80c4061e0904}{hal\+\_\+adc\+\_\+sync\+\_\+sel\+\_\+en} \hyperlink{structhal__adc__sequence__config__t_a97da414f66a2d3643c7a9cf9ff6f64d2}{sync\+\_\+bypass}
\item 
\hyperlink{group__ADC_gaf4981172881d597ede49249ba04fcafe}{hal\+\_\+adc\+\_\+interrupt\+\_\+mode\+\_\+en} \hyperlink{structhal__adc__sequence__config__t_adea8d61d74a67ea1d2da046c57f30590}{mode}
\item 
\mbox{\Hypertarget{structhal__adc__sequence__config__t_afe2931739ce28ec41475885a46fdc910}\label{structhal__adc__sequence__config__t_afe2931739ce28ec41475885a46fdc910}} 
uint8\+\_\+t {\bfseries burst}
\item 
uint8\+\_\+t \hyperlink{structhal__adc__sequence__config__t_ac70813667637a3ee24db9f7f2606d87b}{single\+\_\+step}
\item 
uint8\+\_\+t \hyperlink{structhal__adc__sequence__config__t_a1dc8fcb4920ed109389a6391e8c1c9ef}{low\+\_\+priority}
\item 
void($\ast$ \hyperlink{structhal__adc__sequence__config__t_a42710517a48ebba1b95e66e9f005cf7d}{callback} )(void)
\end{DoxyCompactItemize}


\subsection{Descripción detallada}
Configuración de secuencia de {\itshape A\+DC} \begin{Desc}
\item[Ejemplos\+: ]\par
\hyperlink{Ejemplo_ADC_8c-example}{Ejemplo\+\_\+\+A\+D\+C.\+c}.\end{Desc}


\subsection{Documentación de los campos}
\mbox{\Hypertarget{structhal__adc__sequence__config__t_acebe3f0fdc69a72787ddd6b19870641b}\label{structhal__adc__sequence__config__t_acebe3f0fdc69a72787ddd6b19870641b}} 
\index{hal\+\_\+adc\+\_\+sequence\+\_\+config\+\_\+t@{hal\+\_\+adc\+\_\+sequence\+\_\+config\+\_\+t}!channels@{channels}}
\index{channels@{channels}!hal\+\_\+adc\+\_\+sequence\+\_\+config\+\_\+t@{hal\+\_\+adc\+\_\+sequence\+\_\+config\+\_\+t}}
\subsubsection{\texorpdfstring{channels}{channels}}
{\footnotesize\ttfamily uint16\+\_\+t hal\+\_\+adc\+\_\+sequence\+\_\+config\+\_\+t\+::channels}

Canales habilitados. Cada uno de los bits representa el canal \begin{Desc}
\item[Ejemplos\+: ]\par
\hyperlink{Ejemplo_ADC_8c-example}{Ejemplo\+\_\+\+A\+D\+C.\+c}.\end{Desc}
\mbox{\Hypertarget{structhal__adc__sequence__config__t_a6bcb45974cab7522fa8fddd79fa7f1e1}\label{structhal__adc__sequence__config__t_a6bcb45974cab7522fa8fddd79fa7f1e1}} 
\index{hal\+\_\+adc\+\_\+sequence\+\_\+config\+\_\+t@{hal\+\_\+adc\+\_\+sequence\+\_\+config\+\_\+t}!trigger@{trigger}}
\index{trigger@{trigger}!hal\+\_\+adc\+\_\+sequence\+\_\+config\+\_\+t@{hal\+\_\+adc\+\_\+sequence\+\_\+config\+\_\+t}}
\subsubsection{\texorpdfstring{trigger}{trigger}}
{\footnotesize\ttfamily \hyperlink{group__ADC_ga67fe859b54301579f1b1daef874514ca}{hal\+\_\+adc\+\_\+trigger\+\_\+sel\+\_\+en} hal\+\_\+adc\+\_\+sequence\+\_\+config\+\_\+t\+::trigger}

Configuración de fuente de trigger para la secuencia \mbox{\Hypertarget{structhal__adc__sequence__config__t_a0e3bc5f0a78cf105554a67af8f34d383}\label{structhal__adc__sequence__config__t_a0e3bc5f0a78cf105554a67af8f34d383}} 
\index{hal\+\_\+adc\+\_\+sequence\+\_\+config\+\_\+t@{hal\+\_\+adc\+\_\+sequence\+\_\+config\+\_\+t}!trigger\+\_\+pol@{trigger\+\_\+pol}}
\index{trigger\+\_\+pol@{trigger\+\_\+pol}!hal\+\_\+adc\+\_\+sequence\+\_\+config\+\_\+t@{hal\+\_\+adc\+\_\+sequence\+\_\+config\+\_\+t}}
\subsubsection{\texorpdfstring{trigger\+\_\+pol}{trigger\_pol}}
{\footnotesize\ttfamily \hyperlink{group__ADC_ga4c5aa9e0991c432640845d2aedb971b2}{hal\+\_\+adc\+\_\+trigger\+\_\+pol\+\_\+sel\+\_\+en} hal\+\_\+adc\+\_\+sequence\+\_\+config\+\_\+t\+::trigger\+\_\+pol}

Configuración de flanco del trigger para la secuencia \mbox{\Hypertarget{structhal__adc__sequence__config__t_a97da414f66a2d3643c7a9cf9ff6f64d2}\label{structhal__adc__sequence__config__t_a97da414f66a2d3643c7a9cf9ff6f64d2}} 
\index{hal\+\_\+adc\+\_\+sequence\+\_\+config\+\_\+t@{hal\+\_\+adc\+\_\+sequence\+\_\+config\+\_\+t}!sync\+\_\+bypass@{sync\+\_\+bypass}}
\index{sync\+\_\+bypass@{sync\+\_\+bypass}!hal\+\_\+adc\+\_\+sequence\+\_\+config\+\_\+t@{hal\+\_\+adc\+\_\+sequence\+\_\+config\+\_\+t}}
\subsubsection{\texorpdfstring{sync\+\_\+bypass}{sync\_bypass}}
{\footnotesize\ttfamily \hyperlink{group__ADC_ga8aa0efd767a9edc5a80b80c4061e0904}{hal\+\_\+adc\+\_\+sync\+\_\+sel\+\_\+en} hal\+\_\+adc\+\_\+sequence\+\_\+config\+\_\+t\+::sync\+\_\+bypass}

Configuración de sincronismo de la secuencia \mbox{\Hypertarget{structhal__adc__sequence__config__t_adea8d61d74a67ea1d2da046c57f30590}\label{structhal__adc__sequence__config__t_adea8d61d74a67ea1d2da046c57f30590}} 
\index{hal\+\_\+adc\+\_\+sequence\+\_\+config\+\_\+t@{hal\+\_\+adc\+\_\+sequence\+\_\+config\+\_\+t}!mode@{mode}}
\index{mode@{mode}!hal\+\_\+adc\+\_\+sequence\+\_\+config\+\_\+t@{hal\+\_\+adc\+\_\+sequence\+\_\+config\+\_\+t}}
\subsubsection{\texorpdfstring{mode}{mode}}
{\footnotesize\ttfamily \hyperlink{group__ADC_gaf4981172881d597ede49249ba04fcafe}{hal\+\_\+adc\+\_\+interrupt\+\_\+mode\+\_\+en} hal\+\_\+adc\+\_\+sequence\+\_\+config\+\_\+t\+::mode}

Configuración de modo de interrupcion \mbox{\Hypertarget{structhal__adc__sequence__config__t_ac70813667637a3ee24db9f7f2606d87b}\label{structhal__adc__sequence__config__t_ac70813667637a3ee24db9f7f2606d87b}} 
\index{hal\+\_\+adc\+\_\+sequence\+\_\+config\+\_\+t@{hal\+\_\+adc\+\_\+sequence\+\_\+config\+\_\+t}!single\+\_\+step@{single\+\_\+step}}
\index{single\+\_\+step@{single\+\_\+step}!hal\+\_\+adc\+\_\+sequence\+\_\+config\+\_\+t@{hal\+\_\+adc\+\_\+sequence\+\_\+config\+\_\+t}}
\subsubsection{\texorpdfstring{single\+\_\+step}{single\_step}}
{\footnotesize\ttfamily uint8\+\_\+t hal\+\_\+adc\+\_\+sequence\+\_\+config\+\_\+t\+::single\+\_\+step}

Configuración de modo B\+U\+R\+ST. En caso de ser 0 esta inhabilitado, cualquier otro valor lo habilita Configuración de funcionamiento del trigger. En caso de ser 0, un trigger dispara la conversión de toda la secuencia configurada, en caso de ser cualquier otro valor, un trigger dispara la conversión del siguiente canal habilitado en la secuencia \mbox{\Hypertarget{structhal__adc__sequence__config__t_a1dc8fcb4920ed109389a6391e8c1c9ef}\label{structhal__adc__sequence__config__t_a1dc8fcb4920ed109389a6391e8c1c9ef}} 
\index{hal\+\_\+adc\+\_\+sequence\+\_\+config\+\_\+t@{hal\+\_\+adc\+\_\+sequence\+\_\+config\+\_\+t}!low\+\_\+priority@{low\+\_\+priority}}
\index{low\+\_\+priority@{low\+\_\+priority}!hal\+\_\+adc\+\_\+sequence\+\_\+config\+\_\+t@{hal\+\_\+adc\+\_\+sequence\+\_\+config\+\_\+t}}
\subsubsection{\texorpdfstring{low\+\_\+priority}{low\_priority}}
{\footnotesize\ttfamily uint8\+\_\+t hal\+\_\+adc\+\_\+sequence\+\_\+config\+\_\+t\+::low\+\_\+priority}

Fijar baja prioridad de la secuencia. Unicamente aplica para la secuencia {\itshape A}. En caso de ser 0, la secuencia {\itshape A} tiene prioridad por sobre el {\itshape B}, cualquier otro valor, implica que la secuencia B tiene prioridad por sobre la {\itshape A} \mbox{\Hypertarget{structhal__adc__sequence__config__t_a42710517a48ebba1b95e66e9f005cf7d}\label{structhal__adc__sequence__config__t_a42710517a48ebba1b95e66e9f005cf7d}} 
\index{hal\+\_\+adc\+\_\+sequence\+\_\+config\+\_\+t@{hal\+\_\+adc\+\_\+sequence\+\_\+config\+\_\+t}!callback@{callback}}
\index{callback@{callback}!hal\+\_\+adc\+\_\+sequence\+\_\+config\+\_\+t@{hal\+\_\+adc\+\_\+sequence\+\_\+config\+\_\+t}}
\subsubsection{\texorpdfstring{callback}{callback}}
{\footnotesize\ttfamily void($\ast$ hal\+\_\+adc\+\_\+sequence\+\_\+config\+\_\+t\+::callback) (void)}

Callback a ejecutar en interrupción de secuencia. La misma se generará al final de la conversión de cada canal, o de toda la secuencia, dependiendo de la configuración global del {\itshape A\+DC} 

La documentación para esta estructura fue generada a partir del siguiente fichero\+:\begin{DoxyCompactItemize}
\item 
includes/hal/\hyperlink{HAL__ADC_8h}{H\+A\+L\+\_\+\+A\+D\+C.\+h}\end{DoxyCompactItemize}
