
123.elf:     file format elf32-littlenios2
123.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x028001b4

Program Header:
    LOAD off    0x00001000 vaddr 0x02800000 paddr 0x02800000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x02800020 paddr 0x02800020 align 2**12
         filesz 0x00002074 memsz 0x00002074 flags r-x
    LOAD off    0x00003094 vaddr 0x02802094 paddr 0x028036c8 align 2**12
         filesz 0x00001634 memsz 0x00001634 flags rw-
    LOAD off    0x00004cfc vaddr 0x02804cfc paddr 0x02804cfc align 2**12
         filesz 0x00000000 memsz 0x000002ac flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  02800000  02800000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000194  02800020  02800020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00001ec0  028001b4  028001b4  000011b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000020  02802074  02802074  00003074  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001634  02802094  028036c8  00003094  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          000002ac  02804cfc  02804cfc  00004cfc  2**2
                  ALLOC, SMALL_DATA
  6 .comment      00000026  00000000  00000000  000046c8  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 000004b8  00000000  00000000  000046f0  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 00000760  00000000  00000000  00004ba8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   000085f7  00000000  00000000  00005308  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000203a  00000000  00000000  0000d8ff  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   000054c0  00000000  00000000  0000f939  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  000007b4  00000000  00000000  00014dfc  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00000b44  00000000  00000000  000155b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00000d3f  00000000  00000000  000160f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000040  00000000  00000000  00016e34  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000090  00000000  00000000  00016e78  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  000187e6  2**0
                  CONTENTS, READONLY
 18 .cpu          00000008  00000000  00000000  000187e9  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  000187f1  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  000187f2  2**0
                  CONTENTS, READONLY
 21 .stderr_dev   00000004  00000000  00000000  000187f3  2**0
                  CONTENTS, READONLY
 22 .stdin_dev    00000004  00000000  00000000  000187f7  2**0
                  CONTENTS, READONLY
 23 .stdout_dev   00000004  00000000  00000000  000187fb  2**0
                  CONTENTS, READONLY
 24 .sopc_system_name 00000007  00000000  00000000  000187ff  2**0
                  CONTENTS, READONLY
 25 .quartus_project_dir 00000021  00000000  00000000  00018806  2**0
                  CONTENTS, READONLY
 26 .sopcinfo     0003b125  00000000  00000000  00018827  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
02800000 l    d  .entry	00000000 .entry
02800020 l    d  .exceptions	00000000 .exceptions
028001b4 l    d  .text	00000000 .text
02802074 l    d  .rodata	00000000 .rodata
02802094 l    d  .rwdata	00000000 .rwdata
02804cfc l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_pubnames	00000000 .debug_pubnames
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
028001ec l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 hello_world.c
00000000 l    df *ABS*	00000000 alt_load.c
02800318 l     F .text	0000006c alt_load_section
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
02802094 l     O .rwdata	00001060 jtag_uart
0280047c l     F .text	00000038 alt_dev_reg
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
028006bc l     F .text	00000228 altera_avalon_jtag_uart_irq
028008e4 l     F .text	000000b0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_close.c
02801310 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
0280138c l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
0280146c l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 impure.c
0280329c l     O .rwdata	00000400 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
02801cd8 l     F .text	00000004 register_fini
00000000 l    df *ABS*	00000000 lib2-divmod.c
02801e8c l     F .text	0000007c udivmodsi4
00000000 l    df *ABS*	00000000 lib2-mul.c
00000000 l    df *ABS*	00000000 alt_exit.c
02802010 l     F .text	00000040 alt_sim_halt
02800384 g     F .text	00000050 alt_main
02804d18 g     O .bss	00000100 alt_irq
028036c8 g       *ABS*	00000000 __flash_rwdata_start
00000000  w      *UND*	00000000 __errno
02800000 g     F .entry	0000000c __reset
02800020 g       *ABS*	00000000 __flash_exceptions_start
02804d14 g     O .bss	00000004 errno
02804d00 g     O .bss	00000004 alt_argv
0280b69c g       *ABS*	00000000 _gp
028003d4 g     F .text	00000030 usleep
0280311c g     O .rwdata	00000180 alt_fd_list
02801b04 g     F .text	000000a0 memcpy
02802074 g       *ABS*	00000000 __DTOR_END__
02800afc g     F .text	00000224 altera_avalon_jtag_uart_read
00000000  w      *UND*	00000000 malloc
02801fc8 g     F .text	00000008 __udivsi3
028036ac g     O .rwdata	00000004 alt_max_fd
028036c4 g     O .rwdata	00000004 _global_impure_ptr
02804fa8 g       *ABS*	00000000 __bss_end
02801784 g     F .text	000000f8 alt_iic_isr_register
0280198c g     F .text	0000010c alt_tick
0280173c g     F .text	00000048 alt_ic_irq_enabled
028018f4 g     F .text	00000098 alt_alarm_stop
02804d08 g     O .bss	00000004 alt_irq_active
028000ec g     F .exceptions	000000c8 alt_irq_handler
028030f4 g     O .rwdata	00000028 alt_dev_null
02801370 g     F .text	0000001c alt_dcache_flush_all
028036c8 g       *ABS*	00000000 __ram_rwdata_end
028036a4 g     O .rwdata	00000008 alt_dev_list
02802094 g       *ABS*	00000000 __ram_rodata_end
02801fd0 g     F .text	00000008 __umodsi3
02804fa8 g       *ABS*	00000000 end
028005fc g     F .text	000000c0 altera_avalon_jtag_uart_init
02802070 g       *ABS*	00000000 __CTOR_LIST__
03000000 g       *ABS*	00000000 __alt_stack_pointer
02800d20 g     F .text	00000240 altera_avalon_jtag_uart_write
02801cdc g     F .text	000001b0 __call_exitprocs
028001b4 g     F .text	0000003c _start
02804d0c g     O .bss	00000004 _alt_tick_rate
02804d10 g     O .bss	00000004 _alt_nticks
02800438 g     F .text	00000044 alt_sys_init
02801ba4 g     F .text	00000134 __register_exitproc
02800994 g     F .text	00000074 altera_avalon_jtag_uart_close
02801fd8 g     F .text	00000038 __mulsi3
02802094 g       *ABS*	00000000 __ram_rwdata_start
02802074 g       *ABS*	00000000 __ram_rodata_start
028004b4 g     F .text	00000058 altera_avalon_jtag_uart_read_fd
028010b4 g     F .text	0000015c alt_busy_sleep
02800000 g       *ABS*	00000000 __alt_mem_sdram_ctrl
02800564 g     F .text	00000048 altera_avalon_jtag_uart_close_fd
02804fa8 g       *ABS*	00000000 __alt_stack_base
028005ac g     F .text	00000050 altera_avalon_jtag_uart_ioctl_fd
028013b8 g     F .text	000000b4 alt_dev_llist_insert
02804cfc g       *ABS*	00000000 __bss_start
028001f0 g     F .text	000000a8 main
02804d04 g     O .bss	00000004 alt_envp
0280050c g     F .text	00000058 altera_avalon_jtag_uart_write_fd
02804e18 g     O .bss	00000190 _atexit0
028036b0 g     O .rwdata	00000004 alt_errno
02801f08 g     F .text	00000060 __divsi3
02802074 g       *ABS*	00000000 __CTOR_END__
02802074 g       *ABS*	00000000 __flash_rodata_start
02802074 g       *ABS*	00000000 __DTOR_LIST__
02800404 g     F .text	00000034 alt_irq_init
0280187c g     F .text	00000078 alt_release_fd
02801ab8 g     F .text	00000014 atexit
028036c0 g     O .rwdata	00000004 _impure_ptr
02804cfc g     O .bss	00000004 alt_argc
02801530 g     F .text	00000064 _do_dtors
02800020 g       .exceptions	00000000 alt_irq_entry
0280369c g     O .rwdata	00000008 alt_fs_list
02800020 g       *ABS*	00000000 __ram_exceptions_start
028015b0 g     F .text	00000050 alt_ic_isr_register
028036c8 g       *ABS*	00000000 _edata
02804fa8 g       *ABS*	00000000 _end
028001b4 g       *ABS*	00000000 __ram_exceptions_end
02800a08 g     F .text	000000f4 altera_avalon_jtag_uart_ioctl
0280169c g     F .text	000000a0 alt_ic_irq_disable
02801a98 g     F .text	00000020 altera_nios2_qsys_irq_init
02801acc g     F .text	00000038 exit
02801f68 g     F .text	00000060 __modsi3
03000000 g       *ABS*	00000000 __alt_data_end
02800020 g     F .exceptions	00000000 alt_exception
02802050 g     F .text	00000020 _exit
02800f60 g     F .text	00000154 alt_alarm_start
02801594 g     F .text	0000001c alt_icache_flush_all
028036b4 g     O .rwdata	00000004 alt_priority_mask
02801600 g     F .text	0000009c alt_ic_irq_enable
028036b8 g     O .rwdata	00000008 alt_alarm_list
028014cc g     F .text	00000064 _do_ctors
02801210 g     F .text	00000100 close
02800298 g     F .text	00000080 alt_load
00000000  w      *UND*	00000000 free



Disassembly of section .entry:

02800000 <__reset>:
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
 2800000:	0040a034 	movhi	at,640
    ori r1, r1, %lo(_start)
 2800004:	08406d14 	ori	at,at,436
    jmp r1
 2800008:	0800683a 	jmp	at
	...

Disassembly of section .exceptions:

02800020 <alt_exception>:
         * Process an exception.  For all exceptions we must preserve all
         * caller saved registers on the stack (See the Nios2 ABI
         * documentation for details).
         */

        addi  sp, sp, -76
 2800020:	deffed04 	addi	sp,sp,-76

#endif

#endif

        stw   ra,  0(sp)
 2800024:	dfc00015 	stw	ra,0(sp)
        /*
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */

        stw   r1,   8(sp)
 2800028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
 280002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
 2800030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
 2800034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
 2800038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
 280003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
 2800040:	d9c00815 	stw	r7,32(sp)

        rdctl r5, estatus
 2800044:	000b307a 	rdctl	r5,estatus

        stw   r8,  36(sp)
 2800048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
 280004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
 2800050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
 2800054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
 2800058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
 280005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
 2800060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
 2800064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
 2800068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
 280006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 2800070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
 2800074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
 2800078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
 280007c:	10000326 	beq	r2,zero,280008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
 2800080:	20000226 	beq	r4,zero,280008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
 2800084:	28000ec0 	call	28000ec <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
 2800088:	00000306 	br	2800098 <alt_exception+0x78>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw   ea,  72(sp)  /* Don't re-issue */
 280008c:	df401215 	stw	ea,72(sp)
        ldw   r2, -4(ea)   /* Instruction that caused exception */
 2800090:	e8bfff17 	ldw	r2,-4(ea)
#ifdef NIOS2_HAS_DEBUG_STUB
       /*
        *  Either tell the user now (if there is a debugger attached) or go into
        *  the debug monitor which will loop until a debugger is attached.
        */
        break
 2800094:	003da03a 	break	0
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
 2800098:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
 280009c:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
 28000a0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
 28000a4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
 28000a8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
 28000ac:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
 28000b0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
 28000b4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
 28000b8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
 28000bc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
 28000c0:	d9c00817 	ldw	r7,32(sp)
#ifdef ALT_STACK_CHECK
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif
#endif

        ldw   r8,  36(sp)
 28000c4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
 28000c8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
 28000cc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
 28000d0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
 28000d4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
 28000d8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
 28000dc:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
 28000e0:	dbc01017 	ldw	r15,64(sp)
#endif

        ldw   sp,  76(sp)

#else
        addi  sp, sp, 76
 28000e4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
 28000e8:	ef80083a 	eret

028000ec <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 28000ec:	defff904 	addi	sp,sp,-28
 28000f0:	dfc00615 	stw	ra,24(sp)
 28000f4:	df000515 	stw	fp,20(sp)
 28000f8:	df000504 	addi	fp,sp,20
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 28000fc:	0005313a 	rdctl	r2,ipending
 2800100:	e0bffc15 	stw	r2,-16(fp)

  return active;
 2800104:	e0bffc17 	ldw	r2,-16(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 2800108:	e0bfff15 	stw	r2,-4(fp)

  do
  {
    i = 0;
 280010c:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 2800110:	00800044 	movi	r2,1
 2800114:	e0bffe15 	stw	r2,-8(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 2800118:	e0ffff17 	ldw	r3,-4(fp)
 280011c:	e0bffe17 	ldw	r2,-8(fp)
 2800120:	1884703a 	and	r2,r3,r2
 2800124:	1005003a 	cmpeq	r2,r2,zero
 2800128:	1000161e 	bne	r2,zero,2800184 <alt_irq_handler+0x98>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
 280012c:	e0bffd17 	ldw	r2,-12(fp)
 2800130:	00c0a034 	movhi	r3,640
 2800134:	18d34604 	addi	r3,r3,19736
 2800138:	100490fa 	slli	r2,r2,3
 280013c:	10c5883a 	add	r2,r2,r3
 2800140:	11400017 	ldw	r5,0(r2)
 2800144:	e0bffd17 	ldw	r2,-12(fp)
 2800148:	00c0a034 	movhi	r3,640
 280014c:	18d34604 	addi	r3,r3,19736
 2800150:	100490fa 	slli	r2,r2,3
 2800154:	10c5883a 	add	r2,r2,r3
 2800158:	10800104 	addi	r2,r2,4
 280015c:	11000017 	ldw	r4,0(r2)
 2800160:	283ee83a 	callr	r5
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 2800164:	0005313a 	rdctl	r2,ipending
 2800168:	e0bffb15 	stw	r2,-20(fp)

  return active;
 280016c:	e0bffb17 	ldw	r2,-20(fp)
      mask <<= 1;
      i++;

    } while (1);

    active = alt_irq_pending ();
 2800170:	e0bfff15 	stw	r2,-4(fp)
    
  } while (active);
 2800174:	e0bfff17 	ldw	r2,-4(fp)
 2800178:	1004c03a 	cmpne	r2,r2,zero
 280017c:	103fe31e 	bne	r2,zero,280010c <alt_irq_handler+0x20>
 2800180:	00000706 	br	28001a0 <alt_irq_handler+0xb4>
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
 2800184:	e0bffe17 	ldw	r2,-8(fp)
 2800188:	1085883a 	add	r2,r2,r2
 280018c:	e0bffe15 	stw	r2,-8(fp)
      i++;
 2800190:	e0bffd17 	ldw	r2,-12(fp)
 2800194:	10800044 	addi	r2,r2,1
 2800198:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 280019c:	003fde06 	br	2800118 <alt_irq_handler+0x2c>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
 28001a0:	e037883a 	mov	sp,fp
 28001a4:	dfc00117 	ldw	ra,4(sp)
 28001a8:	df000017 	ldw	fp,0(sp)
 28001ac:	dec00204 	addi	sp,sp,8
 28001b0:	f800283a 	ret

Disassembly of section .text:

028001b4 <_start>:
#if (NIOS2_NUM_OF_SHADOW_REG_SETS == 0)    
    /*
     * Now that the caches are initialized, set up the stack pointer.
     * The value provided by the linker is assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
 28001b4:	06c0c034 	movhi	sp,768
    ori sp, sp, %lo(__alt_stack_pointer)
 28001b8:	dec00014 	ori	sp,sp,0

    /* Set up the global pointer. */
    movhi gp, %hi(_gp)
 28001bc:	0680a034 	movhi	gp,640
    ori gp, gp, %lo(_gp)
 28001c0:	d6ada714 	ori	gp,gp,46748
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
 28001c4:	0080a034 	movhi	r2,640
    ori r2, r2, %lo(__bss_start)
 28001c8:	10933f14 	ori	r2,r2,19708

    movhi r3, %hi(__bss_end)
 28001cc:	00c0a034 	movhi	r3,640
    ori r3, r3, %lo(__bss_end)
 28001d0:	18d3ea14 	ori	r3,r3,20392

    beq r2, r3, 1f
 28001d4:	10c00326 	beq	r2,r3,28001e4 <_start+0x30>

0:
    stw zero, (r2)
 28001d8:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
 28001dc:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
 28001e0:	10fffd36 	bltu	r2,r3,28001d8 <_start+0x24>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
 28001e4:	28002980 	call	2800298 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
 28001e8:	28003840 	call	2800384 <alt_main>

028001ec <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
 28001ec:	003fff06 	br	28001ec <alt_after_alt_main>

028001f0 <main>:
#include <stdio.h>
#include <unistd.h>
#include <io.h>
#include <system.h>
int main()
{	int i;
 28001f0:	defff404 	addi	sp,sp,-48
 28001f4:	dfc00b15 	stw	ra,44(sp)
 28001f8:	df000a15 	stw	fp,40(sp)
 28001fc:	df000a04 	addi	fp,sp,40
	int ID[]={0x19,0x79,0x24,0x12,0x40,0x58,0x24,0x00,0x02};
 2800200:	00800644 	movi	r2,25
 2800204:	e0bff715 	stw	r2,-36(fp)
 2800208:	00801e44 	movi	r2,121
 280020c:	e0bff815 	stw	r2,-32(fp)
 2800210:	00800904 	movi	r2,36
 2800214:	e0bff915 	stw	r2,-28(fp)
 2800218:	00800484 	movi	r2,18
 280021c:	e0bffa15 	stw	r2,-24(fp)
 2800220:	00801004 	movi	r2,64
 2800224:	e0bffb15 	stw	r2,-20(fp)
 2800228:	00801604 	movi	r2,88
 280022c:	e0bffc15 	stw	r2,-16(fp)
 2800230:	00800904 	movi	r2,36
 2800234:	e0bffd15 	stw	r2,-12(fp)
 2800238:	e03ffe15 	stw	zero,-8(fp)
 280023c:	00800084 	movi	r2,2
 2800240:	e0bfff15 	stw	r2,-4(fp)
	while(1){
	      for(i=0;i<9;i++){
 2800244:	e03ff615 	stw	zero,-40(fp)
 2800248:	00000f06 	br	2800288 <main+0x98>
	          IOWR(HEX_BASE, 0, ID[i]);
 280024c:	e0bff617 	ldw	r2,-40(fp)
 2800250:	1085883a 	add	r2,r2,r2
 2800254:	1085883a 	add	r2,r2,r2
 2800258:	e0fff604 	addi	r3,fp,-40
 280025c:	10c5883a 	add	r2,r2,r3
 2800260:	10800104 	addi	r2,r2,4
 2800264:	10c00017 	ldw	r3,0(r2)
 2800268:	00800c04 	movi	r2,48
 280026c:	10c00035 	stwio	r3,0(r2)
	          usleep(300000);
 2800270:	01000174 	movhi	r4,5
 2800274:	2124f804 	addi	r4,r4,-27680
 2800278:	28003d40 	call	28003d4 <usleep>
#include <system.h>
int main()
{	int i;
	int ID[]={0x19,0x79,0x24,0x12,0x40,0x58,0x24,0x00,0x02};
	while(1){
	      for(i=0;i<9;i++){
 280027c:	e0bff617 	ldw	r2,-40(fp)
 2800280:	10800044 	addi	r2,r2,1
 2800284:	e0bff615 	stw	r2,-40(fp)
 2800288:	e0bff617 	ldw	r2,-40(fp)
 280028c:	10800250 	cmplti	r2,r2,9
 2800290:	103fee1e 	bne	r2,zero,280024c <main+0x5c>
	          IOWR(HEX_BASE, 0, ID[i]);
	          usleep(300000);
	      }
	}
 2800294:	003feb06 	br	2800244 <main+0x54>

02800298 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
 2800298:	defffe04 	addi	sp,sp,-8
 280029c:	dfc00115 	stw	ra,4(sp)
 28002a0:	df000015 	stw	fp,0(sp)
 28002a4:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
 28002a8:	0100a034 	movhi	r4,640
 28002ac:	210db204 	addi	r4,r4,14024
 28002b0:	0140a034 	movhi	r5,640
 28002b4:	29482504 	addi	r5,r5,8340
 28002b8:	0180a034 	movhi	r6,640
 28002bc:	318db204 	addi	r6,r6,14024
 28002c0:	28003180 	call	2800318 <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
 28002c4:	0100a034 	movhi	r4,640
 28002c8:	21000804 	addi	r4,r4,32
 28002cc:	0140a034 	movhi	r5,640
 28002d0:	29400804 	addi	r5,r5,32
 28002d4:	0180a034 	movhi	r6,640
 28002d8:	31806d04 	addi	r6,r6,436
 28002dc:	28003180 	call	2800318 <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
 28002e0:	0100a034 	movhi	r4,640
 28002e4:	21081d04 	addi	r4,r4,8308
 28002e8:	0140a034 	movhi	r5,640
 28002ec:	29481d04 	addi	r5,r5,8308
 28002f0:	0180a034 	movhi	r6,640
 28002f4:	31882504 	addi	r6,r6,8340
 28002f8:	28003180 	call	2800318 <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
 28002fc:	28013700 	call	2801370 <alt_dcache_flush_all>
  alt_icache_flush_all();
 2800300:	28015940 	call	2801594 <alt_icache_flush_all>
}
 2800304:	e037883a 	mov	sp,fp
 2800308:	dfc00117 	ldw	ra,4(sp)
 280030c:	df000017 	ldw	fp,0(sp)
 2800310:	dec00204 	addi	sp,sp,8
 2800314:	f800283a 	ret

02800318 <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
 2800318:	defffc04 	addi	sp,sp,-16
 280031c:	df000315 	stw	fp,12(sp)
 2800320:	df000304 	addi	fp,sp,12
 2800324:	e13ffd15 	stw	r4,-12(fp)
 2800328:	e17ffe15 	stw	r5,-8(fp)
 280032c:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
 2800330:	e0fffe17 	ldw	r3,-8(fp)
 2800334:	e0bffd17 	ldw	r2,-12(fp)
 2800338:	18800e26 	beq	r3,r2,2800374 <alt_load_section+0x5c>
  {
    while( to != end )
 280033c:	00000a06 	br	2800368 <alt_load_section+0x50>
    {
      *to++ = *from++;
 2800340:	e0bffd17 	ldw	r2,-12(fp)
 2800344:	10c00017 	ldw	r3,0(r2)
 2800348:	e0bffe17 	ldw	r2,-8(fp)
 280034c:	10c00015 	stw	r3,0(r2)
 2800350:	e0bffe17 	ldw	r2,-8(fp)
 2800354:	10800104 	addi	r2,r2,4
 2800358:	e0bffe15 	stw	r2,-8(fp)
 280035c:	e0bffd17 	ldw	r2,-12(fp)
 2800360:	10800104 	addi	r2,r2,4
 2800364:	e0bffd15 	stw	r2,-12(fp)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
 2800368:	e0fffe17 	ldw	r3,-8(fp)
 280036c:	e0bfff17 	ldw	r2,-4(fp)
 2800370:	18bff31e 	bne	r3,r2,2800340 <alt_load_section+0x28>
    {
      *to++ = *from++;
    }
  }
}
 2800374:	e037883a 	mov	sp,fp
 2800378:	df000017 	ldw	fp,0(sp)
 280037c:	dec00104 	addi	sp,sp,4
 2800380:	f800283a 	ret

02800384 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
 2800384:	defffd04 	addi	sp,sp,-12
 2800388:	dfc00215 	stw	ra,8(sp)
 280038c:	df000115 	stw	fp,4(sp)
 2800390:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
 2800394:	0009883a 	mov	r4,zero
 2800398:	28004040 	call	2800404 <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
 280039c:	28004380 	call	2800438 <alt_sys_init>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
 28003a0:	28014cc0 	call	28014cc <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
 28003a4:	0100a034 	movhi	r4,640
 28003a8:	21054c04 	addi	r4,r4,5424
 28003ac:	2801ab80 	call	2801ab8 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
 28003b0:	d1259817 	ldw	r4,-27040(gp)
 28003b4:	d1659917 	ldw	r5,-27036(gp)
 28003b8:	d1a59a17 	ldw	r6,-27032(gp)
 28003bc:	28001f00 	call	28001f0 <main>
 28003c0:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
 28003c4:	01000044 	movi	r4,1
 28003c8:	28012100 	call	2801210 <close>
  exit (result);
 28003cc:	e13fff17 	ldw	r4,-4(fp)
 28003d0:	2801acc0 	call	2801acc <exit>

028003d4 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
 28003d4:	defffd04 	addi	sp,sp,-12
 28003d8:	dfc00215 	stw	ra,8(sp)
 28003dc:	df000115 	stw	fp,4(sp)
 28003e0:	df000104 	addi	fp,sp,4
 28003e4:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
 28003e8:	e13fff17 	ldw	r4,-4(fp)
 28003ec:	28010b40 	call	28010b4 <alt_busy_sleep>
}
 28003f0:	e037883a 	mov	sp,fp
 28003f4:	dfc00117 	ldw	ra,4(sp)
 28003f8:	df000017 	ldw	fp,0(sp)
 28003fc:	dec00204 	addi	sp,sp,8
 2800400:	f800283a 	ret

02800404 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
 2800404:	defffd04 	addi	sp,sp,-12
 2800408:	dfc00215 	stw	ra,8(sp)
 280040c:	df000115 	stw	fp,4(sp)
 2800410:	df000104 	addi	fp,sp,4
 2800414:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( NIOS2CPU, nios2cpu);
 2800418:	2801a980 	call	2801a98 <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
 280041c:	00800044 	movi	r2,1
 2800420:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
 2800424:	e037883a 	mov	sp,fp
 2800428:	dfc00117 	ldw	ra,4(sp)
 280042c:	df000017 	ldw	fp,0(sp)
 2800430:	dec00204 	addi	sp,sp,8
 2800434:	f800283a 	ret

02800438 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
 2800438:	defffe04 	addi	sp,sp,-8
 280043c:	dfc00115 	stw	ra,4(sp)
 2800440:	df000015 	stw	fp,0(sp)
 2800444:	d839883a 	mov	fp,sp
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
 2800448:	0100a034 	movhi	r4,640
 280044c:	21082f04 	addi	r4,r4,8380
 2800450:	000b883a 	mov	r5,zero
 2800454:	01800044 	movi	r6,1
 2800458:	28005fc0 	call	28005fc <altera_avalon_jtag_uart_init>
 280045c:	0100a034 	movhi	r4,640
 2800460:	21082504 	addi	r4,r4,8340
 2800464:	280047c0 	call	280047c <alt_dev_reg>
}
 2800468:	e037883a 	mov	sp,fp
 280046c:	dfc00117 	ldw	ra,4(sp)
 2800470:	df000017 	ldw	fp,0(sp)
 2800474:	dec00204 	addi	sp,sp,8
 2800478:	f800283a 	ret

0280047c <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
 280047c:	defffd04 	addi	sp,sp,-12
 2800480:	dfc00215 	stw	ra,8(sp)
 2800484:	df000115 	stw	fp,4(sp)
 2800488:	df000104 	addi	fp,sp,4
 280048c:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
 2800490:	e13fff17 	ldw	r4,-4(fp)
 2800494:	0140a034 	movhi	r5,640
 2800498:	294da904 	addi	r5,r5,13988
 280049c:	28013b80 	call	28013b8 <alt_dev_llist_insert>
}
 28004a0:	e037883a 	mov	sp,fp
 28004a4:	dfc00117 	ldw	ra,4(sp)
 28004a8:	df000017 	ldw	fp,0(sp)
 28004ac:	dec00204 	addi	sp,sp,8
 28004b0:	f800283a 	ret

028004b4 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
 28004b4:	defffa04 	addi	sp,sp,-24
 28004b8:	dfc00515 	stw	ra,20(sp)
 28004bc:	df000415 	stw	fp,16(sp)
 28004c0:	df000404 	addi	fp,sp,16
 28004c4:	e13ffd15 	stw	r4,-12(fp)
 28004c8:	e17ffe15 	stw	r5,-8(fp)
 28004cc:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 28004d0:	e0bffd17 	ldw	r2,-12(fp)
 28004d4:	10800017 	ldw	r2,0(r2)
 28004d8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
 28004dc:	e0bffc17 	ldw	r2,-16(fp)
 28004e0:	11000a04 	addi	r4,r2,40
 28004e4:	e0bffd17 	ldw	r2,-12(fp)
 28004e8:	11c00217 	ldw	r7,8(r2)
 28004ec:	e17ffe17 	ldw	r5,-8(fp)
 28004f0:	e1bfff17 	ldw	r6,-4(fp)
 28004f4:	2800afc0 	call	2800afc <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
 28004f8:	e037883a 	mov	sp,fp
 28004fc:	dfc00117 	ldw	ra,4(sp)
 2800500:	df000017 	ldw	fp,0(sp)
 2800504:	dec00204 	addi	sp,sp,8
 2800508:	f800283a 	ret

0280050c <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
 280050c:	defffa04 	addi	sp,sp,-24
 2800510:	dfc00515 	stw	ra,20(sp)
 2800514:	df000415 	stw	fp,16(sp)
 2800518:	df000404 	addi	fp,sp,16
 280051c:	e13ffd15 	stw	r4,-12(fp)
 2800520:	e17ffe15 	stw	r5,-8(fp)
 2800524:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 2800528:	e0bffd17 	ldw	r2,-12(fp)
 280052c:	10800017 	ldw	r2,0(r2)
 2800530:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
 2800534:	e0bffc17 	ldw	r2,-16(fp)
 2800538:	11000a04 	addi	r4,r2,40
 280053c:	e0bffd17 	ldw	r2,-12(fp)
 2800540:	11c00217 	ldw	r7,8(r2)
 2800544:	e17ffe17 	ldw	r5,-8(fp)
 2800548:	e1bfff17 	ldw	r6,-4(fp)
 280054c:	2800d200 	call	2800d20 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
 2800550:	e037883a 	mov	sp,fp
 2800554:	dfc00117 	ldw	ra,4(sp)
 2800558:	df000017 	ldw	fp,0(sp)
 280055c:	dec00204 	addi	sp,sp,8
 2800560:	f800283a 	ret

02800564 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
 2800564:	defffc04 	addi	sp,sp,-16
 2800568:	dfc00315 	stw	ra,12(sp)
 280056c:	df000215 	stw	fp,8(sp)
 2800570:	df000204 	addi	fp,sp,8
 2800574:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 2800578:	e0bfff17 	ldw	r2,-4(fp)
 280057c:	10800017 	ldw	r2,0(r2)
 2800580:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
 2800584:	e0bffe17 	ldw	r2,-8(fp)
 2800588:	11000a04 	addi	r4,r2,40
 280058c:	e0bfff17 	ldw	r2,-4(fp)
 2800590:	11400217 	ldw	r5,8(r2)
 2800594:	28009940 	call	2800994 <altera_avalon_jtag_uart_close>
}
 2800598:	e037883a 	mov	sp,fp
 280059c:	dfc00117 	ldw	ra,4(sp)
 28005a0:	df000017 	ldw	fp,0(sp)
 28005a4:	dec00204 	addi	sp,sp,8
 28005a8:	f800283a 	ret

028005ac <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
 28005ac:	defffa04 	addi	sp,sp,-24
 28005b0:	dfc00515 	stw	ra,20(sp)
 28005b4:	df000415 	stw	fp,16(sp)
 28005b8:	df000404 	addi	fp,sp,16
 28005bc:	e13ffd15 	stw	r4,-12(fp)
 28005c0:	e17ffe15 	stw	r5,-8(fp)
 28005c4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
 28005c8:	e0bffd17 	ldw	r2,-12(fp)
 28005cc:	10800017 	ldw	r2,0(r2)
 28005d0:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
 28005d4:	e0bffc17 	ldw	r2,-16(fp)
 28005d8:	11000a04 	addi	r4,r2,40
 28005dc:	e17ffe17 	ldw	r5,-8(fp)
 28005e0:	e1bfff17 	ldw	r6,-4(fp)
 28005e4:	2800a080 	call	2800a08 <altera_avalon_jtag_uart_ioctl>
}
 28005e8:	e037883a 	mov	sp,fp
 28005ec:	dfc00117 	ldw	ra,4(sp)
 28005f0:	df000017 	ldw	fp,0(sp)
 28005f4:	dec00204 	addi	sp,sp,8
 28005f8:	f800283a 	ret

028005fc <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
 28005fc:	defffa04 	addi	sp,sp,-24
 2800600:	dfc00515 	stw	ra,20(sp)
 2800604:	df000415 	stw	fp,16(sp)
 2800608:	df000404 	addi	fp,sp,16
 280060c:	e13ffd15 	stw	r4,-12(fp)
 2800610:	e17ffe15 	stw	r5,-8(fp)
 2800614:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 2800618:	e0fffd17 	ldw	r3,-12(fp)
 280061c:	00800044 	movi	r2,1
 2800620:	18800815 	stw	r2,32(r3)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
 2800624:	e0bffd17 	ldw	r2,-12(fp)
 2800628:	10800017 	ldw	r2,0(r2)
 280062c:	11000104 	addi	r4,r2,4
 2800630:	e0bffd17 	ldw	r2,-12(fp)
 2800634:	10800817 	ldw	r2,32(r2)
 2800638:	1007883a 	mov	r3,r2
 280063c:	2005883a 	mov	r2,r4
 2800640:	10c00035 	stwio	r3,0(r2)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
 2800644:	e13ffe17 	ldw	r4,-8(fp)
 2800648:	e17fff17 	ldw	r5,-4(fp)
 280064c:	d8000015 	stw	zero,0(sp)
 2800650:	0180a034 	movhi	r6,640
 2800654:	3181af04 	addi	r6,r6,1724
 2800658:	e1fffd17 	ldw	r7,-12(fp)
 280065c:	28015b00 	call	28015b0 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
 2800660:	e0bffd17 	ldw	r2,-12(fp)
 2800664:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
 2800668:	e0bffd17 	ldw	r2,-12(fp)
 280066c:	11000204 	addi	r4,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 2800670:	0080a034 	movhi	r2,640
 2800674:	10934304 	addi	r2,r2,19724
 2800678:	10800017 	ldw	r2,0(r2)
 280067c:	100b883a 	mov	r5,r2
 2800680:	0180a034 	movhi	r6,640
 2800684:	31823904 	addi	r6,r6,2276
 2800688:	e1fffd17 	ldw	r7,-12(fp)
 280068c:	2800f600 	call	2800f60 <alt_alarm_start>
 2800690:	1004403a 	cmpge	r2,r2,zero
 2800694:	1000041e 	bne	r2,zero,28006a8 <altera_avalon_jtag_uart_init+0xac>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
 2800698:	e0fffd17 	ldw	r3,-12(fp)
 280069c:	00a00034 	movhi	r2,32768
 28006a0:	10bfffc4 	addi	r2,r2,-1
 28006a4:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
 28006a8:	e037883a 	mov	sp,fp
 28006ac:	dfc00117 	ldw	ra,4(sp)
 28006b0:	df000017 	ldw	fp,0(sp)
 28006b4:	dec00204 	addi	sp,sp,8
 28006b8:	f800283a 	ret

028006bc <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
 28006bc:	defff804 	addi	sp,sp,-32
 28006c0:	df000715 	stw	fp,28(sp)
 28006c4:	df000704 	addi	fp,sp,28
 28006c8:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
 28006cc:	e0bfff17 	ldw	r2,-4(fp)
 28006d0:	e0bffe15 	stw	r2,-8(fp)
  unsigned int base = sp->base;
 28006d4:	e0bffe17 	ldw	r2,-8(fp)
 28006d8:	10800017 	ldw	r2,0(r2)
 28006dc:	e0bffd15 	stw	r2,-12(fp)
 28006e0:	00000006 	br	28006e4 <altera_avalon_jtag_uart_irq+0x28>
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 28006e4:	e0bffd17 	ldw	r2,-12(fp)
 28006e8:	10800104 	addi	r2,r2,4
 28006ec:	10800037 	ldwio	r2,0(r2)
 28006f0:	e0bffc15 	stw	r2,-16(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
 28006f4:	e0bffc17 	ldw	r2,-16(fp)
 28006f8:	1080c00c 	andi	r2,r2,768
 28006fc:	1005003a 	cmpeq	r2,r2,zero
 2800700:	1000741e 	bne	r2,zero,28008d4 <altera_avalon_jtag_uart_irq+0x218>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
 2800704:	e0bffc17 	ldw	r2,-16(fp)
 2800708:	1080400c 	andi	r2,r2,256
 280070c:	1005003a 	cmpeq	r2,r2,zero
 2800710:	1000351e 	bne	r2,zero,28007e8 <altera_avalon_jtag_uart_irq+0x12c>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
 2800714:	00800074 	movhi	r2,1
 2800718:	e0bffb15 	stw	r2,-20(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 280071c:	e0bffe17 	ldw	r2,-8(fp)
 2800720:	10800a17 	ldw	r2,40(r2)
 2800724:	10800044 	addi	r2,r2,1
 2800728:	1081ffcc 	andi	r2,r2,2047
 280072c:	e0bffa15 	stw	r2,-24(fp)
        if (next == sp->rx_out)
 2800730:	e0bffe17 	ldw	r2,-8(fp)
 2800734:	10c00b17 	ldw	r3,44(r2)
 2800738:	e0bffa17 	ldw	r2,-24(fp)
 280073c:	18801626 	beq	r3,r2,2800798 <altera_avalon_jtag_uart_irq+0xdc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
 2800740:	e0bffd17 	ldw	r2,-12(fp)
 2800744:	10800037 	ldwio	r2,0(r2)
 2800748:	e0bffb15 	stw	r2,-20(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
 280074c:	e0bffb17 	ldw	r2,-20(fp)
 2800750:	10a0000c 	andi	r2,r2,32768
 2800754:	1005003a 	cmpeq	r2,r2,zero
 2800758:	10000f1e 	bne	r2,zero,2800798 <altera_avalon_jtag_uart_irq+0xdc>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
 280075c:	e0bffe17 	ldw	r2,-8(fp)
 2800760:	10c00a17 	ldw	r3,40(r2)
 2800764:	e0bffb17 	ldw	r2,-20(fp)
 2800768:	1009883a 	mov	r4,r2
 280076c:	e0bffe17 	ldw	r2,-8(fp)
 2800770:	1885883a 	add	r2,r3,r2
 2800774:	10800e04 	addi	r2,r2,56
 2800778:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 280077c:	e0bffe17 	ldw	r2,-8(fp)
 2800780:	10800a17 	ldw	r2,40(r2)
 2800784:	10800044 	addi	r2,r2,1
 2800788:	10c1ffcc 	andi	r3,r2,2047
 280078c:	e0bffe17 	ldw	r2,-8(fp)
 2800790:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
 2800794:	003fe106 	br	280071c <altera_avalon_jtag_uart_irq+0x60>

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
 2800798:	e0bffb17 	ldw	r2,-20(fp)
 280079c:	10bfffec 	andhi	r2,r2,65535
 28007a0:	1005003a 	cmpeq	r2,r2,zero
 28007a4:	1000101e 	bne	r2,zero,28007e8 <altera_avalon_jtag_uart_irq+0x12c>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 28007a8:	e0bffe17 	ldw	r2,-8(fp)
 28007ac:	10c00817 	ldw	r3,32(r2)
 28007b0:	00bfff84 	movi	r2,-2
 28007b4:	1886703a 	and	r3,r3,r2
 28007b8:	e0bffe17 	ldw	r2,-8(fp)
 28007bc:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
 28007c0:	e0bffd17 	ldw	r2,-12(fp)
 28007c4:	11000104 	addi	r4,r2,4
 28007c8:	e0bffe17 	ldw	r2,-8(fp)
 28007cc:	10800817 	ldw	r2,32(r2)
 28007d0:	1007883a 	mov	r3,r2
 28007d4:	2005883a 	mov	r2,r4
 28007d8:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 28007dc:	e0bffd17 	ldw	r2,-12(fp)
 28007e0:	10800104 	addi	r2,r2,4
 28007e4:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
 28007e8:	e0bffc17 	ldw	r2,-16(fp)
 28007ec:	1080800c 	andi	r2,r2,512
 28007f0:	1005003a 	cmpeq	r2,r2,zero
 28007f4:	103fbb1e 	bne	r2,zero,28006e4 <altera_avalon_jtag_uart_irq+0x28>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
 28007f8:	e0bffc17 	ldw	r2,-16(fp)
 28007fc:	10bfffec 	andhi	r2,r2,65535
 2800800:	1004d43a 	srli	r2,r2,16
 2800804:	e0bff915 	stw	r2,-28(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
 2800808:	00001506 	br	2800860 <altera_avalon_jtag_uart_irq+0x1a4>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
 280080c:	e13ffd17 	ldw	r4,-12(fp)
 2800810:	e0bffe17 	ldw	r2,-8(fp)
 2800814:	10c00d17 	ldw	r3,52(r2)
 2800818:	e0bffe17 	ldw	r2,-8(fp)
 280081c:	1885883a 	add	r2,r3,r2
 2800820:	10820e04 	addi	r2,r2,2104
 2800824:	10800003 	ldbu	r2,0(r2)
 2800828:	10c03fcc 	andi	r3,r2,255
 280082c:	18c0201c 	xori	r3,r3,128
 2800830:	18ffe004 	addi	r3,r3,-128
 2800834:	2005883a 	mov	r2,r4
 2800838:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 280083c:	e0bffe17 	ldw	r2,-8(fp)
 2800840:	10800d17 	ldw	r2,52(r2)
 2800844:	10800044 	addi	r2,r2,1
 2800848:	10c1ffcc 	andi	r3,r2,2047
 280084c:	e0bffe17 	ldw	r2,-8(fp)
 2800850:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
 2800854:	e0bff917 	ldw	r2,-28(fp)
 2800858:	10bfffc4 	addi	r2,r2,-1
 280085c:	e0bff915 	stw	r2,-28(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
 2800860:	e0bff917 	ldw	r2,-28(fp)
 2800864:	1005003a 	cmpeq	r2,r2,zero
 2800868:	1000051e 	bne	r2,zero,2800880 <altera_avalon_jtag_uart_irq+0x1c4>
 280086c:	e0bffe17 	ldw	r2,-8(fp)
 2800870:	10c00d17 	ldw	r3,52(r2)
 2800874:	e0bffe17 	ldw	r2,-8(fp)
 2800878:	10800c17 	ldw	r2,48(r2)
 280087c:	18bfe31e 	bne	r3,r2,280080c <altera_avalon_jtag_uart_irq+0x150>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
 2800880:	e0bff917 	ldw	r2,-28(fp)
 2800884:	1005003a 	cmpeq	r2,r2,zero
 2800888:	103f961e 	bne	r2,zero,28006e4 <altera_avalon_jtag_uart_irq+0x28>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 280088c:	e0bffe17 	ldw	r2,-8(fp)
 2800890:	10c00817 	ldw	r3,32(r2)
 2800894:	00bfff44 	movi	r2,-3
 2800898:	1886703a 	and	r3,r3,r2
 280089c:	e0bffe17 	ldw	r2,-8(fp)
 28008a0:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 28008a4:	e0bffe17 	ldw	r2,-8(fp)
 28008a8:	10800017 	ldw	r2,0(r2)
 28008ac:	11000104 	addi	r4,r2,4
 28008b0:	e0bffe17 	ldw	r2,-8(fp)
 28008b4:	10800817 	ldw	r2,32(r2)
 28008b8:	1007883a 	mov	r3,r2
 28008bc:	2005883a 	mov	r2,r4
 28008c0:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 28008c4:	e0bffd17 	ldw	r2,-12(fp)
 28008c8:	10800104 	addi	r2,r2,4
 28008cc:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
 28008d0:	003f8406 	br	28006e4 <altera_avalon_jtag_uart_irq+0x28>
}
 28008d4:	e037883a 	mov	sp,fp
 28008d8:	df000017 	ldw	fp,0(sp)
 28008dc:	dec00104 	addi	sp,sp,4
 28008e0:	f800283a 	ret

028008e4 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
 28008e4:	defffc04 	addi	sp,sp,-16
 28008e8:	df000315 	stw	fp,12(sp)
 28008ec:	df000304 	addi	fp,sp,12
 28008f0:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
 28008f4:	e0bfff17 	ldw	r2,-4(fp)
 28008f8:	e0bffe15 	stw	r2,-8(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
 28008fc:	e0bffe17 	ldw	r2,-8(fp)
 2800900:	10800017 	ldw	r2,0(r2)
 2800904:	10800104 	addi	r2,r2,4
 2800908:	10800037 	ldwio	r2,0(r2)
 280090c:	e0bffd15 	stw	r2,-12(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
 2800910:	e0bffd17 	ldw	r2,-12(fp)
 2800914:	1081000c 	andi	r2,r2,1024
 2800918:	1005003a 	cmpeq	r2,r2,zero
 280091c:	10000c1e 	bne	r2,zero,2800950 <altera_avalon_jtag_uart_timeout+0x6c>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
 2800920:	e0bffe17 	ldw	r2,-8(fp)
 2800924:	10800017 	ldw	r2,0(r2)
 2800928:	11000104 	addi	r4,r2,4
 280092c:	e0bffe17 	ldw	r2,-8(fp)
 2800930:	10800817 	ldw	r2,32(r2)
 2800934:	10810014 	ori	r2,r2,1024
 2800938:	1007883a 	mov	r3,r2
 280093c:	2005883a 	mov	r2,r4
 2800940:	10c00035 	stwio	r3,0(r2)
    sp->host_inactive = 0;
 2800944:	e0bffe17 	ldw	r2,-8(fp)
 2800948:	10000915 	stw	zero,36(r2)
 280094c:	00000a06 	br	2800978 <altera_avalon_jtag_uart_timeout+0x94>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
 2800950:	e0bffe17 	ldw	r2,-8(fp)
 2800954:	10c00917 	ldw	r3,36(r2)
 2800958:	00a00034 	movhi	r2,32768
 280095c:	10bfff04 	addi	r2,r2,-4
 2800960:	10c00536 	bltu	r2,r3,2800978 <altera_avalon_jtag_uart_timeout+0x94>
    sp->host_inactive++;
 2800964:	e0bffe17 	ldw	r2,-8(fp)
 2800968:	10800917 	ldw	r2,36(r2)
 280096c:	10c00044 	addi	r3,r2,1
 2800970:	e0bffe17 	ldw	r2,-8(fp)
 2800974:	10c00915 	stw	r3,36(r2)
 2800978:	0080a034 	movhi	r2,640
 280097c:	10934304 	addi	r2,r2,19724
 2800980:	10800017 	ldw	r2,0(r2)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
 2800984:	e037883a 	mov	sp,fp
 2800988:	df000017 	ldw	fp,0(sp)
 280098c:	dec00104 	addi	sp,sp,4
 2800990:	f800283a 	ret

02800994 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
 2800994:	defffc04 	addi	sp,sp,-16
 2800998:	df000315 	stw	fp,12(sp)
 280099c:	df000304 	addi	fp,sp,12
 28009a0:	e13ffd15 	stw	r4,-12(fp)
 28009a4:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 28009a8:	00000706 	br	28009c8 <altera_avalon_jtag_uart_close+0x34>
    if (flags & O_NONBLOCK) {
 28009ac:	e0bffe17 	ldw	r2,-8(fp)
 28009b0:	1090000c 	andi	r2,r2,16384
 28009b4:	1005003a 	cmpeq	r2,r2,zero
 28009b8:	1000031e 	bne	r2,zero,28009c8 <altera_avalon_jtag_uart_close+0x34>
      return -EWOULDBLOCK; 
 28009bc:	00bffd44 	movi	r2,-11
 28009c0:	e0bfff15 	stw	r2,-4(fp)
 28009c4:	00000b06 	br	28009f4 <altera_avalon_jtag_uart_close+0x60>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 28009c8:	e0bffd17 	ldw	r2,-12(fp)
 28009cc:	10c00d17 	ldw	r3,52(r2)
 28009d0:	e0bffd17 	ldw	r2,-12(fp)
 28009d4:	10800c17 	ldw	r2,48(r2)
 28009d8:	18800526 	beq	r3,r2,28009f0 <altera_avalon_jtag_uart_close+0x5c>
 28009dc:	e0bffd17 	ldw	r2,-12(fp)
 28009e0:	10c00917 	ldw	r3,36(r2)
 28009e4:	e0bffd17 	ldw	r2,-12(fp)
 28009e8:	10800117 	ldw	r2,4(r2)
 28009ec:	18bfef36 	bltu	r3,r2,28009ac <altera_avalon_jtag_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
 28009f0:	e03fff15 	stw	zero,-4(fp)
 28009f4:	e0bfff17 	ldw	r2,-4(fp)
}
 28009f8:	e037883a 	mov	sp,fp
 28009fc:	df000017 	ldw	fp,0(sp)
 2800a00:	dec00104 	addi	sp,sp,4
 2800a04:	f800283a 	ret

02800a08 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
 2800a08:	defff804 	addi	sp,sp,-32
 2800a0c:	df000715 	stw	fp,28(sp)
 2800a10:	df000704 	addi	fp,sp,28
 2800a14:	e13ffb15 	stw	r4,-20(fp)
 2800a18:	e17ffc15 	stw	r5,-16(fp)
 2800a1c:	e1bffd15 	stw	r6,-12(fp)
  int rc = -ENOTTY;
 2800a20:	00bff9c4 	movi	r2,-25
 2800a24:	e0bffa15 	stw	r2,-24(fp)

  switch (req)
 2800a28:	e0bffc17 	ldw	r2,-16(fp)
 2800a2c:	e0bfff15 	stw	r2,-4(fp)
 2800a30:	e0ffff17 	ldw	r3,-4(fp)
 2800a34:	189a8060 	cmpeqi	r2,r3,27137
 2800a38:	1000041e 	bne	r2,zero,2800a4c <altera_avalon_jtag_uart_ioctl+0x44>
 2800a3c:	e0ffff17 	ldw	r3,-4(fp)
 2800a40:	189a80a0 	cmpeqi	r2,r3,27138
 2800a44:	10001b1e 	bne	r2,zero,2800ab4 <altera_avalon_jtag_uart_ioctl+0xac>
 2800a48:	00002706 	br	2800ae8 <altera_avalon_jtag_uart_ioctl+0xe0>
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
 2800a4c:	e0bffb17 	ldw	r2,-20(fp)
 2800a50:	10c00117 	ldw	r3,4(r2)
 2800a54:	00a00034 	movhi	r2,32768
 2800a58:	10bfffc4 	addi	r2,r2,-1
 2800a5c:	18802226 	beq	r3,r2,2800ae8 <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      int timeout = *((int *)arg);
 2800a60:	e0bffd17 	ldw	r2,-12(fp)
 2800a64:	10800017 	ldw	r2,0(r2)
 2800a68:	e0bff915 	stw	r2,-28(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
 2800a6c:	e0bff917 	ldw	r2,-28(fp)
 2800a70:	10800090 	cmplti	r2,r2,2
 2800a74:	1000071e 	bne	r2,zero,2800a94 <altera_avalon_jtag_uart_ioctl+0x8c>
 2800a78:	e0fff917 	ldw	r3,-28(fp)
 2800a7c:	00a00034 	movhi	r2,32768
 2800a80:	10bfffc4 	addi	r2,r2,-1
 2800a84:	18800326 	beq	r3,r2,2800a94 <altera_avalon_jtag_uart_ioctl+0x8c>
 2800a88:	e0bff917 	ldw	r2,-28(fp)
 2800a8c:	e0bffe15 	stw	r2,-8(fp)
 2800a90:	00000306 	br	2800aa0 <altera_avalon_jtag_uart_ioctl+0x98>
 2800a94:	00e00034 	movhi	r3,32768
 2800a98:	18ffff84 	addi	r3,r3,-2
 2800a9c:	e0fffe15 	stw	r3,-8(fp)
 2800aa0:	e0bffb17 	ldw	r2,-20(fp)
 2800aa4:	e0fffe17 	ldw	r3,-8(fp)
 2800aa8:	10c00115 	stw	r3,4(r2)
      rc = 0;
 2800aac:	e03ffa15 	stw	zero,-24(fp)
    }
    break;
 2800ab0:	00000d06 	br	2800ae8 <altera_avalon_jtag_uart_ioctl+0xe0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
 2800ab4:	e0bffb17 	ldw	r2,-20(fp)
 2800ab8:	10c00117 	ldw	r3,4(r2)
 2800abc:	00a00034 	movhi	r2,32768
 2800ac0:	10bfffc4 	addi	r2,r2,-1
 2800ac4:	18800826 	beq	r3,r2,2800ae8 <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
 2800ac8:	e13ffd17 	ldw	r4,-12(fp)
 2800acc:	e0bffb17 	ldw	r2,-20(fp)
 2800ad0:	10c00917 	ldw	r3,36(r2)
 2800ad4:	e0bffb17 	ldw	r2,-20(fp)
 2800ad8:	10800117 	ldw	r2,4(r2)
 2800adc:	1885803a 	cmpltu	r2,r3,r2
 2800ae0:	20800015 	stw	r2,0(r4)
      rc = 0;
 2800ae4:	e03ffa15 	stw	zero,-24(fp)

  default:
    break;
  }

  return rc;
 2800ae8:	e0bffa17 	ldw	r2,-24(fp)
}
 2800aec:	e037883a 	mov	sp,fp
 2800af0:	df000017 	ldw	fp,0(sp)
 2800af4:	dec00104 	addi	sp,sp,4
 2800af8:	f800283a 	ret

02800afc <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
 2800afc:	defff204 	addi	sp,sp,-56
 2800b00:	dfc00d15 	stw	ra,52(sp)
 2800b04:	df000c15 	stw	fp,48(sp)
 2800b08:	df000c04 	addi	fp,sp,48
 2800b0c:	e13ffb15 	stw	r4,-20(fp)
 2800b10:	e17ffc15 	stw	r5,-16(fp)
 2800b14:	e1bffd15 	stw	r6,-12(fp)
 2800b18:	e1fffe15 	stw	r7,-8(fp)
  char * ptr = buffer;
 2800b1c:	e0bffc17 	ldw	r2,-16(fp)
 2800b20:	e0bffa15 	stw	r2,-24(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 2800b24:	00004806 	br	2800c48 <altera_avalon_jtag_uart_read+0x14c>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
 2800b28:	e0bffb17 	ldw	r2,-20(fp)
 2800b2c:	10800a17 	ldw	r2,40(r2)
 2800b30:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
 2800b34:	e0bffb17 	ldw	r2,-20(fp)
 2800b38:	10800b17 	ldw	r2,44(r2)
 2800b3c:	e0bff615 	stw	r2,-40(fp)

      if (in >= out)
 2800b40:	e0fff717 	ldw	r3,-36(fp)
 2800b44:	e0bff617 	ldw	r2,-40(fp)
 2800b48:	18800536 	bltu	r3,r2,2800b60 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
 2800b4c:	e0bff717 	ldw	r2,-36(fp)
 2800b50:	e0fff617 	ldw	r3,-40(fp)
 2800b54:	10c5c83a 	sub	r2,r2,r3
 2800b58:	e0bff815 	stw	r2,-32(fp)
 2800b5c:	00000406 	br	2800b70 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
 2800b60:	00820004 	movi	r2,2048
 2800b64:	e0fff617 	ldw	r3,-40(fp)
 2800b68:	10c5c83a 	sub	r2,r2,r3
 2800b6c:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
 2800b70:	e0bff817 	ldw	r2,-32(fp)
 2800b74:	1005003a 	cmpeq	r2,r2,zero
 2800b78:	10001f1e 	bne	r2,zero,2800bf8 <altera_avalon_jtag_uart_read+0xfc>
        break; /* No more data available */

      if (n > space)
 2800b7c:	e0fffd17 	ldw	r3,-12(fp)
 2800b80:	e0bff817 	ldw	r2,-32(fp)
 2800b84:	1880022e 	bgeu	r3,r2,2800b90 <altera_avalon_jtag_uart_read+0x94>
        n = space;
 2800b88:	e0bffd17 	ldw	r2,-12(fp)
 2800b8c:	e0bff815 	stw	r2,-32(fp)

      memcpy(ptr, sp->rx_buf + out, n);
 2800b90:	e0bffb17 	ldw	r2,-20(fp)
 2800b94:	10c00e04 	addi	r3,r2,56
 2800b98:	e0bff617 	ldw	r2,-40(fp)
 2800b9c:	1887883a 	add	r3,r3,r2
 2800ba0:	e0bffa17 	ldw	r2,-24(fp)
 2800ba4:	1009883a 	mov	r4,r2
 2800ba8:	180b883a 	mov	r5,r3
 2800bac:	e1bff817 	ldw	r6,-32(fp)
 2800bb0:	2801b040 	call	2801b04 <memcpy>
      ptr   += n;
 2800bb4:	e0fff817 	ldw	r3,-32(fp)
 2800bb8:	e0bffa17 	ldw	r2,-24(fp)
 2800bbc:	10c5883a 	add	r2,r2,r3
 2800bc0:	e0bffa15 	stw	r2,-24(fp)
      space -= n;
 2800bc4:	e0fffd17 	ldw	r3,-12(fp)
 2800bc8:	e0bff817 	ldw	r2,-32(fp)
 2800bcc:	1885c83a 	sub	r2,r3,r2
 2800bd0:	e0bffd15 	stw	r2,-12(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 2800bd4:	e0fff617 	ldw	r3,-40(fp)
 2800bd8:	e0bff817 	ldw	r2,-32(fp)
 2800bdc:	1885883a 	add	r2,r3,r2
 2800be0:	10c1ffcc 	andi	r3,r2,2047
 2800be4:	e0bffb17 	ldw	r2,-20(fp)
 2800be8:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
 2800bec:	e0bffd17 	ldw	r2,-12(fp)
 2800bf0:	10800048 	cmpgei	r2,r2,1
 2800bf4:	103fcc1e 	bne	r2,zero,2800b28 <altera_avalon_jtag_uart_read+0x2c>

    /* If we read any data then return it */
    if (ptr != buffer)
 2800bf8:	e0fffa17 	ldw	r3,-24(fp)
 2800bfc:	e0bffc17 	ldw	r2,-16(fp)
 2800c00:	1880141e 	bne	r3,r2,2800c54 <altera_avalon_jtag_uart_read+0x158>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
 2800c04:	e0bffe17 	ldw	r2,-8(fp)
 2800c08:	1090000c 	andi	r2,r2,16384
 2800c0c:	1004c03a 	cmpne	r2,r2,zero
 2800c10:	1000101e 	bne	r2,zero,2800c54 <altera_avalon_jtag_uart_read+0x158>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
 2800c14:	e0bffb17 	ldw	r2,-20(fp)
 2800c18:	10c00a17 	ldw	r3,40(r2)
 2800c1c:	e0bff717 	ldw	r2,-36(fp)
 2800c20:	1880051e 	bne	r3,r2,2800c38 <altera_avalon_jtag_uart_read+0x13c>
 2800c24:	e0bffb17 	ldw	r2,-20(fp)
 2800c28:	10c00917 	ldw	r3,36(r2)
 2800c2c:	e0bffb17 	ldw	r2,-20(fp)
 2800c30:	10800117 	ldw	r2,4(r2)
 2800c34:	18bff736 	bltu	r3,r2,2800c14 <altera_avalon_jtag_uart_read+0x118>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
 2800c38:	e0bffb17 	ldw	r2,-20(fp)
 2800c3c:	10c00a17 	ldw	r3,40(r2)
 2800c40:	e0bff717 	ldw	r2,-36(fp)
 2800c44:	18800326 	beq	r3,r2,2800c54 <altera_avalon_jtag_uart_read+0x158>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 2800c48:	e0bffd17 	ldw	r2,-12(fp)
 2800c4c:	10800048 	cmpgei	r2,r2,1
 2800c50:	103fb51e 	bne	r2,zero,2800b28 <altera_avalon_jtag_uart_read+0x2c>
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
 2800c54:	e0fffa17 	ldw	r3,-24(fp)
 2800c58:	e0bffc17 	ldw	r2,-16(fp)
 2800c5c:	18801926 	beq	r3,r2,2800cc4 <altera_avalon_jtag_uart_read+0x1c8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 2800c60:	0005303a 	rdctl	r2,status
 2800c64:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 2800c68:	e0fff517 	ldw	r3,-44(fp)
 2800c6c:	00bfff84 	movi	r2,-2
 2800c70:	1884703a 	and	r2,r3,r2
 2800c74:	1001703a 	wrctl	status,r2
  
  return context;
 2800c78:	e0bff517 	ldw	r2,-44(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
 2800c7c:	e0bff915 	stw	r2,-28(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 2800c80:	e0bffb17 	ldw	r2,-20(fp)
 2800c84:	10800817 	ldw	r2,32(r2)
 2800c88:	10c00054 	ori	r3,r2,1
 2800c8c:	e0bffb17 	ldw	r2,-20(fp)
 2800c90:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 2800c94:	e0bffb17 	ldw	r2,-20(fp)
 2800c98:	10800017 	ldw	r2,0(r2)
 2800c9c:	11000104 	addi	r4,r2,4
 2800ca0:	e0bffb17 	ldw	r2,-20(fp)
 2800ca4:	10800817 	ldw	r2,32(r2)
 2800ca8:	1007883a 	mov	r3,r2
 2800cac:	2005883a 	mov	r2,r4
 2800cb0:	10c00035 	stwio	r3,0(r2)
 2800cb4:	e0bff917 	ldw	r2,-28(fp)
 2800cb8:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 2800cbc:	e0bff417 	ldw	r2,-48(fp)
 2800cc0:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
 2800cc4:	e0fffa17 	ldw	r3,-24(fp)
 2800cc8:	e0bffc17 	ldw	r2,-16(fp)
 2800ccc:	18800526 	beq	r3,r2,2800ce4 <altera_avalon_jtag_uart_read+0x1e8>
    return ptr - buffer;
 2800cd0:	e0fffa17 	ldw	r3,-24(fp)
 2800cd4:	e0bffc17 	ldw	r2,-16(fp)
 2800cd8:	1887c83a 	sub	r3,r3,r2
 2800cdc:	e0ffff15 	stw	r3,-4(fp)
 2800ce0:	00000906 	br	2800d08 <altera_avalon_jtag_uart_read+0x20c>
  else if (flags & O_NONBLOCK)
 2800ce4:	e0bffe17 	ldw	r2,-8(fp)
 2800ce8:	1090000c 	andi	r2,r2,16384
 2800cec:	1005003a 	cmpeq	r2,r2,zero
 2800cf0:	1000031e 	bne	r2,zero,2800d00 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
 2800cf4:	00bffd44 	movi	r2,-11
 2800cf8:	e0bfff15 	stw	r2,-4(fp)
 2800cfc:	00000206 	br	2800d08 <altera_avalon_jtag_uart_read+0x20c>
  else
    return -EIO;
 2800d00:	00bffec4 	movi	r2,-5
 2800d04:	e0bfff15 	stw	r2,-4(fp)
 2800d08:	e0bfff17 	ldw	r2,-4(fp)
}
 2800d0c:	e037883a 	mov	sp,fp
 2800d10:	dfc00117 	ldw	ra,4(sp)
 2800d14:	df000017 	ldw	fp,0(sp)
 2800d18:	dec00204 	addi	sp,sp,8
 2800d1c:	f800283a 	ret

02800d20 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
 2800d20:	defff204 	addi	sp,sp,-56
 2800d24:	dfc00d15 	stw	ra,52(sp)
 2800d28:	df000c15 	stw	fp,48(sp)
 2800d2c:	df000c04 	addi	fp,sp,48
 2800d30:	e13ffb15 	stw	r4,-20(fp)
 2800d34:	e17ffc15 	stw	r5,-16(fp)
 2800d38:	e1bffd15 	stw	r6,-12(fp)
 2800d3c:	e1fffe15 	stw	r7,-8(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
 2800d40:	e03ff915 	stw	zero,-28(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
 2800d44:	e0bffc17 	ldw	r2,-16(fp)
 2800d48:	e0bff615 	stw	r2,-40(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 2800d4c:	00003a06 	br	2800e38 <altera_avalon_jtag_uart_write+0x118>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
 2800d50:	e0bffb17 	ldw	r2,-20(fp)
 2800d54:	10800c17 	ldw	r2,48(r2)
 2800d58:	e0bffa15 	stw	r2,-24(fp)
      out = sp->tx_out;
 2800d5c:	e0bffb17 	ldw	r2,-20(fp)
 2800d60:	10800d17 	ldw	r2,52(r2)
 2800d64:	e0bff915 	stw	r2,-28(fp)

      if (in < out)
 2800d68:	e0fffa17 	ldw	r3,-24(fp)
 2800d6c:	e0bff917 	ldw	r2,-28(fp)
 2800d70:	1880062e 	bgeu	r3,r2,2800d8c <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
 2800d74:	e0fff917 	ldw	r3,-28(fp)
 2800d78:	e0bffa17 	ldw	r2,-24(fp)
 2800d7c:	1885c83a 	sub	r2,r3,r2
 2800d80:	10bfffc4 	addi	r2,r2,-1
 2800d84:	e0bff815 	stw	r2,-32(fp)
 2800d88:	00000c06 	br	2800dbc <altera_avalon_jtag_uart_write+0x9c>
      else if (out > 0)
 2800d8c:	e0bff917 	ldw	r2,-28(fp)
 2800d90:	1005003a 	cmpeq	r2,r2,zero
 2800d94:	1000051e 	bne	r2,zero,2800dac <altera_avalon_jtag_uart_write+0x8c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
 2800d98:	00820004 	movi	r2,2048
 2800d9c:	e0fffa17 	ldw	r3,-24(fp)
 2800da0:	10c5c83a 	sub	r2,r2,r3
 2800da4:	e0bff815 	stw	r2,-32(fp)
 2800da8:	00000406 	br	2800dbc <altera_avalon_jtag_uart_write+0x9c>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
 2800dac:	0081ffc4 	movi	r2,2047
 2800db0:	e0fffa17 	ldw	r3,-24(fp)
 2800db4:	10c5c83a 	sub	r2,r2,r3
 2800db8:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
 2800dbc:	e0bff817 	ldw	r2,-32(fp)
 2800dc0:	1005003a 	cmpeq	r2,r2,zero
 2800dc4:	10001f1e 	bne	r2,zero,2800e44 <altera_avalon_jtag_uart_write+0x124>
        break;

      if (n > count)
 2800dc8:	e0fffd17 	ldw	r3,-12(fp)
 2800dcc:	e0bff817 	ldw	r2,-32(fp)
 2800dd0:	1880022e 	bgeu	r3,r2,2800ddc <altera_avalon_jtag_uart_write+0xbc>
        n = count;
 2800dd4:	e0bffd17 	ldw	r2,-12(fp)
 2800dd8:	e0bff815 	stw	r2,-32(fp)

      memcpy(sp->tx_buf + in, ptr, n);
 2800ddc:	e0bffb17 	ldw	r2,-20(fp)
 2800de0:	10c20e04 	addi	r3,r2,2104
 2800de4:	e0bffa17 	ldw	r2,-24(fp)
 2800de8:	1885883a 	add	r2,r3,r2
 2800dec:	e0fffc17 	ldw	r3,-16(fp)
 2800df0:	1009883a 	mov	r4,r2
 2800df4:	180b883a 	mov	r5,r3
 2800df8:	e1bff817 	ldw	r6,-32(fp)
 2800dfc:	2801b040 	call	2801b04 <memcpy>
      ptr   += n;
 2800e00:	e0fff817 	ldw	r3,-32(fp)
 2800e04:	e0bffc17 	ldw	r2,-16(fp)
 2800e08:	10c5883a 	add	r2,r2,r3
 2800e0c:	e0bffc15 	stw	r2,-16(fp)
      count -= n;
 2800e10:	e0fffd17 	ldw	r3,-12(fp)
 2800e14:	e0bff817 	ldw	r2,-32(fp)
 2800e18:	1885c83a 	sub	r2,r3,r2
 2800e1c:	e0bffd15 	stw	r2,-12(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 2800e20:	e0fffa17 	ldw	r3,-24(fp)
 2800e24:	e0bff817 	ldw	r2,-32(fp)
 2800e28:	1885883a 	add	r2,r3,r2
 2800e2c:	10c1ffcc 	andi	r3,r2,2047
 2800e30:	e0bffb17 	ldw	r2,-20(fp)
 2800e34:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 2800e38:	e0bffd17 	ldw	r2,-12(fp)
 2800e3c:	10800048 	cmpgei	r2,r2,1
 2800e40:	103fc31e 	bne	r2,zero,2800d50 <altera_avalon_jtag_uart_write+0x30>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 2800e44:	0005303a 	rdctl	r2,status
 2800e48:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 2800e4c:	e0fff517 	ldw	r3,-44(fp)
 2800e50:	00bfff84 	movi	r2,-2
 2800e54:	1884703a 	and	r2,r3,r2
 2800e58:	1001703a 	wrctl	status,r2
  
  return context;
 2800e5c:	e0bff517 	ldw	r2,-44(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
 2800e60:	e0bff715 	stw	r2,-36(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 2800e64:	e0bffb17 	ldw	r2,-20(fp)
 2800e68:	10800817 	ldw	r2,32(r2)
 2800e6c:	10c00094 	ori	r3,r2,2
 2800e70:	e0bffb17 	ldw	r2,-20(fp)
 2800e74:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 2800e78:	e0bffb17 	ldw	r2,-20(fp)
 2800e7c:	10800017 	ldw	r2,0(r2)
 2800e80:	11000104 	addi	r4,r2,4
 2800e84:	e0bffb17 	ldw	r2,-20(fp)
 2800e88:	10800817 	ldw	r2,32(r2)
 2800e8c:	1007883a 	mov	r3,r2
 2800e90:	2005883a 	mov	r2,r4
 2800e94:	10c00035 	stwio	r3,0(r2)
 2800e98:	e0bff717 	ldw	r2,-36(fp)
 2800e9c:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 2800ea0:	e0bff417 	ldw	r2,-48(fp)
 2800ea4:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
 2800ea8:	e0bffd17 	ldw	r2,-12(fp)
 2800eac:	10800050 	cmplti	r2,r2,1
 2800eb0:	1000111e 	bne	r2,zero,2800ef8 <altera_avalon_jtag_uart_write+0x1d8>
    {
      if (flags & O_NONBLOCK)
 2800eb4:	e0bffe17 	ldw	r2,-8(fp)
 2800eb8:	1090000c 	andi	r2,r2,16384
 2800ebc:	1004c03a 	cmpne	r2,r2,zero
 2800ec0:	1000101e 	bne	r2,zero,2800f04 <altera_avalon_jtag_uart_write+0x1e4>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
 2800ec4:	e0bffb17 	ldw	r2,-20(fp)
 2800ec8:	10c00d17 	ldw	r3,52(r2)
 2800ecc:	e0bff917 	ldw	r2,-28(fp)
 2800ed0:	1880051e 	bne	r3,r2,2800ee8 <altera_avalon_jtag_uart_write+0x1c8>
 2800ed4:	e0bffb17 	ldw	r2,-20(fp)
 2800ed8:	10c00917 	ldw	r3,36(r2)
 2800edc:	e0bffb17 	ldw	r2,-20(fp)
 2800ee0:	10800117 	ldw	r2,4(r2)
 2800ee4:	18bff736 	bltu	r3,r2,2800ec4 <altera_avalon_jtag_uart_write+0x1a4>
        ;
#endif /* __ucosii__ */

      if (out == sp->tx_out)
 2800ee8:	e0bffb17 	ldw	r2,-20(fp)
 2800eec:	10c00d17 	ldw	r3,52(r2)
 2800ef0:	e0bff917 	ldw	r2,-28(fp)
 2800ef4:	18800326 	beq	r3,r2,2800f04 <altera_avalon_jtag_uart_write+0x1e4>
         break;
    }
  }
  while (count > 0);
 2800ef8:	e0bffd17 	ldw	r2,-12(fp)
 2800efc:	10800048 	cmpgei	r2,r2,1
 2800f00:	103fcd1e 	bne	r2,zero,2800e38 <altera_avalon_jtag_uart_write+0x118>
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
 2800f04:	e0fffc17 	ldw	r3,-16(fp)
 2800f08:	e0bff617 	ldw	r2,-40(fp)
 2800f0c:	18800526 	beq	r3,r2,2800f24 <altera_avalon_jtag_uart_write+0x204>
    return ptr - start;
 2800f10:	e0fffc17 	ldw	r3,-16(fp)
 2800f14:	e0bff617 	ldw	r2,-40(fp)
 2800f18:	1887c83a 	sub	r3,r3,r2
 2800f1c:	e0ffff15 	stw	r3,-4(fp)
 2800f20:	00000906 	br	2800f48 <altera_avalon_jtag_uart_write+0x228>
  else if (flags & O_NONBLOCK)
 2800f24:	e0bffe17 	ldw	r2,-8(fp)
 2800f28:	1090000c 	andi	r2,r2,16384
 2800f2c:	1005003a 	cmpeq	r2,r2,zero
 2800f30:	1000031e 	bne	r2,zero,2800f40 <altera_avalon_jtag_uart_write+0x220>
    return -EWOULDBLOCK;
 2800f34:	00bffd44 	movi	r2,-11
 2800f38:	e0bfff15 	stw	r2,-4(fp)
 2800f3c:	00000206 	br	2800f48 <altera_avalon_jtag_uart_write+0x228>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
 2800f40:	00bffec4 	movi	r2,-5
 2800f44:	e0bfff15 	stw	r2,-4(fp)
 2800f48:	e0bfff17 	ldw	r2,-4(fp)
}
 2800f4c:	e037883a 	mov	sp,fp
 2800f50:	dfc00117 	ldw	ra,4(sp)
 2800f54:	df000017 	ldw	fp,0(sp)
 2800f58:	dec00204 	addi	sp,sp,8
 2800f5c:	f800283a 	ret

02800f60 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
 2800f60:	defff404 	addi	sp,sp,-48
 2800f64:	df000b15 	stw	fp,44(sp)
 2800f68:	df000b04 	addi	fp,sp,44
 2800f6c:	e13ffb15 	stw	r4,-20(fp)
 2800f70:	e17ffc15 	stw	r5,-16(fp)
 2800f74:	e1bffd15 	stw	r6,-12(fp)
 2800f78:	e1fffe15 	stw	r7,-8(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
 2800f7c:	e03ff915 	stw	zero,-28(fp)
 2800f80:	0080a034 	movhi	r2,640
 2800f84:	10934304 	addi	r2,r2,19724
 2800f88:	10800017 	ldw	r2,0(r2)
  
  if (alt_ticks_per_second ())
 2800f8c:	1005003a 	cmpeq	r2,r2,zero
 2800f90:	1000411e 	bne	r2,zero,2801098 <alt_alarm_start+0x138>
  {
    if (alarm)
 2800f94:	e0bffb17 	ldw	r2,-20(fp)
 2800f98:	1005003a 	cmpeq	r2,r2,zero
 2800f9c:	10003b1e 	bne	r2,zero,280108c <alt_alarm_start+0x12c>
    {
      alarm->callback = callback;
 2800fa0:	e0fffb17 	ldw	r3,-20(fp)
 2800fa4:	e0bffd17 	ldw	r2,-12(fp)
 2800fa8:	18800315 	stw	r2,12(r3)
      alarm->context  = context;
 2800fac:	e0fffb17 	ldw	r3,-20(fp)
 2800fb0:	e0bffe17 	ldw	r2,-8(fp)
 2800fb4:	18800515 	stw	r2,20(r3)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 2800fb8:	0005303a 	rdctl	r2,status
 2800fbc:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 2800fc0:	e0fff817 	ldw	r3,-32(fp)
 2800fc4:	00bfff84 	movi	r2,-2
 2800fc8:	1884703a 	and	r2,r3,r2
 2800fcc:	1001703a 	wrctl	status,r2
  
  return context;
 2800fd0:	e0bff817 	ldw	r2,-32(fp)
 
      irq_context = alt_irq_disable_all ();
 2800fd4:	e0bffa15 	stw	r2,-24(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
 2800fd8:	0080a034 	movhi	r2,640
 2800fdc:	10934404 	addi	r2,r2,19728
 2800fe0:	10800017 	ldw	r2,0(r2)
      
      current_nticks = alt_nticks();
 2800fe4:	e0bff915 	stw	r2,-28(fp)
      
      alarm->time = nticks + current_nticks + 1; 
 2800fe8:	e0fffc17 	ldw	r3,-16(fp)
 2800fec:	e0bff917 	ldw	r2,-28(fp)
 2800ff0:	1885883a 	add	r2,r3,r2
 2800ff4:	10c00044 	addi	r3,r2,1
 2800ff8:	e0bffb17 	ldw	r2,-20(fp)
 2800ffc:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
 2801000:	e0bffb17 	ldw	r2,-20(fp)
 2801004:	10c00217 	ldw	r3,8(r2)
 2801008:	e0bff917 	ldw	r2,-28(fp)
 280100c:	1880042e 	bgeu	r3,r2,2801020 <alt_alarm_start+0xc0>
      {
        alarm->rollover = 1;
 2801010:	e0fffb17 	ldw	r3,-20(fp)
 2801014:	00800044 	movi	r2,1
 2801018:	18800405 	stb	r2,16(r3)
 280101c:	00000206 	br	2801028 <alt_alarm_start+0xc8>
      }
      else
      {
        alarm->rollover = 0;
 2801020:	e0bffb17 	ldw	r2,-20(fp)
 2801024:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
 2801028:	e0fffb17 	ldw	r3,-20(fp)
 280102c:	0080a034 	movhi	r2,640
 2801030:	108dae04 	addi	r2,r2,14008
 2801034:	e0bff615 	stw	r2,-40(fp)
 2801038:	e0fff715 	stw	r3,-36(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 280103c:	e0fff717 	ldw	r3,-36(fp)
 2801040:	e0bff617 	ldw	r2,-40(fp)
 2801044:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
 2801048:	e0bff617 	ldw	r2,-40(fp)
 280104c:	10c00017 	ldw	r3,0(r2)
 2801050:	e0bff717 	ldw	r2,-36(fp)
 2801054:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 2801058:	e0bff617 	ldw	r2,-40(fp)
 280105c:	10c00017 	ldw	r3,0(r2)
 2801060:	e0bff717 	ldw	r2,-36(fp)
 2801064:	18800115 	stw	r2,4(r3)
  list->next           = entry;
 2801068:	e0fff617 	ldw	r3,-40(fp)
 280106c:	e0bff717 	ldw	r2,-36(fp)
 2801070:	18800015 	stw	r2,0(r3)
 2801074:	e0bffa17 	ldw	r2,-24(fp)
 2801078:	e0bff515 	stw	r2,-44(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 280107c:	e0bff517 	ldw	r2,-44(fp)
 2801080:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
 2801084:	e03fff15 	stw	zero,-4(fp)
 2801088:	00000506 	br	28010a0 <alt_alarm_start+0x140>
    }
    else
    {
      return -EINVAL;
 280108c:	00bffa84 	movi	r2,-22
 2801090:	e0bfff15 	stw	r2,-4(fp)
 2801094:	00000206 	br	28010a0 <alt_alarm_start+0x140>
    }
  }
  else
  {
    return -ENOTSUP;
 2801098:	00bfde84 	movi	r2,-134
 280109c:	e0bfff15 	stw	r2,-4(fp)
 28010a0:	e0bfff17 	ldw	r2,-4(fp)
  }
}
 28010a4:	e037883a 	mov	sp,fp
 28010a8:	df000017 	ldw	fp,0(sp)
 28010ac:	dec00104 	addi	sp,sp,4
 28010b0:	f800283a 	ret

028010b4 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
 28010b4:	defffa04 	addi	sp,sp,-24
 28010b8:	dfc00515 	stw	ra,20(sp)
 28010bc:	df000415 	stw	fp,16(sp)
 28010c0:	df000404 	addi	fp,sp,16
 28010c4:	e13fff15 	stw	r4,-4(fp)
  int big_loops;
  alt_u32 cycles_per_loop;
  
  if (!strcmp(NIOS2_CPU_IMPLEMENTATION,"tiny"))
  {
    cycles_per_loop = 9;
 28010c8:	00800244 	movi	r2,9
 28010cc:	e0bffc15 	stw	r2,-16(fp)
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
 28010d0:	e13ffc17 	ldw	r4,-16(fp)
 28010d4:	014003f4 	movhi	r5,15
 28010d8:	29509004 	addi	r5,r5,16960
 28010dc:	2801fd80 	call	2801fd8 <__mulsi3>
 28010e0:	100b883a 	mov	r5,r2
 28010e4:	0101fcf4 	movhi	r4,2035
 28010e8:	21205404 	addi	r4,r4,-32432
 28010ec:	2801fc80 	call	2801fc8 <__udivsi3>
 28010f0:	100b883a 	mov	r5,r2
 28010f4:	01200034 	movhi	r4,32768
 28010f8:	213fffc4 	addi	r4,r4,-1
 28010fc:	2801fc80 	call	2801fc8 <__udivsi3>
 2801100:	100b883a 	mov	r5,r2
 2801104:	e13fff17 	ldw	r4,-4(fp)
 2801108:	2801fc80 	call	2801fc8 <__udivsi3>
 280110c:	e0bffd15 	stw	r2,-12(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
 2801110:	e0bffd17 	ldw	r2,-12(fp)
 2801114:	1005003a 	cmpeq	r2,r2,zero
 2801118:	10002a1e 	bne	r2,zero,28011c4 <alt_busy_sleep+0x110>
  {
    for(i=0;i<big_loops;i++)
 280111c:	e03ffe15 	stw	zero,-8(fp)
 2801120:	00001706 	br	2801180 <alt_busy_sleep+0xcc>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
 2801124:	00a00034 	movhi	r2,32768
 2801128:	10bfffc4 	addi	r2,r2,-1
 280112c:	10bfffc4 	addi	r2,r2,-1
 2801130:	103ffe1e 	bne	r2,zero,280112c <alt_busy_sleep+0x78>
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
 2801134:	e13ffc17 	ldw	r4,-16(fp)
 2801138:	014003f4 	movhi	r5,15
 280113c:	29509004 	addi	r5,r5,16960
 2801140:	2801fd80 	call	2801fd8 <__mulsi3>
 2801144:	100b883a 	mov	r5,r2
 2801148:	0101fcf4 	movhi	r4,2035
 280114c:	21205404 	addi	r4,r4,-32432
 2801150:	2801fc80 	call	2801fc8 <__udivsi3>
 2801154:	100b883a 	mov	r5,r2
 2801158:	01200034 	movhi	r4,32768
 280115c:	213fffc4 	addi	r4,r4,-1
 2801160:	2801fc80 	call	2801fc8 <__udivsi3>
 2801164:	1007883a 	mov	r3,r2
 2801168:	e0bfff17 	ldw	r2,-4(fp)
 280116c:	10c5c83a 	sub	r2,r2,r3
 2801170:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
 2801174:	e0bffe17 	ldw	r2,-8(fp)
 2801178:	10800044 	addi	r2,r2,1
 280117c:	e0bffe15 	stw	r2,-8(fp)
 2801180:	e0fffe17 	ldw	r3,-8(fp)
 2801184:	e0bffd17 	ldw	r2,-12(fp)
 2801188:	18bfe616 	blt	r3,r2,2801124 <alt_busy_sleep+0x70>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
 280118c:	e13ffc17 	ldw	r4,-16(fp)
 2801190:	014003f4 	movhi	r5,15
 2801194:	29509004 	addi	r5,r5,16960
 2801198:	2801fd80 	call	2801fd8 <__mulsi3>
 280119c:	100b883a 	mov	r5,r2
 28011a0:	0101fcf4 	movhi	r4,2035
 28011a4:	21205404 	addi	r4,r4,-32432
 28011a8:	2801fc80 	call	2801fc8 <__udivsi3>
 28011ac:	1009883a 	mov	r4,r2
 28011b0:	e17fff17 	ldw	r5,-4(fp)
 28011b4:	2801fd80 	call	2801fd8 <__mulsi3>
 28011b8:	10bfffc4 	addi	r2,r2,-1
 28011bc:	103ffe1e 	bne	r2,zero,28011b8 <alt_busy_sleep+0x104>
 28011c0:	00000d06 	br	28011f8 <alt_busy_sleep+0x144>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
 28011c4:	e13ffc17 	ldw	r4,-16(fp)
 28011c8:	014003f4 	movhi	r5,15
 28011cc:	29509004 	addi	r5,r5,16960
 28011d0:	2801fd80 	call	2801fd8 <__mulsi3>
 28011d4:	100b883a 	mov	r5,r2
 28011d8:	0101fcf4 	movhi	r4,2035
 28011dc:	21205404 	addi	r4,r4,-32432
 28011e0:	2801fc80 	call	2801fc8 <__udivsi3>
 28011e4:	1009883a 	mov	r4,r2
 28011e8:	e17fff17 	ldw	r5,-4(fp)
 28011ec:	2801fd80 	call	2801fd8 <__mulsi3>
 28011f0:	10bfffc4 	addi	r2,r2,-1
 28011f4:	00bffe16 	blt	zero,r2,28011f0 <alt_busy_sleep+0x13c>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
 28011f8:	0005883a 	mov	r2,zero
}
 28011fc:	e037883a 	mov	sp,fp
 2801200:	dfc00117 	ldw	ra,4(sp)
 2801204:	df000017 	ldw	fp,0(sp)
 2801208:	dec00204 	addi	sp,sp,8
 280120c:	f800283a 	ret

02801210 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
 2801210:	defff804 	addi	sp,sp,-32
 2801214:	dfc00715 	stw	ra,28(sp)
 2801218:	df000615 	stw	fp,24(sp)
 280121c:	df000604 	addi	fp,sp,24
 2801220:	e13ffc15 	stw	r4,-16(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
 2801224:	e0bffc17 	ldw	r2,-16(fp)
 2801228:	1004803a 	cmplt	r2,r2,zero
 280122c:	1000091e 	bne	r2,zero,2801254 <close+0x44>
 2801230:	e13ffc17 	ldw	r4,-16(fp)
 2801234:	01400304 	movi	r5,12
 2801238:	2801fd80 	call	2801fd8 <__mulsi3>
 280123c:	1007883a 	mov	r3,r2
 2801240:	0080a034 	movhi	r2,640
 2801244:	108c4704 	addi	r2,r2,12572
 2801248:	1887883a 	add	r3,r3,r2
 280124c:	e0ffff15 	stw	r3,-4(fp)
 2801250:	00000106 	br	2801258 <close+0x48>
 2801254:	e03fff15 	stw	zero,-4(fp)
 2801258:	e0bfff17 	ldw	r2,-4(fp)
 280125c:	e0bffb15 	stw	r2,-20(fp)

  if (fd)
 2801260:	e0bffb17 	ldw	r2,-20(fp)
 2801264:	1005003a 	cmpeq	r2,r2,zero
 2801268:	10001d1e 	bne	r2,zero,28012e0 <close+0xd0>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
 280126c:	e0bffb17 	ldw	r2,-20(fp)
 2801270:	10800017 	ldw	r2,0(r2)
 2801274:	10800417 	ldw	r2,16(r2)
 2801278:	1005003a 	cmpeq	r2,r2,zero
 280127c:	1000071e 	bne	r2,zero,280129c <close+0x8c>
 2801280:	e0bffb17 	ldw	r2,-20(fp)
 2801284:	10800017 	ldw	r2,0(r2)
 2801288:	10800417 	ldw	r2,16(r2)
 280128c:	e13ffb17 	ldw	r4,-20(fp)
 2801290:	103ee83a 	callr	r2
 2801294:	e0bffe15 	stw	r2,-8(fp)
 2801298:	00000106 	br	28012a0 <close+0x90>
 280129c:	e03ffe15 	stw	zero,-8(fp)
 28012a0:	e0bffe17 	ldw	r2,-8(fp)
 28012a4:	e0bffa15 	stw	r2,-24(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
 28012a8:	e13ffc17 	ldw	r4,-16(fp)
 28012ac:	280187c0 	call	280187c <alt_release_fd>
    if (rval < 0)
 28012b0:	e0bffa17 	ldw	r2,-24(fp)
 28012b4:	1004403a 	cmpge	r2,r2,zero
 28012b8:	1000071e 	bne	r2,zero,28012d8 <close+0xc8>
    {
      ALT_ERRNO = -rval;
 28012bc:	28013100 	call	2801310 <alt_get_errno>
 28012c0:	e0fffa17 	ldw	r3,-24(fp)
 28012c4:	00c7c83a 	sub	r3,zero,r3
 28012c8:	10c00015 	stw	r3,0(r2)
      return -1;
 28012cc:	00bfffc4 	movi	r2,-1
 28012d0:	e0bffd15 	stw	r2,-12(fp)
 28012d4:	00000806 	br	28012f8 <close+0xe8>
    }
    return 0;
 28012d8:	e03ffd15 	stw	zero,-12(fp)
 28012dc:	00000606 	br	28012f8 <close+0xe8>
  }
  else
  {
    ALT_ERRNO = EBADFD;
 28012e0:	28013100 	call	2801310 <alt_get_errno>
 28012e4:	1007883a 	mov	r3,r2
 28012e8:	00801444 	movi	r2,81
 28012ec:	18800015 	stw	r2,0(r3)
    return -1;
 28012f0:	00bfffc4 	movi	r2,-1
 28012f4:	e0bffd15 	stw	r2,-12(fp)
 28012f8:	e0bffd17 	ldw	r2,-12(fp)
  }
}
 28012fc:	e037883a 	mov	sp,fp
 2801300:	dfc00117 	ldw	ra,4(sp)
 2801304:	df000017 	ldw	fp,0(sp)
 2801308:	dec00204 	addi	sp,sp,8
 280130c:	f800283a 	ret

02801310 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 2801310:	defffd04 	addi	sp,sp,-12
 2801314:	dfc00215 	stw	ra,8(sp)
 2801318:	df000115 	stw	fp,4(sp)
 280131c:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 2801320:	0080a034 	movhi	r2,640
 2801324:	108dac04 	addi	r2,r2,14000
 2801328:	10800017 	ldw	r2,0(r2)
 280132c:	1005003a 	cmpeq	r2,r2,zero
 2801330:	1000061e 	bne	r2,zero,280134c <alt_get_errno+0x3c>
 2801334:	0080a034 	movhi	r2,640
 2801338:	108dac04 	addi	r2,r2,14000
 280133c:	10800017 	ldw	r2,0(r2)
 2801340:	103ee83a 	callr	r2
 2801344:	e0bfff15 	stw	r2,-4(fp)
 2801348:	00000306 	br	2801358 <alt_get_errno+0x48>
 280134c:	0080a034 	movhi	r2,640
 2801350:	10934504 	addi	r2,r2,19732
 2801354:	e0bfff15 	stw	r2,-4(fp)
 2801358:	e0bfff17 	ldw	r2,-4(fp)
}
 280135c:	e037883a 	mov	sp,fp
 2801360:	dfc00117 	ldw	ra,4(sp)
 2801364:	df000017 	ldw	fp,0(sp)
 2801368:	dec00204 	addi	sp,sp,8
 280136c:	f800283a 	ret

02801370 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
 2801370:	deffff04 	addi	sp,sp,-4
 2801374:	df000015 	stw	fp,0(sp)
 2801378:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
 280137c:	e037883a 	mov	sp,fp
 2801380:	df000017 	ldw	fp,0(sp)
 2801384:	dec00104 	addi	sp,sp,4
 2801388:	f800283a 	ret

0280138c <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
 280138c:	defffc04 	addi	sp,sp,-16
 2801390:	df000315 	stw	fp,12(sp)
 2801394:	df000304 	addi	fp,sp,12
 2801398:	e13ffd15 	stw	r4,-12(fp)
 280139c:	e17ffe15 	stw	r5,-8(fp)
 28013a0:	e1bfff15 	stw	r6,-4(fp)
  return len;
 28013a4:	e0bfff17 	ldw	r2,-4(fp)
}
 28013a8:	e037883a 	mov	sp,fp
 28013ac:	df000017 	ldw	fp,0(sp)
 28013b0:	dec00104 	addi	sp,sp,4
 28013b4:	f800283a 	ret

028013b8 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
 28013b8:	defff904 	addi	sp,sp,-28
 28013bc:	dfc00615 	stw	ra,24(sp)
 28013c0:	df000515 	stw	fp,20(sp)
 28013c4:	df000504 	addi	fp,sp,20
 28013c8:	e13ffd15 	stw	r4,-12(fp)
 28013cc:	e17ffe15 	stw	r5,-8(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
 28013d0:	e0bffd17 	ldw	r2,-12(fp)
 28013d4:	1005003a 	cmpeq	r2,r2,zero
 28013d8:	1000041e 	bne	r2,zero,28013ec <alt_dev_llist_insert+0x34>
 28013dc:	e0bffd17 	ldw	r2,-12(fp)
 28013e0:	10800217 	ldw	r2,8(r2)
 28013e4:	1004c03a 	cmpne	r2,r2,zero
 28013e8:	1000071e 	bne	r2,zero,2801408 <alt_dev_llist_insert+0x50>
  {
    ALT_ERRNO = EINVAL;
 28013ec:	280146c0 	call	280146c <alt_get_errno>
 28013f0:	1007883a 	mov	r3,r2
 28013f4:	00800584 	movi	r2,22
 28013f8:	18800015 	stw	r2,0(r3)
    return -EINVAL;
 28013fc:	00bffa84 	movi	r2,-22
 2801400:	e0bfff15 	stw	r2,-4(fp)
 2801404:	00001306 	br	2801454 <alt_dev_llist_insert+0x9c>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
 2801408:	e0fffd17 	ldw	r3,-12(fp)
 280140c:	e0bffe17 	ldw	r2,-8(fp)
 2801410:	e0bffb15 	stw	r2,-20(fp)
 2801414:	e0fffc15 	stw	r3,-16(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 2801418:	e0fffc17 	ldw	r3,-16(fp)
 280141c:	e0bffb17 	ldw	r2,-20(fp)
 2801420:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
 2801424:	e0bffb17 	ldw	r2,-20(fp)
 2801428:	10c00017 	ldw	r3,0(r2)
 280142c:	e0bffc17 	ldw	r2,-16(fp)
 2801430:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 2801434:	e0bffb17 	ldw	r2,-20(fp)
 2801438:	10c00017 	ldw	r3,0(r2)
 280143c:	e0bffc17 	ldw	r2,-16(fp)
 2801440:	18800115 	stw	r2,4(r3)
  list->next           = entry;
 2801444:	e0fffb17 	ldw	r3,-20(fp)
 2801448:	e0bffc17 	ldw	r2,-16(fp)
 280144c:	18800015 	stw	r2,0(r3)

  return 0;  
 2801450:	e03fff15 	stw	zero,-4(fp)
 2801454:	e0bfff17 	ldw	r2,-4(fp)
}
 2801458:	e037883a 	mov	sp,fp
 280145c:	dfc00117 	ldw	ra,4(sp)
 2801460:	df000017 	ldw	fp,0(sp)
 2801464:	dec00204 	addi	sp,sp,8
 2801468:	f800283a 	ret

0280146c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 280146c:	defffd04 	addi	sp,sp,-12
 2801470:	dfc00215 	stw	ra,8(sp)
 2801474:	df000115 	stw	fp,4(sp)
 2801478:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 280147c:	0080a034 	movhi	r2,640
 2801480:	108dac04 	addi	r2,r2,14000
 2801484:	10800017 	ldw	r2,0(r2)
 2801488:	1005003a 	cmpeq	r2,r2,zero
 280148c:	1000061e 	bne	r2,zero,28014a8 <alt_get_errno+0x3c>
 2801490:	0080a034 	movhi	r2,640
 2801494:	108dac04 	addi	r2,r2,14000
 2801498:	10800017 	ldw	r2,0(r2)
 280149c:	103ee83a 	callr	r2
 28014a0:	e0bfff15 	stw	r2,-4(fp)
 28014a4:	00000306 	br	28014b4 <alt_get_errno+0x48>
 28014a8:	0080a034 	movhi	r2,640
 28014ac:	10934504 	addi	r2,r2,19732
 28014b0:	e0bfff15 	stw	r2,-4(fp)
 28014b4:	e0bfff17 	ldw	r2,-4(fp)
}
 28014b8:	e037883a 	mov	sp,fp
 28014bc:	dfc00117 	ldw	ra,4(sp)
 28014c0:	df000017 	ldw	fp,0(sp)
 28014c4:	dec00204 	addi	sp,sp,8
 28014c8:	f800283a 	ret

028014cc <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
 28014cc:	defffd04 	addi	sp,sp,-12
 28014d0:	dfc00215 	stw	ra,8(sp)
 28014d4:	df000115 	stw	fp,4(sp)
 28014d8:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 28014dc:	00bfff04 	movi	r2,-4
 28014e0:	00c0a034 	movhi	r3,640
 28014e4:	18c81d04 	addi	r3,r3,8308
 28014e8:	1885883a 	add	r2,r3,r2
 28014ec:	e0bfff15 	stw	r2,-4(fp)
 28014f0:	00000606 	br	280150c <_do_ctors+0x40>
        (*ctor) (); 
 28014f4:	e0bfff17 	ldw	r2,-4(fp)
 28014f8:	10800017 	ldw	r2,0(r2)
 28014fc:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 2801500:	e0bfff17 	ldw	r2,-4(fp)
 2801504:	10bfff04 	addi	r2,r2,-4
 2801508:	e0bfff15 	stw	r2,-4(fp)
 280150c:	e0ffff17 	ldw	r3,-4(fp)
 2801510:	0080a034 	movhi	r2,640
 2801514:	10881c04 	addi	r2,r2,8304
 2801518:	18bff62e 	bgeu	r3,r2,28014f4 <_do_ctors+0x28>
        (*ctor) (); 
}
 280151c:	e037883a 	mov	sp,fp
 2801520:	dfc00117 	ldw	ra,4(sp)
 2801524:	df000017 	ldw	fp,0(sp)
 2801528:	dec00204 	addi	sp,sp,8
 280152c:	f800283a 	ret

02801530 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
 2801530:	defffd04 	addi	sp,sp,-12
 2801534:	dfc00215 	stw	ra,8(sp)
 2801538:	df000115 	stw	fp,4(sp)
 280153c:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 2801540:	00bfff04 	movi	r2,-4
 2801544:	00c0a034 	movhi	r3,640
 2801548:	18c81d04 	addi	r3,r3,8308
 280154c:	1885883a 	add	r2,r3,r2
 2801550:	e0bfff15 	stw	r2,-4(fp)
 2801554:	00000606 	br	2801570 <_do_dtors+0x40>
        (*dtor) (); 
 2801558:	e0bfff17 	ldw	r2,-4(fp)
 280155c:	10800017 	ldw	r2,0(r2)
 2801560:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 2801564:	e0bfff17 	ldw	r2,-4(fp)
 2801568:	10bfff04 	addi	r2,r2,-4
 280156c:	e0bfff15 	stw	r2,-4(fp)
 2801570:	e0ffff17 	ldw	r3,-4(fp)
 2801574:	0080a034 	movhi	r2,640
 2801578:	10881d04 	addi	r2,r2,8308
 280157c:	18bff62e 	bgeu	r3,r2,2801558 <_do_dtors+0x28>
        (*dtor) (); 
}
 2801580:	e037883a 	mov	sp,fp
 2801584:	dfc00117 	ldw	ra,4(sp)
 2801588:	df000017 	ldw	fp,0(sp)
 280158c:	dec00204 	addi	sp,sp,8
 2801590:	f800283a 	ret

02801594 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
 2801594:	deffff04 	addi	sp,sp,-4
 2801598:	df000015 	stw	fp,0(sp)
 280159c:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
#endif
}
 28015a0:	e037883a 	mov	sp,fp
 28015a4:	df000017 	ldw	fp,0(sp)
 28015a8:	dec00104 	addi	sp,sp,4
 28015ac:	f800283a 	ret

028015b0 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 28015b0:	defff904 	addi	sp,sp,-28
 28015b4:	dfc00615 	stw	ra,24(sp)
 28015b8:	df000515 	stw	fp,20(sp)
 28015bc:	df000504 	addi	fp,sp,20
 28015c0:	e13ffc15 	stw	r4,-16(fp)
 28015c4:	e17ffd15 	stw	r5,-12(fp)
 28015c8:	e1bffe15 	stw	r6,-8(fp)
 28015cc:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
 28015d0:	e0800217 	ldw	r2,8(fp)
 28015d4:	d8800015 	stw	r2,0(sp)
 28015d8:	e13ffc17 	ldw	r4,-16(fp)
 28015dc:	e17ffd17 	ldw	r5,-12(fp)
 28015e0:	e1bffe17 	ldw	r6,-8(fp)
 28015e4:	e1ffff17 	ldw	r7,-4(fp)
 28015e8:	28017840 	call	2801784 <alt_iic_isr_register>
}  
 28015ec:	e037883a 	mov	sp,fp
 28015f0:	dfc00117 	ldw	ra,4(sp)
 28015f4:	df000017 	ldw	fp,0(sp)
 28015f8:	dec00204 	addi	sp,sp,8
 28015fc:	f800283a 	ret

02801600 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
 2801600:	defff904 	addi	sp,sp,-28
 2801604:	df000615 	stw	fp,24(sp)
 2801608:	df000604 	addi	fp,sp,24
 280160c:	e13ffe15 	stw	r4,-8(fp)
 2801610:	e17fff15 	stw	r5,-4(fp)
 2801614:	e0bfff17 	ldw	r2,-4(fp)
 2801618:	e0bffc15 	stw	r2,-16(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 280161c:	0005303a 	rdctl	r2,status
 2801620:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 2801624:	e0fffb17 	ldw	r3,-20(fp)
 2801628:	00bfff84 	movi	r2,-2
 280162c:	1884703a 	and	r2,r3,r2
 2801630:	1001703a 	wrctl	status,r2
  
  return context;
 2801634:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 2801638:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active |= (1 << id);
 280163c:	e0fffc17 	ldw	r3,-16(fp)
 2801640:	00800044 	movi	r2,1
 2801644:	10c4983a 	sll	r2,r2,r3
 2801648:	1007883a 	mov	r3,r2
 280164c:	0080a034 	movhi	r2,640
 2801650:	10934204 	addi	r2,r2,19720
 2801654:	10800017 	ldw	r2,0(r2)
 2801658:	1886b03a 	or	r3,r3,r2
 280165c:	0080a034 	movhi	r2,640
 2801660:	10934204 	addi	r2,r2,19720
 2801664:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 2801668:	0080a034 	movhi	r2,640
 280166c:	10934204 	addi	r2,r2,19720
 2801670:	10800017 	ldw	r2,0(r2)
 2801674:	100170fa 	wrctl	ienable,r2
 2801678:	e0bffd17 	ldw	r2,-12(fp)
 280167c:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 2801680:	e0bffa17 	ldw	r2,-24(fp)
 2801684:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 2801688:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
}
 280168c:	e037883a 	mov	sp,fp
 2801690:	df000017 	ldw	fp,0(sp)
 2801694:	dec00104 	addi	sp,sp,4
 2801698:	f800283a 	ret

0280169c <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
 280169c:	defff904 	addi	sp,sp,-28
 28016a0:	df000615 	stw	fp,24(sp)
 28016a4:	df000604 	addi	fp,sp,24
 28016a8:	e13ffe15 	stw	r4,-8(fp)
 28016ac:	e17fff15 	stw	r5,-4(fp)
 28016b0:	e0bfff17 	ldw	r2,-4(fp)
 28016b4:	e0bffc15 	stw	r2,-16(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 28016b8:	0005303a 	rdctl	r2,status
 28016bc:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 28016c0:	e0fffb17 	ldw	r3,-20(fp)
 28016c4:	00bfff84 	movi	r2,-2
 28016c8:	1884703a 	and	r2,r3,r2
 28016cc:	1001703a 	wrctl	status,r2
  
  return context;
 28016d0:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 28016d4:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active &= ~(1 << id);
 28016d8:	e0fffc17 	ldw	r3,-16(fp)
 28016dc:	00800044 	movi	r2,1
 28016e0:	10c4983a 	sll	r2,r2,r3
 28016e4:	0084303a 	nor	r2,zero,r2
 28016e8:	1007883a 	mov	r3,r2
 28016ec:	0080a034 	movhi	r2,640
 28016f0:	10934204 	addi	r2,r2,19720
 28016f4:	10800017 	ldw	r2,0(r2)
 28016f8:	1886703a 	and	r3,r3,r2
 28016fc:	0080a034 	movhi	r2,640
 2801700:	10934204 	addi	r2,r2,19720
 2801704:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 2801708:	0080a034 	movhi	r2,640
 280170c:	10934204 	addi	r2,r2,19720
 2801710:	10800017 	ldw	r2,0(r2)
 2801714:	100170fa 	wrctl	ienable,r2
 2801718:	e0bffd17 	ldw	r2,-12(fp)
 280171c:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 2801720:	e0bffa17 	ldw	r2,-24(fp)
 2801724:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 2801728:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
}
 280172c:	e037883a 	mov	sp,fp
 2801730:	df000017 	ldw	fp,0(sp)
 2801734:	dec00104 	addi	sp,sp,4
 2801738:	f800283a 	ret

0280173c <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
 280173c:	defffc04 	addi	sp,sp,-16
 2801740:	df000315 	stw	fp,12(sp)
 2801744:	df000304 	addi	fp,sp,12
 2801748:	e13ffe15 	stw	r4,-8(fp)
 280174c:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
 2801750:	000530fa 	rdctl	r2,ienable
 2801754:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
 2801758:	e0ffff17 	ldw	r3,-4(fp)
 280175c:	00800044 	movi	r2,1
 2801760:	10c4983a 	sll	r2,r2,r3
 2801764:	1007883a 	mov	r3,r2
 2801768:	e0bffd17 	ldw	r2,-12(fp)
 280176c:	1884703a 	and	r2,r3,r2
 2801770:	1004c03a 	cmpne	r2,r2,zero
}
 2801774:	e037883a 	mov	sp,fp
 2801778:	df000017 	ldw	fp,0(sp)
 280177c:	dec00104 	addi	sp,sp,4
 2801780:	f800283a 	ret

02801784 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 2801784:	defff404 	addi	sp,sp,-48
 2801788:	dfc00b15 	stw	ra,44(sp)
 280178c:	df000a15 	stw	fp,40(sp)
 2801790:	df000a04 	addi	fp,sp,40
 2801794:	e13ffb15 	stw	r4,-20(fp)
 2801798:	e17ffc15 	stw	r5,-16(fp)
 280179c:	e1bffd15 	stw	r6,-12(fp)
 28017a0:	e1fffe15 	stw	r7,-8(fp)
  int rc = -EINVAL;  
 28017a4:	00bffa84 	movi	r2,-22
 28017a8:	e0bffa15 	stw	r2,-24(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
 28017ac:	e0bffc17 	ldw	r2,-16(fp)
 28017b0:	e0bff915 	stw	r2,-28(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
 28017b4:	e0bff917 	ldw	r2,-28(fp)
 28017b8:	10800808 	cmpgei	r2,r2,32
 28017bc:	1000291e 	bne	r2,zero,2801864 <alt_iic_isr_register+0xe0>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 28017c0:	0005303a 	rdctl	r2,status
 28017c4:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 28017c8:	e0fff717 	ldw	r3,-36(fp)
 28017cc:	00bfff84 	movi	r2,-2
 28017d0:	1884703a 	and	r2,r3,r2
 28017d4:	1001703a 	wrctl	status,r2
  
  return context;
 28017d8:	e0bff717 	ldw	r2,-36(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
 28017dc:	e0bff815 	stw	r2,-32(fp)

    alt_irq[id].handler = isr;
 28017e0:	e0bff917 	ldw	r2,-28(fp)
 28017e4:	00c0a034 	movhi	r3,640
 28017e8:	18d34604 	addi	r3,r3,19736
 28017ec:	100490fa 	slli	r2,r2,3
 28017f0:	10c7883a 	add	r3,r2,r3
 28017f4:	e0bffd17 	ldw	r2,-12(fp)
 28017f8:	18800015 	stw	r2,0(r3)
    alt_irq[id].context = isr_context;
 28017fc:	e0bff917 	ldw	r2,-28(fp)
 2801800:	00c0a034 	movhi	r3,640
 2801804:	18d34604 	addi	r3,r3,19736
 2801808:	100490fa 	slli	r2,r2,3
 280180c:	10c5883a 	add	r2,r2,r3
 2801810:	10c00104 	addi	r3,r2,4
 2801814:	e0bffe17 	ldw	r2,-8(fp)
 2801818:	18800015 	stw	r2,0(r3)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
 280181c:	e0bffd17 	ldw	r2,-12(fp)
 2801820:	1005003a 	cmpeq	r2,r2,zero
 2801824:	1000051e 	bne	r2,zero,280183c <alt_iic_isr_register+0xb8>
 2801828:	e17ff917 	ldw	r5,-28(fp)
 280182c:	e13ffb17 	ldw	r4,-20(fp)
 2801830:	28016000 	call	2801600 <alt_ic_irq_enable>
 2801834:	e0bfff15 	stw	r2,-4(fp)
 2801838:	00000406 	br	280184c <alt_iic_isr_register+0xc8>
 280183c:	e17ff917 	ldw	r5,-28(fp)
 2801840:	e13ffb17 	ldw	r4,-20(fp)
 2801844:	280169c0 	call	280169c <alt_ic_irq_disable>
 2801848:	e0bfff15 	stw	r2,-4(fp)
 280184c:	e0bfff17 	ldw	r2,-4(fp)
 2801850:	e0bffa15 	stw	r2,-24(fp)
 2801854:	e0bff817 	ldw	r2,-32(fp)
 2801858:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 280185c:	e0bff617 	ldw	r2,-40(fp)
 2801860:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
 2801864:	e0bffa17 	ldw	r2,-24(fp)
}
 2801868:	e037883a 	mov	sp,fp
 280186c:	dfc00117 	ldw	ra,4(sp)
 2801870:	df000017 	ldw	fp,0(sp)
 2801874:	dec00204 	addi	sp,sp,8
 2801878:	f800283a 	ret

0280187c <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
 280187c:	defffc04 	addi	sp,sp,-16
 2801880:	dfc00315 	stw	ra,12(sp)
 2801884:	df000215 	stw	fp,8(sp)
 2801888:	dc000115 	stw	r16,4(sp)
 280188c:	df000104 	addi	fp,sp,4
 2801890:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
 2801894:	e0bfff17 	ldw	r2,-4(fp)
 2801898:	108000d0 	cmplti	r2,r2,3
 280189c:	10000f1e 	bne	r2,zero,28018dc <alt_release_fd+0x60>
  {
    alt_fd_list[fd].fd_flags = 0;
 28018a0:	e13fff17 	ldw	r4,-4(fp)
 28018a4:	0400a034 	movhi	r16,640
 28018a8:	840c4704 	addi	r16,r16,12572
 28018ac:	01400304 	movi	r5,12
 28018b0:	2801fd80 	call	2801fd8 <__mulsi3>
 28018b4:	1405883a 	add	r2,r2,r16
 28018b8:	10800204 	addi	r2,r2,8
 28018bc:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
 28018c0:	e13fff17 	ldw	r4,-4(fp)
 28018c4:	0400a034 	movhi	r16,640
 28018c8:	840c4704 	addi	r16,r16,12572
 28018cc:	01400304 	movi	r5,12
 28018d0:	2801fd80 	call	2801fd8 <__mulsi3>
 28018d4:	1405883a 	add	r2,r2,r16
 28018d8:	10000015 	stw	zero,0(r2)
  }
}
 28018dc:	e037883a 	mov	sp,fp
 28018e0:	dfc00217 	ldw	ra,8(sp)
 28018e4:	df000117 	ldw	fp,4(sp)
 28018e8:	dc000017 	ldw	r16,0(sp)
 28018ec:	dec00304 	addi	sp,sp,12
 28018f0:	f800283a 	ret

028018f4 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
 28018f4:	defffa04 	addi	sp,sp,-24
 28018f8:	df000515 	stw	fp,20(sp)
 28018fc:	df000504 	addi	fp,sp,20
 2801900:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 2801904:	0005303a 	rdctl	r2,status
 2801908:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 280190c:	e0fffd17 	ldw	r3,-12(fp)
 2801910:	00bfff84 	movi	r2,-2
 2801914:	1884703a 	and	r2,r3,r2
 2801918:	1001703a 	wrctl	status,r2
  
  return context;
 280191c:	e0bffd17 	ldw	r2,-12(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
 2801920:	e0bffe15 	stw	r2,-8(fp)
  alt_llist_remove (&alarm->llist);
 2801924:	e0bfff17 	ldw	r2,-4(fp)
 2801928:	e0bffc15 	stw	r2,-16(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
 280192c:	e0bffc17 	ldw	r2,-16(fp)
 2801930:	10c00017 	ldw	r3,0(r2)
 2801934:	e0bffc17 	ldw	r2,-16(fp)
 2801938:	10800117 	ldw	r2,4(r2)
 280193c:	18800115 	stw	r2,4(r3)
  entry->previous->next = entry->next;
 2801940:	e0bffc17 	ldw	r2,-16(fp)
 2801944:	10c00117 	ldw	r3,4(r2)
 2801948:	e0bffc17 	ldw	r2,-16(fp)
 280194c:	10800017 	ldw	r2,0(r2)
 2801950:	18800015 	stw	r2,0(r3)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
 2801954:	e0fffc17 	ldw	r3,-16(fp)
 2801958:	e0bffc17 	ldw	r2,-16(fp)
 280195c:	18800115 	stw	r2,4(r3)
  entry->next     = entry;
 2801960:	e0fffc17 	ldw	r3,-16(fp)
 2801964:	e0bffc17 	ldw	r2,-16(fp)
 2801968:	18800015 	stw	r2,0(r3)
 280196c:	e0bffe17 	ldw	r2,-8(fp)
 2801970:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 2801974:	e0bffb17 	ldw	r2,-20(fp)
 2801978:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
 280197c:	e037883a 	mov	sp,fp
 2801980:	df000017 	ldw	fp,0(sp)
 2801984:	dec00104 	addi	sp,sp,4
 2801988:	f800283a 	ret

0280198c <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
 280198c:	defffb04 	addi	sp,sp,-20
 2801990:	dfc00415 	stw	ra,16(sp)
 2801994:	df000315 	stw	fp,12(sp)
 2801998:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
 280199c:	d0a00717 	ldw	r2,-32740(gp)
 28019a0:	e0bffe15 	stw	r2,-8(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
 28019a4:	d0a59d17 	ldw	r2,-27020(gp)
 28019a8:	10800044 	addi	r2,r2,1
 28019ac:	d0a59d15 	stw	r2,-27020(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 28019b0:	00003106 	br	2801a78 <alt_tick+0xec>
  {
    next = (alt_alarm*) alarm->llist.next;
 28019b4:	e0bffe17 	ldw	r2,-8(fp)
 28019b8:	10800017 	ldw	r2,0(r2)
 28019bc:	e0bfff15 	stw	r2,-4(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
 28019c0:	e0bffe17 	ldw	r2,-8(fp)
 28019c4:	10800403 	ldbu	r2,16(r2)
 28019c8:	10803fcc 	andi	r2,r2,255
 28019cc:	1005003a 	cmpeq	r2,r2,zero
 28019d0:	1000051e 	bne	r2,zero,28019e8 <alt_tick+0x5c>
 28019d4:	d0a59d17 	ldw	r2,-27020(gp)
 28019d8:	1004c03a 	cmpne	r2,r2,zero
 28019dc:	1000021e 	bne	r2,zero,28019e8 <alt_tick+0x5c>
    {
      alarm->rollover = 0;
 28019e0:	e0bffe17 	ldw	r2,-8(fp)
 28019e4:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
 28019e8:	e0bffe17 	ldw	r2,-8(fp)
 28019ec:	10c00217 	ldw	r3,8(r2)
 28019f0:	d0a59d17 	ldw	r2,-27020(gp)
 28019f4:	10c01e36 	bltu	r2,r3,2801a70 <alt_tick+0xe4>
 28019f8:	e0bffe17 	ldw	r2,-8(fp)
 28019fc:	10800403 	ldbu	r2,16(r2)
 2801a00:	10803fcc 	andi	r2,r2,255
 2801a04:	1004c03a 	cmpne	r2,r2,zero
 2801a08:	1000191e 	bne	r2,zero,2801a70 <alt_tick+0xe4>
    {
      next_callback = alarm->callback (alarm->context);
 2801a0c:	e0bffe17 	ldw	r2,-8(fp)
 2801a10:	10c00317 	ldw	r3,12(r2)
 2801a14:	e0bffe17 	ldw	r2,-8(fp)
 2801a18:	11000517 	ldw	r4,20(r2)
 2801a1c:	183ee83a 	callr	r3
 2801a20:	e0bffd15 	stw	r2,-12(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
 2801a24:	e0bffd17 	ldw	r2,-12(fp)
 2801a28:	1004c03a 	cmpne	r2,r2,zero
 2801a2c:	1000031e 	bne	r2,zero,2801a3c <alt_tick+0xb0>
      {
        alt_alarm_stop (alarm);
 2801a30:	e13ffe17 	ldw	r4,-8(fp)
 2801a34:	28018f40 	call	28018f4 <alt_alarm_stop>
 2801a38:	00000d06 	br	2801a70 <alt_tick+0xe4>
      }
      else
      {
        alarm->time += next_callback;
 2801a3c:	e0bffe17 	ldw	r2,-8(fp)
 2801a40:	10c00217 	ldw	r3,8(r2)
 2801a44:	e0bffd17 	ldw	r2,-12(fp)
 2801a48:	1887883a 	add	r3,r3,r2
 2801a4c:	e0bffe17 	ldw	r2,-8(fp)
 2801a50:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
 2801a54:	e0bffe17 	ldw	r2,-8(fp)
 2801a58:	10c00217 	ldw	r3,8(r2)
 2801a5c:	d0a59d17 	ldw	r2,-27020(gp)
 2801a60:	1880032e 	bgeu	r3,r2,2801a70 <alt_tick+0xe4>
        {
          alarm->rollover = 1;
 2801a64:	e0fffe17 	ldw	r3,-8(fp)
 2801a68:	00800044 	movi	r2,1
 2801a6c:	18800405 	stb	r2,16(r3)
        }
      }
    }
    alarm = next;
 2801a70:	e0bfff17 	ldw	r2,-4(fp)
 2801a74:	e0bffe15 	stw	r2,-8(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 2801a78:	d0e00704 	addi	r3,gp,-32740
 2801a7c:	e0bffe17 	ldw	r2,-8(fp)
 2801a80:	10ffcc1e 	bne	r2,r3,28019b4 <alt_tick+0x28>
  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
}
 2801a84:	e037883a 	mov	sp,fp
 2801a88:	dfc00117 	ldw	ra,4(sp)
 2801a8c:	df000017 	ldw	fp,0(sp)
 2801a90:	dec00204 	addi	sp,sp,8
 2801a94:	f800283a 	ret

02801a98 <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
 2801a98:	deffff04 	addi	sp,sp,-4
 2801a9c:	df000015 	stw	fp,0(sp)
 2801aa0:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
 2801aa4:	000170fa 	wrctl	ienable,zero
}
 2801aa8:	e037883a 	mov	sp,fp
 2801aac:	df000017 	ldw	fp,0(sp)
 2801ab0:	dec00104 	addi	sp,sp,4
 2801ab4:	f800283a 	ret

02801ab8 <atexit>:
 2801ab8:	200b883a 	mov	r5,r4
 2801abc:	000d883a 	mov	r6,zero
 2801ac0:	0009883a 	mov	r4,zero
 2801ac4:	000f883a 	mov	r7,zero
 2801ac8:	2801ba41 	jmpi	2801ba4 <__register_exitproc>

02801acc <exit>:
 2801acc:	defffe04 	addi	sp,sp,-8
 2801ad0:	000b883a 	mov	r5,zero
 2801ad4:	dc000015 	stw	r16,0(sp)
 2801ad8:	dfc00115 	stw	ra,4(sp)
 2801adc:	2021883a 	mov	r16,r4
 2801ae0:	2801cdc0 	call	2801cdc <__call_exitprocs>
 2801ae4:	0080a034 	movhi	r2,640
 2801ae8:	108db104 	addi	r2,r2,14020
 2801aec:	11000017 	ldw	r4,0(r2)
 2801af0:	20800f17 	ldw	r2,60(r4)
 2801af4:	10000126 	beq	r2,zero,2801afc <exit+0x30>
 2801af8:	103ee83a 	callr	r2
 2801afc:	8009883a 	mov	r4,r16
 2801b00:	28020500 	call	2802050 <_exit>

02801b04 <memcpy>:
 2801b04:	01c003c4 	movi	r7,15
 2801b08:	2007883a 	mov	r3,r4
 2801b0c:	3980032e 	bgeu	r7,r6,2801b1c <memcpy+0x18>
 2801b10:	2904b03a 	or	r2,r5,r4
 2801b14:	108000cc 	andi	r2,r2,3
 2801b18:	10000926 	beq	r2,zero,2801b40 <memcpy+0x3c>
 2801b1c:	30000626 	beq	r6,zero,2801b38 <memcpy+0x34>
 2801b20:	30cd883a 	add	r6,r6,r3
 2801b24:	28800003 	ldbu	r2,0(r5)
 2801b28:	29400044 	addi	r5,r5,1
 2801b2c:	18800005 	stb	r2,0(r3)
 2801b30:	18c00044 	addi	r3,r3,1
 2801b34:	30fffb1e 	bne	r6,r3,2801b24 <memcpy+0x20>
 2801b38:	2005883a 	mov	r2,r4
 2801b3c:	f800283a 	ret
 2801b40:	3811883a 	mov	r8,r7
 2801b44:	200f883a 	mov	r7,r4
 2801b48:	28c00017 	ldw	r3,0(r5)
 2801b4c:	31bffc04 	addi	r6,r6,-16
 2801b50:	38c00015 	stw	r3,0(r7)
 2801b54:	28800117 	ldw	r2,4(r5)
 2801b58:	38800115 	stw	r2,4(r7)
 2801b5c:	28c00217 	ldw	r3,8(r5)
 2801b60:	38c00215 	stw	r3,8(r7)
 2801b64:	28800317 	ldw	r2,12(r5)
 2801b68:	29400404 	addi	r5,r5,16
 2801b6c:	38800315 	stw	r2,12(r7)
 2801b70:	39c00404 	addi	r7,r7,16
 2801b74:	41bff436 	bltu	r8,r6,2801b48 <memcpy+0x44>
 2801b78:	008000c4 	movi	r2,3
 2801b7c:	1180072e 	bgeu	r2,r6,2801b9c <memcpy+0x98>
 2801b80:	1007883a 	mov	r3,r2
 2801b84:	28800017 	ldw	r2,0(r5)
 2801b88:	31bfff04 	addi	r6,r6,-4
 2801b8c:	29400104 	addi	r5,r5,4
 2801b90:	38800015 	stw	r2,0(r7)
 2801b94:	39c00104 	addi	r7,r7,4
 2801b98:	19bffa36 	bltu	r3,r6,2801b84 <memcpy+0x80>
 2801b9c:	3807883a 	mov	r3,r7
 2801ba0:	003fde06 	br	2801b1c <memcpy+0x18>

02801ba4 <__register_exitproc>:
 2801ba4:	defffa04 	addi	sp,sp,-24
 2801ba8:	0080a034 	movhi	r2,640
 2801bac:	108db104 	addi	r2,r2,14020
 2801bb0:	dc000015 	stw	r16,0(sp)
 2801bb4:	14000017 	ldw	r16,0(r2)
 2801bb8:	dd000415 	stw	r20,16(sp)
 2801bbc:	2829883a 	mov	r20,r5
 2801bc0:	81405217 	ldw	r5,328(r16)
 2801bc4:	dcc00315 	stw	r19,12(sp)
 2801bc8:	dc800215 	stw	r18,8(sp)
 2801bcc:	dc400115 	stw	r17,4(sp)
 2801bd0:	dfc00515 	stw	ra,20(sp)
 2801bd4:	2023883a 	mov	r17,r4
 2801bd8:	3027883a 	mov	r19,r6
 2801bdc:	3825883a 	mov	r18,r7
 2801be0:	28002526 	beq	r5,zero,2801c78 <__register_exitproc+0xd4>
 2801be4:	29000117 	ldw	r4,4(r5)
 2801be8:	008007c4 	movi	r2,31
 2801bec:	11002716 	blt	r2,r4,2801c8c <__register_exitproc+0xe8>
 2801bf0:	8800101e 	bne	r17,zero,2801c34 <__register_exitproc+0x90>
 2801bf4:	2105883a 	add	r2,r4,r4
 2801bf8:	1085883a 	add	r2,r2,r2
 2801bfc:	20c00044 	addi	r3,r4,1
 2801c00:	1145883a 	add	r2,r2,r5
 2801c04:	0009883a 	mov	r4,zero
 2801c08:	15000215 	stw	r20,8(r2)
 2801c0c:	28c00115 	stw	r3,4(r5)
 2801c10:	2005883a 	mov	r2,r4
 2801c14:	dfc00517 	ldw	ra,20(sp)
 2801c18:	dd000417 	ldw	r20,16(sp)
 2801c1c:	dcc00317 	ldw	r19,12(sp)
 2801c20:	dc800217 	ldw	r18,8(sp)
 2801c24:	dc400117 	ldw	r17,4(sp)
 2801c28:	dc000017 	ldw	r16,0(sp)
 2801c2c:	dec00604 	addi	sp,sp,24
 2801c30:	f800283a 	ret
 2801c34:	29802204 	addi	r6,r5,136
 2801c38:	00800044 	movi	r2,1
 2801c3c:	110e983a 	sll	r7,r2,r4
 2801c40:	30c04017 	ldw	r3,256(r6)
 2801c44:	2105883a 	add	r2,r4,r4
 2801c48:	1085883a 	add	r2,r2,r2
 2801c4c:	1185883a 	add	r2,r2,r6
 2801c50:	19c6b03a 	or	r3,r3,r7
 2801c54:	14802015 	stw	r18,128(r2)
 2801c58:	14c00015 	stw	r19,0(r2)
 2801c5c:	00800084 	movi	r2,2
 2801c60:	30c04015 	stw	r3,256(r6)
 2801c64:	88bfe31e 	bne	r17,r2,2801bf4 <__register_exitproc+0x50>
 2801c68:	30804117 	ldw	r2,260(r6)
 2801c6c:	11c4b03a 	or	r2,r2,r7
 2801c70:	30804115 	stw	r2,260(r6)
 2801c74:	003fdf06 	br	2801bf4 <__register_exitproc+0x50>
 2801c78:	0080a034 	movhi	r2,640
 2801c7c:	10938604 	addi	r2,r2,19992
 2801c80:	100b883a 	mov	r5,r2
 2801c84:	80805215 	stw	r2,328(r16)
 2801c88:	003fd606 	br	2801be4 <__register_exitproc+0x40>
 2801c8c:	00800034 	movhi	r2,0
 2801c90:	10800004 	addi	r2,r2,0
 2801c94:	1000021e 	bne	r2,zero,2801ca0 <__register_exitproc+0xfc>
 2801c98:	013fffc4 	movi	r4,-1
 2801c9c:	003fdc06 	br	2801c10 <__register_exitproc+0x6c>
 2801ca0:	01006404 	movi	r4,400
 2801ca4:	103ee83a 	callr	r2
 2801ca8:	1007883a 	mov	r3,r2
 2801cac:	103ffa26 	beq	r2,zero,2801c98 <__register_exitproc+0xf4>
 2801cb0:	80805217 	ldw	r2,328(r16)
 2801cb4:	180b883a 	mov	r5,r3
 2801cb8:	18000115 	stw	zero,4(r3)
 2801cbc:	18800015 	stw	r2,0(r3)
 2801cc0:	80c05215 	stw	r3,328(r16)
 2801cc4:	18006215 	stw	zero,392(r3)
 2801cc8:	18006315 	stw	zero,396(r3)
 2801ccc:	0009883a 	mov	r4,zero
 2801cd0:	883fc826 	beq	r17,zero,2801bf4 <__register_exitproc+0x50>
 2801cd4:	003fd706 	br	2801c34 <__register_exitproc+0x90>

02801cd8 <register_fini>:
 2801cd8:	f800283a 	ret

02801cdc <__call_exitprocs>:
 2801cdc:	0080a034 	movhi	r2,640
 2801ce0:	108db104 	addi	r2,r2,14020
 2801ce4:	10800017 	ldw	r2,0(r2)
 2801ce8:	defff304 	addi	sp,sp,-52
 2801cec:	df000b15 	stw	fp,44(sp)
 2801cf0:	d8800115 	stw	r2,4(sp)
 2801cf4:	00800034 	movhi	r2,0
 2801cf8:	10800004 	addi	r2,r2,0
 2801cfc:	1005003a 	cmpeq	r2,r2,zero
 2801d00:	d8800215 	stw	r2,8(sp)
 2801d04:	d8800117 	ldw	r2,4(sp)
 2801d08:	dd400815 	stw	r21,32(sp)
 2801d0c:	dd000715 	stw	r20,28(sp)
 2801d10:	10805204 	addi	r2,r2,328
 2801d14:	dfc00c15 	stw	ra,48(sp)
 2801d18:	ddc00a15 	stw	r23,40(sp)
 2801d1c:	dd800915 	stw	r22,36(sp)
 2801d20:	dcc00615 	stw	r19,24(sp)
 2801d24:	dc800515 	stw	r18,20(sp)
 2801d28:	dc400415 	stw	r17,16(sp)
 2801d2c:	dc000315 	stw	r16,12(sp)
 2801d30:	282b883a 	mov	r21,r5
 2801d34:	2039883a 	mov	fp,r4
 2801d38:	d8800015 	stw	r2,0(sp)
 2801d3c:	2829003a 	cmpeq	r20,r5,zero
 2801d40:	d8800117 	ldw	r2,4(sp)
 2801d44:	14405217 	ldw	r17,328(r2)
 2801d48:	88001026 	beq	r17,zero,2801d8c <__call_exitprocs+0xb0>
 2801d4c:	ddc00017 	ldw	r23,0(sp)
 2801d50:	88800117 	ldw	r2,4(r17)
 2801d54:	8c802204 	addi	r18,r17,136
 2801d58:	143fffc4 	addi	r16,r2,-1
 2801d5c:	80000916 	blt	r16,zero,2801d84 <__call_exitprocs+0xa8>
 2801d60:	05bfffc4 	movi	r22,-1
 2801d64:	a000151e 	bne	r20,zero,2801dbc <__call_exitprocs+0xe0>
 2801d68:	8409883a 	add	r4,r16,r16
 2801d6c:	2105883a 	add	r2,r4,r4
 2801d70:	1485883a 	add	r2,r2,r18
 2801d74:	10c02017 	ldw	r3,128(r2)
 2801d78:	a8c01126 	beq	r21,r3,2801dc0 <__call_exitprocs+0xe4>
 2801d7c:	843fffc4 	addi	r16,r16,-1
 2801d80:	85bff81e 	bne	r16,r22,2801d64 <__call_exitprocs+0x88>
 2801d84:	d8800217 	ldw	r2,8(sp)
 2801d88:	10003126 	beq	r2,zero,2801e50 <__call_exitprocs+0x174>
 2801d8c:	dfc00c17 	ldw	ra,48(sp)
 2801d90:	df000b17 	ldw	fp,44(sp)
 2801d94:	ddc00a17 	ldw	r23,40(sp)
 2801d98:	dd800917 	ldw	r22,36(sp)
 2801d9c:	dd400817 	ldw	r21,32(sp)
 2801da0:	dd000717 	ldw	r20,28(sp)
 2801da4:	dcc00617 	ldw	r19,24(sp)
 2801da8:	dc800517 	ldw	r18,20(sp)
 2801dac:	dc400417 	ldw	r17,16(sp)
 2801db0:	dc000317 	ldw	r16,12(sp)
 2801db4:	dec00d04 	addi	sp,sp,52
 2801db8:	f800283a 	ret
 2801dbc:	8409883a 	add	r4,r16,r16
 2801dc0:	88c00117 	ldw	r3,4(r17)
 2801dc4:	2105883a 	add	r2,r4,r4
 2801dc8:	1445883a 	add	r2,r2,r17
 2801dcc:	18ffffc4 	addi	r3,r3,-1
 2801dd0:	11800217 	ldw	r6,8(r2)
 2801dd4:	1c001526 	beq	r3,r16,2801e2c <__call_exitprocs+0x150>
 2801dd8:	10000215 	stw	zero,8(r2)
 2801ddc:	303fe726 	beq	r6,zero,2801d7c <__call_exitprocs+0xa0>
 2801de0:	00c00044 	movi	r3,1
 2801de4:	1c06983a 	sll	r3,r3,r16
 2801de8:	90804017 	ldw	r2,256(r18)
 2801dec:	8cc00117 	ldw	r19,4(r17)
 2801df0:	1884703a 	and	r2,r3,r2
 2801df4:	10001426 	beq	r2,zero,2801e48 <__call_exitprocs+0x16c>
 2801df8:	90804117 	ldw	r2,260(r18)
 2801dfc:	1884703a 	and	r2,r3,r2
 2801e00:	10000c1e 	bne	r2,zero,2801e34 <__call_exitprocs+0x158>
 2801e04:	2105883a 	add	r2,r4,r4
 2801e08:	1485883a 	add	r2,r2,r18
 2801e0c:	11400017 	ldw	r5,0(r2)
 2801e10:	e009883a 	mov	r4,fp
 2801e14:	303ee83a 	callr	r6
 2801e18:	88800117 	ldw	r2,4(r17)
 2801e1c:	98bfc81e 	bne	r19,r2,2801d40 <__call_exitprocs+0x64>
 2801e20:	b8800017 	ldw	r2,0(r23)
 2801e24:	147fd526 	beq	r2,r17,2801d7c <__call_exitprocs+0xa0>
 2801e28:	003fc506 	br	2801d40 <__call_exitprocs+0x64>
 2801e2c:	8c000115 	stw	r16,4(r17)
 2801e30:	003fea06 	br	2801ddc <__call_exitprocs+0x100>
 2801e34:	2105883a 	add	r2,r4,r4
 2801e38:	1485883a 	add	r2,r2,r18
 2801e3c:	11000017 	ldw	r4,0(r2)
 2801e40:	303ee83a 	callr	r6
 2801e44:	003ff406 	br	2801e18 <__call_exitprocs+0x13c>
 2801e48:	303ee83a 	callr	r6
 2801e4c:	003ff206 	br	2801e18 <__call_exitprocs+0x13c>
 2801e50:	88800117 	ldw	r2,4(r17)
 2801e54:	1000081e 	bne	r2,zero,2801e78 <__call_exitprocs+0x19c>
 2801e58:	89000017 	ldw	r4,0(r17)
 2801e5c:	20000726 	beq	r4,zero,2801e7c <__call_exitprocs+0x1a0>
 2801e60:	b9000015 	stw	r4,0(r23)
 2801e64:	8809883a 	mov	r4,r17
 2801e68:	00000000 	call	0 <__alt_mem_sdram_ctrl-0x2800000>
 2801e6c:	bc400017 	ldw	r17,0(r23)
 2801e70:	883fb71e 	bne	r17,zero,2801d50 <__call_exitprocs+0x74>
 2801e74:	003fc506 	br	2801d8c <__call_exitprocs+0xb0>
 2801e78:	89000017 	ldw	r4,0(r17)
 2801e7c:	882f883a 	mov	r23,r17
 2801e80:	2023883a 	mov	r17,r4
 2801e84:	883fb21e 	bne	r17,zero,2801d50 <__call_exitprocs+0x74>
 2801e88:	003fc006 	br	2801d8c <__call_exitprocs+0xb0>

02801e8c <udivmodsi4>:
 2801e8c:	29001b2e 	bgeu	r5,r4,2801efc <udivmodsi4+0x70>
 2801e90:	28001a16 	blt	r5,zero,2801efc <udivmodsi4+0x70>
 2801e94:	00800044 	movi	r2,1
 2801e98:	0007883a 	mov	r3,zero
 2801e9c:	01c007c4 	movi	r7,31
 2801ea0:	00000306 	br	2801eb0 <udivmodsi4+0x24>
 2801ea4:	19c01326 	beq	r3,r7,2801ef4 <udivmodsi4+0x68>
 2801ea8:	18c00044 	addi	r3,r3,1
 2801eac:	28000416 	blt	r5,zero,2801ec0 <udivmodsi4+0x34>
 2801eb0:	294b883a 	add	r5,r5,r5
 2801eb4:	1085883a 	add	r2,r2,r2
 2801eb8:	293ffa36 	bltu	r5,r4,2801ea4 <udivmodsi4+0x18>
 2801ebc:	10000d26 	beq	r2,zero,2801ef4 <udivmodsi4+0x68>
 2801ec0:	0007883a 	mov	r3,zero
 2801ec4:	21400236 	bltu	r4,r5,2801ed0 <udivmodsi4+0x44>
 2801ec8:	2149c83a 	sub	r4,r4,r5
 2801ecc:	1886b03a 	or	r3,r3,r2
 2801ed0:	1004d07a 	srli	r2,r2,1
 2801ed4:	280ad07a 	srli	r5,r5,1
 2801ed8:	103ffa1e 	bne	r2,zero,2801ec4 <udivmodsi4+0x38>
 2801edc:	30000226 	beq	r6,zero,2801ee8 <udivmodsi4+0x5c>
 2801ee0:	2005883a 	mov	r2,r4
 2801ee4:	f800283a 	ret
 2801ee8:	1809883a 	mov	r4,r3
 2801eec:	2005883a 	mov	r2,r4
 2801ef0:	f800283a 	ret
 2801ef4:	0007883a 	mov	r3,zero
 2801ef8:	003ff806 	br	2801edc <udivmodsi4+0x50>
 2801efc:	00800044 	movi	r2,1
 2801f00:	0007883a 	mov	r3,zero
 2801f04:	003fef06 	br	2801ec4 <udivmodsi4+0x38>

02801f08 <__divsi3>:
 2801f08:	defffe04 	addi	sp,sp,-8
 2801f0c:	dc000015 	stw	r16,0(sp)
 2801f10:	dfc00115 	stw	ra,4(sp)
 2801f14:	0021883a 	mov	r16,zero
 2801f18:	20000c16 	blt	r4,zero,2801f4c <__divsi3+0x44>
 2801f1c:	000d883a 	mov	r6,zero
 2801f20:	28000e16 	blt	r5,zero,2801f5c <__divsi3+0x54>
 2801f24:	2801e8c0 	call	2801e8c <udivmodsi4>
 2801f28:	1007883a 	mov	r3,r2
 2801f2c:	8005003a 	cmpeq	r2,r16,zero
 2801f30:	1000011e 	bne	r2,zero,2801f38 <__divsi3+0x30>
 2801f34:	00c7c83a 	sub	r3,zero,r3
 2801f38:	1805883a 	mov	r2,r3
 2801f3c:	dfc00117 	ldw	ra,4(sp)
 2801f40:	dc000017 	ldw	r16,0(sp)
 2801f44:	dec00204 	addi	sp,sp,8
 2801f48:	f800283a 	ret
 2801f4c:	0109c83a 	sub	r4,zero,r4
 2801f50:	04000044 	movi	r16,1
 2801f54:	000d883a 	mov	r6,zero
 2801f58:	283ff20e 	bge	r5,zero,2801f24 <__divsi3+0x1c>
 2801f5c:	014bc83a 	sub	r5,zero,r5
 2801f60:	8021003a 	cmpeq	r16,r16,zero
 2801f64:	003fef06 	br	2801f24 <__divsi3+0x1c>

02801f68 <__modsi3>:
 2801f68:	deffff04 	addi	sp,sp,-4
 2801f6c:	dfc00015 	stw	ra,0(sp)
 2801f70:	01800044 	movi	r6,1
 2801f74:	2807883a 	mov	r3,r5
 2801f78:	20000416 	blt	r4,zero,2801f8c <__modsi3+0x24>
 2801f7c:	28000c16 	blt	r5,zero,2801fb0 <__modsi3+0x48>
 2801f80:	dfc00017 	ldw	ra,0(sp)
 2801f84:	dec00104 	addi	sp,sp,4
 2801f88:	2801e8c1 	jmpi	2801e8c <udivmodsi4>
 2801f8c:	0109c83a 	sub	r4,zero,r4
 2801f90:	28000b16 	blt	r5,zero,2801fc0 <__modsi3+0x58>
 2801f94:	180b883a 	mov	r5,r3
 2801f98:	01800044 	movi	r6,1
 2801f9c:	2801e8c0 	call	2801e8c <udivmodsi4>
 2801fa0:	0085c83a 	sub	r2,zero,r2
 2801fa4:	dfc00017 	ldw	ra,0(sp)
 2801fa8:	dec00104 	addi	sp,sp,4
 2801fac:	f800283a 	ret
 2801fb0:	014bc83a 	sub	r5,zero,r5
 2801fb4:	dfc00017 	ldw	ra,0(sp)
 2801fb8:	dec00104 	addi	sp,sp,4
 2801fbc:	2801e8c1 	jmpi	2801e8c <udivmodsi4>
 2801fc0:	0147c83a 	sub	r3,zero,r5
 2801fc4:	003ff306 	br	2801f94 <__modsi3+0x2c>

02801fc8 <__udivsi3>:
 2801fc8:	000d883a 	mov	r6,zero
 2801fcc:	2801e8c1 	jmpi	2801e8c <udivmodsi4>

02801fd0 <__umodsi3>:
 2801fd0:	01800044 	movi	r6,1
 2801fd4:	2801e8c1 	jmpi	2801e8c <udivmodsi4>

02801fd8 <__mulsi3>:
 2801fd8:	20000a26 	beq	r4,zero,2802004 <__mulsi3+0x2c>
 2801fdc:	0007883a 	mov	r3,zero
 2801fe0:	2080004c 	andi	r2,r4,1
 2801fe4:	1005003a 	cmpeq	r2,r2,zero
 2801fe8:	2008d07a 	srli	r4,r4,1
 2801fec:	1000011e 	bne	r2,zero,2801ff4 <__mulsi3+0x1c>
 2801ff0:	1947883a 	add	r3,r3,r5
 2801ff4:	294b883a 	add	r5,r5,r5
 2801ff8:	203ff91e 	bne	r4,zero,2801fe0 <__mulsi3+0x8>
 2801ffc:	1805883a 	mov	r2,r3
 2802000:	f800283a 	ret
 2802004:	0007883a 	mov	r3,zero
 2802008:	1805883a 	mov	r2,r3
 280200c:	f800283a 	ret

02802010 <alt_sim_halt>:

/*
 * Routine called on exit.
 */
static ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
 2802010:	defffd04 	addi	sp,sp,-12
 2802014:	df000215 	stw	fp,8(sp)
 2802018:	df000204 	addi	fp,sp,8
 280201c:	e13fff15 	stw	r4,-4(fp)
  int r2 = exit_code;
 2802020:	e0bfff17 	ldw	r2,-4(fp)
 2802024:	e0bffe15 	stw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "D02"(r2), "D03"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
 2802028:	e0bffe17 	ldw	r2,-8(fp)
 280202c:	1005003a 	cmpeq	r2,r2,zero
 2802030:	1000021e 	bne	r2,zero,280203c <alt_sim_halt+0x2c>
    ALT_SIM_FAIL();
 2802034:	002af070 	cmpltui	zero,zero,43969
 2802038:	00000106 	br	2802040 <alt_sim_halt+0x30>
  } else {
    ALT_SIM_PASS();
 280203c:	002af0b0 	cmpltui	zero,zero,43970
  }
#endif /* DEBUG_STUB */
}
 2802040:	e037883a 	mov	sp,fp
 2802044:	df000017 	ldw	fp,0(sp)
 2802048:	dec00104 	addi	sp,sp,4
 280204c:	f800283a 	ret

02802050 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
 2802050:	defffd04 	addi	sp,sp,-12
 2802054:	dfc00215 	stw	ra,8(sp)
 2802058:	df000115 	stw	fp,4(sp)
 280205c:	df000104 	addi	fp,sp,4
 2802060:	e13fff15 	stw	r4,-4(fp)
  ALT_OS_STOP();

  /* Provide notification to the simulator that we've stopped */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_SIM_HALT().\r\n");
  ALT_SIM_HALT(exit_code);
 2802064:	e13fff17 	ldw	r4,-4(fp)
 2802068:	28020100 	call	2802010 <alt_sim_halt>

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
 280206c:	003fff06 	br	280206c <_exit+0x1c>
 2802070:	02801cd8 	cmpnei	r10,zero,115
