Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Nov  9 01:10:37 2021
| Host         : YNB running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file lab5_timing_summary_routed.rpt -pb lab5_timing_summary_routed.pb -rpx lab5_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (28)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (28)
5. checking no_input_delay (6)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (28)
-------------------------
 There are 28 register/latch pins with no clock driven by root clock pin: cd13/counter_reg[13]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (28)
-------------------------------------------------
 There are 28 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.545        0.000                      0                  119        0.199        0.000                      0                  119        4.500        0.000                       0                    87  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.545        0.000                      0                  119        0.199        0.000                      0                  119        4.500        0.000                       0                    87  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 money_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 1.188ns (22.935%)  route 3.992ns (77.065%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.153    clk_IBUF_BUFG
    SLICE_X61Y36         FDCE                                         r  money_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDCE (Prop_fdce_C_Q)         0.456     5.609 r  money_reg[0]/Q
                         net (fo=20, routed)          1.219     6.828    money[0]
    SLICE_X63Y38         LUT3 (Prop_lut3_I1_O)        0.152     6.980 r  counter[3]_i_18/O
                         net (fo=2, routed)           0.975     7.955    counter[3]_i_18_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I2_O)        0.332     8.287 r  counter[3]_i_11/O
                         net (fo=3, routed)           0.655     8.942    opcanc/counter_reg[0]_5
    SLICE_X65Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.066 f  opcanc/counter[3]_i_6/O
                         net (fo=5, routed)           0.592     9.658    opcanc/counter[3]_i_6_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I4_O)        0.124     9.782 r  opcanc/counter[3]_i_1/O
                         net (fo=4, routed)           0.551    10.333    opcanc_n_6
    SLICE_X65Y40         FDCE                                         r  counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X65Y40         FDCE                                         r  counter_reg[2]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X65Y40         FDCE (Setup_fdce_C_CE)      -0.205    14.878    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -10.333    
  -------------------------------------------------------------------
                         slack                                  4.545    

Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 money_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 1.188ns (22.935%)  route 3.992ns (77.065%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.153    clk_IBUF_BUFG
    SLICE_X61Y36         FDCE                                         r  money_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDCE (Prop_fdce_C_Q)         0.456     5.609 r  money_reg[0]/Q
                         net (fo=20, routed)          1.219     6.828    money[0]
    SLICE_X63Y38         LUT3 (Prop_lut3_I1_O)        0.152     6.980 r  counter[3]_i_18/O
                         net (fo=2, routed)           0.975     7.955    counter[3]_i_18_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I2_O)        0.332     8.287 r  counter[3]_i_11/O
                         net (fo=3, routed)           0.655     8.942    opcanc/counter_reg[0]_5
    SLICE_X65Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.066 f  opcanc/counter[3]_i_6/O
                         net (fo=5, routed)           0.592     9.658    opcanc/counter[3]_i_6_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I4_O)        0.124     9.782 r  opcanc/counter[3]_i_1/O
                         net (fo=4, routed)           0.551    10.333    opcanc_n_6
    SLICE_X65Y40         FDCE                                         r  counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X65Y40         FDCE                                         r  counter_reg[3]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X65Y40         FDCE (Setup_fdce_C_CE)      -0.205    14.878    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -10.333    
  -------------------------------------------------------------------
                         slack                                  4.545    

Slack (MET) :             4.943ns  (required time - arrival time)
  Source:                 money_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 1.188ns (24.655%)  route 3.630ns (75.345%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.153    clk_IBUF_BUFG
    SLICE_X61Y36         FDCE                                         r  money_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDCE (Prop_fdce_C_Q)         0.456     5.609 r  money_reg[0]/Q
                         net (fo=20, routed)          1.219     6.828    money[0]
    SLICE_X63Y38         LUT3 (Prop_lut3_I1_O)        0.152     6.980 r  counter[3]_i_18/O
                         net (fo=2, routed)           0.975     7.955    counter[3]_i_18_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I2_O)        0.332     8.287 r  counter[3]_i_11/O
                         net (fo=3, routed)           0.655     8.942    opcanc/counter_reg[0]_5
    SLICE_X65Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.066 f  opcanc/counter[3]_i_6/O
                         net (fo=5, routed)           0.592     9.658    opcanc/counter[3]_i_6_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I4_O)        0.124     9.782 r  opcanc/counter[3]_i_1/O
                         net (fo=4, routed)           0.190     9.972    opcanc_n_6
    SLICE_X64Y41         FDPE                                         r  counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X64Y41         FDPE                                         r  counter_reg[0]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y41         FDPE (Setup_fdpe_C_CE)      -0.169    14.915    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                          -9.972    
  -------------------------------------------------------------------
                         slack                                  4.943    

Slack (MET) :             4.943ns  (required time - arrival time)
  Source:                 money_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 1.188ns (24.655%)  route 3.630ns (75.345%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.153    clk_IBUF_BUFG
    SLICE_X61Y36         FDCE                                         r  money_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDCE (Prop_fdce_C_Q)         0.456     5.609 r  money_reg[0]/Q
                         net (fo=20, routed)          1.219     6.828    money[0]
    SLICE_X63Y38         LUT3 (Prop_lut3_I1_O)        0.152     6.980 r  counter[3]_i_18/O
                         net (fo=2, routed)           0.975     7.955    counter[3]_i_18_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I2_O)        0.332     8.287 r  counter[3]_i_11/O
                         net (fo=3, routed)           0.655     8.942    opcanc/counter_reg[0]_5
    SLICE_X65Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.066 f  opcanc/counter[3]_i_6/O
                         net (fo=5, routed)           0.592     9.658    opcanc/counter[3]_i_6_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I4_O)        0.124     9.782 r  opcanc/counter[3]_i_1/O
                         net (fo=4, routed)           0.190     9.972    opcanc_n_6
    SLICE_X64Y41         FDCE                                         r  counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X64Y41         FDCE                                         r  counter_reg[1]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y41         FDCE (Setup_fdce_C_CE)      -0.169    14.915    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                          -9.972    
  -------------------------------------------------------------------
                         slack                                  4.943    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 money_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 1.188ns (25.709%)  route 3.433ns (74.291%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.153    clk_IBUF_BUFG
    SLICE_X61Y36         FDCE                                         r  money_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDCE (Prop_fdce_C_Q)         0.456     5.609 r  money_reg[0]/Q
                         net (fo=20, routed)          1.219     6.828    money[0]
    SLICE_X63Y38         LUT3 (Prop_lut3_I1_O)        0.152     6.980 r  counter[3]_i_18/O
                         net (fo=2, routed)           0.809     7.789    counter[3]_i_18_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I1_O)        0.332     8.121 r  money[5]_i_12/O
                         net (fo=1, routed)           0.433     8.555    money[5]_i_12_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I1_O)        0.124     8.679 f  money[5]_i_3/O
                         net (fo=4, routed)           0.438     9.116    opl/money_reg[0]
    SLICE_X62Y39         LUT6 (Prop_lut6_I0_O)        0.124     9.240 r  opl/money[5]_i_1/O
                         net (fo=6, routed)           0.534     9.774    opl_n_4
    SLICE_X61Y37         FDCE                                         r  money_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X61Y37         FDCE                                         r  money_reg[3]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X61Y37         FDCE (Setup_fdce_C_CE)      -0.205    14.889    money_reg[3]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                          -9.774    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.132ns  (required time - arrival time)
  Source:                 money_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.606ns  (logic 1.188ns (25.793%)  route 3.418ns (74.207%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.153    clk_IBUF_BUFG
    SLICE_X61Y36         FDCE                                         r  money_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDCE (Prop_fdce_C_Q)         0.456     5.609 r  money_reg[0]/Q
                         net (fo=20, routed)          1.219     6.828    money[0]
    SLICE_X63Y38         LUT3 (Prop_lut3_I1_O)        0.152     6.980 r  counter[3]_i_18/O
                         net (fo=2, routed)           0.809     7.789    counter[3]_i_18_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I1_O)        0.332     8.121 r  money[5]_i_12/O
                         net (fo=1, routed)           0.433     8.555    money[5]_i_12_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I1_O)        0.124     8.679 f  money[5]_i_3/O
                         net (fo=4, routed)           0.438     9.116    opl/money_reg[0]
    SLICE_X62Y39         LUT6 (Prop_lut6_I0_O)        0.124     9.240 r  opl/money[5]_i_1/O
                         net (fo=6, routed)           0.519     9.759    opl_n_4
    SLICE_X61Y39         FDCE                                         r  money_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.516    14.857    clk_IBUF_BUFG
    SLICE_X61Y39         FDCE                                         r  money_reg[5]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X61Y39         FDCE (Setup_fdce_C_CE)      -0.205    14.891    money_reg[5]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                          -9.759    
  -------------------------------------------------------------------
                         slack                                  5.132    

Slack (MET) :             5.135ns  (required time - arrival time)
  Source:                 money_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 1.188ns (25.691%)  route 3.436ns (74.309%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.153    clk_IBUF_BUFG
    SLICE_X61Y36         FDCE                                         r  money_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDCE (Prop_fdce_C_Q)         0.456     5.609 r  money_reg[0]/Q
                         net (fo=20, routed)          1.219     6.828    money[0]
    SLICE_X63Y38         LUT3 (Prop_lut3_I1_O)        0.152     6.980 r  counter[3]_i_18/O
                         net (fo=2, routed)           0.809     7.789    counter[3]_i_18_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I1_O)        0.332     8.121 r  money[5]_i_12/O
                         net (fo=1, routed)           0.433     8.555    money[5]_i_12_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I1_O)        0.124     8.679 f  money[5]_i_3/O
                         net (fo=4, routed)           0.438     9.116    opl/money_reg[0]
    SLICE_X62Y39         LUT6 (Prop_lut6_I0_O)        0.124     9.240 r  opl/money[5]_i_1/O
                         net (fo=6, routed)           0.537     9.777    opl_n_4
    SLICE_X61Y36         FDCE                                         r  money_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X61Y36         FDCE                                         r  money_reg[0]/C
                         clock pessimism              0.299    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X61Y36         FDCE (Setup_fdce_C_CE)      -0.205    14.913    money_reg[0]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -9.777    
  -------------------------------------------------------------------
                         slack                                  5.135    

Slack (MET) :             5.136ns  (required time - arrival time)
  Source:                 money_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 1.188ns (25.904%)  route 3.398ns (74.096%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.153    clk_IBUF_BUFG
    SLICE_X61Y36         FDCE                                         r  money_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDCE (Prop_fdce_C_Q)         0.456     5.609 r  money_reg[0]/Q
                         net (fo=20, routed)          1.219     6.828    money[0]
    SLICE_X63Y38         LUT3 (Prop_lut3_I1_O)        0.152     6.980 r  counter[3]_i_18/O
                         net (fo=2, routed)           0.809     7.789    counter[3]_i_18_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I1_O)        0.332     8.121 r  money[5]_i_12/O
                         net (fo=1, routed)           0.433     8.555    money[5]_i_12_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I1_O)        0.124     8.679 f  money[5]_i_3/O
                         net (fo=4, routed)           0.438     9.116    opl/money_reg[0]
    SLICE_X62Y39         LUT6 (Prop_lut6_I0_O)        0.124     9.240 r  opl/money[5]_i_1/O
                         net (fo=6, routed)           0.499     9.739    opl_n_4
    SLICE_X63Y36         FDCE                                         r  money_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X63Y36         FDCE                                         r  money_reg[1]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X63Y36         FDCE (Setup_fdce_C_CE)      -0.205    14.875    money_reg[1]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                          -9.739    
  -------------------------------------------------------------------
                         slack                                  5.136    

Slack (MET) :             5.136ns  (required time - arrival time)
  Source:                 money_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 1.188ns (25.904%)  route 3.398ns (74.096%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.153    clk_IBUF_BUFG
    SLICE_X61Y36         FDCE                                         r  money_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDCE (Prop_fdce_C_Q)         0.456     5.609 r  money_reg[0]/Q
                         net (fo=20, routed)          1.219     6.828    money[0]
    SLICE_X63Y38         LUT3 (Prop_lut3_I1_O)        0.152     6.980 r  counter[3]_i_18/O
                         net (fo=2, routed)           0.809     7.789    counter[3]_i_18_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I1_O)        0.332     8.121 r  money[5]_i_12/O
                         net (fo=1, routed)           0.433     8.555    money[5]_i_12_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I1_O)        0.124     8.679 f  money[5]_i_3/O
                         net (fo=4, routed)           0.438     9.116    opl/money_reg[0]
    SLICE_X62Y39         LUT6 (Prop_lut6_I0_O)        0.124     9.240 r  opl/money[5]_i_1/O
                         net (fo=6, routed)           0.499     9.739    opl_n_4
    SLICE_X63Y36         FDCE                                         r  money_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X63Y36         FDCE                                         r  money_reg[2]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X63Y36         FDCE (Setup_fdce_C_CE)      -0.205    14.875    money_reg[2]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                          -9.739    
  -------------------------------------------------------------------
                         slack                                  5.136    

Slack (MET) :             5.200ns  (required time - arrival time)
  Source:                 money_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 1.188ns (24.710%)  route 3.620ns (75.290%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.153    clk_IBUF_BUFG
    SLICE_X61Y36         FDCE                                         r  money_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDCE (Prop_fdce_C_Q)         0.456     5.609 f  money_reg[0]/Q
                         net (fo=20, routed)          1.219     6.828    money[0]
    SLICE_X63Y38         LUT3 (Prop_lut3_I1_O)        0.152     6.980 f  counter[3]_i_18/O
                         net (fo=2, routed)           0.975     7.955    counter[3]_i_18_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I2_O)        0.332     8.287 f  counter[3]_i_11/O
                         net (fo=3, routed)           0.655     8.942    opcanc/counter_reg[0]_5
    SLICE_X65Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.066 r  opcanc/counter[3]_i_6/O
                         net (fo=5, routed)           0.771     9.837    opcanc/counter[3]_i_6_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I3_O)        0.124     9.961 r  opcanc/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     9.961    next_counter[0]
    SLICE_X64Y41         FDPE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X64Y41         FDPE                                         r  counter_reg[0]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y41         FDPE (Setup_fdpe_C_D)        0.077    15.161    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -9.961    
  -------------------------------------------------------------------
                         slack                                  5.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 money_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_reg[2][2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.395%)  route 0.117ns (38.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X63Y36         FDCE                                         r  money_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  money_reg[1]/Q
                         net (fo=28, routed)          0.117     1.732    money[1]
    SLICE_X62Y36         LUT6 (Prop_lut6_I4_O)        0.045     1.777 r  BCD[2][2]_i_1/O
                         net (fo=1, routed)           0.000     1.777    BCD[2][2]_i_1_n_0
    SLICE_X62Y36         FDPE                                         r  BCD_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X62Y36         FDPE                                         r  BCD_reg[2][2]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X62Y36         FDPE (Hold_fdpe_C_D)         0.091     1.578    BCD_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 opcanc/pb_1pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.492%)  route 0.168ns (47.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.594     1.477    opcanc/CLK
    SLICE_X62Y41         FDRE                                         r  opcanc/pb_1pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDRE (Prop_fdre_C_Q)         0.141     1.618 f  opcanc/pb_1pulse_reg/Q
                         net (fo=7, routed)           0.168     1.786    opok/canc_op
    SLICE_X63Y39         LUT6 (Prop_lut6_I3_O)        0.045     1.831 r  opok/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.831    next_state[1]
    SLICE_X63Y39         FDCE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X63Y39         FDCE                                         r  state_reg[1]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X63Y39         FDCE (Hold_fdce_C_D)         0.092     1.584    state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 amount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            amount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.277%)  route 0.157ns (45.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X62Y36         FDCE                                         r  amount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  amount_reg[1]/Q
                         net (fo=18, routed)          0.157     1.772    opl/A[1]
    SLICE_X62Y36         LUT5 (Prop_lut5_I4_O)        0.045     1.817 r  opl/amount[1]_i_1/O
                         net (fo=1, routed)           0.000     1.817    opl_n_2
    SLICE_X62Y36         FDCE                                         r  amount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X62Y36         FDCE                                         r  amount_reg[1]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X62Y36         FDCE (Hold_fdce_C_D)         0.092     1.566    amount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cd13/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd13/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.589     1.472    cd13/clk_IBUF_BUFG
    SLICE_X61Y33         FDRE                                         r  cd13/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  cd13/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.721    cd13/counter_reg_n_0_[7]
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  cd13/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    cd13/counter_reg[4]_i_1_n_4
    SLICE_X61Y33         FDRE                                         r  cd13/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.857     1.984    cd13/clk_IBUF_BUFG
    SLICE_X61Y33         FDRE                                         r  cd13/counter_reg[7]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X61Y33         FDRE (Hold_fdre_C_D)         0.105     1.577    cd13/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cd13/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd13/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.590     1.473    cd13/clk_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  cd13/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  cd13/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.722    cd13/counter_reg_n_0_[11]
    SLICE_X61Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  cd13/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.830    cd13/counter_reg[8]_i_1_n_4
    SLICE_X61Y34         FDRE                                         r  cd13/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.858     1.985    cd13/clk_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  cd13/counter_reg[11]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X61Y34         FDRE (Hold_fdre_C_D)         0.105     1.578    cd13/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cd13/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd13/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.588     1.471    cd13/clk_IBUF_BUFG
    SLICE_X61Y32         FDRE                                         r  cd13/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  cd13/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.720    cd13/counter_reg_n_0_[3]
    SLICE_X61Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.828 r  cd13/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.828    cd13/counter_reg[0]_i_1_n_4
    SLICE_X61Y32         FDRE                                         r  cd13/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.856     1.983    cd13/clk_IBUF_BUFG
    SLICE_X61Y32         FDRE                                         r  cd13/counter_reg[3]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X61Y32         FDRE (Hold_fdre_C_D)         0.105     1.576    cd13/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cd13/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd13/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.589     1.472    cd13/clk_IBUF_BUFG
    SLICE_X61Y33         FDRE                                         r  cd13/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  cd13/counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.718    cd13/counter_reg_n_0_[4]
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.833 r  cd13/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.833    cd13/counter_reg[4]_i_1_n_7
    SLICE_X61Y33         FDRE                                         r  cd13/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.857     1.984    cd13/clk_IBUF_BUFG
    SLICE_X61Y33         FDRE                                         r  cd13/counter_reg[4]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X61Y33         FDRE (Hold_fdre_C_D)         0.105     1.577    cd13/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cd13/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd13/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.590     1.473    cd13/clk_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  cd13/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  cd13/counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.719    cd13/counter_reg_n_0_[8]
    SLICE_X61Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.834 r  cd13/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.834    cd13/counter_reg[8]_i_1_n_7
    SLICE_X61Y34         FDRE                                         r  cd13/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.858     1.985    cd13/clk_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  cd13/counter_reg[8]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X61Y34         FDRE (Hold_fdre_C_D)         0.105     1.578    cd13/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cd13/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd13/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.590     1.473    cd13/clk_IBUF_BUFG
    SLICE_X61Y35         FDRE                                         r  cd13/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  cd13/counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.719    cd13/counter_reg_n_0_[12]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.834 r  cd13/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.834    cd13/counter_reg[12]_i_1_n_7
    SLICE_X61Y35         FDRE                                         r  cd13/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.859     1.986    cd13/clk_IBUF_BUFG
    SLICE_X61Y35         FDRE                                         r  cd13/counter_reg[12]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X61Y35         FDRE (Hold_fdre_C_D)         0.105     1.578    cd13/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cd13/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd13/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.589     1.472    cd13/clk_IBUF_BUFG
    SLICE_X61Y33         FDRE                                         r  cd13/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  cd13/counter_reg[6]/Q
                         net (fo=1, routed)           0.109     1.723    cd13/counter_reg_n_0_[6]
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.834 r  cd13/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    cd13/counter_reg[4]_i_1_n_5
    SLICE_X61Y33         FDRE                                         r  cd13/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.857     1.984    cd13/clk_IBUF_BUFG
    SLICE_X61Y33         FDRE                                         r  cd13/counter_reg[6]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X61Y33         FDRE (Hold_fdre_C_D)         0.105     1.577    cd13/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X62Y36   BCD_reg[0][3]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X65Y36   BCD_reg[1][0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X64Y37   BCD_reg[1][1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X64Y38   BCD_reg[1][2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X63Y37   BCD_reg[1][3]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X65Y36   BCD_reg[2][0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X65Y36   BCD_reg[2][1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X62Y36   BCD_reg[2][2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X65Y36   BCD_reg[2][3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X62Y36   BCD_reg[0][3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X65Y36   BCD_reg[1][0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y37   BCD_reg[1][1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y38   BCD_reg[1][2]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X63Y37   BCD_reg[1][3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X65Y36   BCD_reg[2][0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X65Y36   BCD_reg[2][1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X62Y36   BCD_reg[2][2]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X65Y36   BCD_reg[2][3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X65Y36   BCD_reg[3][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   cd13/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   cd13/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   cd13/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   cd13/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y32   cd13/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y32   cd13/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y32   cd13/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   cd13/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   cd13/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   cd13/counter_reg[6]/C



