
---------- Begin Simulation Statistics ----------
final_tick                               109455992000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 135310                       # Simulator instruction rate (inst/s)
host_mem_usage                                 658944                       # Number of bytes of host memory used
host_op_rate                                   148060                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   739.05                       # Real time elapsed on the host
host_tick_rate                              148104309                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109423148                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.109456                       # Number of seconds simulated
sim_ticks                                109455992000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109423148                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.094560                       # CPI: cycles per instruction
system.cpu.discardedOps                        458175                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         1917458                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.913609                       # IPC: instructions per cycle
system.cpu.numCycles                        109455992                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72978378     66.69%     66.69% # Class of committed instruction
system.cpu.op_class_0::IntMult                 567877      0.52%     67.21% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241132      0.22%     67.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154494      0.14%     67.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120566      0.11%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44506      0.04%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166276      0.15%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::MemRead               20628136     18.85%     86.73% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14521783     13.27%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109423148                       # Class of committed instruction
system.cpu.tickCycles                       107538534                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7465                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         19253                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1038                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        25286                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          247                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        51297                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            255                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20470098                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16411238                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81051                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8728323                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8726914                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.983857                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1049839                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                325                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433634                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             299769                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133865                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1172                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     34642112                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34642112                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34645408                       # number of overall hits
system.cpu.dcache.overall_hits::total        34645408                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        31637                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          31637                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        31684                       # number of overall misses
system.cpu.dcache.overall_misses::total         31684                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2310943000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2310943000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2310943000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2310943000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34673749                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34673749                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34677092                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34677092                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000912                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000912                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000914                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000914                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73045.579543                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73045.579543                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72937.223835                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72937.223835                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        22518                       # number of writebacks
system.cpu.dcache.writebacks::total             22518                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         5880                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5880                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5880                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5880                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        25757                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25757                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        25780                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25780                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1792946000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1792946000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1793890000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1793890000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000743                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000743                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000743                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000743                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 69610.047754                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69610.047754                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 69584.561676                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69584.561676                       # average overall mshr miss latency
system.cpu.dcache.replacements                  25268                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20459554                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20459554                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        16766                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         16766                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    643973000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    643973000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20476320                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20476320                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000819                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000819                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 38409.459621                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38409.459621                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1235                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1235                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        15531                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15531                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    568333000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    568333000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000758                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000758                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 36593.458245                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36593.458245                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14182558                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14182558                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        14871                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        14871                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1666970000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1666970000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14197429                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14197429                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001047                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001047                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 112095.353372                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 112095.353372                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4645                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4645                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10226                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10226                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1224613000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1224613000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000720                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000720                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 119754.840602                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 119754.840602                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3296                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3296                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           47                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           47                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3343                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3343                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.014059                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.014059                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           23                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           23                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       944000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       944000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.006880                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.006880                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 41043.478261                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 41043.478261                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89006                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89006                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89006                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89006                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89006                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89006                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 109455992000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.617608                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34849200                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             25780                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1351.792087                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.617608                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995347                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995347                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          148                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          331                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          69735988                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         69735988                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 109455992000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 109455992000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 109455992000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49393680                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17137716                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9761301                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     26458867                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         26458867                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     26458867                       # number of overall hits
system.cpu.icache.overall_hits::total        26458867                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          238                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            238                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          238                       # number of overall misses
system.cpu.icache.overall_misses::total           238                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     27768000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27768000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     27768000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27768000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     26459105                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     26459105                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     26459105                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     26459105                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 116672.268908                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 116672.268908                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 116672.268908                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 116672.268908                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           11                       # number of writebacks
system.cpu.icache.writebacks::total                11                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          238                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          238                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          238                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          238                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     27292000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     27292000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     27292000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     27292000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 114672.268908                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 114672.268908                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 114672.268908                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 114672.268908                       # average overall mshr miss latency
system.cpu.icache.replacements                     11                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     26458867                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        26458867                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          238                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           238                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     27768000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27768000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     26459105                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     26459105                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 116672.268908                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 116672.268908                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          238                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          238                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     27292000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     27292000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 114672.268908                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 114672.268908                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 109455992000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           226.827761                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            26459105                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               238                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          111172.710084                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   226.827761                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.443023                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.443023                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          227                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          227                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.443359                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          52918448                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         52918448                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 109455992000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 109455992000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 109455992000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 109455992000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109423148                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   10                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                14211                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14221                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  10                       # number of overall hits
system.l2.overall_hits::.cpu.data               14211                       # number of overall hits
system.l2.overall_hits::total                   14221                       # number of overall hits
system.l2.demand_misses::.cpu.inst                228                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              11569                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11797                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               228                       # number of overall misses
system.l2.overall_misses::.cpu.data             11569                       # number of overall misses
system.l2.overall_misses::total                 11797                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     26296000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1415899000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1442195000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     26296000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1415899000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1442195000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              238                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            25780                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                26018                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             238                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           25780                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               26018                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.957983                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.448759                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.453417                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.957983                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.448759                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.453417                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 115333.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 122387.328205                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 122250.996016                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 115333.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 122387.328205                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 122250.996016                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                7423                       # number of writebacks
system.l2.writebacks::total                      7423                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           228                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         11565                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11793                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          228                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        11565                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11793                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     21736000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1184188000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1205924000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     21736000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1184188000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1205924000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.957983                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.448604                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.453263                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.957983                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.448604                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.453263                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 95333.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 102394.120190                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102257.610447                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 95333.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 102394.120190                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102257.610447                       # average overall mshr miss latency
system.l2.replacements                           7707                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        22518                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            22518                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        22518                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        22518                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           10                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               10                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           10                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           10                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            8                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             8                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               517                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   517                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            9709                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9709                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1182961000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1182961000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         10226                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10226                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.949443                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.949443                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 121841.693274                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 121841.693274                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         9709                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9709                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    988781000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    988781000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.949443                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.949443                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 101841.693274                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 101841.693274                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          228                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              228                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     26296000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     26296000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          238                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            238                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.957983                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.957983                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 115333.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 115333.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          228                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          228                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     21736000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     21736000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.957983                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.957983                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 95333.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 95333.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         13694                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13694                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1860                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1860                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    232938000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    232938000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        15554                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         15554                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.119583                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.119583                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 125235.483871                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 125235.483871                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1856                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1856                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    195407000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    195407000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.119326                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.119326                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 105283.943966                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105283.943966                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 109455992000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3922.659676                       # Cycle average of tags in use
system.l2.tags.total_refs                       50247                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     11803                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.257138                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.542523                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        21.225643                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3897.891510                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000865                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.951634                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.957681                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          705                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3324                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    212839                       # Number of tag accesses
system.l2.tags.data_accesses                   212839                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 109455992000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     29692.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       912.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     46222.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004697118750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1478                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1478                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               94303                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              28229                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       11793                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       7423                       # Number of write requests accepted
system.mem_ctrls.readBursts                     47172                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    29692                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     38                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.71                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 47172                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                29692                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   11649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1478                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.884980                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.372580                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    435.359239                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         1477     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1478                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1478                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.073748                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.059834                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.767026                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                9      0.61%      0.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      0.41%      1.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      0.41%      1.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1414     95.67%     97.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.07%     97.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               42      2.84%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1478                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3019008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1900288                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     27.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     17.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  109454988000                       # Total gap between requests
system.mem_ctrls.avgGap                    5696033.93                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        58368                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2958208                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1898816                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 533255.410996594816                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 27026460.095487508923                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 17347757.443923216313                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          912                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        46260                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        29692                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     33265000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   2007389750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2304123908000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     36474.78                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     43393.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  77600832.14                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        58368                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2960640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3019008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        58368                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        58368                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1900288                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1900288                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          228                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        11565                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          11793                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         7423                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          7423                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       533255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     27048679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         27581934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       533255                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       533255                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     17361206                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        17361206                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     17361206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       533255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     27048679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        44943140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                47134                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               29669                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2984                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2908                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2924                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2980                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2892                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2988                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2732                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2881                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3084                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2916                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2936                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3089                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2932                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         3012                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2912                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2964                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1892                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1812                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1856                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1816                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1789                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1956                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1708                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1816                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2020                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1812                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1844                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1964                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1788                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1936                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1780                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1880                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1156892250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             235670000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         2040654750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                24544.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           43294.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               37067                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              24845                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            78.64                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.74                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        14890                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   330.096441                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   291.291240                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   192.600439                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          537      3.61%      3.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          389      2.61%      6.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        10908     73.26%     79.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          193      1.30%     80.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1670     11.22%     91.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          126      0.85%     92.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          464      3.12%     95.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          132      0.89%     96.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          471      3.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        14890                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3016576                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1898816                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               27.559716                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               17.347757                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.35                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               80.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 109455992000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        52543260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        27923610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      166283460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      76446900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 8639994480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   9887026770                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  33705183840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   52555402320                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   480.150985                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  87512289500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3654820000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  18288882500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        53778480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        28583940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      170253300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      78425280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 8639994480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   9990258330                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  33618252000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   52579545810                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   480.371562                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  87284158000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3654820000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  18517014000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 109455992000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2084                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         7423                       # Transaction distribution
system.membus.trans_dist::CleanEvict               37                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9709                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9709                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2084                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        31046                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  31046                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4919296                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4919296                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             11793                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   11793    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               11793                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 109455992000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           138021000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          205930500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             15792                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        29941                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           11                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3034                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10226                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10226                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           238                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        15554                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          487                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        76828                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 77315                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        63744                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     12364288                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               12428032                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7707                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1900288                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            33725                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.038784                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.194308                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  32425     96.15%     96.15% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1292      3.83%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              33725                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 109455992000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          231529000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2142000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         232023996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
