<root><simulation><result_generated_time />2023-05-16 18:12:01<layer><layer_spec />{'B': 1, 'K': 24, 'C': 512, 'OY': 25, 'OX': 25, 'IY': 75, 'IX': 75, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />69120000<total_data_size_element />{'W': 110592, 'I': 2880000, 'O': 15000}<total_data_reuse />{'W': 625, 'I': 24.0, 'O': 4608}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />29/31</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [128, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 4), ('K', 8)], [('C', 32)]], [], []]<I />[[[('K', 8)], []], [[('C', 4)], [('C', 32)]], [], []]<O />[[[('C', 4)], [('C', 32)]], [[('K', 8)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 5), ('OX', 5), ('K', 3), ('OX', 5), ('OY', 5)], [('FY', 3), ('FX', 3), ('C', 4)], []]<I />[[('OY', 5), ('OX', 5), ('K', 3)], [('OX', 5), ('OY', 5), ('FY', 3), ('FX', 3), ('C', 4)], []]<O />[[('OY', 5)], [('OX', 5), ('K', 3), ('OX', 5), ('OY', 5), ('FY', 3), ('FX', 3), ('C', 4)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 625, 1, 1], 'I': [8.0, 3.0, 1.0, 1.0], 'O': [128.0, 1, 36, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [24, 884736, 884736], 'I': [200, 23040000, 23040000], 'O': [40, 120000, 120000], 'O_partial': [40, 120000, 0], 'O_final': [0, 0, 120000]}<actual_mem_utilization_individual />{'W': [0.05, 0.03, 0.0], 'I': [0.39, 0.69, 0.0], 'O': [0.08, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.05, 0.72, 0.0], 'I': [0.39, 0.72, 0.0], 'O': [0.08, 0.72, 0.0]}<effective_mem_size_bit />{'W': [24, 294912, 884736], 'I': [200, 5760000, 23040000], 'O': [8, 120000, 120000], 'O_partial': [8, 120000, 0], 'O_final': [0, 0, 120000]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 128, 1, 1], 'O': [1024, 8, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [128, 128, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [128.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[2764800, 110592], [110592, 110592], [110592, 0]]<I />[[8640000, 2880000], [2880000, 2880000], [2880000, 0]]<O />[[(525000, 540000), (540000, 525000)], [(525000, 540000), (15000, 0)], [(0, 15000), (0, 0)]]<O_partial />[[(525000, 540000), (540000, 525000)], [(525000, 540000), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (15000, 0)], [(0, 15000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[345600, 13824], [1728, 1728], [432, 0]]<I />[[1080000, 360000], [45000, 45000], [11250, 0]]<O />[[(65625, 67500), (67500, 65625)], [(8203, 8438), (234, 0)], [(0, 59), (0, 0)]]<O_partial />[([65625, 67500], [67500, 65625]), ([8203, 8438], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [234, 0]), ([0, 59], [0, 0])]</mem_access_count_word><mac_count><active />69120000<idle />0</mac_count></basic_info><energy><total_energy />151123598.4<mem_energy_breakdown><W />[121.2, 342.5, 575.4]<I />[494.1, 8918.4, 14983.3]<O />[93.3, 1672.2, 78.0]</mem_energy_breakdown><MAC_energy><active_MAC />151096320.0<idle_MAC />0.0<total />151096320.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5907<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.5907<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />114276<latency_cycle_without_data_loading />67500<ideal_computing_cycle />67500<data_loading><load_cycle_total />46776<load_cycle_individual />{'W': [48, 1728, 0], 'I': [50, 45000, 0]}<load_cycle_combined />{'W': 1728, 'I': 45000}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-67499], [-65625, -63945], [-67500, -67500]], 'I': [[-67499], [-64728, -22475], [-67500, -67500]], 'O': [[-67500], [-54000, -54000], [-67266, -67441]]}<mem_stall_cycle_shared />{'W': [[-67499], [-65625, 0], [0, 0]], 'I': [[-67499], [-64728, 0], [0, 0]], 'O': [[-67500], [-54000, -54000], [-67266, -67441]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [24, 884736, 884736], 'I': [200, 23040000, 23040000], 'O': [40, 120000, 120000], 'O_partial': [40, 120000, 0], 'O_final': [0, 0, 120000]}<data_size_each_level_total />{'W': [24576, 884736, 884736], 'I': [25600, 23040000, 23040000], 'O': [320, 120000, 120000]}<loop_cycles_each_level />{'W': [1875, 67500, 67500], 'I': [75, 67500, 67500], 'O': [5, 67500, 67500]}<top_ir_loop_size />{'W': [25, 1, 1], 'I': [3, 1, 1], 'O': [1, 36, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [13.1, 13.1], [13.1, 13.1]], 'I': [[8.0, 2.7], [341.3, 341.3], [341.3, 341.3]], 'O': [[8.0, 8.0], [64.0, 1.8], [1.8, 1.8]]}<req_inst_mem_bw />{'W': [[8.0, 0.3], [327.7, 13.1], [13.1, 13.1]], 'I': [[8.0, 8.0], [1024.0, 341.3], [341.3, 341.3]], 'O': [[8.0, 8.0], [64.0, 64.0], [64.0, 1.8]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [13.1, 13.1], [13.1, 0]], 'I': [[8.0, 2.7], [341.3, 341.3], [341.3, 0]], 'O': [[8.0, 8.0], [64.0, 1.8], [1.8, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [420.2, 418.4], [354.4, 1.8]], 'I': [[8.0, 2.7], [420.2, 418.4], [354.4, 1.8]], 'O': [[8.0, 8.0], [420.2, 418.4], [354.4, 1.8]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 67500], [1875, 1875, 36], [67500, 67500, 1]], 'I': [[1, 1, 67500], [75, 75, 900], [67500, 67500, 1]], 'O': [[1, 1, 67500], [5, 5, 13500], [67500, 67500, 1]]}<trans_time_real />{'W': [[0, 1, 67500], [[0, 1875, 36], [48, 1875, 36]], [[1728, 67500, 1], [432, 67500, 1]]], 'I': [[0, 1, 67500], [[3, 75, 900], [50, 75, 900]], [[45000, 67500, 1], [11250, 67500, 1]]], 'O': [[0, 1, 67500], [[1, 5, 13500], [1, 5, 13500]], [[234, 67500, 1], [59, 67500, 1]]]}<single_stall_cycle />{'W': [[-1], [-1875, -1827], [-65772, -67068]], 'I': [[-1], [-72, -25], [-22500, -56250]], 'O': [[-1], [-4, -4], [-67266, -67441]]}<single_stall_count />{'W': [67499, 35, 0], 'I': [67499, 899, 0], 'O': [67500, 13500, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [234, 0]}, 1: {'W': [1680, 0], 'I': [44950, 0], 'O': [13500, 234]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-67500, -67500], [-67266, -67500]], 1: [[-7370, -67500], [-54000, -67266]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1</simulation></root>