/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [20:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_11z;
  wire [10:0] celloutsig_0_12z;
  wire [9:0] celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire [10:0] celloutsig_0_21z;
  wire [4:0] celloutsig_0_25z;
  wire [5:0] celloutsig_0_26z;
  wire [7:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_31z;
  wire [2:0] celloutsig_0_37z;
  reg [6:0] celloutsig_0_3z;
  wire [14:0] celloutsig_0_40z;
  wire [5:0] celloutsig_0_4z;
  wire [8:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_61z;
  reg [6:0] celloutsig_0_62z;
  wire [6:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [17:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire [16:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire [19:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire [8:0] celloutsig_1_13z;
  wire [19:0] celloutsig_1_14z;
  wire [10:0] celloutsig_1_15z;
  wire [37:0] celloutsig_1_16z;
  wire [18:0] celloutsig_1_17z;
  wire [13:0] celloutsig_1_18z;
  wire [22:0] celloutsig_1_19z;
  wire [30:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_3z;
  wire [10:0] celloutsig_1_4z;
  reg [2:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_3z[5:0] % { 1'h1, celloutsig_0_2z[6:2] };
  assign celloutsig_0_61z = celloutsig_0_3z[4:1] % { 1'h1, celloutsig_0_40z[13:11] };
  assign celloutsig_1_3z = celloutsig_1_1z[30:28] % { 1'h1, celloutsig_1_0z[10:9] };
  assign celloutsig_1_4z = celloutsig_1_1z[27:17] % { 1'h1, in_data[117:108] };
  assign celloutsig_1_7z = 6'h3f % { 1'h1, celloutsig_1_1z[13:9] };
  assign celloutsig_1_8z = celloutsig_1_0z[5:2] % { 1'h1, celloutsig_1_3z };
  assign celloutsig_1_16z = { celloutsig_1_11z[17:2], celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_13z } % { 1'h1, celloutsig_1_14z[18:2], celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_17z[15:1], celloutsig_1_8z, celloutsig_1_8z } % { 1'h1, celloutsig_1_15z[7:2], celloutsig_1_7z, celloutsig_1_9z };
  assign celloutsig_0_9z = { celloutsig_0_0z[5:4], celloutsig_0_1z } % { 1'h1, celloutsig_0_2z[6:2] };
  assign celloutsig_0_11z = { in_data[28:27], celloutsig_0_3z } % { 1'h1, celloutsig_0_0z[14:7] };
  assign celloutsig_0_1z = in_data[25:22] % { 1'h1, in_data[28:26] };
  assign celloutsig_0_25z = celloutsig_0_5z[4:0] % { 1'h1, celloutsig_0_8z[5:2] };
  assign celloutsig_0_26z = celloutsig_0_19z % { 1'h1, in_data[19:15] };
  assign celloutsig_0_37z = celloutsig_0_26z[3:1] ~^ celloutsig_0_31z[2:0];
  assign celloutsig_0_5z = celloutsig_0_0z[15:7] ~^ in_data[20:12];
  assign celloutsig_0_6z = celloutsig_0_2z[6:0] ~^ { in_data[65], celloutsig_0_4z };
  assign celloutsig_1_6z = celloutsig_1_0z[16:12] ~^ { celloutsig_1_1z[21:20], celloutsig_1_3z };
  assign celloutsig_1_9z = { celloutsig_1_3z[2], celloutsig_1_3z, celloutsig_1_7z } ~^ celloutsig_1_4z[9:0];
  assign celloutsig_1_11z = { celloutsig_1_9z[7:5], celloutsig_1_0z } ~^ in_data[176:157];
  assign celloutsig_1_12z = celloutsig_1_11z[18:14] ~^ in_data[122:118];
  assign celloutsig_1_17z = { celloutsig_1_15z[9:0], celloutsig_1_10z } ~^ { celloutsig_1_12z[3:2], celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_1_18z = celloutsig_1_1z[23:10] ~^ celloutsig_1_16z[17:4];
  assign celloutsig_0_12z = { celloutsig_0_11z[6:4], celloutsig_0_1z, celloutsig_0_1z } ~^ { celloutsig_0_5z[8:7], celloutsig_0_5z };
  assign celloutsig_0_19z = celloutsig_0_3z[5:0] ~^ celloutsig_0_2z[6:1];
  assign celloutsig_0_20z = { celloutsig_0_11z[4:2], celloutsig_0_9z } ~^ celloutsig_0_5z;
  assign celloutsig_0_21z = { celloutsig_0_8z[4:3], celloutsig_0_20z } ~^ celloutsig_0_8z[11:1];
  assign celloutsig_0_2z = celloutsig_0_0z[7:0] ~^ in_data[93:86];
  assign celloutsig_0_31z = celloutsig_0_7z ~^ celloutsig_0_25z[4:1];
  assign celloutsig_0_0z = in_data[32:12] ^ in_data[58:38];
  assign celloutsig_0_40z = { in_data[17:9], celloutsig_0_9z } ^ { celloutsig_0_17z[9:8], celloutsig_0_37z, celloutsig_0_18z };
  assign celloutsig_1_0z = in_data[159:143] ^ in_data[169:153];
  assign celloutsig_1_1z = in_data[180:150] ^ { celloutsig_1_0z[16:3], celloutsig_1_0z };
  assign celloutsig_0_7z = in_data[94:91] ^ celloutsig_0_2z[5:2];
  assign celloutsig_1_13z = celloutsig_1_0z[10:2] ^ celloutsig_1_11z[14:6];
  assign celloutsig_1_14z = { in_data[107:100], celloutsig_1_5z, celloutsig_1_10z } ^ celloutsig_1_11z;
  assign celloutsig_1_15z = { in_data[166:162], celloutsig_1_7z } ^ in_data[174:164];
  assign celloutsig_0_8z = { celloutsig_0_3z[5:4], celloutsig_0_6z, celloutsig_0_5z } ^ { in_data[95:86], celloutsig_0_2z };
  assign celloutsig_0_17z = { celloutsig_0_1z[0], celloutsig_0_11z } ^ { celloutsig_0_12z[2:1], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_18z = { celloutsig_0_1z[3:1], celloutsig_0_3z } ^ celloutsig_0_12z[10:1];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_3z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_3z = { in_data[87:85], celloutsig_0_1z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_62z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_62z = celloutsig_0_21z[8:2];
  always_latch
    if (clkin_data[64]) celloutsig_1_5z = 3'h0;
    else if (!clkin_data[32]) celloutsig_1_5z = celloutsig_1_1z[3:1];
  assign celloutsig_1_10z[0] = ~ celloutsig_1_0z[4];
  assign celloutsig_1_10z[1] = ~ celloutsig_1_0z[5];
  assign celloutsig_1_10z[2] = ~ celloutsig_1_0z[6];
  assign celloutsig_1_10z[3] = ~ celloutsig_1_0z[7];
  assign celloutsig_1_10z[4] = ~ celloutsig_1_0z[8];
  assign celloutsig_1_10z[5] = ~ celloutsig_1_0z[9];
  assign celloutsig_1_10z[8:6] = celloutsig_1_0z[12:10] ^ celloutsig_1_9z[3:1];
  assign { out_data[141:128], out_data[118:96], out_data[35:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_61z, celloutsig_0_62z };
endmodule
