#ifndef PANEL_BOE_ILI7838E_H
#define PANEL_BOE_ILI7838E_H

enum MODE_ID {
	FHD_SDC60 = 0,
	FHD_SDC90 = 1,
	FHD_SDC120 = 2,
};

enum PANEL_ES {
	ES_EVB = 1,
	ES_T0 = 2,
	ES_EVT = 3,
	ES_DVT = 4,
	ES_PVT = 5,
};

#define REGFLAG_CMD       0xFFFA
#define REGFLAG_DELAY       0xFFFC
#define REGFLAG_UDELAY  0xFFFB
#define REGFLAG_END_OF_TABLE    0xFFFD

struct LCM_setting_table {
	unsigned int cmd;
	unsigned int count;
	unsigned char para_list[128];
};

static struct LCM_setting_table lcm_suspend_setting[] = {
    {REGFLAG_CMD, 1, {0x28}},
    {REGFLAG_DELAY, 23, {} },
    {REGFLAG_CMD, 1, {0x10}},
    {REGFLAG_DELAY, 125, {} },
};

#ifdef LCM_SET_DISPLAY_ON_DELAY
/* to reduce init time, we move 120ms delay to lcm_set_display_on() !! */
static struct LCM_setting_table set_display_on[] = {
	{REGFLAG_CMD, 1, {0x29}},
    {REGFLAG_DELAY, 100, {} }, //Delay 100ms
};
#endif

/* ------------------------- initial code start------------------------- */
static struct LCM_setting_table init_setting_60Hz[] = {
	/* last 1 bit esd check-burn code */
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x06}},
	{REGFLAG_CMD, 2, {0xC6, 0x01}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x08}},
	{REGFLAG_CMD, 2, {0xD2, 0x05}},
	{REGFLAG_CMD, 9, {0xED, 0xFF,0xFF,0xFF,0xF7,0xFF,0xFF,0xBF,0xFF}},
	{REGFLAG_CMD, 9, {0xEE, 0xFE,0xEF,0xC1,0xE0,0x00,0xC0,0x01,0x00}},
	/* open CRC_V line esd */
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x02}},
	{REGFLAG_CMD, 2, {0xF8, 0x01}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x20}},
	{REGFLAG_CMD, 2, {0xB3, 0x50}},
	{REGFLAG_CMD, 2, {0xB5, 0x03}},
	/* OTP dont reload */
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x08}},
	{REGFLAG_CMD, 2, {0xC8, 0x60}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x06}},
	{REGFLAG_CMD, 2, {0x96, 0x90}},
	/* DSC SETTING 10Bit 3.75 v1.1 */
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x07}},
	{REGFLAG_CMD, 2, {0x8A, 0x01}},
	{REGFLAG_CMD, 3, {0x8B, 0x11, 0xE0}},
	{REGFLAG_CMD, 100, {0x81, 0x00, 0x00, 0x00, 0x00, 0x00, 0x11, 0x00, 0x00, 0xab, \
                        0x30, 0x80, 0x09, 0x6c, 0x04, 0x38, 0x00, 0x0c, 0x02, 0x1c, \
                        0x02, 0x1c, 0x02, 0x00, 0x02, 0x0e, 0x00, 0x20, 0x01, 0x1f, \
                        0x00, 0x07, 0x00, 0x0c, 0x08, 0xbb, 0x08, 0x7a, 0x18, 0x00, \
                        0x10, 0xf0, 0x07, 0x10, 0x20, 0x00, 0x06, 0x0f, 0x0f, 0x33, \
                        0x0e, 0x1c, 0x2a, 0x38, 0x46, 0x54, 0x62, 0x69, 0x70, 0x77, \
                        0x79, 0x7b, 0x7d, 0x7e, 0x02, 0x02, 0x22, 0x00, 0x2a, 0x40, \
                        0x2a, 0xbe, 0x3a, 0xfc, 0x3a, 0xfa, 0x3a, 0xf8, 0x3b, 0x38, \
                        0x3b, 0x78, 0x3b, 0xb6, 0x4b, 0xb6, 0x4b, 0xf4, 0x4b, 0xf4, \
                        0x6c, 0x34, 0x84, 0x74, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}},
	/* SPI SETTING 51m HZ */
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x20}},
	{REGFLAG_CMD, 2, {0xE2, 0x01}},
	{REGFLAG_CMD, 2, {0xE3, 0x00}},
        /* Frequence Transition 60Hz */
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x2D}},
	{REGFLAG_CMD, 2, {0xD0, 0x50}},
	{REGFLAG_CMD, 2, {0x81, 0x02}},
	/* OD on */
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x49}},
	{REGFLAG_CMD, 11, {0x80, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}},
	{REGFLAG_CMD, 11, {0x81, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}},
	{REGFLAG_CMD, 11, {0x82, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}},
	{REGFLAG_CMD, 2, {0x83, 0xFF}},
	{REGFLAG_CMD, 2, {0x84, 0xFF}},
	{REGFLAG_CMD, 2, {0x85, 0xFF}},
	{REGFLAG_CMD, 2, {0x86, 0x3F}},
	{REGFLAG_CMD, 18, {0x87, 0x00,0x00,0x00,0x00,0x00,0x00,0x00, 0x00,0x00,0x00,0x11,0x11,0x11,0x11, 0x11,0x00,0x00}},
	{REGFLAG_CMD, 18, {0x88, 0x00,0x00,0x00,0x00,0x00,0x00,0x00, 0x00,0x00,0x00,0x11,0x11,0x11,0x11, 0x11,0x00,0x00}},
	{REGFLAG_CMD, 18, {0x89, 0x00,0x00,0x00,0x00,0x00,0x00,0x00, 0x00,0x00,0x00,0x11,0x11,0x11,0x11, 0x11,0x00,0x00}},
	{REGFLAG_CMD, 5, {0x93, 0x00,0x00,0xEE,0x01}},
	{REGFLAG_CMD, 5, {0x94, 0x5D,0x04,0x1C,0x05}},
	{REGFLAG_CMD, 5, {0x95, 0x47,0x07,0x01,0x0A}},
	{REGFLAG_CMD, 5, {0x96, 0xBB,0x0D,0xFE,0x0F}},
	{REGFLAG_CMD, 5, {0x97, 0xFF,0x0F,0xFF,0x1F}},
	{REGFLAG_CMD, 13, {0x90, 0x00,0x08,0x10,0x20,0x40,0x80,0xC0, 0xE0,0x00,0x00,0x00,0x01}},
	{REGFLAG_CMD, 13, {0x91, 0x00,0x08,0x10,0x20,0x40,0x80,0xC0, 0xE0,0x00,0x00,0x00,0x01}},
	{REGFLAG_CMD, 13, {0x92, 0x00,0x08,0x10,0x20,0x40,0x80,0xC0, 0xE0,0x00,0x00,0x00,0x01}},
	{REGFLAG_CMD, 5, {0x98,0x01,0x00,0xEF,0x01}},
	{REGFLAG_CMD, 5, {0x99, 0x5D,0x04,0x1B,0x05}},
	{REGFLAG_CMD, 5, {0x9A, 0x47,0x07,0x01,0x0A}},
	{REGFLAG_CMD, 5, {0x9B, 0xBB,0x0D,0xFE,0x0F}},
	{REGFLAG_CMD, 3, {0x9C, 0xFF, 0x0F}},
	{REGFLAG_CMD, 17, {0xA0,0x04,0x04,0x04,0x04,0x04,0xEC,0xFA,0xFE,0xFF,0x00,0x1F,0x6F,0x7F,0x03,0x03,0x03}},
	{REGFLAG_CMD, 17, {0xA1, 0x03,0x03,0x00,0x1F,0x7F,0x7F,0x00, 0x05,0x04,0x05,0x04,0x00,0x04,0x3F, 0x3F,0x1F}},
	{REGFLAG_CMD, 17, {0xA2,0x02,0x03,0x03,0x03,0x00,0x04,0x0F,0x06,0xFE,0x03,0x03,0x03,0x03,0x00,0x04,0x07}},
	{REGFLAG_CMD, 17, {0xA3, 0x02,0x01,0x03,0x03,0x03,0x03,0x00, 0x04,0x02,0x02,0x04,0x04,0x04,0x04, 0x04,0x00}},
	{REGFLAG_CMD, 18, {0xA4, 0x03,0x03,0x01,0x05,0x05,0x05,0x05, 0x05,0x00,0x03,0x03,0x01,0x05,0x05, 0x05,0x05,0x05}},
	{REGFLAG_CMD, 17, {0xA5, 0x04,0x04,0x04,0x04,0x04,0x01,0x01, 0x01,0x11,0x00,0x04,0x10,0x20,0x04, 0x03,0x03}},
	{REGFLAG_CMD, 17, {0xA6, 0x03,0x03,0x00,0x09,0x08,0x09,0x05, 0x05,0x05,0x05,0x05,0x00,0x04,0x09, 0x09,0x05}},
	{REGFLAG_CMD, 17, {0xA7, 0x03,0x03,0x03,0x02,0x00,0x04,0x02, 0x02,0x04,0x03,0x03,0x03,0x03,0x00, 0x04,0x04}},
	{REGFLAG_CMD, 17, {0xA8, 0x04,0x04,0x04,0x03,0x03,0x03,0x00, 0x04,0x02,0x02,0x04,0x04,0x04,0x04, 0x04,0x00}},
	{REGFLAG_CMD, 18, {0xA9, 0x03,0x02,0x04,0x05,0x05,0x05,0x05, 0x05,0x00,0x03,0x02,0x04,0x05,0x05, 0x05,0x05,0x05}},
	{REGFLAG_CMD, 17, {0xAA, 0x04,0x04,0x04,0x04,0x04,0x01,0xFA, 0xF3,0xF3,0x00,0x04,0x08,0x50,0x03, 0x03,0x03}},
	{REGFLAG_CMD, 17, {0xAB, 0x03,0x03,0x00,0x09,0x09,0x08,0x05, 0x05,0x04,0x04,0x04,0x00,0x04,0x09, 0x08,0x01}},
	{REGFLAG_CMD, 17, {0xAC,0x02,0x03,0x03,0x03,0x00,0x04,0x0F,0x08,0x03,0x03,0x03,0x03,0x03,0x00,0x04,0x04}},
	{REGFLAG_CMD, 17, {0xAD, 0x00,0x03,0x03,0x03,0x04,0x03,0x00, 0x04,0x00,0x00,0x04,0x04,0x04,0x04, 0x04,0x00}},
	{REGFLAG_CMD, 18, {0xAE, 0x03,0x02,0x05,0x05,0x05,0x05,0x04, 0x04,0x00,0x03,0x02,0x05,0x05,0x05, 0x05,0x04,0x04}},
	{REGFLAG_CMD, 2, {0xD5, 0x29}},
	{REGFLAG_CMD, 2, {0xD4, 0x93}},
	{REGFLAG_CMD, 13, {0x8A, 0x00,0x08,0x10,0x20,0x40,0x80,0xC0, 0xE0,0x00,0x00,0x00,0x01}},
	{REGFLAG_CMD, 13, {0x8B, 0x00,0x08,0x10,0x20,0x40,0x80,0xC0, 0xE0,0x00,0x00,0x00,0x01}},
	{REGFLAG_CMD, 13, {0x8C, 0x00,0x08,0x10,0x20,0x40,0x80,0xC0, 0xE0,0x00,0x00,0x00,0x01}},
	{REGFLAG_CMD, 19, {0xB0, 0xF4,0xF8,0x00,0xD8,0x01,0x00,0x06, 0x06,0x04,0x03,0x1A,0x14,0x12,0x0D, 0x08,0x30,0x2A,0x26}},
	{REGFLAG_CMD, 19, {0xB1, 0x21,0x16,0x0A,0x3B,0x32,0x33,0x2B, 0x20,0x11,0x05,0x4E,0x31,0x43,0x39, 0x2C,0x1A,0x0D,0x05}},
	{REGFLAG_CMD, 19, {0xB2, 0x00,0x00,0x00,0x00,0x00,0x00,0x00, 0x00,0x00,0x00,0x00,0x00,0x00,0x00, 0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 19, {0xB3, 0x00,0x00,0x00,0x00,0x00,0x00,0x00, 0x00,0x00,0x00,0x00,0x00,0x00,0x00, 0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 19, {0xB4, 0x0C,0x10,0x00,0x05,0x01,0x01,0x0A, 0x06,0x05,0x03,0x1C,0x13,0x11,0x0D, 0x08,0x32,0x28,0x25}},
	{REGFLAG_CMD, 19, {0xB5, 0x1F,0x16,0x0A,0x42,0x36,0x31,0x29, 0x20,0x11,0x05,0x5C,0x46,0x3F,0x37, 0x2C,0x1A,0x0C,0x06}},
	{REGFLAG_CMD, 19, {0xB6, 0x00,0x00,0x00,0x00,0x00,0x00,0x00, 0x00,0x00,0x00,0x00,0x00,0x00,0x00, 0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 19, {0xB7, 0x00,0x00,0x00,0x00,0x00,0x00,0x00, 0x00,0x00,0x00,0x00,0x00,0x00,0x00, 0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 19, {0xB8, 0xF0,0xF2,0x00,0xF8,0x02,0x01,0x0A, 0x06,0x05,0x03,0x1F,0x18,0x16,0x10, 0x09,0x36,0x30,0x30}},
	{REGFLAG_CMD, 19, {0xB9, 0x28,0x1C,0x0C,0x3C,0x36,0x40,0x36, 0x28,0x16,0x07,0x3F,0x30,0x54,0x45, 0x35,0x21,0x10,0x08}},
	{REGFLAG_CMD, 19, {0xBA, 0x00,0x00,0x00,0x00,0x00,0x00,0x00, 0x00,0x00,0x00,0x00,0x00,0x00,0x00, 0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 19, {0xBB, 0x00,0x00,0x00,0x00,0x00,0x00,0x00, 0x00,0x00,0x00,0x00,0x00,0x00,0x00, 0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9, {0xC0, 0x40,0x0C,0x07,0x40,0x40,0x0C,0x07, 0x40}},
	{REGFLAG_CMD, 9, {0xC1, 0x40,0x0C,0x07,0x40,0x40,0x0C,0x07, 0x40}},
	{REGFLAG_CMD, 9, {0xC2, 0x40,0x0C,0x07,0x40,0x40,0x0C,0x07, 0x40}},
	{REGFLAG_CMD, 9, {0xC3, 0x78,0x5A,0x3C,0x1E,0x00,0x00,0x00, 0x00}},
	{REGFLAG_CMD, 2, {0xC4, 0x59}},
	{REGFLAG_CMD, 2, {0xC5, 0x82}},
	{REGFLAG_CMD, 2, {0xC6, 0xFF}},
	{REGFLAG_CMD, 2, {0xD3, 0x53}},
	{REGFLAG_CMD, 2, {0xAF, 0x01}},
	{REGFLAG_CMD, 2, {0xDF, 0x07}},
	{REGFLAG_CMD, 2, {0xD9, 0x00}},
	{REGFLAG_CMD, 2, {0xDA, 0xFD}},
	{REGFLAG_CMD, 2, {0xDB, 0xB0}},
	{REGFLAG_CMD, 2, {0xDC, 0x03}},
	{REGFLAG_CMD, 2, {0xE0, 0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	/* TE on */
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
	{REGFLAG_CMD, 2, {0x35, 0x00}},
	/* Dimmig off */
	{REGFLAG_CMD, 2, {0x53, 0x20}},
	/* SleepOut+DELAY+DisplayOn */
	{REGFLAG_CMD, 1, {0x11}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x4E}},
	{REGFLAG_CMD, 2, {0xB1, 0x04}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x29}},
	{REGFLAG_CMD, 2, {0x82,0x2F,0x2F,0x33,0x00,0x3B,0x3F,0x00,0x01}},
	/* Wait >120ms,Actual 120ms */
	{REGFLAG_DELAY, 122, {}},
	/*DVB set*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x4E}},
	{REGFLAG_CMD, 31, {0x88, 0x56, 0x56, 0x4E, 0x46, 0x3E, 0x36, 0x34, 0x31, 0x2E, 0x2B, 0x28, 0x25, 0x22, 0x1F, 0x1C, 0x19, 0x16, 0x13, 0x10, 0x0D, 0x0C, 0x0C, 0x0C, 0x0C, 0x0C, 0x0C, 0x0C, 0x0C, 0x0C, 0x42}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
	{REGFLAG_CMD, 1, {0x29}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
};

static struct LCM_setting_table init_setting_90Hz[] = {
	/* last 1 bit esd check-burn code */
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x06}},
	{REGFLAG_CMD, 2, {0xC6, 0x01}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x08}},
	{REGFLAG_CMD, 2, {0xD2, 0x05}},
	{REGFLAG_CMD, 9, {0xED, 0xFF,0xFF,0xFF,0xF7,0xFF,0xFF,0xBF,0xFF}},
	{REGFLAG_CMD, 9, {0xEE, 0xFE,0xEF,0xC1,0xE0,0x00,0xC0,0x01,0x00}},
	/* open CRC_V line esd */
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x02}},
	{REGFLAG_CMD, 2, {0xF8, 0x01}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x20}},
	{REGFLAG_CMD, 2, {0xB3, 0x50}},
	{REGFLAG_CMD, 2, {0xB5, 0x03}},
	/* OTP dont reload */
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x08}},
	{REGFLAG_CMD, 2, {0xC8, 0x60}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x06}},
	{REGFLAG_CMD, 2, {0x96, 0x90}},
	/* DSC SETTING 10Bit 3.75 v1.1 */
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x07}},
	{REGFLAG_CMD, 2, {0x8A, 0x01}},
	{REGFLAG_CMD, 3, {0x8B, 0x11, 0xE0}},
	{REGFLAG_CMD, 100, {0x81, 0x00, 0x00, 0x00, 0x00, 0x00, 0x11, 0x00, 0x00, 0xab, \
                        0x30, 0x80, 0x09, 0x6c, 0x04, 0x38, 0x00, 0x0c, 0x02, 0x1c, \
                        0x02, 0x1c, 0x02, 0x00, 0x02, 0x0e, 0x00, 0x20, 0x01, 0x1f, \
                        0x00, 0x07, 0x00, 0x0c, 0x08, 0xbb, 0x08, 0x7a, 0x18, 0x00, \
                        0x10, 0xf0, 0x07, 0x10, 0x20, 0x00, 0x06, 0x0f, 0x0f, 0x33, \
                        0x0e, 0x1c, 0x2a, 0x38, 0x46, 0x54, 0x62, 0x69, 0x70, 0x77, \
                        0x79, 0x7b, 0x7d, 0x7e, 0x02, 0x02, 0x22, 0x00, 0x2a, 0x40, \
                        0x2a, 0xbe, 0x3a, 0xfc, 0x3a, 0xfa, 0x3a, 0xf8, 0x3b, 0x38, \
                        0x3b, 0x78, 0x3b, 0xb6, 0x4b, 0xb6, 0x4b, 0xf4, 0x4b, 0xf4, \
                        0x6c, 0x34, 0x84, 0x74, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}},
	/* SPI SETTING 51m HZ */
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x20}},
	{REGFLAG_CMD, 2, {0xE2, 0x01}},
	{REGFLAG_CMD, 2, {0xE3, 0x00}},
        /* Frequence Transition 90Hz */
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x2D}},
	{REGFLAG_CMD, 2, {0xD0, 0x50}},
	{REGFLAG_CMD, 2, {0x81, 0x01}},
	/* OD on */
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x49}},
	{REGFLAG_CMD, 11, {0x80, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}},
	{REGFLAG_CMD, 11, {0x81, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}},
	{REGFLAG_CMD, 11, {0x82, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}},
	{REGFLAG_CMD, 2, {0x83, 0xFF}},
	{REGFLAG_CMD, 2, {0x84, 0xFF}},
	{REGFLAG_CMD, 2, {0x85, 0xFF}},
	{REGFLAG_CMD, 2, {0x86, 0x3F}},
	{REGFLAG_CMD, 18, {0x87, 0x00,0x00,0x00,0x00,0x00,0x00,0x00, 0x00,0x00,0x00,0x11,0x11,0x11,0x11, 0x11,0x00,0x00}},
	{REGFLAG_CMD, 18, {0x88, 0x00,0x00,0x00,0x00,0x00,0x00,0x00, 0x00,0x00,0x00,0x11,0x11,0x11,0x11, 0x11,0x00,0x00}},
	{REGFLAG_CMD, 18, {0x89, 0x00,0x00,0x00,0x00,0x00,0x00,0x00, 0x00,0x00,0x00,0x11,0x11,0x11,0x11, 0x11,0x00,0x00}},
	{REGFLAG_CMD, 5, {0x93, 0x00,0x00,0xEE,0x01}},
	{REGFLAG_CMD, 5, {0x94, 0x5D,0x04,0x1C,0x05}},
	{REGFLAG_CMD, 5, {0x95, 0x47,0x07,0x01,0x0A}},
	{REGFLAG_CMD, 5, {0x96, 0xBB,0x0D,0xFE,0x0F}},
	{REGFLAG_CMD, 5, {0x97, 0xFF,0x0F,0xFF,0x1F}},
	{REGFLAG_CMD, 13, {0x90, 0x00,0x08,0x10,0x20,0x40,0x80,0xC0, 0xE0,0x00,0x00,0x00,0x01}},
	{REGFLAG_CMD, 13, {0x91, 0x00,0x08,0x10,0x20,0x40,0x80,0xC0, 0xE0,0x00,0x00,0x00,0x01}},
	{REGFLAG_CMD, 13, {0x92, 0x00,0x08,0x10,0x20,0x40,0x80,0xC0, 0xE0,0x00,0x00,0x00,0x01}},
	{REGFLAG_CMD, 5, {0x98,0x01,0x00,0xEF,0x01}},
	{REGFLAG_CMD, 5, {0x99, 0x5D,0x04,0x1B,0x05}},
	{REGFLAG_CMD, 5, {0x9A, 0x47,0x07,0x01,0x0A}},
	{REGFLAG_CMD, 5, {0x9B, 0xBB,0x0D,0xFE,0x0F}},
	{REGFLAG_CMD, 3, {0x9C, 0xFF, 0x0F}},
	{REGFLAG_CMD, 17, {0xA0,0x04,0x04,0x04,0x04,0x04,0xEC,0xFA,0xFE,0xFF,0x00,0x1F,0x6F,0x7F,0x03,0x03,0x03}},
	{REGFLAG_CMD, 17, {0xA1, 0x03,0x03,0x00,0x1F,0x7F,0x7F,0x00, 0x05,0x04,0x05,0x04,0x00,0x04,0x3F, 0x3F,0x1F}},
	{REGFLAG_CMD, 17, {0xA2,0x02,0x03,0x03,0x03,0x00,0x04,0x0F,0x06,0xFE,0x03,0x03,0x03,0x03,0x00,0x04,0x07}},
	{REGFLAG_CMD, 17, {0xA3, 0x02,0x01,0x03,0x03,0x03,0x03,0x00, 0x04,0x02,0x02,0x04,0x04,0x04,0x04, 0x04,0x00}},
	{REGFLAG_CMD, 18, {0xA4, 0x03,0x03,0x01,0x05,0x05,0x05,0x05, 0x05,0x00,0x03,0x03,0x01,0x05,0x05, 0x05,0x05,0x05}},
	{REGFLAG_CMD, 17, {0xA5, 0x04,0x04,0x04,0x04,0x04,0x01,0x01, 0x01,0x11,0x00,0x04,0x10,0x20,0x04, 0x03,0x03}},
	{REGFLAG_CMD, 17, {0xA6, 0x03,0x03,0x00,0x09,0x08,0x09,0x05, 0x05,0x05,0x05,0x05,0x00,0x04,0x09, 0x09,0x05}},
	{REGFLAG_CMD, 17, {0xA7, 0x03,0x03,0x03,0x02,0x00,0x04,0x02, 0x02,0x04,0x03,0x03,0x03,0x03,0x00, 0x04,0x04}},
	{REGFLAG_CMD, 17, {0xA8, 0x04,0x04,0x04,0x03,0x03,0x03,0x00, 0x04,0x02,0x02,0x04,0x04,0x04,0x04, 0x04,0x00}},
	{REGFLAG_CMD, 18, {0xA9, 0x03,0x02,0x04,0x05,0x05,0x05,0x05, 0x05,0x00,0x03,0x02,0x04,0x05,0x05, 0x05,0x05,0x05}},
	{REGFLAG_CMD, 17, {0xAA, 0x04,0x04,0x04,0x04,0x04,0x01,0xFA, 0xF3,0xF3,0x00,0x04,0x08,0x50,0x03, 0x03,0x03}},
	{REGFLAG_CMD, 17, {0xAB, 0x03,0x03,0x00,0x09,0x09,0x08,0x05, 0x05,0x04,0x04,0x04,0x00,0x04,0x09, 0x08,0x01}},
	{REGFLAG_CMD, 17, {0xAC,0x02,0x03,0x03,0x03,0x00,0x04,0x0F,0x08,0x03,0x03,0x03,0x03,0x03,0x00,0x04,0x04}},
	{REGFLAG_CMD, 17, {0xAD, 0x00,0x03,0x03,0x03,0x04,0x03,0x00, 0x04,0x00,0x00,0x04,0x04,0x04,0x04, 0x04,0x00}},
	{REGFLAG_CMD, 18, {0xAE, 0x03,0x02,0x05,0x05,0x05,0x05,0x04, 0x04,0x00,0x03,0x02,0x05,0x05,0x05, 0x05,0x04,0x04}},
	{REGFLAG_CMD, 2, {0xD5, 0x29}},
	{REGFLAG_CMD, 2, {0xD4, 0x93}},
	{REGFLAG_CMD, 13, {0x8A, 0x00,0x08,0x10,0x20,0x40,0x80,0xC0, 0xE0,0x00,0x00,0x00,0x01}},
	{REGFLAG_CMD, 13, {0x8B, 0x00,0x08,0x10,0x20,0x40,0x80,0xC0, 0xE0,0x00,0x00,0x00,0x01}},
	{REGFLAG_CMD, 13, {0x8C, 0x00,0x08,0x10,0x20,0x40,0x80,0xC0, 0xE0,0x00,0x00,0x00,0x01}},
	{REGFLAG_CMD, 19, {0xB0, 0xF4,0xF8,0x00,0xD8,0x01,0x00,0x06, 0x06,0x04,0x03,0x1A,0x14,0x12,0x0D, 0x08,0x30,0x2A,0x26}},
	{REGFLAG_CMD, 19, {0xB1, 0x21,0x16,0x0A,0x3B,0x32,0x33,0x2B, 0x20,0x11,0x05,0x4E,0x31,0x43,0x39, 0x2C,0x1A,0x0D,0x05}},
	{REGFLAG_CMD, 19, {0xB2, 0x00,0x00,0x00,0x00,0x00,0x00,0x00, 0x00,0x00,0x00,0x00,0x00,0x00,0x00, 0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 19, {0xB3, 0x00,0x00,0x00,0x00,0x00,0x00,0x00, 0x00,0x00,0x00,0x00,0x00,0x00,0x00, 0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 19, {0xB4, 0x0C,0x10,0x00,0x05,0x01,0x01,0x0A, 0x06,0x05,0x03,0x1C,0x13,0x11,0x0D, 0x08,0x32,0x28,0x25}},
	{REGFLAG_CMD, 19, {0xB5, 0x1F,0x16,0x0A,0x42,0x36,0x31,0x29, 0x20,0x11,0x05,0x5C,0x46,0x3F,0x37, 0x2C,0x1A,0x0C,0x06}},
	{REGFLAG_CMD, 19, {0xB6, 0x00,0x00,0x00,0x00,0x00,0x00,0x00, 0x00,0x00,0x00,0x00,0x00,0x00,0x00, 0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 19, {0xB7, 0x00,0x00,0x00,0x00,0x00,0x00,0x00, 0x00,0x00,0x00,0x00,0x00,0x00,0x00, 0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 19, {0xB8, 0xF0,0xF2,0x00,0xF8,0x02,0x01,0x0A, 0x06,0x05,0x03,0x1F,0x18,0x16,0x10, 0x09,0x36,0x30,0x30}},
	{REGFLAG_CMD, 19, {0xB9, 0x28,0x1C,0x0C,0x3C,0x36,0x40,0x36, 0x28,0x16,0x07,0x3F,0x30,0x54,0x45, 0x35,0x21,0x10,0x08}},
	{REGFLAG_CMD, 19, {0xBA, 0x00,0x00,0x00,0x00,0x00,0x00,0x00, 0x00,0x00,0x00,0x00,0x00,0x00,0x00, 0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 19, {0xBB, 0x00,0x00,0x00,0x00,0x00,0x00,0x00, 0x00,0x00,0x00,0x00,0x00,0x00,0x00, 0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9, {0xC0, 0x40,0x0C,0x07,0x40,0x40,0x0C,0x07, 0x40}},
	{REGFLAG_CMD, 9, {0xC1, 0x40,0x0C,0x07,0x40,0x40,0x0C,0x07, 0x40}},
	{REGFLAG_CMD, 9, {0xC2, 0x40,0x0C,0x07,0x40,0x40,0x0C,0x07, 0x40}},
	{REGFLAG_CMD, 9, {0xC3, 0x78,0x5A,0x3C,0x1E,0x00,0x00,0x00, 0x00}},
	{REGFLAG_CMD, 2, {0xC4, 0x59}},
	{REGFLAG_CMD, 2, {0xC5, 0x82}},
	{REGFLAG_CMD, 2, {0xC6, 0xFF}},
	{REGFLAG_CMD, 2, {0xD3, 0x53}},
	{REGFLAG_CMD, 2, {0xAF, 0x01}},
	{REGFLAG_CMD, 2, {0xDF, 0x07}},
	{REGFLAG_CMD, 2, {0xD9, 0x00}},
	{REGFLAG_CMD, 2, {0xDA, 0xFD}},
	{REGFLAG_CMD, 2, {0xDB, 0xB0}},
	{REGFLAG_CMD, 2, {0xDC, 0x03}},
	{REGFLAG_CMD, 2, {0xE0, 0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	/* TE on */
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
	{REGFLAG_CMD, 2, {0x35, 0x00}},
	/* Dimmig off */
	{REGFLAG_CMD, 2, {0x53, 0x20}},
	/* SleepOut+DELAY+DisplayOn */
	{REGFLAG_CMD, 1, {0x11}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x4E}},
	{REGFLAG_CMD, 2, {0xB1,0x04}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x29}},
	{REGFLAG_CMD, 2, {0x82,0x2F,0x2F,0x33,0x00,0x3B,0x3F,0x00,0x01}},
	/* Wait >120ms,Actual 120ms */
	{REGFLAG_DELAY, 122, {}},
	/* DVB set*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x4E}},
	{REGFLAG_CMD, 31, {0x88, 0x56, 0x56, 0x4E, 0x46, 0x3E, 0x36, 0x34, 0x31, 0x2E, 0x2B, 0x28, 0x25, 0x22, 0x1F, 0x1C, 0x19, 0x16, 0x13, 0x10, 0x0D, 0x0C, 0x0C, 0x0C, 0x0C, 0x0C, 0x0C, 0x0C, 0x0C, 0x0C, 0x42}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
	{REGFLAG_CMD, 1, {0x29}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
};

static struct LCM_setting_table init_setting_120Hz[] = {
	/* last 1 bit esd check-burn code */
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x06}},
	{REGFLAG_CMD, 2, {0xC6, 0x01}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x08}},
	{REGFLAG_CMD, 2, {0xD2, 0x05}},
	{REGFLAG_CMD, 9, {0xED, 0xFF,0xFF,0xFF,0xF7,0xFF,0xFF,0xBF,0xFF}},
	{REGFLAG_CMD, 9, {0xEE, 0xFE,0xEF,0xC1,0xE0,0x00,0xC0,0x01,0x00}},
	/* open CRC_V line esd */
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x02}},
	{REGFLAG_CMD, 2, {0xF8, 0x01}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x20}},
	{REGFLAG_CMD, 2, {0xB3, 0x50}},
	{REGFLAG_CMD, 2, {0xB5, 0x03}},
	/* OTP dont reload */
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x08}},
	{REGFLAG_CMD, 2, {0xC8, 0x60}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x06}},
	{REGFLAG_CMD, 2, {0x96, 0x90}},
	/* DSC SETTING 10Bit 3.75 v1.1 */
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x07}},
	{REGFLAG_CMD, 2, {0x8A, 0x01}},
	{REGFLAG_CMD, 3, {0x8B, 0x11, 0xE0}},
	{REGFLAG_CMD, 100, {0x81, 0x00, 0x00, 0x00, 0x00, 0x00, 0x11, 0x00, 0x00, 0xab, \
                        0x30, 0x80, 0x09, 0x6c, 0x04, 0x38, 0x00, 0x0c, 0x02, 0x1c, \
                        0x02, 0x1c, 0x02, 0x00, 0x02, 0x0e, 0x00, 0x20, 0x01, 0x1f, \
                        0x00, 0x07, 0x00, 0x0c, 0x08, 0xbb, 0x08, 0x7a, 0x18, 0x00, \
                        0x10, 0xf0, 0x07, 0x10, 0x20, 0x00, 0x06, 0x0f, 0x0f, 0x33, \
                        0x0e, 0x1c, 0x2a, 0x38, 0x46, 0x54, 0x62, 0x69, 0x70, 0x77, \
                        0x79, 0x7b, 0x7d, 0x7e, 0x02, 0x02, 0x22, 0x00, 0x2a, 0x40, \
                        0x2a, 0xbe, 0x3a, 0xfc, 0x3a, 0xfa, 0x3a, 0xf8, 0x3b, 0x38, \
                        0x3b, 0x78, 0x3b, 0xb6, 0x4b, 0xb6, 0x4b, 0xf4, 0x4b, 0xf4, \
                        0x6c, 0x34, 0x84, 0x74, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}},
	/* SPI SETTING 51m HZ */
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x20}},
	{REGFLAG_CMD, 2, {0xE2, 0x01}},
	{REGFLAG_CMD, 2, {0xE3, 0x00}},
        /* Frequence Transition 120Hz */
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x2D}},
	{REGFLAG_CMD, 2, {0xD0, 0x50}},
	{REGFLAG_CMD, 2, {0x81, 0x00}},
	/* OD on */
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x49}},
	{REGFLAG_CMD, 11, {0x80, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}},
	{REGFLAG_CMD, 11, {0x81, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}},
	{REGFLAG_CMD, 11, {0x82, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}},
	{REGFLAG_CMD, 2, {0x83, 0xFF}},
	{REGFLAG_CMD, 2, {0x84, 0xFF}},
	{REGFLAG_CMD, 2, {0x85, 0xFF}},
	{REGFLAG_CMD, 2, {0x86, 0x3F}},
	{REGFLAG_CMD, 18, {0x87, 0x00,0x00,0x00,0x00,0x00,0x00,0x00, 0x00,0x00,0x00,0x11,0x11,0x11,0x11, 0x11,0x00,0x00}},
	{REGFLAG_CMD, 18, {0x88, 0x00,0x00,0x00,0x00,0x00,0x00,0x00, 0x00,0x00,0x00,0x11,0x11,0x11,0x11, 0x11,0x00,0x00}},
	{REGFLAG_CMD, 18, {0x89, 0x00,0x00,0x00,0x00,0x00,0x00,0x00, 0x00,0x00,0x00,0x11,0x11,0x11,0x11, 0x11,0x00,0x00}},
	{REGFLAG_CMD, 5, {0x93, 0x00,0x00,0xEE,0x01}},
	{REGFLAG_CMD, 5, {0x94, 0x5D,0x04,0x1C,0x05}},
	{REGFLAG_CMD, 5, {0x95, 0x47,0x07,0x01,0x0A}},
	{REGFLAG_CMD, 5, {0x96, 0xBB,0x0D,0xFE,0x0F}},
	{REGFLAG_CMD, 5, {0x97, 0xFF,0x0F,0xFF,0x1F}},
	{REGFLAG_CMD, 13, {0x90, 0x00,0x08,0x10,0x20,0x40,0x80,0xC0, 0xE0,0x00,0x00,0x00,0x01}},
	{REGFLAG_CMD, 13, {0x91, 0x00,0x08,0x10,0x20,0x40,0x80,0xC0, 0xE0,0x00,0x00,0x00,0x01}},
	{REGFLAG_CMD, 13, {0x92, 0x00,0x08,0x10,0x20,0x40,0x80,0xC0, 0xE0,0x00,0x00,0x00,0x01}},
	{REGFLAG_CMD, 5, {0x98,0x01,0x00,0xEF,0x01}},
	{REGFLAG_CMD, 5, {0x99, 0x5D,0x04,0x1B,0x05}},
	{REGFLAG_CMD, 5, {0x9A, 0x47,0x07,0x01,0x0A}},
	{REGFLAG_CMD, 5, {0x9B, 0xBB,0x0D,0xFE,0x0F}},
	{REGFLAG_CMD, 3, {0x9C, 0xFF, 0x0F}},
	{REGFLAG_CMD, 17, {0xA0,0x04,0x04,0x04,0x04,0x04,0xEC,0xFA,0xFE,0xFF,0x00,0x1F,0x6F,0x7F,0x03,0x03,0x03}},
	{REGFLAG_CMD, 17, {0xA1, 0x03,0x03,0x00,0x1F,0x7F,0x7F,0x00, 0x05,0x04,0x05,0x04,0x00,0x04,0x3F, 0x3F,0x1F}},
	{REGFLAG_CMD, 17, {0xA2,0x02,0x03,0x03,0x03,0x00,0x04,0x0F,0x06,0xFE,0x03,0x03,0x03,0x03,0x00,0x04,0x07}},
	{REGFLAG_CMD, 17, {0xA3, 0x02,0x01,0x03,0x03,0x03,0x03,0x00, 0x04,0x02,0x02,0x04,0x04,0x04,0x04, 0x04,0x00}},
	{REGFLAG_CMD, 18, {0xA4, 0x03,0x03,0x01,0x05,0x05,0x05,0x05, 0x05,0x00,0x03,0x03,0x01,0x05,0x05, 0x05,0x05,0x05}},
	{REGFLAG_CMD, 17, {0xA5, 0x04,0x04,0x04,0x04,0x04,0x01,0x01, 0x01,0x11,0x00,0x04,0x10,0x20,0x04, 0x03,0x03}},
	{REGFLAG_CMD, 17, {0xA6, 0x03,0x03,0x00,0x09,0x08,0x09,0x05, 0x05,0x05,0x05,0x05,0x00,0x04,0x09, 0x09,0x05}},
	{REGFLAG_CMD, 17, {0xA7, 0x03,0x03,0x03,0x02,0x00,0x04,0x02, 0x02,0x04,0x03,0x03,0x03,0x03,0x00, 0x04,0x04}},
	{REGFLAG_CMD, 17, {0xA8, 0x04,0x04,0x04,0x03,0x03,0x03,0x00, 0x04,0x02,0x02,0x04,0x04,0x04,0x04, 0x04,0x00}},
	{REGFLAG_CMD, 18, {0xA9, 0x03,0x02,0x04,0x05,0x05,0x05,0x05, 0x05,0x00,0x03,0x02,0x04,0x05,0x05, 0x05,0x05,0x05}},
	{REGFLAG_CMD, 17, {0xAA, 0x04,0x04,0x04,0x04,0x04,0x01,0xFA, 0xF3,0xF3,0x00,0x04,0x08,0x50,0x03, 0x03,0x03}},
	{REGFLAG_CMD, 17, {0xAB, 0x03,0x03,0x00,0x09,0x09,0x08,0x05, 0x05,0x04,0x04,0x04,0x00,0x04,0x09, 0x08,0x01}},
	{REGFLAG_CMD, 17, {0xAC,0x02,0x03,0x03,0x03,0x00,0x04,0x0F,0x08,0x03,0x03,0x03,0x03,0x03,0x00,0x04,0x04}},
	{REGFLAG_CMD, 17, {0xAD, 0x00,0x03,0x03,0x03,0x04,0x03,0x00, 0x04,0x00,0x00,0x04,0x04,0x04,0x04, 0x04,0x00}},
	{REGFLAG_CMD, 18, {0xAE, 0x03,0x02,0x05,0x05,0x05,0x05,0x04, 0x04,0x00,0x03,0x02,0x05,0x05,0x05, 0x05,0x04,0x04}},
	{REGFLAG_CMD, 2, {0xD5, 0x29}},
	{REGFLAG_CMD, 2, {0xD4, 0x93}},
	{REGFLAG_CMD, 13, {0x8A, 0x00,0x08,0x10,0x20,0x40,0x80,0xC0, 0xE0,0x00,0x00,0x00,0x01}},
	{REGFLAG_CMD, 13, {0x8B, 0x00,0x08,0x10,0x20,0x40,0x80,0xC0, 0xE0,0x00,0x00,0x00,0x01}},
	{REGFLAG_CMD, 13, {0x8C, 0x00,0x08,0x10,0x20,0x40,0x80,0xC0, 0xE0,0x00,0x00,0x00,0x01}},
	{REGFLAG_CMD, 19, {0xB0, 0xF4,0xF8,0x00,0xD8,0x01,0x00,0x06, 0x06,0x04,0x03,0x1A,0x14,0x12,0x0D, 0x08,0x30,0x2A,0x26}},
	{REGFLAG_CMD, 19, {0xB1, 0x21,0x16,0x0A,0x3B,0x32,0x33,0x2B, 0x20,0x11,0x05,0x4E,0x31,0x43,0x39, 0x2C,0x1A,0x0D,0x05}},
	{REGFLAG_CMD, 19, {0xB2, 0x00,0x00,0x00,0x00,0x00,0x00,0x00, 0x00,0x00,0x00,0x00,0x00,0x00,0x00, 0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 19, {0xB3, 0x00,0x00,0x00,0x00,0x00,0x00,0x00, 0x00,0x00,0x00,0x00,0x00,0x00,0x00, 0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 19, {0xB4, 0x0C,0x10,0x00,0x05,0x01,0x01,0x0A, 0x06,0x05,0x03,0x1C,0x13,0x11,0x0D, 0x08,0x32,0x28,0x25}},
	{REGFLAG_CMD, 19, {0xB5, 0x1F,0x16,0x0A,0x42,0x36,0x31,0x29, 0x20,0x11,0x05,0x5C,0x46,0x3F,0x37, 0x2C,0x1A,0x0C,0x06}},
	{REGFLAG_CMD, 19, {0xB6, 0x00,0x00,0x00,0x00,0x00,0x00,0x00, 0x00,0x00,0x00,0x00,0x00,0x00,0x00, 0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 19, {0xB7, 0x00,0x00,0x00,0x00,0x00,0x00,0x00, 0x00,0x00,0x00,0x00,0x00,0x00,0x00, 0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 19, {0xB8, 0xF0,0xF2,0x00,0xF8,0x02,0x01,0x0A, 0x06,0x05,0x03,0x1F,0x18,0x16,0x10, 0x09,0x36,0x30,0x30}},
	{REGFLAG_CMD, 19, {0xB9, 0x28,0x1C,0x0C,0x3C,0x36,0x40,0x36, 0x28,0x16,0x07,0x3F,0x30,0x54,0x45, 0x35,0x21,0x10,0x08}},
	{REGFLAG_CMD, 19, {0xBA, 0x00,0x00,0x00,0x00,0x00,0x00,0x00, 0x00,0x00,0x00,0x00,0x00,0x00,0x00, 0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 19, {0xBB, 0x00,0x00,0x00,0x00,0x00,0x00,0x00, 0x00,0x00,0x00,0x00,0x00,0x00,0x00, 0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9, {0xC0, 0x40,0x0C,0x07,0x40,0x40,0x0C,0x07, 0x40}},
	{REGFLAG_CMD, 9, {0xC1, 0x40,0x0C,0x07,0x40,0x40,0x0C,0x07, 0x40}},
	{REGFLAG_CMD, 9, {0xC2, 0x40,0x0C,0x07,0x40,0x40,0x0C,0x07, 0x40}},
	{REGFLAG_CMD, 9, {0xC3, 0x78,0x5A,0x3C,0x1E,0x00,0x00,0x00, 0x00}},
	{REGFLAG_CMD, 2, {0xC4, 0x59}},
	{REGFLAG_CMD, 2, {0xC5, 0x82}},
	{REGFLAG_CMD, 2, {0xC6, 0xFF}},
	{REGFLAG_CMD, 2, {0xD3, 0x53}},
	{REGFLAG_CMD, 2, {0xAF, 0x01}},
	{REGFLAG_CMD, 2, {0xDF, 0x07}},
	{REGFLAG_CMD, 2, {0xD9, 0x00}},
	{REGFLAG_CMD, 2, {0xDA, 0xFD}},
	{REGFLAG_CMD, 2, {0xDB, 0xB0}},
	{REGFLAG_CMD, 2, {0xDC, 0x03}},
	{REGFLAG_CMD, 2, {0xE0, 0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	/* TE on */
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
	{REGFLAG_CMD, 2, {0x35, 0x00}},
	/* Dimmig off */
	{REGFLAG_CMD, 2, {0x53, 0x20}},
	/* SleepOut+DELAY+DisplayOn */
	{REGFLAG_CMD, 1, {0x11}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x4E}},
	{REGFLAG_CMD, 2, {0xB1,0x04}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x29}},
	{REGFLAG_CMD, 2, {0x82,0x2F,0x2F,0x33,0x00,0x3B,0x3F,0x00,0x01}},
	/* Wait >120ms,Actual 120ms */
	{REGFLAG_DELAY, 122, {}},
	/* DVB set*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x4E}},
	{REGFLAG_CMD, 31, {0x88, 0x56, 0x56, 0x4E, 0x46, 0x3E, 0x36, 0x34, 0x31, 0x2E, 0x2B, 0x28, 0x25, 0x22, 0x1F, 0x1C, 0x19, 0x16, 0x13, 0x10, 0x0D, 0x0C, 0x0C, 0x0C, 0x0C, 0x0C, 0x0C, 0x0C, 0x0C, 0x0C, 0x42}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
	{REGFLAG_CMD, 1, {0x29}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
};
/* ------------------------- initial code end------------------------- */

/* ------------------------- backlight setting start------------------------- */
static struct LCM_setting_table bl_level[] = {
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
        {REGFLAG_CMD, 3, {0x51, 0x07, 0xFF}},
};

static struct LCM_setting_table esd_bl_level[] = {
        {REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
        {REGFLAG_CMD, 3, {0x51, 0x07, 0xFF}},
};

static struct LCM_setting_table HBM_on_setting[] = {
        {REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
        {REGFLAG_CMD, 3, {0x51, 0x0F, 0x40}},
};

static struct LCM_setting_table HBM_off_setting[] = {
        {REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
        {REGFLAG_CMD, 3, {0x51, 0x0E, 0xFC}},
        {REGFLAG_DELAY, 8, {}},

};
/* ------------------------- backlight setting end------------------------- */

/* -------------------------doze mode setting start------------------------- */
static struct LCM_setting_table AOD_off_setting[] = {
        {REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
        {REGFLAG_CMD, 1, {0x38}},
        {REGFLAG_CMD, 5, {0x51, 0x00, 0x00, 0x00, 0x00}},
        {REGFLAG_DELAY, 40, {}},
};

static struct LCM_setting_table AOD_on_setting[] = {
        {REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
        {REGFLAG_CMD, 5, {0x51, 0x00, 0x00, 0x0D, 0xBB}},
        {REGFLAG_CMD, 1, {0x39}},
};

static struct LCM_setting_table aod_high_bl_level[] = {
        {REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
        {REGFLAG_CMD, 5, {0x51, 0x00, 0x00, 0x0D, 0xBB}},
};

static struct LCM_setting_table aod_low_bl_level[] = {
        {REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
        {REGFLAG_CMD, 5, {0x51, 0x00, 0x00, 0x0A, 0x01}},
};
/* -------------------------doze mode setting end------------------------- */

/* -------------------------frame mode switch start------------------------- */
static struct LCM_setting_table mode_switch_to_60[] = {
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x2D}},
        {REGFLAG_CMD, 2, {0x81, 0x02}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
};

static struct LCM_setting_table mode_switch_to_90[] = {
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x2D}},
        {REGFLAG_CMD, 2, {0x81, 0x01}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
};

static struct LCM_setting_table mode_switch_to_120[] = {
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x2D}},
        {REGFLAG_CMD, 2, {0x81, 0x00}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
};
/* -------------------------frame mode switch end------------------------- */

/* -------------------------APL switch start------------------------- */
struct LCM_setting_table dsi_switch_hbm_apl_on[] = {
	/* set backlight 4095*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
	{REGFLAG_CMD, 3, {0x51, 0x0F, 0xFF}},
	/* Peak Luminance ON */
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x63}},
	{REGFLAG_CMD, 2, {0x90, 0x01}},

	/* must back to page00 at last!!!*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
	/* must back to page00 at last!!!*/
};

struct LCM_setting_table dsi_switch_hbm_apl_off[] = {
	/* Peak Luminance OFF */
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x63}},
	{REGFLAG_CMD, 2, {0x90, 0x00}},

	/* restore backlight, must at last!! please add code before them!!!*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
	{REGFLAG_CMD, 3, {0x51, 0x0F, 0xFF}},
	/* restore backlight, must at last!! please add code before them!!!*/
};
/* -------------------------APL switch end------------------------- */

/* -------------------------esd_check_multipage start------------------------- */
static struct LCM_setting_table esd_check_multipage_pre[] = {
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
	{REGFLAG_CMD, 2, {0x01, 0x00}},
};
/* -------------------------esd_check_multipage end------------------------- */

#endif
