{"drivers/iommu/arm/arm-smmu/arm-smmu-qcom.c": [{"patch_file_name": "drivers/iommu/arm/arm-smmu/arm-smmu-qcom.c", "func_decl_name": "qcom_smmu_cfg_probe", "is_cond": false, "line_numbers": [197, 200], "line_cids": ["", ""], "line_strs": ["\t\tset_bit(qsmmu->bypass_cbndx, smmu->context_map);", "\t\tarm_smmu_gr1_write(smmu, ARM_SMMU_GR1_CBAR(qsmmu->bypass_cbndx), reg);"]}, {"patch_file_name": "drivers/iommu/arm/arm-smmu/arm-smmu-qcom.c", "func_decl_name": "qcom_smmu_cfg_probe", "is_cond": false, "line_numbers": [197, 200], "line_cids": ["", ""], "line_strs": ["\t\tset_bit(qsmmu->bypass_cbndx, smmu->context_map);", "\t\tarm_smmu_gr1_write(smmu, ARM_SMMU_GR1_CBAR(qsmmu->bypass_cbndx), reg);"]}, {"patch_file_name": "drivers/iommu/arm/arm-smmu/arm-smmu-qcom.c", "func_decl_name": "qcom_smmu_cfg_probe", "is_cond": false, "line_numbers": [197, 200], "line_cids": ["", ""], "line_strs": ["\t\tset_bit(qsmmu->bypass_cbndx, smmu->context_map);", "\t\tarm_smmu_gr1_write(smmu, ARM_SMMU_GR1_CBAR(qsmmu->bypass_cbndx), reg);"]}, {"patch_file_name": "drivers/iommu/arm/arm-smmu/arm-smmu-qcom.c", "func_decl_name": "qcom_smmu_cfg_probe", "is_cond": false, "line_numbers": [197, 200], "line_cids": ["", ""], "line_strs": ["\t\tset_bit(qsmmu->bypass_cbndx, smmu->context_map);", "\t\tarm_smmu_gr1_write(smmu, ARM_SMMU_GR1_CBAR(qsmmu->bypass_cbndx), reg);"]}]}