# VLSI-8-Bit-Carry-Select-Adder
This repository contains my Coursework (ESE-555-Advanced VLSI Systems Design) Project Designs. Each folder contains the problem statement and the reports for the projects. The designs were built in Cadance Virtuoso (Schematic &amp; Layout) and simulated using HPICE (Post-Layout). 

Refer Project Handouts for detailed descriptions.  

Copyright (c) 2017 Aswinnatesh | All Rights Reserved

![Alt Text](https://github.com/Aswinnatesh/VLSI-8-Bit-Carry-Select-Adder/blob/master/Pictures/Picture1.png)

![Alt Text](https://github.com/Aswinnatesh/VLSI-8-Bit-Carry-Select-Adder/blob/master/Pictures/8%20Bit%20Layout.png)

![Alt Text](https://github.com/Aswinnatesh/VLSI-8-Bit-Carry-Select-Adder/blob/master/Pictures/wave.jpg)

