
*** Running vivado
    with args -log Top_Student.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Student.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top_Student.tcl -notrace
Command: synth_design -top Top_Student -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24362 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1264.129 ; gain = 79.844 ; free physical = 1978 ; free virtual = 12275
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Student' [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:18]
INFO: [Synth 8-6157] synthesizing module 'Audio_Capture' [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Audio_Capture.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Audio_Capture' (1#1) [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Audio_Capture.v:25]
INFO: [Synth 8-6157] synthesizing module 'SPO' [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/SPO.v:42]
INFO: [Synth 8-6157] synthesizing module 'Clk100p0hz' [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/SPO.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Clk100p0hz' (2#1) [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/SPO.v:23]
INFO: [Synth 8-6157] synthesizing module 'My_Dff' [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/SPO.v:36]
INFO: [Synth 8-6155] done synthesizing module 'My_Dff' (3#1) [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/SPO.v:36]
INFO: [Synth 8-6155] done synthesizing module 'SPO' (4#1) [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/SPO.v:42]
INFO: [Synth 8-6157] synthesizing module 'Oled_Display' [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v:36]
	Parameter Width bound to: 96 - type: integer 
	Parameter Height bound to: 64 - type: integer 
	Parameter PixelCount bound to: 6144 - type: integer 
	Parameter PixelCountWidth bound to: 13 - type: integer 
	Parameter ClkFreq bound to: 6250000 - type: integer 
	Parameter FrameFreq bound to: 60 - type: integer 
	Parameter FrameDiv bound to: 104166 - type: integer 
	Parameter FrameDivWidth bound to: 17 - type: integer 
	Parameter PowerDelay bound to: 20 - type: integer 
	Parameter ResetDelay bound to: 3 - type: integer 
	Parameter VccEnDelay bound to: 20 - type: integer 
	Parameter StartupCompleteDelay bound to: 100 - type: integer 
	Parameter MaxDelay bound to: 100 - type: integer 
	Parameter MaxDelayCount bound to: 625000 - type: integer 
	Parameter StateCount bound to: 32 - type: integer 
	Parameter StateWidth bound to: 5 - type: integer 
	Parameter PowerUp bound to: 5'b00000 
	Parameter Reset bound to: 5'b00001 
	Parameter ReleaseReset bound to: 5'b00011 
	Parameter EnableDriver bound to: 5'b00010 
	Parameter DisplayOff bound to: 5'b00110 
	Parameter SetRemapDisplayFormat bound to: 5'b00111 
	Parameter SetStartLine bound to: 5'b00101 
	Parameter SetOffset bound to: 5'b00100 
	Parameter SetNormalDisplay bound to: 5'b01100 
	Parameter SetMultiplexRatio bound to: 5'b01101 
	Parameter SetMasterConfiguration bound to: 5'b01111 
	Parameter DisablePowerSave bound to: 5'b01110 
	Parameter SetPhaseAdjust bound to: 5'b01010 
	Parameter SetDisplayClock bound to: 5'b01011 
	Parameter SetSecondPrechargeA bound to: 5'b01001 
	Parameter SetSecondPrechargeB bound to: 5'b01000 
	Parameter SetSecondPrechargeC bound to: 5'b11000 
	Parameter SetPrechargeLevel bound to: 5'b11001 
	Parameter SetVCOMH bound to: 5'b11011 
	Parameter SetMasterCurrent bound to: 5'b11010 
	Parameter SetContrastA bound to: 5'b11110 
	Parameter SetContrastB bound to: 5'b11111 
	Parameter SetContrastC bound to: 5'b11101 
	Parameter DisableScrolling bound to: 5'b11100 
	Parameter ClearScreen bound to: 5'b10100 
	Parameter VccEn bound to: 5'b10101 
	Parameter DisplayOn bound to: 5'b10111 
	Parameter PrepareNextFrame bound to: 5'b10110 
	Parameter SetColAddress bound to: 5'b10010 
	Parameter SetRowAddress bound to: 5'b10011 
	Parameter WaitNextFrame bound to: 5'b10001 
	Parameter SendPixel bound to: 5'b10000 
	Parameter SpiCommandMaxWidth bound to: 40 - type: integer 
	Parameter SpiCommandBitCountWidth bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v:124]
INFO: [Synth 8-226] default block is never used [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v:201]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v:349]
INFO: [Synth 8-6155] done synthesizing module 'Oled_Display' (5#1) [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v:36]
WARNING: [Synth 8-689] width (1) of port connection 'teststate' does not match port width (5) of module 'Oled_Display' [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:90]
INFO: [Synth 8-6157] synthesizing module 'Volume_Calc' [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Volume_Calc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Volume_Calc' (6#1) [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Volume_Calc.v:23]
INFO: [Synth 8-6157] synthesizing module 'Bottom_Student' [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Bottom_Student.v:18]
INFO: [Synth 8-6157] synthesizing module 'OLed_Volume_Display' [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/OLed_Volume_Display.v:40]
WARNING: [Synth 8-567] referenced signal 'volume_bar_on' should be on the sensitivity list [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/OLed_Volume_Display.v:58]
WARNING: [Synth 8-567] referenced signal 'border_on' should be on the sensitivity list [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/OLed_Volume_Display.v:58]
WARNING: [Synth 8-567] referenced signal 'color_bd' should be on the sensitivity list [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/OLed_Volume_Display.v:92]
WARNING: [Synth 8-567] referenced signal 'color_bg' should be on the sensitivity list [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/OLed_Volume_Display.v:92]
WARNING: [Synth 8-567] referenced signal 'num' should be on the sensitivity list [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/OLed_Volume_Display.v:92]
WARNING: [Synth 8-567] referenced signal 'color_volumebar_l' should be on the sensitivity list [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/OLed_Volume_Display.v:92]
WARNING: [Synth 8-567] referenced signal 'color_volumebar_m' should be on the sensitivity list [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/OLed_Volume_Display.v:92]
WARNING: [Synth 8-567] referenced signal 'color_volumebar_h' should be on the sensitivity list [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/OLed_Volume_Display.v:92]
INFO: [Synth 8-6155] done synthesizing module 'OLed_Volume_Display' (7#1) [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/OLed_Volume_Display.v:40]
INFO: [Synth 8-6157] synthesizing module 'SegDisp' [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/SegDisp.v:92]
INFO: [Synth 8-6157] synthesizing module 'Clk200p00hz' [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/SegDisp.v:61]
INFO: [Synth 8-6155] done synthesizing module 'Clk200p00hz' (8#1) [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/SegDisp.v:61]
INFO: [Synth 8-6157] synthesizing module 'NumToSeg' [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/SegDisp.v:74]
INFO: [Synth 8-6155] done synthesizing module 'NumToSeg' (9#1) [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/SegDisp.v:74]
INFO: [Synth 8-6155] done synthesizing module 'SegDisp' (10#1) [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/SegDisp.v:92]
INFO: [Synth 8-6157] synthesizing module 'Led' [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/led.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Led' (11#1) [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/led.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Bottom_Student' (12#1) [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Bottom_Student.v:18]
WARNING: [Synth 8-689] width (16) of port connection 'sw' does not match port width (6) of module 'Bottom_Student' [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:98]
INFO: [Synth 8-6157] synthesizing module 'NECPU_Peripherals' [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/NECPU_Peripherals.v:23]
INFO: [Synth 8-6157] synthesizing module 'CPU' [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/CPU.v:28]
	Parameter InstNOP bound to: 6'b000000 
	Parameter InstLW bound to: 6'b000001 
	Parameter InstSW bound to: 6'b000010 
	Parameter InstLLI bound to: 6'b000011 
	Parameter InstLUI bound to: 6'b000100 
	Parameter InstSLT bound to: 6'b000101 
	Parameter InstSEQ bound to: 6'b000110 
	Parameter InstBEQ bound to: 6'b000111 
	Parameter InstBNE bound to: 6'b001000 
	Parameter InstADD bound to: 6'b001001 
	Parameter InstADDi bound to: 6'b001010 
	Parameter InstSUB bound to: 6'b001011 
	Parameter InstSUBi bound to: 6'b001100 
	Parameter InstSLL bound to: 6'b001101 
	Parameter InstSRL bound to: 6'b001110 
	Parameter InstAND bound to: 6'b001111 
	Parameter InstANDi bound to: 6'b010000 
	Parameter InstOR bound to: 6'b010001 
	Parameter InstORi bound to: 6'b010010 
	Parameter InstINV bound to: 6'b010011 
	Parameter InstXOR bound to: 6'b010100 
	Parameter InstXORi bound to: 6'b010101 
	Parameter InstJMP bound to: 6'b010110 
INFO: [Synth 8-6157] synthesizing module 'instRom' [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/instRom.v:28]
	Parameter InstNOP bound to: 6'b000000 
	Parameter InstLW bound to: 6'b000001 
	Parameter InstSW bound to: 6'b000010 
	Parameter InstLLI bound to: 6'b000011 
	Parameter InstLUI bound to: 6'b000100 
	Parameter InstSLT bound to: 6'b000101 
	Parameter InstSEQ bound to: 6'b000110 
	Parameter InstBEQ bound to: 6'b000111 
	Parameter InstBNE bound to: 6'b001000 
	Parameter InstADD bound to: 6'b001001 
	Parameter InstADDi bound to: 6'b001010 
	Parameter InstSUB bound to: 6'b001011 
	Parameter InstSUBi bound to: 6'b001100 
	Parameter InstSLL bound to: 6'b001101 
	Parameter InstSRL bound to: 6'b001110 
	Parameter InstAND bound to: 6'b001111 
	Parameter InstANDi bound to: 6'b010000 
	Parameter InstOR bound to: 6'b010001 
	Parameter InstORi bound to: 6'b010010 
	Parameter InstINV bound to: 6'b010011 
	Parameter InstXOR bound to: 6'b010100 
	Parameter InstXORi bound to: 6'b010101 
	Parameter InstJMP bound to: 6'b010110 
INFO: [Synth 8-155] case statement is not full and has no default [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/instRom.v:60]
INFO: [Synth 8-6155] done synthesizing module 'instRom' (13#1) [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/instRom.v:28]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/CPU.v:103]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (14#1) [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/CPU.v:28]
WARNING: [Synth 8-3848] Net seg in module/entity NECPU_Peripherals does not have driver. [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/NECPU_Peripherals.v:34]
WARNING: [Synth 8-3848] Net dp in module/entity NECPU_Peripherals does not have driver. [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/NECPU_Peripherals.v:35]
WARNING: [Synth 8-3848] Net an in module/entity NECPU_Peripherals does not have driver. [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/NECPU_Peripherals.v:36]
WARNING: [Synth 8-3848] Net oled_data in module/entity NECPU_Peripherals does not have driver. [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/NECPU_Peripherals.v:37]
INFO: [Synth 8-6155] done synthesizing module 'NECPU_Peripherals' (15#1) [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/NECPU_Peripherals.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'sw' does not match port width (6) of module 'NECPU_Peripherals' [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:116]
INFO: [Synth 8-6155] done synthesizing module 'Top_Student' (16#1) [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:18]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port seg[6]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port seg[5]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port seg[4]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port seg[3]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port seg[2]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port seg[1]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port seg[0]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port dp
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port an[3]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port an[2]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port an[1]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port an[0]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port oled_data[15]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port oled_data[14]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port oled_data[13]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port oled_data[12]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port oled_data[11]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port oled_data[10]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port oled_data[9]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port oled_data[8]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port oled_data[7]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port oled_data[6]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port oled_data[5]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port oled_data[4]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port oled_data[3]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port oled_data[2]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port oled_data[1]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port oled_data[0]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port sw[5]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port sw[4]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port sw[3]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port sw[2]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port sw[1]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port sw[0]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port btnU
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port btnL
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port btnR
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port btnD
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port mic_in[11]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port mic_in[10]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port mic_in[9]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port mic_in[8]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port mic_in[7]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port mic_in[6]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port mic_in[5]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port mic_in[4]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port mic_in[3]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port mic_in[2]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port mic_in[1]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port mic_in[0]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port volume[3]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port volume[2]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port volume[1]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port volume[0]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port pixel_index[12]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port pixel_index[11]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port pixel_index[10]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port pixel_index[9]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port pixel_index[8]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port pixel_index[7]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port pixel_index[6]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port pixel_index[5]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port pixel_index[4]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port pixel_index[3]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port pixel_index[2]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port pixel_index[1]
WARNING: [Synth 8-3331] design NECPU_Peripherals has unconnected port pixel_index[0]
WARNING: [Synth 8-3331] design OLed_Volume_Display has unconnected port en
WARNING: [Synth 8-3331] design OLed_Volume_Display has unconnected port CLK100MHZ
WARNING: [Synth 8-3331] design OLed_Volume_Display has unconnected port other_on
WARNING: [Synth 8-3331] design Bottom_Student has unconnected port btnU
WARNING: [Synth 8-3331] design Bottom_Student has unconnected port btnL
WARNING: [Synth 8-3331] design Bottom_Student has unconnected port btnR
WARNING: [Synth 8-3331] design Bottom_Student has unconnected port btnD
WARNING: [Synth 8-3331] design Top_Student has unconnected port JB[2]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1335.754 ; gain = 151.469 ; free physical = 1958 ; free virtual = 12256
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1335.754 ; gain = 151.469 ; free physical = 1966 ; free virtual = 12264
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1335.754 ; gain = 151.469 ; free physical = 1966 ; free virtual = 12264
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Student_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Student_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1710.098 ; gain = 0.000 ; free physical = 1684 ; free virtual = 11983
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1710.098 ; gain = 525.812 ; free physical = 1791 ; free virtual = 12090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1710.098 ; gain = 525.812 ; free physical = 1791 ; free virtual = 12090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1710.098 ; gain = 525.812 ; free physical = 1793 ; free virtual = 12092
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Oled_Display'
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "volume" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "rf_data_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "cpu_din" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter_10" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter_20" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PowerUp | 00000000100000000000000000000000 |                            00000
                   Reset | 00000000000100000000000000000000 |                            00001
            ReleaseReset | 00000000000000000000100000000000 |                            00011
            EnableDriver | 00000000000000000001000000000000 |                            00010
              DisplayOff | 00000000000000000100000000000000 |                            00110
   SetRemapDisplayFormat | 00000100000000000000000000000000 |                            00111
            SetStartLine | 00001000000000000000000000000000 |                            00101
               SetOffset | 10000000000000000000000000000000 |                            00100
        SetNormalDisplay | 00000000000000000000000010000000 |                            01100
       SetMultiplexRatio | 00000000000000000000000000100000 |                            01101
  SetMasterConfiguration | 00000000000000000000000001000000 |                            01111
        DisablePowerSave | 00000000000000000000000000000100 |                            01110
          SetPhaseAdjust | 00000000000000000000000000001000 |                            01010
         SetDisplayClock | 00000000001000000000000000000000 |                            01011
     SetSecondPrechargeA | 00000000010000000000000000000000 |                            01001
     SetSecondPrechargeB | 01000000000000000000000000000000 |                            01000
     SetSecondPrechargeC | 00000010000000000000000000000000 |                            11000
       SetPrechargeLevel | 00000001000000000000000000000000 |                            11001
                SetVCOMH | 00000000000000010000000000000000 |                            11011
        SetMasterCurrent | 00000000000000100000000000000000 |                            11010
            SetContrastA | 00000000000001000000000000000000 |                            11110
            SetContrastB | 00100000000000000000000000000000 |                            11111
            SetContrastC | 00000000000000000000000000000001 |                            11101
        DisableScrolling | 00000000000000000000000000000010 |                            11100
             ClearScreen | 00000000000000000000000000010000 |                            10100
                   VccEn | 00010000000000000000000000000000 |                            10101
               DisplayOn | 00000000000010000000000000000000 |                            10111
        PrepareNextFrame | 00000000000000001000000000000000 |                            10110
           SetColAddress | 00000000000000000000010000000000 |                            10010
           SetRowAddress | 00000000000000000000000100000000 |                            10011
           WaitNextFrame | 00000000000000000000001000000000 |                            10001
               SendPixel | 00000000000000000010000000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Oled_Display'
WARNING: [Synth 8-327] inferring latch for variable 'oled_data_reg' [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/OLed_Volume_Display.v:94]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1710.098 ; gain = 525.812 ; free physical = 1771 ; free virtual = 12071
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |CPU__GB0               |           1|     39905|
|2     |CPU__GB1               |           1|     10421|
|3     |NECPU_Peripherals__GC0 |           1|       611|
|4     |Top_Student__GC0       |           1|      8636|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 3     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 38    
	               20 Bit    Registers := 3     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 137   
	   4 Input     32 Bit        Muxes := 67    
	  23 Input     32 Bit        Muxes := 34    
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 3     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 65    
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 7     
	   5 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	  23 Input      2 Bit        Muxes := 33    
	   2 Input      1 Bit        Muxes := 10    
	  23 Input      1 Bit        Muxes := 3     
	  24 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top_Student 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module instRom 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module CPU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 35    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 133   
	   4 Input     32 Bit        Muxes := 66    
	  23 Input     32 Bit        Muxes := 34    
	   2 Input     16 Bit        Muxes := 32    
	  23 Input      2 Bit        Muxes := 33    
	   2 Input      1 Bit        Muxes := 3     
	  23 Input      1 Bit        Muxes := 3     
	  24 Input      1 Bit        Muxes := 1     
Module NECPU_Peripherals 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Audio_Capture 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module Clk100p0hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module My_Dff__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module My_Dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Oled_Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module Volume_Calc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Clk100p0hz__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module My_Dff__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module My_Dff__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module OLed_Volume_Display 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 30    
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 7     
	   5 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Clk200p00hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module SegDisp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
Module Bottom_Student 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "volume" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter_10" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter_20" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design Top_Student has unconnected port JB[2]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[6]
INFO: [Synth 8-3886] merging instance 'cpu_instancei_1/writereg_reg[3]' (FDE) to 'cpu_instancei_1/writereg_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_instancei_1/\writereg_reg[4] )
INFO: [Synth 8-3886] merging instance 'control2i_3/cpu_din_reg[16]' (FDS_1) to 'control2i_3/cpu_din_reg[17]'
INFO: [Synth 8-3886] merging instance 'control2i_3/cpu_din_reg[17]' (FDS_1) to 'control2i_3/cpu_din_reg[18]'
INFO: [Synth 8-3886] merging instance 'control2i_3/cpu_din_reg[18]' (FDS_1) to 'control2i_3/cpu_din_reg[19]'
INFO: [Synth 8-3886] merging instance 'control2i_3/cpu_din_reg[19]' (FDS_1) to 'control2i_3/cpu_din_reg[20]'
INFO: [Synth 8-3886] merging instance 'control2i_3/cpu_din_reg[20]' (FDS_1) to 'control2i_3/cpu_din_reg[21]'
INFO: [Synth 8-3886] merging instance 'control2i_3/cpu_din_reg[21]' (FDS_1) to 'control2i_3/cpu_din_reg[22]'
INFO: [Synth 8-3886] merging instance 'control2i_3/cpu_din_reg[22]' (FDS_1) to 'control2i_3/cpu_din_reg[23]'
INFO: [Synth 8-3886] merging instance 'control2i_3/cpu_din_reg[23]' (FDS_1) to 'control2i_3/cpu_din_reg[24]'
INFO: [Synth 8-3886] merging instance 'control2i_3/cpu_din_reg[24]' (FDS_1) to 'control2i_3/cpu_din_reg[25]'
INFO: [Synth 8-3886] merging instance 'control2i_3/cpu_din_reg[25]' (FDS_1) to 'control2i_3/cpu_din_reg[26]'
INFO: [Synth 8-3886] merging instance 'control2i_3/cpu_din_reg[26]' (FDS_1) to 'control2i_3/cpu_din_reg[27]'
INFO: [Synth 8-3886] merging instance 'control2i_3/cpu_din_reg[27]' (FDS_1) to 'control2i_3/cpu_din_reg[28]'
INFO: [Synth 8-3886] merging instance 'control2i_3/cpu_din_reg[28]' (FDS_1) to 'control2i_3/cpu_din_reg[29]'
INFO: [Synth 8-3886] merging instance 'control2i_3/cpu_din_reg[29]' (FDS_1) to 'control2i_3/cpu_din_reg[30]'
INFO: [Synth 8-3886] merging instance 'control2i_3/cpu_din_reg[30]' (FDS_1) to 'control2i_3/cpu_din_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/control1/sd/an_reg_reg[2]' (FD) to 'i_0/control1/sd/an_reg_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\control1/sd/an_reg_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:54 . Memory (MB): peak = 1710.098 ; gain = 525.812 ; free physical = 1738 ; free virtual = 12048
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |CPU__GB0               |           1|      3338|
|2     |CPU__GB1               |           1|       111|
|3     |NECPU_Peripherals__GC0 |           1|        68|
|4     |Top_Student__GC0       |           1|      2599|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:01:03 . Memory (MB): peak = 1710.098 ; gain = 525.812 ; free physical = 1625 ; free virtual = 11935
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:03 . Memory (MB): peak = 1710.098 ; gain = 525.812 ; free physical = 1620 ; free virtual = 11931
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |CPU__GB1         |           1|       111|
|2     |Top_Student__GC0 |           1|      2599|
|3     |Top_Student_GT0  |           1|      3406|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:01:05 . Memory (MB): peak = 1710.098 ; gain = 525.812 ; free physical = 1616 ; free virtual = 11926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:01:06 . Memory (MB): peak = 1710.098 ; gain = 525.812 ; free physical = 1616 ; free virtual = 11927
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:01:06 . Memory (MB): peak = 1710.098 ; gain = 525.812 ; free physical = 1616 ; free virtual = 11927
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:01:06 . Memory (MB): peak = 1710.098 ; gain = 525.812 ; free physical = 1616 ; free virtual = 11927
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:01:06 . Memory (MB): peak = 1710.098 ; gain = 525.812 ; free physical = 1616 ; free virtual = 11927
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:01:06 . Memory (MB): peak = 1710.098 ; gain = 525.812 ; free physical = 1616 ; free virtual = 11927
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:01:06 . Memory (MB): peak = 1710.098 ; gain = 525.812 ; free physical = 1616 ; free virtual = 11927
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   141|
|3     |LUT1   |   136|
|4     |LUT2   |   327|
|5     |LUT3   |   137|
|6     |LUT4   |   237|
|7     |LUT5   |   214|
|8     |LUT6   |   893|
|9     |MUXF7  |    32|
|10    |FDRE   |   641|
|11    |FDRE_1 |    31|
|12    |FDSE   |    19|
|13    |FDSE_1 |     1|
|14    |LD     |    16|
|15    |IBUF   |     9|
|16    |OBUF   |    37|
|17    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+--------------------+------+
|      |Instance         |Module              |Cells |
+------+-----------------+--------------------+------+
|1     |top              |                    |  2874|
|2     |  ac             |Audio_Capture       |    71|
|3     |  bl             |SPO                 |    39|
|4     |    c1           |Clk100p0hz          |    35|
|5     |    dff1         |My_Dff              |     2|
|6     |    dff2         |My_Dff_0            |     2|
|7     |  control1       |Bottom_Student      |   187|
|8     |    ovd          |OLed_Volume_Display |   135|
|9     |    sd           |SegDisp             |    52|
|10    |      c200       |Clk200p00hz         |    35|
|11    |  control2       |NECPU_Peripherals   |  1675|
|12    |    cpu_instance |CPU                 |  1641|
|13    |      iR         |instRom             |    22|
|14    |  od             |Oled_Display        |   450|
|15    |  vc             |Volume_Calc         |   195|
+------+-----------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:01:06 . Memory (MB): peak = 1710.098 ; gain = 525.812 ; free physical = 1616 ; free virtual = 11927
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1710.098 ; gain = 151.469 ; free physical = 1668 ; free virtual = 11979
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:01:06 . Memory (MB): peak = 1710.098 ; gain = 525.812 ; free physical = 1668 ; free virtual = 11979
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 230 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  FDRE_1 => FDRE (inverted pins: C): 31 instances
  FDSE_1 => FDSE (inverted pins: C): 1 instances
  LD => LDCE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
181 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:07 . Memory (MB): peak = 1727.113 ; gain = 542.984 ; free physical = 1675 ; free virtual = 11986
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.runs/synth_1/Top_Student.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Student_utilization_synth.rpt -pb Top_Student_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1751.125 ; gain = 0.000 ; free physical = 1672 ; free virtual = 11983
INFO: [Common 17-206] Exiting Vivado at Mon Mar 30 08:44:56 2020...
