###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        45013   # Number of WRITE/WRITEP commands
num_reads_done                 =       550112   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       448426   # Number of read row buffer hits
num_read_cmds                  =       550112   # Number of READ/READP commands
num_writes_done                =        45013   # Number of read requests issued
num_write_row_hits             =        24585   # Number of write row buffer hits
num_act_cmds                   =       122595   # Number of ACT commands
num_pre_cmds                   =       122565   # Number of PRE commands
num_ondemand_pres              =       101344   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9194322   # Cyles of rank active rank.0
rank_active_cycles.1           =      8815174   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       805678   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1184826   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       554994   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5575   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2198   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3287   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2923   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          718   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          736   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1305   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2453   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2109   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18827   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            3   # Write cmd latency (cycles)
write_latency[20-39]           =           13   # Write cmd latency (cycles)
write_latency[40-59]           =           14   # Write cmd latency (cycles)
write_latency[60-79]           =           65   # Write cmd latency (cycles)
write_latency[80-99]           =          182   # Write cmd latency (cycles)
write_latency[100-119]         =          298   # Write cmd latency (cycles)
write_latency[120-139]         =          484   # Write cmd latency (cycles)
write_latency[140-159]         =          687   # Write cmd latency (cycles)
write_latency[160-179]         =          951   # Write cmd latency (cycles)
write_latency[180-199]         =         1287   # Write cmd latency (cycles)
write_latency[200-]            =        41029   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       232942   # Read request latency (cycles)
read_latency[40-59]            =        76909   # Read request latency (cycles)
read_latency[60-79]            =        71142   # Read request latency (cycles)
read_latency[80-99]            =        29965   # Read request latency (cycles)
read_latency[100-119]          =        22622   # Read request latency (cycles)
read_latency[120-139]          =        18225   # Read request latency (cycles)
read_latency[140-159]          =        11817   # Read request latency (cycles)
read_latency[160-179]          =         9250   # Read request latency (cycles)
read_latency[180-199]          =         7590   # Read request latency (cycles)
read_latency[200-]             =        69650   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.24705e+08   # Write energy
read_energy                    =  2.21805e+09   # Read energy
act_energy                     =   3.3542e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.86725e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.68716e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.73726e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.50067e+09   # Active standby energy rank.1
average_read_latency           =      110.084   # Average read request latency (cycles)
average_interarrival           =      16.8029   # Average request interarrival latency (cycles)
total_energy                   =  1.56762e+10   # Total energy (pJ)
average_power                  =      1567.62   # Average power (mW)
average_bandwidth              =       5.0784   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        47239   # Number of WRITE/WRITEP commands
num_reads_done                 =       563356   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       432211   # Number of read row buffer hits
num_read_cmds                  =       563354   # Number of READ/READP commands
num_writes_done                =        47246   # Number of read requests issued
num_write_row_hits             =        27110   # Number of write row buffer hits
num_act_cmds                   =       151803   # Number of ACT commands
num_pre_cmds                   =       151776   # Number of PRE commands
num_ondemand_pres              =       131101   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8987730   # Cyles of rank active rank.0
rank_active_cycles.1           =      8958408   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1012270   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1041592   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       570432   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5690   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2201   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3285   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2841   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          751   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          704   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1325   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2482   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2074   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18817   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =           15   # Write cmd latency (cycles)
write_latency[40-59]           =           19   # Write cmd latency (cycles)
write_latency[60-79]           =           82   # Write cmd latency (cycles)
write_latency[80-99]           =          154   # Write cmd latency (cycles)
write_latency[100-119]         =          228   # Write cmd latency (cycles)
write_latency[120-139]         =          452   # Write cmd latency (cycles)
write_latency[140-159]         =          607   # Write cmd latency (cycles)
write_latency[160-179]         =          879   # Write cmd latency (cycles)
write_latency[180-199]         =         1235   # Write cmd latency (cycles)
write_latency[200-]            =        43568   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       222415   # Read request latency (cycles)
read_latency[40-59]            =        73416   # Read request latency (cycles)
read_latency[60-79]            =        83455   # Read request latency (cycles)
read_latency[80-99]            =        34155   # Read request latency (cycles)
read_latency[100-119]          =        26083   # Read request latency (cycles)
read_latency[120-139]          =        21630   # Read request latency (cycles)
read_latency[140-159]          =        13136   # Read request latency (cycles)
read_latency[160-179]          =         9888   # Read request latency (cycles)
read_latency[180-199]          =         8057   # Read request latency (cycles)
read_latency[200-]             =        71119   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.35817e+08   # Write energy
read_energy                    =  2.27144e+09   # Read energy
act_energy                     =  4.15333e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   4.8589e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.99964e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.60834e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.59005e+09   # Active standby energy rank.1
average_read_latency           =      111.851   # Average read request latency (cycles)
average_interarrival           =       16.377   # Average request interarrival latency (cycles)
total_energy                   =  1.58115e+10   # Total energy (pJ)
average_power                  =      1581.15   # Average power (mW)
average_bandwidth              =      5.21047   # Average bandwidth
