{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1727034400994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1727034400996 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 22 13:46:40 2024 " "Processing started: Sun Sep 22 13:46:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1727034400996 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1727034400996 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sincrono -c sincrono " "Command: quartus_map --read_settings_files=on --write_settings_files=off sincrono -c sincrono" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1727034400996 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1727034401360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_flip_flop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t_flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T_flip_flop-Behavior " "Found design unit 1: T_flip_flop-Behavior" {  } { { "T_flip_flop.vhd" "" { Text "G:/Mi unidad/5TO/DSD/PRACTICAS/Practica1/flipflopsincrono/T_flip_flop.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1727034401662 ""} { "Info" "ISGN_ENTITY_NAME" "1 T_flip_flop " "Found entity 1: T_flip_flop" {  } { { "T_flip_flop.vhd" "" { Text "G:/Mi unidad/5TO/DSD/PRACTICAS/Practica1/flipflopsincrono/T_flip_flop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1727034401662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1727034401662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-division " "Found design unit 1: divisor-division" {  } { { "divisor.vhd" "" { Text "G:/Mi unidad/5TO/DSD/PRACTICAS/Practica1/flipflopsincrono/divisor.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1727034401686 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.vhd" "" { Text "G:/Mi unidad/5TO/DSD/PRACTICAS/Practica1/flipflopsincrono/divisor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1727034401686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1727034401686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincrono.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sincrono.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sincrono-registro " "Found design unit 1: sincrono-registro" {  } { { "sincrono.vhd" "" { Text "G:/Mi unidad/5TO/DSD/PRACTICAS/Practica1/flipflopsincrono/sincrono.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1727034401719 ""} { "Info" "ISGN_ENTITY_NAME" "1 sincrono " "Found entity 1: sincrono" {  } { { "sincrono.vhd" "" { Text "G:/Mi unidad/5TO/DSD/PRACTICAS/Practica1/flipflopsincrono/sincrono.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1727034401719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1727034401719 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sincrono " "Elaborating entity \"sincrono\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1727034401760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:U_DIV " "Elaborating entity \"divisor\" for hierarchy \"divisor:U_DIV\"" {  } { { "sincrono.vhd" "U_DIV" { Text "G:/Mi unidad/5TO/DSD/PRACTICAS/Practica1/flipflopsincrono/sincrono.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1727034401774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T_flip_flop T_flip_flop:TFF0 " "Elaborating entity \"T_flip_flop\" for hierarchy \"T_flip_flop:TFF0\"" {  } { { "sincrono.vhd" "TFF0" { Text "G:/Mi unidad/5TO/DSD/PRACTICAS/Practica1/flipflopsincrono/sincrono.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1727034401785 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1727034402385 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1727034402787 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1727034402787 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1727034402948 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1727034402948 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1727034402948 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1727034402948 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4671 " "Peak virtual memory: 4671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1727034403056 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 22 13:46:43 2024 " "Processing ended: Sun Sep 22 13:46:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1727034403056 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1727034403056 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1727034403056 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1727034403056 ""}
