// Seed: 2979992538
module module_0 (
    input wor id_0,
    input tri0 id_1,
    output uwire id_2,
    output uwire id_3,
    output uwire id_4,
    input tri id_5,
    input wand id_6,
    input wire id_7,
    output tri1 id_8,
    input uwire id_9,
    input wire id_10,
    input wand id_11,
    input supply1 id_12
    , id_19,
    output supply1 id_13,
    output supply1 id_14,
    input wand id_15,
    input tri0 id_16,
    input tri1 id_17
    , id_20
);
  wire id_21;
endmodule
module module_1 (
    output logic id_0,
    input  tri   id_1,
    input  wor   id_2,
    input  wand  id_3
);
  id_5 :
  assert property (@(id_5) id_1)
  else id_0 <= 1 - id_0++;
  module_0(
      id_3,
      id_3,
      id_5,
      id_5,
      id_5,
      id_1,
      id_2,
      id_5,
      id_5,
      id_5,
      id_2,
      id_1,
      id_3,
      id_5,
      id_5,
      id_5,
      id_3,
      id_3
  );
endmodule
