$date
	Sat Nov 07 17:36:43 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 12 ! counter [11:0] $end
$var reg 1 " clk $end
$var reg 12 # data [11:0] $end
$var reg 1 $ eneable $end
$var reg 1 % load $end
$var reg 1 & reset $end
$scope module C1 $end
$var wire 12 ' b [11:0] $end
$var wire 1 " clk $end
$var wire 1 $ eneable $end
$var wire 1 % load $end
$var wire 1 & reset $end
$var reg 12 ( c [11:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
b111111111110 '
1&
0%
0$
b111111111110 #
0"
bx !
$end
#1
b111111111110 !
b111111111110 (
1"
0&
1%
#2
0"
#3
1"
#4
0"
#5
1"
#6
0"
0%
1$
#7
b111111111111 !
b111111111111 (
1"
#8
b0 !
b0 (
0"
1%
b11110111 #
b11110111 '
#9
b1 !
b1 (
1"
#10
0"
#11
b10 !
b10 (
1"
#12
0"
0%
#13
b11 !
b11 (
1"
#14
0"
#15
b100 !
b100 (
1"
#16
0"
#17
b101 !
b101 (
1"
#18
0"
1&
#19
b110 !
b110 (
1"
#20
0"
#21
b111 !
b111 (
1"
0&
#22
0"
#23
b1000 !
b1000 (
1"
#24
0"
#25
b1001 !
b1001 (
1"
#26
0"
#27
b1010 !
b1010 (
1"
#28
0"
