#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Nov 21 12:02:40 2017
# Process ID: 5011
# Current directory: /home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chathura/feature_IP/maxi/feature_maxi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chathura/feature_IP/maxi/backsub_maxi'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 974.184 ; gain = 62.656 ; free physical = 106 ; free virtual = 6109
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2017.07' and will expire in -113 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
WARNING: [Synth 8-992] S_AXI_GP0_ACLK_temp is already implicitly declared earlier [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2701]
WARNING: [Synth 8-992] S_AXI_GP1_ACLK_temp is already implicitly declared earlier [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2702]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:49 . Memory (MB): peak = 1142.395 ; gain = 302.199 ; free physical = 118 ; free virtual = 6031
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_mem_intercon_0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:1031]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1R706YB' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:3607]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi3_conv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b_downsizer' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b_downsizer' (1#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_a_axi3_conv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12483]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12484]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12485]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12486]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12803]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12804]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12805]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12806]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12807]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (2#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized0' (2#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (3#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5403]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem' (4#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory' (5#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (6#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare' (7#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (8#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-226] default block is never used [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11041]
INFO: [Synth 8-226] default block is never used [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11365]
INFO: [Synth 8-226] default block is never used [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11450]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (9#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (10#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (11#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (12#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (13#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk' (14#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (15#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (16#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth' (17#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1' (18#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen' (19#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo' (20#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized1' (20#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (20#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized0' (20#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (20#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (20#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (20#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (20#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized0' (20#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized0' (20#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen__parameterized0' (20#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo__parameterized0' (20#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_a_axi3_conv' (21#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_w_axi3_conv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_w_axi3_conv' (22#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_a_axi3_conv__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo__parameterized1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen__parameterized1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized2' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized2' (22#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized1' (22#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized1' (22#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized1' (22#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized1' (22#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized1' (22#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized1' (22#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized1' (22#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized1' (22#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen__parameterized1' (22#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo__parameterized1' (22#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_a_axi3_conv__parameterized0' (22#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_r_axi3_conv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_r_axi3_conv' (23#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi3_conv' (24#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter' (25#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (26#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1R706YB' (27#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:3607]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_7HNO1D' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:4845]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_top' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_axi_upsizer' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_w_upsizer' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_w_upsizer' (28#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_a_upsizer' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (29#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_a_upsizer' (30#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_r_upsizer' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_r_upsizer' (31#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (32#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice' (33#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized0' (33#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized1' (33#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized2' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized2' (33#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (34#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice' (35#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_a_upsizer__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_a_upsizer__parameterized0' (35#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (35#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized3' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized3' (35#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized4' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized4' (35#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized5' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized5' (35#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized6' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized6' (35#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized7' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized7' (35#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (35#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized0' (35#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_axi_upsizer' (36#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_top' (37#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_0' (38#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:57]
WARNING: [Synth 8-350] instance 'auto_us' of module 'design_1_auto_us_0' requires 72 connections, but only 70 given [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:5124]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_7HNO1D' (39#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:4845]
INFO: [Synth 8-638] synthesizing module 'design_1_s00_mmu_0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_s00_mmu_0/synth/design_1_s00_mmu_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_mmu_v2_1_5_top' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_mmu_v2_1/hdl/verilog/axi_mmu_v2_1_top.v:74]
INFO: [Synth 8-638] synthesizing module 'axi_mmu_v2_1_5_addr_decoder' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_mmu_v2_1/hdl/verilog/axi_mmu_v2_1_addr_decoder.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_mmu_v2_1_5_addr_decoder' (40#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_mmu_v2_1/hdl/verilog/axi_mmu_v2_1_addr_decoder.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_mmu_v2_1_5_decerr_slave' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_mmu_v2_1/hdl/verilog/axi_mmu_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_mmu_v2_1/hdl/verilog/axi_mmu_v2_1_decerr_slave.v:225]
INFO: [Synth 8-256] done synthesizing module 'axi_mmu_v2_1_5_decerr_slave' (41#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_mmu_v2_1/hdl/verilog/axi_mmu_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (41#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized8' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized8' (41#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized9' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized9' (41#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized10' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized10' (41#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized11' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized11' (41#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized12' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized12' (41#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (41#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized1' (41#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_mmu_v2_1_5_top' (42#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_mmu_v2_1/hdl/verilog/axi_mmu_v2_1_top.v:74]
INFO: [Synth 8-256] done synthesizing module 'design_1_s00_mmu_0' (43#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_s00_mmu_0/synth/design_1_s00_mmu_0.v:57]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1W60HW0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:5197]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/synth/design_1_auto_us_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_1' (44#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/synth/design_1_auto_us_1.v:57]
WARNING: [Synth 8-350] instance 'auto_us' of module 'design_1_auto_us_1' requires 72 connections, but only 70 given [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:5476]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1W60HW0' (45#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:5197]
INFO: [Synth 8-638] synthesizing module 'design_1_s01_mmu_0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_s01_mmu_0/synth/design_1_s01_mmu_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_s01_mmu_0' (46#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_s01_mmu_0/synth/design_1_s01_mmu_0.v:57]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_8NCF02' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:5549]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_2' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/synth/design_1_auto_us_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_2' (47#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/synth/design_1_auto_us_2.v:57]
WARNING: [Synth 8-350] instance 'auto_us' of module 'design_1_auto_us_2' requires 72 connections, but only 70 given [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:5828]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_8NCF02' (48#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:5549]
INFO: [Synth 8-638] synthesizing module 'design_1_s02_mmu_0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_s02_mmu_0/synth/design_1_s02_mmu_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_s02_mmu_0' (49#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_s02_mmu_0/synth/design_1_s02_mmu_0.v:57]
INFO: [Synth 8-638] synthesizing module 's03_couplers_imp_1UQ1PUB' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:5901]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_3' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/synth/design_1_auto_us_3.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_3' (50#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/synth/design_1_auto_us_3.v:57]
WARNING: [Synth 8-350] instance 'auto_us' of module 'design_1_auto_us_3' requires 72 connections, but only 70 given [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:6180]
INFO: [Synth 8-256] done synthesizing module 's03_couplers_imp_1UQ1PUB' (51#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:5901]
INFO: [Synth 8-638] synthesizing module 'design_1_s03_mmu_0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_s03_mmu_0/synth/design_1_s03_mmu_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_s03_mmu_0' (52#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_s03_mmu_0/synth/design_1_s03_mmu_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/synth/design_1_xbar_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_crossbar' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (53#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (54#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (54#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder' (55#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43432]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (56#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43432]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl' (57#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo' (58#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (59#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor' (60#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (60#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized0' (60#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_splitter' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_splitter' (61#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_wdata_router' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized0' (61#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo' (62#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_wdata_router' (63#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized1' (63#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized2' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (63#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized2' (63#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized3' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized3' (63#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized4' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (63#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized4' (63#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized5' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized1' (63#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized2' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized2' (63#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized3' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized3' (63#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized4' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized4' (63#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized5' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized5' (63#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized6' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized6' (63#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized7' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized7' (63#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized8' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized8' (63#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized0' (63#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized5' (63#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized6' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized9' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized9' (63#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized10' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized10' (63#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized11' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized11' (63#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized12' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized12' (63#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized13' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized13' (63#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized14' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized14' (63#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized15' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized15' (63#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized16' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized16' (63#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized1' (63#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (63#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized6' (63#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_wdata_router__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized17' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized17' (63#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized0' (63#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_wdata_router__parameterized0' (63#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized0' (63#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized1' (63#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized2' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized18' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized18' (63#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized19' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized19' (63#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized20' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized20' (63#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized21' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized21' (63#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized22' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized22' (63#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized23' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized23' (63#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized24' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized24' (63#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized25' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized25' (63#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized2' (63#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_wdata_mux' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized26' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized26' (63#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized27' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized27' (63#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized1' (63#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' (63#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_wdata_mux' (64#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized2' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' (64#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized13' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized13' (64#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized14' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized14' (64#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized15' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized15' (64#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized16' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized16' (64#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized17' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized17' (64#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' (64#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized2' (64#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized2' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized2' (64#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized3' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized3' (64#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized3' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized28' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized28' (64#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized29' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized29' (64#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized30' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized30' (64#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized31' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized31' (64#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized32' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized32' (64#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized33' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized33' (64#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized34' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized34' (64#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized35' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized35' (64#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized3' (64#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_wdata_mux__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized2' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized36' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized36' (64#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized37' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized37' (64#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized2' (64#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' (64#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_wdata_mux__parameterized0' (64#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized3' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' (64#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized18' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized18' (64#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized19' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized19' (64#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized20' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized20' (64#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized21' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized21' (64#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized22' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized22' (64#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' (64#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized3' (64#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_decerr_slave' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_decerr_slave' (65#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized6' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized6' (65#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized7' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized7' (65#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '4' bits. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:276]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter' (66#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_crossbar' (67#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar' (68#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_1' (69#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/synth/design_1_xbar_1.v:57]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_1' requires 78 connections, but only 76 given [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:2707]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_mem_intercon_0' (70#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:1031]
WARNING: [Synth 8-350] instance 'axi_mem_intercon' of module 'design_1_axi_mem_intercon_0' requires 182 connections, but only 180 given [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:374]
INFO: [Synth 8-638] synthesizing module 'design_1_backsub_0_0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_backsub_0_0/synth/design_1_backsub_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'backsub' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:521]
INFO: [Synth 8-638] synthesizing module 'backsub_AXILiteS_s_axi' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_AXILiteS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_AXILiteS_s_axi.v:170]
INFO: [Synth 8-256] done synthesizing module 'backsub_AXILiteS_s_axi' (71#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_AXILiteS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'backsub_CRTL_BUS_s_axi' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_CRTL_BUS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_CRTL_BUS_s_axi.v:200]
INFO: [Synth 8-256] done synthesizing module 'backsub_CRTL_BUS_s_axi' (72#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_CRTL_BUS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'backsub_gmem_m_axi' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'backsub_gmem_m_axi_throttl' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_m_axi.v:431]
INFO: [Synth 8-256] done synthesizing module 'backsub_gmem_m_axi_throttl' (73#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_m_axi.v:431]
INFO: [Synth 8-638] synthesizing module 'backsub_gmem_m_axi_throttl__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_m_axi.v:431]
INFO: [Synth 8-256] done synthesizing module 'backsub_gmem_m_axi_throttl__parameterized0' (73#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_m_axi.v:431]
INFO: [Synth 8-638] synthesizing module 'backsub_gmem_m_axi_write' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_m_axi.v:1189]
INFO: [Synth 8-638] synthesizing module 'backsub_gmem_m_axi_fifo' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'backsub_gmem_m_axi_fifo' (74#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'backsub_gmem_m_axi_fifo__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'backsub_gmem_m_axi_fifo__parameterized0' (74#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'backsub_gmem_m_axi_fifo__parameterized1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'backsub_gmem_m_axi_fifo__parameterized1' (74#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'backsub_gmem_m_axi_fifo__parameterized2' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'backsub_gmem_m_axi_fifo__parameterized2' (74#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'backsub_gmem_m_axi_fifo__parameterized3' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'backsub_gmem_m_axi_fifo__parameterized3' (74#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_m_axi.v:310]
WARNING: [Synth 8-3848] Net AWREGION in module/entity backsub_gmem_m_axi_write does not have driver. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_m_axi.v:1219]
WARNING: [Synth 8-3848] Net WID in module/entity backsub_gmem_m_axi_write does not have driver. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_m_axi.v:1224]
WARNING: [Synth 8-3848] Net WUSER in module/entity backsub_gmem_m_axi_write does not have driver. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_m_axi.v:1228]
INFO: [Synth 8-256] done synthesizing module 'backsub_gmem_m_axi_write' (75#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_m_axi.v:1189]
INFO: [Synth 8-638] synthesizing module 'backsub_gmem_m_axi_read' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_m_axi.v:483]
INFO: [Synth 8-638] synthesizing module 'backsub_gmem_m_axi_fifo__parameterized4' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'backsub_gmem_m_axi_fifo__parameterized4' (75#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'backsub_gmem_m_axi_fifo__parameterized5' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'backsub_gmem_m_axi_fifo__parameterized5' (75#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_m_axi.v:310]
WARNING: [Synth 8-3848] Net ARREGION in module/entity backsub_gmem_m_axi_read does not have driver. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_m_axi.v:512]
INFO: [Synth 8-256] done synthesizing module 'backsub_gmem_m_axi_read' (76#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_m_axi.v:483]
INFO: [Synth 8-256] done synthesizing module 'backsub_gmem_m_axi' (77#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'backsub_gmem_offset_m_axi' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_offset_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'backsub_gmem_offset_m_axi_throttl' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_offset_m_axi.v:431]
INFO: [Synth 8-256] done synthesizing module 'backsub_gmem_offset_m_axi_throttl' (78#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_offset_m_axi.v:431]
INFO: [Synth 8-638] synthesizing module 'backsub_gmem_offset_m_axi_throttl__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_offset_m_axi.v:431]
INFO: [Synth 8-256] done synthesizing module 'backsub_gmem_offset_m_axi_throttl__parameterized0' (78#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_offset_m_axi.v:431]
INFO: [Synth 8-638] synthesizing module 'backsub_gmem_offset_m_axi_write' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_offset_m_axi.v:1189]
INFO: [Synth 8-638] synthesizing module 'backsub_gmem_offset_m_axi_fifo' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_offset_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'backsub_gmem_offset_m_axi_fifo' (79#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_offset_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'backsub_gmem_offset_m_axi_decoder' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_offset_m_axi.v:415]
INFO: [Synth 8-256] done synthesizing module 'backsub_gmem_offset_m_axi_decoder' (80#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_offset_m_axi.v:415]
INFO: [Synth 8-638] synthesizing module 'backsub_gmem_offset_m_axi_fifo__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_offset_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'backsub_gmem_offset_m_axi_fifo__parameterized0' (80#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_offset_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'backsub_gmem_offset_m_axi_fifo__parameterized1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_offset_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'backsub_gmem_offset_m_axi_fifo__parameterized1' (80#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_offset_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'backsub_gmem_offset_m_axi_fifo__parameterized2' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_offset_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'backsub_gmem_offset_m_axi_fifo__parameterized2' (80#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_offset_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'backsub_gmem_offset_m_axi_fifo__parameterized3' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_offset_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'backsub_gmem_offset_m_axi_fifo__parameterized3' (80#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_offset_m_axi.v:310]
WARNING: [Synth 8-3848] Net AWREGION in module/entity backsub_gmem_offset_m_axi_write does not have driver. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_offset_m_axi.v:1219]
WARNING: [Synth 8-3848] Net WID in module/entity backsub_gmem_offset_m_axi_write does not have driver. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_offset_m_axi.v:1224]
WARNING: [Synth 8-3848] Net WUSER in module/entity backsub_gmem_offset_m_axi_write does not have driver. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_offset_m_axi.v:1228]
INFO: [Synth 8-256] done synthesizing module 'backsub_gmem_offset_m_axi_write' (81#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_offset_m_axi.v:1189]
INFO: [Synth 8-638] synthesizing module 'backsub_gmem_offset_m_axi_read' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_offset_m_axi.v:483]
INFO: [Synth 8-638] synthesizing module 'backsub_gmem_offset_m_axi_fifo__parameterized4' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_offset_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'backsub_gmem_offset_m_axi_fifo__parameterized4' (81#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_offset_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'backsub_gmem_offset_m_axi_fifo__parameterized5' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_offset_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'backsub_gmem_offset_m_axi_fifo__parameterized5' (81#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_offset_m_axi.v:310]
WARNING: [Synth 8-3848] Net ARREGION in module/entity backsub_gmem_offset_m_axi_read does not have driver. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_offset_m_axi.v:512]
INFO: [Synth 8-256] done synthesizing module 'backsub_gmem_offset_m_axi_read' (82#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_offset_m_axi.v:483]
INFO: [Synth 8-256] done synthesizing module 'backsub_gmem_offset_m_axi' (83#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_gmem_offset_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'backsub_yuv_frame' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_yuv_frame.v:58]
INFO: [Synth 8-638] synthesizing module 'backsub_yuv_frame_ram' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_yuv_frame.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_yuv_frame.v:25]
INFO: [Synth 8-256] done synthesizing module 'backsub_yuv_frame_ram' (84#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_yuv_frame.v:9]
INFO: [Synth 8-256] done synthesizing module 'backsub_yuv_frame' (85#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_yuv_frame.v:58]
INFO: [Synth 8-638] synthesizing module 'backsub_grey_frame' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_grey_frame.v:62]
INFO: [Synth 8-638] synthesizing module 'backsub_grey_frame_ram' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_grey_frame.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_grey_frame.v:26]
INFO: [Synth 8-256] done synthesizing module 'backsub_grey_frame_ram' (86#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_grey_frame.v:9]
INFO: [Synth 8-256] done synthesizing module 'backsub_grey_frame' (87#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_grey_frame.v:62]
INFO: [Synth 8-638] synthesizing module 'backsub_hls_fptoui_float_i8' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_hls_fptoui_float_i8.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_hls_fptoui_float_i8.v:65]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_hls_fptoui_float_i8.v:81]
INFO: [Synth 8-256] done synthesizing module 'backsub_hls_fptoui_float_i8' (88#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_hls_fptoui_float_i8.v:10]
INFO: [Synth 8-638] synthesizing module 'backsub_fadd_32ns_32ns_32_5_full_dsp' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_fadd_32ns_32ns_32_5_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'backsub_ap_fadd_3_full_dsp_32' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/ip/backsub_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_1' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91666' bound to instance 'U0' of component 'floating_point_v7_1_1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/ip/backsub_ap_fadd_3_full_dsp_32.vhd:196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-3491] module 'floating_point_v7_1_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:89969' bound to instance 'i_synth' of component 'floating_point_v7_1_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91792]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:7036]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12443]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:7125]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv' (89#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'flt_add' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:61638]
INFO: [Synth 8-638] synthesizing module 'flt_add_dsp' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:61102]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1' (89#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay' (90#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'align_add_dsp48e1_sgl' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:37611]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized3' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized3' (90#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized0' (90#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized5' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized5' (90#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized1' (90#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized2' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized7' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized7' (90#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized2' (90#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain' (91#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im does not have driver. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28692]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im' (92#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized3' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized9' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized9' (92#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized3' (92#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized0' (92#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized4' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized11' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized11' (92#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized4' (92#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized5' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized13' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized13' (92#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized5' (92#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized6' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized15' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized15' (92#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized6' (92#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized7' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized17' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized17' (92#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized7' (92#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized8' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized19' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized19' (92#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized8' (92#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized9' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized21' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized21' (92#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized9' (92#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized10' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized23' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized23' (92#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized10' (92#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized11' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized25' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized25' (92#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized11' (92#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized12' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized27' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized27' (92#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized12' (92#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized13' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized29' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized29' (92#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized13' (92#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized14' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized31' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized31' (92#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized14' (92#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized15' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized33' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized33' (92#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized15' (92#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized16' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized35' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized35' (92#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized16' (92#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:33034]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper' (93#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized17' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized37' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized37' (93#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized17' (93#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized18' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized39' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized39' (93#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized18' (93#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized19' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized41' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized41' (93#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized19' (93#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized20' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized43' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized43' (93#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized20' (93#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized21' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized45' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized45' (93#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized21' (93#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'align_add_dsp48e1_sgl' (94#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:37611]
INFO: [Synth 8-638] synthesizing module 'norm_and_round_dsp48e1_sgl' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:36179]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode_shift' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32380]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized22' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized47' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized47' (94#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized22' (94#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized23' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized49' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized49' (94#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized23' (94#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32536]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32548]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32536]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32548]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32536]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32548]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32536]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32548]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized24' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized51' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized51' (94#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized24' (94#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized25' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized53' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized53' (94#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized25' (94#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode_shift' (95#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32380]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized26' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized55' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized55' (95#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized26' (95#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized27' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized57' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized57' (95#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized27' (95#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized28' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized59' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized59' (95#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized28' (95#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'm2' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:36318]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:36324]
INFO: [Synth 8-113] binding component instance 'm0' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:36330]
INFO: [Synth 8-113] binding component instance 'round_lut' to cell 'LUT6' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:36337]
INFO: [Synth 8-113] binding component instance 'zero_lut_s' to cell 'LUT5' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:36349]
INFO: [Synth 8-113] binding component instance 'zero_lut_di' to cell 'LUT5' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:36359]
INFO: [Synth 8-113] binding component instance 'lsb_lut' to cell 'LUT6' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:36370]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized29' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized61' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized61' (95#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized29' (95#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized30' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized63' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized63' (95#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized30' (95#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized31' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized65' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized65' (95#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized31' (95#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized32' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized67' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized67' (95#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized32' (95#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized33' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized69' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized69' (95#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized33' (95#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized34' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized71' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized71' (95#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized34' (95#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized35' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized73' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized73' (95#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized35' (95#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized36' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized75' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized75' (95#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized36' (95#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized37' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized77' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized77' (95#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized37' (95#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:33034]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized0' (95#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-256] done synthesizing module 'norm_and_round_dsp48e1_sgl' (96#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:36179]
INFO: [Synth 8-638] synthesizing module 'flt_add_exp_sp' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:59946]
INFO: [Synth 8-638] synthesizing module 'special_detect' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28118]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized38' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized79' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized79' (96#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized38' (96#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized39' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized81' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized81' (96#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized39' (96#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized1' (96#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized0 does not have driver. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28692]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized0' (96#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized40' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized83' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized83' (96#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized40' (96#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized41' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized85' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Common 17-14] Message 'Synth 8-312' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized85' (96#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized41' (96#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'special_detect' (97#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_compare' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29202]
INFO: [Synth 8-638] synthesizing module 'compare_gt' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28506]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized2' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28118]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized42' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized87' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized87' (97#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized42' (97#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized43' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized89' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized89' (97#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized43' (97#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized2' (97#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'compare_gt' (98#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28506]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_compare' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29202]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized44' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized91' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized91' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized44' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized45' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized93' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized93' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized45' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized46' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized95' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized95' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized46' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized47' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized97' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized97' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized47' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized48' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized99' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized99' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized48' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized3' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized49' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized101' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized101' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized49' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized3' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized50' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized103' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized103' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized50' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized51' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized105' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized105' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized51' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized52' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized107' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized107' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized52' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized53' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized109' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized109' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized53' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized54' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized111' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized111' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized54' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized55' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized113' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized113' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized55' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized4' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized56' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized115' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized115' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized56' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized4' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized57' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized117' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized117' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized57' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized58' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized119' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized119' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized58' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized59' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized121' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized121' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized59' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized60' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized123' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized123' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized60' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized61' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized125' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized125' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized61' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized62' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized127' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized127' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized62' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized63' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized129' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized129' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized63' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized64' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized131' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized131' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized64' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized65' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized133' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized133' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized65' (99#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
WARNING: [Synth 8-3848] Net ZERO_ALIGN in module/entity flt_add_exp_sp does not have driver. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:59936]
INFO: [Synth 8-256] done synthesizing module 'flt_add_exp_sp' (100#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:59946]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30858]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op' (101#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30858]
INFO: [Synth 8-256] done synthesizing module 'flt_add_dsp' (102#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:61102]
INFO: [Synth 8-256] done synthesizing module 'flt_add' (103#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:61638]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized66' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized135' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized135' (103#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized66' (103#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized67' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized137' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized137' (103#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized67' (103#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized68' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized139' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized139' (103#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized68' (103#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized69' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized141' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized141' (103#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized69' (103#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized70' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized143' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized143' (103#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized70' (103#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized71' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized145' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized145' (103#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized71' (103#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized72' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized147' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized147' (103#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized72' (103#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13691]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_1_1_viv does not have driver. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90443]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_1_1_viv does not have driver. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90445]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_viv' (104#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1' (105#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-256] done synthesizing module 'backsub_ap_fadd_3_full_dsp_32' (106#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/ip/backsub_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'backsub_fadd_32ns_32ns_32_5_full_dsp' (107#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_fadd_32ns_32ns_32_5_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'backsub_fmul_32ns_32ns_32_4_max_dsp' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_fmul_32ns_32ns_32_4_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'backsub_ap_fmul_2_max_dsp_32' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/ip/backsub_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_1' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91666' bound to instance 'U0' of component 'floating_point_v7_1_1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/ip/backsub_ap_fmul_2_max_dsp_32.vhd:196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1__parameterized1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-3491] module 'floating_point_v7_1_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:89969' bound to instance 'i_synth' of component 'floating_point_v7_1_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91792]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_viv__parameterized1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized148' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized148' (107#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'flt_mult' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:51081]
INFO: [Synth 8-638] synthesizing module 'fix_mult' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:48932]
INFO: [Synth 8-638] synthesizing module 'fix_mult_dsp48e1_sgl' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:47006]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized73' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized150' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized150' (107#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized73' (107#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized74' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized152' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized152' (107#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized74' (107#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized75' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized154' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized154' (107#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized75' (107#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized76' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized156' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized156' (107#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized76' (107#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized77' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized158' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized158' (107#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized77' (107#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized78' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized160' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized160' (107#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized78' (107#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized79' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized162' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized162' (107#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized79' (107#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized1' (107#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized80' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized164' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized164' (107#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized80' (107#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized2' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized81' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized166' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized166' (107#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized81' (107#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized82' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized168' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized168' (107#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized82' (107#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized83' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized170' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized170' (107#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized83' (107#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized84' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized172' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized172' (107#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized84' (107#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized85' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized174' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized174' (107#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized85' (107#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized86' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized176' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized176' (107#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized86' (107#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized87' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized178' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized178' (107#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized87' (107#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized2' (107#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-256] done synthesizing module 'fix_mult_dsp48e1_sgl' (108#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:47006]
INFO: [Synth 8-256] done synthesizing module 'fix_mult' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:48932]
INFO: [Synth 8-638] synthesizing module 'flt_mult_exp' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:50339]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized88' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized180' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized180' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized88' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized89' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized182' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized182' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized89' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized5' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized90' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized184' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized184' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized90' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized5' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized6' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized91' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized186' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized186' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized91' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized6' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized1 does not have driver. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28692]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized1' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized92' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized188' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized188' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized92' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized93' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized190' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized190' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized93' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized0' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized2' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized7' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized94' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized192' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized192' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized94' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized7' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized2 does not have driver. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28692]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized2' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized95' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized194' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized194' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized95' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized96' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized196' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized196' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized96' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized1' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized97' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized198' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized198' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized97' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized98' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized200' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized200' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized98' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized99' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized202' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized202' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized99' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized100' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized204' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized204' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized100' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized101' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized206' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized206' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized101' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized102' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized208' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized208' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized102' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized103' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized210' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized210' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized103' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized104' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized212' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized212' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized104' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized105' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized214' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized214' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized105' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized106' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized216' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized216' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized106' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized107' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized218' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized218' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized107' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized108' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized220' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized220' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized108' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized109' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized222' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized222' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized109' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized110' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized224' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized224' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized110' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized111' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized226' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized226' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized111' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized112' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized228' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized228' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized112' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized113' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized230' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized230' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized113' (109#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_exp' (110#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:50339]
INFO: [Synth 8-638] synthesizing module 'flt_mult_round' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:50036]
INFO: [Synth 8-638] synthesizing module 'flt_round_dsp_opt_full' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49216]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized3' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized114' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized232' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized232' (110#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized114' (110#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized115' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized234' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized234' (110#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized115' (110#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized116' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized236' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized236' (110#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized116' (110#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized117' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized238' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized238' (110#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized117' (110#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized118' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized240' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized240' (110#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized118' (110#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized119' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized242' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized242' (110#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized119' (110#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized120' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized244' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized244' (110#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized120' (110#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized3' (110#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized121' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized246' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized246' (110#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized121' (110#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized122' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized248' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized248' (110#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized122' (110#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized123' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized250' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized250' (110#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized123' (110#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized124' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized252' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized252' (110#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized124' (110#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized125' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized254' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized254' (110#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized125' (110#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'flt_round_dsp_opt_full' (111#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49216]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_round' (112#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:50036]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op_lat' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:31407]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op_lat' (113#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:31407]
INFO: [Synth 8-256] done synthesizing module 'flt_mult' (114#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:51081]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized126' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized256' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized256' (114#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized126' (114#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized127' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized258' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized258' (114#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized127' (114#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized128' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized260' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized260' (114#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized128' (114#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized129' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized262' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized262' (114#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized129' (114#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized130' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized264' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized264' (114#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized130' (114#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized131' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized266' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized266' (114#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized131' (114#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized132' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized268' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized268' (114#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized132' (114#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13691]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_1_1_viv__parameterized1 does not have driver. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90443]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_1_1_viv__parameterized1 does not have driver. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90445]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_viv__parameterized1' (114#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1__parameterized1' (114#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-256] done synthesizing module 'backsub_ap_fmul_2_max_dsp_32' (115#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/ip/backsub_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'backsub_fmul_32ns_32ns_32_4_max_dsp' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_fmul_32ns_32ns_32_4_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'backsub_sitofp_32ns_32_6' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_sitofp_32ns_32_6.v:11]
INFO: [Synth 8-638] synthesizing module 'backsub_ap_sitofp_4_no_dsp_32' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/ip/backsub_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1__parameterized3' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_viv__parameterized3' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized269' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized269' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'fix_to_flt_conv' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:40596]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized8' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized133' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized271' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized271' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized133' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized134' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized273' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized273' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized134' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized135' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized275' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized275' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized135' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized8' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized136' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized277' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized277' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized136' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:31999]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized9' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized137' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized279' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized279' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized137' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized138' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized281' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized281' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized138' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized139' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized283' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized283' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized139' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized140' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized285' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized285' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized140' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized141' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized287' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized287' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized141' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized142' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized289' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized289' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized142' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized143' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized291' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized291' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized143' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized144' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized293' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized293' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized144' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized145' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized295' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized295' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized145' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized9' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized10' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized146' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized297' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized297' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized146' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized147' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized299' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized299' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized147' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized148' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized301' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized301' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized148' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized149' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized303' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized303' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized149' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized150' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized305' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized305' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized150' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized151' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized307' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized307' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized151' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized152' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized309' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized309' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized152' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized153' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized311' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized311' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized153' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized154' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized313' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized313' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized154' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized10' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized155' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized315' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized315' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized155' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'mux4' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28359]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized156' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized317' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized317' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized156' (116#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'mux4' (117#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28359]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized157' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized319' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized319' (117#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized157' (117#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28359]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized158' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized321' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized321' (117#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized158' (117#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized0' (117#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28359]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28359]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized159' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized323' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized323' (117#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized159' (117#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized1' (117#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28359]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized160' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized325' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized325' (117#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized160' (117#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode' (118#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:31999]
INFO: [Synth 8-638] synthesizing module 'norm_zero_det' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29730]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized161' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized327' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized327' (118#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized161' (118#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized162' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized329' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized329' (118#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized162' (118#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized163' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized331' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized331' (118#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized163' (118#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized164' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized333' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized333' (118#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized164' (118#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized165' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized335' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized335' (118#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized165' (118#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'norm_zero_det' (119#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29730]
INFO: [Synth 8-638] synthesizing module 'shift_msb_first' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30502]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30592]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized166' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized337' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized337' (119#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized166' (119#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized167' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized339' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized339' (119#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized167' (119#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'shift_msb_first' (120#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30502]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:35412]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized168' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized341' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized341' (120#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized168' (120#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized169' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized343' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized343' (120#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized169' (120#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized170' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized345' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized345' (120#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized170' (120#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized171' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized347' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized347' (120#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized171' (120#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized172' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized349' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized349' (120#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized172' (120#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized173' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized351' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized351' (120#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized173' (120#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized174' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized353' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized353' (120#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized174' (120#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized175' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized355' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized355' (120#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized175' (120#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized176' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized357' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized357' (120#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized176' (120#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized177' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized359' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized359' (120#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized177' (120#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized178' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized361' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized361' (120#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized178' (120#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized179' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized363' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized363' (120#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized179' (120#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized180' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized365' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized365' (120#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized180' (120#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized181' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized367' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized367' (120#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized181' (120#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized182' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized369' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized369' (120#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized182' (120#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized183' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized371' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized371' (120#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized183' (120#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized184' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized373' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized373' (120#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized184' (120#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized185' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized375' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized375' (120#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized185' (120#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized186' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized377' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized377' (120#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized186' (120#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_round_bit' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:34967]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized11' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized187' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized379' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized379' (120#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized187' (120#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized11' (120#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_round_bit' (121#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:34967]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized188' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized381' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized381' (121#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized188' (121#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized12' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized189' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized383' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized383' (121#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized189' (121#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized12' (121#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized13' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized190' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized385' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized385' (121#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized190' (121#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized13' (121#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
WARNING: [Synth 8-3848] Net EXP_OUT in module/entity renorm_and_round_logic does not have driver. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:35407]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic' (122#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:35412]
INFO: [Synth 8-638] synthesizing module 'fix_to_flt_conv_exp' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:40282]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized191' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized387' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized387' (122#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized191' (122#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized192' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized389' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized389' (122#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized192' (122#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized193' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized391' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized391' (122#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized193' (122#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'fix_to_flt_conv_exp' (123#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:40282]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30858]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized194' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized393' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized393' (123#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized194' (123#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op__parameterized0' (123#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30858]
INFO: [Synth 8-256] done synthesizing module 'fix_to_flt_conv' (124#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:40596]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized195' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized395' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized395' (124#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized195' (124#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized196' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized397' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized397' (124#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized196' (124#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized197' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized399' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized399' (124#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized197' (124#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized198' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized401' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized401' (124#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized198' (124#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized199' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized403' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized403' (124#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized199' (124#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized200' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized405' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized405' (124#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized200' (124#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized201' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized407' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized407' (124#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized201' (124#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13691]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_1_1_viv__parameterized3 does not have driver. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90443]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_1_1_viv__parameterized3 does not have driver. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90445]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_viv__parameterized3' (124#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1__parameterized3' (124#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-256] done synthesizing module 'backsub_ap_sitofp_4_no_dsp_32' (125#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/ip/backsub_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'backsub_sitofp_32ns_32_6' (126#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_sitofp_32ns_32_6.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:5971]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:5973]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:5975]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:5977]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:5979]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:5981]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:5983]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:5985]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:5987]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:5989]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:5991]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:5993]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:5995]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:5997]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:5999]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6001]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6003]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6005]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6007]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6009]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6011]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6013]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6015]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6017]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6019]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6021]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6023]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6025]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6027]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6029]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6031]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6033]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6754]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6756]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6758]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6760]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6762]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6764]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6766]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6768]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6770]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6772]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6774]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6776]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6778]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6780]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6782]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6784]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6786]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6788]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6790]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6792]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6794]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6796]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6798]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6800]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6802]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6804]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6806]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6808]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6810]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6812]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6814]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:6816]
INFO: [Synth 8-256] done synthesizing module 'backsub' (127#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_backsub_0_0' (128#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_backsub_0_0/synth/design_1_backsub_0_0.v:57]
WARNING: [Synth 8-350] instance 'backsub_0' of module 'design_1_backsub_0_0' requires 121 connections, but only 115 given [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:555]
INFO: [Synth 8-638] synthesizing module 'design_1_backsub_0_bram_0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_backsub_0_bram_0/synth/design_1_backsub_0_bram_0.vhd:76]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_synth' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (129#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'bindec' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:5128]
INFO: [Synth 8-256] done synthesizing module 'bindec' (130#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:5128]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (131#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:18181]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:18183]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized1' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized2' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized2' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized3' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized3' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized4' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized4' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized5' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized5' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized6' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized6' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized7' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized7' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized7' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized7' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized8' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized8' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized8' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized8' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized9' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized9' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized9' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized9' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized10' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized10' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized10' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized10' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized11' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized11' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized11' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized11' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized12' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized12' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized12' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized12' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized13' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized13' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized13' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized13' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized14' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized14' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized14' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized14' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized15' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized15' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized15' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized15' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized16' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized16' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized16' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized16' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized17' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized17' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized17' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized17' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized18' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized18' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized18' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized18' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized19' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized19' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized19' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized19' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized20' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized20' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized20' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized20' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized21' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized21' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized21' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized21' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized22' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized22' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized22' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized22' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized23' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized23' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized23' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized23' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized24' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized24' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized24' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized24' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized25' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized25' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized25' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized25' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized26' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized26' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized26' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized26' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized27' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized27' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized27' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized27' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized28' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized28' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized28' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized28' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized29' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized29' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized29' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized29' (132#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:5391]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux' (133#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:5391]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:5391]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux__parameterized0' (133#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:5391]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (134#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (135#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (136#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_synth' (137#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1' (138#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'design_1_backsub_0_bram_0' (139#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_backsub_0_bram_0/synth/design_1_backsub_0_bram_0.vhd:76]
INFO: [Synth 8-638] synthesizing module 'design_1_feature_0_0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_feature_0_0/synth/design_1_feature_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'feature' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:1027]
INFO: [Synth 8-638] synthesizing module 'feature_AXILiteS_s_axi' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_AXILiteS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_AXILiteS_s_axi.v:177]
INFO: [Synth 8-256] done synthesizing module 'feature_AXILiteS_s_axi' (140#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_AXILiteS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'feature_CRTL_BUS_s_axi' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_CRTL_BUS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_CRTL_BUS_s_axi.v:187]
INFO: [Synth 8-256] done synthesizing module 'feature_CRTL_BUS_s_axi' (141#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_CRTL_BUS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'feature_gmem_m_axi' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'feature_gmem_m_axi_throttl' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:431]
INFO: [Synth 8-256] done synthesizing module 'feature_gmem_m_axi_throttl' (142#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:431]
INFO: [Synth 8-638] synthesizing module 'feature_gmem_m_axi_throttl__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:431]
INFO: [Synth 8-256] done synthesizing module 'feature_gmem_m_axi_throttl__parameterized0' (142#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:431]
INFO: [Synth 8-638] synthesizing module 'feature_gmem_m_axi_write' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:1189]
INFO: [Synth 8-638] synthesizing module 'feature_gmem_m_axi_fifo' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'feature_gmem_m_axi_fifo' (143#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'feature_gmem_m_axi_fifo__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'feature_gmem_m_axi_fifo__parameterized0' (143#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'feature_gmem_m_axi_fifo__parameterized1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'feature_gmem_m_axi_fifo__parameterized1' (143#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'feature_gmem_m_axi_fifo__parameterized2' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'feature_gmem_m_axi_fifo__parameterized2' (143#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'feature_gmem_m_axi_fifo__parameterized3' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'feature_gmem_m_axi_fifo__parameterized3' (143#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:310]
WARNING: [Synth 8-3848] Net AWREGION in module/entity feature_gmem_m_axi_write does not have driver. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:1219]
WARNING: [Synth 8-3848] Net WID in module/entity feature_gmem_m_axi_write does not have driver. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:1224]
WARNING: [Synth 8-3848] Net WUSER in module/entity feature_gmem_m_axi_write does not have driver. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:1228]
INFO: [Synth 8-256] done synthesizing module 'feature_gmem_m_axi_write' (144#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:1189]
INFO: [Synth 8-638] synthesizing module 'feature_gmem_m_axi_read' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:483]
INFO: [Synth 8-638] synthesizing module 'feature_gmem_m_axi_fifo__parameterized4' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'feature_gmem_m_axi_fifo__parameterized4' (144#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'feature_gmem_m_axi_fifo__parameterized5' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'feature_gmem_m_axi_fifo__parameterized5' (144#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:310]
WARNING: [Synth 8-3848] Net ARREGION in module/entity feature_gmem_m_axi_read does not have driver. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:512]
INFO: [Synth 8-256] done synthesizing module 'feature_gmem_m_axi_read' (145#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:483]
INFO: [Synth 8-256] done synthesizing module 'feature_gmem_m_axi' (146#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'feature_CRTL_BUS_m_axi' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_CRTL_BUS_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'feature_CRTL_BUS_m_axi_throttl' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_CRTL_BUS_m_axi.v:431]
INFO: [Synth 8-256] done synthesizing module 'feature_CRTL_BUS_m_axi_throttl' (147#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_CRTL_BUS_m_axi.v:431]
INFO: [Synth 8-638] synthesizing module 'feature_CRTL_BUS_m_axi_throttl__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_CRTL_BUS_m_axi.v:431]
INFO: [Synth 8-256] done synthesizing module 'feature_CRTL_BUS_m_axi_throttl__parameterized0' (147#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_CRTL_BUS_m_axi.v:431]
INFO: [Synth 8-638] synthesizing module 'feature_CRTL_BUS_m_axi_write' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_CRTL_BUS_m_axi.v:1189]
INFO: [Synth 8-638] synthesizing module 'feature_CRTL_BUS_m_axi_fifo' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_CRTL_BUS_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'feature_CRTL_BUS_m_axi_fifo' (148#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_CRTL_BUS_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'feature_CRTL_BUS_m_axi_decoder' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_CRTL_BUS_m_axi.v:415]
INFO: [Synth 8-256] done synthesizing module 'feature_CRTL_BUS_m_axi_decoder' (149#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_CRTL_BUS_m_axi.v:415]
INFO: [Synth 8-638] synthesizing module 'feature_CRTL_BUS_m_axi_fifo__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_CRTL_BUS_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'feature_CRTL_BUS_m_axi_fifo__parameterized0' (149#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_CRTL_BUS_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'feature_CRTL_BUS_m_axi_fifo__parameterized1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_CRTL_BUS_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'feature_CRTL_BUS_m_axi_fifo__parameterized1' (149#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_CRTL_BUS_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'feature_CRTL_BUS_m_axi_fifo__parameterized2' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_CRTL_BUS_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'feature_CRTL_BUS_m_axi_fifo__parameterized2' (149#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_CRTL_BUS_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'feature_CRTL_BUS_m_axi_fifo__parameterized3' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_CRTL_BUS_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'feature_CRTL_BUS_m_axi_fifo__parameterized3' (149#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_CRTL_BUS_m_axi.v:310]
WARNING: [Synth 8-3848] Net AWREGION in module/entity feature_CRTL_BUS_m_axi_write does not have driver. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_CRTL_BUS_m_axi.v:1219]
WARNING: [Synth 8-3848] Net WID in module/entity feature_CRTL_BUS_m_axi_write does not have driver. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_CRTL_BUS_m_axi.v:1224]
WARNING: [Synth 8-3848] Net WUSER in module/entity feature_CRTL_BUS_m_axi_write does not have driver. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_CRTL_BUS_m_axi.v:1228]
INFO: [Synth 8-256] done synthesizing module 'feature_CRTL_BUS_m_axi_write' (150#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_CRTL_BUS_m_axi.v:1189]
INFO: [Synth 8-638] synthesizing module 'feature_CRTL_BUS_m_axi_read' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_CRTL_BUS_m_axi.v:483]
INFO: [Synth 8-638] synthesizing module 'feature_CRTL_BUS_m_axi_fifo__parameterized4' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_CRTL_BUS_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'feature_CRTL_BUS_m_axi_fifo__parameterized4' (150#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_CRTL_BUS_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'feature_CRTL_BUS_m_axi_fifo__parameterized5' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_CRTL_BUS_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'feature_CRTL_BUS_m_axi_fifo__parameterized5' (150#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_CRTL_BUS_m_axi.v:310]
WARNING: [Synth 8-3848] Net ARREGION in module/entity feature_CRTL_BUS_m_axi_read does not have driver. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_CRTL_BUS_m_axi.v:512]
INFO: [Synth 8-256] done synthesizing module 'feature_CRTL_BUS_m_axi_read' (151#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_CRTL_BUS_m_axi.v:483]
INFO: [Synth 8-256] done synthesizing module 'feature_CRTL_BUS_m_axi' (152#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_CRTL_BUS_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'feature_featureHist' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_featureHist.v:66]
INFO: [Synth 8-638] synthesizing module 'feature_featureHist_ram' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_featureHist.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_featureHist.v:27]
INFO: [Synth 8-256] done synthesizing module 'feature_featureHist_ram' (153#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_featureHist.v:9]
INFO: [Synth 8-256] done synthesizing module 'feature_featureHist' (154#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_featureHist.v:66]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:11510]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:11886]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:12066]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:12068]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:12476]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:12498]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:12504]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:12666]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:12668]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:12692]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:12698]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:12858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:12862]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:12864]
INFO: [Synth 8-256] done synthesizing module 'feature' (155#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_feature_0_0' (156#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_feature_0_0/synth/design_1_feature_0_0.v:57]
WARNING: [Synth 8-350] instance 'feature_0' of module 'design_1_feature_0_0' requires 107 connections, but only 103 given [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:684]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1328]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1329]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (157#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (158#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:33163]
INFO: [Synth 8-256] done synthesizing module 'PS7' (159#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:33163]
INFO: [Synth 8-638] synthesizing module 'xlnx_axi_wrshim_unwrap' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:4213]
INFO: [Synth 8-256] done synthesizing module 'xlnx_axi_wrshim_unwrap' (160#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:4213]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (161#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:442]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (162#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:57]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 110 connections, but only 105 given [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:788]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_axi_periph_0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:2786]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_OBU1DD' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:4012]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_OBU1DD' (163#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:4012]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1FBREZ4' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:4144]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1FBREZ4' (164#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:4144]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_MVV5YQ' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:4276]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_MVV5YQ' (165#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:4276]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1GHG26R' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:4408]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1GHG26R' (166#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:4408]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1CFO1MB' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:4540]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_aw_channel' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_cmd_translator' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_incr_cmd' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_incr_cmd' (167#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wrap_cmd' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wrap_cmd' (168#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_cmd_translator' (169#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm' (170#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_aw_channel' (171#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_b_channel' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo' (172#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0' (172#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_b_channel' (173#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_ar_channel' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm' (174#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_ar_channel' (175#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_r_channel' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1' (175#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2' (175#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_r_channel' (176#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized4' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized4' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized4' (176#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized23' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized23' (176#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized24' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized24' (176#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized25' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized25' (176#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized26' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized26' (176#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized27' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized27' (176#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized4' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized4' (176#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized4' (176#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized5' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized5' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized5' (176#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized28' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized28' (176#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized29' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized29' (176#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized30' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized30' (176#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized31' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized31' (176#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized32' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized32' (176#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized5' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized5' (176#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized5' (176#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s' (177#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter__parameterized0' (177#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (178#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1CFO1MB' (179#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:4540]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_crossbar_sasd' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized4' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (179#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (179#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (179#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (179#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized4' (179#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_decerr_slave__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_decerr_slave__parameterized0' (179#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter_sasd' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter_sasd' (180#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized0' (180#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized8' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized8' (180#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized9' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized9' (180#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized10' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized10' (180#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized11' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized11' (180#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized12' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized12' (180#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized13' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized13' (180#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized14' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized14' (180#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized33' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized33' (180#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized15' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized15' (180#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized16' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized16' (180#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_crossbar_sasd' (181#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar__parameterized0' (181#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (182#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:57]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_0' requires 40 connections, but only 38 given [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:3566]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_axi_periph_0' (183#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:2786]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_processing_system7_0_100M_0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (184#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (185#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (186#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (187#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (188#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (189#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_processing_system7_0_100M_0' (190#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_processing_system7_0_100M' of module 'design_1_rst_processing_system7_0_100M_0' requires 10 connections, but only 7 given [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:1013]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_0_0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (191#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconcat_0_0' (192#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (193#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (194#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_1_0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized0' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized0' (194#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_1_0' (195#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'design_1' (196#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (197#1) [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:03 ; elapsed = 00:05:36 . Memory (MB): peak = 1548.066 ; gain = 707.871 ; free physical = 161 ; free virtual = 5614
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin MANT_DEL:D[0] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49382]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[31] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[30] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[29] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[28] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[27] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[26] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[25] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[24] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[23] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[22] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[21] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[20] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[19] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[18] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[17] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[16] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[15] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[14] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[13] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[12] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[11] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[10] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[9] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[8] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[6] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[5] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[4] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[3] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[2] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[1] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[0] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28186]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[511] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[510] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[509] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[508] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[507] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[506] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[505] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[504] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[503] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[502] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[501] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[500] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[499] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[498] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[497] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[496] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[495] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[494] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[493] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[492] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[491] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[490] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[489] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[488] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[487] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[486] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[485] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[484] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[483] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[482] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[481] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[480] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[479] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[478] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[477] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[476] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[475] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[474] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[473] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[472] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[471] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[470] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[469] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[468] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[467] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[466] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[465] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[464] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[463] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[462] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[461] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[460] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[459] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[458] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[457] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[456] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[455] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[454] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[453] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[452] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[451] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[450] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[449] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[448] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[447] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[446] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Synth 8-3295] tying undriven pin \has_mux_a.A :DIN[445] to constant 0 [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185883]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:06 ; elapsed = 00:05:41 . Memory (MB): peak = 1548.066 ; gain = 707.871 ; free physical = 158 ; free virtual = 5619
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 745 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/backsub_0/inst/backsub_fadd_32ns_32ns_32_5_full_dsp_U1/backsub_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/backsub_0/inst/backsub_fadd_32ns_32ns_32_5_full_dsp_U2/backsub_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
create_clock: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:05 . Memory (MB): peak = 1854.215 ; gain = 6.000 ; free physical = 158 ; free virtual = 5479
Finished Parsing XDC File [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Finished Parsing XDC File [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Parsing XDC File [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst'
Finished Parsing XDC File [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 67 instances were transformed.
  FDE => FDRE: 54 instances
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:01 . Memory (MB): peak = 1865.934 ; gain = 0.000 ; free physical = 119 ; free virtual = 5446
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5093 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:05:48 ; elapsed = 00:06:59 . Memory (MB): peak = 1867.480 ; gain = 1027.285 ; free physical = 171 ; free virtual = 5403
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:05:48 ; elapsed = 00:06:59 . Memory (MB): peak = 1867.480 ; gain = 1027.285 ; free physical = 169 ; free virtual = 5404
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  /home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.runs/synth_1/dont_touch.xdc, line 74).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst. (constraint file  /home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.runs/synth_1/dont_touch.xdc, line 99).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst. (constraint file  /home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.runs/synth_1/dont_touch.xdc, line 104).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst. (constraint file  /home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.runs/synth_1/dont_touch.xdc, line 109).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst. (constraint file  /home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.runs/synth_1/dont_touch.xdc, line 114).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_mmu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s01_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s01_mmu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s02_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s02_mmu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s03_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s03_mmu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/backsub_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/backsub_0_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/feature_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_processing_system7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:05:48 ; elapsed = 00:07:00 . Memory (MB): peak = 1867.480 ; gain = 1027.285 ; free physical = 169 ; free virtual = 5404
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:823]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:763]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:763]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:275]
INFO: [Synth 8-4471] merging register 'gen_axi.gen_read.s_axi_rvalid_i_reg' into 'gen_axi.gen_read.read_cs_reg[0:0]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_mmu_v2_1/hdl/verilog/axi_mmu_v2_1_decerr_slave.v:278]
INFO: [Synth 8-5546] ROM "read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_mmu_v2_1/hdl/verilog/axi_mmu_v2_1_top.v:441]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_mmu_v2_1/hdl/verilog/axi_mmu_v2_1_top.v:577]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_mmu_v2_1/hdl/verilog/axi_mmu_v2_1_top.v:435]
INFO: [Synth 8-5546] ROM "r_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:231]
INFO: [Synth 8-5546] ROM "read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:122]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:436]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:436]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:436]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:436]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:436]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:436]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address4" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address5" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address6" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address7" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address8" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address9" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address10" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address11" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address12" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized2'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:942]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:937]
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_12_reg_5887_pp1_it1_reg[63:17]' into 'tmp_12_reg_5887_reg[63:17]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:7793]
INFO: [Synth 8-4471] merging register 'frame_addr_63_reg_7070_reg[4:0]' into 'tmp_29_14_reg_7008_reg[4:0]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:8020]
INFO: [Synth 8-4471] merging register 'tmp_21_14_reg_7951_reg[4:0]' into 'tmp_29_14_reg_7008_reg[4:0]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub.v:7010]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_1953_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_5827_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1953_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_5827_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_reg_ppstg_tmp_27_1_reg_5953_pp1_it1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_reg_ppstg_tmp_27_2_reg_6037_pp1_it1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_reg_ppstg_tmp_30_2_reg_6047_pp1_it1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_reg_ppstg_tmp_27_3_reg_6121_pp1_it1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_reg_ppstg_tmp_27_4_reg_6212_pp1_it1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_reg_ppstg_tmp_30_4_reg_6222_pp1_it1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_reg_ppstg_tmp_27_8_reg_6618_pp1_it1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_reg_ppstg_tmp_30_8_reg_6628_pp1_it1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_reg_ppstg_tmp_27_10_reg_6817_pp1_it1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_reg_ppstg_tmp_30_10_reg_6827_pp1_it1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_reg_ppstg_tmp_27_11_reg_6874_pp1_it1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_reg_ppstg_tmp_30_11_reg_6884_pp1_it1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_reg_ppstg_tmp_27_12_reg_6931_pp1_it1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_reg_ppstg_tmp_30_12_reg_6941_pp1_it1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_reg_ppstg_tmp_27_13_reg_6988_pp1_it1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_reg_ppstg_tmp_30_13_reg_6998_pp1_it1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_reg_ppstg_tmp_27_14_reg_7055_pp1_it1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_reg_ppstg_tmp_27_5_reg_6303_pp1_it1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_reg_ppstg_tmp_30_5_reg_6313_pp1_it1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_reg_ppstg_tmp_27_6_reg_6408_pp1_it1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_reg_ppstg_tmp_30_6_reg_6418_pp1_it1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_reg_ppstg_tmp_27_7_reg_6513_pp1_it1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_reg_ppstg_tmp_27_9_reg_6703_pp1_it1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_reg_ppstg_tmp_30_9_reg_6713_pp1_it1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_reg_ppstg_tmp_27_s_reg_6760_pp1_it1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_reg_ppstg_tmp_30_s_reg_6770_pp1_it1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_2_s_reg_5907" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "frame_addr_34_reg_5958" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_2_1_reg_5973" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_2_2_reg_5983" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "frame_addr_36_reg_6042" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "frame_addr_37_reg_6052" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_2_3_reg_6064" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_2_4_reg_6074" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "frame_addr_38_reg_6126" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_2_5_reg_6155" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_2_6_reg_6165" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "frame_addr_40_reg_6217" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "frame_addr_41_reg_6227" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_2_7_reg_6246" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_2_8_reg_6256" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "frame_addr_42_reg_6308" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "frame_addr_43_reg_6318" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_2_10_reg_6361" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_2_9_reg_6351" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "frame_addr_44_reg_6413" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "frame_addr_45_reg_6423" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_2_11_reg_6456" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_2_12_reg_6466" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "frame_addr_46_reg_6518" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_2_13_reg_6561" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'tmp_20_cast_reg_7575_reg[30:30]' into 'CRTL_BUS_addr_reg_7569_reg[31:31]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:11442]
INFO: [Synth 8-4471] merging register 'featureHist_addr_2_reg_8507_reg[12:9]' into 'featureHist_addr_1_reg_8493_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13224]
INFO: [Synth 8-4471] merging register 'featureHist_addr_4_reg_8512_reg[12:9]' into 'featureHist_addr_3_reg_8502_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13225]
INFO: [Synth 8-4471] merging register 'featureHist_addr_21_reg_8552_reg[12:9]' into 'featureHist_addr_1_reg_8493_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13229]
INFO: [Synth 8-4471] merging register 'featureHist_addr_6_reg_8557_reg[12:9]' into 'featureHist_addr_5_reg_8521_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13230]
INFO: [Synth 8-4471] merging register 'featureHist_addr_22_reg_8562_reg[12:9]' into 'featureHist_addr_1_reg_8493_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13231]
INFO: [Synth 8-4471] merging register 'featureHist_addr_41_reg_8606_reg[12:9]' into 'featureHist_addr_1_reg_8493_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13235]
INFO: [Synth 8-4471] merging register 'featureHist_addr_8_reg_8611_reg[12:9]' into 'featureHist_addr_7_reg_8575_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13236]
INFO: [Synth 8-4471] merging register 'featureHist_addr_42_reg_8616_reg[12:9]' into 'featureHist_addr_1_reg_8493_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13237]
INFO: [Synth 8-4471] merging register 'featureHist_addr_61_reg_8660_reg[12:9]' into 'featureHist_addr_1_reg_8493_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13241]
INFO: [Synth 8-4471] merging register 'featureHist_addr_10_reg_8665_reg[12:9]' into 'featureHist_addr_9_reg_8629_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13242]
INFO: [Synth 8-4471] merging register 'featureHist_addr_62_reg_8670_reg[12:9]' into 'featureHist_addr_1_reg_8493_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13243]
INFO: [Synth 8-4471] merging register 'featureHist_addr_81_reg_8714_reg[12:9]' into 'featureHist_addr_1_reg_8493_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13247]
INFO: [Synth 8-4471] merging register 'featureHist_addr_12_reg_8719_reg[12:9]' into 'featureHist_addr_11_reg_8683_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13248]
INFO: [Synth 8-4471] merging register 'featureHist_addr_82_reg_8724_reg[12:9]' into 'featureHist_addr_1_reg_8493_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13249]
INFO: [Synth 8-4471] merging register 'featureHist_addr_101_reg_8768_reg[12:9]' into 'featureHist_addr_1_reg_8493_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13254]
INFO: [Synth 8-4471] merging register 'featureHist_addr_14_reg_8773_reg[12:9]' into 'featureHist_addr_13_reg_8737_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13255]
INFO: [Synth 8-4471] merging register 'featureHist_addr_102_reg_8778_reg[12:9]' into 'featureHist_addr_1_reg_8493_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13256]
INFO: [Synth 8-4471] merging register 'featureHist_addr_121_reg_8822_reg[12:9]' into 'featureHist_addr_1_reg_8493_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13260]
INFO: [Synth 8-4471] merging register 'featureHist_addr_16_reg_8827_reg[12:9]' into 'featureHist_addr_15_reg_8791_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13261]
INFO: [Synth 8-4471] merging register 'featureHist_addr_122_reg_8832_reg[12:9]' into 'featureHist_addr_1_reg_8493_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13262]
INFO: [Synth 8-4471] merging register 'featureHist_addr_141_reg_8876_reg[12:9]' into 'featureHist_addr_1_reg_8493_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13266]
INFO: [Synth 8-4471] merging register 'featureHist_addr_18_reg_8881_reg[12:9]' into 'featureHist_addr_17_reg_8845_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13267]
INFO: [Synth 8-4471] merging register 'featureHist_addr_142_reg_8886_reg[12:9]' into 'featureHist_addr_1_reg_8493_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13268]
INFO: [Synth 8-4471] merging register 'featureHist_addr_20_reg_8905_reg[12:9]' into 'featureHist_addr_19_reg_8899_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13270]
INFO: [Synth 8-4471] merging register 'featureHist_addr_23_reg_8911_reg[12:9]' into 'featureHist_addr_3_reg_8502_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13271]
INFO: [Synth 8-4471] merging register 'featureHist_addr_24_reg_8917_reg[12:9]' into 'featureHist_addr_3_reg_8502_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13272]
INFO: [Synth 8-4471] merging register 'featureHist_addr_25_reg_8927_reg[12:9]' into 'featureHist_addr_5_reg_8521_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13273]
INFO: [Synth 8-4471] merging register 'featureHist_addr_26_reg_8933_reg[12:9]' into 'featureHist_addr_5_reg_8521_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13274]
INFO: [Synth 8-4471] merging register 'featureHist_addr_27_reg_8943_reg[12:9]' into 'featureHist_addr_7_reg_8575_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13275]
INFO: [Synth 8-4471] merging register 'featureHist_addr_28_reg_8949_reg[12:9]' into 'featureHist_addr_7_reg_8575_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13276]
INFO: [Synth 8-4471] merging register 'featureHist_addr_29_reg_8959_reg[12:9]' into 'featureHist_addr_9_reg_8629_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13277]
INFO: [Synth 8-4471] merging register 'featureHist_addr_30_reg_8965_reg[12:9]' into 'featureHist_addr_9_reg_8629_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13278]
INFO: [Synth 8-4471] merging register 'featureHist_addr_31_reg_8975_reg[12:9]' into 'featureHist_addr_11_reg_8683_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13279]
INFO: [Synth 8-4471] merging register 'featureHist_addr_32_reg_8981_reg[12:9]' into 'featureHist_addr_11_reg_8683_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13280]
INFO: [Synth 8-4471] merging register 'featureHist_addr_33_reg_8991_reg[12:9]' into 'featureHist_addr_13_reg_8737_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13281]
INFO: [Synth 8-4471] merging register 'featureHist_addr_34_reg_8997_reg[12:9]' into 'featureHist_addr_13_reg_8737_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13282]
INFO: [Synth 8-4471] merging register 'featureHist_addr_35_reg_9007_reg[12:9]' into 'featureHist_addr_15_reg_8791_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13283]
INFO: [Synth 8-4471] merging register 'featureHist_addr_36_reg_9013_reg[12:9]' into 'featureHist_addr_15_reg_8791_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13284]
INFO: [Synth 8-4471] merging register 'featureHist_addr_37_reg_9023_reg[12:9]' into 'featureHist_addr_17_reg_8845_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13285]
INFO: [Synth 8-4471] merging register 'featureHist_addr_38_reg_9029_reg[12:9]' into 'featureHist_addr_17_reg_8845_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13286]
INFO: [Synth 8-4471] merging register 'featureHist_addr_39_reg_9039_reg[12:9]' into 'featureHist_addr_19_reg_8899_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13287]
INFO: [Synth 8-4471] merging register 'featureHist_addr_40_reg_9045_reg[12:9]' into 'featureHist_addr_19_reg_8899_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13288]
INFO: [Synth 8-4471] merging register 'featureHist_addr_43_reg_9051_reg[12:9]' into 'featureHist_addr_3_reg_8502_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13289]
INFO: [Synth 8-4471] merging register 'featureHist_addr_44_reg_9057_reg[12:9]' into 'featureHist_addr_3_reg_8502_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13290]
INFO: [Synth 8-4471] merging register 'featureHist_addr_45_reg_9067_reg[12:9]' into 'featureHist_addr_5_reg_8521_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13291]
INFO: [Synth 8-4471] merging register 'featureHist_addr_46_reg_9073_reg[12:9]' into 'featureHist_addr_5_reg_8521_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13292]
INFO: [Synth 8-4471] merging register 'featureHist_addr_47_reg_9083_reg[12:9]' into 'featureHist_addr_7_reg_8575_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13293]
INFO: [Synth 8-4471] merging register 'featureHist_addr_48_reg_9089_reg[12:9]' into 'featureHist_addr_7_reg_8575_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13294]
INFO: [Synth 8-4471] merging register 'featureHist_addr_49_reg_9099_reg[12:9]' into 'featureHist_addr_9_reg_8629_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13295]
INFO: [Synth 8-4471] merging register 'featureHist_addr_50_reg_9105_reg[12:9]' into 'featureHist_addr_9_reg_8629_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13296]
INFO: [Synth 8-4471] merging register 'featureHist_addr_51_reg_9115_reg[12:9]' into 'featureHist_addr_11_reg_8683_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13297]
INFO: [Synth 8-4471] merging register 'featureHist_addr_52_reg_9121_reg[12:9]' into 'featureHist_addr_11_reg_8683_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13298]
INFO: [Synth 8-4471] merging register 'featureHist_addr_53_reg_9131_reg[12:9]' into 'featureHist_addr_13_reg_8737_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13299]
INFO: [Synth 8-4471] merging register 'featureHist_addr_54_reg_9137_reg[12:9]' into 'featureHist_addr_13_reg_8737_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13300]
INFO: [Synth 8-4471] merging register 'featureHist_addr_55_reg_9147_reg[12:9]' into 'featureHist_addr_15_reg_8791_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13301]
INFO: [Synth 8-4471] merging register 'featureHist_addr_56_reg_9153_reg[12:9]' into 'featureHist_addr_15_reg_8791_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13302]
INFO: [Synth 8-4471] merging register 'featureHist_addr_57_reg_9163_reg[12:9]' into 'featureHist_addr_17_reg_8845_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13303]
INFO: [Synth 8-4471] merging register 'featureHist_addr_58_reg_9169_reg[12:9]' into 'featureHist_addr_17_reg_8845_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13304]
INFO: [Synth 8-4471] merging register 'featureHist_addr_59_reg_9179_reg[12:9]' into 'featureHist_addr_19_reg_8899_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13305]
INFO: [Synth 8-4471] merging register 'featureHist_addr_60_reg_9185_reg[12:9]' into 'featureHist_addr_19_reg_8899_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13306]
INFO: [Synth 8-4471] merging register 'featureHist_addr_63_reg_9191_reg[12:9]' into 'featureHist_addr_3_reg_8502_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13307]
INFO: [Synth 8-4471] merging register 'featureHist_addr_64_reg_9197_reg[12:9]' into 'featureHist_addr_3_reg_8502_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13308]
INFO: [Synth 8-4471] merging register 'featureHist_addr_65_reg_9207_reg[12:9]' into 'featureHist_addr_5_reg_8521_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13309]
INFO: [Synth 8-4471] merging register 'featureHist_addr_66_reg_9213_reg[12:9]' into 'featureHist_addr_5_reg_8521_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13310]
INFO: [Synth 8-4471] merging register 'featureHist_addr_67_reg_9223_reg[12:9]' into 'featureHist_addr_7_reg_8575_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13311]
INFO: [Synth 8-4471] merging register 'featureHist_addr_68_reg_9229_reg[12:9]' into 'featureHist_addr_7_reg_8575_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13312]
INFO: [Synth 8-4471] merging register 'featureHist_addr_69_reg_9239_reg[12:9]' into 'featureHist_addr_9_reg_8629_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13313]
INFO: [Synth 8-4471] merging register 'featureHist_addr_70_reg_9245_reg[12:9]' into 'featureHist_addr_9_reg_8629_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13314]
INFO: [Synth 8-4471] merging register 'featureHist_addr_71_reg_9255_reg[12:9]' into 'featureHist_addr_11_reg_8683_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13315]
INFO: [Synth 8-4471] merging register 'featureHist_addr_72_reg_9261_reg[12:9]' into 'featureHist_addr_11_reg_8683_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13316]
INFO: [Synth 8-4471] merging register 'featureHist_addr_73_reg_9271_reg[12:9]' into 'featureHist_addr_13_reg_8737_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13317]
INFO: [Synth 8-4471] merging register 'featureHist_addr_74_reg_9277_reg[12:9]' into 'featureHist_addr_13_reg_8737_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13318]
INFO: [Synth 8-4471] merging register 'featureHist_addr_75_reg_9287_reg[12:9]' into 'featureHist_addr_15_reg_8791_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13319]
INFO: [Synth 8-4471] merging register 'featureHist_addr_76_reg_9293_reg[12:9]' into 'featureHist_addr_15_reg_8791_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13320]
INFO: [Synth 8-4471] merging register 'featureHist_addr_77_reg_9303_reg[12:9]' into 'featureHist_addr_17_reg_8845_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13321]
INFO: [Synth 8-4471] merging register 'featureHist_addr_78_reg_9309_reg[12:9]' into 'featureHist_addr_17_reg_8845_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13322]
INFO: [Synth 8-4471] merging register 'featureHist_addr_79_reg_9319_reg[12:9]' into 'featureHist_addr_19_reg_8899_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13323]
INFO: [Synth 8-4471] merging register 'featureHist_addr_80_reg_9325_reg[12:9]' into 'featureHist_addr_19_reg_8899_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13324]
INFO: [Synth 8-4471] merging register 'featureHist_addr_83_reg_9331_reg[12:9]' into 'featureHist_addr_3_reg_8502_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13325]
INFO: [Synth 8-4471] merging register 'featureHist_addr_84_reg_9337_reg[12:9]' into 'featureHist_addr_3_reg_8502_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13326]
INFO: [Synth 8-4471] merging register 'featureHist_addr_85_reg_9347_reg[12:9]' into 'featureHist_addr_5_reg_8521_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13327]
INFO: [Synth 8-4471] merging register 'featureHist_addr_86_reg_9353_reg[12:9]' into 'featureHist_addr_5_reg_8521_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13328]
INFO: [Synth 8-4471] merging register 'featureHist_addr_87_reg_9363_reg[12:9]' into 'featureHist_addr_7_reg_8575_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13329]
INFO: [Synth 8-4471] merging register 'featureHist_addr_88_reg_9369_reg[12:9]' into 'featureHist_addr_7_reg_8575_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13330]
INFO: [Synth 8-4471] merging register 'featureHist_addr_89_reg_9379_reg[12:9]' into 'featureHist_addr_9_reg_8629_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13331]
INFO: [Synth 8-4471] merging register 'featureHist_addr_90_reg_9385_reg[12:9]' into 'featureHist_addr_9_reg_8629_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13332]
INFO: [Synth 8-4471] merging register 'featureHist_addr_91_reg_9395_reg[12:9]' into 'featureHist_addr_11_reg_8683_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13333]
INFO: [Synth 8-4471] merging register 'featureHist_addr_92_reg_9401_reg[12:9]' into 'featureHist_addr_11_reg_8683_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13334]
INFO: [Synth 8-4471] merging register 'featureHist_addr_93_reg_9411_reg[12:9]' into 'featureHist_addr_13_reg_8737_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13335]
INFO: [Synth 8-4471] merging register 'featureHist_addr_94_reg_9417_reg[12:9]' into 'featureHist_addr_13_reg_8737_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13336]
INFO: [Synth 8-4471] merging register 'featureHist_addr_95_reg_9427_reg[12:9]' into 'featureHist_addr_15_reg_8791_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13337]
INFO: [Synth 8-4471] merging register 'featureHist_addr_96_reg_9433_reg[12:9]' into 'featureHist_addr_15_reg_8791_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13338]
INFO: [Synth 8-4471] merging register 'featureHist_addr_97_reg_9443_reg[12:9]' into 'featureHist_addr_17_reg_8845_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13339]
INFO: [Synth 8-4471] merging register 'featureHist_addr_98_reg_9449_reg[12:9]' into 'featureHist_addr_17_reg_8845_reg[12:9]' [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:13340]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:11442]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:12278]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:11442]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:12278]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:11442]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:12278]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond6_fu_1853_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_2065_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_2077_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_7302_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_2089_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_1853_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_2065_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_2077_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_7302_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_2089_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized2'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:10:31 ; elapsed = 00:11:44 . Memory (MB): peak = 1867.480 ; gain = 1027.285 ; free physical = 108 ; free virtual = 5432
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |backsub__GB0  |           1|     33220|
|2     |backsub__GB1  |           1|     15322|
|3     |backsub__GB2  |           1|     28624|
|4     |feature__GB0  |           1|     35073|
|5     |feature__GB1  |           1|     10622|
|6     |design_1__GC0 |           1|     26644|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:10:33 ; elapsed = 00:11:47 . Memory (MB): peak = 1867.480 ; gain = 1027.285 ; free physical = 109 ; free virtual = 5434
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exitcond_fu_1953_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_5827_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '32' to '26' bits. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '32' to '26' bits. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '32' to '26' bits. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_2077_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_2089_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_7302_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:12278]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:11442]
INFO: [Synth 8-5546] ROM "exitcond3_fu_2065_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/register_slice_inst/aw_pipe/m_payload_i_reg' and it is trimmed from '63' to '59' bits. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/register_slice_inst/ar_pipe/m_payload_i_reg' and it is trimmed from '63' to '59' bits. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
INFO: [Synth 8-5546] ROM "inst/decerr_slave_inst/s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/decerr_slave_inst/read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/register_slice_inst/aw_pipe/m_payload_i_reg' and it is trimmed from '63' to '59' bits. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/register_slice_inst/ar_pipe/m_payload_i_reg' and it is trimmed from '63' to '59' bits. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
INFO: [Synth 8-5546] ROM "inst/decerr_slave_inst/s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/decerr_slave_inst/read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/register_slice_inst/aw_pipe/m_payload_i_reg' and it is trimmed from '63' to '59' bits. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/register_slice_inst/ar_pipe/m_payload_i_reg' and it is trimmed from '63' to '59' bits. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
INFO: [Synth 8-5546] ROM "inst/decerr_slave_inst/s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/decerr_slave_inst/read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/register_slice_inst/aw_pipe/m_payload_i_reg' and it is trimmed from '63' to '59' bits. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/register_slice_inst/ar_pipe/m_payload_i_reg' and it is trimmed from '63' to '59' bits. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
INFO: [Synth 8-5546] ROM "inst/decerr_slave_inst/s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/decerr_slave_inst/read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:13:29 ; elapsed = 00:18:38 . Memory (MB): peak = 1887.125 ; gain = 1046.930 ; free physical = 116 ; free virtual = 3505
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:13:29 ; elapsed = 00:18:38 . Memory (MB): peak = 1887.125 ; gain = 1046.930 ; free physical = 116 ; free virtual = 3505

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |backsub__GB0  |           1|     34065|
|2     |backsub__GB1  |           1|     15412|
|3     |backsub__GB2  |           1|     29947|
|4     |feature__GB0  |           1|     53697|
|5     |feature__GB1  |           1|     12379|
|6     |design_1__GC0 |           1|     27593|
+------+--------------+------------+----------+
WARNING: [Synth 8-3936] Found unconnected internal register 'yuv_frame_U/backsub_yuv_frame_ram_U/q1_reg' and it is trimmed from '32' to '24' bits. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_yuv_frame.v:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'yuv_frame_U/backsub_yuv_frame_ram_U/q0_reg' and it is trimmed from '32' to '24' bits. [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/backsub_v1_0/hdl/verilog/backsub_yuv_frame.v:37]
INFO: [Synth 8-3971] The signal grey_frame_U/backsub_grey_frame_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal featureHist_U/feature_featureHist_ram_U/ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (backsub_gmem_offset_m_axi_U/\bus_read/fifo_rreq/full_n_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (backsub_gmem_m_axi_U/\bus_write/fifo_wreq/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (backsub_gmem_offset_m_axi_U/\bus_read/fifo_rreq/data_vld_reg )
INFO: [Synth 8-3886] merging instance 'i_3_1/\grey_frame_U/backsub_grey_frame_ram_U/ram_reg_mux_sel ' (FDE) to 'i_3_1/\grey_frame_U/backsub_grey_frame_ram_U/ram_reg_mux_sel__6 '
INFO: [Synth 8-3886] merging instance 'i_3_1/\grey_frame_U/backsub_grey_frame_ram_U/ram_reg_mux_sel__0 ' (FDE) to 'i_3_1/\grey_frame_U/backsub_grey_frame_ram_U/ram_reg_mux_sel__6 '
INFO: [Synth 8-3886] merging instance 'i_3_1/\grey_frame_U/backsub_grey_frame_ram_U/ram_reg_mux_sel__1 ' (FDE) to 'i_3_1/\grey_frame_U/backsub_grey_frame_ram_U/ram_reg_mux_sel__6 '
INFO: [Synth 8-3886] merging instance 'i_3_1/\grey_frame_U/backsub_grey_frame_ram_U/ram_reg_mux_sel__2 ' (FDE) to 'i_3_1/\grey_frame_U/backsub_grey_frame_ram_U/ram_reg_mux_sel__6 '
INFO: [Synth 8-3886] merging instance 'i_3_1/\grey_frame_U/backsub_grey_frame_ram_U/ram_reg_mux_sel__3 ' (FDE) to 'i_3_1/\grey_frame_U/backsub_grey_frame_ram_U/ram_reg_mux_sel__6 '
INFO: [Synth 8-3886] merging instance 'i_3_1/\grey_frame_U/backsub_grey_frame_ram_U/ram_reg_mux_sel__4 ' (FDE) to 'i_3_1/\grey_frame_U/backsub_grey_frame_ram_U/ram_reg_mux_sel__6 '
INFO: [Synth 8-3886] merging instance 'i_3_1/\grey_frame_U/backsub_grey_frame_ram_U/ram_reg_mux_sel__5 ' (FDE) to 'i_3_1/\grey_frame_U/backsub_grey_frame_ram_U/ram_reg_mux_sel__6 '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (backsub_gmem_m_axi_U/\bus_write/fifo_wreq/data_vld_reg )
INFO: [Synth 8-3886] merging instance 'backsub_gmem_m_axi_U/\bus_read/start_addr_reg[0] ' (FDRE) to 'backsub_gmem_m_axi_U/\bus_read/start_addr_reg[1] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (backsub_gmem_m_axi_U/\bus_read/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (backsub_gmem_m_axi_U/\bus_write/fifo_wdata/full_n_reg )
INFO: [Synth 8-3886] merging instance 'backsub_gmem_m_axi_U/\bus_write/start_addr_reg[0] ' (FDRE) to 'backsub_gmem_m_axi_U/\bus_write/start_addr_reg[1] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (backsub_gmem_m_axi_U/\bus_write/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (backsub_gmem_m_axi_U/\bus_write/fifo_wdata/data_vld_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (backsub_gmem_offset_m_axi_U/\bus_write/bus_wide_gen.pad_oh_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[0] ' (FDRE) to 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[1] ' (FDRE) to 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[2] ' (FDRE) to 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[3] ' (FDRE) to 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[4] ' (FDRE) to 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[5] ' (FDRE) to 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[6] ' (FDRE) to 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[7] ' (FDRE) to 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[8] ' (FDRE) to 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[9] ' (FDRE) to 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[10] ' (FDRE) to 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[11] ' (FDRE) to 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[12] ' (FDRE) to 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[13] ' (FDRE) to 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[14] ' (FDRE) to 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[15] ' (FDRE) to 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[16] ' (FDRE) to 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[17] ' (FDRE) to 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[18] ' (FDRE) to 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[19] ' (FDRE) to 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[20] ' (FDRE) to 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[21] ' (FDRE) to 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[22] ' (FDRE) to 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[23] ' (FDRE) to 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[24] ' (FDRE) to 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[25] ' (FDRE) to 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[26] ' (FDRE) to 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[27] ' (FDRE) to 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[28] ' (FDRE) to 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[29] ' (FDRE) to 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[30] ' (FDRE) to 'backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (backsub_CRTL_BUS_s_axi_U/\int_ap_return_reg[31] )
INFO: [Synth 8-3886] merging instance '\tmp_27_1_reg_5953_reg[0] ' (FDE) to '\frame_addr_34_reg_5958_reg[0] '
INFO: [Synth 8-3886] merging instance '\tmp_27_1_reg_5953_reg[2] ' (FDE) to '\frame_addr_34_reg_5958_reg[2] '
INFO: [Synth 8-3886] merging instance '\tmp_27_1_reg_5953_reg[3] ' (FDE) to '\frame_addr_34_reg_5958_reg[3] '
INFO: [Synth 8-3886] merging instance '\tmp_27_1_reg_5953_reg[4] ' (FDE) to '\frame_addr_34_reg_5958_reg[4] '
INFO: [Synth 8-3886] merging instance '\tmp_27_1_reg_5953_reg[5] ' (FDE) to '\frame_addr_34_reg_5958_reg[5] '
INFO: [Synth 8-3886] merging instance '\tmp_27_1_reg_5953_reg[6] ' (FDE) to '\frame_addr_34_reg_5958_reg[6] '
INFO: [Synth 8-3886] merging instance '\tmp_27_1_reg_5953_reg[7] ' (FDE) to '\frame_addr_34_reg_5958_reg[7] '
INFO: [Synth 8-3886] merging instance '\tmp_27_1_reg_5953_reg[8] ' (FDE) to '\frame_addr_34_reg_5958_reg[8] '
INFO: [Synth 8-3886] merging instance '\tmp_27_1_reg_5953_reg[9] ' (FDE) to '\frame_addr_34_reg_5958_reg[9] '
INFO: [Synth 8-3886] merging instance '\tmp_27_1_reg_5953_reg[10] ' (FDE) to '\frame_addr_34_reg_5958_reg[10] '
INFO: [Synth 8-3886] merging instance '\tmp_27_1_reg_5953_reg[11] ' (FDE) to '\frame_addr_34_reg_5958_reg[11] '
INFO: [Synth 8-3886] merging instance '\tmp_27_1_reg_5953_reg[12] ' (FDE) to '\frame_addr_34_reg_5958_reg[12] '
INFO: [Synth 8-3886] merging instance '\tmp_27_1_reg_5953_reg[13] ' (FDE) to '\frame_addr_34_reg_5958_reg[13] '
INFO: [Synth 8-3886] merging instance '\tmp_27_1_reg_5953_reg[14] ' (FDE) to '\frame_addr_34_reg_5958_reg[14] '
INFO: [Synth 8-3886] merging instance '\tmp_27_1_reg_5953_reg[15] ' (FDE) to '\frame_addr_34_reg_5958_reg[15] '
INFO: [Synth 8-3886] merging instance '\tmp_27_1_reg_5953_reg[16] ' (FDE) to '\frame_addr_34_reg_5958_reg[16] '
INFO: [Synth 8-3886] merging instance '\tmp_30_1_reg_5963_reg[3] ' (FDE) to '\i_2_1_reg_5973_reg[3] '
INFO: [Synth 8-3886] merging instance '\tmp_30_1_reg_5963_reg[4] ' (FDE) to '\i_2_1_reg_5973_reg[4] '
INFO: [Synth 8-3886] merging instance '\tmp_30_1_reg_5963_reg[5] ' (FDE) to '\i_2_1_reg_5973_reg[5] '
INFO: [Synth 8-3886] merging instance '\tmp_30_1_reg_5963_reg[6] ' (FDE) to '\i_2_1_reg_5973_reg[6] '
INFO: [Synth 8-3886] merging instance '\tmp_30_1_reg_5963_reg[7] ' (FDE) to '\i_2_1_reg_5973_reg[7] '
INFO: [Synth 8-3886] merging instance '\tmp_30_1_reg_5963_reg[8] ' (FDE) to '\i_2_1_reg_5973_reg[8] '
INFO: [Synth 8-3886] merging instance '\tmp_30_1_reg_5963_reg[9] ' (FDE) to '\i_2_1_reg_5973_reg[9] '
INFO: [Synth 8-3886] merging instance '\tmp_30_1_reg_5963_reg[10] ' (FDE) to '\i_2_1_reg_5973_reg[10] '
INFO: [Synth 8-3886] merging instance '\tmp_30_1_reg_5963_reg[11] ' (FDE) to '\i_2_1_reg_5973_reg[11] '
INFO: [Synth 8-3886] merging instance '\tmp_30_1_reg_5963_reg[12] ' (FDE) to '\i_2_1_reg_5973_reg[12] '
INFO: [Synth 8-3886] merging instance '\tmp_30_1_reg_5963_reg[13] ' (FDE) to '\i_2_1_reg_5973_reg[13] '
INFO: [Synth 8-3886] merging instance '\tmp_30_1_reg_5963_reg[14] ' (FDE) to '\i_2_1_reg_5973_reg[14] '
INFO: [Synth 8-3886] merging instance '\tmp_30_1_reg_5963_reg[15] ' (FDE) to '\i_2_1_reg_5973_reg[15] '
INFO: [Synth 8-3886] merging instance '\tmp_30_1_reg_5963_reg[16] ' (FDE) to '\i_2_1_reg_5973_reg[16] '
INFO: [Synth 8-3886] merging instance '\tmp_27_2_reg_6037_reg[0] ' (FDE) to '\frame_addr_36_reg_6042_reg[0] '
INFO: [Synth 8-3886] merging instance '\tmp_27_2_reg_6037_reg[1] ' (FDE) to '\frame_addr_36_reg_6042_reg[1] '
INFO: [Synth 8-3886] merging instance '\tmp_27_2_reg_6037_reg[3] ' (FDE) to '\frame_addr_36_reg_6042_reg[3] '
INFO: [Synth 8-3886] merging instance '\tmp_27_2_reg_6037_reg[4] ' (FDE) to '\frame_addr_36_reg_6042_reg[4] '
INFO: [Synth 8-3886] merging instance '\tmp_27_2_reg_6037_reg[5] ' (FDE) to '\frame_addr_36_reg_6042_reg[5] '
INFO: [Synth 8-3886] merging instance '\tmp_27_2_reg_6037_reg[6] ' (FDE) to '\frame_addr_36_reg_6042_reg[6] '
INFO: [Synth 8-3886] merging instance '\tmp_27_2_reg_6037_reg[7] ' (FDE) to '\frame_addr_36_reg_6042_reg[7] '
INFO: [Synth 8-3886] merging instance '\tmp_27_2_reg_6037_reg[8] ' (FDE) to '\frame_addr_36_reg_6042_reg[8] '
INFO: [Synth 8-3886] merging instance '\tmp_27_2_reg_6037_reg[9] ' (FDE) to '\frame_addr_36_reg_6042_reg[9] '
INFO: [Synth 8-3886] merging instance '\tmp_27_2_reg_6037_reg[10] ' (FDE) to '\frame_addr_36_reg_6042_reg[10] '
INFO: [Synth 8-3886] merging instance '\tmp_27_2_reg_6037_reg[11] ' (FDE) to '\frame_addr_36_reg_6042_reg[11] '
INFO: [Synth 8-3886] merging instance '\tmp_27_2_reg_6037_reg[12] ' (FDE) to '\frame_addr_36_reg_6042_reg[12] '
INFO: [Synth 8-3886] merging instance '\tmp_27_2_reg_6037_reg[13] ' (FDE) to '\frame_addr_36_reg_6042_reg[13] '
INFO: [Synth 8-3886] merging instance '\tmp_27_2_reg_6037_reg[14] ' (FDE) to '\frame_addr_36_reg_6042_reg[14] '
INFO: [Synth 8-3886] merging instance '\tmp_27_2_reg_6037_reg[15] ' (FDE) to '\frame_addr_36_reg_6042_reg[15] '
INFO: [Synth 8-3886] merging instance '\tmp_27_2_reg_6037_reg[16] ' (FDE) to '\frame_addr_36_reg_6042_reg[16] '
INFO: [Synth 8-3886] merging instance '\tmp_27_3_reg_6121_reg[0] ' (FDE) to '\frame_addr_38_reg_6126_reg[0] '
INFO: [Synth 8-3886] merging instance '\tmp_27_3_reg_6121_reg[3] ' (FDE) to '\frame_addr_38_reg_6126_reg[3] '
INFO: [Synth 8-3886] merging instance '\tmp_27_3_reg_6121_reg[4] ' (FDE) to '\frame_addr_38_reg_6126_reg[4] '
INFO: [Synth 8-3886] merging instance '\tmp_27_3_reg_6121_reg[5] ' (FDE) to '\frame_addr_38_reg_6126_reg[5] '
INFO: [Synth 8-3886] merging instance '\tmp_27_3_reg_6121_reg[6] ' (FDE) to '\frame_addr_38_reg_6126_reg[6] '
INFO: [Synth 8-3886] merging instance '\tmp_27_3_reg_6121_reg[7] ' (FDE) to '\frame_addr_38_reg_6126_reg[7] '
INFO: [Synth 8-3886] merging instance '\tmp_27_3_reg_6121_reg[8] ' (FDE) to '\frame_addr_38_reg_6126_reg[8] '
INFO: [Synth 8-3886] merging instance '\tmp_27_3_reg_6121_reg[9] ' (FDE) to '\frame_addr_38_reg_6126_reg[9] '
INFO: [Synth 8-3886] merging instance '\tmp_27_3_reg_6121_reg[10] ' (FDE) to '\frame_addr_38_reg_6126_reg[10] '
INFO: [Synth 8-3886] merging instance '\tmp_27_3_reg_6121_reg[11] ' (FDE) to '\frame_addr_38_reg_6126_reg[11] '
INFO: [Synth 8-3886] merging instance '\tmp_27_3_reg_6121_reg[12] ' (FDE) to '\frame_addr_38_reg_6126_reg[12] '
INFO: [Synth 8-3886] merging instance '\tmp_27_3_reg_6121_reg[13] ' (FDE) to '\frame_addr_38_reg_6126_reg[13] '
INFO: [Synth 8-3886] merging instance '\tmp_27_3_reg_6121_reg[14] ' (FDE) to '\frame_addr_38_reg_6126_reg[14] '
INFO: [Synth 8-3886] merging instance '\tmp_27_3_reg_6121_reg[15] ' (FDE) to '\frame_addr_38_reg_6126_reg[15] '
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_2_s_reg_5907_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_2_2_reg_5983_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_2_4_reg_6074_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_2_6_reg_6165_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_2_8_reg_6256_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_2_10_reg_6361_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_2_12_reg_6466_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_2_14_reg_6571_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\frame_addr_34_reg_5958_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\frame_addr_38_reg_6126_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\frame_addr_42_reg_6308_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\frame_addr_46_reg_6518_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\frame_addr_50_reg_6708_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\frame_addr_54_reg_6822_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\frame_addr_58_reg_6936_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\frame_addr_62_reg_7060_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_1_s_reg_7696_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_1_2_reg_7723_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_1_4_reg_7757_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_1_6_reg_7791_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_1_8_reg_7825_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_1_10_reg_7859_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_1_12_reg_7893_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_2_1_reg_5973_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_2_2_reg_5983_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_2_5_reg_6155_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_2_6_reg_6165_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_2_9_reg_6351_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_2_10_reg_6361_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_2_13_reg_6561_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_2_14_reg_6571_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\frame_addr_36_reg_6042_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\frame_addr_38_reg_6126_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\frame_addr_44_reg_6413_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\frame_addr_46_reg_6518_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\frame_addr_52_reg_6765_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\frame_addr_54_reg_6822_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\frame_addr_60_reg_6993_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\frame_addr_62_reg_7060_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_1_1_reg_7713_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_1_2_reg_7723_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_1_5_reg_7781_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_1_6_reg_7791_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_1_9_reg_7849_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_1_10_reg_7859_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_1_13_reg_7917_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_2_3_reg_6064_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_2_4_reg_6074_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_2_5_reg_6155_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_2_6_reg_6165_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_2_11_reg_6456_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_2_12_reg_6466_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_2_13_reg_6561_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_2_14_reg_6571_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\frame_addr_40_reg_6217_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\frame_addr_42_reg_6308_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\frame_addr_44_reg_6413_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\frame_addr_46_reg_6518_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\frame_addr_56_reg_6879_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\frame_addr_58_reg_6936_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\frame_addr_60_reg_6993_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\frame_addr_62_reg_7060_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_1_3_reg_7747_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_1_4_reg_7757_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_1_5_reg_7781_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_1_6_reg_7791_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_1_11_reg_7883_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_1_12_reg_7893_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_1_13_reg_7917_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_2_7_reg_6246_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_2_8_reg_6256_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_2_9_reg_6351_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_2_10_reg_6361_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_2_11_reg_6456_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_2_12_reg_6466_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_2_13_reg_6561_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_2_14_reg_6571_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\frame_addr_48_reg_6623_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\frame_addr_50_reg_6708_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\frame_addr_52_reg_6765_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\frame_addr_54_reg_6822_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\frame_addr_56_reg_6879_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\frame_addr_58_reg_6936_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\frame_addr_60_reg_6993_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\frame_addr_62_reg_7060_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_1_7_reg_7815_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_1_8_reg_7825_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_1_9_reg_7849_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_1_10_reg_7859_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_1_11_reg_7883_reg[4] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[31] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[30] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[29] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[28] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[27] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[26] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[25] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[24] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[23] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[22] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[21] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[20] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[19] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[18] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[17] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[16] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[15] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[14] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[13] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[12] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[11] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[10] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[9] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[8] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[7] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[6] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[5] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[4] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[3] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[2] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[1] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[0] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[31] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[30] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[29] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[28] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[27] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[26] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[25] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[24] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[23] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[22] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[21] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[20] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[19] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[18] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[17] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[16] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[15] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[14] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[13] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[12] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[11] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[10] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[9] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[8] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[6] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[5] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[4] ) is unused and will be removed from module backsub_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/fifo_wreq/q_reg[63] ) is unused and will be removed from module backsub_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/fifo_wreq/q_reg[62] ) is unused and will be removed from module backsub_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/fifo_wreq/q_reg[61] ) is unused and will be removed from module backsub_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/fifo_wreq/q_reg[60] ) is unused and will be removed from module backsub_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/fifo_wreq/q_reg[59] ) is unused and will be removed from module backsub_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/fifo_wreq/q_reg[58] ) is unused and will be removed from module backsub_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/fifo_wreq/q_reg[57] ) is unused and will be removed from module backsub_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/fifo_wreq/q_reg[56] ) is unused and will be removed from module backsub_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/fifo_wreq/q_reg[55] ) is unused and will be removed from module backsub_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/fifo_wreq/q_reg[54] ) is unused and will be removed from module backsub_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/fifo_wreq/q_reg[53] ) is unused and will be removed from module backsub_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/fifo_wreq/q_reg[52] ) is unused and will be removed from module backsub_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/fifo_wreq/q_reg[51] ) is unused and will be removed from module backsub_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/fifo_wreq/q_reg[50] ) is unused and will be removed from module backsub_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/fifo_wreq/q_reg[49] ) is unused and will be removed from module backsub_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/fifo_wreq/q_reg[48] ) is unused and will be removed from module backsub_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/fifo_wreq/q_reg[47] ) is unused and will be removed from module backsub_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/fifo_wreq/q_reg[46] ) is unused and will be removed from module backsub_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/fifo_wreq/q_reg[45] ) is unused and will be removed from module backsub_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/fifo_wreq/q_reg[44] ) is unused and will be removed from module backsub_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/fifo_wreq/q_reg[43] ) is unused and will be removed from module backsub_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/fifo_wreq/q_reg[42] ) is unused and will be removed from module backsub_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/fifo_wreq/q_reg[41] ) is unused and will be removed from module backsub_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/fifo_wreq/q_reg[40] ) is unused and will be removed from module backsub_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/fifo_wreq/q_reg[39] ) is unused and will be removed from module backsub_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/fifo_wreq/q_reg[38] ) is unused and will be removed from module backsub_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/fifo_wreq/q_reg[37] ) is unused and will be removed from module backsub_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/fifo_wreq/q_reg[36] ) is unused and will be removed from module backsub_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/fifo_wreq/q_reg[35] ) is unused and will be removed from module backsub_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/fifo_wreq/q_reg[34] ) is unused and will be removed from module backsub_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/fifo_wreq/q_reg[33] ) is unused and will be removed from module backsub_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/fifo_wreq/q_reg[32] ) is unused and will be removed from module backsub_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/fifo_wreq/q_reg[31] ) is unused and will be removed from module backsub_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/fifo_wreq/q_reg[30] ) is unused and will be removed from module backsub_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/fifo_wreq/q_reg[29] ) is unused and will be removed from module backsub_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/fifo_wreq/q_reg[28] ) is unused and will be removed from module backsub_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/fifo_wreq/q_reg[27] ) is unused and will be removed from module backsub_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/fifo_wreq/q_reg[26] ) is unused and will be removed from module backsub_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/fifo_wreq/q_reg[25] ) is unused and will be removed from module backsub_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/fifo_wreq/q_reg[24] ) is unused and will be removed from module backsub_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/fifo_wreq/q_reg[23] ) is unused and will be removed from module backsub_gmem_m_axi.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:13:39 ; elapsed = 00:20:22 . Memory (MB): peak = 1887.125 ; gain = 1046.930 ; free physical = 111 ; free virtual = 3122
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:13:39 ; elapsed = 00:20:22 . Memory (MB): peak = 1887.125 ; gain = 1046.930 ; free physical = 111 ; free virtual = 3122

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |backsub__GB0  |           1|     21371|
|2     |backsub__GB1  |           1|      3853|
|3     |backsub__GB2  |           1|     25627|
|4     |feature__GB0  |           1|     13834|
|5     |feature__GB1  |           1|      5900|
|6     |design_1__GC0 |           1|     23410|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:14:01 ; elapsed = 00:22:54 . Memory (MB): peak = 1971.199 ; gain = 1131.004 ; free physical = 129 ; free virtual = 3039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:14:40 ; elapsed = 00:24:30 . Memory (MB): peak = 2157.754 ; gain = 1317.559 ; free physical = 109 ; free virtual = 2904
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |feature__GB0             |           1|     13834|
|2     |feature__GB1             |           1|      5900|
|3     |design_1__GC0            |           1|     23410|
|4     |design_1_backsub_0_0_GT0 |           1|     46455|
|5     |design_1_backsub_0_0_GT1 |           1|       589|
|6     |design_1_backsub_0_0_GT2 |           1|       589|
|7     |design_1_backsub_0_0_GT3 |           1|       589|
|8     |design_1_backsub_0_0_GT4 |           1|       932|
|9     |design_1_backsub_0_0_GT5 |           1|       932|
|10    |design_1_backsub_0_0_GT6 |           1|       746|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \inst/yuv_frame_U/backsub_yuv_frame_ram_U/ram_reg_1_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/yuv_frame_U/backsub_yuv_frame_ram_U/ram_reg_1_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/yuv_frame_U/backsub_yuv_frame_ram_U/ram_reg_1_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/yuv_frame_U/backsub_yuv_frame_ram_U/ram_reg_1_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/yuv_frame_U/backsub_yuv_frame_ram_U/ram_reg_1_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/yuv_frame_U/backsub_yuv_frame_ram_U/ram_reg_1_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/yuv_frame_U/backsub_yuv_frame_ram_U/ram_reg_1_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/yuv_frame_U/backsub_yuv_frame_ram_U/ram_reg_1_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/yuv_frame_U/backsub_yuv_frame_ram_U/ram_reg_1_4  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/yuv_frame_U/backsub_yuv_frame_ram_U/ram_reg_1_4  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/yuv_frame_U/backsub_yuv_frame_ram_U/ram_reg_1_5  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/yuv_frame_U/backsub_yuv_frame_ram_U/ram_reg_1_5  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/yuv_frame_U/backsub_yuv_frame_ram_U/ram_reg_1_6  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/yuv_frame_U/backsub_yuv_frame_ram_U/ram_reg_1_6  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/yuv_frame_U/backsub_yuv_frame_ram_U/ram_reg_1_7  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/yuv_frame_U/backsub_yuv_frame_ram_U/ram_reg_1_7  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/yuv_frame_U/backsub_yuv_frame_ram_U/ram_reg_1_16  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/yuv_frame_U/backsub_yuv_frame_ram_U/ram_reg_1_16  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/yuv_frame_U/backsub_yuv_frame_ram_U/ram_reg_1_17  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/yuv_frame_U/backsub_yuv_frame_ram_U/ram_reg_1_17  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/yuv_frame_U/backsub_yuv_frame_ram_U/ram_reg_1_18  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/yuv_frame_U/backsub_yuv_frame_ram_U/ram_reg_1_18  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/yuv_frame_U/backsub_yuv_frame_ram_U/ram_reg_1_19  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/yuv_frame_U/backsub_yuv_frame_ram_U/ram_reg_1_19  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/yuv_frame_U/backsub_yuv_frame_ram_U/ram_reg_1_20  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/yuv_frame_U/backsub_yuv_frame_ram_U/ram_reg_1_20  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/yuv_frame_U/backsub_yuv_frame_ram_U/ram_reg_1_21  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/yuv_frame_U/backsub_yuv_frame_ram_U/ram_reg_1_21  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/yuv_frame_U/backsub_yuv_frame_ram_U/ram_reg_1_22  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/yuv_frame_U/backsub_yuv_frame_ram_U/ram_reg_1_22  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/yuv_frame_U/backsub_yuv_frame_ram_U/ram_reg_1_23  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/yuv_frame_U/backsub_yuv_frame_ram_U/ram_reg_1_23  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/grey_frame_U/backsub_grey_frame_ram_U/ram_reg_1_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/grey_frame_U/backsub_grey_frame_ram_U/ram_reg_1_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/grey_frame_U/backsub_grey_frame_ram_U/ram_reg_1_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/grey_frame_U/backsub_grey_frame_ram_U/ram_reg_1_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/grey_frame_U/backsub_grey_frame_ram_U/ram_reg_1_4  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/grey_frame_U/backsub_grey_frame_ram_U/ram_reg_1_5  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/grey_frame_U/backsub_grey_frame_ram_U/ram_reg_1_6  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/grey_frame_U/backsub_grey_frame_ram_U/ram_reg_1_7  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/grey_frame_U/backsub_grey_frame_ram_U/ram_reg_3_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/grey_frame_U/backsub_grey_frame_ram_U/ram_reg_3_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/grey_frame_U/backsub_grey_frame_ram_U/ram_reg_3_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/grey_frame_U/backsub_grey_frame_ram_U/ram_reg_3_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/grey_frame_U/backsub_grey_frame_ram_U/ram_reg_3_4  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/grey_frame_U/backsub_grey_frame_ram_U/ram_reg_3_5  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/grey_frame_U/backsub_grey_frame_ram_U/ram_reg_3_6  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/grey_frame_U/backsub_grey_frame_ram_U/ram_reg_3_7  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/featureHist_U/feature_featureHist_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/featureHist_U/feature_featureHist_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/featureHist_U/feature_featureHist_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/featureHist_U/feature_featureHist_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/featureHist_U/feature_featureHist_ram_U/ram_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/featureHist_U/feature_featureHist_ram_U/ram_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/featureHist_U/feature_featureHist_ram_U/ram_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/featureHist_U/feature_featureHist_ram_U/ram_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:15:13 ; elapsed = 00:25:18 . Memory (MB): peak = 2300.762 ; gain = 1460.566 ; free physical = 400 ; free virtual = 3025
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:15:13 ; elapsed = 00:25:18 . Memory (MB): peak = 2300.762 ; gain = 1460.566 ; free physical = 400 ; free virtual = 3025

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:15:13 ; elapsed = 00:25:18 . Memory (MB): peak = 2300.762 ; gain = 1460.566 ; free physical = 400 ; free virtual = 3025
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 21 to 11 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 21 to 11 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:15:19 ; elapsed = 00:25:29 . Memory (MB): peak = 2300.762 ; gain = 1460.566 ; free physical = 301 ; free virtual = 2976
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:15:19 ; elapsed = 00:25:29 . Memory (MB): peak = 2300.762 ; gain = 1460.566 ; free physical = 300 ; free virtual = 2976
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:15:27 ; elapsed = 00:25:38 . Memory (MB): peak = 2300.762 ; gain = 1460.566 ; free physical = 295 ; free virtual = 2973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:15:27 ; elapsed = 00:25:39 . Memory (MB): peak = 2300.762 ; gain = 1460.566 ; free physical = 295 ; free virtual = 2973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:15:28 ; elapsed = 00:25:40 . Memory (MB): peak = 2300.762 ; gain = 1460.566 ; free physical = 293 ; free virtual = 2973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:15:28 ; elapsed = 00:25:41 . Memory (MB): peak = 2300.762 ; gain = 1460.566 ; free physical = 293 ; free virtual = 2972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     1|
|3     |CARRY4     |   832|
|4     |DSP48E1    |     3|
|5     |DSP48E1_1  |     3|
|6     |DSP48E1_2  |     3|
|7     |DSP48E1_3  |     2|
|8     |DSP48E1_4  |     2|
|9     |LUT1       |   887|
|10    |LUT2       |  3014|
|11    |LUT3       |  2831|
|12    |LUT4       |  2508|
|13    |LUT5       |  1951|
|14    |LUT6       |  7364|
|15    |MUXCY      |   395|
|16    |MUXF7      |    82|
|17    |PS7        |     1|
|18    |RAM32M     |     2|
|19    |RAM32X1D   |     1|
|20    |RAMB18E1   |     1|
|21    |RAMB18E1_1 |     2|
|22    |RAMB18E1_2 |     1|
|23    |RAMB36E1   |    16|
|24    |RAMB36E1_1 |    16|
|25    |RAMB36E1_2 |    16|
|26    |RAMB36E1_3 |    16|
|27    |RAMB36E1_4 |     4|
|28    |RAMB36E1_5 |     7|
|29    |RAMB36E1_6 |     7|
|30    |RAMB36E1_7 |     1|
|31    |RAMB36E1_8 |    19|
|32    |SRL16      |     1|
|33    |SRL16E     |   521|
|34    |SRLC32E    |   279|
|35    |XORCY      |   226|
|36    |FDCE       |    66|
|37    |FDE        |    54|
|38    |FDPE       |    66|
|39    |FDR        |     8|
|40    |FDRE       | 16337|
|41    |FDSE       |   104|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:15:28 ; elapsed = 00:25:41 . Memory (MB): peak = 2300.762 ; gain = 1460.566 ; free physical = 293 ; free virtual = 2972
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2803 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:14:47 ; elapsed = 00:24:05 . Memory (MB): peak = 2304.676 ; gain = 952.648 ; free physical = 286 ; free virtual = 2972
Synthesis Optimization Complete : Time (s): cpu = 00:15:29 ; elapsed = 00:25:48 . Memory (MB): peak = 2304.676 ; gain = 1464.480 ; free physical = 275 ; free virtual = 2971
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1638 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 473 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 178 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 104 instances
  FDE => FDRE: 54 instances
  FDR => FDRE: 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  SRL16 => SRL16E: 1 instances
  SRLC32E => SRL16E: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
2837 Infos, 429 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:23:26 ; elapsed = 00:27:20 . Memory (MB): peak = 2324.773 ; gain = 1350.590 ; free physical = 1563 ; free virtual = 5064
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2356.789 ; gain = 32.016 ; free physical = 1551 ; free virtual = 5063
report_utilization: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:04 . Memory (MB): peak = 2356.789 ; gain = 0.000 ; free physical = 1535 ; free virtual = 5061
INFO: [Common 17-206] Exiting Vivado at Tue Nov 21 12:31:02 2017...
