Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1_AR76722 (lin64) Build 3428450 Thu Jan 13 11:43:02 MST 2022
| Date              : Tue Apr 18 23:48:21 2023
| Host              : ws40 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -setup -nworst 3 -max_paths 3 -file FB1_uA_timing_summary.txt
| Design            : FB1_uA
| Device            : xcvu19p-fsva3824
| Speed File        : -1  PRODUCTION 1.31 12-02-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8673)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16509)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (1)
9. checking loops (0)
10. checking partial_input_delay (19)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8673)
---------------------------
 There are 2172 register/latch pins with no clock driven by root clock pin: DBG_REFCLKP_0[0] (HIGH)

 There are 2167 register/latch pins with no clock driven by root clock pin: DBG_REFCLKP_0[1] (HIGH)

 There are 2167 register/latch pins with no clock driven by root clock pin: DBG_REFCLKP_0[2] (HIGH)

 There are 2167 register/latch pins with no clock driven by root clock pin: DBG_REFCLKP_0[3] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16509)
----------------------------------------------------
 There are 16509 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (4)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There is 1 port with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (1)
--------------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (19)
-------------------------------------
 There are 19 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.834        0.000                      0                80705        0.512        0.000                       0                 30557  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)           Period(ns)      Frequency(MHz)
-----                             ------------           ----------      --------------
afpga_lock_clk                    {0.000 500.000}        1000.000        1.000           
clk1                              {0.000 22.500}         45.000          22.222          
gt1_refclk                        {0.000 5.000}          10.000          100.000         
  socket_clk\.qpll_clk            {0.000 0.083}          0.167           5999.999        
    GTYE4_CHANNEL_TXOUTCLKPCS[0]  {0.000 2.667}          5.333           187.500         
    GTYE4_CHANNEL_TXOUTCLKPCS[1]  {0.000 2.667}          5.333           187.500         
    GTYE4_CHANNEL_TXOUTCLKPCS[2]  {0.000 2.667}          5.333           187.500         
    GTYE4_CHANNEL_TXOUTCLKPCS[3]  {0.000 2.667}          5.333           187.500         
    rxoutclk_out[2]               {0.000 2.667}          5.333           187.500         
    txoutclk_out[2]               {0.000 2.667}          5.333           187.500         
  socket_clk\.qpll_refclk         {0.000 5.000}          10.000          100.000         
ref_clk_p                         {0.000 5.000}          10.000          100.000         
  clkfbout_clk_wiz_0              {0.000 5.000}          10.000          100.000         
  haps_infra_clk_10               {0.000 50.000}         100.000         10.000          
  haps_infra_clk_100              {0.000 5.000}          10.000          100.000         
  haps_infra_clk_160              {0.000 3.125}          6.250           160.000         
  haps_infra_clk_200              {0.000 2.500}          5.000           200.000         
  haps_infra_clk_50_2_sync        {0.000 10.000}         20.000          50.000          
  haps_infra_clk_umr3             {0.000 4.000}          8.000           125.000         
  ref_clk_x0y1_int                {0.000 10.000}         20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
afpga_lock_clk                        999.136        0.000                      0                    7      499.427        0.000                       0                    12  
clk1                                   43.399        0.000                      0                    8       22.225        0.000                       0                    10  
gt1_refclk                              9.462        0.000                      0                    3        4.725        0.000                       0                     4  
    GTYE4_CHANNEL_TXOUTCLKPCS[0]        3.958        0.000                      0                   34        2.392        0.000                       0                    15  
    GTYE4_CHANNEL_TXOUTCLKPCS[1]        3.670        0.000                      0                   34        2.392        0.000                       0                    15  
    GTYE4_CHANNEL_TXOUTCLKPCS[2]        4.318        0.000                      0                   34        2.392        0.000                       0                    15  
    GTYE4_CHANNEL_TXOUTCLKPCS[3]        3.953        0.000                      0                   34        2.392        0.000                       0                    15  
    rxoutclk_out[2]                     2.759        0.000                      0                 5391        0.512        0.000                       0                  2830  
    txoutclk_out[2]                     1.834        0.000                      0                11045        0.516        0.000                       0                  5128  
ref_clk_p                                                                                                     2.000        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                          8.501        0.000                       0                     3  
  haps_infra_clk_10                    95.297        0.000                      0                 3393       49.457        0.000                       0                  1887  
  haps_infra_clk_100                    4.271        0.000                      0                 8079        3.200        0.000                       0                  4065  
  haps_infra_clk_160                                                                                          4.751        0.000                       0                     2  
  haps_infra_clk_200                    3.052        0.000                      0                  378        2.225        0.000                       0                   168  
  haps_infra_clk_50_2_sync             17.088        0.000                      0                 1003        8.200        0.000                       0                   616  
  haps_infra_clk_umr3                   3.394        0.000                      0                38359        3.427        0.000                       0                 15770  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------  
input port clock    clk1                     25.966        0.000                      0                    8  
haps_infra_clk_100  ref_clk_p                 5.195        0.000                      0                    1  
ref_clk_p           haps_infra_clk_100        4.615        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------                ----------                --------                      -------      -------  ---------------------  -------------------  
**async_default**         haps_infra_clk_10         haps_infra_clk_10              98.689        0.000                      0                   69  
**async_default**         haps_infra_clk_100        haps_infra_clk_100              6.472        0.000                      0                  738  
**async_default**         haps_infra_clk_50_2_sync  haps_infra_clk_50_2_sync       17.629        0.000                      0                  118  
**async_default**         haps_infra_clk_umr3       haps_infra_clk_umr3             5.107        0.000                      0                11348  
**async_default**         rxoutclk_out[2]           rxoutclk_out[2]                 4.678        0.000                      0                    8  
**async_default**         txoutclk_out[2]           txoutclk_out[2]                 2.114        0.000                      0                  603  
**default**               clk1                                                     12.919        0.000                      0                    8  
**default**               input port clock                                        661.734        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  afpga_lock_clk
  To Clock:  afpga_lock_clk

Setup :            0  Failing Endpoints,  Worst Slack      999.136ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      499.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999.136ns  (required time - arrival time)
  Source:                 dut_inst/alu1/alu_out_RNO_242772_cfg2/CLK
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dut_inst/alu1/alu_out_RNO_242739_cfg3/D
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             afpga_lock_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (afpga_lock_clk rise@1000.000ns - afpga_lock_clk rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.352ns (49.093%)  route 0.365ns (50.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 1004.831 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.356ns
    Clock Pessimism Removal (CPR):    2.480ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.852ns (routing 0.838ns, distribution 1.014ns)
  Clock Net Delay (Destination): 1.620ns (routing 0.758ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock afpga_lock_clk rise edge)
                                                      0.000     0.000 r  
    BR40                                              0.000     0.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.685     0.685 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.685    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.685 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           4.791     5.476    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.504 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X7Y8 (CLOCK_ROOT)    net (fo=11, routed)          1.852     7.356    dut_inst/alu1/ufpga_lock_clk_o
    SLICE_X385Y540       SRLC32E                                      r  dut_inst/alu1/alu_out_RNO_242772_cfg2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X385Y540       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q31)
                                                      0.352     7.708 r  dut_inst/alu1/alu_out_RNO_242772_cfg2/Q31
                         net (fo=1, routed)           0.365     8.073    dut_inst/alu1/CDO_1
    SLICE_X385Y545       SRLC32E                                      r  dut_inst/alu1/alu_out_RNO_242739_cfg3/D
  -------------------------------------------------------------------    -------------------

                         (clock afpga_lock_clk rise edge)
                                                   1000.000  1000.000 r  
    BR40                                              0.000  1000.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000  1000.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.417  1000.417 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000  1000.417    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000  1000.417 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.770  1003.187    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1003.211 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X7Y8 (CLOCK_ROOT)    net (fo=11, routed)          1.620  1004.831    dut_inst/alu1/ufpga_lock_clk_o
    SLICE_X385Y545       SRLC32E                                      r  dut_inst/alu1/alu_out_RNO_242739_cfg3/CLK
                         clock pessimism              2.480  1007.312    
                         clock uncertainty           -0.035  1007.276    
    SLICE_X385Y545       SRLC32E (Setup_A6LUT_SLICEM_CLK_D)
                                                     -0.067  1007.209    dut_inst/alu1/alu_out_RNO_242739_cfg3
  -------------------------------------------------------------------
                         required time                       1007.209    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                999.136    

Slack (MET) :             999.136ns  (required time - arrival time)
  Source:                 dut_inst/alu1/alu_out_RNO_242772_cfg2/CLK
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dut_inst/alu1/alu_out_RNO_242739_cfg3/D
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             afpga_lock_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (afpga_lock_clk rise@1000.000ns - afpga_lock_clk rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.352ns (49.093%)  route 0.365ns (50.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 1004.831 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.356ns
    Clock Pessimism Removal (CPR):    2.480ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.852ns (routing 0.838ns, distribution 1.014ns)
  Clock Net Delay (Destination): 1.620ns (routing 0.758ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock afpga_lock_clk rise edge)
                                                      0.000     0.000 r  
    BR40                                              0.000     0.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.685     0.685 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.685    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.685 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           4.791     5.476    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.504 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X7Y8 (CLOCK_ROOT)    net (fo=11, routed)          1.852     7.356    dut_inst/alu1/ufpga_lock_clk_o
    SLICE_X385Y540       SRLC32E                                      r  dut_inst/alu1/alu_out_RNO_242772_cfg2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X385Y540       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q31)
                                                      0.352     7.708 f  dut_inst/alu1/alu_out_RNO_242772_cfg2/Q31
                         net (fo=1, routed)           0.365     8.073    dut_inst/alu1/CDO_1
    SLICE_X385Y545       SRLC32E                                      f  dut_inst/alu1/alu_out_RNO_242739_cfg3/D
  -------------------------------------------------------------------    -------------------

                         (clock afpga_lock_clk rise edge)
                                                   1000.000  1000.000 r  
    BR40                                              0.000  1000.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000  1000.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.417  1000.417 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000  1000.417    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000  1000.417 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.770  1003.187    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1003.211 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X7Y8 (CLOCK_ROOT)    net (fo=11, routed)          1.620  1004.831    dut_inst/alu1/ufpga_lock_clk_o
    SLICE_X385Y545       SRLC32E                                      r  dut_inst/alu1/alu_out_RNO_242739_cfg3/CLK
                         clock pessimism              2.480  1007.312    
                         clock uncertainty           -0.035  1007.276    
    SLICE_X385Y545       SRLC32E (Setup_A6LUT_SLICEM_CLK_D)
                                                     -0.067  1007.209    dut_inst/alu1/alu_out_RNO_242739_cfg3
  -------------------------------------------------------------------
                         required time                       1007.209    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                999.136    

Slack (MET) :             999.157ns  (required time - arrival time)
  Source:                 dut_inst/alu1/alu_out_RNO_242739_cfg3/CLK
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dut_inst/alu1/alu_out_RNO_242706_cfg4/D
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             afpga_lock_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (afpga_lock_clk rise@1000.000ns - afpga_lock_clk rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.352ns (50.502%)  route 0.345ns (49.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 1004.831 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.355ns
    Clock Pessimism Removal (CPR):    2.480ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.851ns (routing 0.838ns, distribution 1.013ns)
  Clock Net Delay (Destination): 1.620ns (routing 0.758ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock afpga_lock_clk rise edge)
                                                      0.000     0.000 r  
    BR40                                              0.000     0.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.685     0.685 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.685    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.685 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           4.791     5.476    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.504 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X7Y8 (CLOCK_ROOT)    net (fo=11, routed)          1.851     7.355    dut_inst/alu1/ufpga_lock_clk_o
    SLICE_X385Y545       SRLC32E                                      r  dut_inst/alu1/alu_out_RNO_242739_cfg3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X385Y545       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q31)
                                                      0.352     7.707 r  dut_inst/alu1/alu_out_RNO_242739_cfg3/Q31
                         net (fo=1, routed)           0.345     8.052    dut_inst/alu1/CDO_2
    SLICE_X385Y542       SRLC32E                                      r  dut_inst/alu1/alu_out_RNO_242706_cfg4/D
  -------------------------------------------------------------------    -------------------

                         (clock afpga_lock_clk rise edge)
                                                   1000.000  1000.000 r  
    BR40                                              0.000  1000.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000  1000.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.417  1000.417 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000  1000.417    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000  1000.417 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.770  1003.187    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1003.211 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X7Y8 (CLOCK_ROOT)    net (fo=11, routed)          1.620  1004.831    dut_inst/alu1/ufpga_lock_clk_o
    SLICE_X385Y542       SRLC32E                                      r  dut_inst/alu1/alu_out_RNO_242706_cfg4/CLK
                         clock pessimism              2.480  1007.312    
                         clock uncertainty           -0.035  1007.276    
    SLICE_X385Y542       SRLC32E (Setup_A6LUT_SLICEM_CLK_D)
                                                     -0.067  1007.209    dut_inst/alu1/alu_out_RNO_242706_cfg4
  -------------------------------------------------------------------
                         required time                       1007.209    
                         arrival time                          -8.052    
  -------------------------------------------------------------------
                         slack                                999.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         afpga_lock_clk
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { AFPGA_LOCK_CLK_I }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I     n/a            1.499         1000.000    998.501    BUFGCE_X1Y154   sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/I
Min Period        n/a     SRLC32E/CLK  n/a            1.146         1000.000    998.854    SLICE_X385Y541  dut_inst/alu1/alu_out_RNO_242607_cfg7/CLK
Min Period        n/a     SRLC32E/CLK  n/a            1.146         1000.000    998.854    SLICE_X385Y544  dut_inst/alu1/alu_out_RNO_242640_cfg6/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X385Y541  dut_inst/alu1/alu_out_RNO_242607_cfg7/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X385Y541  dut_inst/alu1/alu_out_RNO_242607_cfg7/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X385Y544  dut_inst/alu1/alu_out_RNO_242640_cfg6/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X385Y541  dut_inst/alu1/alu_out_RNO_242607_cfg7/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X385Y541  dut_inst/alu1/alu_out_RNO_242607_cfg7/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X385Y544  dut_inst/alu1/alu_out_RNO_242640_cfg6/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk1
  To Clock:  clk1

Setup :            0  Failing Endpoints,  Worst Slack       43.399ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.399ns  (required time - arrival time)
  Source:                 dut_inst/aptn_reset_sync_reset/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            dut_inst/alu1/alu_out[4]/R
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.000ns  (clk1 rise@45.000ns - clk1 rise@0.000ns)
  Data Path Delay:        1.378ns  (logic 0.096ns (6.967%)  route 1.282ns (93.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 48.024 - 45.000 ) 
    Source Clock Delay      (SCD):    3.374ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.172ns (routing 1.030ns, distribution 1.142ns)
  Clock Net Delay (Destination): 1.962ns (routing 0.936ns, distribution 1.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    F35                                               0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1z_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.789     0.789 r  clk1z_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.839    clk1z_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.839 r  clk1z_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.174    clk1z_bufg
    BUFGCE_X1Y244        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.202 r  clk1z_bufg/O
    X7Y8 (CLOCK_ROOT)    net (fo=9, routed)           2.172     3.374    dut_inst/clk1
    SLR Crossing[2->1]   
    SLICE_X382Y470       FDRE                                         r  dut_inst/aptn_reset_sync_reset/C
  -------------------------------------------------------------------    -------------------
    SLICE_X382Y470       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     3.470 r  dut_inst/aptn_reset_sync_reset/Q
                         net (fo=8, routed)           1.282     4.752    dut_inst/alu1/reset_0
    SLICE_X385Y545       FDRE                                         r  dut_inst/alu1/alu_out[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)      45.000    45.000 r  
    F35                                               0.000    45.000 r  clk1 (IN)
                         net (fo=0)                   0.000    45.000    clk1z_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702    45.702 r  clk1z_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    45.742    clk1z_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    45.742 r  clk1z_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    46.038    clk1z_bufg
    BUFGCE_X1Y244        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    46.062 r  clk1z_bufg/O
    X7Y8 (CLOCK_ROOT)    net (fo=9, routed)           1.962    48.024    dut_inst/alu1/clk1
    SLR Crossing[2->1]   
    SLICE_X385Y545       FDRE                                         r  dut_inst/alu1/alu_out[4]/C
                         clock pessimism              0.235    48.258    
                         clock uncertainty           -0.035    48.223    
    SLICE_X385Y545       FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072    48.151    dut_inst/alu1/alu_out[4]
  -------------------------------------------------------------------
                         required time                         48.151    
                         arrival time                          -4.752    
  -------------------------------------------------------------------
                         slack                                 43.399    

Slack (MET) :             43.399ns  (required time - arrival time)
  Source:                 dut_inst/aptn_reset_sync_reset/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            dut_inst/alu1/alu_out[4]/R
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.000ns  (clk1 rise@45.000ns - clk1 rise@0.000ns)
  Data Path Delay:        1.378ns  (logic 0.096ns (6.967%)  route 1.282ns (93.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 48.024 - 45.000 ) 
    Source Clock Delay      (SCD):    3.374ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.172ns (routing 1.030ns, distribution 1.142ns)
  Clock Net Delay (Destination): 1.962ns (routing 0.936ns, distribution 1.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    F35                                               0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1z_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.789     0.789 r  clk1z_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.839    clk1z_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.839 r  clk1z_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.174    clk1z_bufg
    BUFGCE_X1Y244        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.202 r  clk1z_bufg/O
    X7Y8 (CLOCK_ROOT)    net (fo=9, routed)           2.172     3.374    dut_inst/clk1
    SLR Crossing[2->1]   
    SLICE_X382Y470       FDRE                                         r  dut_inst/aptn_reset_sync_reset/C
  -------------------------------------------------------------------    -------------------
    SLICE_X382Y470       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     3.470 f  dut_inst/aptn_reset_sync_reset/Q
                         net (fo=8, routed)           1.282     4.752    dut_inst/alu1/reset_0
    SLICE_X385Y545       FDRE                                         f  dut_inst/alu1/alu_out[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)      45.000    45.000 r  
    F35                                               0.000    45.000 r  clk1 (IN)
                         net (fo=0)                   0.000    45.000    clk1z_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702    45.702 r  clk1z_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    45.742    clk1z_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    45.742 r  clk1z_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    46.038    clk1z_bufg
    BUFGCE_X1Y244        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    46.062 r  clk1z_bufg/O
    X7Y8 (CLOCK_ROOT)    net (fo=9, routed)           1.962    48.024    dut_inst/alu1/clk1
    SLR Crossing[2->1]   
    SLICE_X385Y545       FDRE                                         r  dut_inst/alu1/alu_out[4]/C
                         clock pessimism              0.235    48.258    
                         clock uncertainty           -0.035    48.223    
    SLICE_X385Y545       FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072    48.151    dut_inst/alu1/alu_out[4]
  -------------------------------------------------------------------
                         required time                         48.151    
                         arrival time                          -4.752    
  -------------------------------------------------------------------
                         slack                                 43.399    

Slack (MET) :             43.531ns  (required time - arrival time)
  Source:                 dut_inst/aptn_reset_sync_reset/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            dut_inst/alu1/alu_out[2]/R
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.000ns  (clk1 rise@45.000ns - clk1 rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.096ns (7.705%)  route 1.150ns (92.295%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 48.024 - 45.000 ) 
    Source Clock Delay      (SCD):    3.374ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.172ns (routing 1.030ns, distribution 1.142ns)
  Clock Net Delay (Destination): 1.962ns (routing 0.936ns, distribution 1.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    F35                                               0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1z_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.789     0.789 r  clk1z_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.839    clk1z_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.839 r  clk1z_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.174    clk1z_bufg
    BUFGCE_X1Y244        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.202 r  clk1z_bufg/O
    X7Y8 (CLOCK_ROOT)    net (fo=9, routed)           2.172     3.374    dut_inst/clk1
    SLR Crossing[2->1]   
    SLICE_X382Y470       FDRE                                         r  dut_inst/aptn_reset_sync_reset/C
  -------------------------------------------------------------------    -------------------
    SLICE_X382Y470       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     3.470 r  dut_inst/aptn_reset_sync_reset/Q
                         net (fo=8, routed)           1.150     4.620    dut_inst/alu1/reset_0
    SLICE_X385Y543       FDRE                                         r  dut_inst/alu1/alu_out[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)      45.000    45.000 r  
    F35                                               0.000    45.000 r  clk1 (IN)
                         net (fo=0)                   0.000    45.000    clk1z_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702    45.702 r  clk1z_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    45.742    clk1z_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    45.742 r  clk1z_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    46.038    clk1z_bufg
    BUFGCE_X1Y244        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    46.062 r  clk1z_bufg/O
    X7Y8 (CLOCK_ROOT)    net (fo=9, routed)           1.962    48.024    dut_inst/alu1/clk1
    SLR Crossing[2->1]   
    SLICE_X385Y543       FDRE                                         r  dut_inst/alu1/alu_out[2]/C
                         clock pessimism              0.235    48.258    
                         clock uncertainty           -0.035    48.223    
    SLICE_X385Y543       FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072    48.151    dut_inst/alu1/alu_out[2]
  -------------------------------------------------------------------
                         required time                         48.151    
                         arrival time                          -4.620    
  -------------------------------------------------------------------
                         slack                                 43.531    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1
Waveform(ns):       { 0.000 22.500 }
Period(ns):         45.000
Sources:            { clk1 }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         45.000      43.501     BUFGCE_X1Y244   clk1z_bufg/I
Min Period        n/a     FDRE/C    n/a            0.550         45.000      44.450     SLICE_X382Y470  dut_inst/aptn_reset_sync_reset/C
Min Period        n/a     FDRE/C    n/a            0.550         45.000      44.450     SLICE_X385Y541  dut_inst/alu1/alu_out[0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         22.500      22.225     SLICE_X382Y470  dut_inst/aptn_reset_sync_reset/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         22.500      22.225     SLICE_X382Y470  dut_inst/aptn_reset_sync_reset/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         22.500      22.225     SLICE_X385Y541  dut_inst/alu1/alu_out[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         22.500      22.225     SLICE_X382Y470  dut_inst/aptn_reset_sync_reset/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         22.500      22.225     SLICE_X382Y470  dut_inst/aptn_reset_sync_reset/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         22.500      22.225     SLICE_X385Y541  dut_inst/alu1/alu_out[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  gt1_refclk
  To Clock:  gt1_refclk

Setup :            0  Failing Endpoints,  Worst Slack        9.462ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.462ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt1_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt1_refclk rise@10.000ns - gt1_refclk rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.303ns (58.382%)  route 0.216ns (41.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.885ns = ( 10.885 - 10.000 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.613ns (routing 0.002ns, distribution 0.611ns)
  Clock Net Delay (Destination): 0.517ns (routing 0.001ns, distribution 0.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt1_refclk rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.508     0.508 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, routed)           0.091     0.599    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.738 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, routed)           0.613     1.351    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X426Y510       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X426Y510       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     1.449 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/Q
                         net (fo=3, routed)           0.182     1.631    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[0]
    SLICE_X426Y510       LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.205     1.836 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1/O
                         net (fo=1, routed)           0.034     1.870    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1_n_0
    SLICE_X426Y510       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt1_refclk rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, routed)           0.083    10.246    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.368 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, routed)           0.517    10.885    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X426Y510       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/C
                         clock pessimism              0.455    11.340    
                         clock uncertainty           -0.035    11.305    
    SLICE_X426Y510       FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.027    11.332    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]
  -------------------------------------------------------------------
                         required time                         11.332    
                         arrival time                          -1.870    
  -------------------------------------------------------------------
                         slack                                  9.462    

Slack (MET) :             9.462ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt1_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt1_refclk rise@10.000ns - gt1_refclk rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.303ns (58.382%)  route 0.216ns (41.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.885ns = ( 10.885 - 10.000 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.613ns (routing 0.002ns, distribution 0.611ns)
  Clock Net Delay (Destination): 0.517ns (routing 0.001ns, distribution 0.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt1_refclk rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.508     0.508 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, routed)           0.091     0.599    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.738 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, routed)           0.613     1.351    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X426Y510       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X426Y510       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     1.449 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/Q
                         net (fo=3, routed)           0.182     1.631    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[0]
    SLICE_X426Y510       LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.205     1.836 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1/O
                         net (fo=1, routed)           0.034     1.870    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1_n_0
    SLICE_X426Y510       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt1_refclk rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, routed)           0.083    10.246    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.368 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, routed)           0.517    10.885    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X426Y510       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/C
                         clock pessimism              0.455    11.340    
                         clock uncertainty           -0.035    11.305    
    SLICE_X426Y510       FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.027    11.332    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]
  -------------------------------------------------------------------
                         required time                         11.332    
                         arrival time                          -1.870    
  -------------------------------------------------------------------
                         slack                                  9.462    

Slack (MET) :             9.462ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt1_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt1_refclk rise@10.000ns - gt1_refclk rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.303ns (58.382%)  route 0.216ns (41.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.885ns = ( 10.885 - 10.000 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.613ns (routing 0.002ns, distribution 0.611ns)
  Clock Net Delay (Destination): 0.517ns (routing 0.001ns, distribution 0.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt1_refclk rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.508     0.508 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, routed)           0.091     0.599    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.738 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, routed)           0.613     1.351    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X426Y510       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X426Y510       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     1.449 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/Q
                         net (fo=3, routed)           0.182     1.631    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[0]
    SLICE_X426Y510       LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.205     1.836 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1/O
                         net (fo=1, routed)           0.034     1.870    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1_n_0
    SLICE_X426Y510       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt1_refclk rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, routed)           0.083    10.246    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.368 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, routed)           0.517    10.885    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X426Y510       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/C
                         clock pessimism              0.455    11.340    
                         clock uncertainty           -0.035    11.305    
    SLICE_X426Y510       FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.027    11.332    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]
  -------------------------------------------------------------------
                         required time                         11.332    
                         arrival time                          -1.870    
  -------------------------------------------------------------------
                         slack                                  9.462    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gt1_refclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GT1_REFCLK_P }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG_GT/I  n/a            1.499         10.000      8.501      BUFG_GT_X0Y205  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/I
Min Period        n/a     FDRE/C     n/a            0.550         10.000      9.450      SLICE_X426Y510  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
Min Period        n/a     FDRE/C     n/a            0.550         10.000      9.450      SLICE_X426Y510  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X426Y510  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X426Y510  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X426Y510  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X426Y510  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X426Y510  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X426Y510  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[0]
  To Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[0]

Setup :            0  Failing Endpoints,  Worst Slack        3.958ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.958ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.215ns (16.929%)  route 1.055ns (83.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.455ns = ( 5.788 - 5.333 ) 
    Source Clock Delay      (SCD):    0.527ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.527     0.527    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y483       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y483       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.626 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.477     1.103    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X431Y486       LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.116     1.219 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.578     1.797    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X431Y488       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.455     5.788    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y488       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                         clock pessimism              0.056     5.844    
                         clock uncertainty           -0.046     5.798    
    SLICE_X431Y488       FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.043     5.755    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          5.755    
                         arrival time                          -1.797    
  -------------------------------------------------------------------
                         slack                                  3.958    

Slack (MET) :             3.958ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.215ns (16.929%)  route 1.055ns (83.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.455ns = ( 5.788 - 5.333 ) 
    Source Clock Delay      (SCD):    0.527ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.527     0.527    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y483       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y483       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.626 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.477     1.103    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X431Y486       LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.116     1.219 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.578     1.797    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X431Y488       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.455     5.788    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y488       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                         clock pessimism              0.056     5.844    
                         clock uncertainty           -0.046     5.798    
    SLICE_X431Y488       FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.043     5.755    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          5.755    
                         arrival time                          -1.797    
  -------------------------------------------------------------------
                         slack                                  3.958    

Slack (MET) :             3.958ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.215ns (16.929%)  route 1.055ns (83.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.455ns = ( 5.788 - 5.333 ) 
    Source Clock Delay      (SCD):    0.527ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.527     0.527    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y483       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y483       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.626 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.477     1.103    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X431Y486       LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.116     1.219 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.578     1.797    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X431Y488       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.455     5.788    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y488       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
                         clock pessimism              0.056     5.844    
                         clock uncertainty           -0.046     5.798    
    SLICE_X431Y488       FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.043     5.755    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          5.755    
                         arrival time                          -1.797    
  -------------------------------------------------------------------
                         slack                                  3.958    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLKPCS[0]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X430Y483  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y486  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y486  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y483  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y483  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y486  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y483  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y483  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y486  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[1]
  To Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[1]

Setup :            0  Failing Endpoints,  Worst Slack        3.670ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.670ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.274ns (20.868%)  route 1.039ns (79.132%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.371ns = ( 5.704 - 5.333 ) 
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.690     0.690    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y505       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y505       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     0.787 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.535     1.322    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X431Y507       LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177     1.499 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0/O
                         net (fo=12, routed)          0.504     2.003    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0
    SLICE_X431Y509       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.371     5.704    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y509       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                         clock pessimism              0.058     5.762    
                         clock uncertainty           -0.046     5.716    
    SLICE_X431Y509       FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.043     5.673    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          5.673    
                         arrival time                          -2.003    
  -------------------------------------------------------------------
                         slack                                  3.670    

Slack (MET) :             3.670ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.274ns (20.868%)  route 1.039ns (79.132%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.371ns = ( 5.704 - 5.333 ) 
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.690     0.690    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y505       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y505       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     0.787 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.535     1.322    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X431Y507       LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177     1.499 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0/O
                         net (fo=12, routed)          0.504     2.003    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0
    SLICE_X431Y509       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.371     5.704    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y509       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                         clock pessimism              0.058     5.762    
                         clock uncertainty           -0.046     5.716    
    SLICE_X431Y509       FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.043     5.673    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          5.673    
                         arrival time                          -2.003    
  -------------------------------------------------------------------
                         slack                                  3.670    

Slack (MET) :             3.670ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.274ns (20.868%)  route 1.039ns (79.132%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.371ns = ( 5.704 - 5.333 ) 
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.690     0.690    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y505       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y505       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     0.787 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.535     1.322    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X431Y507       LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177     1.499 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0/O
                         net (fo=12, routed)          0.504     2.003    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0
    SLICE_X431Y509       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.371     5.704    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y509       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
                         clock pessimism              0.058     5.762    
                         clock uncertainty           -0.046     5.716    
    SLICE_X431Y509       FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.043     5.673    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          5.673    
                         arrival time                          -2.003    
  -------------------------------------------------------------------
                         slack                                  3.670    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLKPCS[1]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y505  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y507  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y507  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y505  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y505  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y507  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y505  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y505  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y507  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[2]
  To Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[2]

Setup :            0  Failing Endpoints,  Worst Slack        4.318ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.318ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.099ns (12.791%)  route 0.675ns (87.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.375ns = ( 5.708 - 5.333 ) 
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.552     0.552    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y513       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y513       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.651 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.675     1.326    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X430Y515       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.375     5.708    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y515       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.054     5.762    
                         clock uncertainty           -0.046     5.716    
    SLICE_X430Y515       FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.072     5.644    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.644    
                         arrival time                          -1.326    
  -------------------------------------------------------------------
                         slack                                  4.318    

Slack (MET) :             4.318ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.099ns (12.791%)  route 0.675ns (87.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.375ns = ( 5.708 - 5.333 ) 
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.552     0.552    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y513       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y513       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.651 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.675     1.326    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X430Y515       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.375     5.708    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y515       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.054     5.762    
                         clock uncertainty           -0.046     5.716    
    SLICE_X430Y515       FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.072     5.644    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.644    
                         arrival time                          -1.326    
  -------------------------------------------------------------------
                         slack                                  4.318    

Slack (MET) :             4.318ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.099ns (12.791%)  route 0.675ns (87.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.375ns = ( 5.708 - 5.333 ) 
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.552     0.552    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y513       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y513       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.651 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.675     1.326    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X430Y515       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.375     5.708    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y515       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism              0.054     5.762    
                         clock uncertainty           -0.046     5.716    
    SLICE_X430Y515       FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.072     5.644    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          5.644    
                         arrival time                          -1.326    
  -------------------------------------------------------------------
                         slack                                  4.318    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLKPCS[2]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y514  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X430Y513  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X430Y513  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y514  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y514  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y513  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y514  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y514  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y513  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[3]
  To Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[3]

Setup :            0  Failing Endpoints,  Worst Slack        3.953ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.953ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.214ns (19.384%)  route 0.890ns (80.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.490ns = ( 5.823 - 5.333 ) 
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.803     0.803    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y513       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y513       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.901 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/Q
                         net (fo=1, routed)           0.452     1.353    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[7]
    SLICE_X430Y511       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     1.469 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_i_1__2/O
                         net (fo=1, routed)           0.438     1.907    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_i_1__2_n_0
    SLICE_X430Y511       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.490     5.823    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y511       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                         clock pessimism              0.056     5.879    
                         clock uncertainty           -0.046     5.833    
    SLICE_X430Y511       FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.027     5.860    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                          5.860    
                         arrival time                          -1.907    
  -------------------------------------------------------------------
                         slack                                  3.953    

Slack (MET) :             3.953ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.214ns (19.384%)  route 0.890ns (80.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.490ns = ( 5.823 - 5.333 ) 
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.803     0.803    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y513       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y513       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.901 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/Q
                         net (fo=1, routed)           0.452     1.353    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[7]
    SLICE_X430Y511       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     1.469 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_i_1__2/O
                         net (fo=1, routed)           0.438     1.907    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_i_1__2_n_0
    SLICE_X430Y511       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.490     5.823    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y511       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                         clock pessimism              0.056     5.879    
                         clock uncertainty           -0.046     5.833    
    SLICE_X430Y511       FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.027     5.860    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                          5.860    
                         arrival time                          -1.907    
  -------------------------------------------------------------------
                         slack                                  3.953    

Slack (MET) :             3.978ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.138ns (14.010%)  route 0.847ns (85.990%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.482ns = ( 5.815 - 5.333 ) 
    Source Clock Delay      (SCD):    0.819ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.819     0.819    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y511       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y511       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.918 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.367     1.285    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X431Y511       LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     1.324 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2/O
                         net (fo=12, routed)          0.480     1.804    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0
    SLICE_X431Y513       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.482     5.815    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y513       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                         clock pessimism              0.056     5.871    
                         clock uncertainty           -0.046     5.825    
    SLICE_X431Y513       FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.043     5.782    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          5.782    
                         arrival time                          -1.804    
  -------------------------------------------------------------------
                         slack                                  3.978    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLKPCS[3]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X430Y511  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y511  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y511  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y511  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y511  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y511  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y511  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y511  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y511  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[2]
  To Clock:  rxoutclk_out[2]

Setup :            0  Failing Endpoints,  Worst Slack        2.759ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.512ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.759ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_i/pol_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             rxoutclk_out[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (rxoutclk_out[2] rise@5.333ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        2.429ns  (logic 0.649ns (26.719%)  route 1.780ns (73.281%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.729ns = ( 7.062 - 5.333 ) 
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.773ns (routing 0.777ns, distribution 0.996ns)
  Clock Net Delay (Destination): 1.524ns (routing 0.693ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y195       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y7 (CLOCK_ROOT)    net (fo=2829, routed)        1.773     2.002    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X429Y476       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X429Y476       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.100 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[59]/Q
                         net (fo=7, routed)           0.459     2.559    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_i/Q[59]
    SLICE_X427Y472       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.040     2.599 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_47/O
                         net (fo=2, routed)           0.356     2.955    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_47_n_0
    SLICE_X428Y472       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     3.055 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_35/O
                         net (fo=1, routed)           0.252     3.307    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_35_n_0
    SLICE_X429Y475       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.179     3.486 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_14/O
                         net (fo=6, routed)           0.397     3.883    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_i/pol_state_reg[3]_0
    SLICE_X427Y477       LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.168     4.051 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_i/pol_state[3]_i_5/O
                         net (fo=3, routed)           0.258     4.309    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_i/pol_state[3]_i_5_n_0
    SLICE_X427Y477       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.064     4.373 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_i/pol_state[0]_i_1/O
                         net (fo=1, routed)           0.058     4.431    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_i/p_0_in[0]
    SLICE_X427Y477       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_i/pol_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.083     5.416    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y195       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.538 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y7 (CLOCK_ROOT)    net (fo=2829, routed)        1.524     7.062    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X427Y477       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_i/pol_state_reg[0]/C
                         clock pessimism              0.147     7.209    
                         clock uncertainty           -0.046     7.163    
    SLICE_X427Y477       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.190    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_i/pol_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.190    
                         arrival time                          -4.431    
  -------------------------------------------------------------------
                         slack                                  2.759    

Slack (MET) :             2.759ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_i/pol_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             rxoutclk_out[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (rxoutclk_out[2] rise@5.333ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        2.429ns  (logic 0.649ns (26.719%)  route 1.780ns (73.281%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.729ns = ( 7.062 - 5.333 ) 
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.773ns (routing 0.777ns, distribution 0.996ns)
  Clock Net Delay (Destination): 1.524ns (routing 0.693ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y195       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y7 (CLOCK_ROOT)    net (fo=2829, routed)        1.773     2.002    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X429Y476       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X429Y476       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.100 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[59]/Q
                         net (fo=7, routed)           0.459     2.559    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_i/Q[59]
    SLICE_X427Y472       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.040     2.599 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_47/O
                         net (fo=2, routed)           0.356     2.955    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_47_n_0
    SLICE_X428Y472       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     3.055 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_35/O
                         net (fo=1, routed)           0.252     3.307    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_35_n_0
    SLICE_X429Y475       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.179     3.486 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_14/O
                         net (fo=6, routed)           0.397     3.883    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_i/pol_state_reg[3]_0
    SLICE_X427Y477       LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.168     4.051 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_i/pol_state[3]_i_5/O
                         net (fo=3, routed)           0.258     4.309    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_i/pol_state[3]_i_5_n_0
    SLICE_X427Y477       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.064     4.373 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_i/pol_state[0]_i_1/O
                         net (fo=1, routed)           0.058     4.431    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_i/p_0_in[0]
    SLICE_X427Y477       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_i/pol_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.083     5.416    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y195       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.538 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y7 (CLOCK_ROOT)    net (fo=2829, routed)        1.524     7.062    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X427Y477       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_i/pol_state_reg[0]/C
                         clock pessimism              0.147     7.209    
                         clock uncertainty           -0.046     7.163    
    SLICE_X427Y477       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.190    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_i/pol_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.190    
                         arrival time                          -4.431    
  -------------------------------------------------------------------
                         slack                                  2.759    

Slack (MET) :             2.805ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_i/idl_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             rxoutclk_out[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (rxoutclk_out[2] rise@5.333ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 0.620ns (26.552%)  route 1.715ns (73.448%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.725ns = ( 7.058 - 5.333 ) 
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.748ns (routing 0.777ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.520ns (routing 0.693ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y195       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y7 (CLOCK_ROOT)    net (fo=2829, routed)        1.748     1.977    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X427Y478       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X427Y478       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     2.073 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[43]/Q
                         net (fo=3, routed)           0.385     2.458    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_i/Q[43]
    SLICE_X429Y474       LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     2.637 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_28/O
                         net (fo=1, routed)           0.238     2.875    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_28_n_0
    SLICE_X429Y474       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.182     3.057 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=3, routed)           0.374     3.431    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X427Y473       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.063     3.494 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_4/O
                         net (fo=5, routed)           0.194     3.688    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_i/idl_count_reg[0]_0
    SLICE_X427Y479       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     3.788 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_i/idl_count[5]_i_2/O
                         net (fo=6, routed)           0.524     4.312    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_i/idl_count0
    SLICE_X428Y474       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_i/idl_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.083     5.416    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y195       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.538 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y7 (CLOCK_ROOT)    net (fo=2829, routed)        1.520     7.058    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X428Y474       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_i/idl_count_reg[0]/C
                         clock pessimism              0.147     7.206    
                         clock uncertainty           -0.046     7.159    
    SLICE_X428Y474       FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.042     7.117    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_i/idl_count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.117    
                         arrival time                          -4.312    
  -------------------------------------------------------------------
                         slack                                  2.805    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[2]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK   n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK2  n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK   n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/RXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/RXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/RXUSRCLK2  n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTYE4_CHANNEL/RXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTYE4_CHANNEL/RXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/RXUSRCLK2  n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.525         0.013       0.512      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.525         0.013       0.512      GTYE4_CHANNEL_X0Y34  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.525         0.011       0.514      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[2]
  To Clock:  txoutclk_out[2]

Setup :            0  Failing Endpoints,  Worst Slack        1.834ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.516ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.834ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_wren_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_fifo_data_async/genblk1.fifo_optimize_0_socket_type_mgt.fifo2048x288_pf1024_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf1024_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             txoutclk_out[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (txoutclk_out[2] rise@5.333ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        2.945ns  (logic 0.272ns (9.236%)  route 2.673ns (90.764%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.765ns = ( 7.098 - 5.333 ) 
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.683ns (routing 0.376ns, distribution 1.307ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.332ns, distribution 1.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y194       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.683     1.912    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/socket256\\.user_clk
    SLICE_X414Y508       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_wren_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X414Y508       FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     2.006 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_wren_reg/Q
                         net (fo=3, routed)           0.380     2.386    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_fifo_data_async/genblk1.fifo_optimize_0_socket_type_mgt.fifo2048x288_pf1024_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf1024_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X413Y515       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     2.564 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_fifo_data_async/genblk1.fifo_optimize_0_socket_type_mgt.fifo2048x288_pf1024_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf1024_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=79, routed)          2.293     4.857    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_fifo_data_async/genblk1.fifo_optimize_0_socket_type_mgt.fifo2048x288_pf1024_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf1024_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/E[0]
    RAMB36_X8Y95         RAMB36E2                                     r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_fifo_data_async/genblk1.fifo_optimize_0_socket_type_mgt.fifo2048x288_pf1024_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf1024_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     5.415    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y194       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.537 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.561     7.098    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_fifo_data_async/genblk1.fifo_optimize_0_socket_type_mgt.fifo2048x288_pf1024_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf1024_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X8Y95         RAMB36E2                                     r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_fifo_data_async/genblk1.fifo_optimize_0_socket_type_mgt.fifo2048x288_pf1024_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf1024_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.073     7.171    
                         clock uncertainty           -0.046     7.125    
    RAMB36_X8Y95         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.434     6.691    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_fifo_data_async/genblk1.fifo_optimize_0_socket_type_mgt.fifo2048x288_pf1024_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf1024_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                  1.834    

Slack (MET) :             1.834ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_wren_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_fifo_data_async/genblk1.fifo_optimize_0_socket_type_mgt.fifo2048x288_pf1024_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf1024_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             txoutclk_out[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (txoutclk_out[2] rise@5.333ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        2.945ns  (logic 0.272ns (9.236%)  route 2.673ns (90.764%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.765ns = ( 7.098 - 5.333 ) 
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.683ns (routing 0.376ns, distribution 1.307ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.332ns, distribution 1.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y194       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.683     1.912    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/socket256\\.user_clk
    SLICE_X414Y508       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_wren_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X414Y508       FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     2.006 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_wren_reg/Q
                         net (fo=3, routed)           0.380     2.386    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_fifo_data_async/genblk1.fifo_optimize_0_socket_type_mgt.fifo2048x288_pf1024_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf1024_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X413Y515       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     2.564 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_fifo_data_async/genblk1.fifo_optimize_0_socket_type_mgt.fifo2048x288_pf1024_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf1024_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=79, routed)          2.293     4.857    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_fifo_data_async/genblk1.fifo_optimize_0_socket_type_mgt.fifo2048x288_pf1024_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf1024_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/E[0]
    RAMB36_X8Y95         RAMB36E2                                     f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_fifo_data_async/genblk1.fifo_optimize_0_socket_type_mgt.fifo2048x288_pf1024_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf1024_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     5.415    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y194       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.537 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.561     7.098    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_fifo_data_async/genblk1.fifo_optimize_0_socket_type_mgt.fifo2048x288_pf1024_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf1024_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X8Y95         RAMB36E2                                     r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_fifo_data_async/genblk1.fifo_optimize_0_socket_type_mgt.fifo2048x288_pf1024_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf1024_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.073     7.171    
                         clock uncertainty           -0.046     7.125    
    RAMB36_X8Y95         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.434     6.691    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_fifo_data_async/genblk1.fifo_optimize_0_socket_type_mgt.fifo2048x288_pf1024_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf1024_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                  1.834    

Slack (MET) :             1.837ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_wren_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_fifo_data_async/genblk1.fifo_optimize_0_socket_type_mgt.fifo2048x288_pf1024_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf1024_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             txoutclk_out[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (txoutclk_out[2] rise@5.333ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.272ns (9.245%)  route 2.670ns (90.755%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.765ns = ( 7.098 - 5.333 ) 
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.683ns (routing 0.376ns, distribution 1.307ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.332ns, distribution 1.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y194       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.683     1.912    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/socket256\\.user_clk
    SLICE_X414Y508       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_wren_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X414Y508       FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     2.006 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_wren_reg/Q
                         net (fo=3, routed)           0.380     2.386    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_fifo_data_async/genblk1.fifo_optimize_0_socket_type_mgt.fifo2048x288_pf1024_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf1024_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X413Y515       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     2.564 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_fifo_data_async/genblk1.fifo_optimize_0_socket_type_mgt.fifo2048x288_pf1024_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf1024_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=79, routed)          2.290     4.854    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_fifo_data_async/genblk1.fifo_optimize_0_socket_type_mgt.fifo2048x288_pf1024_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf1024_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/E[0]
    RAMB36_X8Y95         RAMB36E2                                     r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_fifo_data_async/genblk1.fifo_optimize_0_socket_type_mgt.fifo2048x288_pf1024_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf1024_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     5.415    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y194       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.537 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.561     7.098    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_fifo_data_async/genblk1.fifo_optimize_0_socket_type_mgt.fifo2048x288_pf1024_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf1024_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X8Y95         RAMB36E2                                     r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_fifo_data_async/genblk1.fifo_optimize_0_socket_type_mgt.fifo2048x288_pf1024_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf1024_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.073     7.171    
                         clock uncertainty           -0.046     7.125    
    RAMB36_X8Y95         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.434     6.691    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_fifo_data_async/genblk1.fifo_optimize_0_socket_type_mgt.fifo2048x288_pf1024_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf1024_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -4.854    
  -------------------------------------------------------------------
                         slack                                  1.837    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[2]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK   n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK2  n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK   n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/TXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/TXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/TXUSRCLK2  n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTYE4_CHANNEL/TXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTYE4_CHANNEL/TXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/TXUSRCLK2  n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.629         0.113       0.516      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.629         0.113       0.516      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.629         0.113       0.516      GTYE4_CHANNEL_X0Y35  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  ref_clk_p
  To Clock:  ref_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ref_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysip_inst/bsa19_system_ip_u/ref_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG_GT/I          n/a            1.499         10.000      8.501      BUFG_GT_X0Y199  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/I
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         10.000      8.750      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.501ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCE/I             n/a            1.499         10.000      8.501      BUFGCE_X1Y158  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_bufg_clkfb/I
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.250         10.000      8.750      MMCM_X1Y6      sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKFBOUT
Min Period  n/a     MMCME4_ADV/CLKFBIN   n/a            1.250         10.000      8.750      MMCM_X1Y6      sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKFBIN
Max Period  n/a     MMCME4_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCM_X1Y6      sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_10
  To Clock:  haps_infra_clk_10

Setup :            0  Failing Endpoints,  Worst Slack       95.297ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       49.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.297ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_registers_0/reg_gt3_drpaddr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             haps_infra_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (haps_infra_clk_10 rise@100.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 0.196ns (4.413%)  route 4.245ns (95.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.069ns = ( 98.931 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.786ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.937ns (routing 0.990ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.902ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.663    -3.024 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.273    -2.751    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y160        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.723 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y7 (CLOCK_ROOT)    net (fo=1885, routed)        1.937    -0.786    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/haps_infra_clk7
    SLICE_X418Y477       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X418Y477       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096    -0.690 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[3]/Q
                         net (fo=104, routed)         2.171     1.481    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[3]_0
    SLICE_X424Y506       LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.100     1.581 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/reg_gt3_drpaddr[9]_i_1/O
                         net (fo=27, routed)          2.074     3.655    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_registers_0/reg_gt3_drpaddr_reg[0]_0[0]
    SLICE_X419Y504       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_registers_0/reg_gt3_drpaddr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                    100.000   100.000 r  
    GTYE4_COMMON_X0Y8                                 0.000   100.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163   100.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082   100.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122   100.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715   102.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.152    96.930 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.241    97.171    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y160        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    97.195 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y7 (CLOCK_ROOT)    net (fo=1885, routed)        1.736    98.931    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_registers_0/haps_infra_clk7
    SLICE_X419Y504       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_registers_0/reg_gt3_drpaddr_reg[9]/C
                         clock pessimism              0.170    99.101    
                         clock uncertainty           -0.106    98.995    
    SLICE_X419Y504       FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.043    98.952    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_registers_0/reg_gt3_drpaddr_reg[9]
  -------------------------------------------------------------------
                         required time                         98.952    
                         arrival time                          -3.655    
  -------------------------------------------------------------------
                         slack                                 95.297    

Slack (MET) :             95.297ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_registers_0/reg_gt3_drpaddr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             haps_infra_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (haps_infra_clk_10 rise@100.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 0.196ns (4.413%)  route 4.245ns (95.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.069ns = ( 98.931 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.786ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.937ns (routing 0.990ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.902ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.663    -3.024 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.273    -2.751    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y160        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.723 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y7 (CLOCK_ROOT)    net (fo=1885, routed)        1.937    -0.786    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/haps_infra_clk7
    SLICE_X418Y477       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X418Y477       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096    -0.690 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[3]/Q
                         net (fo=104, routed)         2.171     1.481    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[3]_0
    SLICE_X424Y506       LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.100     1.581 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/reg_gt3_drpaddr[9]_i_1/O
                         net (fo=27, routed)          2.074     3.655    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_registers_0/reg_gt3_drpaddr_reg[0]_0[0]
    SLICE_X419Y504       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_registers_0/reg_gt3_drpaddr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                    100.000   100.000 r  
    GTYE4_COMMON_X0Y8                                 0.000   100.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163   100.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082   100.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122   100.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715   102.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.152    96.930 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.241    97.171    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y160        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    97.195 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y7 (CLOCK_ROOT)    net (fo=1885, routed)        1.736    98.931    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_registers_0/haps_infra_clk7
    SLICE_X419Y504       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_registers_0/reg_gt3_drpaddr_reg[9]/C
                         clock pessimism              0.170    99.101    
                         clock uncertainty           -0.106    98.995    
    SLICE_X419Y504       FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.043    98.952    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_registers_0/reg_gt3_drpaddr_reg[9]
  -------------------------------------------------------------------
                         required time                         98.952    
                         arrival time                          -3.655    
  -------------------------------------------------------------------
                         slack                                 95.297    

Slack (MET) :             95.563ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             haps_infra_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (haps_infra_clk_10 rise@100.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        4.235ns  (logic 0.663ns (15.655%)  route 3.572ns (84.345%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.079ns = ( 98.921 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.786ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.937ns (routing 0.990ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.902ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.663    -3.024 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.273    -2.751    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y160        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.723 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y7 (CLOCK_ROOT)    net (fo=1885, routed)        1.937    -0.786    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/haps_infra_clk7
    SLICE_X418Y477       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X418Y477       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096    -0.690 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[3]/Q
                         net (fo=104, routed)         1.737     1.047    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_registers_0/local_addr[1]
    SLICE_X424Y507       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     1.145 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_registers_0/din_prv[15]_i_11/O
                         net (fo=1, routed)           0.362     1.507    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv_reg[15]_0
    SLICE_X422Y508       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.147     1.654 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[15]_i_4/O
                         net (fo=1, routed)           0.718     2.372    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[15]_i_4_n_0
    SLICE_X416Y501       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.148     2.520 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[15]_i_1/O
                         net (fo=2, routed)           0.696     3.216    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/srb32_mst\\.srb_data_rd[15]
    SLICE_X420Y485       LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     3.390 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout[15]_i_1__0/O
                         net (fo=1, routed)           0.059     3.449    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_mux[15]
    SLICE_X420Y485       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                    100.000   100.000 r  
    GTYE4_COMMON_X0Y8                                 0.000   100.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163   100.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082   100.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122   100.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715   102.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.152    96.930 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.241    97.171    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y160        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    97.195 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y7 (CLOCK_ROOT)    net (fo=1885, routed)        1.726    98.921    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/haps_infra_clk7
    SLICE_X420Y485       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_reg[15]/C
                         clock pessimism              0.170    99.091    
                         clock uncertainty           -0.106    98.985    
    SLICE_X420Y485       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027    99.012    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_reg[15]
  -------------------------------------------------------------------
                         required time                         99.012    
                         arrival time                          -3.449    
  -------------------------------------------------------------------
                         slack                                 95.563    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_10
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         100.000     98.450     RAMB36_X7Y95  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         100.000     98.450     RAMB36_X7Y96  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         100.000     98.450     RAMB36_X7Y97  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y95  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y95  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y96  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y95  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y95  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y96  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_100
  To Clock:  haps_infra_clk_100

Setup :            0  Failing Endpoints,  Worst Slack        4.271ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.271ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        5.159ns  (logic 0.275ns (5.330%)  route 4.884ns (94.670%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.041ns = ( 9.959 - 10.000 ) 
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.268ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):   -0.041ns
    Common Clock Delay      (CCD):   -1.827ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.130ns (routing 0.816ns, distribution 2.314ns)
  Clock Net Delay (Destination): 2.775ns (routing 0.742ns, distribution 2.033ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.663    -3.024 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.765    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y144        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.737 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        3.130     0.393    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/clk_out3
    SLICE_X362Y405       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X362Y405       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.489 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/Q
                         net (fo=2565, routed)        1.804     2.293    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/sys_reset_o
    SLR Crossing[1->0]   
    SLICE_X369Y299       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     2.472 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d[1][31]_i_1/O
                         net (fo=64, routed)          3.080     5.552    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d[1][31]_i_1_n_0
    SLR Crossing[0->1]   
    SLICE_X367Y455       FDRE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715    12.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.152     6.930 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     7.160    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y144        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.184 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        2.775     9.959    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/sys_clk
    SLICE_X367Y455       FDRE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d_reg[1][15]/C
                         clock pessimism              0.178    10.137    
                         inter-SLR compensation      -0.268     9.870    
                         clock uncertainty           -0.074     9.796    
    SLICE_X367Y455       FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.027     9.823    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d_reg[1][15]
  -------------------------------------------------------------------
                         required time                          9.823    
                         arrival time                          -5.552    
  -------------------------------------------------------------------
                         slack                                  4.271    

Slack (MET) :             4.271ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        5.159ns  (logic 0.275ns (5.330%)  route 4.884ns (94.670%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.041ns = ( 9.959 - 10.000 ) 
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.268ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):   -0.041ns
    Common Clock Delay      (CCD):   -1.827ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.130ns (routing 0.816ns, distribution 2.314ns)
  Clock Net Delay (Destination): 2.775ns (routing 0.742ns, distribution 2.033ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.663    -3.024 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.765    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y144        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.737 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        3.130     0.393    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/clk_out3
    SLICE_X362Y405       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X362Y405       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.489 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/Q
                         net (fo=2565, routed)        1.804     2.293    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/sys_reset_o
    SLR Crossing[1->0]   
    SLICE_X369Y299       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     2.472 f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d[1][31]_i_1/O
                         net (fo=64, routed)          3.080     5.552    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d[1][31]_i_1_n_0
    SLR Crossing[0->1]   
    SLICE_X367Y455       FDRE                                         f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715    12.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.152     6.930 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     7.160    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y144        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.184 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        2.775     9.959    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/sys_clk
    SLICE_X367Y455       FDRE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d_reg[1][15]/C
                         clock pessimism              0.178    10.137    
                         inter-SLR compensation      -0.268     9.870    
                         clock uncertainty           -0.074     9.796    
    SLICE_X367Y455       FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.027     9.823    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d_reg[1][15]
  -------------------------------------------------------------------
                         required time                          9.823    
                         arrival time                          -5.552    
  -------------------------------------------------------------------
                         slack                                  4.271    

Slack (MET) :             4.294ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        5.136ns  (logic 0.275ns (5.354%)  route 4.861ns (94.646%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.041ns = ( 9.959 - 10.000 ) 
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.268ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):   -0.041ns
    Common Clock Delay      (CCD):   -1.827ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.130ns (routing 0.816ns, distribution 2.314ns)
  Clock Net Delay (Destination): 2.775ns (routing 0.742ns, distribution 2.033ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.663    -3.024 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.765    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y144        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.737 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        3.130     0.393    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/clk_out3
    SLICE_X362Y405       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X362Y405       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.489 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/Q
                         net (fo=2565, routed)        1.804     2.293    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/sys_reset_o
    SLR Crossing[1->0]   
    SLICE_X369Y299       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     2.472 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d[1][31]_i_1/O
                         net (fo=64, routed)          3.057     5.529    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d[1][31]_i_1_n_0
    SLR Crossing[0->1]   
    SLICE_X367Y455       FDRE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715    12.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.152     6.930 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     7.160    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y144        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.184 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        2.775     9.959    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/sys_clk
    SLICE_X367Y455       FDRE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d_reg[1][10]/C
                         clock pessimism              0.178    10.137    
                         inter-SLR compensation      -0.268     9.870    
                         clock uncertainty           -0.074     9.796    
    SLICE_X367Y455       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     9.823    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d_reg[1][10]
  -------------------------------------------------------------------
                         required time                          9.823    
                         arrival time                          -5.529    
  -------------------------------------------------------------------
                         slack                                  4.294    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTYE4_CHANNEL_X0Y25  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTYE4_CHANNEL_X0Y24  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTYE4_CHANNEL_X0Y5   sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X0Y25  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X0Y25  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X0Y24  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X0Y25  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X0Y25  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X0Y24  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_160
  To Clock:  haps_infra_clk_160

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_160
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCE/I            n/a            1.499         6.250       4.751      BUFGCE_X1Y145  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout1_buf/I
Min Period  n/a     MMCME4_ADV/CLKOUT0  n/a            1.250         6.250       5.000      MMCM_X1Y6      sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_200
  To Clock:  haps_infra_clk_200

Setup :            0  Failing Endpoints,  Worst Slack        3.052ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.052ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/sys_idel_dv_en_r_reg/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             haps_infra_clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (haps_infra_clk_200 rise@5.000ns - haps_infra_clk_200 rise@0.000ns)
  Data Path Delay:        1.710ns  (logic 0.099ns (5.789%)  route 1.611ns (94.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns = ( 3.952 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.001ns (routing 1.065ns, distribution 0.936ns)
  Clock Net Delay (Destination): 1.762ns (routing 0.967ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_200 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.663    -3.024 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.267    -2.757    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.729 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, routed)         2.001    -0.728    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/freq_reg[19]_0
    SLICE_X423Y509       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/sys_idel_dv_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X423Y509       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099    -0.629 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/sys_idel_dv_en_r_reg/Q
                         net (fo=33, routed)          1.611     0.982    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/sys_idel_dv_en_r
    SLICE_X422Y502       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_200 rise edge)
                                                      5.000     5.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     5.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715     7.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.152     1.930 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.236     2.166    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.190 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, routed)         1.762     3.952    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/freq_reg[19]_0
    SLICE_X422Y502       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt_reg[6]/C
                         clock pessimism              0.221     4.173    
                         clock uncertainty           -0.067     4.106    
    SLICE_X422Y502       FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.072     4.034    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          4.034    
                         arrival time                          -0.982    
  -------------------------------------------------------------------
                         slack                                  3.052    

Slack (MET) :             3.052ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/sys_idel_dv_en_r_reg/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             haps_infra_clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (haps_infra_clk_200 rise@5.000ns - haps_infra_clk_200 rise@0.000ns)
  Data Path Delay:        1.710ns  (logic 0.099ns (5.789%)  route 1.611ns (94.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns = ( 3.952 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.001ns (routing 1.065ns, distribution 0.936ns)
  Clock Net Delay (Destination): 1.762ns (routing 0.967ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_200 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.663    -3.024 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.267    -2.757    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.729 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, routed)         2.001    -0.728    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/freq_reg[19]_0
    SLICE_X423Y509       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/sys_idel_dv_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X423Y509       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099    -0.629 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/sys_idel_dv_en_r_reg/Q
                         net (fo=33, routed)          1.611     0.982    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/sys_idel_dv_en_r
    SLICE_X422Y502       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_200 rise edge)
                                                      5.000     5.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     5.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715     7.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.152     1.930 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.236     2.166    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.190 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, routed)         1.762     3.952    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/freq_reg[19]_0
    SLICE_X422Y502       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt_reg[6]/C
                         clock pessimism              0.221     4.173    
                         clock uncertainty           -0.067     4.106    
    SLICE_X422Y502       FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.072     4.034    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          4.034    
                         arrival time                          -0.982    
  -------------------------------------------------------------------
                         slack                                  3.052    

Slack (MET) :             3.052ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/sys_idel_dv_en_r_reg/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             haps_infra_clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (haps_infra_clk_200 rise@5.000ns - haps_infra_clk_200 rise@0.000ns)
  Data Path Delay:        1.710ns  (logic 0.099ns (5.789%)  route 1.611ns (94.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns = ( 3.952 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.001ns (routing 1.065ns, distribution 0.936ns)
  Clock Net Delay (Destination): 1.762ns (routing 0.967ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_200 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.663    -3.024 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.267    -2.757    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.729 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, routed)         2.001    -0.728    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/freq_reg[19]_0
    SLICE_X423Y509       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/sys_idel_dv_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X423Y509       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099    -0.629 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/sys_idel_dv_en_r_reg/Q
                         net (fo=33, routed)          1.611     0.982    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/sys_idel_dv_en_r
    SLICE_X422Y502       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_200 rise edge)
                                                      5.000     5.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     5.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715     7.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.152     1.930 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.236     2.166    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.190 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, routed)         1.762     3.952    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/freq_reg[19]_0
    SLICE_X422Y502       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt_reg[7]/C
                         clock pessimism              0.221     4.173    
                         clock uncertainty           -0.067     4.106    
    SLICE_X422Y502       FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.072     4.034    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          4.034    
                         arrival time                          -0.982    
  -------------------------------------------------------------------
                         slack                                  3.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         5.000       3.501      BUFGCE_X1Y152   sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT3  n/a            1.250         5.000       3.750      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X423Y526  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X423Y526  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X423Y526  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X420Y531  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/counter_cascade_0/counter_last_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X423Y526  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X423Y526  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X420Y531  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/counter_cascade_0/counter_last_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_50_2_sync
  To Clock:  haps_infra_clk_50_2_sync

Setup :            0  Failing Endpoints,  Worst Slack       17.088ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.088ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_init_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/CE
                            (rising edge-triggered cell BUFGCE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             haps_infra_clk_50_2_sync
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (haps_infra_clk_50_2_sync rise@20.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.096ns (5.246%)  route 1.734ns (94.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.831ns = ( 17.169 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.834ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.890ns (routing 0.001ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.715ns (routing 1.086ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.663    -3.024 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.272    -2.752    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.724 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0_BUFG_inst/O
    X7Y6 (CLOCK_ROOT)    net (fo=4, routed)           0.890    -1.834    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_init_reset/CLK
    SLICE_X362Y413       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_init_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X362Y413       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    -1.738 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_init_reset/reset_sync_o_reg/Q
                         net (fo=2, routed)           1.734    -0.004    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_init_reset_n_1
    BUFGCE_X1Y161        BUFGCE                                       r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/CE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                     20.000    20.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    20.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    20.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    20.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    20.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
    X7Y6 (CLOCK_ROOT)    net (fo=1, routed)           1.715    22.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.152    16.930 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.239    17.169    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y161        BUFGCE                                       r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/I
                         clock pessimism              0.060    17.229    
                         clock uncertainty           -0.082    17.148    
    BUFGCE_X1Y161        BUFGCE (Setup_BUFCE_BUFGCE_I_CE)
                                                     -0.063    17.085    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf
  -------------------------------------------------------------------
                         required time                         17.085    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                 17.088    

Slack (MET) :             17.088ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_init_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/CE
                            (rising edge-triggered cell BUFGCE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             haps_infra_clk_50_2_sync
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (haps_infra_clk_50_2_sync rise@20.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.096ns (5.246%)  route 1.734ns (94.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.831ns = ( 17.169 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.834ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.890ns (routing 0.001ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.715ns (routing 1.086ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.663    -3.024 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.272    -2.752    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.724 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0_BUFG_inst/O
    X7Y6 (CLOCK_ROOT)    net (fo=4, routed)           0.890    -1.834    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_init_reset/CLK
    SLICE_X362Y413       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_init_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X362Y413       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    -1.738 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_init_reset/reset_sync_o_reg/Q
                         net (fo=2, routed)           1.734    -0.004    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_init_reset_n_1
    BUFGCE_X1Y161        BUFGCE                                       f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/CE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                     20.000    20.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    20.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    20.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    20.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    20.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
    X7Y6 (CLOCK_ROOT)    net (fo=1, routed)           1.715    22.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.152    16.930 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.239    17.169    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y161        BUFGCE                                       r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/I
                         clock pessimism              0.060    17.229    
                         clock uncertainty           -0.082    17.148    
    BUFGCE_X1Y161        BUFGCE (Setup_BUFCE_BUFGCE_I_CE)
                                                     -0.063    17.085    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf
  -------------------------------------------------------------------
                         required time                         17.085    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                 17.088    

Slack (MET) :             17.684ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_curr_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_dataout_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             haps_infra_clk_50_2_sync
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (haps_infra_clk_50_2_sync rise@20.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 0.627ns (30.058%)  route 1.459ns (69.942%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.936ns = ( 19.064 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.121ns (routing 0.942ns, distribution 1.179ns)
  Clock Net Delay (Destination): 1.871ns (routing 0.858ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.663    -3.024 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.272    -2.752    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y161        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.724 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         2.121    -0.603    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/CLK
    SLICE_X377Y552       FDCE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_curr_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X377Y552       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.096    -0.507 f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_curr_cnt_reg[13]/Q
                         net (fo=3, routed)           0.141    -0.366    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_curr_cnt[13]
    SLICE_X377Y552       LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179    -0.187 r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/FSM_sequential_reg_state[1]_i_7/O
                         net (fo=1, routed)           0.218     0.031    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/FSM_sequential_reg_state[1]_i_7_n_0
    SLICE_X378Y551       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     0.070 r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/FSM_sequential_reg_state[1]_i_5/O
                         net (fo=2, routed)           0.049     0.119    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/FSM_sequential_reg_state[1]_i_5_n_0
    SLICE_X378Y551       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100     0.219 r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_dataout[0]_i_2/O
                         net (fo=2, routed)           0.109     0.328    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/sync_gpio_rx/reg_payload_cnt_reg[0]
    SLICE_X378Y551       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     0.442 r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/sync_gpio_rx/reg_payload_cnt[14]_i_1/O
                         net (fo=18, routed)          0.242     0.684    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/sync_gpio_rx/nxt_payload_cnt
    SLICE_X378Y551       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     0.783 r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/sync_gpio_rx/reg_dataout[14]_i_1/O
                         net (fo=15, routed)          0.700     1.483    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/nxt_dataout_0
    SLICE_X379Y547       FDCE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_dataout_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                     20.000    20.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    20.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    20.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    20.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    20.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715    22.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.152    16.930 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.239    17.169    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y161        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.193 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.871    19.064    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/CLK
    SLICE_X379Y547       FDCE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_dataout_reg[14]/C
                         clock pessimism              0.229    19.293    
                         clock uncertainty           -0.082    19.212    
    SLICE_X379Y547       FDCE (Setup_HFF_SLICEM_C_CE)
                                                     -0.044    19.167    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_dataout_reg[14]
  -------------------------------------------------------------------
                         required time                         19.167    
                         arrival time                          -1.483    
  -------------------------------------------------------------------
                         slack                                 17.684    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_50_2_sync
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         20.000      16.000     GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         20.000      16.000     GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         20.000      16.000     GTYE4_CHANNEL_X0Y34  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_umr3
  To Clock:  haps_infra_clk_umr3

Setup :            0  Failing Endpoints,  Worst Slack        3.394ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             haps_infra_clk_umr3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (haps_infra_clk_umr3 rise@8.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        3.890ns  (logic 0.675ns (17.352%)  route 3.215ns (82.648%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.055ns = ( 6.945 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.693ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.041ns (routing 0.730ns, distribution 1.311ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.662ns, distribution 1.096ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.663    -3.024 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.262    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y165        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=15757, routed)       2.041    -0.693    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X7Y88         RAMB36E2                                     r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y88         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTBDOUT[12])
                                                      0.239    -0.454 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOUTBDOUT[12]
                         net (fo=5, routed)           0.528     0.074    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_sib_splitter_arbiter/dout[257]
    SLICE_X408Y450       LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.113     0.187 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_sib_splitter_arbiter/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core_i_262/O
                         net (fo=3, routed)           0.219     0.406    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_merger/sib256_dlm_slv\\.u_sib_tsop
    SLICE_X407Y453       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.039     0.445 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_merger/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core_i_523/O
                         net (fo=1, routed)           0.109     0.554    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_filter/sib_filter/tx_u_sib_tsop
    SLICE_X408Y453       LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     0.595 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_filter/sib_filter/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core_i_519/O
                         net (fo=2, routed)           0.157     0.752    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_filter/sib_filter/sib_tvalid_rx_filter
    SLICE_X409Y453       LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     0.816 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_filter/sib_filter/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core_i_259/O
                         net (fo=2, routed)           0.587     1.403    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X422Y448       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     1.582 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=79, routed)          1.615     3.197    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/E[0]
    RAMB36_X7Y80         RAMB36E2                                     r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      8.000     8.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     8.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     8.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     8.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     8.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     8.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715    10.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.152     4.930 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.233     5.163    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y165        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.187 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=15757, routed)       1.758     6.945    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X7Y80         RAMB36E2                                     r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.151     7.096    
                         clock uncertainty           -0.071     7.025    
    RAMB36_X7Y80         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.434     6.591    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.591    
                         arrival time                          -3.197    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             haps_infra_clk_umr3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (haps_infra_clk_umr3 rise@8.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        3.890ns  (logic 0.675ns (17.352%)  route 3.215ns (82.648%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.055ns = ( 6.945 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.693ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.041ns (routing 0.730ns, distribution 1.311ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.662ns, distribution 1.096ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.663    -3.024 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.262    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y165        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=15757, routed)       2.041    -0.693    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X7Y88         RAMB36E2                                     r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y88         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTBDOUT[12])
                                                      0.239    -0.454 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOUTBDOUT[12]
                         net (fo=5, routed)           0.528     0.074    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_sib_splitter_arbiter/dout[257]
    SLICE_X408Y450       LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.113     0.187 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_sib_splitter_arbiter/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core_i_262/O
                         net (fo=3, routed)           0.219     0.406    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_merger/sib256_dlm_slv\\.u_sib_tsop
    SLICE_X407Y453       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.039     0.445 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_merger/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core_i_523/O
                         net (fo=1, routed)           0.109     0.554    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_filter/sib_filter/tx_u_sib_tsop
    SLICE_X408Y453       LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     0.595 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_filter/sib_filter/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core_i_519/O
                         net (fo=2, routed)           0.157     0.752    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_filter/sib_filter/sib_tvalid_rx_filter
    SLICE_X409Y453       LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     0.816 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_filter/sib_filter/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core_i_259/O
                         net (fo=2, routed)           0.587     1.403    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X422Y448       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     1.582 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=79, routed)          1.615     3.197    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/E[0]
    RAMB36_X7Y80         RAMB36E2                                     f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      8.000     8.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     8.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     8.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     8.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     8.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     8.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715    10.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.152     4.930 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.233     5.163    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y165        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.187 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=15757, routed)       1.758     6.945    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X7Y80         RAMB36E2                                     r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.151     7.096    
                         clock uncertainty           -0.071     7.025    
    RAMB36_X7Y80         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.434     6.591    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.591    
                         arrival time                          -3.197    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.401ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             haps_infra_clk_umr3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (haps_infra_clk_umr3 rise@8.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.675ns (17.383%)  route 3.208ns (82.617%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.055ns = ( 6.945 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.693ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.041ns (routing 0.730ns, distribution 1.311ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.662ns, distribution 1.096ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.663    -3.024 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.262    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y165        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=15757, routed)       2.041    -0.693    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X7Y88         RAMB36E2                                     r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y88         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTBDOUT[12])
                                                      0.239    -0.454 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOUTBDOUT[12]
                         net (fo=5, routed)           0.528     0.074    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_sib_splitter_arbiter/dout[257]
    SLICE_X408Y450       LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.113     0.187 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_sib_splitter_arbiter/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core_i_262/O
                         net (fo=3, routed)           0.219     0.406    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_merger/sib256_dlm_slv\\.u_sib_tsop
    SLICE_X407Y453       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.039     0.445 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_merger/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core_i_523/O
                         net (fo=1, routed)           0.109     0.554    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_filter/sib_filter/tx_u_sib_tsop
    SLICE_X408Y453       LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     0.595 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_filter/sib_filter/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core_i_519/O
                         net (fo=2, routed)           0.157     0.752    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_filter/sib_filter/sib_tvalid_rx_filter
    SLICE_X409Y453       LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     0.816 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_filter/sib_filter/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core_i_259/O
                         net (fo=2, routed)           0.587     1.403    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X422Y448       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     1.582 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=79, routed)          1.608     3.190    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/E[0]
    RAMB36_X7Y80         RAMB36E2                                     r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      8.000     8.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     8.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     8.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     8.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     8.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     8.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715    10.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.152     4.930 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.233     5.163    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y165        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.187 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=15757, routed)       1.758     6.945    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X7Y80         RAMB36E2                                     r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.151     7.096    
                         clock uncertainty           -0.071     7.025    
    RAMB36_X7Y80         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.434     6.591    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.591    
                         arrival time                          -3.190    
  -------------------------------------------------------------------
                         slack                                  3.401    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_umr3
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         8.000       6.261      RAMB18_X6Y188   haps_system_memory/memory_core.memory_inst_memory_inst_0_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         8.000       6.261      RAMB18_X6Y188   haps_system_memory/memory_core.memory_inst_memory_inst_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         8.000       6.261      RAMB36_X7Y90    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/xpm_fifo_sync_umr3_sib_inter_b/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         4.000       3.427      SLICE_X361Y487  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_regb/I_umr3_dp_sw_ar_mem/mem_reg_0_7_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         4.000       3.427      SLICE_X361Y487  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_regb/I_umr3_dp_sw_ar_mem/mem_reg_0_7_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         4.000       3.427      SLICE_X361Y487  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_regb/I_umr3_dp_sw_ar_mem/mem_reg_0_7_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         4.000       3.427      SLICE_X361Y487  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_regb/I_umr3_dp_sw_ar_mem/mem_reg_0_7_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         4.000       3.427      SLICE_X361Y487  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_regb/I_umr3_dp_sw_ar_mem/mem_reg_0_7_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         4.000       3.427      SLICE_X361Y487  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_regb/I_umr3_dp_sw_ar_mem/mem_reg_0_7_0_13/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  clk1

Setup :            0  Failing Endpoints,  Worst Slack       25.966ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.966ns  (required time - arrival time)
  Source:                 data1_7_0[3]
                            (input port)
  Destination:            dut_inst/alu1/alu_out[7]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.200ns  (MaxDelay Path 33.200ns)
  Data Path Delay:        7.261ns  (logic 1.854ns (25.536%)  route 5.407ns (74.464%))
  Logic Levels:           8  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=1 LUT5=1 SRLC32E=1)
  Timing Exception:       MaxDelay Path -high_priority 33.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BE13                                              0.000     0.000 r  data1_7_0[3] (IN)
                         net (fo=0)                   0.000     0.000    data1_7_0_ibuf[3]/I
    BE13                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.070     1.070 r  data1_7_0_ibuf[3]/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.070    data1_7_0_ibuf[3]/OUT
    BE13                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.070 r  data1_7_0_ibuf[3]/IBUFCTRL_INST/O
                         net (fo=4, routed)           3.681     4.751    dut_inst/alu1/data1[3]
    SLR Crossing[0->1]   
    SLICE_X385Y547       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.062     4.813 r  dut_inst/alu1/un1_accum_4_axb_3/O
                         net (fo=1, routed)           0.026     4.839    dut_inst/alu1/un1_accum_4_axb_3
    SLICE_X385Y547       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.231     5.070 r  dut_inst/alu1/un1_accum_4_cry_3/O[5]
                         net (fo=1, routed)           0.177     5.247    dut_inst/alu1/un1_accum_4_cry_3_O[5]
    SLICE_X385Y546       LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.177     5.424 r  dut_inst/alu1/un1_accum_6_2_cry_3_RNO_9/O
                         net (fo=1, routed)           0.024     5.448    dut_inst/alu1/un1_accum_6_2_axb_5
    SLICE_X385Y546       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[7])
                                                      0.174     5.622 r  dut_inst/alu1/un1_accum_6_2_cry_3/O[7]
                         net (fo=1, routed)           0.260     5.882    dut_inst/alu1/un1_accum_6_2_cry_3_O[7]
    SLICE_X385Y543       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     5.982 r  dut_inst/alu1/alu_out_RNO_0[7]/O
                         net (fo=1, routed)           0.412     6.394    dut_inst/alu1/alu_out_RNO_0[7]
    SLICE_X385Y538       SRLC32E (Prop_A6LUT_SLICEM_A[4]_Q)
                                                      0.040     6.434 r  dut_inst/alu1/alu_out_RNO_242838_cfg0/Q
                         net (fo=1, routed)           0.827     7.261    dut_inst/alu1/alu_out_7
    SLICE_X385Y475       FDRE                                         r  dut_inst/alu1/alu_out[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.200    33.200    
    SLICE_X385Y475       FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.027    33.227    dut_inst/alu1/alu_out[7]
  -------------------------------------------------------------------
                         required time                         33.227    
                         arrival time                          -7.261    
  -------------------------------------------------------------------
                         slack                                 25.966    

Slack (MET) :             25.966ns  (required time - arrival time)
  Source:                 data1_7_0[3]
                            (input port)
  Destination:            dut_inst/alu1/alu_out[7]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.200ns  (MaxDelay Path 33.200ns)
  Data Path Delay:        7.261ns  (logic 1.854ns (25.536%)  route 5.407ns (74.464%))
  Logic Levels:           8  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=1 LUT5=1 SRLC32E=1)
  Timing Exception:       MaxDelay Path -high_priority 33.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BE13                                              0.000     0.000 r  data1_7_0[3] (IN)
                         net (fo=0)                   0.000     0.000    data1_7_0_ibuf[3]/I
    BE13                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.070     1.070 r  data1_7_0_ibuf[3]/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.070    data1_7_0_ibuf[3]/OUT
    BE13                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.070 r  data1_7_0_ibuf[3]/IBUFCTRL_INST/O
                         net (fo=4, routed)           3.681     4.751    dut_inst/alu1/data1[3]
    SLR Crossing[0->1]   
    SLICE_X385Y547       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.062     4.813 r  dut_inst/alu1/un1_accum_4_axb_3/O
                         net (fo=1, routed)           0.026     4.839    dut_inst/alu1/un1_accum_4_axb_3
    SLICE_X385Y547       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.231     5.070 r  dut_inst/alu1/un1_accum_4_cry_3/O[5]
                         net (fo=1, routed)           0.177     5.247    dut_inst/alu1/un1_accum_4_cry_3_O[5]
    SLICE_X385Y546       LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.177     5.424 r  dut_inst/alu1/un1_accum_6_2_cry_3_RNO_9/O
                         net (fo=1, routed)           0.024     5.448    dut_inst/alu1/un1_accum_6_2_axb_5
    SLICE_X385Y546       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[7])
                                                      0.174     5.622 f  dut_inst/alu1/un1_accum_6_2_cry_3/O[7]
                         net (fo=1, routed)           0.260     5.882    dut_inst/alu1/un1_accum_6_2_cry_3_O[7]
    SLICE_X385Y543       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     5.982 f  dut_inst/alu1/alu_out_RNO_0[7]/O
                         net (fo=1, routed)           0.412     6.394    dut_inst/alu1/alu_out_RNO_0[7]
    SLICE_X385Y538       SRLC32E (Prop_A6LUT_SLICEM_A[4]_Q)
                                                      0.040     6.434 r  dut_inst/alu1/alu_out_RNO_242838_cfg0/Q
                         net (fo=1, routed)           0.827     7.261    dut_inst/alu1/alu_out_7
    SLICE_X385Y475       FDRE                                         r  dut_inst/alu1/alu_out[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.200    33.200    
    SLICE_X385Y475       FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.027    33.227    dut_inst/alu1/alu_out[7]
  -------------------------------------------------------------------
                         required time                         33.227    
                         arrival time                          -7.261    
  -------------------------------------------------------------------
                         slack                                 25.966    

Slack (MET) :             25.966ns  (required time - arrival time)
  Source:                 data1_7_0[3]
                            (input port)
  Destination:            dut_inst/alu1/alu_out[7]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.200ns  (MaxDelay Path 33.200ns)
  Data Path Delay:        7.261ns  (logic 1.854ns (25.536%)  route 5.407ns (74.464%))
  Logic Levels:           8  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=1 LUT5=1 SRLC32E=1)
  Timing Exception:       MaxDelay Path -high_priority 33.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BE13                                              0.000     0.000 r  data1_7_0[3] (IN)
                         net (fo=0)                   0.000     0.000    data1_7_0_ibuf[3]/I
    BE13                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.070     1.070 r  data1_7_0_ibuf[3]/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.070    data1_7_0_ibuf[3]/OUT
    BE13                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.070 r  data1_7_0_ibuf[3]/IBUFCTRL_INST/O
                         net (fo=4, routed)           3.681     4.751    dut_inst/alu1/data1[3]
    SLR Crossing[0->1]   
    SLICE_X385Y547       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.062     4.813 r  dut_inst/alu1/un1_accum_4_axb_3/O
                         net (fo=1, routed)           0.026     4.839    dut_inst/alu1/un1_accum_4_axb_3
    SLICE_X385Y547       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.231     5.070 r  dut_inst/alu1/un1_accum_4_cry_3/O[5]
                         net (fo=1, routed)           0.177     5.247    dut_inst/alu1/un1_accum_4_cry_3_O[5]
    SLICE_X385Y546       LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.177     5.424 r  dut_inst/alu1/un1_accum_6_2_cry_3_RNO_9/O
                         net (fo=1, routed)           0.024     5.448    dut_inst/alu1/un1_accum_6_2_axb_5
    SLICE_X385Y546       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[7])
                                                      0.174     5.622 r  dut_inst/alu1/un1_accum_6_2_cry_3/O[7]
                         net (fo=1, routed)           0.260     5.882    dut_inst/alu1/un1_accum_6_2_cry_3_O[7]
    SLICE_X385Y543       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     5.982 r  dut_inst/alu1/alu_out_RNO_0[7]/O
                         net (fo=1, routed)           0.412     6.394    dut_inst/alu1/alu_out_RNO_0[7]
    SLICE_X385Y538       SRLC32E (Prop_A6LUT_SLICEM_A[4]_Q)
                                                      0.040     6.434 r  dut_inst/alu1/alu_out_RNO_242838_cfg0/Q
                         net (fo=1, routed)           0.827     7.261    dut_inst/alu1/alu_out_7
    SLICE_X385Y475       FDRE                                         r  dut_inst/alu1/alu_out[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.200    33.200    
    SLICE_X385Y475       FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.027    33.227    dut_inst/alu1/alu_out[7]
  -------------------------------------------------------------------
                         required time                         33.227    
                         arrival time                          -7.261    
  -------------------------------------------------------------------
                         slack                                 25.966    





---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_100
  To Clock:  ref_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        5.195ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AFPGA_GLNK_OUT
                            (output port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ref_clk_p
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ref_clk_p rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 1.524ns (84.953%)  route 0.270ns (15.047%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.430ns
  Clock Path Skew:        -0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    0.408ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.145ns (routing 0.816ns, distribution 2.329ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.663    -3.024 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.765    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y144        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.737 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        3.145     0.408    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y337
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y337
                         FDPE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.442     0.850 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/Q
                         net (fo=1, routed)           0.270     1.120    AFPGA_GLNK_OUT_c
    BY35                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      1.082     2.203 r  AFPGA_GLNK_OUT_obuf/O
                         net (fo=0)                   0.000     2.203    AFPGA_GLNK_OUT
    BY35                                                              r  AFPGA_GLNK_OUT (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.172     9.828    
                         output delay                -2.430     7.398    
  -------------------------------------------------------------------
                         required time                          7.398    
                         arrival time                          -2.203    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AFPGA_GLNK_OUT
                            (output port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ref_clk_p
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ref_clk_p rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 1.524ns (84.953%)  route 0.270ns (15.047%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.430ns
  Clock Path Skew:        -0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    0.408ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.145ns (routing 0.816ns, distribution 2.329ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.663    -3.024 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.765    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y144        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.737 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        3.145     0.408    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y337
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y337
                         FDPE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.442     0.850 f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/Q
                         net (fo=1, routed)           0.270     1.120    AFPGA_GLNK_OUT_c
    BY35                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      1.082     2.203 f  AFPGA_GLNK_OUT_obuf/O
                         net (fo=0)                   0.000     2.203    AFPGA_GLNK_OUT
    BY35                                                              f  AFPGA_GLNK_OUT (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.172     9.828    
                         output delay                -2.430     7.398    
  -------------------------------------------------------------------
                         required time                          7.398    
                         arrival time                          -2.203    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             7.372ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AFPGA_GLNK_OUT
                            (output port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ref_clk_p
  Path Type:              Max at Fast Process Corner
  Requirement:            10.000ns  (ref_clk_p rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.953ns (84.867%)  route 0.170ns (15.133%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.430ns
  Clock Path Skew:        1.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.098ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.831ns (routing 0.467ns, distribution 1.364ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.123     1.561    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.676    -3.115 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -2.948    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y144        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.929 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        1.831    -1.098    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y337
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y337
                         FDPE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.245    -0.853 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/Q
                         net (fo=1, routed)           0.170    -0.683    AFPGA_GLNK_OUT_c
    BY35                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.708     0.026 r  AFPGA_GLNK_OUT_obuf/O
                         net (fo=0)                   0.000     0.026    AFPGA_GLNK_OUT
    BY35                                                              r  AFPGA_GLNK_OUT (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.172     9.828    
                         output delay                -2.430     7.398    
  -------------------------------------------------------------------
                         required time                          7.398    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  7.372    





---------------------------------------------------------------------------------------------------
From Clock:  ref_clk_p
  To Clock:  haps_infra_clk_100

Setup :            0  Failing Endpoints,  Worst Slack        4.615ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.615ns  (required time - arrival time)
  Source:                 AFPGA_LOCK_CDO_GLNK_I[0]
                            (input port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.481ns (70.101%)  route 0.205ns (29.899%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            3.150ns
  Clock Path Skew:        -1.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 8.663 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.553ns (routing 0.419ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.150     3.150    
    BW38                                              0.000     3.150 r  AFPGA_LOCK_CDO_GLNK_I[0] (IN)
                         net (fo=0)                   0.000     3.150    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/I
    BW38                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.481     3.631 r  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.631    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/OUT
    BW38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     3.631 r  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.205     3.836    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/afpga_lock_cdo_glnk_i
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142    10.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052    10.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073    10.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.000    11.267    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.321     6.946 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     7.093    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y144        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     7.110 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        1.553     8.663    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/C
                         clock pessimism              0.000     8.663    
                         clock uncertainty           -0.172     8.491    
    BITSLICE_RX_TX_X1Y363
                         FDPE (Setup_IN_FF_BITSLICE_COMPONENT_RX_TX_C_D)
                                                     -0.041     8.450    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg
  -------------------------------------------------------------------
                         required time                          8.450    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                  4.615    

Slack (MET) :             4.615ns  (required time - arrival time)
  Source:                 AFPGA_LOCK_CDO_GLNK_I[0]
                            (input port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.481ns (70.101%)  route 0.205ns (29.899%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            3.150ns
  Clock Path Skew:        -1.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 8.663 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.553ns (routing 0.419ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.150     3.150    
    BW38                                              0.000     3.150 f  AFPGA_LOCK_CDO_GLNK_I[0] (IN)
                         net (fo=0)                   0.000     3.150    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/I
    BW38                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.481     3.631 f  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.631    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/OUT
    BW38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     3.631 f  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.205     3.836    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/afpga_lock_cdo_glnk_i
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142    10.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052    10.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073    10.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.000    11.267    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.321     6.946 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     7.093    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y144        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     7.110 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        1.553     8.663    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/C
                         clock pessimism              0.000     8.663    
                         clock uncertainty           -0.172     8.491    
    BITSLICE_RX_TX_X1Y363
                         FDPE (Setup_IN_FF_BITSLICE_COMPONENT_RX_TX_C_D)
                                                     -0.041     8.450    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg
  -------------------------------------------------------------------
                         required time                          8.450    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                  4.615    

Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 AFPGA_LOCK_CDO_GLNK_I[0]
                            (input port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.688ns (67.440%)  route 0.332ns (32.560%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            3.150ns
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.094ns = ( 9.906 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 2.722ns (routing 0.742ns, distribution 1.980ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.150     3.150    
    BW38                                              0.000     3.150 r  AFPGA_LOCK_CDO_GLNK_I[0] (IN)
                         net (fo=0)                   0.000     3.150    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/I
    BW38                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.688     3.838 r  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.838    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/OUT
    BW38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     3.838 r  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.332     4.170    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/afpga_lock_cdo_glnk_i
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715    12.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.152     6.930 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     7.160    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y144        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.184 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        2.722     9.906    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/C
                         clock pessimism              0.000     9.906    
                         clock uncertainty           -0.172     9.734    
    BITSLICE_RX_TX_X1Y363
                         FDPE (Setup_IN_FF_BITSLICE_COMPONENT_RX_TX_C_D)
                                                     -0.113     9.621    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg
  -------------------------------------------------------------------
                         required time                          9.621    
                         arrival time                          -4.170    
  -------------------------------------------------------------------
                         slack                                  5.452    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  haps_infra_clk_10
  To Clock:  haps_infra_clk_10

Setup :            0  Failing Endpoints,  Worst Slack       98.689ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.689ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (haps_infra_clk_10 rise@100.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.098ns (8.877%)  route 1.006ns (91.123%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.034ns = ( 98.966 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.998ns (routing 0.990ns, distribution 1.008ns)
  Clock Net Delay (Destination): 1.771ns (routing 0.902ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.663    -3.024 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.273    -2.751    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y160        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.723 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y7 (CLOCK_ROOT)    net (fo=1885, routed)        1.998    -0.725    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X414Y488       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X414Y488       FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098    -0.627 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          1.006     0.379    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X414Y486       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                    100.000   100.000 r  
    GTYE4_COMMON_X0Y8                                 0.000   100.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163   100.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082   100.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122   100.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715   102.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.152    96.930 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.241    97.171    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y160        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    97.195 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y7 (CLOCK_ROOT)    net (fo=1885, routed)        1.771    98.966    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X414Y486       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.280    99.246    
                         clock uncertainty           -0.106    99.140    
    SLICE_X414Y486       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072    99.068    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         99.068    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                 98.689    

Slack (MET) :             98.689ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (haps_infra_clk_10 rise@100.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.098ns (8.877%)  route 1.006ns (91.123%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.034ns = ( 98.966 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.998ns (routing 0.990ns, distribution 1.008ns)
  Clock Net Delay (Destination): 1.771ns (routing 0.902ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.663    -3.024 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.273    -2.751    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y160        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.723 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y7 (CLOCK_ROOT)    net (fo=1885, routed)        1.998    -0.725    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X414Y488       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X414Y488       FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098    -0.627 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          1.006     0.379    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X414Y486       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                    100.000   100.000 r  
    GTYE4_COMMON_X0Y8                                 0.000   100.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163   100.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082   100.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122   100.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715   102.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.152    96.930 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.241    97.171    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y160        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    97.195 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y7 (CLOCK_ROOT)    net (fo=1885, routed)        1.771    98.966    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X414Y486       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.280    99.246    
                         clock uncertainty           -0.106    99.140    
    SLICE_X414Y486       FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.072    99.068    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         99.068    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                 98.689    

Slack (MET) :             98.691ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (haps_infra_clk_10 rise@100.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.098ns (8.893%)  route 1.004ns (91.107%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.034ns = ( 98.966 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.998ns (routing 0.990ns, distribution 1.008ns)
  Clock Net Delay (Destination): 1.771ns (routing 0.902ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.663    -3.024 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.273    -2.751    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y160        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.723 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y7 (CLOCK_ROOT)    net (fo=1885, routed)        1.998    -0.725    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X414Y488       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X414Y488       FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098    -0.627 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          1.004     0.377    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X414Y486       FDPE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                    100.000   100.000 r  
    GTYE4_COMMON_X0Y8                                 0.000   100.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163   100.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082   100.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122   100.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715   102.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.152    96.930 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.241    97.171    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y160        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    97.195 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y7 (CLOCK_ROOT)    net (fo=1885, routed)        1.771    98.966    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X414Y486       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.280    99.246    
                         clock uncertainty           -0.106    99.140    
    SLICE_X414Y486       FDPE (Recov_HFF2_SLICEM_C_PRE)
                                                     -0.072    99.068    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         99.068    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                 98.691    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  haps_infra_clk_100
  To Clock:  haps_infra_clk_100

Setup :            0  Failing Endpoints,  Worst Slack        6.472ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.472ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/rx_data_o_reg[153]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 0.096ns (3.056%)  route 3.045ns (96.944%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.026ns = ( 9.974 - 10.000 ) 
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.130ns (routing 0.816ns, distribution 2.314ns)
  Clock Net Delay (Destination): 2.790ns (routing 0.742ns, distribution 2.048ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.663    -3.024 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.765    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y144        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.737 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        3.130     0.393    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/clk_out3
    SLICE_X362Y405       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X362Y405       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.489 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/Q
                         net (fo=2565, routed)        3.045     3.534    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_reset_o
    SLICE_X369Y463       FDCE                                         f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/rx_data_o_reg[153]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715    12.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.152     6.930 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     7.160    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y144        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.184 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        2.790     9.974    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    SLICE_X369Y463       FDCE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/rx_data_o_reg[153]/C
                         clock pessimism              0.178    10.152    
                         clock uncertainty           -0.074    10.079    
    SLICE_X369Y463       FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.072    10.007    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/rx_data_o_reg[153]
  -------------------------------------------------------------------
                         required time                         10.007    
                         arrival time                          -3.534    
  -------------------------------------------------------------------
                         slack                                  6.472    

Slack (MET) :             6.472ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/rx_data_o_reg[156]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 0.096ns (3.056%)  route 3.045ns (96.944%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.026ns = ( 9.974 - 10.000 ) 
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.130ns (routing 0.816ns, distribution 2.314ns)
  Clock Net Delay (Destination): 2.790ns (routing 0.742ns, distribution 2.048ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.663    -3.024 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.765    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y144        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.737 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        3.130     0.393    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/clk_out3
    SLICE_X362Y405       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X362Y405       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.489 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/Q
                         net (fo=2565, routed)        3.045     3.534    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_reset_o
    SLICE_X369Y463       FDCE                                         f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/rx_data_o_reg[156]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715    12.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.152     6.930 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     7.160    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y144        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.184 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        2.790     9.974    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    SLICE_X369Y463       FDCE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/rx_data_o_reg[156]/C
                         clock pessimism              0.178    10.152    
                         clock uncertainty           -0.074    10.079    
    SLICE_X369Y463       FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.072    10.007    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/rx_data_o_reg[156]
  -------------------------------------------------------------------
                         required time                         10.007    
                         arrival time                          -3.534    
  -------------------------------------------------------------------
                         slack                                  6.472    

Slack (MET) :             6.472ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/rx_data_o_reg[157]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 0.096ns (3.056%)  route 3.045ns (96.944%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.026ns = ( 9.974 - 10.000 ) 
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.130ns (routing 0.816ns, distribution 2.314ns)
  Clock Net Delay (Destination): 2.790ns (routing 0.742ns, distribution 2.048ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.663    -3.024 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.765    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y144        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.737 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        3.130     0.393    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/clk_out3
    SLICE_X362Y405       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X362Y405       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.489 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/Q
                         net (fo=2565, routed)        3.045     3.534    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_reset_o
    SLICE_X369Y463       FDCE                                         f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/rx_data_o_reg[157]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715    12.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.152     6.930 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     7.160    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y144        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.184 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        2.790     9.974    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    SLICE_X369Y463       FDCE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/rx_data_o_reg[157]/C
                         clock pessimism              0.178    10.152    
                         clock uncertainty           -0.074    10.079    
    SLICE_X369Y463       FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.072    10.007    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/rx_data_o_reg[157]
  -------------------------------------------------------------------
                         required time                         10.007    
                         arrival time                          -3.534    
  -------------------------------------------------------------------
                         slack                                  6.472    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  haps_infra_clk_50_2_sync
  To Clock:  haps_infra_clk_50_2_sync

Setup :            0  Failing Endpoints,  Worst Slack       17.629ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.629ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_dataout_reg[2]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (haps_infra_clk_50_2_sync rise@20.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        1.882ns  (logic 0.096ns (5.101%)  route 1.786ns (94.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.952ns = ( 19.048 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.135ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):   -0.952ns
    Common Clock Delay      (CCD):   -1.855ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.148ns (routing 0.942ns, distribution 1.206ns)
  Clock Net Delay (Destination): 1.855ns (routing 0.858ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.663    -3.024 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.272    -2.752    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y161        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.724 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         2.148    -0.576    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/CLK
    SLR Crossing[1->2]   
    SLICE_X386Y611       FDPE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X386Y611       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    -0.480 f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/Q
                         net (fo=116, routed)         1.786     1.306    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/AR[0]
    SLR Crossing[2->1]   
    SLICE_X378Y548       FDCE                                         f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_dataout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                     20.000    20.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    20.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    20.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    20.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    20.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715    22.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.152    16.930 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.239    17.169    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y161        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.193 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.855    19.048    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/CLK
    SLICE_X378Y548       FDCE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_dataout_reg[2]/C
                         clock pessimism              0.176    19.224    
                         inter-SLR compensation      -0.135    19.089    
                         clock uncertainty           -0.082    19.007    
    SLICE_X378Y548       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.072    18.935    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_dataout_reg[2]
  -------------------------------------------------------------------
                         required time                         18.935    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                 17.629    

Slack (MET) :             17.629ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_dataout_reg[3]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (haps_infra_clk_50_2_sync rise@20.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        1.882ns  (logic 0.096ns (5.101%)  route 1.786ns (94.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.952ns = ( 19.048 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.135ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):   -0.952ns
    Common Clock Delay      (CCD):   -1.855ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.148ns (routing 0.942ns, distribution 1.206ns)
  Clock Net Delay (Destination): 1.855ns (routing 0.858ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.663    -3.024 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.272    -2.752    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y161        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.724 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         2.148    -0.576    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/CLK
    SLR Crossing[1->2]   
    SLICE_X386Y611       FDPE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X386Y611       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    -0.480 f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/Q
                         net (fo=116, routed)         1.786     1.306    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/AR[0]
    SLR Crossing[2->1]   
    SLICE_X378Y548       FDCE                                         f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_dataout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                     20.000    20.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    20.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    20.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    20.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    20.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715    22.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.152    16.930 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.239    17.169    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y161        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.193 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.855    19.048    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/CLK
    SLICE_X378Y548       FDCE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_dataout_reg[3]/C
                         clock pessimism              0.176    19.224    
                         inter-SLR compensation      -0.135    19.089    
                         clock uncertainty           -0.082    19.007    
    SLICE_X378Y548       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.072    18.935    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_dataout_reg[3]
  -------------------------------------------------------------------
                         required time                         18.935    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                 17.629    

Slack (MET) :             17.629ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_dataout_reg[4]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (haps_infra_clk_50_2_sync rise@20.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        1.882ns  (logic 0.096ns (5.101%)  route 1.786ns (94.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.952ns = ( 19.048 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.135ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):   -0.952ns
    Common Clock Delay      (CCD):   -1.855ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.148ns (routing 0.942ns, distribution 1.206ns)
  Clock Net Delay (Destination): 1.855ns (routing 0.858ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.663    -3.024 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.272    -2.752    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y161        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.724 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         2.148    -0.576    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/CLK
    SLR Crossing[1->2]   
    SLICE_X386Y611       FDPE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X386Y611       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    -0.480 f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/Q
                         net (fo=116, routed)         1.786     1.306    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/AR[0]
    SLR Crossing[2->1]   
    SLICE_X378Y548       FDCE                                         f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_dataout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                     20.000    20.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    20.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    20.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    20.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    20.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715    22.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.152    16.930 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.239    17.169    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y161        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.193 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.855    19.048    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/CLK
    SLICE_X378Y548       FDCE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_dataout_reg[4]/C
                         clock pessimism              0.176    19.224    
                         inter-SLR compensation      -0.135    19.089    
                         clock uncertainty           -0.082    19.007    
    SLICE_X378Y548       FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.072    18.935    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_dataout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.935    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                 17.629    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  haps_infra_clk_umr3
  To Clock:  haps_infra_clk_umr3

Setup :            0  Failing Endpoints,  Worst Slack        5.107ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.107ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_bdm/I_umr3_bdmn/I_umr3_elastic_buffer_us/buffer_out_reg[72]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (haps_infra_clk_umr3 rise@8.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 0.124ns (4.670%)  route 2.531ns (95.330%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.068ns = ( 6.932 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.908ns (routing 0.730ns, distribution 1.178ns)
  Clock Net Delay (Destination): 1.745ns (routing 0.662ns, distribution 1.083ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.663    -3.024 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.262    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y165        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=15757, routed)       1.908    -0.826    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/haps_infra_clk2
    SLICE_X349Y393       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y393       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    -0.730 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/Q
                         net (fo=1, routed)           0.953     0.223    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/umr3_sib_reset_o_bufg_place
    BUFGCE_X1Y187        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.251 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg_bufg_place/O
                         net (fo=11193, routed)       1.578     1.829    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_bdm/I_umr3_bdmn/I_umr3_elastic_buffer_us/umr3_sib_reset_o
    SLICE_X398Y480       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_bdm/I_umr3_bdmn/I_umr3_elastic_buffer_us/buffer_out_reg[72]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      8.000     8.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     8.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     8.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     8.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     8.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     8.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715    10.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.152     4.930 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.233     5.163    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y165        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.187 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=15757, routed)       1.745     6.932    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_bdm/I_umr3_bdmn/I_umr3_elastic_buffer_us/haps_infra_clk2
    SLICE_X398Y480       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_bdm/I_umr3_bdmn/I_umr3_elastic_buffer_us/buffer_out_reg[72]/C
                         clock pessimism              0.147     7.079    
                         clock uncertainty           -0.071     7.008    
    SLICE_X398Y480       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072     6.936    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_bdm/I_umr3_bdmn/I_umr3_elastic_buffer_us/buffer_out_reg[72]
  -------------------------------------------------------------------
                         required time                          6.936    
                         arrival time                          -1.829    
  -------------------------------------------------------------------
                         slack                                  5.107    

Slack (MET) :             5.107ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_bdm/I_umr3_bdmn/I_umr3_elastic_buffer_us/buffer_out_reg[76]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (haps_infra_clk_umr3 rise@8.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 0.124ns (4.670%)  route 2.531ns (95.330%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.068ns = ( 6.932 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.908ns (routing 0.730ns, distribution 1.178ns)
  Clock Net Delay (Destination): 1.745ns (routing 0.662ns, distribution 1.083ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.663    -3.024 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.262    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y165        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=15757, routed)       1.908    -0.826    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/haps_infra_clk2
    SLICE_X349Y393       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y393       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    -0.730 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/Q
                         net (fo=1, routed)           0.953     0.223    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/umr3_sib_reset_o_bufg_place
    BUFGCE_X1Y187        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.251 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg_bufg_place/O
                         net (fo=11193, routed)       1.578     1.829    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_bdm/I_umr3_bdmn/I_umr3_elastic_buffer_us/umr3_sib_reset_o
    SLICE_X398Y480       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_bdm/I_umr3_bdmn/I_umr3_elastic_buffer_us/buffer_out_reg[76]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      8.000     8.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     8.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     8.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     8.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     8.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     8.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715    10.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.152     4.930 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.233     5.163    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y165        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.187 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=15757, routed)       1.745     6.932    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_bdm/I_umr3_bdmn/I_umr3_elastic_buffer_us/haps_infra_clk2
    SLICE_X398Y480       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_bdm/I_umr3_bdmn/I_umr3_elastic_buffer_us/buffer_out_reg[76]/C
                         clock pessimism              0.147     7.079    
                         clock uncertainty           -0.071     7.008    
    SLICE_X398Y480       FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.072     6.936    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_bdm/I_umr3_bdmn/I_umr3_elastic_buffer_us/buffer_out_reg[76]
  -------------------------------------------------------------------
                         required time                          6.936    
                         arrival time                          -1.829    
  -------------------------------------------------------------------
                         slack                                  5.107    

Slack (MET) :             5.107ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/FSM_onehot_gen_state_reg[0]_rep/PRE
                            (recovery check against rising-edge clock haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (haps_infra_clk_umr3 rise@8.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 0.124ns (4.656%)  route 2.539ns (95.344%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.060ns = ( 6.940 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.908ns (routing 0.730ns, distribution 1.178ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.662ns, distribution 1.091ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.663    -3.024 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.262    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y165        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=15757, routed)       1.908    -0.826    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/haps_infra_clk2
    SLICE_X349Y393       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y393       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    -0.730 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/Q
                         net (fo=1, routed)           0.953     0.223    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/umr3_sib_reset_o_bufg_place
    BUFGCE_X1Y187        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.251 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg_bufg_place/O
                         net (fo=11193, routed)       1.586     1.837    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/umr3_sib_reset_o
    SLICE_X408Y492       FDPE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/FSM_onehot_gen_state_reg[0]_rep/PRE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      8.000     8.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     8.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     8.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     8.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     8.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     8.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715    10.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.152     4.930 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.233     5.163    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y165        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.187 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=15757, routed)       1.753     6.940    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/haps_infra_clk2
    SLICE_X408Y492       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/FSM_onehot_gen_state_reg[0]_rep/C
                         clock pessimism              0.147     7.087    
                         clock uncertainty           -0.071     7.016    
    SLICE_X408Y492       FDPE (Recov_DFF2_SLICEM_C_PRE)
                                                     -0.072     6.944    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/FSM_onehot_gen_state_reg[0]_rep
  -------------------------------------------------------------------
                         required time                          6.944    
                         arrival time                          -1.837    
  -------------------------------------------------------------------
                         slack                                  5.107    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rxoutclk_out[2]
  To Clock:  rxoutclk_out[2]

Setup :            0  Failing Endpoints,  Worst Slack        4.678ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.678ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (rxoutclk_out[2] rise@5.333ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.093ns (18.826%)  route 0.401ns (81.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.753ns = ( 7.086 - 5.333 ) 
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.785ns (routing 0.777ns, distribution 1.008ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.693ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y195       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y7 (CLOCK_ROOT)    net (fo=2829, routed)        1.785     2.014    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out
    SLICE_X428Y516       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X428Y516       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.107 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.401     2.508    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/gtwiz_userclk_rx_active_out
    SLICE_X428Y513       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.083     5.416    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y195       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.538 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y7 (CLOCK_ROOT)    net (fo=2829, routed)        1.548     7.086    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X428Y513       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/C
                         clock pessimism              0.218     7.304    
                         clock uncertainty           -0.046     7.258    
    SLICE_X428Y513       FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.072     7.186    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                          7.186    
                         arrival time                          -2.508    
  -------------------------------------------------------------------
                         slack                                  4.678    

Slack (MET) :             4.678ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (rxoutclk_out[2] rise@5.333ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.093ns (18.826%)  route 0.401ns (81.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.753ns = ( 7.086 - 5.333 ) 
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.785ns (routing 0.777ns, distribution 1.008ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.693ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y195       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y7 (CLOCK_ROOT)    net (fo=2829, routed)        1.785     2.014    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out
    SLICE_X428Y516       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X428Y516       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.107 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.401     2.508    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/gtwiz_userclk_rx_active_out
    SLICE_X428Y513       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.083     5.416    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y195       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.538 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y7 (CLOCK_ROOT)    net (fo=2829, routed)        1.548     7.086    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X428Y513       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/C
                         clock pessimism              0.218     7.304    
                         clock uncertainty           -0.046     7.258    
    SLICE_X428Y513       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072     7.186    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                          7.186    
                         arrival time                          -2.508    
  -------------------------------------------------------------------
                         slack                                  4.678    

Slack (MET) :             4.678ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (rxoutclk_out[2] rise@5.333ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.093ns (18.826%)  route 0.401ns (81.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.753ns = ( 7.086 - 5.333 ) 
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.785ns (routing 0.777ns, distribution 1.008ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.693ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y195       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y7 (CLOCK_ROOT)    net (fo=2829, routed)        1.785     2.014    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out
    SLICE_X428Y516       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X428Y516       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.107 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.401     2.508    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/gtwiz_userclk_rx_active_out
    SLICE_X428Y513       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.083     5.416    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y195       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.538 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y7 (CLOCK_ROOT)    net (fo=2829, routed)        1.548     7.086    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X428Y513       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/C
                         clock pessimism              0.218     7.304    
                         clock uncertainty           -0.046     7.258    
    SLICE_X428Y513       FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.072     7.186    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                          7.186    
                         arrival time                          -2.508    
  -------------------------------------------------------------------
                         slack                                  4.678    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  txoutclk_out[2]
  To Clock:  txoutclk_out[2]

Setup :            0  Failing Endpoints,  Worst Slack        2.114ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.114ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[235]/PRE
                            (recovery check against rising-edge clock txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (txoutclk_out[2] rise@5.333ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        2.976ns  (logic 0.137ns (4.603%)  route 2.839ns (95.397%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.736ns = ( 7.069 - 5.333 ) 
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.705ns (routing 0.376ns, distribution 1.329ns)
  Clock Net Delay (Destination): 1.532ns (routing 0.332ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y194       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.705     1.934    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/user_clk
    SLICE_X420Y509       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X420Y509       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.031 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/Q
                         net (fo=29, routed)          1.156     3.187    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/rx_channel_up
    SLICE_X413Y506       LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     3.227 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr[255]_i_3/O
                         net (fo=304, routed)         1.683     4.910    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/crc_rst
    SLICE_X422Y476       FDPE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[235]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     5.415    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y194       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.537 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.532     7.069    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/socket256\\.user_clk
    SLICE_X422Y476       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[235]/C
                         clock pessimism              0.073     7.142    
                         clock uncertainty           -0.046     7.096    
    SLICE_X422Y476       FDPE (Recov_DFF_SLICEL_C_PRE)
                                                     -0.072     7.024    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[235]
  -------------------------------------------------------------------
                         required time                          7.024    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                  2.114    

Slack (MET) :             2.114ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[236]/PRE
                            (recovery check against rising-edge clock txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (txoutclk_out[2] rise@5.333ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        2.976ns  (logic 0.137ns (4.603%)  route 2.839ns (95.397%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.736ns = ( 7.069 - 5.333 ) 
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.705ns (routing 0.376ns, distribution 1.329ns)
  Clock Net Delay (Destination): 1.532ns (routing 0.332ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y194       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.705     1.934    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/user_clk
    SLICE_X420Y509       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X420Y509       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.031 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/Q
                         net (fo=29, routed)          1.156     3.187    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/rx_channel_up
    SLICE_X413Y506       LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     3.227 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr[255]_i_3/O
                         net (fo=304, routed)         1.683     4.910    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/crc_rst
    SLICE_X422Y476       FDPE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[236]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     5.415    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y194       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.537 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.532     7.069    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/socket256\\.user_clk
    SLICE_X422Y476       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[236]/C
                         clock pessimism              0.073     7.142    
                         clock uncertainty           -0.046     7.096    
    SLICE_X422Y476       FDPE (Recov_CFF_SLICEL_C_PRE)
                                                     -0.072     7.024    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[236]
  -------------------------------------------------------------------
                         required time                          7.024    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                  2.114    

Slack (MET) :             2.114ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[237]/PRE
                            (recovery check against rising-edge clock txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (txoutclk_out[2] rise@5.333ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        2.976ns  (logic 0.137ns (4.603%)  route 2.839ns (95.397%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.736ns = ( 7.069 - 5.333 ) 
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.705ns (routing 0.376ns, distribution 1.329ns)
  Clock Net Delay (Destination): 1.532ns (routing 0.332ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y194       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.705     1.934    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/user_clk
    SLICE_X420Y509       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X420Y509       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.031 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/Q
                         net (fo=29, routed)          1.156     3.187    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/rx_channel_up
    SLICE_X413Y506       LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     3.227 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr[255]_i_3/O
                         net (fo=304, routed)         1.683     4.910    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/crc_rst
    SLICE_X422Y476       FDPE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[237]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     5.415    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y194       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.537 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.532     7.069    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/socket256\\.user_clk
    SLICE_X422Y476       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[237]/C
                         clock pessimism              0.073     7.142    
                         clock uncertainty           -0.046     7.096    
    SLICE_X422Y476       FDPE (Recov_BFF_SLICEL_C_PRE)
                                                     -0.072     7.024    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[237]
  -------------------------------------------------------------------
                         required time                          7.024    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                  2.114    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk1
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       12.919ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.919ns  (required time - arrival time)
  Source:                 dut_inst/alu1/alu_out[6]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            alu_out1_7_0[6]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            19.400ns  (MaxDelay Path 19.400ns)
  Data Path Delay:        6.481ns  (logic 2.582ns (39.841%)  route 3.899ns (60.159%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 19.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X385Y508                                    0.000     0.000 r  dut_inst/alu1/alu_out[6]/C
    SLICE_X385Y508       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  dut_inst/alu1/alu_out[6]/Q
                         net (fo=1, routed)           3.899     3.992    alu_out1_7_0_c[6]
    SLR Crossing[1->0]   
    BD15                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.489     6.481 r  alu_out1_7_0_obuf[6]/O
                         net (fo=0)                   0.000     6.481    alu_out1_7_0[6]
    BD15                                                              r  alu_out1_7_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   19.400    19.400    
                         output delay                -0.000    19.400    
  -------------------------------------------------------------------
                         required time                         19.400    
                         arrival time                          -6.481    
  -------------------------------------------------------------------
                         slack                                 12.919    

Slack (MET) :             12.919ns  (required time - arrival time)
  Source:                 dut_inst/alu1/alu_out[6]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            alu_out1_7_0[6]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            19.400ns  (MaxDelay Path 19.400ns)
  Data Path Delay:        6.481ns  (logic 2.582ns (39.841%)  route 3.899ns (60.159%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 19.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X385Y508                                    0.000     0.000 r  dut_inst/alu1/alu_out[6]/C
    SLICE_X385Y508       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 f  dut_inst/alu1/alu_out[6]/Q
                         net (fo=1, routed)           3.899     3.992    alu_out1_7_0_c[6]
    SLR Crossing[1->0]   
    BD15                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.489     6.481 f  alu_out1_7_0_obuf[6]/O
                         net (fo=0)                   0.000     6.481    alu_out1_7_0[6]
    BD15                                                              f  alu_out1_7_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   19.400    19.400    
                         output delay                -0.000    19.400    
  -------------------------------------------------------------------
                         required time                         19.400    
                         arrival time                          -6.481    
  -------------------------------------------------------------------
                         slack                                 12.919    

Slack (MET) :             13.256ns  (required time - arrival time)
  Source:                 dut_inst/alu1/alu_out[7]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            alu_out1_7_0[7]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            19.400ns  (MaxDelay Path 19.400ns)
  Data Path Delay:        6.144ns  (logic 2.592ns (42.188%)  route 3.552ns (57.812%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 19.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X385Y475                                    0.000     0.000 r  dut_inst/alu1/alu_out[7]/C
    SLICE_X385Y475       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  dut_inst/alu1/alu_out[7]/Q
                         net (fo=1, routed)           3.552     3.650    alu_out1_7_0_c[7]
    SLR Crossing[1->0]   
    BF15                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.494     6.144 r  alu_out1_7_0_obuf[7]/O
                         net (fo=0)                   0.000     6.144    alu_out1_7_0[7]
    BF15                                                              r  alu_out1_7_0[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   19.400    19.400    
                         output delay                -0.000    19.400    
  -------------------------------------------------------------------
                         required time                         19.400    
                         arrival time                          -6.144    
  -------------------------------------------------------------------
                         slack                                 13.256    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  input port clock
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack      661.734ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             661.734ns  (required time - arrival time)
  Source:                 accum1_7_0[3]
                            (input port)
  Destination:            zero1_0
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            671.400ns  (MaxDelay Path 671.400ns)
  Data Path Delay:        9.666ns  (logic 3.914ns (40.493%)  route 5.752ns (59.507%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 671.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW15                                              0.000     0.000 f  accum1_7_0[3] (IN)
                         net (fo=0)                   0.000     0.000    accum1_7_0_ibuf[3]/I
    AW15                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.130     1.130 f  accum1_7_0_ibuf[3]/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.130    accum1_7_0_ibuf[3]/OUT
    AW15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.130 f  accum1_7_0_ibuf[3]/IBUFCTRL_INST/O
                         net (fo=14, routed)          1.460     2.590    dut_inst/alu1/accum1[3]
    SLICE_X386Y546       LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     2.764 r  dut_inst/alu1/zero_5/O
                         net (fo=1, routed)           0.051     2.815    dut_inst/alu1/zero1_5
    SLICE_X386Y546       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     2.931 r  dut_inst/alu1/zero/O
                         net (fo=1, routed)           4.241     7.172    zero1_0_c
    SLR Crossing[1->0]   
    BF16                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.494     9.666 r  zero1_0_obuf/O
                         net (fo=0)                   0.000     9.666    zero1_0
    BF16                                                              r  zero1_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  671.400   671.400    
                         output delay                -0.000   671.400    
  -------------------------------------------------------------------
                         required time                        671.400    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                661.734    

Slack (MET) :             661.734ns  (required time - arrival time)
  Source:                 accum1_7_0[3]
                            (input port)
  Destination:            zero1_0
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            671.400ns  (MaxDelay Path 671.400ns)
  Data Path Delay:        9.666ns  (logic 3.914ns (40.493%)  route 5.752ns (59.507%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 671.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW15                                              0.000     0.000 f  accum1_7_0[3] (IN)
                         net (fo=0)                   0.000     0.000    accum1_7_0_ibuf[3]/I
    AW15                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.130     1.130 f  accum1_7_0_ibuf[3]/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.130    accum1_7_0_ibuf[3]/OUT
    AW15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.130 f  accum1_7_0_ibuf[3]/IBUFCTRL_INST/O
                         net (fo=14, routed)          1.460     2.590    dut_inst/alu1/accum1[3]
    SLICE_X386Y546       LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     2.764 r  dut_inst/alu1/zero_5/O
                         net (fo=1, routed)           0.051     2.815    dut_inst/alu1/zero1_5
    SLICE_X386Y546       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     2.931 r  dut_inst/alu1/zero/O
                         net (fo=1, routed)           4.241     7.172    zero1_0_c
    SLR Crossing[1->0]   
    BF16                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.494     9.666 r  zero1_0_obuf/O
                         net (fo=0)                   0.000     9.666    zero1_0
    BF16                                                              r  zero1_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  671.400   671.400    
                         output delay                -0.000   671.400    
  -------------------------------------------------------------------
                         required time                        671.400    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                661.734    

Slack (MET) :             661.734ns  (required time - arrival time)
  Source:                 accum1_7_0[3]
                            (input port)
  Destination:            zero1_0
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            671.400ns  (MaxDelay Path 671.400ns)
  Data Path Delay:        9.666ns  (logic 3.914ns (40.493%)  route 5.752ns (59.507%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 671.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW15                                              0.000     0.000 r  accum1_7_0[3] (IN)
                         net (fo=0)                   0.000     0.000    accum1_7_0_ibuf[3]/I
    AW15                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.130     1.130 r  accum1_7_0_ibuf[3]/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.130    accum1_7_0_ibuf[3]/OUT
    AW15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.130 r  accum1_7_0_ibuf[3]/IBUFCTRL_INST/O
                         net (fo=14, routed)          1.460     2.590    dut_inst/alu1/accum1[3]
    SLICE_X386Y546       LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     2.764 f  dut_inst/alu1/zero_5/O
                         net (fo=1, routed)           0.051     2.815    dut_inst/alu1/zero1_5
    SLICE_X386Y546       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     2.931 f  dut_inst/alu1/zero/O
                         net (fo=1, routed)           4.241     7.172    zero1_0_c
    SLR Crossing[1->0]   
    BF16                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.494     9.666 f  zero1_0_obuf/O
                         net (fo=0)                   0.000     9.666    zero1_0
    BF16                                                              f  zero1_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  671.400   671.400    
                         output delay                -0.000   671.400    
  -------------------------------------------------------------------
                         required time                        671.400    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                661.734    





