Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Dec 20 21:45:20 2023
| Host         : Ming_ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file digital_clk_control_sets_placed.rpt
| Design       : digital_clk
| Device       : xc7a200t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              24 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------+------------------+------------------+----------------+
|  Clock Signal  |       Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+--------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | u_h/temp_dout[7]_i_1_n_0 | u_h/rst_n        |                1 |              4 |
|  clk_IBUF_BUFG | u_min/u_10/E[0]          | u_h/rst_n        |                1 |              4 |
|  clk_IBUF_BUFG | u_min/u_6/E[0]           | u_h/rst_n        |                1 |              4 |
|  clk_IBUF_BUFG | u_sec/u_6/p_0_in         | u_h/rst_n        |                1 |              4 |
|  clk_IBUF_BUFG | u_sec/u_10/E[0]          | u_h/rst_n        |                1 |              4 |
|  clk_IBUF_BUFG | en_IBUF                  | u_h/rst_n        |                1 |              4 |
+----------------+--------------------------+------------------+------------------+----------------+


