// Seed: 1915552013
module module_0 (
    input  wire  id_0,
    input  uwire id_1,
    output wand  id_2,
    input  tri0  id_3,
    input  wand  id_4,
    output tri1  id_5,
    output tri1  id_6,
    input  wand  id_7,
    input  wand  id_8,
    input  tri1  id_9,
    input  tri   id_10,
    input  tri0  id_11,
    input  tri1  id_12
);
  genvar id_14, id_15;
  assign module_1.id_7 = 0;
  assign id_6 = 1;
endmodule
module module_1 (
    input uwire id_0,
    output wand id_1,
    input tri1 id_2,
    input wor id_3,
    output tri0 id_4,
    output tri1 id_5,
    input wand id_6,
    input tri0 id_7,
    input wire id_8,
    input supply0 id_9,
    input tri0 id_10,
    input supply1 id_11,
    input uwire id_12,
    output tri1 id_13,
    output supply1 id_14,
    input tri1 id_15,
    inout supply0 id_16,
    input supply1 id_17,
    output tri0 id_18,
    output tri0 id_19,
    input wor id_20
);
  assign id_1 = id_6;
  module_0 modCall_1 (
      id_20,
      id_15,
      id_14,
      id_8,
      id_3,
      id_18,
      id_14,
      id_12,
      id_0,
      id_16,
      id_12,
      id_12,
      id_9
  );
endmodule
