{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605473781254 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605473781262 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 15 21:56:21 2020 " "Processing started: Sun Nov 15 21:56:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605473781262 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605473781262 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i2c_master -c i2c_master " "Command: quartus_map --read_settings_files=on --write_settings_files=off i2c_master -c i2c_master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605473781262 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605473781901 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605473781901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/i2c_master_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/i2c_master_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master_tb-tb " "Found design unit 1: i2c_master_tb-tb" {  } { { "tb/i2c_master_tb.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/tb/i2c_master_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605473792610 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_tb " "Found entity 1: i2c_master_tb" {  } { { "tb/i2c_master_tb.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/tb/i2c_master_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605473792610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605473792610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605473792617 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605473792617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605473792617 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i2c_master " "Elaborating entity \"i2c_master\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605473792662 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "scl_clk i2c_master.vhd(42) " "VHDL Signal Declaration warning at i2c_master.vhd(42): used explicit default value for signal \"scl_clk\" because signal was never assigned a value" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1605473792664 "|i2c_master"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "state_ena i2c_master.vhd(24) " "Using initial value X (don't care) for net \"state_ena\" at i2c_master.vhd(24)" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 24 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605473792664 "|i2c_master"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "scl_high_ena i2c_master.vhd(25) " "Using initial value X (don't care) for net \"scl_high_ena\" at i2c_master.vhd(25)" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 25 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605473792664 "|i2c_master"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "clk_ena " "Inserted always-enabled tri-state buffer between \"clk_ena\" and its non-tri-state driver." {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605473793079 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "scl " "Inserted always-enabled tri-state buffer between \"scl\" and its non-tri-state driver." {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605473793079 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1605473793079 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "clk " "bidirectional pin \"clk\" has no driver" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605473793079 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sda " "bidirectional pin \"sda\" has no driver" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605473793079 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1605473793079 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "scl " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"scl\" is moved to its source" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1605473793080 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1605473793080 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "clk_ena~synth " "Node \"clk_ena~synth\"" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605473793086 ""} { "Warning" "WMLS_MLS_NODE_NAME" "scl~synth " "Node \"scl~synth\"" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605473793086 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1605473793086 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "state_ena GND " "Pin \"state_ena\" is stuck at GND" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605473793086 "|i2c_master|state_ena"} { "Warning" "WMLS_MLS_STUCK_PIN" "scl_high_ena GND " "Pin \"scl_high_ena\" is stuck at GND" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605473793086 "|i2c_master|scl_high_ena"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1605473793086 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1605473793147 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605473793422 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605473793578 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605473793578 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "27 " "Design contains 27 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "valid " "No output dependent on input pin \"valid\"" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605473793631 "|i2c_master|valid"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[0\] " "No output dependent on input pin \"addr\[0\]\"" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605473793631 "|i2c_master|addr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[1\] " "No output dependent on input pin \"addr\[1\]\"" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605473793631 "|i2c_master|addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[2\] " "No output dependent on input pin \"addr\[2\]\"" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605473793631 "|i2c_master|addr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[3\] " "No output dependent on input pin \"addr\[3\]\"" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605473793631 "|i2c_master|addr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[4\] " "No output dependent on input pin \"addr\[4\]\"" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605473793631 "|i2c_master|addr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[5\] " "No output dependent on input pin \"addr\[5\]\"" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605473793631 "|i2c_master|addr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[6\] " "No output dependent on input pin \"addr\[6\]\"" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605473793631 "|i2c_master|addr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rnw " "No output dependent on input pin \"rnw\"" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605473793631 "|i2c_master|rnw"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_wr\[0\] " "No output dependent on input pin \"data_wr\[0\]\"" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605473793631 "|i2c_master|data_wr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_wr\[1\] " "No output dependent on input pin \"data_wr\[1\]\"" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605473793631 "|i2c_master|data_wr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_wr\[2\] " "No output dependent on input pin \"data_wr\[2\]\"" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605473793631 "|i2c_master|data_wr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_wr\[3\] " "No output dependent on input pin \"data_wr\[3\]\"" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605473793631 "|i2c_master|data_wr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_wr\[4\] " "No output dependent on input pin \"data_wr\[4\]\"" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605473793631 "|i2c_master|data_wr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_wr\[5\] " "No output dependent on input pin \"data_wr\[5\]\"" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605473793631 "|i2c_master|data_wr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_wr\[6\] " "No output dependent on input pin \"data_wr\[6\]\"" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605473793631 "|i2c_master|data_wr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_wr\[7\] " "No output dependent on input pin \"data_wr\[7\]\"" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605473793631 "|i2c_master|data_wr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_rd\[0\] " "No output dependent on input pin \"data_rd\[0\]\"" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605473793631 "|i2c_master|data_rd[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_rd\[1\] " "No output dependent on input pin \"data_rd\[1\]\"" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605473793631 "|i2c_master|data_rd[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_rd\[2\] " "No output dependent on input pin \"data_rd\[2\]\"" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605473793631 "|i2c_master|data_rd[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_rd\[3\] " "No output dependent on input pin \"data_rd\[3\]\"" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605473793631 "|i2c_master|data_rd[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_rd\[4\] " "No output dependent on input pin \"data_rd\[4\]\"" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605473793631 "|i2c_master|data_rd[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_rd\[5\] " "No output dependent on input pin \"data_rd\[5\]\"" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605473793631 "|i2c_master|data_rd[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_rd\[6\] " "No output dependent on input pin \"data_rd\[6\]\"" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605473793631 "|i2c_master|data_rd[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_rd\[7\] " "No output dependent on input pin \"data_rd\[7\]\"" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605473793631 "|i2c_master|data_rd[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "busy " "No output dependent on input pin \"busy\"" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605473793631 "|i2c_master|busy"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ack_error " "No output dependent on input pin \"ack_error\"" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605473793631 "|i2c_master|ack_error"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1605473793631 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605473793632 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605473793632 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1605473793632 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1605473793632 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605473793632 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605473793676 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 15 21:56:33 2020 " "Processing ended: Sun Nov 15 21:56:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605473793676 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605473793676 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605473793676 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605473793676 ""}
