
---------- Begin Simulation Statistics ----------
final_tick                               106968614375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    481                       # Simulator instruction rate (inst/s)
host_mem_usage                               28737580                       # Number of bytes of host memory used
host_op_rate                                      494                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                141711.29                       # Real time elapsed on the host
host_tick_rate                                 363615                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    68156541                       # Number of instructions simulated
sim_ops                                      70029233                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.051528                       # Number of seconds simulated
sim_ticks                                 51528331875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.808050                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  222797                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               306006                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4651                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             19034                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            261184                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              44291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           54260                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9969                       # Number of indirect misses.
system.cpu.branchPred.lookups                  493899                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   86609                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5767                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2731618                       # Number of instructions committed
system.cpu.committedOps                       3098504                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.258699                       # CPI: cycles per instruction
system.cpu.discardedOps                         57641                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1442217                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            741600                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           350212                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7758415                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.234813                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4652                       # number of quiesce instructions executed
system.cpu.numCycles                         11633140                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4652                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1712511     55.27%     55.27% # Class of committed instruction
system.cpu.op_class_0::IntMult                  10019      0.32%     55.59% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::MemRead                 829296     26.76%     82.36% # Class of committed instruction
system.cpu.op_class_0::MemWrite                546678     17.64%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3098504                       # Class of committed instruction
system.cpu.quiesceCycles                     70812191                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3874725                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5403                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10938                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             2040315                       # Transaction distribution
system.membus.trans_dist::ReadResp            2044181                       # Transaction distribution
system.membus.trans_dist::WriteReq            1256257                       # Transaction distribution
system.membus.trans_dist::WriteResp           1256257                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3430                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1951                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1677                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1678                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            237                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3637                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          540                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          540                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        18786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        15824                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        74194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       108924                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6500156                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6500156                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6609620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        37572                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       556672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       103481                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       700733                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    208003716                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    208003716                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               208719617                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3305645                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000014                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003730                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3305599    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      46      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3305645                       # Request fanout histogram
system.membus.reqLayer6.occupancy          9011813100                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            93964500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              573890                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            18159874                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           81625847                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        12681387099                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1188750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2587136                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2587136                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4266522                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4266522                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        27540                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        44590                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        74194                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       246000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       368880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     13045760                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     13230080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3442                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3442                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     13707316                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        30294                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        70070                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       103481                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3935160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5901240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    208732160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    211681280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        54988                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        54988                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    218232509                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        23144783000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             44.9                       # Network utilization (%)
system.acctest.local_bus.numRequests         15168728                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          763                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.22                       # Average queue length
system.acctest.local_bus.maxQueueLength             7                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  18653020807                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  12030234000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3815532                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     19077660                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2861649                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3815532                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     29570373                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3815532                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2861649                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6677181                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3815532                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     19077660                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6677181                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6677181                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     36247554                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        54988                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       202444                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1721                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149177                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2861649                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6677181                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9538830                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2861649                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1067141                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3928790                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2861649                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9538830                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1067141                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13467620                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      2035618                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      2035610                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1214464                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1214464                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        61560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6430720                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1732                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6500156                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1969080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    205783040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        54988                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    208003716                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4050293                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4050293    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4050293                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9779463475                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  11392475000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    100401600                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24240240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1872163070                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     38155320                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     38155320                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1948473710                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     38155320                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     38213541                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     76368861                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1910318390                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     76368861                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     38155320                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2024842571                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    155975680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     75563008                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    233308160                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     90243072                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    133169152                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    223412224                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     38993920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2361344                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     41410560                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     22560768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4161536                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     26722304                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     34339788                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3026988733                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1466436138                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4527764659                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1751329195                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2584387019                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4335716214                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     34339788                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4778317928                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4050823157                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8863480873                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15168                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3008                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18176                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15168                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15168                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          237                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           47                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          284                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       294362                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        58376                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         352738                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       294362                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       294362                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       294362                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        58376                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        352738                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    130220032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        54988                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         337088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          130615108                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       219520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1966080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     75563008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        77945216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      2034688                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          862                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2040877                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3430                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        30720                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1180672                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1217894                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        58220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2527154039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1067141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6541799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2534821199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4260181                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     38155320                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1466436138                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3815532                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1512667171                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4260181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     38213541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3993590177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3815532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1067141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6541799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4047488370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3430.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     30780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3214351.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       870.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5266.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000204004250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2711                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2712                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3674537                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1294795                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2040885                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1217894                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2040885                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1217894                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1010                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            127519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            127544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            127519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            127487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            127454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            127527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            127491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            127438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            127454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            127448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           127513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           127505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           127482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           127485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           127488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           127513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             76112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             76143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             76106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             76111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             76090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             76122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             76132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             76111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             76119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             76112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            76157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            76137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            76108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            76120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            76106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            76108                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  66481484850                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10199335000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            120027993600                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32590.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.98                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58840.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3516                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1902614                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1133393                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2040882                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1217894                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   11320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1793126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   71512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   71174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   70959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  88672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 203947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 194563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  91080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  26471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  28491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  20140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  17367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  19031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  18547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  17190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  15217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  12467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  11057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  10462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  13260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  12887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  10813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  10787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  10896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  10937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   6796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   9613                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       221758                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.201553                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   864.821463                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.540121                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5217      2.35%      2.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5761      2.60%      4.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3328      1.50%      6.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3327      1.50%      7.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3839      1.73%      9.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3275      1.48%     11.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3677      1.66%     12.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3411      1.54%     14.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       189923     85.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       221758                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2712                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     752.170723                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    953.284682                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1546     57.01%     57.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            2      0.07%     57.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.07%     57.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.04%     57.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.04%     57.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            3      0.11%     57.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.04%     57.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            2      0.07%     57.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.04%     57.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.04%     57.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087          392     14.45%     71.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.04%     72.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.04%     72.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.04%     72.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.04%     72.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            4      0.15%     72.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.04%     72.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            3      0.11%     72.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            2      0.07%     72.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            1      0.04%     72.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111          676     24.93%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2240-2303            2      0.07%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071           56      2.06%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            3      0.11%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095            8      0.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2712                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2711                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     449.238288                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    106.287656                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    495.807922                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1455     53.67%     53.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            61      2.25%     55.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            11      0.41%     56.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            6      0.22%     56.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.07%     56.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            7      0.26%     56.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            8      0.30%     57.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.15%     57.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.04%     57.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.04%     57.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.04%     57.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.04%     57.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.04%     57.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.04%     57.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            2      0.07%     57.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.04%     57.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.04%     57.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            2      0.07%     57.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            3      0.11%     57.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           49      1.81%     59.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1092     40.28%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1184-1215            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2711                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              130551488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   64640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                77945216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               130615620                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             77945216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2533.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1512.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2534.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1512.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   51528324750                       # Total gap between requests
system.mem_ctrls.avgGap                      15812.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    130155456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        54988                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       337024                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       221184                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1966080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     75561344                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 58220.398193319161                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2525900825.117677211761                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1067141.085284744622                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6540557.160235065036                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4292473.517997034825                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 38155320.159973643720                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1466403845.234122514725                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3815532.015997364186                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      2034688                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          870                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5267                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3430                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        30720                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1180672                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      4287755                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 119577042170                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    231060595                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    215603080                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  17783082195                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  17419397345                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 980417857745                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3806468720                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     71462.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58769.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    265586.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40934.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5184572.07                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    567037.67                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    830389.69                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1239084.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         109421434.574990                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         76373799.599994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3710037206.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1692568186.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     493273790.099892                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1014528511.537448                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     265366411.500012                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7361569340.062750                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        142.864499                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  13458746420                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2787330000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  35283467955                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                9304                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4652                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9514082.518272                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2598214.332173                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4652    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        19625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12437250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4652                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     62709102500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  44259511875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1039507                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1039507                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1039507                       # number of overall hits
system.cpu.icache.overall_hits::total         1039507                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          237                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            237                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          237                       # number of overall misses
system.cpu.icache.overall_misses::total           237                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10291250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10291250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10291250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10291250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1039744                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1039744                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1039744                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1039744                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000228                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000228                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000228                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000228                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43422.995781                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43422.995781                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43422.995781                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43422.995781                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          237                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          237                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          237                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          237                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9916125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9916125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9916125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9916125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000228                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000228                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000228                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000228                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41840.189873                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41840.189873                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41840.189873                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41840.189873                       # average overall mshr miss latency
system.cpu.icache.replacements                     66                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1039507                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1039507                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          237                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           237                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10291250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10291250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1039744                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1039744                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000228                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000228                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43422.995781                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43422.995781                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          237                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          237                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9916125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9916125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000228                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000228                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41840.189873                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41840.189873                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           363.856731                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2630168                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                66                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          39851.030303                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   363.856731                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.710658                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.710658                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          366                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          365                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.714844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2079725                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2079725                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1331648                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1331648                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1331648                       # number of overall hits
system.cpu.dcache.overall_hits::total         1331648                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6843                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6843                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6843                       # number of overall misses
system.cpu.dcache.overall_misses::total          6843                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    499189750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    499189750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    499189750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    499189750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1338491                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1338491                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1338491                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1338491                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005112                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005112                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005112                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005112                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72948.962443                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72948.962443                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72948.962443                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72948.962443                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3430                       # number of writebacks
system.cpu.dcache.writebacks::total              3430                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1529                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1529                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1529                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1529                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5314                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5314                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5314                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5314                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        46490                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        46490                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    390309250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    390309250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    390309250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    390309250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    102030250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    102030250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003970                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003970                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003970                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003970                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73449.237862                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73449.237862                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73449.237862                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73449.237862                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2194.670897                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2194.670897                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5315                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       830461                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          830461                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3641                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3641                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    278352875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    278352875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       834102                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       834102                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004365                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004365                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76449.567427                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76449.567427                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3637                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3637                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4697                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4697                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    272553375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    272553375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    102030250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    102030250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004360                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004360                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74939.063789                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74939.063789                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21722.429210                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21722.429210                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       501187                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         501187                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3202                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3202                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    220836875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    220836875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       504389                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       504389                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006348                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006348                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68968.418176                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68968.418176                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1525                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1525                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1677                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1677                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        41793                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        41793                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    117755875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    117755875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003325                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003325                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70218.172332                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70218.172332                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              140300                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5315                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.396990                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          355                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           59                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5359279                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5359279                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 106968614375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               106969967500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    481                       # Simulator instruction rate (inst/s)
host_mem_usage                               28737580                       # Number of bytes of host memory used
host_op_rate                                      494                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                141711.39                       # Real time elapsed on the host
host_tick_rate                                 363624                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    68157930                       # Number of instructions simulated
sim_ops                                      70030948                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.051530                       # Number of seconds simulated
sim_ticks                                 51529685000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.795451                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  222864                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               306151                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4651                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             19052                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            261227                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              44291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           54260                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9969                       # Number of indirect misses.
system.cpu.branchPred.lookups                  494135                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   86677                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5767                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2733007                       # Number of instructions committed
system.cpu.committedOps                       3100219                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.257327                       # CPI: cycles per instruction
system.cpu.discardedOps                         57692                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1443115                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            741997                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           350347                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7758902                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.234889                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4652                       # number of quiesce instructions executed
system.cpu.numCycles                         11635305                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4652                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1713501     55.27%     55.27% # Class of committed instruction
system.cpu.op_class_0::IntMult                  10019      0.32%     55.59% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::MemRead                 829694     26.76%     82.36% # Class of committed instruction
system.cpu.op_class_0::MemWrite                547004     17.64%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3100219                       # Class of committed instruction
system.cpu.quiesceCycles                     70812191                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3876403                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5405                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10943                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             2040401                       # Transaction distribution
system.membus.trans_dist::ReadResp            2044270                       # Transaction distribution
system.membus.trans_dist::WriteReq            1256257                       # Transaction distribution
system.membus.trans_dist::WriteResp           1256257                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3431                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1952                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1677                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1678                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            238                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3639                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        18786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        15830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        74194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       108930                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6500328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6500328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6609800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        37572                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       556864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       103481                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       700925                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    208009220                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    208009220                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               208725377                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3305734                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000014                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003730                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3305688    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      46      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3305734                       # Request fanout histogram
system.membus.reqLayer6.occupancy          9011908225                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            93964500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              575640                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            18159874                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           81636007                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        12681855914                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1193750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2587136                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2587136                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4266693                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4266692                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        27540                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        44590                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        74194                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       246000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       368880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     13045760                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     13230080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3783                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3783                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     13707657                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        30294                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        70070                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       103481                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3935160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5901240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    208732160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    211681280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        60460                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        60460                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    218237981                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        23145378000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             44.9                       # Network utilization (%)
system.acctest.local_bus.numRequests         15169069                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          763                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.22                       # Average queue length
system.acctest.local_bus.maxQueueLength             7                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  18653533807                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  12030404000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3815432                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     19077159                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2861574                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3815432                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     29569597                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3815432                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2861574                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6677006                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3815432                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     19077159                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6677006                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6677006                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     36246602                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        60460                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       207916                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1892                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149348                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2861574                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6677006                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9538580                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2861574                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1173304                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4034878                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2861574                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9538580                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1173304                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13573458                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      2035704                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      2035696                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1214464                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1214464                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        61560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6430720                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1904                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6500328                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1969080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    205783040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        60492                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    208009220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4050379                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4050379    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4050379                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9779549475                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  11392905000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    100401600                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24240240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1872113909                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     38154318                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     38154318                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1948422545                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     38154318                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     38212537                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     76366855                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1910268227                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     76366855                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     38154318                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2024789401                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    155975680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     75563008                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    233308160                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     90243072                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    133169152                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    223412224                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     38993920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2361344                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     41410560                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     22560768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4161536                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     26722304                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     34338886                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3026909247                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1466397631                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4527645764                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1751283207                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2584319155                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4335602362                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     34338886                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4778192454                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4050716786                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8863248126                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15232                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3008                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18240                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15232                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15232                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          238                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           47                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          285                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       295597                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        58374                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         353971                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       295597                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       295597                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       295597                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        58374                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        353971                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    130220032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        60684                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         337216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          130620932                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       219584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1966080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     75563008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        77945280                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      2034688                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          951                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5269                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2040968                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3431                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        30720                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1180672                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1217895                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        58219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2527087678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1177651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6544111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2534867659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4261311                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     38154318                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1466397631                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3815432                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1512628692                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4261311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     38212537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3993485309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3815432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1177651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6544111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4047496351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3431.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     30780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3214351.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       956.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5268.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000204004250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2712                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2712                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3674699                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1294803                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2040973                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1217895                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2040973                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1217895                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1010                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            127519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            127544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            127519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            127487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            127458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            127559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            127524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            127464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            127454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            127448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           127513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           127505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           127482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           127485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           127489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           127513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             76112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             76143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             76106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             76113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             76093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             76124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             76132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             76111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             76119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             76112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            76157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            76137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            76108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            76120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            76106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            76108                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  66487890970                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10199815000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            120036919720                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32592.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58842.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3516                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1902701                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1133397                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2040970                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1217895                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2895                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   11321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1793188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   71523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   71180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   70962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  88672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 203947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 194564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  91080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  26471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  28491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  20140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  17367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  19031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  18547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  17190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  15217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  12467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  11057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  10462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  13260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  12887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  10813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  10787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  10896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  10937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   6796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   9613                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       221766                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.192455                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   864.801284                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.555431                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5218      2.35%      2.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5763      2.60%      4.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3328      1.50%      6.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3327      1.50%      7.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3839      1.73%      9.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3275      1.48%     11.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3677      1.66%     12.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3411      1.54%     14.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       189928     85.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       221766                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2712                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     752.170723                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    953.284682                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1546     57.01%     57.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            2      0.07%     57.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.07%     57.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.04%     57.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.04%     57.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            3      0.11%     57.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.04%     57.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            2      0.07%     57.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.04%     57.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.04%     57.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087          392     14.45%     71.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.04%     72.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.04%     72.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.04%     72.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.04%     72.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            4      0.15%     72.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.04%     72.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            3      0.11%     72.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            2      0.07%     72.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            1      0.04%     72.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111          676     24.93%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2240-2303            2      0.07%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071           56      2.06%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            3      0.11%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095            8      0.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2712                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2712                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     449.078540                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    106.213470                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    495.786272                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1456     53.69%     53.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            61      2.25%     55.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            11      0.41%     56.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            6      0.22%     56.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.07%     56.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            7      0.26%     56.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            8      0.29%     57.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.15%     57.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.04%     57.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.04%     57.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.04%     57.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.04%     57.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.04%     57.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.04%     57.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            2      0.07%     57.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.04%     57.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.04%     57.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            2      0.07%     57.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            3      0.11%     57.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           49      1.81%     59.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1092     40.27%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1184-1215            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2712                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              130557632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   64640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                77945664                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               130621252                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             77945280                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2533.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1512.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2534.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1512.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   51529733750                       # Total gap between requests
system.mem_ctrls.avgGap                      15812.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    130155456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        61004                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       337152                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       221184                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1966080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     75561792                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 58218.869375972317                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2525834497.144704341888                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1183861.302470605122                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6542869.415949272923                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4292360.801351686940                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 38154318.234237216413                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1466374032.754130125046                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3815431.823423721828                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      2034688                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          956                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5269                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3431                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        30720                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1180672                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      4287755                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 119577042170                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    239776875                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    215812920                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  17783082195                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  17419397345                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 980426202495                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3806468720                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     71462.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58769.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    250812.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40958.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5183060.97                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    567037.67                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    830396.76                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1239084.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         109427355.674990                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         76376554.799994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3710208168.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1692577914.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     493310953.799892                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1014564360.074948                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     265366909.200012                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7361832217.050250                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        142.865849                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  13458746420                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2787540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  35284611080                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                9304                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4652                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9514082.518272                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2598214.332173                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4652    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        19625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12437250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4652                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     62710455625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  44259511875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1039954                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1039954                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1039954                       # number of overall hits
system.cpu.icache.overall_hits::total         1039954                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          238                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            238                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          238                       # number of overall misses
system.cpu.icache.overall_misses::total           238                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10335000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10335000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10335000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10335000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1040192                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1040192                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1040192                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1040192                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000229                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000229                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000229                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000229                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43424.369748                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43424.369748                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43424.369748                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43424.369748                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          238                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          238                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          238                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          238                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9958125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9958125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9958125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9958125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000229                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000229                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000229                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000229                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41840.861345                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41840.861345                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41840.861345                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41840.861345                       # average overall mshr miss latency
system.cpu.icache.replacements                     66                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1039954                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1039954                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          238                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           238                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10335000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10335000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1040192                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1040192                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000229                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000229                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43424.369748                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43424.369748                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          238                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          238                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9958125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9958125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000229                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000229                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41840.861345                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41840.861345                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           363.856813                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            21812734                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               433                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          50375.829099                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   363.856813                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.710658                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.710658                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          367                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          365                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.716797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2080622                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2080622                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1332387                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1332387                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1332387                       # number of overall hits
system.cpu.dcache.overall_hits::total         1332387                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6845                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6845                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6845                       # number of overall misses
system.cpu.dcache.overall_misses::total          6845                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    499465375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    499465375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    499465375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    499465375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1339232                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1339232                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1339232                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1339232                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005111                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005111                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005111                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005111                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72967.914536                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72967.914536                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72967.914536                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72967.914536                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3431                       # number of writebacks
system.cpu.dcache.writebacks::total              3431                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1529                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1529                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1529                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1529                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5316                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5316                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5316                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5316                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        46490                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        46490                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    390581875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    390581875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    390581875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    390581875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    102030250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    102030250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003969                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003969                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003969                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003969                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73472.888450                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73472.888450                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73472.888450                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73472.888450                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2194.670897                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2194.670897                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5317                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       830874                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          830874                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3643                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3643                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    278628500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    278628500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       834517                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       834517                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004365                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004365                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76483.255559                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76483.255559                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3639                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3639                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4697                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4697                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    272826000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    272826000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    102030250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    102030250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004361                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004361                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74972.794724                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74972.794724                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21722.429210                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21722.429210                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       501513                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         501513                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3202                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3202                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    220836875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    220836875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       504715                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       504715                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006344                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006344                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68968.418176                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68968.418176                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1525                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1525                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1677                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1677                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        41793                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        41793                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    117755875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    117755875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003323                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003323                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70218.172332                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70218.172332                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1340303                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5829                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            229.937039                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          354                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           59                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5362245                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5362245                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 106969967500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
