Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_pipeline_mips_func_synth xil_defaultlib.tb_pipeline_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'fifo_room' [C:/Users/DELL/CO_project3/CO_project3.srcs/sources_1/new/pipeline_with_prefetch.v:345]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_imem(DEPTH=1024)
Compiling module xil_defaultlib.prefetch_fifo
Compiling module xil_defaultlib.prefetch_engine
Compiling module xil_defaultlib.data_mem(DEPTH=1024)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.pipeline_core_default
Compiling module xil_defaultlib.tb_pipeline_mips
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_pipeline_mips_func_synth
