{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1531524987788 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531524987788 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 14 07:36:27 2018 " "Processing started: Sat Jul 14 07:36:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531524987788 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531524987788 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531524987788 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1531524988634 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1531524988634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.bdf" "" { Schematic "C:/code/0/alu -bz/alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531525008467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531525008467 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1531525008587 ""}
{ "Warning" "WSGN_SEARCH_FILE" "aluu.vhd 2 1 " "Using design file aluu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aluu-a " "Found design unit 1: aluu-a" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531525010571 ""} { "Info" "ISGN_ENTITY_NAME" "1 aluu " "Found entity 1: aluu" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531525010571 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1531525010571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluu aluu:inst " "Elaborating entity \"aluu\" for hierarchy \"aluu:inst\"" {  } { { "alu.bdf" "inst" { Schematic "C:/code/0/alu -bz/alu.bdf" { { 240 472 640 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531525010571 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mdr_or_r aluu.vhd(22) " "Verilog HDL or VHDL warning at aluu.vhd(22): object \"mdr_or_r\" assigned a value but never read" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531525010596 "|alu|aluu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst aluu.vhd(62) " "VHDL Process Statement warning at aluu.vhd(62): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531525010598 "|alu|aluu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_add aluu.vhd(66) " "VHDL Process Statement warning at aluu.vhd(66): signal \"alu_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531525010598 "|alu|aluu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "acc aluu.vhd(67) " "VHDL Process Statement warning at aluu.vhd(67): signal \"acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531525010598 "|alu|aluu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mdr aluu.vhd(67) " "VHDL Process Statement warning at aluu.vhd(67): signal \"mdr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531525010598 "|alu|aluu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_sub aluu.vhd(68) " "VHDL Process Statement warning at aluu.vhd(68): signal \"alu_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531525010598 "|alu|aluu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "acc aluu.vhd(69) " "VHDL Process Statement warning at aluu.vhd(69): signal \"acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531525010598 "|alu|aluu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mdr aluu.vhd(69) " "VHDL Process Statement warning at aluu.vhd(69): signal \"mdr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531525010598 "|alu|aluu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_and aluu.vhd(70) " "VHDL Process Statement warning at aluu.vhd(70): signal \"alu_and\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531525010598 "|alu|aluu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "acc aluu.vhd(71) " "VHDL Process Statement warning at aluu.vhd(71): signal \"acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531525010598 "|alu|aluu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mdr aluu.vhd(71) " "VHDL Process Statement warning at aluu.vhd(71): signal \"mdr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531525010598 "|alu|aluu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_srl aluu.vhd(72) " "VHDL Process Statement warning at aluu.vhd(72): signal \"alu_srl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531525010599 "|alu|aluu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "acc aluu.vhd(73) " "VHDL Process Statement warning at aluu.vhd(73): signal \"acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531525010599 "|alu|aluu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "acc aluu.vhd(75) " "VHDL Process Statement warning at aluu.vhd(75): signal \"acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531525010599 "|alu|aluu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_add aluu.vhd(78) " "VHDL Process Statement warning at aluu.vhd(78): signal \"alu_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531525010599 "|alu|aluu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "acc aluu.vhd(79) " "VHDL Process Statement warning at aluu.vhd(79): signal \"acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531525010599 "|alu|aluu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rrr aluu.vhd(79) " "VHDL Process Statement warning at aluu.vhd(79): signal \"rrr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531525010599 "|alu|aluu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_sub aluu.vhd(80) " "VHDL Process Statement warning at aluu.vhd(80): signal \"alu_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531525010599 "|alu|aluu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "acc aluu.vhd(81) " "VHDL Process Statement warning at aluu.vhd(81): signal \"acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531525010599 "|alu|aluu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rrr aluu.vhd(81) " "VHDL Process Statement warning at aluu.vhd(81): signal \"rrr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531525010599 "|alu|aluu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_and aluu.vhd(82) " "VHDL Process Statement warning at aluu.vhd(82): signal \"alu_and\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531525010599 "|alu|aluu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "acc aluu.vhd(83) " "VHDL Process Statement warning at aluu.vhd(83): signal \"acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531525010599 "|alu|aluu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rrr aluu.vhd(83) " "VHDL Process Statement warning at aluu.vhd(83): signal \"rrr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531525010599 "|alu|aluu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_srl aluu.vhd(84) " "VHDL Process Statement warning at aluu.vhd(84): signal \"alu_srl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531525010599 "|alu|aluu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "acc aluu.vhd(85) " "VHDL Process Statement warning at aluu.vhd(85): signal \"acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531525010599 "|alu|aluu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "acc aluu.vhd(87) " "VHDL Process Statement warning at aluu.vhd(87): signal \"acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531525010599 "|alu|aluu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "acc1 aluu.vhd(90) " "VHDL Process Statement warning at aluu.vhd(90): signal \"acc1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531525010599 "|alu|aluu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "acc1 aluu.vhd(91) " "VHDL Process Statement warning at aluu.vhd(91): signal \"acc1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531525010599 "|alu|aluu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "acc1 aluu.vhd(92) " "VHDL Process Statement warning at aluu.vhd(92): signal \"acc1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531525010599 "|alu|aluu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "acc1 aluu.vhd(93) " "VHDL Process Statement warning at aluu.vhd(93): signal \"acc1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531525010599 "|alu|aluu:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "acc1 aluu.vhd(35) " "VHDL Process Statement warning at aluu.vhd(35): inferring latch(es) for signal or variable \"acc1\", which holds its previous value in one or more paths through the process" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1531525010599 "|alu|aluu:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led1 aluu.vhd(35) " "VHDL Process Statement warning at aluu.vhd(35): inferring latch(es) for signal or variable \"led1\", which holds its previous value in one or more paths through the process" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1531525010599 "|alu|aluu:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led2 aluu.vhd(35) " "VHDL Process Statement warning at aluu.vhd(35): inferring latch(es) for signal or variable \"led2\", which holds its previous value in one or more paths through the process" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1531525010599 "|alu|aluu:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led3 aluu.vhd(35) " "VHDL Process Statement warning at aluu.vhd(35): inferring latch(es) for signal or variable \"led3\", which holds its previous value in one or more paths through the process" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1531525010599 "|alu|aluu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led3 aluu.vhd(35) " "Inferred latch for \"led3\" at aluu.vhd(35)" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531525010599 "|alu|aluu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led2 aluu.vhd(35) " "Inferred latch for \"led2\" at aluu.vhd(35)" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531525010599 "|alu|aluu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led1 aluu.vhd(35) " "Inferred latch for \"led1\" at aluu.vhd(35)" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531525010599 "|alu|aluu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc1\[0\] aluu.vhd(35) " "Inferred latch for \"acc1\[0\]\" at aluu.vhd(35)" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531525010601 "|alu|aluu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc1\[1\] aluu.vhd(35) " "Inferred latch for \"acc1\[1\]\" at aluu.vhd(35)" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531525010601 "|alu|aluu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc1\[2\] aluu.vhd(35) " "Inferred latch for \"acc1\[2\]\" at aluu.vhd(35)" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531525010601 "|alu|aluu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc1\[3\] aluu.vhd(35) " "Inferred latch for \"acc1\[3\]\" at aluu.vhd(35)" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531525010601 "|alu|aluu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc1\[4\] aluu.vhd(35) " "Inferred latch for \"acc1\[4\]\" at aluu.vhd(35)" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531525010601 "|alu|aluu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc1\[5\] aluu.vhd(35) " "Inferred latch for \"acc1\[5\]\" at aluu.vhd(35)" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531525010601 "|alu|aluu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc1\[6\] aluu.vhd(35) " "Inferred latch for \"acc1\[6\]\" at aluu.vhd(35)" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531525010601 "|alu|aluu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc1\[7\] aluu.vhd(35) " "Inferred latch for \"acc1\[7\]\" at aluu.vhd(35)" {  } { { "aluu.vhd" "" { Text "C:/code/0/alu -bz/aluu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531525010601 "|alu|aluu:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "shuchu.vhd 2 1 " "Using design file shuchu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shuchu-part " "Found design unit 1: shuchu-part" {  } { { "shuchu.vhd" "" { Text "C:/code/0/alu -bz/shuchu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531525010630 ""} { "Info" "ISGN_ENTITY_NAME" "1 shuchu " "Found entity 1: shuchu" {  } { { "shuchu.vhd" "" { Text "C:/code/0/alu -bz/shuchu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531525010630 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1531525010630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shuchu shuchu:inst2 " "Elaborating entity \"shuchu\" for hierarchy \"shuchu:inst2\"" {  } { { "alu.bdf" "inst2" { Schematic "C:/code/0/alu -bz/alu.bdf" { { 208 1128 1312 320 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531525010636 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel shuchu.vhd(29) " "VHDL Process Statement warning at shuchu.vhd(29): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shuchu.vhd" "" { Text "C:/code/0/alu -bz/shuchu.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531525010683 "|alu|shuchu:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hex_0 shuchu.vhd(30) " "VHDL Process Statement warning at shuchu.vhd(30): signal \"hex_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shuchu.vhd" "" { Text "C:/code/0/alu -bz/shuchu.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531525010683 "|alu|shuchu:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hex_1 shuchu.vhd(31) " "VHDL Process Statement warning at shuchu.vhd(31): signal \"hex_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shuchu.vhd" "" { Text "C:/code/0/alu -bz/shuchu.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531525010683 "|alu|shuchu:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cout shuchu.vhd(17) " "VHDL Process Statement warning at shuchu.vhd(17): inferring latch(es) for signal or variable \"cout\", which holds its previous value in one or more paths through the process" {  } { { "shuchu.vhd" "" { Text "C:/code/0/alu -bz/shuchu.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1531525010683 "|alu|shuchu:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout\[0\] shuchu.vhd(17) " "Inferred latch for \"cout\[0\]\" at shuchu.vhd(17)" {  } { { "shuchu.vhd" "" { Text "C:/code/0/alu -bz/shuchu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531525010683 "|alu|shuchu:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout\[1\] shuchu.vhd(17) " "Inferred latch for \"cout\[1\]\" at shuchu.vhd(17)" {  } { { "shuchu.vhd" "" { Text "C:/code/0/alu -bz/shuchu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531525010683 "|alu|shuchu:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout\[2\] shuchu.vhd(17) " "Inferred latch for \"cout\[2\]\" at shuchu.vhd(17)" {  } { { "shuchu.vhd" "" { Text "C:/code/0/alu -bz/shuchu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531525010683 "|alu|shuchu:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout\[3\] shuchu.vhd(17) " "Inferred latch for \"cout\[3\]\" at shuchu.vhd(17)" {  } { { "shuchu.vhd" "" { Text "C:/code/0/alu -bz/shuchu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531525010683 "|alu|shuchu:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout\[4\] shuchu.vhd(17) " "Inferred latch for \"cout\[4\]\" at shuchu.vhd(17)" {  } { { "shuchu.vhd" "" { Text "C:/code/0/alu -bz/shuchu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531525010683 "|alu|shuchu:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout\[5\] shuchu.vhd(17) " "Inferred latch for \"cout\[5\]\" at shuchu.vhd(17)" {  } { { "shuchu.vhd" "" { Text "C:/code/0/alu -bz/shuchu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531525010683 "|alu|shuchu:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout\[6\] shuchu.vhd(17) " "Inferred latch for \"cout\[6\]\" at shuchu.vhd(17)" {  } { { "shuchu.vhd" "" { Text "C:/code/0/alu -bz/shuchu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531525010683 "|alu|shuchu:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout\[7\] shuchu.vhd(17) " "Inferred latch for \"cout\[7\]\" at shuchu.vhd(17)" {  } { { "shuchu.vhd" "" { Text "C:/code/0/alu -bz/shuchu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531525010683 "|alu|shuchu:inst2"}
{ "Warning" "WSGN_SEARCH_FILE" "yima.vhd 2 1 " "Using design file yima.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 yima-part " "Found design unit 1: yima-part" {  } { { "yima.vhd" "" { Text "C:/code/0/alu -bz/yima.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531525010722 ""} { "Info" "ISGN_ENTITY_NAME" "1 yima " "Found entity 1: yima" {  } { { "yima.vhd" "" { Text "C:/code/0/alu -bz/yima.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531525010722 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1531525010722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yima yima:inst3 " "Elaborating entity \"yima\" for hierarchy \"yima:inst3\"" {  } { { "alu.bdf" "inst3" { Schematic "C:/code/0/alu -bz/alu.bdf" { { 224 760 952 304 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531525010728 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output yima.vhd(32) " "VHDL Process Statement warning at yima.vhd(32): signal \"output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "yima.vhd" "" { Text "C:/code/0/alu -bz/yima.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531525010751 "|alu|yima:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output yima.vhd(33) " "VHDL Process Statement warning at yima.vhd(33): signal \"output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "yima.vhd" "" { Text "C:/code/0/alu -bz/yima.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531525010752 "|alu|yima:inst3"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "shuchu:inst2\|cout\[7\] " "LATCH primitive \"shuchu:inst2\|cout\[7\]\" is permanently enabled" {  } { { "shuchu.vhd" "" { Text "C:/code/0/alu -bz/shuchu.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531525011401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "shuchu:inst2\|cout\[6\] " "LATCH primitive \"shuchu:inst2\|cout\[6\]\" is permanently enabled" {  } { { "shuchu.vhd" "" { Text "C:/code/0/alu -bz/shuchu.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531525011401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "shuchu:inst2\|cout\[5\] " "LATCH primitive \"shuchu:inst2\|cout\[5\]\" is permanently enabled" {  } { { "shuchu.vhd" "" { Text "C:/code/0/alu -bz/shuchu.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531525011401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "shuchu:inst2\|cout\[4\] " "LATCH primitive \"shuchu:inst2\|cout\[4\]\" is permanently enabled" {  } { { "shuchu.vhd" "" { Text "C:/code/0/alu -bz/shuchu.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531525011401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "shuchu:inst2\|cout\[3\] " "LATCH primitive \"shuchu:inst2\|cout\[3\]\" is permanently enabled" {  } { { "shuchu.vhd" "" { Text "C:/code/0/alu -bz/shuchu.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531525011401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "shuchu:inst2\|cout\[2\] " "LATCH primitive \"shuchu:inst2\|cout\[2\]\" is permanently enabled" {  } { { "shuchu.vhd" "" { Text "C:/code/0/alu -bz/shuchu.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531525011401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "shuchu:inst2\|cout\[1\] " "LATCH primitive \"shuchu:inst2\|cout\[1\]\" is permanently enabled" {  } { { "shuchu.vhd" "" { Text "C:/code/0/alu -bz/shuchu.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531525011401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "shuchu:inst2\|cout\[0\] " "LATCH primitive \"shuchu:inst2\|cout\[0\]\" is permanently enabled" {  } { { "shuchu.vhd" "" { Text "C:/code/0/alu -bz/shuchu.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531525011401 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cout\[7\] VCC " "Pin \"cout\[7\]\" is stuck at VCC" {  } { { "alu.bdf" "" { Schematic "C:/code/0/alu -bz/alu.bdf" { { 232 1368 1544 248 "cout\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531525012016 "|alu|cout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cout\[1\] GND " "Pin \"cout\[1\]\" is stuck at GND" {  } { { "alu.bdf" "" { Schematic "C:/code/0/alu -bz/alu.bdf" { { 232 1368 1544 248 "cout\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531525012016 "|alu|cout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "se\[3\] VCC " "Pin \"se\[3\]\" is stuck at VCC" {  } { { "alu.bdf" "" { Schematic "C:/code/0/alu -bz/alu.bdf" { { 256 1376 1552 272 "se\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531525012016 "|alu|se[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "se\[2\] VCC " "Pin \"se\[2\]\" is stuck at VCC" {  } { { "alu.bdf" "" { Schematic "C:/code/0/alu -bz/alu.bdf" { { 256 1376 1552 272 "se\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531525012016 "|alu|se[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "se\[1\] VCC " "Pin \"se\[1\]\" is stuck at VCC" {  } { { "alu.bdf" "" { Schematic "C:/code/0/alu -bz/alu.bdf" { { 256 1376 1552 272 "se\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531525012016 "|alu|se[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "se\[0\] VCC " "Pin \"se\[0\]\" is stuck at VCC" {  } { { "alu.bdf" "" { Schematic "C:/code/0/alu -bz/alu.bdf" { { 256 1376 1552 272 "se\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531525012016 "|alu|se[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1531525012016 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1531525012182 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1531525013150 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531525013150 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "alu.bdf" "" { Schematic "C:/code/0/alu -bz/alu.bdf" { { 264 304 472 280 "reset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1531525013695 "|alu|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1531525013695 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "104 " "Implemented 104 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1531525013696 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1531525013696 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1531525013696 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1531525013696 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "715 " "Peak virtual memory: 715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531525013814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 14 07:36:53 2018 " "Processing ended: Sat Jul 14 07:36:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531525013814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531525013814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531525013814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1531525013814 ""}
