#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002028a59abf0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 22;
 .timescale 0 0;
v000002028a60a2c0_0 .net "PC", 31 0, v000002028a603120_0;  1 drivers
v000002028a60b1c0_0 .var "clk", 0 0;
v000002028a60a5e0_0 .net "clkout", 0 0, L_000002028a5927d0;  1 drivers
v000002028a609f00_0 .net "cycles_consumed", 31 0, v000002028a608ea0_0;  1 drivers
v000002028a609b40_0 .net "regs0", 31 0, L_000002028a592920;  1 drivers
v000002028a60b4e0_0 .net "regs1", 31 0, L_000002028a592ae0;  1 drivers
v000002028a60a9a0_0 .net "regs2", 31 0, L_000002028a592140;  1 drivers
v000002028a60aa40_0 .net "regs3", 31 0, L_000002028a5921b0;  1 drivers
v000002028a60a040_0 .net "regs4", 31 0, L_000002028a592290;  1 drivers
v000002028a60b580_0 .net "regs5", 31 0, L_000002028a592220;  1 drivers
v000002028a60b620_0 .var "rst", 0 0;
S_000002028a513320 .scope module, "cpu" "processor" 2 35, 3 4 0, S_000002028a59abf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000002028a59af10 .param/l "RType" 0 4 2, C4<000000>;
P_000002028a59af48 .param/l "add" 0 4 5, C4<100000>;
P_000002028a59af80 .param/l "addi" 0 4 8, C4<001000>;
P_000002028a59afb8 .param/l "addu" 0 4 5, C4<100001>;
P_000002028a59aff0 .param/l "and_" 0 4 5, C4<100100>;
P_000002028a59b028 .param/l "andi" 0 4 8, C4<001100>;
P_000002028a59b060 .param/l "beq" 0 4 10, C4<000100>;
P_000002028a59b098 .param/l "bne" 0 4 10, C4<000101>;
P_000002028a59b0d0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000002028a59b108 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002028a59b140 .param/l "j" 0 4 12, C4<000010>;
P_000002028a59b178 .param/l "jal" 0 4 12, C4<000011>;
P_000002028a59b1b0 .param/l "jr" 0 4 6, C4<001000>;
P_000002028a59b1e8 .param/l "lw" 0 4 8, C4<100011>;
P_000002028a59b220 .param/l "nor_" 0 4 5, C4<100111>;
P_000002028a59b258 .param/l "or_" 0 4 5, C4<100101>;
P_000002028a59b290 .param/l "ori" 0 4 8, C4<001101>;
P_000002028a59b2c8 .param/l "sgt" 0 4 6, C4<101011>;
P_000002028a59b300 .param/l "sll" 0 4 6, C4<000000>;
P_000002028a59b338 .param/l "slt" 0 4 5, C4<101010>;
P_000002028a59b370 .param/l "slti" 0 4 8, C4<101010>;
P_000002028a59b3a8 .param/l "srl" 0 4 6, C4<000010>;
P_000002028a59b3e0 .param/l "sub" 0 4 5, C4<100010>;
P_000002028a59b418 .param/l "subu" 0 4 5, C4<100011>;
P_000002028a59b450 .param/l "sw" 0 4 8, C4<101011>;
P_000002028a59b488 .param/l "xor_" 0 4 5, C4<100110>;
P_000002028a59b4c0 .param/l "xori" 0 4 8, C4<001110>;
L_000002028a592530 .functor NOT 1, v000002028a60b620_0, C4<0>, C4<0>, C4<0>;
L_000002028a592a70 .functor NOT 1, v000002028a60b620_0, C4<0>, C4<0>, C4<0>;
L_000002028a591f10 .functor NOT 1, v000002028a60b620_0, C4<0>, C4<0>, C4<0>;
L_000002028a5924c0 .functor NOT 1, v000002028a60b620_0, C4<0>, C4<0>, C4<0>;
L_000002028a591f80 .functor NOT 1, v000002028a60b620_0, C4<0>, C4<0>, C4<0>;
L_000002028a5926f0 .functor NOT 1, v000002028a60b620_0, C4<0>, C4<0>, C4<0>;
L_000002028a591c70 .functor NOT 1, v000002028a60b620_0, C4<0>, C4<0>, C4<0>;
L_000002028a592760 .functor NOT 1, v000002028a60b620_0, C4<0>, C4<0>, C4<0>;
L_000002028a5927d0 .functor OR 1, v000002028a60b1c0_0, v000002028a589f90_0, C4<0>, C4<0>;
L_000002028a592840 .functor OR 1, L_000002028a60a720, L_000002028a60a7c0, C4<0>, C4<0>;
L_000002028a591e30 .functor AND 1, L_000002028a6641b0, L_000002028a663a30, C4<1>, C4<1>;
L_000002028a592300 .functor NOT 1, v000002028a60b620_0, C4<0>, C4<0>, C4<0>;
L_000002028a592370 .functor OR 1, L_000002028a6647f0, L_000002028a6650b0, C4<0>, C4<0>;
L_000002028a5923e0 .functor OR 1, L_000002028a592370, L_000002028a664bb0, C4<0>, C4<0>;
L_000002028a591c00 .functor OR 1, L_000002028a664f70, L_000002028a664430, C4<0>, C4<0>;
L_000002028a592450 .functor AND 1, L_000002028a665470, L_000002028a591c00, C4<1>, C4<1>;
L_000002028a591d50 .functor OR 1, L_000002028a663fd0, L_000002028a664070, C4<0>, C4<0>;
L_000002028a5928b0 .functor AND 1, L_000002028a6646b0, L_000002028a591d50, C4<1>, C4<1>;
v000002028a603760_0 .net "ALUOp", 3 0, v000002028a58b7f0_0;  1 drivers
v000002028a604ca0_0 .net "ALUResult", 31 0, v000002028a5adef0_0;  1 drivers
v000002028a604b60_0 .net "ALUSrc", 0 0, v000002028a58aad0_0;  1 drivers
v000002028a6043e0_0 .net "ALUin2", 31 0, L_000002028a6653d0;  1 drivers
v000002028a6048e0_0 .net "MemReadEn", 0 0, v000002028a58b750_0;  1 drivers
v000002028a6034e0_0 .net "MemWriteEn", 0 0, v000002028a589d10_0;  1 drivers
v000002028a604d40_0 .net "MemtoReg", 0 0, v000002028a589e50_0;  1 drivers
v000002028a604980_0 .net "PC", 31 0, v000002028a603120_0;  alias, 1 drivers
v000002028a603800_0 .net "PCPlus1", 31 0, L_000002028a60a680;  1 drivers
v000002028a603b20_0 .net "PCsrc", 1 0, v000002028a5adb30_0;  1 drivers
v000002028a6045c0_0 .net "RegDst", 0 0, v000002028a58a7b0_0;  1 drivers
v000002028a604160_0 .net "RegWriteEn", 0 0, v000002028a589ef0_0;  1 drivers
v000002028a604e80_0 .net "WriteRegister", 4 0, L_000002028a665510;  1 drivers
v000002028a604660_0 .net *"_ivl_0", 0 0, L_000002028a592530;  1 drivers
L_000002028a60b8d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002028a604de0_0 .net/2u *"_ivl_10", 4 0, L_000002028a60b8d0;  1 drivers
L_000002028a60bcc0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002028a604f20_0 .net *"_ivl_101", 15 0, L_000002028a60bcc0;  1 drivers
v000002028a604700_0 .net *"_ivl_102", 31 0, L_000002028a664890;  1 drivers
L_000002028a60bd08 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002028a604200_0 .net *"_ivl_105", 25 0, L_000002028a60bd08;  1 drivers
L_000002028a60bd50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002028a604480_0 .net/2u *"_ivl_106", 31 0, L_000002028a60bd50;  1 drivers
v000002028a6039e0_0 .net *"_ivl_108", 0 0, L_000002028a6641b0;  1 drivers
L_000002028a60bd98 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002028a603080_0 .net/2u *"_ivl_110", 5 0, L_000002028a60bd98;  1 drivers
v000002028a603260_0 .net *"_ivl_112", 0 0, L_000002028a663a30;  1 drivers
v000002028a603da0_0 .net *"_ivl_115", 0 0, L_000002028a591e30;  1 drivers
v000002028a604a20_0 .net *"_ivl_116", 47 0, L_000002028a663d50;  1 drivers
L_000002028a60bde0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002028a603bc0_0 .net *"_ivl_119", 15 0, L_000002028a60bde0;  1 drivers
L_000002028a60b918 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002028a604520_0 .net/2u *"_ivl_12", 5 0, L_000002028a60b918;  1 drivers
v000002028a6047a0_0 .net *"_ivl_120", 47 0, L_000002028a664570;  1 drivers
L_000002028a60be28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002028a603300_0 .net *"_ivl_123", 15 0, L_000002028a60be28;  1 drivers
v000002028a603a80_0 .net *"_ivl_125", 0 0, L_000002028a664250;  1 drivers
v000002028a603ee0_0 .net *"_ivl_126", 31 0, L_000002028a664930;  1 drivers
v000002028a604840_0 .net *"_ivl_128", 47 0, L_000002028a665790;  1 drivers
v000002028a603c60_0 .net *"_ivl_130", 47 0, L_000002028a663ad0;  1 drivers
v000002028a6033a0_0 .net *"_ivl_132", 47 0, L_000002028a664ed0;  1 drivers
v000002028a603d00_0 .net *"_ivl_134", 47 0, L_000002028a6649d0;  1 drivers
L_000002028a60be70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002028a604ac0_0 .net/2u *"_ivl_138", 1 0, L_000002028a60be70;  1 drivers
v000002028a603e40_0 .net *"_ivl_14", 0 0, L_000002028a60aae0;  1 drivers
v000002028a603440_0 .net *"_ivl_140", 0 0, L_000002028a664a70;  1 drivers
L_000002028a60beb8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002028a603620_0 .net/2u *"_ivl_142", 1 0, L_000002028a60beb8;  1 drivers
v000002028a6036c0_0 .net *"_ivl_144", 0 0, L_000002028a664cf0;  1 drivers
L_000002028a60bf00 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002028a603f80_0 .net/2u *"_ivl_146", 1 0, L_000002028a60bf00;  1 drivers
v000002028a604020_0 .net *"_ivl_148", 0 0, L_000002028a663cb0;  1 drivers
L_000002028a60bf48 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002028a6042a0_0 .net/2u *"_ivl_150", 31 0, L_000002028a60bf48;  1 drivers
L_000002028a60bf90 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002028a604340_0 .net/2u *"_ivl_152", 31 0, L_000002028a60bf90;  1 drivers
v000002028a6053b0_0 .net *"_ivl_154", 31 0, L_000002028a664c50;  1 drivers
v000002028a605810_0 .net *"_ivl_156", 31 0, L_000002028a663df0;  1 drivers
L_000002028a60b960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002028a6059f0_0 .net/2u *"_ivl_16", 4 0, L_000002028a60b960;  1 drivers
v000002028a6062b0_0 .net *"_ivl_160", 0 0, L_000002028a592300;  1 drivers
L_000002028a60c020 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002028a6051d0_0 .net/2u *"_ivl_162", 31 0, L_000002028a60c020;  1 drivers
L_000002028a60c0f8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002028a605270_0 .net/2u *"_ivl_166", 5 0, L_000002028a60c0f8;  1 drivers
v000002028a605770_0 .net *"_ivl_168", 0 0, L_000002028a6647f0;  1 drivers
L_000002028a60c140 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002028a605590_0 .net/2u *"_ivl_170", 5 0, L_000002028a60c140;  1 drivers
v000002028a606210_0 .net *"_ivl_172", 0 0, L_000002028a6650b0;  1 drivers
v000002028a606350_0 .net *"_ivl_175", 0 0, L_000002028a592370;  1 drivers
L_000002028a60c188 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002028a6063f0_0 .net/2u *"_ivl_176", 5 0, L_000002028a60c188;  1 drivers
v000002028a6068f0_0 .net *"_ivl_178", 0 0, L_000002028a664bb0;  1 drivers
v000002028a606e90_0 .net *"_ivl_181", 0 0, L_000002028a5923e0;  1 drivers
L_000002028a60c1d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002028a606d50_0 .net/2u *"_ivl_182", 15 0, L_000002028a60c1d0;  1 drivers
v000002028a6060d0_0 .net *"_ivl_184", 31 0, L_000002028a664390;  1 drivers
v000002028a605450_0 .net *"_ivl_187", 0 0, L_000002028a665650;  1 drivers
v000002028a605d10_0 .net *"_ivl_188", 15 0, L_000002028a665290;  1 drivers
v000002028a6056d0_0 .net *"_ivl_19", 4 0, L_000002028a609be0;  1 drivers
v000002028a605a90_0 .net *"_ivl_190", 31 0, L_000002028a663990;  1 drivers
v000002028a606cb0_0 .net *"_ivl_194", 31 0, L_000002028a663f30;  1 drivers
L_000002028a60c218 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002028a606030_0 .net *"_ivl_197", 25 0, L_000002028a60c218;  1 drivers
L_000002028a60c260 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002028a6058b0_0 .net/2u *"_ivl_198", 31 0, L_000002028a60c260;  1 drivers
L_000002028a60b888 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002028a605f90_0 .net/2u *"_ivl_2", 5 0, L_000002028a60b888;  1 drivers
v000002028a606170_0 .net *"_ivl_20", 4 0, L_000002028a60b760;  1 drivers
v000002028a605630_0 .net *"_ivl_200", 0 0, L_000002028a665470;  1 drivers
L_000002028a60c2a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002028a606490_0 .net/2u *"_ivl_202", 5 0, L_000002028a60c2a8;  1 drivers
v000002028a606990_0 .net *"_ivl_204", 0 0, L_000002028a664f70;  1 drivers
L_000002028a60c2f0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002028a6065d0_0 .net/2u *"_ivl_206", 5 0, L_000002028a60c2f0;  1 drivers
v000002028a606f30_0 .net *"_ivl_208", 0 0, L_000002028a664430;  1 drivers
v000002028a606c10_0 .net *"_ivl_211", 0 0, L_000002028a591c00;  1 drivers
v000002028a606a30_0 .net *"_ivl_213", 0 0, L_000002028a592450;  1 drivers
L_000002028a60c338 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002028a606b70_0 .net/2u *"_ivl_214", 5 0, L_000002028a60c338;  1 drivers
v000002028a606530_0 .net *"_ivl_216", 0 0, L_000002028a665150;  1 drivers
L_000002028a60c380 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002028a606ad0_0 .net/2u *"_ivl_218", 31 0, L_000002028a60c380;  1 drivers
v000002028a6054f0_0 .net *"_ivl_220", 31 0, L_000002028a6656f0;  1 drivers
v000002028a605c70_0 .net *"_ivl_224", 31 0, L_000002028a664750;  1 drivers
L_000002028a60c3c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002028a606670_0 .net *"_ivl_227", 25 0, L_000002028a60c3c8;  1 drivers
L_000002028a60c410 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002028a605090_0 .net/2u *"_ivl_228", 31 0, L_000002028a60c410;  1 drivers
v000002028a606710_0 .net *"_ivl_230", 0 0, L_000002028a6646b0;  1 drivers
L_000002028a60c458 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002028a6067b0_0 .net/2u *"_ivl_232", 5 0, L_000002028a60c458;  1 drivers
v000002028a606850_0 .net *"_ivl_234", 0 0, L_000002028a663fd0;  1 drivers
L_000002028a60c4a0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002028a605ef0_0 .net/2u *"_ivl_236", 5 0, L_000002028a60c4a0;  1 drivers
v000002028a605950_0 .net *"_ivl_238", 0 0, L_000002028a664070;  1 drivers
v000002028a606df0_0 .net *"_ivl_24", 0 0, L_000002028a591f10;  1 drivers
v000002028a605130_0 .net *"_ivl_241", 0 0, L_000002028a591d50;  1 drivers
v000002028a605310_0 .net *"_ivl_243", 0 0, L_000002028a5928b0;  1 drivers
L_000002028a60c4e8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002028a605b30_0 .net/2u *"_ivl_244", 5 0, L_000002028a60c4e8;  1 drivers
v000002028a605bd0_0 .net *"_ivl_246", 0 0, L_000002028a6644d0;  1 drivers
v000002028a605db0_0 .net *"_ivl_248", 31 0, L_000002028a664610;  1 drivers
L_000002028a60b9a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002028a605e50_0 .net/2u *"_ivl_26", 4 0, L_000002028a60b9a8;  1 drivers
v000002028a607640_0 .net *"_ivl_29", 4 0, L_000002028a60acc0;  1 drivers
v000002028a6075a0_0 .net *"_ivl_32", 0 0, L_000002028a5924c0;  1 drivers
L_000002028a60b9f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002028a608680_0 .net/2u *"_ivl_34", 4 0, L_000002028a60b9f0;  1 drivers
v000002028a6078c0_0 .net *"_ivl_37", 4 0, L_000002028a60ae00;  1 drivers
v000002028a608180_0 .net *"_ivl_40", 0 0, L_000002028a591f80;  1 drivers
L_000002028a60ba38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002028a6082c0_0 .net/2u *"_ivl_42", 15 0, L_000002028a60ba38;  1 drivers
v000002028a608d60_0 .net *"_ivl_45", 15 0, L_000002028a60a0e0;  1 drivers
v000002028a6076e0_0 .net *"_ivl_48", 0 0, L_000002028a5926f0;  1 drivers
v000002028a607be0_0 .net *"_ivl_5", 5 0, L_000002028a60b080;  1 drivers
L_000002028a60ba80 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002028a6084a0_0 .net/2u *"_ivl_50", 36 0, L_000002028a60ba80;  1 drivers
L_000002028a60bac8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002028a607820_0 .net/2u *"_ivl_52", 31 0, L_000002028a60bac8;  1 drivers
v000002028a6089a0_0 .net *"_ivl_55", 4 0, L_000002028a60a900;  1 drivers
v000002028a607960_0 .net *"_ivl_56", 36 0, L_000002028a60a360;  1 drivers
v000002028a608720_0 .net *"_ivl_58", 36 0, L_000002028a60b6c0;  1 drivers
v000002028a607780_0 .net *"_ivl_62", 0 0, L_000002028a591c70;  1 drivers
L_000002028a60bb10 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002028a6073c0_0 .net/2u *"_ivl_64", 5 0, L_000002028a60bb10;  1 drivers
v000002028a608860_0 .net *"_ivl_67", 5 0, L_000002028a609960;  1 drivers
v000002028a608cc0_0 .net *"_ivl_70", 0 0, L_000002028a592760;  1 drivers
L_000002028a60bb58 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002028a608040_0 .net/2u *"_ivl_72", 57 0, L_000002028a60bb58;  1 drivers
L_000002028a60bba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002028a607a00_0 .net/2u *"_ivl_74", 31 0, L_000002028a60bba0;  1 drivers
v000002028a607aa0_0 .net *"_ivl_77", 25 0, L_000002028a60b3a0;  1 drivers
v000002028a607460_0 .net *"_ivl_78", 57 0, L_000002028a609dc0;  1 drivers
v000002028a607b40_0 .net *"_ivl_8", 0 0, L_000002028a592a70;  1 drivers
v000002028a607c80_0 .net *"_ivl_80", 57 0, L_000002028a60af40;  1 drivers
L_000002028a60bbe8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002028a608360_0 .net/2u *"_ivl_84", 31 0, L_000002028a60bbe8;  1 drivers
L_000002028a60bc30 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002028a6071e0_0 .net/2u *"_ivl_88", 5 0, L_000002028a60bc30;  1 drivers
v000002028a607280_0 .net *"_ivl_90", 0 0, L_000002028a60a720;  1 drivers
L_000002028a60bc78 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002028a6070a0_0 .net/2u *"_ivl_92", 5 0, L_000002028a60bc78;  1 drivers
v000002028a607d20_0 .net *"_ivl_94", 0 0, L_000002028a60a7c0;  1 drivers
v000002028a607dc0_0 .net *"_ivl_97", 0 0, L_000002028a592840;  1 drivers
v000002028a608e00_0 .net *"_ivl_98", 47 0, L_000002028a60a860;  1 drivers
v000002028a608400_0 .net "adderResult", 31 0, L_000002028a6655b0;  1 drivers
v000002028a608a40_0 .net "address", 31 0, L_000002028a609fa0;  1 drivers
v000002028a608540_0 .net "clk", 0 0, L_000002028a5927d0;  alias, 1 drivers
v000002028a608ea0_0 .var "cycles_consumed", 31 0;
o000002028a5b1888 .functor BUFZ 1, C4<z>; HiZ drive
v000002028a608220_0 .net "excep_flag", 0 0, o000002028a5b1888;  0 drivers
v000002028a6087c0_0 .net "extImm", 31 0, L_000002028a663b70;  1 drivers
v000002028a608f40_0 .net "funct", 5 0, L_000002028a60a400;  1 drivers
v000002028a607140_0 .net "hlt", 0 0, v000002028a589f90_0;  1 drivers
v000002028a607e60_0 .net "imm", 15 0, L_000002028a60b260;  1 drivers
v000002028a608ae0_0 .net "immediate", 31 0, L_000002028a6638f0;  1 drivers
v000002028a608b80_0 .net "input_clk", 0 0, v000002028a60b1c0_0;  1 drivers
v000002028a6085e0_0 .net "instruction", 31 0, L_000002028a665330;  1 drivers
v000002028a607f00_0 .net "memoryReadData", 31 0, v000002028a6031c0_0;  1 drivers
v000002028a608900_0 .net "nextPC", 31 0, L_000002028a664d90;  1 drivers
v000002028a608c20_0 .net "opcode", 5 0, L_000002028a60a540;  1 drivers
v000002028a607fa0_0 .net "rd", 4 0, L_000002028a60ac20;  1 drivers
v000002028a6080e0_0 .net "readData1", 31 0, L_000002028a592680;  1 drivers
v000002028a607320_0 .net "readData1_w", 31 0, L_000002028a666d00;  1 drivers
v000002028a607500_0 .net "readData2", 31 0, L_000002028a592a00;  1 drivers
v000002028a609c80_0 .net "regs0", 31 0, L_000002028a592920;  alias, 1 drivers
v000002028a60b440_0 .net "regs1", 31 0, L_000002028a592ae0;  alias, 1 drivers
v000002028a609d20_0 .net "regs2", 31 0, L_000002028a592140;  alias, 1 drivers
v000002028a60a180_0 .net "regs3", 31 0, L_000002028a5921b0;  alias, 1 drivers
v000002028a6098c0_0 .net "regs4", 31 0, L_000002028a592290;  alias, 1 drivers
v000002028a60b120_0 .net "regs5", 31 0, L_000002028a592220;  alias, 1 drivers
v000002028a609aa0_0 .net "rs", 4 0, L_000002028a60ad60;  1 drivers
v000002028a609e60_0 .net "rst", 0 0, v000002028a60b620_0;  1 drivers
v000002028a60a220_0 .net "rt", 4 0, L_000002028a60a4a0;  1 drivers
v000002028a60b300_0 .net "shamt", 31 0, L_000002028a60aea0;  1 drivers
v000002028a60ab80_0 .net "wire_instruction", 31 0, L_000002028a5920d0;  1 drivers
v000002028a60afe0_0 .net "writeData", 31 0, L_000002028a6670c0;  1 drivers
v000002028a609a00_0 .net "zero", 0 0, L_000002028a667020;  1 drivers
L_000002028a60b080 .part L_000002028a665330, 26, 6;
L_000002028a60a540 .functor MUXZ 6, L_000002028a60b080, L_000002028a60b888, L_000002028a592530, C4<>;
L_000002028a60aae0 .cmp/eq 6, L_000002028a60a540, L_000002028a60b918;
L_000002028a609be0 .part L_000002028a665330, 11, 5;
L_000002028a60b760 .functor MUXZ 5, L_000002028a609be0, L_000002028a60b960, L_000002028a60aae0, C4<>;
L_000002028a60ac20 .functor MUXZ 5, L_000002028a60b760, L_000002028a60b8d0, L_000002028a592a70, C4<>;
L_000002028a60acc0 .part L_000002028a665330, 21, 5;
L_000002028a60ad60 .functor MUXZ 5, L_000002028a60acc0, L_000002028a60b9a8, L_000002028a591f10, C4<>;
L_000002028a60ae00 .part L_000002028a665330, 16, 5;
L_000002028a60a4a0 .functor MUXZ 5, L_000002028a60ae00, L_000002028a60b9f0, L_000002028a5924c0, C4<>;
L_000002028a60a0e0 .part L_000002028a665330, 0, 16;
L_000002028a60b260 .functor MUXZ 16, L_000002028a60a0e0, L_000002028a60ba38, L_000002028a591f80, C4<>;
L_000002028a60a900 .part L_000002028a665330, 6, 5;
L_000002028a60a360 .concat [ 5 32 0 0], L_000002028a60a900, L_000002028a60bac8;
L_000002028a60b6c0 .functor MUXZ 37, L_000002028a60a360, L_000002028a60ba80, L_000002028a5926f0, C4<>;
L_000002028a60aea0 .part L_000002028a60b6c0, 0, 32;
L_000002028a609960 .part L_000002028a665330, 0, 6;
L_000002028a60a400 .functor MUXZ 6, L_000002028a609960, L_000002028a60bb10, L_000002028a591c70, C4<>;
L_000002028a60b3a0 .part L_000002028a665330, 0, 26;
L_000002028a609dc0 .concat [ 26 32 0 0], L_000002028a60b3a0, L_000002028a60bba0;
L_000002028a60af40 .functor MUXZ 58, L_000002028a609dc0, L_000002028a60bb58, L_000002028a592760, C4<>;
L_000002028a609fa0 .part L_000002028a60af40, 0, 32;
L_000002028a60a680 .arith/sum 32, v000002028a603120_0, L_000002028a60bbe8;
L_000002028a60a720 .cmp/eq 6, L_000002028a60a540, L_000002028a60bc30;
L_000002028a60a7c0 .cmp/eq 6, L_000002028a60a540, L_000002028a60bc78;
L_000002028a60a860 .concat [ 32 16 0 0], L_000002028a609fa0, L_000002028a60bcc0;
L_000002028a664890 .concat [ 6 26 0 0], L_000002028a60a540, L_000002028a60bd08;
L_000002028a6641b0 .cmp/eq 32, L_000002028a664890, L_000002028a60bd50;
L_000002028a663a30 .cmp/eq 6, L_000002028a60a400, L_000002028a60bd98;
L_000002028a663d50 .concat [ 32 16 0 0], L_000002028a592680, L_000002028a60bde0;
L_000002028a664570 .concat [ 32 16 0 0], v000002028a603120_0, L_000002028a60be28;
L_000002028a664250 .part L_000002028a60b260, 15, 1;
LS_000002028a664930_0_0 .concat [ 1 1 1 1], L_000002028a664250, L_000002028a664250, L_000002028a664250, L_000002028a664250;
LS_000002028a664930_0_4 .concat [ 1 1 1 1], L_000002028a664250, L_000002028a664250, L_000002028a664250, L_000002028a664250;
LS_000002028a664930_0_8 .concat [ 1 1 1 1], L_000002028a664250, L_000002028a664250, L_000002028a664250, L_000002028a664250;
LS_000002028a664930_0_12 .concat [ 1 1 1 1], L_000002028a664250, L_000002028a664250, L_000002028a664250, L_000002028a664250;
LS_000002028a664930_0_16 .concat [ 1 1 1 1], L_000002028a664250, L_000002028a664250, L_000002028a664250, L_000002028a664250;
LS_000002028a664930_0_20 .concat [ 1 1 1 1], L_000002028a664250, L_000002028a664250, L_000002028a664250, L_000002028a664250;
LS_000002028a664930_0_24 .concat [ 1 1 1 1], L_000002028a664250, L_000002028a664250, L_000002028a664250, L_000002028a664250;
LS_000002028a664930_0_28 .concat [ 1 1 1 1], L_000002028a664250, L_000002028a664250, L_000002028a664250, L_000002028a664250;
LS_000002028a664930_1_0 .concat [ 4 4 4 4], LS_000002028a664930_0_0, LS_000002028a664930_0_4, LS_000002028a664930_0_8, LS_000002028a664930_0_12;
LS_000002028a664930_1_4 .concat [ 4 4 4 4], LS_000002028a664930_0_16, LS_000002028a664930_0_20, LS_000002028a664930_0_24, LS_000002028a664930_0_28;
L_000002028a664930 .concat [ 16 16 0 0], LS_000002028a664930_1_0, LS_000002028a664930_1_4;
L_000002028a665790 .concat [ 16 32 0 0], L_000002028a60b260, L_000002028a664930;
L_000002028a663ad0 .arith/sum 48, L_000002028a664570, L_000002028a665790;
L_000002028a664ed0 .functor MUXZ 48, L_000002028a663ad0, L_000002028a663d50, L_000002028a591e30, C4<>;
L_000002028a6649d0 .functor MUXZ 48, L_000002028a664ed0, L_000002028a60a860, L_000002028a592840, C4<>;
L_000002028a6655b0 .part L_000002028a6649d0, 0, 32;
L_000002028a664a70 .cmp/eq 2, v000002028a5adb30_0, L_000002028a60be70;
L_000002028a664cf0 .cmp/eq 2, v000002028a5adb30_0, L_000002028a60beb8;
L_000002028a663cb0 .cmp/eq 2, v000002028a5adb30_0, L_000002028a60bf00;
L_000002028a664c50 .functor MUXZ 32, L_000002028a60bf90, L_000002028a60bf48, L_000002028a663cb0, C4<>;
L_000002028a663df0 .functor MUXZ 32, L_000002028a664c50, L_000002028a6655b0, L_000002028a664cf0, C4<>;
L_000002028a664d90 .functor MUXZ 32, L_000002028a663df0, L_000002028a60a680, L_000002028a664a70, C4<>;
L_000002028a665330 .functor MUXZ 32, L_000002028a5920d0, L_000002028a60c020, L_000002028a592300, C4<>;
L_000002028a6647f0 .cmp/eq 6, L_000002028a60a540, L_000002028a60c0f8;
L_000002028a6650b0 .cmp/eq 6, L_000002028a60a540, L_000002028a60c140;
L_000002028a664bb0 .cmp/eq 6, L_000002028a60a540, L_000002028a60c188;
L_000002028a664390 .concat [ 16 16 0 0], L_000002028a60b260, L_000002028a60c1d0;
L_000002028a665650 .part L_000002028a60b260, 15, 1;
LS_000002028a665290_0_0 .concat [ 1 1 1 1], L_000002028a665650, L_000002028a665650, L_000002028a665650, L_000002028a665650;
LS_000002028a665290_0_4 .concat [ 1 1 1 1], L_000002028a665650, L_000002028a665650, L_000002028a665650, L_000002028a665650;
LS_000002028a665290_0_8 .concat [ 1 1 1 1], L_000002028a665650, L_000002028a665650, L_000002028a665650, L_000002028a665650;
LS_000002028a665290_0_12 .concat [ 1 1 1 1], L_000002028a665650, L_000002028a665650, L_000002028a665650, L_000002028a665650;
L_000002028a665290 .concat [ 4 4 4 4], LS_000002028a665290_0_0, LS_000002028a665290_0_4, LS_000002028a665290_0_8, LS_000002028a665290_0_12;
L_000002028a663990 .concat [ 16 16 0 0], L_000002028a60b260, L_000002028a665290;
L_000002028a663b70 .functor MUXZ 32, L_000002028a663990, L_000002028a664390, L_000002028a5923e0, C4<>;
L_000002028a663f30 .concat [ 6 26 0 0], L_000002028a60a540, L_000002028a60c218;
L_000002028a665470 .cmp/eq 32, L_000002028a663f30, L_000002028a60c260;
L_000002028a664f70 .cmp/eq 6, L_000002028a60a400, L_000002028a60c2a8;
L_000002028a664430 .cmp/eq 6, L_000002028a60a400, L_000002028a60c2f0;
L_000002028a665150 .cmp/eq 6, L_000002028a60a540, L_000002028a60c338;
L_000002028a6656f0 .functor MUXZ 32, L_000002028a663b70, L_000002028a60c380, L_000002028a665150, C4<>;
L_000002028a6638f0 .functor MUXZ 32, L_000002028a6656f0, L_000002028a60aea0, L_000002028a592450, C4<>;
L_000002028a664750 .concat [ 6 26 0 0], L_000002028a60a540, L_000002028a60c3c8;
L_000002028a6646b0 .cmp/eq 32, L_000002028a664750, L_000002028a60c410;
L_000002028a663fd0 .cmp/eq 6, L_000002028a60a400, L_000002028a60c458;
L_000002028a664070 .cmp/eq 6, L_000002028a60a400, L_000002028a60c4a0;
L_000002028a6644d0 .cmp/eq 6, L_000002028a60a540, L_000002028a60c4e8;
L_000002028a664610 .functor MUXZ 32, L_000002028a592680, v000002028a603120_0, L_000002028a6644d0, C4<>;
L_000002028a666d00 .functor MUXZ 32, L_000002028a664610, L_000002028a592a00, L_000002028a5928b0, C4<>;
S_000002028a5134b0 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_000002028a513320;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002028a579b60 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002028a5925a0 .functor NOT 1, v000002028a58aad0_0, C4<0>, C4<0>, C4<0>;
v000002028a58ba70_0 .net *"_ivl_0", 0 0, L_000002028a5925a0;  1 drivers
v000002028a58b610_0 .net "in1", 31 0, L_000002028a592a00;  alias, 1 drivers
v000002028a58b6b0_0 .net "in2", 31 0, L_000002028a6638f0;  alias, 1 drivers
v000002028a58afd0_0 .net "out", 31 0, L_000002028a6653d0;  alias, 1 drivers
v000002028a589c70_0 .net "s", 0 0, v000002028a58aad0_0;  alias, 1 drivers
L_000002028a6653d0 .functor MUXZ 32, L_000002028a6638f0, L_000002028a592a00, L_000002028a5925a0, C4<>;
S_000002028a5119d0 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_000002028a513320;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002028a5ac1c0 .param/l "RType" 0 4 2, C4<000000>;
P_000002028a5ac1f8 .param/l "add" 0 4 5, C4<100000>;
P_000002028a5ac230 .param/l "addi" 0 4 8, C4<001000>;
P_000002028a5ac268 .param/l "addu" 0 4 5, C4<100001>;
P_000002028a5ac2a0 .param/l "and_" 0 4 5, C4<100100>;
P_000002028a5ac2d8 .param/l "andi" 0 4 8, C4<001100>;
P_000002028a5ac310 .param/l "beq" 0 4 10, C4<000100>;
P_000002028a5ac348 .param/l "bne" 0 4 10, C4<000101>;
P_000002028a5ac380 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002028a5ac3b8 .param/l "j" 0 4 12, C4<000010>;
P_000002028a5ac3f0 .param/l "jal" 0 4 12, C4<000011>;
P_000002028a5ac428 .param/l "jr" 0 4 6, C4<001000>;
P_000002028a5ac460 .param/l "lw" 0 4 8, C4<100011>;
P_000002028a5ac498 .param/l "nor_" 0 4 5, C4<100111>;
P_000002028a5ac4d0 .param/l "or_" 0 4 5, C4<100101>;
P_000002028a5ac508 .param/l "ori" 0 4 8, C4<001101>;
P_000002028a5ac540 .param/l "sgt" 0 4 6, C4<101011>;
P_000002028a5ac578 .param/l "sll" 0 4 6, C4<000000>;
P_000002028a5ac5b0 .param/l "slt" 0 4 5, C4<101010>;
P_000002028a5ac5e8 .param/l "slti" 0 4 8, C4<101010>;
P_000002028a5ac620 .param/l "srl" 0 4 6, C4<000010>;
P_000002028a5ac658 .param/l "sub" 0 4 5, C4<100010>;
P_000002028a5ac690 .param/l "subu" 0 4 5, C4<100011>;
P_000002028a5ac6c8 .param/l "sw" 0 4 8, C4<101011>;
P_000002028a5ac700 .param/l "xor_" 0 4 5, C4<100110>;
P_000002028a5ac738 .param/l "xori" 0 4 8, C4<001110>;
v000002028a58b7f0_0 .var "ALUOp", 3 0;
v000002028a58aad0_0 .var "ALUSrc", 0 0;
v000002028a58b750_0 .var "MemReadEn", 0 0;
v000002028a589d10_0 .var "MemWriteEn", 0 0;
v000002028a589e50_0 .var "MemtoReg", 0 0;
v000002028a58a7b0_0 .var "RegDst", 0 0;
v000002028a589ef0_0 .var "RegWriteEn", 0 0;
v000002028a58aa30_0 .net "funct", 5 0, L_000002028a60a400;  alias, 1 drivers
v000002028a589f90_0 .var "hlt", 0 0;
v000002028a58a170_0 .net "opcode", 5 0, L_000002028a60a540;  alias, 1 drivers
v000002028a58ae90_0 .net "rst", 0 0, v000002028a60b620_0;  alias, 1 drivers
E_000002028a57a320 .event anyedge, v000002028a58ae90_0, v000002028a58a170_0, v000002028a58aa30_0;
S_000002028a511b60 .scope module, "InstMem" "IM" 3 74, 7 2 0, S_000002028a513320;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_000002028a5920d0 .functor BUFZ 32, L_000002028a663c10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002028a58b250 .array "InstMem", 0 1023, 31 0;
v000002028a58a210_0 .net *"_ivl_0", 31 0, L_000002028a663c10;  1 drivers
v000002028a58a350_0 .net *"_ivl_3", 9 0, L_000002028a6642f0;  1 drivers
v000002028a58a3f0_0 .net *"_ivl_4", 11 0, L_000002028a664b10;  1 drivers
L_000002028a60bfd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002028a58af30_0 .net *"_ivl_7", 1 0, L_000002028a60bfd8;  1 drivers
v000002028a58a490_0 .net "address", 31 0, v000002028a603120_0;  alias, 1 drivers
v000002028a58a530_0 .var/i "i", 31 0;
v000002028a58b070_0 .net "q", 31 0, L_000002028a5920d0;  alias, 1 drivers
L_000002028a663c10 .array/port v000002028a58b250, L_000002028a664b10;
L_000002028a6642f0 .part v000002028a603120_0, 0, 10;
L_000002028a664b10 .concat [ 10 2 0 0], L_000002028a6642f0, L_000002028a60bfd8;
S_000002028a4fd7e0 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_000002028a513320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000002028a592680 .functor BUFZ 32, L_000002028a6651f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002028a592a00 .functor BUFZ 32, L_000002028a665010, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002028a5ae030_1 .array/port v000002028a5ae030, 1;
L_000002028a592920 .functor BUFZ 32, v000002028a5ae030_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002028a5ae030_2 .array/port v000002028a5ae030, 2;
L_000002028a592ae0 .functor BUFZ 32, v000002028a5ae030_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002028a5ae030_3 .array/port v000002028a5ae030, 3;
L_000002028a592140 .functor BUFZ 32, v000002028a5ae030_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002028a5ae030_4 .array/port v000002028a5ae030, 4;
L_000002028a5921b0 .functor BUFZ 32, v000002028a5ae030_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002028a5ae030_5 .array/port v000002028a5ae030, 5;
L_000002028a592290 .functor BUFZ 32, v000002028a5ae030_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002028a5ae030_6 .array/port v000002028a5ae030, 6;
L_000002028a592220 .functor BUFZ 32, v000002028a5ae030_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002028a562920_0 .net *"_ivl_0", 31 0, L_000002028a6651f0;  1 drivers
v000002028a5addb0_0 .net *"_ivl_10", 6 0, L_000002028a663e90;  1 drivers
L_000002028a60c0b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002028a5acaf0_0 .net *"_ivl_13", 1 0, L_000002028a60c0b0;  1 drivers
v000002028a5adc70_0 .net *"_ivl_2", 6 0, L_000002028a664e30;  1 drivers
L_000002028a60c068 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002028a5ad950_0 .net *"_ivl_5", 1 0, L_000002028a60c068;  1 drivers
v000002028a5adbd0_0 .net *"_ivl_8", 31 0, L_000002028a665010;  1 drivers
v000002028a5ad270_0 .net "clk", 0 0, L_000002028a5927d0;  alias, 1 drivers
v000002028a5ae530_0 .var/i "i", 31 0;
v000002028a5ace10_0 .net "readData1", 31 0, L_000002028a592680;  alias, 1 drivers
v000002028a5ac9b0_0 .net "readData2", 31 0, L_000002028a592a00;  alias, 1 drivers
v000002028a5ad770_0 .net "readRegister1", 4 0, L_000002028a60ad60;  alias, 1 drivers
v000002028a5ad6d0_0 .net "readRegister2", 4 0, L_000002028a60a4a0;  alias, 1 drivers
v000002028a5ae030 .array "registers", 31 0, 31 0;
v000002028a5ad130_0 .net "regs0", 31 0, L_000002028a592920;  alias, 1 drivers
v000002028a5ae3f0_0 .net "regs1", 31 0, L_000002028a592ae0;  alias, 1 drivers
v000002028a5ad810_0 .net "regs2", 31 0, L_000002028a592140;  alias, 1 drivers
v000002028a5acff0_0 .net "regs3", 31 0, L_000002028a5921b0;  alias, 1 drivers
v000002028a5adf90_0 .net "regs4", 31 0, L_000002028a592290;  alias, 1 drivers
v000002028a5ad8b0_0 .net "regs5", 31 0, L_000002028a592220;  alias, 1 drivers
v000002028a5ad310_0 .net "rst", 0 0, v000002028a60b620_0;  alias, 1 drivers
v000002028a5aceb0_0 .net "we", 0 0, v000002028a589ef0_0;  alias, 1 drivers
v000002028a5ae0d0_0 .net "writeData", 31 0, L_000002028a6670c0;  alias, 1 drivers
v000002028a5aca50_0 .net "writeRegister", 4 0, L_000002028a665510;  alias, 1 drivers
E_000002028a57a2a0/0 .event negedge, v000002028a58ae90_0;
E_000002028a57a2a0/1 .event posedge, v000002028a5ad270_0;
E_000002028a57a2a0 .event/or E_000002028a57a2a0/0, E_000002028a57a2a0/1;
L_000002028a6651f0 .array/port v000002028a5ae030, L_000002028a664e30;
L_000002028a664e30 .concat [ 5 2 0 0], L_000002028a60ad60, L_000002028a60c068;
L_000002028a665010 .array/port v000002028a5ae030, L_000002028a663e90;
L_000002028a663e90 .concat [ 5 2 0 0], L_000002028a60a4a0, L_000002028a60c0b0;
S_000002028a4fd970 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_000002028a4fd7e0;
 .timescale 0 0;
v000002028a562600_0 .var/i "i", 31 0;
S_000002028a549d50 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_000002028a513320;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002028a579520 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002028a591ea0 .functor NOT 1, v000002028a58a7b0_0, C4<0>, C4<0>, C4<0>;
v000002028a5ade50_0 .net *"_ivl_0", 0 0, L_000002028a591ea0;  1 drivers
v000002028a5ad450_0 .net "in1", 4 0, L_000002028a60a4a0;  alias, 1 drivers
v000002028a5acb90_0 .net "in2", 4 0, L_000002028a60ac20;  alias, 1 drivers
v000002028a5ad090_0 .net "out", 4 0, L_000002028a665510;  alias, 1 drivers
v000002028a5ae350_0 .net "s", 0 0, v000002028a58a7b0_0;  alias, 1 drivers
L_000002028a665510 .functor MUXZ 5, L_000002028a60ac20, L_000002028a60a4a0, L_000002028a591ea0, C4<>;
S_000002028a549ee0 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_000002028a513320;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002028a579ce0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002028a54a5d0 .functor NOT 1, v000002028a589e50_0, C4<0>, C4<0>, C4<0>;
v000002028a5ada90_0 .net *"_ivl_0", 0 0, L_000002028a54a5d0;  1 drivers
v000002028a5ae170_0 .net "in1", 31 0, v000002028a5adef0_0;  alias, 1 drivers
v000002028a5ad3b0_0 .net "in2", 31 0, v000002028a6031c0_0;  alias, 1 drivers
v000002028a5ad9f0_0 .net "out", 31 0, L_000002028a6670c0;  alias, 1 drivers
v000002028a5acc30_0 .net "s", 0 0, v000002028a589e50_0;  alias, 1 drivers
L_000002028a6670c0 .functor MUXZ 32, v000002028a6031c0_0, v000002028a5adef0_0, L_000002028a54a5d0, C4<>;
S_000002028a4f6af0 .scope module, "alu" "ALU" 3 99, 9 1 0, S_000002028a513320;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002028a4f6c80 .param/l "ADD" 0 9 12, C4<0000>;
P_000002028a4f6cb8 .param/l "AND" 0 9 12, C4<0010>;
P_000002028a4f6cf0 .param/l "NOR" 0 9 12, C4<0101>;
P_000002028a4f6d28 .param/l "OR" 0 9 12, C4<0011>;
P_000002028a4f6d60 .param/l "SGT" 0 9 12, C4<0111>;
P_000002028a4f6d98 .param/l "SLL" 0 9 12, C4<1000>;
P_000002028a4f6dd0 .param/l "SLT" 0 9 12, C4<0110>;
P_000002028a4f6e08 .param/l "SRL" 0 9 12, C4<1001>;
P_000002028a4f6e40 .param/l "SUB" 0 9 12, C4<0001>;
P_000002028a4f6e78 .param/l "XOR" 0 9 12, C4<0100>;
P_000002028a4f6eb0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002028a4f6ee8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002028a60c530 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002028a5ae490_0 .net/2u *"_ivl_0", 31 0, L_000002028a60c530;  1 drivers
v000002028a5ae5d0_0 .net "opSel", 3 0, v000002028a58b7f0_0;  alias, 1 drivers
v000002028a5ae2b0_0 .net "operand1", 31 0, L_000002028a666d00;  alias, 1 drivers
v000002028a5ad590_0 .net "operand2", 31 0, L_000002028a6653d0;  alias, 1 drivers
v000002028a5adef0_0 .var "result", 31 0;
v000002028a5ad4f0_0 .net "zero", 0 0, L_000002028a667020;  alias, 1 drivers
E_000002028a57ac60 .event anyedge, v000002028a58b7f0_0, v000002028a5ae2b0_0, v000002028a58afd0_0;
L_000002028a667020 .cmp/eq 32, v000002028a5adef0_0, L_000002028a60c530;
S_000002028a52ad50 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_000002028a513320;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000002028a5ae790 .param/l "RType" 0 4 2, C4<000000>;
P_000002028a5ae7c8 .param/l "add" 0 4 5, C4<100000>;
P_000002028a5ae800 .param/l "addi" 0 4 8, C4<001000>;
P_000002028a5ae838 .param/l "addu" 0 4 5, C4<100001>;
P_000002028a5ae870 .param/l "and_" 0 4 5, C4<100100>;
P_000002028a5ae8a8 .param/l "andi" 0 4 8, C4<001100>;
P_000002028a5ae8e0 .param/l "beq" 0 4 10, C4<000100>;
P_000002028a5ae918 .param/l "bne" 0 4 10, C4<000101>;
P_000002028a5ae950 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002028a5ae988 .param/l "j" 0 4 12, C4<000010>;
P_000002028a5ae9c0 .param/l "jal" 0 4 12, C4<000011>;
P_000002028a5ae9f8 .param/l "jr" 0 4 6, C4<001000>;
P_000002028a5aea30 .param/l "lw" 0 4 8, C4<100011>;
P_000002028a5aea68 .param/l "nor_" 0 4 5, C4<100111>;
P_000002028a5aeaa0 .param/l "or_" 0 4 5, C4<100101>;
P_000002028a5aead8 .param/l "ori" 0 4 8, C4<001101>;
P_000002028a5aeb10 .param/l "sgt" 0 4 6, C4<101011>;
P_000002028a5aeb48 .param/l "sll" 0 4 6, C4<000000>;
P_000002028a5aeb80 .param/l "slt" 0 4 5, C4<101010>;
P_000002028a5aebb8 .param/l "slti" 0 4 8, C4<101010>;
P_000002028a5aebf0 .param/l "srl" 0 4 6, C4<000010>;
P_000002028a5aec28 .param/l "sub" 0 4 5, C4<100010>;
P_000002028a5aec60 .param/l "subu" 0 4 5, C4<100011>;
P_000002028a5aec98 .param/l "sw" 0 4 8, C4<101011>;
P_000002028a5aecd0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002028a5aed08 .param/l "xori" 0 4 8, C4<001110>;
v000002028a5adb30_0 .var "PCsrc", 1 0;
v000002028a5ad1d0_0 .net "excep_flag", 0 0, o000002028a5b1888;  alias, 0 drivers
v000002028a5ae210_0 .net "funct", 5 0, L_000002028a60a400;  alias, 1 drivers
v000002028a5acf50_0 .net "opcode", 5 0, L_000002028a60a540;  alias, 1 drivers
v000002028a5ad630_0 .net "operand1", 31 0, L_000002028a592680;  alias, 1 drivers
v000002028a5add10_0 .net "operand2", 31 0, L_000002028a6653d0;  alias, 1 drivers
v000002028a5ae670_0 .net "rst", 0 0, v000002028a60b620_0;  alias, 1 drivers
E_000002028a57b860/0 .event anyedge, v000002028a58ae90_0, v000002028a5ad1d0_0, v000002028a58a170_0, v000002028a5ace10_0;
E_000002028a57b860/1 .event anyedge, v000002028a58afd0_0, v000002028a58aa30_0;
E_000002028a57b860 .event/or E_000002028a57b860/0, E_000002028a57b860/1;
S_000002028a5aed50 .scope module, "dataMem" "DM" 3 103, 11 2 0, S_000002028a513320;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002028a5ac7d0 .array "DataMem", 0 1023, 31 0;
v000002028a5ac870_0 .net "address", 31 0, v000002028a5adef0_0;  alias, 1 drivers
v000002028a5acd70_0 .net "clock", 0 0, L_000002028a5927d0;  alias, 1 drivers
v000002028a5ac910_0 .net "data", 31 0, L_000002028a592a00;  alias, 1 drivers
v000002028a5accd0_0 .var/i "i", 31 0;
v000002028a6031c0_0 .var "q", 31 0;
v000002028a603580_0 .net "rden", 0 0, v000002028a58b750_0;  alias, 1 drivers
v000002028a6038a0_0 .net "wren", 0 0, v000002028a589d10_0;  alias, 1 drivers
E_000002028a57b620 .event negedge, v000002028a5ad270_0;
S_000002028a52aee0 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_000002028a513320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002028a57bb60 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002028a603940_0 .net "PCin", 31 0, L_000002028a664d90;  alias, 1 drivers
v000002028a603120_0 .var "PCout", 31 0;
v000002028a604c00_0 .net "clk", 0 0, L_000002028a5927d0;  alias, 1 drivers
v000002028a6040c0_0 .net "rst", 0 0, v000002028a60b620_0;  alias, 1 drivers
    .scope S_000002028a52ad50;
T_0 ;
    %wait E_000002028a57b860;
    %load/vec4 v000002028a5ae670_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002028a5adb30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002028a5ad1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002028a5adb30_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002028a5acf50_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000002028a5ad630_0;
    %load/vec4 v000002028a5add10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000002028a5acf50_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000002028a5ad630_0;
    %load/vec4 v000002028a5add10_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000002028a5acf50_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000002028a5acf50_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000002028a5acf50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000002028a5ae210_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002028a5adb30_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002028a5adb30_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002028a52aee0;
T_1 ;
    %wait E_000002028a57a2a0;
    %load/vec4 v000002028a6040c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002028a603120_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002028a603940_0;
    %assign/vec4 v000002028a603120_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002028a511b60;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002028a58a530_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002028a58a530_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002028a58a530_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a58b250, 0, 4;
    %load/vec4 v000002028a58a530_0;
    %addi 1, 0, 32;
    %store/vec4 v000002028a58a530_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 538181652, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a58b250, 0, 4;
    %pushi/vec4 536936450, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a58b250, 0, 4;
    %pushi/vec4 538378239, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a58b250, 0, 4;
    %pushi/vec4 3471394, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a58b250, 0, 4;
    %pushi/vec4 65075242, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a58b250, 0, 4;
    %pushi/vec4 333447185, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a58b250, 0, 4;
    %pushi/vec4 2351431680, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a58b250, 0, 4;
    %pushi/vec4 539164671, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a58b250, 0, 4;
    %pushi/vec4 5642283, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a58b250, 0, 4;
    %pushi/vec4 274726921, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a58b250, 0, 4;
    %pushi/vec4 2353332224, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a58b250, 0, 4;
    %pushi/vec4 11018283, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a58b250, 0, 4;
    %pushi/vec4 6567972, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a58b250, 0, 4;
    %pushi/vec4 283115525, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a58b250, 0, 4;
    %pushi/vec4 541458433, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a58b250, 0, 4;
    %pushi/vec4 2898591744, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a58b250, 0, 4;
    %pushi/vec4 541261823, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a58b250, 0, 4;
    %pushi/vec4 134217736, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a58b250, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a58b250, 0, 4;
    %pushi/vec4 2890399744, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a58b250, 0, 4;
    %pushi/vec4 539033601, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a58b250, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a58b250, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a58b250, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a58b250, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a58b250, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a58b250, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002028a5119d0;
T_3 ;
    %wait E_000002028a57a320;
    %load/vec4 v000002028a58ae90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002028a589f90_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002028a58b7f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002028a58aad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002028a589ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002028a589d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002028a589e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002028a58b750_0, 0;
    %assign/vec4 v000002028a58a7b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002028a589f90_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002028a58b7f0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002028a58aad0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002028a589ef0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002028a589d10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002028a589e50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002028a58b750_0, 0, 1;
    %store/vec4 v000002028a58a7b0_0, 0, 1;
    %load/vec4 v000002028a58a170_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002028a589f90_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002028a58a7b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002028a589ef0_0, 0;
    %load/vec4 v000002028a58aa30_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002028a58b7f0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002028a58b7f0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002028a58b7f0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002028a58b7f0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002028a58b7f0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002028a58b7f0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002028a58b7f0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002028a58b7f0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002028a58b7f0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002028a58b7f0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002028a58aad0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002028a58b7f0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002028a58aad0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002028a58b7f0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002028a58b7f0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002028a589ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002028a58a7b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002028a58aad0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002028a589ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002028a58a7b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002028a58aad0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002028a58b7f0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002028a589ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002028a58aad0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002028a58b7f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002028a589ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002028a58aad0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002028a58b7f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002028a589ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002028a58aad0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002028a58b7f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002028a589ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002028a58aad0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002028a58b750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002028a589ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002028a58aad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002028a589e50_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002028a589d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002028a58aad0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002028a58b7f0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002028a58b7f0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002028a4fd7e0;
T_4 ;
    %wait E_000002028a57a2a0;
    %fork t_1, S_000002028a4fd970;
    %jmp t_0;
    .scope S_000002028a4fd970;
t_1 ;
    %load/vec4 v000002028a5ad310_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002028a562600_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002028a562600_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002028a562600_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a5ae030, 0, 4;
    %load/vec4 v000002028a562600_0;
    %addi 1, 0, 32;
    %store/vec4 v000002028a562600_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002028a5aceb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002028a5ae0d0_0;
    %load/vec4 v000002028a5aca50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a5ae030, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a5ae030, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002028a4fd7e0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002028a4fd7e0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002028a5ae530_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002028a5ae530_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002028a5ae530_0;
    %ix/getv/s 4, v000002028a5ae530_0;
    %load/vec4a v000002028a5ae030, 4;
    %ix/getv/s 4, v000002028a5ae530_0;
    %load/vec4a v000002028a5ae030, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002028a5ae530_0;
    %addi 1, 0, 32;
    %store/vec4 v000002028a5ae530_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002028a4f6af0;
T_6 ;
    %wait E_000002028a57ac60;
    %load/vec4 v000002028a5ae5d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002028a5adef0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002028a5ae2b0_0;
    %load/vec4 v000002028a5ad590_0;
    %add;
    %assign/vec4 v000002028a5adef0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002028a5ae2b0_0;
    %load/vec4 v000002028a5ad590_0;
    %sub;
    %assign/vec4 v000002028a5adef0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002028a5ae2b0_0;
    %load/vec4 v000002028a5ad590_0;
    %and;
    %assign/vec4 v000002028a5adef0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002028a5ae2b0_0;
    %load/vec4 v000002028a5ad590_0;
    %or;
    %assign/vec4 v000002028a5adef0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002028a5ae2b0_0;
    %load/vec4 v000002028a5ad590_0;
    %xor;
    %assign/vec4 v000002028a5adef0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002028a5ae2b0_0;
    %load/vec4 v000002028a5ad590_0;
    %or;
    %inv;
    %assign/vec4 v000002028a5adef0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002028a5ae2b0_0;
    %load/vec4 v000002028a5ad590_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002028a5adef0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002028a5ad590_0;
    %load/vec4 v000002028a5ae2b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002028a5adef0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002028a5ae2b0_0;
    %ix/getv 4, v000002028a5ad590_0;
    %shiftl 4;
    %assign/vec4 v000002028a5adef0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002028a5ae2b0_0;
    %ix/getv 4, v000002028a5ad590_0;
    %shiftr 4;
    %assign/vec4 v000002028a5adef0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002028a5aed50;
T_7 ;
    %wait E_000002028a57b620;
    %load/vec4 v000002028a603580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002028a5ac870_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002028a5ac7d0, 4;
    %assign/vec4 v000002028a6031c0_0, 0;
T_7.0 ;
    %load/vec4 v000002028a6038a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002028a5ac910_0;
    %ix/getv 3, v000002028a5ac870_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a5ac7d0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002028a5aed50;
T_8 ;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a5ac7d0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a5ac7d0, 0, 4;
    %pushi/vec4 45, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a5ac7d0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a5ac7d0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a5ac7d0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a5ac7d0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a5ac7d0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a5ac7d0, 0, 4;
    %pushi/vec4 43, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a5ac7d0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a5ac7d0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a5ac7d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a5ac7d0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a5ac7d0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a5ac7d0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a5ac7d0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a5ac7d0, 0, 4;
    %pushi/vec4 44, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a5ac7d0, 0, 4;
    %pushi/vec4 45, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a5ac7d0, 0, 4;
    %pushi/vec4 65, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a5ac7d0, 0, 4;
    %pushi/vec4 23, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002028a5ac7d0, 0, 4;
    %end;
    .thread T_8;
    .scope S_000002028a5aed50;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002028a5accd0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002028a5accd0_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002028a5accd0_0;
    %load/vec4a v000002028a5ac7d0, 4;
    %vpi_call 11 33 "$display", "Mem[%d] = %d", &PV<v000002028a5accd0_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002028a5accd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002028a5accd0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002028a513320;
T_10 ;
    %wait E_000002028a57a2a0;
    %load/vec4 v000002028a609e60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002028a608ea0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002028a608ea0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002028a608ea0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002028a59abf0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002028a60b1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002028a60b620_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002028a59abf0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002028a60b1c0_0;
    %inv;
    %assign/vec4 v000002028a60b1c0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002028a59abf0;
T_13 ;
    %vpi_call 2 41 "$dumpfile", "./InsertionSort(SiliCore_version)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002028a60b620_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002028a60b620_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v000002028a609f00_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
