<stg><name>execute_contract_fpga</name>


<trans_list>

<trans id="3311" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3312" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3313" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3314" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3315" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3316" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3317" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3318" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3319" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3320" from="9" to="244">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3322" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3808" from="10" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3324" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3325" from="11" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-13"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3326" from="11" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="85"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3327" from="11" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="84"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3328" from="11" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="83"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3329" from="11" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="82"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3330" from="11" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="60"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3331" from="11" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="59"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3332" from="11" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="55"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="54"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3333" from="11" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="53"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="52"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3334" from="11" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="50"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3335" from="11" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="88"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3336" from="11" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="86"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3337" from="11" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="87"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3338" from="11" to="86">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-97"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-98"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-99"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-100"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-101"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-102"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-103"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-104"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-105"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-106"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-107"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-108"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-109"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-110"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-111"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-112"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3339" from="11" to="89">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-113"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-114"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-115"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-116"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-117"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-118"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-119"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-120"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-121"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-122"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-123"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-124"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-125"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-126"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-127"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-128"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3340" from="11" to="93">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="57"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="56"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3341" from="11" to="95">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="32"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3342" from="11" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="!96"/>
<literal name="opcode" val="!97"/>
<literal name="opcode" val="!98"/>
<literal name="opcode" val="!99"/>
<literal name="opcode" val="!100"/>
<literal name="opcode" val="!101"/>
<literal name="opcode" val="!102"/>
<literal name="opcode" val="!103"/>
<literal name="opcode" val="!104"/>
<literal name="opcode" val="!105"/>
<literal name="opcode" val="!106"/>
<literal name="opcode" val="!107"/>
<literal name="opcode" val="!108"/>
<literal name="opcode" val="!109"/>
<literal name="opcode" val="!110"/>
<literal name="opcode" val="!111"/>
<literal name="opcode" val="!112"/>
<literal name="opcode" val="!113"/>
<literal name="opcode" val="!114"/>
<literal name="opcode" val="!115"/>
<literal name="opcode" val="!116"/>
<literal name="opcode" val="!117"/>
<literal name="opcode" val="!118"/>
<literal name="opcode" val="!119"/>
<literal name="opcode" val="!120"/>
<literal name="opcode" val="!121"/>
<literal name="opcode" val="!122"/>
<literal name="opcode" val="!123"/>
<literal name="opcode" val="!124"/>
<literal name="opcode" val="!125"/>
<literal name="opcode" val="!126"/>
<literal name="opcode" val="!127"/>
<literal name="opcode" val="!80"/>
<literal name="opcode" val="!1"/>
<literal name="opcode" val="!2"/>
<literal name="opcode" val="!3"/>
<literal name="opcode" val="!4"/>
<literal name="opcode" val="!5"/>
<literal name="opcode" val="!6"/>
<literal name="opcode" val="!7"/>
<literal name="opcode" val="!8"/>
<literal name="opcode" val="!9"/>
<literal name="opcode" val="!10"/>
<literal name="opcode" val="!11"/>
<literal name="opcode" val="!16"/>
<literal name="opcode" val="!17"/>
<literal name="opcode" val="!18"/>
<literal name="opcode" val="!19"/>
<literal name="opcode" val="!20"/>
<literal name="opcode" val="!21"/>
<literal name="opcode" val="!22"/>
<literal name="opcode" val="!23"/>
<literal name="opcode" val="!24"/>
<literal name="opcode" val="!25"/>
<literal name="opcode" val="!26"/>
<literal name="opcode" val="!27"/>
<literal name="opcode" val="!28"/>
<literal name="opcode" val="!29"/>
<literal name="opcode" val="!32"/>
<literal name="opcode" val="!56"/>
<literal name="opcode" val="!57"/>
<literal name="opcode" val="!128"/>
<literal name="opcode" val="!129"/>
<literal name="opcode" val="!130"/>
<literal name="opcode" val="!131"/>
<literal name="opcode" val="!132"/>
<literal name="opcode" val="!133"/>
<literal name="opcode" val="!134"/>
<literal name="opcode" val="!135"/>
<literal name="opcode" val="!136"/>
<literal name="opcode" val="!137"/>
<literal name="opcode" val="!138"/>
<literal name="opcode" val="!139"/>
<literal name="opcode" val="!140"/>
<literal name="opcode" val="!141"/>
<literal name="opcode" val="!142"/>
<literal name="opcode" val="!143"/>
<literal name="opcode" val="!144"/>
<literal name="opcode" val="!145"/>
<literal name="opcode" val="!146"/>
<literal name="opcode" val="!147"/>
<literal name="opcode" val="!148"/>
<literal name="opcode" val="!149"/>
<literal name="opcode" val="!150"/>
<literal name="opcode" val="!151"/>
<literal name="opcode" val="!152"/>
<literal name="opcode" val="!153"/>
<literal name="opcode" val="!154"/>
<literal name="opcode" val="!155"/>
<literal name="opcode" val="!156"/>
<literal name="opcode" val="!157"/>
<literal name="opcode" val="!158"/>
<literal name="opcode" val="!159"/>
<literal name="opcode" val="!87"/>
<literal name="opcode" val="!86"/>
<literal name="opcode" val="!88"/>
<literal name="opcode" val="!50"/>
<literal name="opcode" val="!51"/>
<literal name="opcode" val="!52"/>
<literal name="opcode" val="!53"/>
<literal name="opcode" val="!54"/>
<literal name="opcode" val="!55"/>
<literal name="opcode" val="!59"/>
<literal name="opcode" val="!60"/>
<literal name="opcode" val="!81"/>
<literal name="opcode" val="!82"/>
<literal name="opcode" val="!83"/>
<literal name="opcode" val="!84"/>
<literal name="opcode" val="!85"/>
<literal name="opcode" val="!243"/>
<literal name="opcode" val="!255"/>
</and_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3343" from="11" to="108">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="29"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3344" from="11" to="110">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="28"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="27"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3345" from="11" to="115">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="26"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3346" from="11" to="117">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="25"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3347" from="11" to="123">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="24"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="23"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="22"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3348" from="11" to="141">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="21"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="20"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3349" from="11" to="150">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="19"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3350" from="11" to="155">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="18"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3351" from="11" to="157">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="17"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="16"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3352" from="11" to="168">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="11"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3353" from="11" to="170">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="10"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3354" from="11" to="180">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="9"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3355" from="11" to="193">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="7"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="6"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="5"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3356" from="11" to="219">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3357" from="11" to="221">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="2"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3358" from="11" to="238">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="80"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3359" from="11" to="239">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="127"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="126"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="125"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="124"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="123"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="122"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="121"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="120"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="119"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="118"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="117"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="116"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="115"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="114"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="113"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="112"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="111"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="110"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="109"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="108"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="107"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="106"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="105"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="104"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="103"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="102"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="101"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="100"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="99"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="98"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="97"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="96"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3409" from="11" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="81"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3438" from="11" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="51"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3363" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3364" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3365" from="14" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3368" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3369" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3370" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3371" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3372" from="18" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3374" from="19" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3376" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3378" from="21" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3380" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3381" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3382" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3383" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3384" from="26" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3386" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3387" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3388" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3389" from="30" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3391" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3392" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3393" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3394" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3395" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3818" from="36" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3819" from="36" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3398" from="37" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="k_21" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3399" from="37" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="k_21" val="0"/>
<literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3406" from="37" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="k_21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3401" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3402" from="39" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_426" val="0"/>
</and_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3405" from="39" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
<literal name="tmp_426" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3404" from="40" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3407" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3408" from="42" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3411" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3412" from="44" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3413" from="44" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3415" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3416" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3417" from="47" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3419" from="48" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3421" from="49" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="55"/>
</and_exp><and_exp><literal name="opcode" val="54"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3422" from="50" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="55"/>
</and_exp><and_exp><literal name="opcode" val="54"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3426" from="51" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="53"/>
</and_exp><and_exp><literal name="opcode" val="52"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3427" from="52" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="53"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3429" from="52" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="52"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3821" from="53" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_37" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3822" from="53" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_37" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3432" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3824" from="55" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3825" from="55" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3435" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3436" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3437" from="58" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3828" from="59" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3829" from="59" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3827" from="60" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3443" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3831" from="62" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3832" from="62" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3446" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3834" from="64" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3835" from="64" to="64">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3449" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3450" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3451" from="67" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3452" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3453" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3837" from="70" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3838" from="70" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3456" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3840" from="72" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3841" from="72" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3459" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3460" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3461" from="75" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3463" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3464" from="77" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3466" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3467" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3468" from="80" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3470" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3844" from="82" to="84">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3845" from="82" to="83">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3843" from="83" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3475" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3476" from="85" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3478" from="86" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-97"/>
</and_exp><and_exp><literal name="opcode" val="-98"/>
</and_exp><and_exp><literal name="opcode" val="-99"/>
</and_exp><and_exp><literal name="opcode" val="-100"/>
</and_exp><and_exp><literal name="opcode" val="-101"/>
</and_exp><and_exp><literal name="opcode" val="-102"/>
</and_exp><and_exp><literal name="opcode" val="-103"/>
</and_exp><and_exp><literal name="opcode" val="-104"/>
</and_exp><and_exp><literal name="opcode" val="-105"/>
</and_exp><and_exp><literal name="opcode" val="-106"/>
</and_exp><and_exp><literal name="opcode" val="-107"/>
</and_exp><and_exp><literal name="opcode" val="-108"/>
</and_exp><and_exp><literal name="opcode" val="-109"/>
</and_exp><and_exp><literal name="opcode" val="-110"/>
</and_exp><and_exp><literal name="opcode" val="-111"/>
</and_exp><and_exp><literal name="opcode" val="-112"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3479" from="87" to="88">
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-97"/>
</and_exp><and_exp><literal name="opcode" val="-98"/>
</and_exp><and_exp><literal name="opcode" val="-99"/>
</and_exp><and_exp><literal name="opcode" val="-100"/>
</and_exp><and_exp><literal name="opcode" val="-101"/>
</and_exp><and_exp><literal name="opcode" val="-102"/>
</and_exp><and_exp><literal name="opcode" val="-103"/>
</and_exp><and_exp><literal name="opcode" val="-104"/>
</and_exp><and_exp><literal name="opcode" val="-105"/>
</and_exp><and_exp><literal name="opcode" val="-106"/>
</and_exp><and_exp><literal name="opcode" val="-107"/>
</and_exp><and_exp><literal name="opcode" val="-108"/>
</and_exp><and_exp><literal name="opcode" val="-109"/>
</and_exp><and_exp><literal name="opcode" val="-110"/>
</and_exp><and_exp><literal name="opcode" val="-111"/>
</and_exp><and_exp><literal name="opcode" val="-112"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3480" from="88" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-97"/>
</and_exp><and_exp><literal name="opcode" val="-98"/>
</and_exp><and_exp><literal name="opcode" val="-99"/>
</and_exp><and_exp><literal name="opcode" val="-100"/>
</and_exp><and_exp><literal name="opcode" val="-101"/>
</and_exp><and_exp><literal name="opcode" val="-102"/>
</and_exp><and_exp><literal name="opcode" val="-103"/>
</and_exp><and_exp><literal name="opcode" val="-104"/>
</and_exp><and_exp><literal name="opcode" val="-105"/>
</and_exp><and_exp><literal name="opcode" val="-106"/>
</and_exp><and_exp><literal name="opcode" val="-107"/>
</and_exp><and_exp><literal name="opcode" val="-108"/>
</and_exp><and_exp><literal name="opcode" val="-109"/>
</and_exp><and_exp><literal name="opcode" val="-110"/>
</and_exp><and_exp><literal name="opcode" val="-111"/>
</and_exp><and_exp><literal name="opcode" val="-112"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3541" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3542" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3543" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3544" from="92" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3546" from="93" to="94">
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="57"/>
</and_exp><and_exp><literal name="opcode" val="56"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3547" from="94" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="57"/>
</and_exp><and_exp><literal name="opcode" val="56"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3552" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3553" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3554" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3555" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3556" from="99" to="100">
<condition id="-1">
<or_exp><and_exp><literal name="tmp1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3557" from="99" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3559" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3560" from="101" to="102">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_225" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3569" from="101" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_225" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3562" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3563" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3847" from="104" to="105">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_38" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3848" from="104" to="104">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3566" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3850" from="106" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3851" from="106" to="106">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3809" from="107" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3570" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3571" from="109" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3573" from="110" to="111">
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="28"/>
</and_exp><and_exp><literal name="opcode" val="27"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3574" from="111" to="112">
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="28"/>
</and_exp><and_exp><literal name="opcode" val="27"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3575" from="112" to="113">
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="28"/>
</and_exp><and_exp><literal name="opcode" val="27"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3576" from="113" to="114">
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="28"/>
</and_exp><and_exp><literal name="opcode" val="27"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3577" from="114" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="28"/>
</and_exp><and_exp><literal name="opcode" val="27"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3584" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3585" from="116" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3587" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3853" from="118" to="119">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3854" from="118" to="118">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3590" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3591" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3856" from="121" to="122">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3857" from="121" to="121">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3594" from="122" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3596" from="123" to="124">
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="24"/>
</and_exp><and_exp><literal name="opcode" val="23"/>
</and_exp><and_exp><literal name="opcode" val="22"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3597" from="124" to="125">
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="24"/>
</and_exp><and_exp><literal name="opcode" val="23"/>
</and_exp><and_exp><literal name="opcode" val="22"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3598" from="125" to="126">
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="24"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3609" from="125" to="131">
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="23"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3620" from="125" to="136">
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="22"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3859" from="126" to="127">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3860" from="126" to="126">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3601" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3602" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3862" from="129" to="130">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3863" from="129" to="129">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3605" from="130" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3865" from="131" to="132">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3866" from="131" to="131">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3612" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3613" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3868" from="134" to="135">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3869" from="134" to="134">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3616" from="135" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3871" from="136" to="137">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3872" from="136" to="136">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3623" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3624" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3874" from="139" to="140">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3875" from="139" to="139">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3627" from="140" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3629" from="141" to="142">
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="21"/>
</and_exp><and_exp><literal name="opcode" val="20"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3630" from="142" to="143">
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="21"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3636" from="142" to="145">
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="20"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3877" from="143" to="144">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3878" from="143" to="143">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3633" from="144" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3881" from="145" to="147">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3882" from="145" to="146">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3880" from="146" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3641" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3642" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3643" from="149" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3645" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3646" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3647" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3884" from="153" to="154">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3885" from="153" to="153">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3650" from="154" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3651" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3652" from="156" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3654" from="157" to="158">
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="17"/>
</and_exp><and_exp><literal name="opcode" val="16"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3655" from="158" to="159">
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="17"/>
</and_exp><and_exp><literal name="opcode" val="16"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3656" from="159" to="160">
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="17"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3666" from="159" to="164">
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="16"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3888" from="160" to="162">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3889" from="160" to="161">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3887" from="161" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3661" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3662" from="163" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3892" from="164" to="166">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3893" from="164" to="165">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3891" from="165" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3671" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3672" from="167" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3673" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3674" from="169" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3676" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3677" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3678" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3895" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3896" from="174" to="175">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp><and_exp><literal name="icmp_ln441" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3897" from="174" to="173">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln441" val="0"/>
<literal name="icmp_ln443" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3684" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3685" from="176" to="177">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_423" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3690" from="176" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_423" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3687" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3688" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3689" from="179" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3692" from="180" to="181">
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3693" from="181" to="182">
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3694" from="182" to="183">
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3695" from="183" to="184">
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3696" from="184" to="185">
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3709" from="184" to="189">
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3899" from="185" to="186">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3900" from="185" to="185">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3699" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3701" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3703" from="188" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3902" from="189" to="190">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3903" from="189" to="189">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3712" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3714" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3716" from="192" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3718" from="193" to="194">
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="7"/>
</and_exp><and_exp><literal name="opcode" val="6"/>
</and_exp><and_exp><literal name="opcode" val="5"/>
</and_exp><and_exp><literal name="opcode" val="4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3719" from="194" to="195">
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="7"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3731" from="194" to="201">
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="6"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3743" from="194" to="207">
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="5"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3755" from="194" to="213">
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3905" from="195" to="196">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3906" from="195" to="195">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3722" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3724" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3726" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3727" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3728" from="200" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3908" from="201" to="202">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3909" from="201" to="201">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3734" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3736" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3738" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3739" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3740" from="206" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3911" from="207" to="208">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3912" from="207" to="207">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3746" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3748" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3750" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3751" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3752" from="212" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3914" from="213" to="214">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3915" from="213" to="213">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3758" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3760" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3762" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3763" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3764" from="218" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3765" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3766" from="220" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3768" from="221" to="222">
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="2"/>
</and_exp><and_exp><literal name="opcode" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3769" from="222" to="223">
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="2"/>
</and_exp><and_exp><literal name="opcode" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3770" from="223" to="224">
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3787" from="223" to="233">
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3917" from="224" to="225">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3918" from="224" to="224">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3773" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3774" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3775" from="227" to="228">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3783" from="227" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3920" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3921" from="229" to="230">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3922" from="229" to="228">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3780" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3781" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3782" from="232" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3924" from="233" to="234">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3925" from="233" to="233">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3790" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3791" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3927" from="236" to="237">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3928" from="236" to="236">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3794" from="237" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3796" from="238" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3797" from="239" to="241">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3798" from="239" to="240">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3930" from="240" to="241">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3931" from="240" to="240">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3801" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3803" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3804" from="243" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3811" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3812" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3934" from="246" to="248">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3935" from="246" to="247">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3933" from="247" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:0 %code_pos = alloca i32 1

]]></Node>
<StgValue><ssdm name="code_pos"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:1 %z_word_num_bits_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_0_0"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:2 %z_word_num_bits_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_0"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:3 %z_word_num_bits_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_2_0"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:4 %z_word_num_bits_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_3_0"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:5 %z_word_num_bits_11_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_11_0_0"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:6 %z_word_num_bits_11_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_11_1_0"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:7 %z_word_num_bits_11_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_11_2_0"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:8 %z_word_num_bits_11_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_11_3_0"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:9 %z_word_num_bits_12_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_12_0_0"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:10 %z_word_num_bits_12_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_12_1_0"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:11 %z_word_num_bits_12_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_12_2_0"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:12 %z_word_num_bits_12_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_12_3_0"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:13 %z_word_num_bits_6_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_6_0_0"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:14 %z_word_num_bits_6_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_6_1_0"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:15 %z_word_num_bits_6_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_6_2_0"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:16 %z_word_num_bits_6_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_6_3_0"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:17 %z_word_num_bits_7_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_7_0_0"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:18 %z_word_num_bits_7_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_7_1_0"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:19 %z_word_num_bits_7_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_7_2_0"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:20 %z_word_num_bits_7_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_7_3_0"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:21 %z_word_num_bits_8_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_8_0_0"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:22 %z_word_num_bits_8_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_8_1_0"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:23 %z_word_num_bits_8_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_8_2_0"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:24 %z_word_num_bits_8_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_8_3_0"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:25 %z_word_num_bits_9_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_9_0_0"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:26 %z_word_num_bits_9_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_9_1_0"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:27 %z_word_num_bits_9_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_9_2_0"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:28 %z_word_num_bits_9_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_9_3_0"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:29 %z_word_num_bits_10_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_10_0_0"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:30 %z_word_num_bits_10_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_10_1_0"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:31 %z_word_num_bits_10_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_10_2_0"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:32 %z_word_num_bits_10_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_10_3_0"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:33 %s_word_num_bits_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="s_word_num_bits_3_0"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:34 %s_word_num_bits_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="s_word_num_bits_2_0"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:35 %s_word_num_bits_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="s_word_num_bits_1_0"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:36 %s_word_num_bits_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="s_word_num_bits_0_0"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:37 %ref_tmp_1_i_i_3_01206 = alloca i32 1

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i_i_3_01206"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:38 %ref_tmp_1_i_i_2_01207 = alloca i32 1

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i_i_2_01207"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:39 %ref_tmp_1_i_i_1_01208 = alloca i32 1

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i_i_1_01208"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:40 %ref_tmp_1_i_i_0_01209 = alloca i32 1

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i_i_0_01209"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:41 %ref_tmp_1_i_i247_0_01210 = alloca i32 1

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i_i247_0_01210"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:42 %ref_tmp_1_i_i247_1_01211 = alloca i32 1

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i_i247_1_01211"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:43 %ref_tmp_1_i_i247_2_01212 = alloca i32 1

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i_i247_2_01212"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:44 %ref_tmp_1_i_i247_3_01213 = alloca i32 1

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i_i247_3_01213"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:45 %p_word_num_bits_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_word_num_bits_3_0"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:46 %p_word_num_bits_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_word_num_bits_2_0"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:47 %p_word_num_bits_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_word_num_bits_1_0"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:48 %p_word_num_bits_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_word_num_bits_0_0"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:49 %ref_tmp_i439_0_01202 = alloca i32 1

]]></Node>
<StgValue><ssdm name="ref_tmp_i439_0_01202"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:50 %ref_tmp_i439_1_01203 = alloca i32 1

]]></Node>
<StgValue><ssdm name="ref_tmp_i439_1_01203"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:51 %ref_tmp_i439_2_01204 = alloca i32 1

]]></Node>
<StgValue><ssdm name="ref_tmp_i439_2_01204"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion:52 %ref_tmp_i439_3_01205 = alloca i32 1

]]></Node>
<StgValue><ssdm name="ref_tmp_i439_3_01205"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
post-loop-memcpy-expansion:77 %state_addr_31 = getelementptr i256 %state, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="state_addr_31"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32">
<![CDATA[
post-loop-memcpy-expansion:78 %store_ln65 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 0, i32 15

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
post-loop-memcpy-expansion:126 %store_ln28 = store i64 0, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="305" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
post-loop-memcpy-expansion:115 %state_addr_41 = getelementptr i256 %state, i64 0, i64 8719

]]></Node>
<StgValue><ssdm name="state_addr_41"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32">
<![CDATA[
post-loop-memcpy-expansion:116 %store_ln134 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_41, i256 3062541302288446171170371466885913903104, i32 983040

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
post-loop-memcpy-expansion:117 %state_addr_42 = getelementptr i256 %state, i64 0, i64 8983

]]></Node>
<StgValue><ssdm name="state_addr_42"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32">
<![CDATA[
post-loop-memcpy-expansion:118 %store_ln136 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_42, i256 0, i32 4278190080

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="309" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
post-loop-memcpy-expansion:71 %msg_addr = getelementptr i256 %msg, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="msg_addr"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="256" op_0_bw="4">
<![CDATA[
post-loop-memcpy-expansion:72 %msg_load = load i4 %msg_addr

]]></Node>
<StgValue><ssdm name="msg_load"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
post-loop-memcpy-expansion:119 %state_addr_43 = getelementptr i256 %state, i64 0, i64 8984

]]></Node>
<StgValue><ssdm name="state_addr_43"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32">
<![CDATA[
post-loop-memcpy-expansion:120 %store_ln138 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_43, i256 0, i32 65535

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
post-loop-memcpy-expansion:121 %state_addr_44 = getelementptr i256 %state, i64 0, i64 8985

]]></Node>
<StgValue><ssdm name="state_addr_44"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32">
<![CDATA[
post-loop-memcpy-expansion:122 %store_ln149 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_44, i256 0, i32 15

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="315" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="256" op_0_bw="4">
<![CDATA[
post-loop-memcpy-expansion:72 %msg_load = load i4 %msg_addr

]]></Node>
<StgValue><ssdm name="msg_load"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
post-loop-memcpy-expansion:73 %lshr_ln = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %msg_load, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="64">
<![CDATA[
post-loop-memcpy-expansion:74 %zext_ln129 = zext i64 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln129"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
post-loop-memcpy-expansion:75 %state_addr = getelementptr i256 %state, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="state_addr"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32">
<![CDATA[
post-loop-memcpy-expansion:76 %store_ln129 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr, i256 %zext_ln129, i32 255

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="4" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
post-loop-memcpy-expansion:79 %msg_addr_1 = getelementptr i256 %msg, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="msg_addr_1"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="256" op_0_bw="4">
<![CDATA[
post-loop-memcpy-expansion:80 %msg_load_1 = load i4 %msg_addr_1

]]></Node>
<StgValue><ssdm name="msg_load_1"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
post-loop-memcpy-expansion:81 %msg_addr_2 = getelementptr i256 %msg, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="msg_addr_2"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="256" op_0_bw="4">
<![CDATA[
post-loop-memcpy-expansion:82 %msg_load_2 = load i4 %msg_addr_2

]]></Node>
<StgValue><ssdm name="msg_load_2"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
post-loop-memcpy-expansion:96 %state_addr_32 = getelementptr i256 %state, i64 0, i64 8706

]]></Node>
<StgValue><ssdm name="state_addr_32"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32">
<![CDATA[
post-loop-memcpy-expansion:97 %store_ln132 = store void @_ssdm_op_Write.bram.i256, i14 %state_addr_32, i256 %msg_load, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="326" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="256" op_0_bw="4">
<![CDATA[
post-loop-memcpy-expansion:80 %msg_load_1 = load i4 %msg_addr_1

]]></Node>
<StgValue><ssdm name="msg_load_1"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="256" op_0_bw="4">
<![CDATA[
post-loop-memcpy-expansion:82 %msg_load_2 = load i4 %msg_addr_2

]]></Node>
<StgValue><ssdm name="msg_load_2"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
post-loop-memcpy-expansion:83 %msg_addr_3 = getelementptr i256 %msg, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="msg_addr_3"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="256" op_0_bw="4">
<![CDATA[
post-loop-memcpy-expansion:84 %msg_load_3 = load i4 %msg_addr_3

]]></Node>
<StgValue><ssdm name="msg_load_3"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
post-loop-memcpy-expansion:85 %msg_addr_4 = getelementptr i256 %msg, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="msg_addr_4"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="256" op_0_bw="4">
<![CDATA[
post-loop-memcpy-expansion:86 %msg_load_4 = load i4 %msg_addr_4

]]></Node>
<StgValue><ssdm name="msg_load_4"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
post-loop-memcpy-expansion:98 %state_addr_33 = getelementptr i256 %state, i64 0, i64 8707

]]></Node>
<StgValue><ssdm name="state_addr_33"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32">
<![CDATA[
post-loop-memcpy-expansion:99 %store_ln132 = store void @_ssdm_op_Write.bram.i256, i14 %state_addr_33, i256 %msg_load_1, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
post-loop-memcpy-expansion:100 %state_addr_34 = getelementptr i256 %state, i64 0, i64 8708

]]></Node>
<StgValue><ssdm name="state_addr_34"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32">
<![CDATA[
post-loop-memcpy-expansion:101 %store_ln132 = store void @_ssdm_op_Write.bram.i256, i14 %state_addr_34, i256 %msg_load_2, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="336" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="256" op_0_bw="4">
<![CDATA[
post-loop-memcpy-expansion:84 %msg_load_3 = load i4 %msg_addr_3

]]></Node>
<StgValue><ssdm name="msg_load_3"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="256" op_0_bw="4">
<![CDATA[
post-loop-memcpy-expansion:86 %msg_load_4 = load i4 %msg_addr_4

]]></Node>
<StgValue><ssdm name="msg_load_4"/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
post-loop-memcpy-expansion:87 %msg_addr_5 = getelementptr i256 %msg, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="msg_addr_5"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="256" op_0_bw="4">
<![CDATA[
post-loop-memcpy-expansion:88 %msg_load_5 = load i4 %msg_addr_5

]]></Node>
<StgValue><ssdm name="msg_load_5"/></StgValue>
</operation>

<operation id="340" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
post-loop-memcpy-expansion:89 %msg_addr_6 = getelementptr i256 %msg, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="msg_addr_6"/></StgValue>
</operation>

<operation id="341" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="256" op_0_bw="4">
<![CDATA[
post-loop-memcpy-expansion:90 %msg_load_6 = load i4 %msg_addr_6

]]></Node>
<StgValue><ssdm name="msg_load_6"/></StgValue>
</operation>

<operation id="342" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
post-loop-memcpy-expansion:102 %state_addr_35 = getelementptr i256 %state, i64 0, i64 8709

]]></Node>
<StgValue><ssdm name="state_addr_35"/></StgValue>
</operation>

<operation id="343" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32">
<![CDATA[
post-loop-memcpy-expansion:103 %store_ln132 = store void @_ssdm_op_Write.bram.i256, i14 %state_addr_35, i256 %msg_load_3, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="344" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
post-loop-memcpy-expansion:104 %state_addr_36 = getelementptr i256 %state, i64 0, i64 8710

]]></Node>
<StgValue><ssdm name="state_addr_36"/></StgValue>
</operation>

<operation id="345" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32">
<![CDATA[
post-loop-memcpy-expansion:105 %store_ln132 = store void @_ssdm_op_Write.bram.i256, i14 %state_addr_36, i256 %msg_load_4, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="346" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="256" op_0_bw="4">
<![CDATA[
post-loop-memcpy-expansion:88 %msg_load_5 = load i4 %msg_addr_5

]]></Node>
<StgValue><ssdm name="msg_load_5"/></StgValue>
</operation>

<operation id="347" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="256" op_0_bw="4">
<![CDATA[
post-loop-memcpy-expansion:90 %msg_load_6 = load i4 %msg_addr_6

]]></Node>
<StgValue><ssdm name="msg_load_6"/></StgValue>
</operation>

<operation id="348" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
post-loop-memcpy-expansion:91 %msg_addr_7 = getelementptr i256 %msg, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="msg_addr_7"/></StgValue>
</operation>

<operation id="349" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="256" op_0_bw="4">
<![CDATA[
post-loop-memcpy-expansion:92 %msg_load_7 = load i4 %msg_addr_7

]]></Node>
<StgValue><ssdm name="msg_load_7"/></StgValue>
</operation>

<operation id="350" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
post-loop-memcpy-expansion:93 %msg_addr_8 = getelementptr i256 %msg, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="msg_addr_8"/></StgValue>
</operation>

<operation id="351" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="256" op_0_bw="4">
<![CDATA[
post-loop-memcpy-expansion:94 %msg_load_8 = load i4 %msg_addr_8

]]></Node>
<StgValue><ssdm name="msg_load_8"/></StgValue>
</operation>

<operation id="352" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
post-loop-memcpy-expansion:106 %state_addr_37 = getelementptr i256 %state, i64 0, i64 8711

]]></Node>
<StgValue><ssdm name="state_addr_37"/></StgValue>
</operation>

<operation id="353" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32">
<![CDATA[
post-loop-memcpy-expansion:107 %store_ln132 = store void @_ssdm_op_Write.bram.i256, i14 %state_addr_37, i256 %msg_load_5, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="354" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
post-loop-memcpy-expansion:108 %state_addr_38 = getelementptr i256 %state, i64 0, i64 8712

]]></Node>
<StgValue><ssdm name="state_addr_38"/></StgValue>
</operation>

<operation id="355" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32">
<![CDATA[
post-loop-memcpy-expansion:109 %store_ln132 = store void @_ssdm_op_Write.bram.i256, i14 %state_addr_38, i256 %msg_load_6, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="356" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
post-loop-memcpy-expansion:53 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="357" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
post-loop-memcpy-expansion:54 %code_size_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %code_size

]]></Node>
<StgValue><ssdm name="code_size_read"/></StgValue>
</operation>

<operation id="358" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
post-loop-memcpy-expansion:55 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %msg, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="359" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
post-loop-memcpy-expansion:56 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %msg

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="360" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
post-loop-memcpy-expansion:57 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %code

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="361" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
post-loop-memcpy-expansion:58 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %code, void @empty_15, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="362" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
post-loop-memcpy-expansion:59 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %code_size

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="363" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
post-loop-memcpy-expansion:60 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %code_size, void @empty_15, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="364" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
post-loop-memcpy-expansion:61 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %state, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="365" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
post-loop-memcpy-expansion:62 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %state

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="366" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
post-loop-memcpy-expansion:63 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %storage_stream_in_V, void @empty_19, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="367" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
post-loop-memcpy-expansion:64 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %storage_stream_in_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="368" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
post-loop-memcpy-expansion:65 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %storage_stream_out_V, void @empty_19, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="369" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
post-loop-memcpy-expansion:66 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %storage_stream_out_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="370" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="160" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
post-loop-memcpy-expansion:67 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %result, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="371" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="160">
<![CDATA[
post-loop-memcpy-expansion:68 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i160 %result

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="372" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
post-loop-memcpy-expansion:69 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i256 %state

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="373" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="160">
<![CDATA[
post-loop-memcpy-expansion:70 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i160 %result

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="374" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="256" op_0_bw="4">
<![CDATA[
post-loop-memcpy-expansion:92 %msg_load_7 = load i4 %msg_addr_7

]]></Node>
<StgValue><ssdm name="msg_load_7"/></StgValue>
</operation>

<operation id="375" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="256" op_0_bw="4">
<![CDATA[
post-loop-memcpy-expansion:94 %msg_load_8 = load i4 %msg_addr_8

]]></Node>
<StgValue><ssdm name="msg_load_8"/></StgValue>
</operation>

<operation id="376" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="256">
<![CDATA[
post-loop-memcpy-expansion:95 %trunc_ln132 = trunc i256 %msg_load_8

]]></Node>
<StgValue><ssdm name="trunc_ln132"/></StgValue>
</operation>

<operation id="377" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
post-loop-memcpy-expansion:110 %state_addr_39 = getelementptr i256 %state, i64 0, i64 8713

]]></Node>
<StgValue><ssdm name="state_addr_39"/></StgValue>
</operation>

<operation id="378" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32">
<![CDATA[
post-loop-memcpy-expansion:111 %store_ln132 = store void @_ssdm_op_Write.bram.i256, i14 %state_addr_39, i256 %msg_load_7, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="379" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="256" op_0_bw="64">
<![CDATA[
post-loop-memcpy-expansion:112 %zext_ln132 = zext i64 %trunc_ln132

]]></Node>
<StgValue><ssdm name="zext_ln132"/></StgValue>
</operation>

<operation id="380" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
post-loop-memcpy-expansion:113 %state_addr_40 = getelementptr i256 %state, i64 0, i64 8714

]]></Node>
<StgValue><ssdm name="state_addr_40"/></StgValue>
</operation>

<operation id="381" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32">
<![CDATA[
post-loop-memcpy-expansion:114 %store_ln132 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_40, i256 %zext_ln132, i32 255

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="382" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="256" op_0_bw="64">
<![CDATA[
post-loop-memcpy-expansion:123 %zext_ln55 = zext i64 %code_size_read

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="383" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
post-loop-memcpy-expansion:124 %state_addr_45 = getelementptr i256 %state, i64 0, i64 8715

]]></Node>
<StgValue><ssdm name="state_addr_45"/></StgValue>
</operation>

<operation id="384" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
post-loop-memcpy-expansion:125 %state_addr_46 = getelementptr i256 %state, i64 0, i64 8716

]]></Node>
<StgValue><ssdm name="state_addr_46"/></StgValue>
</operation>

<operation id="385" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
post-loop-memcpy-expansion:127 %br_ln28 = br void

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="386" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0 %code_pos_3 = load i64 %code_pos

]]></Node>
<StgValue><ssdm name="code_pos_3"/></StgValue>
</operation>

<operation id="387" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64">
<![CDATA[
:1 %z_word_num_bits_0_0_load = load i64 %z_word_num_bits_0_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_0_0_load"/></StgValue>
</operation>

<operation id="388" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64">
<![CDATA[
:2 %z_word_num_bits_1_0_load = load i64 %z_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_0_load"/></StgValue>
</operation>

<operation id="389" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64">
<![CDATA[
:3 %z_word_num_bits_2_0_load = load i64 %z_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_2_0_load"/></StgValue>
</operation>

<operation id="390" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64">
<![CDATA[
:4 %z_word_num_bits_3_0_load = load i64 %z_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_3_0_load"/></StgValue>
</operation>

<operation id="391" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64">
<![CDATA[
:5 %z_word_num_bits_11_0_0_load = load i64 %z_word_num_bits_11_0_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_11_0_0_load"/></StgValue>
</operation>

<operation id="392" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64">
<![CDATA[
:6 %z_word_num_bits_11_1_0_load = load i64 %z_word_num_bits_11_1_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_11_1_0_load"/></StgValue>
</operation>

<operation id="393" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64">
<![CDATA[
:7 %z_word_num_bits_11_2_0_load = load i64 %z_word_num_bits_11_2_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_11_2_0_load"/></StgValue>
</operation>

<operation id="394" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64">
<![CDATA[
:8 %z_word_num_bits_11_3_0_load = load i64 %z_word_num_bits_11_3_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_11_3_0_load"/></StgValue>
</operation>

<operation id="395" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64">
<![CDATA[
:9 %z_word_num_bits_12_0_0_load = load i64 %z_word_num_bits_12_0_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_12_0_0_load"/></StgValue>
</operation>

<operation id="396" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64">
<![CDATA[
:10 %z_word_num_bits_12_1_0_load = load i64 %z_word_num_bits_12_1_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_12_1_0_load"/></StgValue>
</operation>

<operation id="397" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64">
<![CDATA[
:11 %z_word_num_bits_12_2_0_load = load i64 %z_word_num_bits_12_2_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_12_2_0_load"/></StgValue>
</operation>

<operation id="398" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64">
<![CDATA[
:12 %z_word_num_bits_12_3_0_load = load i64 %z_word_num_bits_12_3_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_12_3_0_load"/></StgValue>
</operation>

<operation id="399" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64">
<![CDATA[
:13 %z_word_num_bits_6_0_0_load = load i64 %z_word_num_bits_6_0_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_6_0_0_load"/></StgValue>
</operation>

<operation id="400" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64">
<![CDATA[
:14 %z_word_num_bits_6_1_0_load = load i64 %z_word_num_bits_6_1_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_6_1_0_load"/></StgValue>
</operation>

<operation id="401" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64">
<![CDATA[
:15 %z_word_num_bits_6_2_0_load = load i64 %z_word_num_bits_6_2_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_6_2_0_load"/></StgValue>
</operation>

<operation id="402" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64">
<![CDATA[
:16 %z_word_num_bits_6_3_0_load = load i64 %z_word_num_bits_6_3_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_6_3_0_load"/></StgValue>
</operation>

<operation id="403" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64">
<![CDATA[
:17 %z_word_num_bits_7_0_0_load = load i64 %z_word_num_bits_7_0_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_7_0_0_load"/></StgValue>
</operation>

<operation id="404" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64">
<![CDATA[
:18 %z_word_num_bits_7_1_0_load = load i64 %z_word_num_bits_7_1_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_7_1_0_load"/></StgValue>
</operation>

<operation id="405" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64">
<![CDATA[
:19 %z_word_num_bits_7_2_0_load = load i64 %z_word_num_bits_7_2_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_7_2_0_load"/></StgValue>
</operation>

<operation id="406" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64">
<![CDATA[
:20 %z_word_num_bits_7_3_0_load = load i64 %z_word_num_bits_7_3_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_7_3_0_load"/></StgValue>
</operation>

<operation id="407" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64">
<![CDATA[
:21 %z_word_num_bits_8_0_0_load = load i64 %z_word_num_bits_8_0_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_8_0_0_load"/></StgValue>
</operation>

<operation id="408" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64">
<![CDATA[
:22 %z_word_num_bits_8_1_0_load = load i64 %z_word_num_bits_8_1_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_8_1_0_load"/></StgValue>
</operation>

<operation id="409" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64">
<![CDATA[
:23 %z_word_num_bits_8_2_0_load = load i64 %z_word_num_bits_8_2_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_8_2_0_load"/></StgValue>
</operation>

<operation id="410" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64">
<![CDATA[
:24 %z_word_num_bits_8_3_0_load = load i64 %z_word_num_bits_8_3_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_8_3_0_load"/></StgValue>
</operation>

<operation id="411" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64">
<![CDATA[
:25 %z_word_num_bits_9_0_0_load = load i64 %z_word_num_bits_9_0_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_9_0_0_load"/></StgValue>
</operation>

<operation id="412" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64">
<![CDATA[
:26 %z_word_num_bits_9_1_0_load = load i64 %z_word_num_bits_9_1_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_9_1_0_load"/></StgValue>
</operation>

<operation id="413" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64">
<![CDATA[
:27 %z_word_num_bits_9_2_0_load = load i64 %z_word_num_bits_9_2_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_9_2_0_load"/></StgValue>
</operation>

<operation id="414" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64">
<![CDATA[
:28 %z_word_num_bits_9_3_0_load = load i64 %z_word_num_bits_9_3_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_9_3_0_load"/></StgValue>
</operation>

<operation id="415" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64">
<![CDATA[
:29 %z_word_num_bits_10_0_0_load = load i64 %z_word_num_bits_10_0_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_10_0_0_load"/></StgValue>
</operation>

<operation id="416" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64">
<![CDATA[
:30 %z_word_num_bits_10_1_0_load = load i64 %z_word_num_bits_10_1_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_10_1_0_load"/></StgValue>
</operation>

<operation id="417" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64">
<![CDATA[
:31 %z_word_num_bits_10_2_0_load = load i64 %z_word_num_bits_10_2_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_10_2_0_load"/></StgValue>
</operation>

<operation id="418" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64">
<![CDATA[
:32 %z_word_num_bits_10_3_0_load = load i64 %z_word_num_bits_10_3_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_10_3_0_load"/></StgValue>
</operation>

<operation id="419" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64">
<![CDATA[
:33 %s_word_num_bits_3_0_load = load i64 %s_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="s_word_num_bits_3_0_load"/></StgValue>
</operation>

<operation id="420" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64">
<![CDATA[
:34 %s_word_num_bits_2_0_load = load i64 %s_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="s_word_num_bits_2_0_load"/></StgValue>
</operation>

<operation id="421" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64">
<![CDATA[
:35 %s_word_num_bits_1_0_load = load i64 %s_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="s_word_num_bits_1_0_load"/></StgValue>
</operation>

<operation id="422" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64">
<![CDATA[
:36 %s_word_num_bits_0_0_load = load i64 %s_word_num_bits_0_0

]]></Node>
<StgValue><ssdm name="s_word_num_bits_0_0_load"/></StgValue>
</operation>

<operation id="423" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64">
<![CDATA[
:37 %p_word_num_bits_3_0_load = load i64 %p_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="p_word_num_bits_3_0_load"/></StgValue>
</operation>

<operation id="424" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64">
<![CDATA[
:38 %p_word_num_bits_2_0_load = load i64 %p_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="p_word_num_bits_2_0_load"/></StgValue>
</operation>

<operation id="425" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64">
<![CDATA[
:39 %p_word_num_bits_1_0_load = load i64 %p_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="p_word_num_bits_1_0_load"/></StgValue>
</operation>

<operation id="426" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64">
<![CDATA[
:40 %p_word_num_bits_0_0_load = load i64 %p_word_num_bits_0_0

]]></Node>
<StgValue><ssdm name="p_word_num_bits_0_0_load"/></StgValue>
</operation>

<operation id="427" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:41 %icmp_ln28 = icmp_ult  i64 %code_pos_3, i64 %code_size_read

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="428" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:42 %br_ln28 = br i1 %icmp_ln28, void %_ifconv26, void

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="429" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2 %opcode = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %code

]]></Node>
<StgValue><ssdm name="opcode"/></StgValue>
</operation>

<operation id="430" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="8">
<![CDATA[
:3 %zext_ln32 = zext i8 %opcode

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="431" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %default_op_table_M_elems_gas_cost_addr = getelementptr i16 %default_op_table_M_elems_gas_cost, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="default_op_table_M_elems_gas_cost_addr"/></StgValue>
</operation>

<operation id="432" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="8">
<![CDATA[
:5 %default_op_table_M_elems_gas_cost_load = load i8 %default_op_table_M_elems_gas_cost_addr

]]></Node>
<StgValue><ssdm name="default_op_table_M_elems_gas_cost_load"/></StgValue>
</operation>

<operation id="433" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3076" bw="256" op_0_bw="14">
<![CDATA[
_ifconv26:0 %state_load = load i14 %state_addr_42

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="434" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3078" bw="256" op_0_bw="14">
<![CDATA[
_ifconv26:2 %state_load_29 = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load_29"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="435" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="436" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %code_pos_4 = add i64 %code_pos_3, i64 1

]]></Node>
<StgValue><ssdm name="code_pos_4"/></StgValue>
</operation>

<operation id="437" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="8">
<![CDATA[
:5 %default_op_table_M_elems_gas_cost_load = load i8 %default_op_table_M_elems_gas_cost_addr

]]></Node>
<StgValue><ssdm name="default_op_table_M_elems_gas_cost_load"/></StgValue>
</operation>

<operation id="438" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %default_op_table_M_elems_gas_cost_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="439" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln33 = br i1 %tmp, void, void

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="440" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_31 = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load_31"/></StgValue>
</operation>

<operation id="441" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3070" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32">
<![CDATA[
:0 %store_ln34 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_42, i256 107839786668602559178668060348078522694548577690162289924414440996864, i32 4026531840

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="442" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3071" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1 %store_ln36 = store i64 %code_size_read, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="443" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3072" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln36 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="444" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_31 = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load_31"/></StgValue>
</operation>

<operation id="445" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="256">
<![CDATA[
:1 %trunc_ln39 = trunc i256 %state_load_31

]]></Node>
<StgValue><ssdm name="trunc_ln39"/></StgValue>
</operation>

<operation id="446" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="16">
<![CDATA[
:2 %zext_ln39_1 = zext i16 %default_op_table_M_elems_gas_cost_load

]]></Node>
<StgValue><ssdm name="zext_ln39_1"/></StgValue>
</operation>

<operation id="447" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %icmp_ln39 = icmp_slt  i64 %trunc_ln39, i64 %zext_ln39_1

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="448" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln39 = br i1 %icmp_ln39, void, void

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="449" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %sub_ln45 = sub i64 %trunc_ln39, i64 %zext_ln39_1

]]></Node>
<StgValue><ssdm name="sub_ln45"/></StgValue>
</operation>

<operation id="450" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="256" op_0_bw="64">
<![CDATA[
:1 %zext_ln45 = zext i64 %sub_ln45

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="451" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
:2 %store_ln45 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr, i256 %zext_ln45, i32 255

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="452" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="9" op_0_bw="8">
<![CDATA[
:3 %zext_ln47 = zext i8 %opcode

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="453" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0" op_10_bw="8" op_11_bw="0" op_12_bw="8" op_13_bw="0" op_14_bw="8" op_15_bw="0" op_16_bw="8" op_17_bw="0" op_18_bw="8" op_19_bw="0" op_20_bw="8" op_21_bw="0" op_22_bw="8" op_23_bw="0" op_24_bw="8" op_25_bw="0" op_26_bw="8" op_27_bw="0" op_28_bw="8" op_29_bw="0" op_30_bw="8" op_31_bw="0" op_32_bw="8" op_33_bw="0" op_34_bw="8" op_35_bw="0" op_36_bw="8" op_37_bw="0" op_38_bw="8" op_39_bw="0" op_40_bw="8" op_41_bw="0" op_42_bw="8" op_43_bw="0" op_44_bw="8" op_45_bw="0" op_46_bw="8" op_47_bw="0" op_48_bw="8" op_49_bw="0" op_50_bw="8" op_51_bw="0" op_52_bw="8" op_53_bw="0" op_54_bw="8" op_55_bw="0" op_56_bw="8" op_57_bw="0" op_58_bw="8" op_59_bw="0" op_60_bw="8" op_61_bw="0" op_62_bw="8" op_63_bw="0" op_64_bw="8" op_65_bw="0" op_66_bw="8" op_67_bw="0" op_68_bw="8" op_69_bw="0" op_70_bw="8" op_71_bw="0" op_72_bw="8" op_73_bw="0" op_74_bw="8" op_75_bw="0" op_76_bw="8" op_77_bw="0" op_78_bw="8" op_79_bw="0" op_80_bw="8" op_81_bw="0" op_82_bw="8" op_83_bw="0" op_84_bw="8" op_85_bw="0" op_86_bw="8" op_87_bw="0" op_88_bw="8" op_89_bw="0" op_90_bw="8" op_91_bw="0" op_92_bw="8" op_93_bw="0" op_94_bw="8" op_95_bw="0" op_96_bw="8" op_97_bw="0" op_98_bw="8" op_99_bw="0" op_100_bw="8" op_101_bw="0" op_102_bw="8" op_103_bw="0" op_104_bw="8" op_105_bw="0" op_106_bw="8" op_107_bw="0" op_108_bw="8" op_109_bw="0" op_110_bw="8" op_111_bw="0" op_112_bw="8" op_113_bw="0" op_114_bw="8" op_115_bw="0" op_116_bw="8" op_117_bw="0" op_118_bw="8" op_119_bw="0" op_120_bw="8" op_121_bw="0" op_122_bw="8" op_123_bw="0" op_124_bw="8" op_125_bw="0" op_126_bw="8" op_127_bw="0" op_128_bw="8" op_129_bw="0" op_130_bw="8" op_131_bw="0" op_132_bw="8" op_133_bw="0" op_134_bw="8" op_135_bw="0" op_136_bw="8" op_137_bw="0" op_138_bw="8" op_139_bw="0" op_140_bw="8" op_141_bw="0" op_142_bw="8" op_143_bw="0" op_144_bw="8" op_145_bw="0" op_146_bw="8" op_147_bw="0" op_148_bw="8" op_149_bw="0" op_150_bw="8" op_151_bw="0" op_152_bw="8" op_153_bw="0" op_154_bw="8" op_155_bw="0" op_156_bw="8" op_157_bw="0" op_158_bw="8" op_159_bw="0" op_160_bw="8" op_161_bw="0" op_162_bw="8" op_163_bw="0" op_164_bw="8" op_165_bw="0" op_166_bw="8" op_167_bw="0" op_168_bw="8" op_169_bw="0" op_170_bw="8" op_171_bw="0" op_172_bw="8" op_173_bw="0" op_174_bw="8" op_175_bw="0" op_176_bw="8" op_177_bw="0" op_178_bw="8" op_179_bw="0" op_180_bw="8" op_181_bw="0" op_182_bw="8" op_183_bw="0" op_184_bw="8" op_185_bw="0" op_186_bw="8" op_187_bw="0" op_188_bw="8" op_189_bw="0" op_190_bw="8" op_191_bw="0" op_192_bw="8" op_193_bw="0" op_194_bw="8" op_195_bw="0" op_196_bw="8" op_197_bw="0" op_198_bw="8" op_199_bw="0" op_200_bw="8" op_201_bw="0" op_202_bw="8" op_203_bw="0" op_204_bw="8" op_205_bw="0" op_206_bw="8" op_207_bw="0" op_208_bw="8" op_209_bw="0" op_210_bw="8" op_211_bw="0" op_212_bw="8" op_213_bw="0" op_214_bw="8" op_215_bw="0" op_216_bw="8" op_217_bw="0" op_218_bw="8" op_219_bw="0" op_220_bw="8" op_221_bw="0" op_222_bw="8" op_223_bw="0" op_224_bw="8" op_225_bw="0" op_226_bw="8" op_227_bw="0" op_228_bw="8" op_229_bw="0" op_230_bw="8" op_231_bw="0" op_232_bw="8" op_233_bw="0" op_234_bw="8" op_235_bw="0" op_236_bw="8" op_237_bw="0" op_238_bw="8" op_239_bw="0" op_240_bw="8" op_241_bw="0">
<![CDATA[
:4 %switch_ln47 = switch i8 %opcode, void, i8 91, void %..backedge_crit_edge49, i8 96, void %memset.loop2176, i8 97, void %memset.loop2176, i8 98, void %memset.loop2176, i8 99, void %memset.loop2176, i8 100, void %memset.loop2176, i8 101, void %memset.loop2176, i8 102, void %memset.loop2176, i8 103, void %memset.loop2176, i8 104, void %memset.loop2176, i8 105, void %memset.loop2176, i8 106, void %memset.loop2176, i8 107, void %memset.loop2176, i8 108, void %memset.loop2176, i8 109, void %memset.loop2176, i8 110, void %memset.loop2176, i8 111, void %memset.loop2176, i8 112, void %memset.loop2176, i8 113, void %memset.loop2176, i8 114, void %memset.loop2176, i8 115, void %memset.loop2176, i8 116, void %memset.loop2176, i8 117, void %memset.loop2176, i8 118, void %memset.loop2176, i8 119, void %memset.loop2176, i8 120, void %memset.loop2176, i8 121, void %memset.loop2176, i8 122, void %memset.loop2176, i8 123, void %memset.loop2176, i8 124, void %memset.loop2176, i8 125, void %memset.loop2176, i8 126, void %memset.loop2176, i8 127, void %memset.loop2176, i8 80, void, i8 1, void, i8 2, void, i8 3, void, i8 4, void %memset.loop2174, i8 5, void %memset.loop2172, i8 6, void %memset.loop2170, i8 7, void %memset.loop2168, i8 8, void %memset.loop2166, i8 9, void %memset.loop2162, i8 10, void, i8 11, void, i8 16, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i477, i8 17, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i531, i8 18, void, i8 19, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i593, i8 20, void, i8 21, void %memset.loop2158, i8 22, void, i8 23, void, i8 24, void, i8 25, void, i8 26, void, i8 27, void, i8 28, void, i8 29, void, i8 32, void, i8 56, void, i8 57, void, i8 128, void %._crit_edge151, i8 129, void %._crit_edge151, i8 130, void %._crit_edge151, i8 131, void %._crit_edge151, i8 132, void %._crit_edge151, i8 133, void %._crit_edge151, i8 134, void %._crit_edge151, i8 135, void %._crit_edge151, i8 136, void %._crit_edge151, i8 137, void %._crit_edge151, i8 138, void %._crit_edge151, i8 139, void %._crit_edge151, i8 140, void %._crit_edge151, i8 141, void %._crit_edge151, i8 142, void %._crit_edge151, i8 143, void %._crit_edge151, i8 144, void, i8 145, void, i8 146, void, i8 147, void, i8 148, void, i8 149, void, i8 150, void, i8 151, void, i8 152, void, i8 153, void, i8 154, void, i8 155, void, i8 156, void, i8 157, void, i8 158, void, i8 159, void, i8 87, void %memset.loop2154, i8 86, void, i8 88, void, i8 50, void %memset.loop2152, i8 51, void %load-store-loop2178.preheader, i8 52, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i1271, i8 53, void, i8 54, void, i8 55, void, i8 59, void %_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.i, i8 60, void, i8 81, void %.._crit_edge152_crit_edge, i8 82, void, i8 83, void %memset.loop2146, i8 84, void %split2143, i8 85, void, i8 243, void, i8 240, void %.backedge, i8 241, void %.backedge, i8 244, void %.backedge, i8 245, void %.backedge, i8 250, void %.backedge, i8 253, void, i8 255, void, i8 0, void, i8 254, void

]]></Node>
<StgValue><ssdm name="switch_ln47"/></StgValue>
</operation>

<operation id="454" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32">
<![CDATA[
:0 %store_ln346 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_42, i256 107839786668602559178668060348078522694548577690162289924414440996864, i32 4026531840

]]></Node>
<StgValue><ssdm name="store_ln346"/></StgValue>
</operation>

<operation id="455" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1 %store_ln348 = store i64 %code_size_read, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln348"/></StgValue>
</operation>

<operation id="456" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln348 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln348"/></StgValue>
</operation>

<operation id="457" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32">
<![CDATA[
:0 %store_ln342 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_42, i256 0, i32 4026531840

]]></Node>
<StgValue><ssdm name="store_ln342"/></StgValue>
</operation>

<operation id="458" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1 %store_ln344 = store i64 %code_size_read, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln344"/></StgValue>
</operation>

<operation id="459" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln344 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln344"/></StgValue>
</operation>

<operation id="460" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:4 %store_ln340 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln340"/></StgValue>
</operation>

<operation id="461" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32">
<![CDATA[
:0 %store_ln335 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_42, i256 53919893334301279589334030174039261347274288845081144962207220498432, i32 4026531840

]]></Node>
<StgValue><ssdm name="store_ln335"/></StgValue>
</operation>

<operation id="462" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1 %store_ln337 = store i64 %code_size_read, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln337"/></StgValue>
</operation>

<operation id="463" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln337 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln337"/></StgValue>
</operation>

<operation id="464" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_151 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_151"/></StgValue>
</operation>

<operation id="465" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="85"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_148 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_148"/></StgValue>
</operation>

<operation id="466" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="85"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:25 %store_ln307 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln307"/></StgValue>
</operation>

<operation id="467" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="84"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="256" op_0_bw="14">
<![CDATA[
split2143:0 %state_load_145 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_145"/></StgValue>
</operation>

<operation id="468" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="84"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
split2143:13 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %storage_stream_out_V, i256 0

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="469" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="84"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
split2143:28 %store_ln297 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="470" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="83"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="256" op_0_bw="14">
<![CDATA[
memset.loop2146:0 %state_load_142 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_142"/></StgValue>
</operation>

<operation id="471" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="81"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.._crit_edge152_crit_edge:0 %store_ln47 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="472" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="81"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge152_crit_edge:1 %br_ln47 = br void %._crit_edge152

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="473" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="59"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="256" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.i:0 %state_load_141 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_141"/></StgValue>
</operation>

<operation id="474" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="59"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.i:9 %store_ln271 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="475" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="55"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1 %store_ln265 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln265"/></StgValue>
</operation>

<operation id="476" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="54"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="256" op_0_bw="14">
<![CDATA[
:2 %state_load_140 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_140"/></StgValue>
</operation>

<operation id="477" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="54"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:15 %store_ln262 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln262"/></StgValue>
</operation>

<operation id="478" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop2178.preheader:0 %br_ln0 = br void %load-store-loop2178

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="479" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="88"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_134 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_134"/></StgValue>
</operation>

<operation id="480" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="88"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:13 %store_ln247 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>

<operation id="481" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="86"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_132 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_132"/></StgValue>
</operation>

<operation id="482" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="87"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="256" op_0_bw="14">
<![CDATA[
memset.loop2154:0 %state_load_131 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_131"/></StgValue>
</operation>

<operation id="483" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-97"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_128 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_128"/></StgValue>
</operation>

<operation id="484" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-97"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:18 %store_ln228 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="485" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-98"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_125 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_125"/></StgValue>
</operation>

<operation id="486" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-98"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:18 %store_ln225 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="487" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-99"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_122 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_122"/></StgValue>
</operation>

<operation id="488" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-99"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:18 %store_ln222 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln222"/></StgValue>
</operation>

<operation id="489" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-100"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_119 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_119"/></StgValue>
</operation>

<operation id="490" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-100"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:18 %store_ln219 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln219"/></StgValue>
</operation>

<operation id="491" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-101"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_116 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_116"/></StgValue>
</operation>

<operation id="492" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-101"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:18 %store_ln216 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="493" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-102"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_113 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_113"/></StgValue>
</operation>

<operation id="494" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-102"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:18 %store_ln213 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="495" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-103"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_110 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_110"/></StgValue>
</operation>

<operation id="496" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-103"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:18 %store_ln210 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln210"/></StgValue>
</operation>

<operation id="497" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-104"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_107 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_107"/></StgValue>
</operation>

<operation id="498" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-104"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:18 %store_ln207 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln207"/></StgValue>
</operation>

<operation id="499" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-105"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_104 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_104"/></StgValue>
</operation>

<operation id="500" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-105"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:18 %store_ln204 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="501" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-106"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_101 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_101"/></StgValue>
</operation>

<operation id="502" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-106"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:18 %store_ln201 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="503" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-107"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_98 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_98"/></StgValue>
</operation>

<operation id="504" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-107"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:18 %store_ln198 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln198"/></StgValue>
</operation>

<operation id="505" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-108"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_95 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_95"/></StgValue>
</operation>

<operation id="506" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-108"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:18 %store_ln195 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="507" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-109"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_92 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_92"/></StgValue>
</operation>

<operation id="508" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-109"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:18 %store_ln192 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="509" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-110"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_89 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_89"/></StgValue>
</operation>

<operation id="510" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-110"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:18 %store_ln189 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="511" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-111"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_86 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_86"/></StgValue>
</operation>

<operation id="512" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-111"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:18 %store_ln186 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="513" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-112"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_83 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_83"/></StgValue>
</operation>

<operation id="514" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="-112"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:18 %store_ln183 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>

<operation id="515" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="57"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1 %store_ln156 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="516" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="56"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_80 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_80"/></StgValue>
</operation>

<operation id="517" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="56"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:12 %store_ln153 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="518" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_78 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_78"/></StgValue>
</operation>

<operation id="519" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_76 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_76"/></StgValue>
</operation>

<operation id="520" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:21 %store_ln143 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="521" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_74 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_74"/></StgValue>
</operation>

<operation id="522" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:21 %store_ln140 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="523" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_73 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_73"/></StgValue>
</operation>

<operation id="524" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_71 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_71"/></StgValue>
</operation>

<operation id="525" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_69 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_69"/></StgValue>
</operation>

<operation id="526" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_67 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_67"/></StgValue>
</operation>

<operation id="527" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="256" op_0_bw="14">
<![CDATA[
memset.loop2158:0 %state_load_65 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_65"/></StgValue>
</operation>

<operation id="528" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_63 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_63"/></StgValue>
</operation>

<operation id="529" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="256" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i593:0 %state_load_60 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_60"/></StgValue>
</operation>

<operation id="530" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="256" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i531:0 %state_load_58 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_58"/></StgValue>
</operation>

<operation id="531" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="256" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i477:0 %state_load_56 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_56"/></StgValue>
</operation>

<operation id="532" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_54 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_54"/></StgValue>
</operation>

<operation id="533" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="256" op_0_bw="14">
<![CDATA[
memset.loop2162:0 %state_load_50 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_50"/></StgValue>
</operation>

<operation id="534" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="256" op_0_bw="14">
<![CDATA[
memset.loop2166:0 %state_load_46 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_46"/></StgValue>
</operation>

<operation id="535" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="256" op_0_bw="14">
<![CDATA[
memset.loop2168:0 %state_load_44 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_44"/></StgValue>
</operation>

<operation id="536" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2438" bw="256" op_0_bw="14">
<![CDATA[
memset.loop2170:0 %state_load_42 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_42"/></StgValue>
</operation>

<operation id="537" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="256" op_0_bw="14">
<![CDATA[
memset.loop2172:0 %state_load_40 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_40"/></StgValue>
</operation>

<operation id="538" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="256" op_0_bw="14">
<![CDATA[
memset.loop2174:0 %state_load_38 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_38"/></StgValue>
</operation>

<operation id="539" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2627" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_36 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_36"/></StgValue>
</operation>

<operation id="540" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2776" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_34 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_34"/></StgValue>
</operation>

<operation id="541" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="80"/>
</and_exp></or_exp>
</condition>

<Node id="2869" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_33 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_33"/></StgValue>
</operation>

<operation id="542" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="80"/>
</and_exp></or_exp>
</condition>

<Node id="2874" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:5 %store_ln70 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="543" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="91"/>
</and_exp></or_exp>
</condition>

<Node id="3059" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
..backedge_crit_edge49:0 %store_ln47 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="544" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="91"/>
</and_exp></or_exp>
</condition>

<Node id="3060" bw="0" op_0_bw="0">
<![CDATA[
..backedge_crit_edge49:1 %br_ln47 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="545" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="!91"/>
<literal name="opcode" val="!96"/>
<literal name="opcode" val="!97"/>
<literal name="opcode" val="!98"/>
<literal name="opcode" val="!99"/>
<literal name="opcode" val="!100"/>
<literal name="opcode" val="!101"/>
<literal name="opcode" val="!102"/>
<literal name="opcode" val="!103"/>
<literal name="opcode" val="!104"/>
<literal name="opcode" val="!105"/>
<literal name="opcode" val="!106"/>
<literal name="opcode" val="!107"/>
<literal name="opcode" val="!108"/>
<literal name="opcode" val="!109"/>
<literal name="opcode" val="!110"/>
<literal name="opcode" val="!111"/>
<literal name="opcode" val="!112"/>
<literal name="opcode" val="!113"/>
<literal name="opcode" val="!114"/>
<literal name="opcode" val="!115"/>
<literal name="opcode" val="!116"/>
<literal name="opcode" val="!117"/>
<literal name="opcode" val="!118"/>
<literal name="opcode" val="!119"/>
<literal name="opcode" val="!120"/>
<literal name="opcode" val="!121"/>
<literal name="opcode" val="!122"/>
<literal name="opcode" val="!123"/>
<literal name="opcode" val="!124"/>
<literal name="opcode" val="!125"/>
<literal name="opcode" val="!126"/>
<literal name="opcode" val="!127"/>
<literal name="opcode" val="!80"/>
<literal name="opcode" val="!1"/>
<literal name="opcode" val="!2"/>
<literal name="opcode" val="!3"/>
<literal name="opcode" val="!4"/>
<literal name="opcode" val="!5"/>
<literal name="opcode" val="!6"/>
<literal name="opcode" val="!7"/>
<literal name="opcode" val="!8"/>
<literal name="opcode" val="!9"/>
<literal name="opcode" val="!10"/>
<literal name="opcode" val="!11"/>
<literal name="opcode" val="!16"/>
<literal name="opcode" val="!17"/>
<literal name="opcode" val="!18"/>
<literal name="opcode" val="!19"/>
<literal name="opcode" val="!20"/>
<literal name="opcode" val="!21"/>
<literal name="opcode" val="!22"/>
<literal name="opcode" val="!23"/>
<literal name="opcode" val="!24"/>
<literal name="opcode" val="!25"/>
<literal name="opcode" val="!26"/>
<literal name="opcode" val="!27"/>
<literal name="opcode" val="!28"/>
<literal name="opcode" val="!29"/>
<literal name="opcode" val="!32"/>
<literal name="opcode" val="!56"/>
<literal name="opcode" val="!57"/>
<literal name="opcode" val="!128"/>
<literal name="opcode" val="!129"/>
<literal name="opcode" val="!130"/>
<literal name="opcode" val="!131"/>
<literal name="opcode" val="!132"/>
<literal name="opcode" val="!133"/>
<literal name="opcode" val="!134"/>
<literal name="opcode" val="!135"/>
<literal name="opcode" val="!136"/>
<literal name="opcode" val="!137"/>
<literal name="opcode" val="!138"/>
<literal name="opcode" val="!139"/>
<literal name="opcode" val="!140"/>
<literal name="opcode" val="!141"/>
<literal name="opcode" val="!142"/>
<literal name="opcode" val="!143"/>
<literal name="opcode" val="!144"/>
<literal name="opcode" val="!145"/>
<literal name="opcode" val="!146"/>
<literal name="opcode" val="!147"/>
<literal name="opcode" val="!148"/>
<literal name="opcode" val="!149"/>
<literal name="opcode" val="!150"/>
<literal name="opcode" val="!151"/>
<literal name="opcode" val="!152"/>
<literal name="opcode" val="!153"/>
<literal name="opcode" val="!154"/>
<literal name="opcode" val="!155"/>
<literal name="opcode" val="!156"/>
<literal name="opcode" val="!157"/>
<literal name="opcode" val="!158"/>
<literal name="opcode" val="!159"/>
<literal name="opcode" val="!87"/>
<literal name="opcode" val="!86"/>
<literal name="opcode" val="!88"/>
<literal name="opcode" val="!50"/>
<literal name="opcode" val="!51"/>
<literal name="opcode" val="!52"/>
<literal name="opcode" val="!53"/>
<literal name="opcode" val="!54"/>
<literal name="opcode" val="!55"/>
<literal name="opcode" val="!59"/>
<literal name="opcode" val="!60"/>
<literal name="opcode" val="!81"/>
<literal name="opcode" val="!82"/>
<literal name="opcode" val="!83"/>
<literal name="opcode" val="!84"/>
<literal name="opcode" val="!85"/>
<literal name="opcode" val="!243"/>
<literal name="opcode" val="!240"/>
<literal name="opcode" val="!241"/>
<literal name="opcode" val="!244"/>
<literal name="opcode" val="!245"/>
<literal name="opcode" val="!250"/>
<literal name="opcode" val="!253"/>
<literal name="opcode" val="!255"/>
<literal name="opcode" val="!0"/>
<literal name="opcode" val="!254"/>
</and_exp></or_exp>
</condition>

<Node id="3062" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32">
<![CDATA[
:0 %store_ln351 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_42, i256 134799733335753198973335075435098153368185722112702862405518051246080, i32 4026531840

]]></Node>
<StgValue><ssdm name="store_ln351"/></StgValue>
</operation>

<operation id="546" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="!91"/>
<literal name="opcode" val="!96"/>
<literal name="opcode" val="!97"/>
<literal name="opcode" val="!98"/>
<literal name="opcode" val="!99"/>
<literal name="opcode" val="!100"/>
<literal name="opcode" val="!101"/>
<literal name="opcode" val="!102"/>
<literal name="opcode" val="!103"/>
<literal name="opcode" val="!104"/>
<literal name="opcode" val="!105"/>
<literal name="opcode" val="!106"/>
<literal name="opcode" val="!107"/>
<literal name="opcode" val="!108"/>
<literal name="opcode" val="!109"/>
<literal name="opcode" val="!110"/>
<literal name="opcode" val="!111"/>
<literal name="opcode" val="!112"/>
<literal name="opcode" val="!113"/>
<literal name="opcode" val="!114"/>
<literal name="opcode" val="!115"/>
<literal name="opcode" val="!116"/>
<literal name="opcode" val="!117"/>
<literal name="opcode" val="!118"/>
<literal name="opcode" val="!119"/>
<literal name="opcode" val="!120"/>
<literal name="opcode" val="!121"/>
<literal name="opcode" val="!122"/>
<literal name="opcode" val="!123"/>
<literal name="opcode" val="!124"/>
<literal name="opcode" val="!125"/>
<literal name="opcode" val="!126"/>
<literal name="opcode" val="!127"/>
<literal name="opcode" val="!80"/>
<literal name="opcode" val="!1"/>
<literal name="opcode" val="!2"/>
<literal name="opcode" val="!3"/>
<literal name="opcode" val="!4"/>
<literal name="opcode" val="!5"/>
<literal name="opcode" val="!6"/>
<literal name="opcode" val="!7"/>
<literal name="opcode" val="!8"/>
<literal name="opcode" val="!9"/>
<literal name="opcode" val="!10"/>
<literal name="opcode" val="!11"/>
<literal name="opcode" val="!16"/>
<literal name="opcode" val="!17"/>
<literal name="opcode" val="!18"/>
<literal name="opcode" val="!19"/>
<literal name="opcode" val="!20"/>
<literal name="opcode" val="!21"/>
<literal name="opcode" val="!22"/>
<literal name="opcode" val="!23"/>
<literal name="opcode" val="!24"/>
<literal name="opcode" val="!25"/>
<literal name="opcode" val="!26"/>
<literal name="opcode" val="!27"/>
<literal name="opcode" val="!28"/>
<literal name="opcode" val="!29"/>
<literal name="opcode" val="!32"/>
<literal name="opcode" val="!56"/>
<literal name="opcode" val="!57"/>
<literal name="opcode" val="!128"/>
<literal name="opcode" val="!129"/>
<literal name="opcode" val="!130"/>
<literal name="opcode" val="!131"/>
<literal name="opcode" val="!132"/>
<literal name="opcode" val="!133"/>
<literal name="opcode" val="!134"/>
<literal name="opcode" val="!135"/>
<literal name="opcode" val="!136"/>
<literal name="opcode" val="!137"/>
<literal name="opcode" val="!138"/>
<literal name="opcode" val="!139"/>
<literal name="opcode" val="!140"/>
<literal name="opcode" val="!141"/>
<literal name="opcode" val="!142"/>
<literal name="opcode" val="!143"/>
<literal name="opcode" val="!144"/>
<literal name="opcode" val="!145"/>
<literal name="opcode" val="!146"/>
<literal name="opcode" val="!147"/>
<literal name="opcode" val="!148"/>
<literal name="opcode" val="!149"/>
<literal name="opcode" val="!150"/>
<literal name="opcode" val="!151"/>
<literal name="opcode" val="!152"/>
<literal name="opcode" val="!153"/>
<literal name="opcode" val="!154"/>
<literal name="opcode" val="!155"/>
<literal name="opcode" val="!156"/>
<literal name="opcode" val="!157"/>
<literal name="opcode" val="!158"/>
<literal name="opcode" val="!159"/>
<literal name="opcode" val="!87"/>
<literal name="opcode" val="!86"/>
<literal name="opcode" val="!88"/>
<literal name="opcode" val="!50"/>
<literal name="opcode" val="!51"/>
<literal name="opcode" val="!52"/>
<literal name="opcode" val="!53"/>
<literal name="opcode" val="!54"/>
<literal name="opcode" val="!55"/>
<literal name="opcode" val="!59"/>
<literal name="opcode" val="!60"/>
<literal name="opcode" val="!81"/>
<literal name="opcode" val="!82"/>
<literal name="opcode" val="!83"/>
<literal name="opcode" val="!84"/>
<literal name="opcode" val="!85"/>
<literal name="opcode" val="!243"/>
<literal name="opcode" val="!240"/>
<literal name="opcode" val="!241"/>
<literal name="opcode" val="!244"/>
<literal name="opcode" val="!245"/>
<literal name="opcode" val="!250"/>
<literal name="opcode" val="!253"/>
<literal name="opcode" val="!255"/>
<literal name="opcode" val="!0"/>
<literal name="opcode" val="!254"/>
</and_exp></or_exp>
</condition>

<Node id="3063" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1 %store_ln353 = store i64 %code_size_read, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln353"/></StgValue>
</operation>

<operation id="547" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="!91"/>
<literal name="opcode" val="!96"/>
<literal name="opcode" val="!97"/>
<literal name="opcode" val="!98"/>
<literal name="opcode" val="!99"/>
<literal name="opcode" val="!100"/>
<literal name="opcode" val="!101"/>
<literal name="opcode" val="!102"/>
<literal name="opcode" val="!103"/>
<literal name="opcode" val="!104"/>
<literal name="opcode" val="!105"/>
<literal name="opcode" val="!106"/>
<literal name="opcode" val="!107"/>
<literal name="opcode" val="!108"/>
<literal name="opcode" val="!109"/>
<literal name="opcode" val="!110"/>
<literal name="opcode" val="!111"/>
<literal name="opcode" val="!112"/>
<literal name="opcode" val="!113"/>
<literal name="opcode" val="!114"/>
<literal name="opcode" val="!115"/>
<literal name="opcode" val="!116"/>
<literal name="opcode" val="!117"/>
<literal name="opcode" val="!118"/>
<literal name="opcode" val="!119"/>
<literal name="opcode" val="!120"/>
<literal name="opcode" val="!121"/>
<literal name="opcode" val="!122"/>
<literal name="opcode" val="!123"/>
<literal name="opcode" val="!124"/>
<literal name="opcode" val="!125"/>
<literal name="opcode" val="!126"/>
<literal name="opcode" val="!127"/>
<literal name="opcode" val="!80"/>
<literal name="opcode" val="!1"/>
<literal name="opcode" val="!2"/>
<literal name="opcode" val="!3"/>
<literal name="opcode" val="!4"/>
<literal name="opcode" val="!5"/>
<literal name="opcode" val="!6"/>
<literal name="opcode" val="!7"/>
<literal name="opcode" val="!8"/>
<literal name="opcode" val="!9"/>
<literal name="opcode" val="!10"/>
<literal name="opcode" val="!11"/>
<literal name="opcode" val="!16"/>
<literal name="opcode" val="!17"/>
<literal name="opcode" val="!18"/>
<literal name="opcode" val="!19"/>
<literal name="opcode" val="!20"/>
<literal name="opcode" val="!21"/>
<literal name="opcode" val="!22"/>
<literal name="opcode" val="!23"/>
<literal name="opcode" val="!24"/>
<literal name="opcode" val="!25"/>
<literal name="opcode" val="!26"/>
<literal name="opcode" val="!27"/>
<literal name="opcode" val="!28"/>
<literal name="opcode" val="!29"/>
<literal name="opcode" val="!32"/>
<literal name="opcode" val="!56"/>
<literal name="opcode" val="!57"/>
<literal name="opcode" val="!128"/>
<literal name="opcode" val="!129"/>
<literal name="opcode" val="!130"/>
<literal name="opcode" val="!131"/>
<literal name="opcode" val="!132"/>
<literal name="opcode" val="!133"/>
<literal name="opcode" val="!134"/>
<literal name="opcode" val="!135"/>
<literal name="opcode" val="!136"/>
<literal name="opcode" val="!137"/>
<literal name="opcode" val="!138"/>
<literal name="opcode" val="!139"/>
<literal name="opcode" val="!140"/>
<literal name="opcode" val="!141"/>
<literal name="opcode" val="!142"/>
<literal name="opcode" val="!143"/>
<literal name="opcode" val="!144"/>
<literal name="opcode" val="!145"/>
<literal name="opcode" val="!146"/>
<literal name="opcode" val="!147"/>
<literal name="opcode" val="!148"/>
<literal name="opcode" val="!149"/>
<literal name="opcode" val="!150"/>
<literal name="opcode" val="!151"/>
<literal name="opcode" val="!152"/>
<literal name="opcode" val="!153"/>
<literal name="opcode" val="!154"/>
<literal name="opcode" val="!155"/>
<literal name="opcode" val="!156"/>
<literal name="opcode" val="!157"/>
<literal name="opcode" val="!158"/>
<literal name="opcode" val="!159"/>
<literal name="opcode" val="!87"/>
<literal name="opcode" val="!86"/>
<literal name="opcode" val="!88"/>
<literal name="opcode" val="!50"/>
<literal name="opcode" val="!51"/>
<literal name="opcode" val="!52"/>
<literal name="opcode" val="!53"/>
<literal name="opcode" val="!54"/>
<literal name="opcode" val="!55"/>
<literal name="opcode" val="!59"/>
<literal name="opcode" val="!60"/>
<literal name="opcode" val="!81"/>
<literal name="opcode" val="!82"/>
<literal name="opcode" val="!83"/>
<literal name="opcode" val="!84"/>
<literal name="opcode" val="!85"/>
<literal name="opcode" val="!243"/>
<literal name="opcode" val="!240"/>
<literal name="opcode" val="!241"/>
<literal name="opcode" val="!244"/>
<literal name="opcode" val="!245"/>
<literal name="opcode" val="!250"/>
<literal name="opcode" val="!253"/>
<literal name="opcode" val="!255"/>
<literal name="opcode" val="!0"/>
<literal name="opcode" val="!254"/>
</and_exp></or_exp>
</condition>

<Node id="3064" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln353 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln353"/></StgValue>
</operation>

<operation id="548" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3066" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32">
<![CDATA[
:0 %store_ln40 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_42, i256 80879840001451919384001045261058892020911433267621717443310830747648, i32 4026531840

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="549" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3067" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1 %store_ln42 = store i64 %code_size_read, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="550" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3068" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln42 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="551" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="4" op_0_bw="4" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %tmp_6 = call i4 @selfdestruct, i256 %state

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="552" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="4" op_0_bw="4" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %tmp_6 = call i4 @selfdestruct, i256 %state

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="553" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="228" op_0_bw="228" op_1_bw="4" op_2_bw="224">
<![CDATA[
:1 %shl_ln29 = bitconcatenate i228 @_ssdm_op_BitConcatenate.i228.i4.i224, i4 %tmp_6, i224 0

]]></Node>
<StgValue><ssdm name="shl_ln29"/></StgValue>
</operation>

<operation id="554" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="256" op_0_bw="228">
<![CDATA[
:2 %zext_ln339 = zext i228 %shl_ln29

]]></Node>
<StgValue><ssdm name="zext_ln339"/></StgValue>
</operation>

<operation id="555" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
:3 %store_ln339 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_42, i256 %zext_ln339, i32 4026531840

]]></Node>
<StgValue><ssdm name="store_ln339"/></StgValue>
</operation>

<operation id="556" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln340 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln340"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="557" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_151 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_151"/></StgValue>
</operation>

<operation id="558" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="14" op_0_bw="256">
<![CDATA[
:1 %trunc_ln45_10 = trunc i256 %state_load_151

]]></Node>
<StgValue><ssdm name="trunc_ln45_10"/></StgValue>
</operation>

<operation id="559" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2 %add_ln45_52 = add i14 %trunc_ln45_10, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln45_52"/></StgValue>
</operation>

<operation id="560" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:3 %shl_ln45_16 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_52, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln45_16"/></StgValue>
</operation>

<operation id="561" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:4 %add_ln45_53 = add i19 %shl_ln45_16, i19 64

]]></Node>
<StgValue><ssdm name="add_ln45_53"/></StgValue>
</operation>

<operation id="562" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %lshr_ln310_3 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln45_53, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln310_3"/></StgValue>
</operation>

<operation id="563" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="14">
<![CDATA[
:6 %zext_ln310 = zext i14 %lshr_ln310_3

]]></Node>
<StgValue><ssdm name="zext_ln310"/></StgValue>
</operation>

<operation id="564" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %state_addr_118 = getelementptr i256 %state, i64 0, i64 %zext_ln310

]]></Node>
<StgValue><ssdm name="state_addr_118"/></StgValue>
</operation>

<operation id="565" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:8 %state_load_152 = load i14 %state_addr_118

]]></Node>
<StgValue><ssdm name="state_load_152"/></StgValue>
</operation>

<operation id="566" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:13 %add_ln45_54 = add i14 %trunc_ln45_10, i14 16382

]]></Node>
<StgValue><ssdm name="add_ln45_54"/></StgValue>
</operation>

<operation id="567" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:14 %shl_ln45_17 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_54, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln45_17"/></StgValue>
</operation>

<operation id="568" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:15 %add_ln45_55 = add i19 %shl_ln45_17, i19 64

]]></Node>
<StgValue><ssdm name="add_ln45_55"/></StgValue>
</operation>

<operation id="569" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16 %lshr_ln311_3 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln45_55, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln311_3"/></StgValue>
</operation>

<operation id="570" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="14">
<![CDATA[
:17 %zext_ln311 = zext i14 %lshr_ln311_3

]]></Node>
<StgValue><ssdm name="zext_ln311"/></StgValue>
</operation>

<operation id="571" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18 %state_addr_119 = getelementptr i256 %state, i64 0, i64 %zext_ln311

]]></Node>
<StgValue><ssdm name="state_addr_119"/></StgValue>
</operation>

<operation id="572" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:19 %state_load_153 = load i14 %state_addr_119

]]></Node>
<StgValue><ssdm name="state_load_153"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="573" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:8 %state_load_152 = load i14 %state_addr_118

]]></Node>
<StgValue><ssdm name="state_load_152"/></StgValue>
</operation>

<operation id="574" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="256">
<![CDATA[
:9 %trunc_ln310 = trunc i256 %state_load_152

]]></Node>
<StgValue><ssdm name="trunc_ln310"/></StgValue>
</operation>

<operation id="575" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10 %trunc_ln310_3 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_152, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln310_3"/></StgValue>
</operation>

<operation id="576" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11 %trunc_ln310_4 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_152, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln310_4"/></StgValue>
</operation>

<operation id="577" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12 %trunc_ln310_5 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_152, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln310_5"/></StgValue>
</operation>

<operation id="578" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:19 %state_load_153 = load i14 %state_addr_119

]]></Node>
<StgValue><ssdm name="state_load_153"/></StgValue>
</operation>

<operation id="579" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="256">
<![CDATA[
:20 %trunc_ln311 = trunc i256 %state_load_153

]]></Node>
<StgValue><ssdm name="trunc_ln311"/></StgValue>
</operation>

<operation id="580" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:21 %trunc_ln311_3 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_153, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln311_3"/></StgValue>
</operation>

<operation id="581" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:22 %trunc_ln311_4 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_153, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln311_4"/></StgValue>
</operation>

<operation id="582" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:23 %trunc_ln311_5 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_153, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln311_5"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="583" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
:24 %tmp_1 = call i1 @check_memory, i256 %state, i64 %trunc_ln310, i64 %trunc_ln310_3, i64 %trunc_ln310_4, i64 %trunc_ln310_5, i64 %trunc_ln311, i64 %trunc_ln311_3, i64 %trunc_ln311_4, i64 %trunc_ln311_5

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="584" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
:24 %tmp_1 = call i1 @check_memory, i256 %state, i64 %trunc_ln310, i64 %trunc_ln310_3, i64 %trunc_ln310_4, i64 %trunc_ln310_5, i64 %trunc_ln311, i64 %trunc_ln311_3, i64 %trunc_ln311_4, i64 %trunc_ln311_5

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="585" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:25 %br_ln314 = br i1 %tmp_1, void, void

]]></Node>
<StgValue><ssdm name="br_ln314"/></StgValue>
</operation>

<operation id="586" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1 %store_ln317 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="587" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:0 %store_ln316 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_42, i256 80879840001451919384001045261058892020911433267621717443310830747648, i32 4026531840

]]></Node>
<StgValue><ssdm name="store_ln316"/></StgValue>
</operation>

<operation id="588" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln317 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="589" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %shl_ln31 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %trunc_ln311, i64 0

]]></Node>
<StgValue><ssdm name="shl_ln31"/></StgValue>
</operation>

<operation id="590" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="256" op_0_bw="128">
<![CDATA[
:1 %zext_ln320 = zext i128 %shl_ln31

]]></Node>
<StgValue><ssdm name="zext_ln320"/></StgValue>
</operation>

<operation id="591" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:2 %store_ln320 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_43, i256 %zext_ln320, i32 65280

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="592" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %icmp_ln321 = icmp_eq  i64 %trunc_ln311, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln321"/></StgValue>
</operation>

<operation id="593" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln321 = br i1 %icmp_ln321, void, void %._crit_edge163

]]></Node>
<StgValue><ssdm name="br_ln321"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="594" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="256" op_0_bw="64">
<![CDATA[
:0 %zext_ln322 = zext i64 %trunc_ln310

]]></Node>
<StgValue><ssdm name="zext_ln322"/></StgValue>
</operation>

<operation id="595" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1 %store_ln322 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_43, i256 %zext_ln322, i32 255

]]></Node>
<StgValue><ssdm name="store_ln322"/></StgValue>
</operation>

<operation id="596" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln322 = br void %._crit_edge163

]]></Node>
<StgValue><ssdm name="br_ln322"/></StgValue>
</operation>

<operation id="597" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
._crit_edge163:0 %store_ln325 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_42, i256 0, i32 4026531840

]]></Node>
<StgValue><ssdm name="store_ln325"/></StgValue>
</operation>

<operation id="598" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge163:1 %store_ln326 = store i64 %code_size_read, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>

<operation id="599" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge163:2 %br_ln326 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln326"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="600" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_148 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_148"/></StgValue>
</operation>

<operation id="601" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="256">
<![CDATA[
:1 %trunc_ln60_126 = trunc i256 %state_load_148

]]></Node>
<StgValue><ssdm name="trunc_ln60_126"/></StgValue>
</operation>

<operation id="602" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="14" op_0_bw="256">
<![CDATA[
:2 %trunc_ln60_127 = trunc i256 %state_load_148

]]></Node>
<StgValue><ssdm name="trunc_ln60_127"/></StgValue>
</operation>

<operation id="603" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %add_ln60_51 = add i32 %trunc_ln60_126, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln60_51"/></StgValue>
</operation>

<operation id="604" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="256" op_0_bw="32">
<![CDATA[
:4 %zext_ln60_25 = zext i32 %add_ln60_51

]]></Node>
<StgValue><ssdm name="zext_ln60_25"/></StgValue>
</operation>

<operation id="605" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
:5 %store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_25, i32 15

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="606" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6 %add_ln60_80 = add i14 %trunc_ln60_127, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln60_80"/></StgValue>
</operation>

<operation id="607" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:7 %shl_ln60_19 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_80, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln60_19"/></StgValue>
</operation>

<operation id="608" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:8 %add_ln60_52 = add i19 %shl_ln60_19, i19 64

]]></Node>
<StgValue><ssdm name="add_ln60_52"/></StgValue>
</operation>

<operation id="609" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9 %lshr_ln60_20 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_52, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln60_20"/></StgValue>
</operation>

<operation id="610" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="14">
<![CDATA[
:10 %zext_ln60_53 = zext i14 %lshr_ln60_20

]]></Node>
<StgValue><ssdm name="zext_ln60_53"/></StgValue>
</operation>

<operation id="611" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %state_addr_116 = getelementptr i256 %state, i64 0, i64 %zext_ln60_53

]]></Node>
<StgValue><ssdm name="state_addr_116"/></StgValue>
</operation>

<operation id="612" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12 %state_load_149 = load i14 %state_addr_116

]]></Node>
<StgValue><ssdm name="state_load_149"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="613" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12 %state_load_149 = load i14 %state_addr_116

]]></Node>
<StgValue><ssdm name="state_load_149"/></StgValue>
</operation>

<operation id="614" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13 %add_ln60_53 = add i32 %trunc_ln60_126, i32 4294967294

]]></Node>
<StgValue><ssdm name="add_ln60_53"/></StgValue>
</operation>

<operation id="615" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="256" op_0_bw="32">
<![CDATA[
:14 %zext_ln60_26 = zext i32 %add_ln60_53

]]></Node>
<StgValue><ssdm name="zext_ln60_26"/></StgValue>
</operation>

<operation id="616" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
:15 %store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_26, i32 15

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="617" st_id="24" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
:23 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %storage_stream_out_V, i256 %state_load_149

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="618" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:16 %add_ln60_81 = add i14 %trunc_ln60_127, i14 16382

]]></Node>
<StgValue><ssdm name="add_ln60_81"/></StgValue>
</operation>

<operation id="619" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:17 %shl_ln60_20 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_81, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln60_20"/></StgValue>
</operation>

<operation id="620" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:18 %add_ln60_54 = add i19 %shl_ln60_20, i19 64

]]></Node>
<StgValue><ssdm name="add_ln60_54"/></StgValue>
</operation>

<operation id="621" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19 %lshr_ln60_21 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_54, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln60_21"/></StgValue>
</operation>

<operation id="622" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="14">
<![CDATA[
:20 %zext_ln60_54 = zext i14 %lshr_ln60_21

]]></Node>
<StgValue><ssdm name="zext_ln60_54"/></StgValue>
</operation>

<operation id="623" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21 %state_addr_117 = getelementptr i256 %state, i64 0, i64 %zext_ln60_54

]]></Node>
<StgValue><ssdm name="state_addr_117"/></StgValue>
</operation>

<operation id="624" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:22 %state_load_150 = load i14 %state_addr_117

]]></Node>
<StgValue><ssdm name="state_load_150"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="625" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:22 %state_load_150 = load i14 %state_addr_117

]]></Node>
<StgValue><ssdm name="state_load_150"/></StgValue>
</operation>

<operation id="626" st_id="26" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
:24 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %storage_stream_out_V, i256 %state_load_150

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="627" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
:26 %br_ln307 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln307"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="628" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="256" op_0_bw="14">
<![CDATA[
split2143:0 %state_load_145 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_145"/></StgValue>
</operation>

<operation id="629" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="256">
<![CDATA[
split2143:1 %trunc_ln60_124 = trunc i256 %state_load_145

]]></Node>
<StgValue><ssdm name="trunc_ln60_124"/></StgValue>
</operation>

<operation id="630" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="14" op_0_bw="256">
<![CDATA[
split2143:2 %trunc_ln60_125 = trunc i256 %state_load_145

]]></Node>
<StgValue><ssdm name="trunc_ln60_125"/></StgValue>
</operation>

<operation id="631" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
split2143:3 %add_ln60_49 = add i32 %trunc_ln60_124, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln60_49"/></StgValue>
</operation>

<operation id="632" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="256" op_0_bw="32">
<![CDATA[
split2143:4 %zext_ln60_24 = zext i32 %add_ln60_49

]]></Node>
<StgValue><ssdm name="zext_ln60_24"/></StgValue>
</operation>

<operation id="633" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
split2143:5 %store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_24, i32 15

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="634" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
split2143:6 %add_ln60_79 = add i14 %trunc_ln60_125, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln60_79"/></StgValue>
</operation>

<operation id="635" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
split2143:7 %shl_ln60_18 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_79, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln60_18"/></StgValue>
</operation>

<operation id="636" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
split2143:8 %add_ln60_50 = add i19 %shl_ln60_18, i19 64

]]></Node>
<StgValue><ssdm name="add_ln60_50"/></StgValue>
</operation>

<operation id="637" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
split2143:9 %lshr_ln60_19 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_50, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln60_19"/></StgValue>
</operation>

<operation id="638" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="14">
<![CDATA[
split2143:10 %zext_ln60_52 = zext i14 %lshr_ln60_19

]]></Node>
<StgValue><ssdm name="zext_ln60_52"/></StgValue>
</operation>

<operation id="639" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
split2143:11 %state_addr_114 = getelementptr i256 %state, i64 0, i64 %zext_ln60_52

]]></Node>
<StgValue><ssdm name="state_addr_114"/></StgValue>
</operation>

<operation id="640" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
split2143:12 %state_load_146 = load i14 %state_addr_114

]]></Node>
<StgValue><ssdm name="state_load_146"/></StgValue>
</operation>

<operation id="641" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
split2143:16 %state_load_147 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_147"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="642" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
split2143:12 %state_load_146 = load i14 %state_addr_114

]]></Node>
<StgValue><ssdm name="state_load_146"/></StgValue>
</operation>

<operation id="643" st_id="29" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
split2143:14 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %storage_stream_out_V, i256 %state_load_146

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="644" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
split2143:16 %state_load_147 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_147"/></StgValue>
</operation>

<operation id="645" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="256">
<![CDATA[
split2143:17 %trunc_ln55_6 = trunc i256 %state_load_147

]]></Node>
<StgValue><ssdm name="trunc_ln55_6"/></StgValue>
</operation>

<operation id="646" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
split2143:18 %add_ln55_9 = add i32 %trunc_ln55_6, i32 1

]]></Node>
<StgValue><ssdm name="add_ln55_9"/></StgValue>
</operation>

<operation id="647" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="256" op_0_bw="32">
<![CDATA[
split2143:19 %zext_ln55_7 = zext i32 %add_ln55_9

]]></Node>
<StgValue><ssdm name="zext_ln55_7"/></StgValue>
</operation>

<operation id="648" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
split2143:20 %store_ln55 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln55_7, i32 15

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="649" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="14" op_0_bw="256">
<![CDATA[
split2143:21 %trunc_ln55_7 = trunc i256 %state_load_147

]]></Node>
<StgValue><ssdm name="trunc_ln55_7"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="650" st_id="30" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
split2143:15 %storage_stream_in_V_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %storage_stream_in_V

]]></Node>
<StgValue><ssdm name="storage_stream_in_V_read"/></StgValue>
</operation>

<operation id="651" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
split2143:22 %shl_ln55_4 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %trunc_ln55_7, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln55_4"/></StgValue>
</operation>

<operation id="652" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
split2143:23 %add_ln55_10 = add i19 %shl_ln55_4, i19 64

]]></Node>
<StgValue><ssdm name="add_ln55_10"/></StgValue>
</operation>

<operation id="653" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
split2143:24 %lshr_ln55_8 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln55_10, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln55_8"/></StgValue>
</operation>

<operation id="654" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="14">
<![CDATA[
split2143:25 %zext_ln55_19 = zext i14 %lshr_ln55_8

]]></Node>
<StgValue><ssdm name="zext_ln55_19"/></StgValue>
</operation>

<operation id="655" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
split2143:26 %state_addr_115 = getelementptr i256 %state, i64 0, i64 %zext_ln55_19

]]></Node>
<StgValue><ssdm name="state_addr_115"/></StgValue>
</operation>

<operation id="656" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
split2143:27 %store_ln55 = store void @_ssdm_op_Write.bram.i256, i14 %state_addr_115, i256 %storage_stream_in_V_read, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="657" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
split2143:29 %br_ln297 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln297"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="658" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="256" op_0_bw="14">
<![CDATA[
memset.loop2146:0 %state_load_142 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_142"/></StgValue>
</operation>

<operation id="659" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="256">
<![CDATA[
memset.loop2146:1 %trunc_ln60_120 = trunc i256 %state_load_142

]]></Node>
<StgValue><ssdm name="trunc_ln60_120"/></StgValue>
</operation>

<operation id="660" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="14" op_0_bw="256">
<![CDATA[
memset.loop2146:2 %trunc_ln60_121 = trunc i256 %state_load_142

]]></Node>
<StgValue><ssdm name="trunc_ln60_121"/></StgValue>
</operation>

<operation id="661" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memset.loop2146:3 %add_ln60_45 = add i32 %trunc_ln60_120, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln60_45"/></StgValue>
</operation>

<operation id="662" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="256" op_0_bw="32">
<![CDATA[
memset.loop2146:4 %zext_ln60_22 = zext i32 %add_ln60_45

]]></Node>
<StgValue><ssdm name="zext_ln60_22"/></StgValue>
</operation>

<operation id="663" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
memset.loop2146:5 %store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_22, i32 15

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="664" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
memset.loop2146:6 %add_ln60_77 = add i14 %trunc_ln60_121, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln60_77"/></StgValue>
</operation>

<operation id="665" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
memset.loop2146:7 %shl_ln60_16 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_77, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln60_16"/></StgValue>
</operation>

<operation id="666" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
memset.loop2146:8 %add_ln60_46 = add i19 %shl_ln60_16, i19 64

]]></Node>
<StgValue><ssdm name="add_ln60_46"/></StgValue>
</operation>

<operation id="667" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop2146:9 %lshr_ln60_17 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_46, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln60_17"/></StgValue>
</operation>

<operation id="668" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="14">
<![CDATA[
memset.loop2146:10 %zext_ln60_50 = zext i14 %lshr_ln60_17

]]></Node>
<StgValue><ssdm name="zext_ln60_50"/></StgValue>
</operation>

<operation id="669" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop2146:11 %state_addr_112 = getelementptr i256 %state, i64 0, i64 %zext_ln60_50

]]></Node>
<StgValue><ssdm name="state_addr_112"/></StgValue>
</operation>

<operation id="670" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop2146:12 %state_load_143 = load i14 %state_addr_112

]]></Node>
<StgValue><ssdm name="state_load_143"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="671" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop2146:12 %state_load_143 = load i14 %state_addr_112

]]></Node>
<StgValue><ssdm name="state_load_143"/></StgValue>
</operation>

<operation id="672" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="256">
<![CDATA[
memset.loop2146:13 %trunc_ln60_122 = trunc i256 %state_load_143

]]></Node>
<StgValue><ssdm name="trunc_ln60_122"/></StgValue>
</operation>

<operation id="673" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="19" op_0_bw="256">
<![CDATA[
memset.loop2146:14 %trunc_ln60_123 = trunc i256 %state_load_143

]]></Node>
<StgValue><ssdm name="trunc_ln60_123"/></StgValue>
</operation>

<operation id="674" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop2146:15 %trunc_ln60_79 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_143, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln60_79"/></StgValue>
</operation>

<operation id="675" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop2146:16 %trunc_ln60_80 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_143, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln60_80"/></StgValue>
</operation>

<operation id="676" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop2146:17 %trunc_ln60_81 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_143, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln60_81"/></StgValue>
</operation>

<operation id="677" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memset.loop2146:18 %add_ln60_47 = add i32 %trunc_ln60_120, i32 4294967294

]]></Node>
<StgValue><ssdm name="add_ln60_47"/></StgValue>
</operation>

<operation id="678" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="256" op_0_bw="32">
<![CDATA[
memset.loop2146:19 %zext_ln60_23 = zext i32 %add_ln60_47

]]></Node>
<StgValue><ssdm name="zext_ln60_23"/></StgValue>
</operation>

<operation id="679" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
memset.loop2146:20 %store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_23, i32 15

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="680" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
memset.loop2146:21 %add_ln60_78 = add i14 %trunc_ln60_121, i14 16382

]]></Node>
<StgValue><ssdm name="add_ln60_78"/></StgValue>
</operation>

<operation id="681" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
memset.loop2146:22 %shl_ln60_17 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_78, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln60_17"/></StgValue>
</operation>

<operation id="682" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
memset.loop2146:23 %add_ln60_48 = add i19 %shl_ln60_17, i19 64

]]></Node>
<StgValue><ssdm name="add_ln60_48"/></StgValue>
</operation>

<operation id="683" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop2146:24 %lshr_ln60_18 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_48, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln60_18"/></StgValue>
</operation>

<operation id="684" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="14">
<![CDATA[
memset.loop2146:25 %zext_ln60_51 = zext i14 %lshr_ln60_18

]]></Node>
<StgValue><ssdm name="zext_ln60_51"/></StgValue>
</operation>

<operation id="685" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop2146:26 %state_addr_113 = getelementptr i256 %state, i64 0, i64 %zext_ln60_51

]]></Node>
<StgValue><ssdm name="state_addr_113"/></StgValue>
</operation>

<operation id="686" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
memset.loop2146:27 %state_load_144 = load i14 %state_addr_113

]]></Node>
<StgValue><ssdm name="state_load_144"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="687" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
memset.loop2146:27 %state_load_144 = load i14 %state_addr_113

]]></Node>
<StgValue><ssdm name="state_load_144"/></StgValue>
</operation>

<operation id="688" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
memset.loop2146:28 %br_ln211 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="689" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i.i:0 %i_110 = phi i3 %i_111, void %.split, i3 0, void %memset.loop2146

]]></Node>
<StgValue><ssdm name="i_110"/></StgValue>
</operation>

<operation id="690" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i.i:1 %k_21 = phi i1 %k_25, void %.split, i1 0, void %memset.loop2146

]]></Node>
<StgValue><ssdm name="k_21"/></StgValue>
</operation>

<operation id="691" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i.i:2 %i_111 = add i3 %i_110, i3 1

]]></Node>
<StgValue><ssdm name="i_111"/></StgValue>
</operation>

<operation id="692" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i.i:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="693" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i.i:4 %icmp_ln211_4 = icmp_eq  i3 %i_110, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln211_4"/></StgValue>
</operation>

<operation id="694" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i.i:5 %empty_339 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_339"/></StgValue>
</operation>

<operation id="695" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i.i:6 %br_ln211 = br i1 %icmp_ln211_4, void %.split, void %_ZN4intxgtILj256EjvEEbRKNS_4uintIXT_EEERKT0_.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="696" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="2" op_0_bw="3">
<![CDATA[
.split:0 %trunc_ln50_44 = trunc i3 %i_110

]]></Node>
<StgValue><ssdm name="trunc_ln50_44"/></StgValue>
</operation>

<operation id="697" st_id="36" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split:1 %tmp_45 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 4294967295, i64 0, i64 0, i64 0, i2 %trunc_ln50_44

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="698" st_id="36" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split:2 %tmp_46 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %trunc_ln60_122, i64 %trunc_ln60_79, i64 %trunc_ln60_80, i64 %trunc_ln60_81, i2 %trunc_ln50_44

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="699" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:3 %sub_ln213_6 = sub i64 %tmp_45, i64 %tmp_46

]]></Node>
<StgValue><ssdm name="sub_ln213_6"/></StgValue>
</operation>

<operation id="700" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:4 %k1_4 = icmp_ult  i64 %tmp_45, i64 %tmp_46

]]></Node>
<StgValue><ssdm name="k1_4"/></StgValue>
</operation>

<operation id="701" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="1">
<![CDATA[
.split:5 %zext_ln215_5 = zext i1 %k_21

]]></Node>
<StgValue><ssdm name="zext_ln215_5"/></StgValue>
</operation>

<operation id="702" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:6 %k2_4 = icmp_ult  i64 %sub_ln213_6, i64 %zext_ln215_5

]]></Node>
<StgValue><ssdm name="k2_4"/></StgValue>
</operation>

<operation id="703" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:7 %k_25 = or i1 %k1_4, i1 %k2_4

]]></Node>
<StgValue><ssdm name="k_25"/></StgValue>
</operation>

<operation id="704" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
.split:8 %br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="705" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intxgtILj256EjvEEbRKNS_4uintIXT_EEERKT0_.exit.i.i:0 %br_ln26 = br i1 %k_21, void, void %_ZN4intxgtILj256EjvEEbRKNS_4uintIXT_EEERKT0_.exit.i.i..backedge_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="706" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %new_size = add i64 %trunc_ln60_122, i64 1

]]></Node>
<StgValue><ssdm name="new_size"/></StgValue>
</operation>

<operation id="707" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %icmp_ln31 = icmp_ugt  i64 %new_size, i64 16384

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="708" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln31 = br i1 %icmp_ln31, void %.critedge, void

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="709" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k_21" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %add_ln21_1 = add i64 %trunc_ln60_122, i64 32

]]></Node>
<StgValue><ssdm name="add_ln21_1"/></StgValue>
</operation>

<operation id="710" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k_21" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:1 %tmp_424 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln21_1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="711" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k_21" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2 %sub_ln21_5 = sub i64 18446744073709551584, i64 %trunc_ln60_122

]]></Node>
<StgValue><ssdm name="sub_ln21_5"/></StgValue>
</operation>

<operation id="712" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k_21" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln21_9 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %sub_ln21_5, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln21_9"/></StgValue>
</operation>

<operation id="713" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k_21" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="60" op_0_bw="59">
<![CDATA[
:4 %zext_ln21_5 = zext i59 %trunc_ln21_9

]]></Node>
<StgValue><ssdm name="zext_ln21_5"/></StgValue>
</operation>

<operation id="714" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k_21" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
:5 %sub_ln21_6 = sub i60 0, i60 %zext_ln21_5

]]></Node>
<StgValue><ssdm name="sub_ln21_6"/></StgValue>
</operation>

<operation id="715" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k_21" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6 %trunc_ln21_s = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln21_1, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln21_s"/></StgValue>
</operation>

<operation id="716" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k_21" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="60" op_0_bw="59">
<![CDATA[
:7 %zext_ln21_6 = zext i59 %trunc_ln21_s

]]></Node>
<StgValue><ssdm name="zext_ln21_6"/></StgValue>
</operation>

<operation id="717" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k_21" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
:8 %new_words = select i1 %tmp_424, i60 %sub_ln21_6, i60 %zext_ln21_6

]]></Node>
<StgValue><ssdm name="new_words"/></StgValue>
</operation>

<operation id="718" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN4intxgtILj256EjvEEbRKNS_4uintIXT_EEERKT0_.exit.i.i..backedge_crit_edge:0 %store_ln26 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="719" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intxgtILj256EjvEEbRKNS_4uintIXT_EEERKT0_.exit.i.i..backedge_crit_edge:1 %br_ln26 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="720" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="60">
<![CDATA[
:9 %sext_ln33 = sext i60 %new_words

]]></Node>
<StgValue><ssdm name="sext_ln33"/></StgValue>
</operation>

<operation id="721" st_id="38" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11 %mul_ln35 = mul i64 %sext_ln33, i64 %sext_ln33

]]></Node>
<StgValue><ssdm name="mul_ln35"/></StgValue>
</operation>

<operation id="722" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="256" op_0_bw="14">
<![CDATA[
:12 %state_load_181 = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load_181"/></StgValue>
</operation>

<operation id="723" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:17 %tmp_425 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln35, i32 63

]]></Node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="724" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18 %p_neg = sub i64 0, i64 %mul_ln35

]]></Node>
<StgValue><ssdm name="p_neg"/></StgValue>
</operation>

<operation id="725" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="55" op_0_bw="55" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19 %p_lshr_cast = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %p_neg, i32 9, i32 63

]]></Node>
<StgValue><ssdm name="p_lshr_cast"/></StgValue>
</operation>

<operation id="726" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="56" op_0_bw="55">
<![CDATA[
:20 %p_lshr_cast_cast = zext i55 %p_lshr_cast

]]></Node>
<StgValue><ssdm name="p_lshr_cast_cast"/></StgValue>
</operation>

<operation id="727" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="55" op_0_bw="55" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:21 %p_lshr_f_cast = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %mul_ln35, i32 9, i32 63

]]></Node>
<StgValue><ssdm name="p_lshr_f_cast"/></StgValue>
</operation>

<operation id="728" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="56" op_0_bw="55">
<![CDATA[
:22 %p_lshr_f_cast_cast = zext i55 %p_lshr_f_cast

]]></Node>
<StgValue><ssdm name="p_lshr_f_cast_cast"/></StgValue>
</operation>

<operation id="729" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
:23 %p_neg_f = sub i56 0, i56 %p_lshr_f_cast_cast

]]></Node>
<StgValue><ssdm name="p_neg_f"/></StgValue>
</operation>

<operation id="730" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="56" op_0_bw="1" op_1_bw="56" op_2_bw="56">
<![CDATA[
:24 %div5_i_i_neg = select i1 %tmp_425, i56 %p_lshr_cast_cast, i56 %p_neg_f

]]></Node>
<StgValue><ssdm name="div5_i_i_neg"/></StgValue>
</operation>

<operation id="731" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="57" op_0_bw="56">
<![CDATA[
:25 %sext_ln39 = sext i56 %div5_i_i_neg

]]></Node>
<StgValue><ssdm name="sext_ln39"/></StgValue>
</operation>

<operation id="732" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
:27 %add_ln39_6 = add i57 %sext_ln39, i57 2048

]]></Node>
<StgValue><ssdm name="add_ln39_6"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="733" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="62" op_0_bw="60">
<![CDATA[
:10 %sext_ln33_3 = sext i60 %new_words

]]></Node>
<StgValue><ssdm name="sext_ln33_3"/></StgValue>
</operation>

<operation id="734" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="256" op_0_bw="14">
<![CDATA[
:12 %state_load_181 = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load_181"/></StgValue>
</operation>

<operation id="735" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="256">
<![CDATA[
:13 %trunc_ln39_1 = trunc i256 %state_load_181

]]></Node>
<StgValue><ssdm name="trunc_ln39_1"/></StgValue>
</operation>

<operation id="736" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="62" op_0_bw="62" op_1_bw="60" op_2_bw="2">
<![CDATA[
:14 %p_shl = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i60.i2, i60 %new_words, i2 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="737" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
:15 %empty_340 = sub i62 %sext_ln33_3, i62 %p_shl

]]></Node>
<StgValue><ssdm name="empty_340"/></StgValue>
</operation>

<operation id="738" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="62">
<![CDATA[
:16 %p_cast627 = sext i62 %empty_340

]]></Node>
<StgValue><ssdm name="p_cast627"/></StgValue>
</operation>

<operation id="739" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26 %add_ln39_5 = add i64 %trunc_ln39_1, i64 %p_cast627

]]></Node>
<StgValue><ssdm name="add_ln39_5"/></StgValue>
</operation>

<operation id="740" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="57">
<![CDATA[
:28 %sext_ln39_3 = sext i57 %add_ln39_6

]]></Node>
<StgValue><ssdm name="sext_ln39_3"/></StgValue>
</operation>

<operation id="741" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:29 %add_ln39 = add i64 %sext_ln39_3, i64 %add_ln39_5

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="742" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="256" op_0_bw="64">
<![CDATA[
:30 %zext_ln39 = zext i64 %add_ln39

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="743" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
:31 %store_ln39 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr, i256 %zext_ln39, i32 255

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="744" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:32 %tmp_426 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln39, i32 63

]]></Node>
<StgValue><ssdm name="tmp_426"/></StgValue>
</operation>

<operation id="745" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:33 %br_ln39 = br i1 %tmp_426, void %.critedge, void %..backedge_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="746" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_426" val="0"/>
</and_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="256">
<![CDATA[
.critedge:0 %trunc_ln69 = trunc i256 %state_load_144

]]></Node>
<StgValue><ssdm name="trunc_ln69"/></StgValue>
</operation>

<operation id="747" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_426" val="0"/>
</and_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="5" op_0_bw="256">
<![CDATA[
.critedge:1 %trunc_ln88 = trunc i256 %state_load_143

]]></Node>
<StgValue><ssdm name="trunc_ln88"/></StgValue>
</operation>

<operation id="748" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_426" val="0"/>
</and_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.critedge:2 %add_ln88_1 = add i19 %trunc_ln60_123, i19 262208

]]></Node>
<StgValue><ssdm name="add_ln88_1"/></StgValue>
</operation>

<operation id="749" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_426" val="0"/>
</and_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge:9 %lshr_ln1 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln88_1, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="750" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_426" val="0"/>
</and_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.critedge:13 %store_ln634 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln634"/></StgValue>
</operation>

<operation id="751" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
<literal name="tmp_426" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
..backedge_crit_edge:0 %store_ln39 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="752" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
<literal name="tmp_426" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0">
<![CDATA[
..backedge_crit_edge:1 %br_ln39 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="753" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="256" op_0_bw="8">
<![CDATA[
.critedge:3 %zext_ln633 = zext i8 %trunc_ln69

]]></Node>
<StgValue><ssdm name="zext_ln633"/></StgValue>
</operation>

<operation id="754" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="5">
<![CDATA[
.critedge:4 %zext_ln633_1 = zext i5 %trunc_ln88

]]></Node>
<StgValue><ssdm name="zext_ln633_1"/></StgValue>
</operation>

<operation id="755" st_id="40" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:5 %shl_ln633 = shl i32 1, i32 %zext_ln633_1

]]></Node>
<StgValue><ssdm name="shl_ln633"/></StgValue>
</operation>

<operation id="756" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.critedge:6 %shl_ln633_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln88, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln633_1"/></StgValue>
</operation>

<operation id="757" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="256" op_0_bw="8">
<![CDATA[
.critedge:7 %zext_ln633_2 = zext i8 %shl_ln633_1

]]></Node>
<StgValue><ssdm name="zext_ln633_2"/></StgValue>
</operation>

<operation id="758" st_id="40" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.critedge:8 %shl_ln633_2 = shl i256 %zext_ln633, i256 %zext_ln633_2

]]></Node>
<StgValue><ssdm name="shl_ln633_2"/></StgValue>
</operation>

<operation id="759" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="14">
<![CDATA[
.critedge:10 %zext_ln633_3 = zext i14 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln633_3"/></StgValue>
</operation>

<operation id="760" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:11 %state_addr_149 = getelementptr i256 %state, i64 0, i64 %zext_ln633_3

]]></Node>
<StgValue><ssdm name="state_addr_149"/></StgValue>
</operation>

<operation id="761" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
.critedge:12 %store_ln633 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_149, i256 %shl_ln633_2, i32 %shl_ln633

]]></Node>
<StgValue><ssdm name="store_ln633"/></StgValue>
</operation>

<operation id="762" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0">
<![CDATA[
.critedge:14 %br_ln634 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln634"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="763" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %call_ln281 = call void @mstore, i256 %state

]]></Node>
<StgValue><ssdm name="call_ln281"/></StgValue>
</operation>

<operation id="764" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1 %store_ln282 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln282"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="765" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %call_ln281 = call void @mstore, i256 %state

]]></Node>
<StgValue><ssdm name="call_ln281"/></StgValue>
</operation>

<operation id="766" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln282 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln282"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="767" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %tmp_s = call i1 @extcodecopy, i256 %state

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="768" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %tmp_s = call i1 @extcodecopy, i256 %state

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="769" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln273 = br i1 %tmp_s, void %.._crit_edge152_crit_edge50, void

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="770" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.._crit_edge152_crit_edge50:0 %store_ln273 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln273"/></StgValue>
</operation>

<operation id="771" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge152_crit_edge50:1 %br_ln273 = br void %._crit_edge152

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="772" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1 %store_ln276 = store i64 %code_size_read, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="773" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
:0 %store_ln274 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_42, i256 80879840001451919384001045261058892020911433267621717443310830747648, i32 4026531840

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="774" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln276 = br void %._crit_edge152

]]></Node>
<StgValue><ssdm name="br_ln276"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="775" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
._crit_edge152:0 %call_ln278 = call void @mload, i256 %state

]]></Node>
<StgValue><ssdm name="call_ln278"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="776" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
._crit_edge152:0 %call_ln278 = call void @mload, i256 %state

]]></Node>
<StgValue><ssdm name="call_ln278"/></StgValue>
</operation>

<operation id="777" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge152:1 %br_ln279 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln279"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="778" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="256" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.i:0 %state_load_141 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_141"/></StgValue>
</operation>

<operation id="779" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="14" op_0_bw="256">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.i:1 %trunc_ln42_17 = trunc i256 %state_load_141

]]></Node>
<StgValue><ssdm name="trunc_ln42_17"/></StgValue>
</operation>

<operation id="780" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.i:2 %add_ln42_44 = add i14 %trunc_ln42_17, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln42_44"/></StgValue>
</operation>

<operation id="781" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.i:3 %shl_ln42_19 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_44, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln42_19"/></StgValue>
</operation>

<operation id="782" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.i:4 %x_49 = add i19 %shl_ln42_19, i19 64

]]></Node>
<StgValue><ssdm name="x_49"/></StgValue>
</operation>

<operation id="783" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.i:5 %lshr_ln6 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %x_49, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln6"/></StgValue>
</operation>

<operation id="784" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.i:6 %zext_ln457 = zext i14 %lshr_ln6

]]></Node>
<StgValue><ssdm name="zext_ln457"/></StgValue>
</operation>

<operation id="785" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.i:7 %state_addr_111 = getelementptr i256 %state, i64 0, i64 %zext_ln457

]]></Node>
<StgValue><ssdm name="state_addr_111"/></StgValue>
</operation>

<operation id="786" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.i:8 %store_ln457 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_111, i256 8192, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln457"/></StgValue>
</operation>

<operation id="787" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.i:10 %br_ln271 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="788" st_id="49" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="55"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %call_ln264 = call void @calldatacopy, i256 %state

]]></Node>
<StgValue><ssdm name="call_ln264"/></StgValue>
</operation>

<operation id="789" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="54"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_139 = load i14 %state_addr_38

]]></Node>
<StgValue><ssdm name="state_load_139"/></StgValue>
</operation>

<operation id="790" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="54"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="256" op_0_bw="14">
<![CDATA[
:2 %state_load_140 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_140"/></StgValue>
</operation>

<operation id="791" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="54"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="256">
<![CDATA[
:3 %trunc_ln55_4 = trunc i256 %state_load_140

]]></Node>
<StgValue><ssdm name="trunc_ln55_4"/></StgValue>
</operation>

<operation id="792" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="54"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %add_ln55_7 = add i32 %trunc_ln55_4, i32 1

]]></Node>
<StgValue><ssdm name="add_ln55_7"/></StgValue>
</operation>

<operation id="793" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="54"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="256" op_0_bw="32">
<![CDATA[
:5 %zext_ln55_5 = zext i32 %add_ln55_7

]]></Node>
<StgValue><ssdm name="zext_ln55_5"/></StgValue>
</operation>

<operation id="794" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="54"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
:6 %store_ln55 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln55_5, i32 15

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="795" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="54"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="14" op_0_bw="256">
<![CDATA[
:7 %trunc_ln55_5 = trunc i256 %state_load_140

]]></Node>
<StgValue><ssdm name="trunc_ln55_5"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="796" st_id="50" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="55"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %call_ln264 = call void @calldatacopy, i256 %state

]]></Node>
<StgValue><ssdm name="call_ln264"/></StgValue>
</operation>

<operation id="797" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="55"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln265 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln265"/></StgValue>
</operation>

<operation id="798" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="54"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_139 = load i14 %state_addr_38

]]></Node>
<StgValue><ssdm name="state_load_139"/></StgValue>
</operation>

<operation id="799" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="54"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="256">
<![CDATA[
:1 %trunc_ln373 = trunc i256 %state_load_139

]]></Node>
<StgValue><ssdm name="trunc_ln373"/></StgValue>
</operation>

<operation id="800" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="54"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:8 %shl_ln55_3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %trunc_ln55_5, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln55_3"/></StgValue>
</operation>

<operation id="801" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="54"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:9 %add_ln55_8 = add i19 %shl_ln55_3, i19 64

]]></Node>
<StgValue><ssdm name="add_ln55_8"/></StgValue>
</operation>

<operation id="802" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="54"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="256" op_0_bw="64">
<![CDATA[
:10 %zext_ln55_6 = zext i64 %trunc_ln373

]]></Node>
<StgValue><ssdm name="zext_ln55_6"/></StgValue>
</operation>

<operation id="803" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="54"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11 %lshr_ln55_7 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln55_8, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln55_7"/></StgValue>
</operation>

<operation id="804" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="54"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="14">
<![CDATA[
:12 %zext_ln55_18 = zext i14 %lshr_ln55_7

]]></Node>
<StgValue><ssdm name="zext_ln55_18"/></StgValue>
</operation>

<operation id="805" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="54"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %state_addr_110 = getelementptr i256 %state, i64 0, i64 %zext_ln55_18

]]></Node>
<StgValue><ssdm name="state_addr_110"/></StgValue>
</operation>

<operation id="806" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="54"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:14 %store_ln55 = store void @_ssdm_op_Write.bram.i256, i14 %state_addr_110, i256 %zext_ln55_6, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="807" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="54"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0">
<![CDATA[
:16 %br_ln262 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln262"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="808" st_id="51" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="53"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %call_ln258 = call void @calldataload, i256 %state

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>

<operation id="809" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="53"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1 %store_ln259 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="810" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="52"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="256" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i1271:0 %state_load_137 = load i14 %state_addr_38

]]></Node>
<StgValue><ssdm name="state_load_137"/></StgValue>
</operation>

<operation id="811" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="52"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="256" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i1271:1 %state_load_138 = load i14 %state_addr_39

]]></Node>
<StgValue><ssdm name="state_load_138"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="812" st_id="52" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="53"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %call_ln258 = call void @calldataload, i256 %state

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>

<operation id="813" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="53"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln259 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="814" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="52"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="256" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i1271:0 %state_load_137 = load i14 %state_addr_38

]]></Node>
<StgValue><ssdm name="state_load_137"/></StgValue>
</operation>

<operation id="815" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="52"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="256" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i1271:1 %state_load_138 = load i14 %state_addr_39

]]></Node>
<StgValue><ssdm name="state_load_138"/></StgValue>
</operation>

<operation id="816" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="52"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i1271:2 %br_ln29 = br void %branch0

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="817" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
branch0:0 %z_word_num_bits_3_2 = phi i64 %z_word_num_bits_3_0_load, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i1271, i64 %z_word_num_bits_3_3, void %branch0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_3_2"/></StgValue>
</operation>

<operation id="818" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
branch0:1 %z_word_num_bits_2_2 = phi i64 %z_word_num_bits_2_0_load, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i1271, i64 %z_word_num_bits_2_3, void %branch0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_2_2"/></StgValue>
</operation>

<operation id="819" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
branch0:2 %z_word_num_bits_1_2 = phi i64 %z_word_num_bits_1_0_load, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i1271, i64 %z_word_num_bits_1_3, void %branch0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_2"/></StgValue>
</operation>

<operation id="820" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
branch0:3 %z_word_num_bits_0_2 = phi i64 %z_word_num_bits_0_0_load, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i1271, i64 %z_word_num_bits_0_3, void %branch0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_0_2"/></StgValue>
</operation>

<operation id="821" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
branch0:4 %phi_ln29_19 = phi i2 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i1271, i2 %add_ln29_26, void %branch0

]]></Node>
<StgValue><ssdm name="phi_ln29_19"/></StgValue>
</operation>

<operation id="822" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch0:5 %add_ln29_26 = add i2 %phi_ln29_19, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29_26"/></StgValue>
</operation>

<operation id="823" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
branch0:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="824" st_id="53" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:7 %z_word_num_bits_0_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %z_word_num_bits_0_2, i64 %z_word_num_bits_0_2, i64 %z_word_num_bits_0_2, i2 %phi_ln29_19

]]></Node>
<StgValue><ssdm name="z_word_num_bits_0_3"/></StgValue>
</operation>

<operation id="825" st_id="53" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:8 %z_word_num_bits_1_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_1_2, i64 0, i64 %z_word_num_bits_1_2, i64 %z_word_num_bits_1_2, i2 %phi_ln29_19

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_3"/></StgValue>
</operation>

<operation id="826" st_id="53" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:9 %z_word_num_bits_2_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_2_2, i64 %z_word_num_bits_2_2, i64 0, i64 %z_word_num_bits_2_2, i2 %phi_ln29_19

]]></Node>
<StgValue><ssdm name="z_word_num_bits_2_3"/></StgValue>
</operation>

<operation id="827" st_id="53" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:10 %z_word_num_bits_3_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_3_2, i64 %z_word_num_bits_3_2, i64 %z_word_num_bits_3_2, i64 0, i2 %phi_ln29_19

]]></Node>
<StgValue><ssdm name="z_word_num_bits_3_3"/></StgValue>
</operation>

<operation id="828" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch0:11 %icmp_ln29_37 = icmp_eq  i2 %phi_ln29_19, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29_37"/></StgValue>
</operation>

<operation id="829" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
branch0:12 %empty_335 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_335"/></StgValue>
</operation>

<operation id="830" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch0:13 %br_ln29 = br i1 %icmp_ln29_37, void %branch0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1275

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="831" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="256">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1275:0 %empty_336 = trunc i256 %state_load_138

]]></Node>
<StgValue><ssdm name="empty_336"/></StgValue>
</operation>

<operation id="832" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="192" op_0_bw="192" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1275:1 %tmp_329 = partselect i192 @_ssdm_op_PartSelect.i192.i256.i32.i32, i256 %state_load_137, i32 64, i32 255

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="833" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="256" op_0_bw="256" op_1_bw="64" op_2_bw="192">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1275:2 %x_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i192, i64 %empty_336, i192 %tmp_329

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="834" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1275:3 %br_ln740 = br void

]]></Node>
<StgValue><ssdm name="br_ln740"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="835" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %z_word_num_bits_3_4 = phi i64 %z_word_num_bits_3_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1275, i64 %z_word_num_bits_3_5, void %.split173280

]]></Node>
<StgValue><ssdm name="z_word_num_bits_3_4"/></StgValue>
</operation>

<operation id="836" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1 %z_word_num_bits_2_4 = phi i64 %z_word_num_bits_2_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1275, i64 %z_word_num_bits_2_5, void %.split173280

]]></Node>
<StgValue><ssdm name="z_word_num_bits_2_4"/></StgValue>
</operation>

<operation id="837" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2 %z_word_num_bits_1_4 = phi i64 %z_word_num_bits_1_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1275, i64 %z_word_num_bits_1_5, void %.split173280

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_4"/></StgValue>
</operation>

<operation id="838" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:3 %z_word_num_bits_0_4 = phi i64 %z_word_num_bits_0_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1275, i64 %z_word_num_bits_0_5, void %.split173280

]]></Node>
<StgValue><ssdm name="z_word_num_bits_0_4"/></StgValue>
</operation>

<operation id="839" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:4 %i_120 = phi i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1275, i3 %i_130, void %.split173280

]]></Node>
<StgValue><ssdm name="i_120"/></StgValue>
</operation>

<operation id="840" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5 %i_130 = add i3 %i_120, i3 1

]]></Node>
<StgValue><ssdm name="i_130"/></StgValue>
</operation>

<operation id="841" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="842" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:7 %icmp_ln740_1 = icmp_eq  i3 %i_120, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln740_1"/></StgValue>
</operation>

<operation id="843" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:8 %empty_337 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_337"/></StgValue>
</operation>

<operation id="844" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln740 = br i1 %icmp_ln740_1, void %.split173, void %_Z9callvalueR14ExecutionState.exit

]]></Node>
<StgValue><ssdm name="br_ln740"/></StgValue>
</operation>

<operation id="845" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="2" op_0_bw="3">
<![CDATA[
.split173:0 %trunc_ln50_51 = trunc i3 %i_120

]]></Node>
<StgValue><ssdm name="trunc_ln50_51"/></StgValue>
</operation>

<operation id="846" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.split173:1 %shl_ln741_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_51, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln741_3"/></StgValue>
</operation>

<operation id="847" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="256" op_0_bw="8">
<![CDATA[
.split173:2 %zext_ln741_3 = zext i8 %shl_ln741_3

]]></Node>
<StgValue><ssdm name="zext_ln741_3"/></StgValue>
</operation>

<operation id="848" st_id="55" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split173:3 %lshr_ln741_1 = lshr i256 %x_2, i256 %zext_ln741_3

]]></Node>
<StgValue><ssdm name="lshr_ln741_1"/></StgValue>
</operation>

<operation id="849" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="8" op_0_bw="256">
<![CDATA[
.split173:4 %empty_338 = trunc i256 %lshr_ln741_1

]]></Node>
<StgValue><ssdm name="empty_338"/></StgValue>
</operation>

<operation id="850" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split173:5 %p_14 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741_1, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="p_14"/></StgValue>
</operation>

<operation id="851" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split173:6 %p_15 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741_1, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_15"/></StgValue>
</operation>

<operation id="852" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split173:7 %p_16 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741_1, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="p_16"/></StgValue>
</operation>

<operation id="853" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split173:8 %p_17 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741_1, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_17"/></StgValue>
</operation>

<operation id="854" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split173:9 %p_18 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741_1, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="p_18"/></StgValue>
</operation>

<operation id="855" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split173:10 %p_19 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741_1, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_19"/></StgValue>
</operation>

<operation id="856" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split173:11 %p_20 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741_1, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="p_20"/></StgValue>
</operation>

<operation id="857" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
.split173:12 %tmp_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %empty_338, i8 %p_15, i8 %p_17, i8 %p_19, i8 %p_20, i8 %p_18, i8 %p_16, i8 %p_14

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="858" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split173:13 %xor_ln48_2 = xor i2 %trunc_ln50_51, i2 3

]]></Node>
<StgValue><ssdm name="xor_ln48_2"/></StgValue>
</operation>

<operation id="859" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split173:14 %switch_ln741 = switch i2 %xor_ln48_2, void %branch7, i2 0, void %.split173280, i2 1, void %branch5, i2 2, void %branch6

]]></Node>
<StgValue><ssdm name="switch_ln741"/></StgValue>
</operation>

<operation id="860" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_1" val="0"/>
<literal name="xor_ln48_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0">
<![CDATA[
branch6:0 %br_ln741 = br void %.split173280

]]></Node>
<StgValue><ssdm name="br_ln741"/></StgValue>
</operation>

<operation id="861" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_1" val="0"/>
<literal name="xor_ln48_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0">
<![CDATA[
branch5:0 %br_ln741 = br void %.split173280

]]></Node>
<StgValue><ssdm name="br_ln741"/></StgValue>
</operation>

<operation id="862" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_1" val="0"/>
<literal name="xor_ln48_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0">
<![CDATA[
branch7:0 %br_ln741 = br void %.split173280

]]></Node>
<StgValue><ssdm name="br_ln741"/></StgValue>
</operation>

<operation id="863" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
.split173280:0 %z_word_num_bits_3_5 = phi i64 %tmp_4, void %branch7, i64 %z_word_num_bits_3_4, void %branch6, i64 %z_word_num_bits_3_4, void %branch5, i64 %z_word_num_bits_3_4, void %.split173

]]></Node>
<StgValue><ssdm name="z_word_num_bits_3_5"/></StgValue>
</operation>

<operation id="864" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
.split173280:1 %z_word_num_bits_2_5 = phi i64 %z_word_num_bits_2_4, void %branch7, i64 %tmp_4, void %branch6, i64 %z_word_num_bits_2_4, void %branch5, i64 %z_word_num_bits_2_4, void %.split173

]]></Node>
<StgValue><ssdm name="z_word_num_bits_2_5"/></StgValue>
</operation>

<operation id="865" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
.split173280:2 %z_word_num_bits_1_5 = phi i64 %z_word_num_bits_1_4, void %branch7, i64 %z_word_num_bits_1_4, void %branch6, i64 %tmp_4, void %branch5, i64 %z_word_num_bits_1_4, void %.split173

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_5"/></StgValue>
</operation>

<operation id="866" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
.split173280:3 %z_word_num_bits_0_5 = phi i64 %z_word_num_bits_0_4, void %branch7, i64 %z_word_num_bits_0_4, void %branch6, i64 %z_word_num_bits_0_4, void %branch5, i64 %tmp_4, void %.split173

]]></Node>
<StgValue><ssdm name="z_word_num_bits_0_5"/></StgValue>
</operation>

<operation id="867" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0">
<![CDATA[
.split173280:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="868" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="256" op_0_bw="14">
<![CDATA[
_Z9callvalueR14ExecutionState.exit:0 %state_load_180 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_180"/></StgValue>
</operation>

<operation id="869" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="256" op_0_bw="256" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
_Z9callvalueR14ExecutionState.exit:8 %or_ln55_8 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64, i64 %z_word_num_bits_3_4, i64 %z_word_num_bits_2_4, i64 %z_word_num_bits_1_4, i64 %z_word_num_bits_0_4

]]></Node>
<StgValue><ssdm name="or_ln55_8"/></StgValue>
</operation>

<operation id="870" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_Z9callvalueR14ExecutionState.exit:13 %store_ln256 = store i64 %z_word_num_bits_3_4, i64 %z_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="871" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_Z9callvalueR14ExecutionState.exit:14 %store_ln256 = store i64 %z_word_num_bits_2_4, i64 %z_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="872" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_Z9callvalueR14ExecutionState.exit:15 %store_ln256 = store i64 %z_word_num_bits_1_4, i64 %z_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="873" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_Z9callvalueR14ExecutionState.exit:16 %store_ln256 = store i64 %z_word_num_bits_0_4, i64 %z_word_num_bits_0_0

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="874" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z9callvalueR14ExecutionState.exit:17 %store_ln256 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="875" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="256" op_0_bw="14">
<![CDATA[
_Z9callvalueR14ExecutionState.exit:0 %state_load_180 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_180"/></StgValue>
</operation>

<operation id="876" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="256">
<![CDATA[
_Z9callvalueR14ExecutionState.exit:1 %trunc_ln55_12 = trunc i256 %state_load_180

]]></Node>
<StgValue><ssdm name="trunc_ln55_12"/></StgValue>
</operation>

<operation id="877" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z9callvalueR14ExecutionState.exit:2 %add_ln55_15 = add i32 %trunc_ln55_12, i32 1

]]></Node>
<StgValue><ssdm name="add_ln55_15"/></StgValue>
</operation>

<operation id="878" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="256" op_0_bw="32">
<![CDATA[
_Z9callvalueR14ExecutionState.exit:3 %zext_ln55_11 = zext i32 %add_ln55_15

]]></Node>
<StgValue><ssdm name="zext_ln55_11"/></StgValue>
</operation>

<operation id="879" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
_Z9callvalueR14ExecutionState.exit:4 %store_ln55 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln55_11, i32 15

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="880" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="14" op_0_bw="256">
<![CDATA[
_Z9callvalueR14ExecutionState.exit:5 %trunc_ln55_13 = trunc i256 %state_load_180

]]></Node>
<StgValue><ssdm name="trunc_ln55_13"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="881" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
_Z9callvalueR14ExecutionState.exit:6 %shl_ln55_8 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %trunc_ln55_13, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln55_8"/></StgValue>
</operation>

<operation id="882" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_Z9callvalueR14ExecutionState.exit:7 %add_ln55_16 = add i19 %shl_ln55_8, i19 64

]]></Node>
<StgValue><ssdm name="add_ln55_16"/></StgValue>
</operation>

<operation id="883" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z9callvalueR14ExecutionState.exit:9 %lshr_ln55_1 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln55_16, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln55_1"/></StgValue>
</operation>

<operation id="884" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="14">
<![CDATA[
_Z9callvalueR14ExecutionState.exit:10 %zext_ln55_22 = zext i14 %lshr_ln55_1

]]></Node>
<StgValue><ssdm name="zext_ln55_22"/></StgValue>
</operation>

<operation id="885" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z9callvalueR14ExecutionState.exit:11 %state_addr_148 = getelementptr i256 %state, i64 0, i64 %zext_ln55_22

]]></Node>
<StgValue><ssdm name="state_addr_148"/></StgValue>
</operation>

<operation id="886" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
_Z9callvalueR14ExecutionState.exit:12 %store_ln55 = store void @_ssdm_op_Write.bram.i256, i14 %state_addr_148, i256 %or_ln55_8, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="887" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0">
<![CDATA[
_Z9callvalueR14ExecutionState.exit:18 %br_ln256 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="888" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="256" op_0_bw="256" op_1_bw="0" op_2_bw="256" op_3_bw="0">
<![CDATA[
load-store-loop2178:0 %empty_288 = phi i256 %x_1, void %load-store-loop2178.split, i256 0, void %load-store-loop2178.preheader

]]></Node>
<StgValue><ssdm name="empty_288"/></StgValue>
</operation>

<operation id="889" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
load-store-loop2178:1 %loop_index2179 = phi i5 %empty_289, void %load-store-loop2178.split, i5 0, void %load-store-loop2178.preheader

]]></Node>
<StgValue><ssdm name="loop_index2179"/></StgValue>
</operation>

<operation id="890" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
load-store-loop2178:2 %empty_289 = add i5 %loop_index2179, i5 1

]]></Node>
<StgValue><ssdm name="empty_289"/></StgValue>
</operation>

<operation id="891" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
load-store-loop2178:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="892" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
load-store-loop2178:4 %exitcond2193175 = icmp_eq  i5 %loop_index2179, i5 20

]]></Node>
<StgValue><ssdm name="exitcond2193175"/></StgValue>
</operation>

<operation id="893" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop2178:5 %empty_290 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20

]]></Node>
<StgValue><ssdm name="empty_290"/></StgValue>
</operation>

<operation id="894" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop2178:6 %br_ln0 = br i1 %exitcond2193175, void %load-store-loop2178.split, void %memcpy-split2177.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="895" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="19" op_0_bw="5">
<![CDATA[
load-store-loop2178.split:0 %loop_index2179_cast = zext i5 %loop_index2179

]]></Node>
<StgValue><ssdm name="loop_index2179_cast"/></StgValue>
</operation>

<operation id="896" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
load-store-loop2178.split:1 %empty_291 = add i19 %loop_index2179_cast, i19 278636

]]></Node>
<StgValue><ssdm name="empty_291"/></StgValue>
</operation>

<operation id="897" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:2 %tmp_233 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %empty_291, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="898" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="14">
<![CDATA[
load-store-loop2178.split:3 %p_cast619 = zext i14 %tmp_233

]]></Node>
<StgValue><ssdm name="p_cast619"/></StgValue>
</operation>

<operation id="899" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop2178.split:4 %state_addr_138 = getelementptr i256 %state, i64 0, i64 %p_cast619

]]></Node>
<StgValue><ssdm name="state_addr_138"/></StgValue>
</operation>

<operation id="900" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="256" op_0_bw="14">
<![CDATA[
load-store-loop2178.split:5 %state_load_171 = load i14 %state_addr_138

]]></Node>
<StgValue><ssdm name="state_load_171"/></StgValue>
</operation>

<operation id="901" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
load-store-loop2178.split:6 %empty_292 = add i5 %loop_index2179, i5 12

]]></Node>
<StgValue><ssdm name="empty_292"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="902" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="256" op_0_bw="14">
<![CDATA[
load-store-loop2178.split:5 %state_load_171 = load i14 %state_addr_138

]]></Node>
<StgValue><ssdm name="state_load_171"/></StgValue>
</operation>

<operation id="903" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
load-store-loop2178.split:7 %tmp_234 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_292, i3 0

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="904" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="256" op_0_bw="8">
<![CDATA[
load-store-loop2178.split:8 %p_cast620 = zext i8 %tmp_234

]]></Node>
<StgValue><ssdm name="p_cast620"/></StgValue>
</operation>

<operation id="905" st_id="60" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
load-store-loop2178.split:9 %empty_293 = lshr i256 %state_load_171, i256 %p_cast620

]]></Node>
<StgValue><ssdm name="empty_293"/></StgValue>
</operation>

<operation id="906" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="256">
<![CDATA[
load-store-loop2178.split:10 %empty_294 = trunc i256 %empty_293

]]></Node>
<StgValue><ssdm name="empty_294"/></StgValue>
</operation>

<operation id="907" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="256" op_0_bw="8">
<![CDATA[
load-store-loop2178.split:11 %p_cast299_cast = zext i8 %empty_294

]]></Node>
<StgValue><ssdm name="p_cast299_cast"/></StgValue>
</operation>

<operation id="908" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="5">
<![CDATA[
load-store-loop2178.split:12 %p_cast621 = zext i5 %empty_292

]]></Node>
<StgValue><ssdm name="p_cast621"/></StgValue>
</operation>

<operation id="909" st_id="60" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
load-store-loop2178.split:13 %empty_295 = shl i32 1, i32 %p_cast621

]]></Node>
<StgValue><ssdm name="empty_295"/></StgValue>
</operation>

<operation id="910" st_id="60" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
load-store-loop2178.split:14 %empty_296 = shl i256 %p_cast299_cast, i256 %p_cast620

]]></Node>
<StgValue><ssdm name="empty_296"/></StgValue>
</operation>

<operation id="911" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="32">
<![CDATA[
load-store-loop2178.split:15 %empty_297 = trunc i32 %empty_295

]]></Node>
<StgValue><ssdm name="empty_297"/></StgValue>
</operation>

<operation id="912" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="8" op_0_bw="256">
<![CDATA[
load-store-loop2178.split:16 %empty_298 = trunc i256 %empty_296

]]></Node>
<StgValue><ssdm name="empty_298"/></StgValue>
</operation>

<operation id="913" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="8" op_0_bw="256">
<![CDATA[
load-store-loop2178.split:17 %empty_299 = trunc i256 %empty_288

]]></Node>
<StgValue><ssdm name="empty_299"/></StgValue>
</operation>

<operation id="914" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop2178.split:18 %empty_300 = select i1 %empty_297, i8 %empty_298, i8 %empty_299

]]></Node>
<StgValue><ssdm name="empty_300"/></StgValue>
</operation>

<operation id="915" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop2178.split:19 %tmp_235 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 1

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="916" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:20 %tmp_236 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="917" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:21 %tmp_237 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="918" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop2178.split:22 %empty_301 = select i1 %tmp_235, i8 %tmp_236, i8 %tmp_237

]]></Node>
<StgValue><ssdm name="empty_301"/></StgValue>
</operation>

<operation id="919" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop2178.split:23 %tmp_238 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 2

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="920" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:24 %tmp_239 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="921" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:25 %tmp_240 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="922" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop2178.split:26 %empty_302 = select i1 %tmp_238, i8 %tmp_239, i8 %tmp_240

]]></Node>
<StgValue><ssdm name="empty_302"/></StgValue>
</operation>

<operation id="923" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop2178.split:27 %tmp_242 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 3

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="924" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:28 %tmp_243 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="925" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:29 %tmp_244 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="926" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop2178.split:30 %empty_303 = select i1 %tmp_242, i8 %tmp_243, i8 %tmp_244

]]></Node>
<StgValue><ssdm name="empty_303"/></StgValue>
</operation>

<operation id="927" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop2178.split:31 %tmp_245 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 4

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="928" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:32 %tmp_246 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="929" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:33 %tmp_247 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="930" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop2178.split:34 %empty_304 = select i1 %tmp_245, i8 %tmp_246, i8 %tmp_247

]]></Node>
<StgValue><ssdm name="empty_304"/></StgValue>
</operation>

<operation id="931" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop2178.split:35 %tmp_248 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 5

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="932" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:36 %tmp_249 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="933" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:37 %tmp_250 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="934" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop2178.split:38 %empty_305 = select i1 %tmp_248, i8 %tmp_249, i8 %tmp_250

]]></Node>
<StgValue><ssdm name="empty_305"/></StgValue>
</operation>

<operation id="935" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop2178.split:39 %tmp_251 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 6

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="936" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:40 %tmp_252 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="937" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:41 %tmp_253 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="938" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop2178.split:42 %empty_306 = select i1 %tmp_251, i8 %tmp_252, i8 %tmp_253

]]></Node>
<StgValue><ssdm name="empty_306"/></StgValue>
</operation>

<operation id="939" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop2178.split:43 %tmp_254 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 7

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="940" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:44 %tmp_255 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="941" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:45 %tmp_256 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="942" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop2178.split:46 %empty_307 = select i1 %tmp_254, i8 %tmp_255, i8 %tmp_256

]]></Node>
<StgValue><ssdm name="empty_307"/></StgValue>
</operation>

<operation id="943" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop2178.split:47 %tmp_257 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 8

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="944" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:48 %tmp_258 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 64, i32 71

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="945" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:49 %tmp_259 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 64, i32 71

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="946" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop2178.split:50 %empty_308 = select i1 %tmp_257, i8 %tmp_258, i8 %tmp_259

]]></Node>
<StgValue><ssdm name="empty_308"/></StgValue>
</operation>

<operation id="947" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop2178.split:51 %tmp_260 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 9

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="948" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:52 %tmp_261 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 72, i32 79

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="949" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:53 %tmp_262 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 72, i32 79

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="950" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop2178.split:54 %empty_309 = select i1 %tmp_260, i8 %tmp_261, i8 %tmp_262

]]></Node>
<StgValue><ssdm name="empty_309"/></StgValue>
</operation>

<operation id="951" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop2178.split:55 %tmp_263 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 10

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="952" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:56 %tmp_264 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 80, i32 87

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="953" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:57 %tmp_265 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 80, i32 87

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="954" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop2178.split:58 %empty_310 = select i1 %tmp_263, i8 %tmp_264, i8 %tmp_265

]]></Node>
<StgValue><ssdm name="empty_310"/></StgValue>
</operation>

<operation id="955" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop2178.split:59 %tmp_266 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 11

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="956" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:60 %tmp_267 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 88, i32 95

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="957" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:61 %tmp_268 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 88, i32 95

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="958" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop2178.split:62 %empty_311 = select i1 %tmp_266, i8 %tmp_267, i8 %tmp_268

]]></Node>
<StgValue><ssdm name="empty_311"/></StgValue>
</operation>

<operation id="959" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop2178.split:63 %tmp_269 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 12

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="960" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:64 %tmp_270 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 96, i32 103

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="961" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:65 %tmp_271 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 96, i32 103

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="962" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop2178.split:66 %empty_312 = select i1 %tmp_269, i8 %tmp_270, i8 %tmp_271

]]></Node>
<StgValue><ssdm name="empty_312"/></StgValue>
</operation>

<operation id="963" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop2178.split:67 %tmp_272 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 13

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="964" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:68 %tmp_273 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 104, i32 111

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="965" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:69 %tmp_274 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 104, i32 111

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="966" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop2178.split:70 %empty_313 = select i1 %tmp_272, i8 %tmp_273, i8 %tmp_274

]]></Node>
<StgValue><ssdm name="empty_313"/></StgValue>
</operation>

<operation id="967" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop2178.split:71 %tmp_275 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 14

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="968" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:72 %tmp_276 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 112, i32 119

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="969" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:73 %tmp_277 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 112, i32 119

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="970" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop2178.split:74 %empty_314 = select i1 %tmp_275, i8 %tmp_276, i8 %tmp_277

]]></Node>
<StgValue><ssdm name="empty_314"/></StgValue>
</operation>

<operation id="971" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop2178.split:75 %tmp_278 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 15

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="972" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:76 %tmp_279 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 120, i32 127

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="973" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:77 %tmp_280 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 120, i32 127

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="974" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop2178.split:78 %empty_315 = select i1 %tmp_278, i8 %tmp_279, i8 %tmp_280

]]></Node>
<StgValue><ssdm name="empty_315"/></StgValue>
</operation>

<operation id="975" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop2178.split:79 %tmp_281 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 16

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="976" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:80 %tmp_282 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 128, i32 135

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="977" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:81 %tmp_283 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 128, i32 135

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="978" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop2178.split:82 %empty_316 = select i1 %tmp_281, i8 %tmp_282, i8 %tmp_283

]]></Node>
<StgValue><ssdm name="empty_316"/></StgValue>
</operation>

<operation id="979" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop2178.split:83 %tmp_284 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 17

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="980" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:84 %tmp_285 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 136, i32 143

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="981" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:85 %tmp_286 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 136, i32 143

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="982" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop2178.split:86 %empty_317 = select i1 %tmp_284, i8 %tmp_285, i8 %tmp_286

]]></Node>
<StgValue><ssdm name="empty_317"/></StgValue>
</operation>

<operation id="983" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop2178.split:87 %tmp_287 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 18

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="984" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:88 %tmp_288 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 144, i32 151

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="985" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:89 %tmp_289 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 144, i32 151

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="986" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop2178.split:90 %empty_318 = select i1 %tmp_287, i8 %tmp_288, i8 %tmp_289

]]></Node>
<StgValue><ssdm name="empty_318"/></StgValue>
</operation>

<operation id="987" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop2178.split:91 %tmp_290 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 19

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="988" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:92 %tmp_291 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 152, i32 159

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="989" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:93 %tmp_292 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 152, i32 159

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="990" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop2178.split:94 %empty_319 = select i1 %tmp_290, i8 %tmp_291, i8 %tmp_292

]]></Node>
<StgValue><ssdm name="empty_319"/></StgValue>
</operation>

<operation id="991" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop2178.split:95 %tmp_293 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 20

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="992" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:96 %tmp_294 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 160, i32 167

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="993" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:97 %tmp_295 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 160, i32 167

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="994" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop2178.split:98 %empty_320 = select i1 %tmp_293, i8 %tmp_294, i8 %tmp_295

]]></Node>
<StgValue><ssdm name="empty_320"/></StgValue>
</operation>

<operation id="995" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop2178.split:99 %tmp_296 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 21

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="996" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:100 %tmp_297 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 168, i32 175

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="997" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:101 %tmp_298 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 168, i32 175

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="998" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop2178.split:102 %empty_321 = select i1 %tmp_296, i8 %tmp_297, i8 %tmp_298

]]></Node>
<StgValue><ssdm name="empty_321"/></StgValue>
</operation>

<operation id="999" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop2178.split:103 %tmp_299 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 22

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="1000" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:104 %tmp_300 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 176, i32 183

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="1001" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:105 %tmp_301 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 176, i32 183

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="1002" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop2178.split:106 %empty_322 = select i1 %tmp_299, i8 %tmp_300, i8 %tmp_301

]]></Node>
<StgValue><ssdm name="empty_322"/></StgValue>
</operation>

<operation id="1003" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop2178.split:107 %tmp_302 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 23

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="1004" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:108 %tmp_303 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 184, i32 191

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="1005" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:109 %tmp_304 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 184, i32 191

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="1006" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop2178.split:110 %empty_323 = select i1 %tmp_302, i8 %tmp_303, i8 %tmp_304

]]></Node>
<StgValue><ssdm name="empty_323"/></StgValue>
</operation>

<operation id="1007" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop2178.split:111 %tmp_305 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 24

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="1008" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:112 %tmp_306 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 192, i32 199

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="1009" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:113 %tmp_307 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 192, i32 199

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="1010" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop2178.split:114 %empty_324 = select i1 %tmp_305, i8 %tmp_306, i8 %tmp_307

]]></Node>
<StgValue><ssdm name="empty_324"/></StgValue>
</operation>

<operation id="1011" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop2178.split:115 %tmp_308 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 25

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="1012" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:116 %tmp_309 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 200, i32 207

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="1013" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:117 %tmp_310 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 200, i32 207

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="1014" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop2178.split:118 %empty_325 = select i1 %tmp_308, i8 %tmp_309, i8 %tmp_310

]]></Node>
<StgValue><ssdm name="empty_325"/></StgValue>
</operation>

<operation id="1015" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop2178.split:119 %tmp_311 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 26

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="1016" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:120 %tmp_312 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 208, i32 215

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="1017" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:121 %tmp_313 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 208, i32 215

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="1018" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop2178.split:122 %empty_326 = select i1 %tmp_311, i8 %tmp_312, i8 %tmp_313

]]></Node>
<StgValue><ssdm name="empty_326"/></StgValue>
</operation>

<operation id="1019" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop2178.split:123 %tmp_314 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 27

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="1020" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:124 %tmp_315 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 216, i32 223

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="1021" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:125 %tmp_316 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 216, i32 223

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="1022" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop2178.split:126 %empty_327 = select i1 %tmp_314, i8 %tmp_315, i8 %tmp_316

]]></Node>
<StgValue><ssdm name="empty_327"/></StgValue>
</operation>

<operation id="1023" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop2178.split:127 %tmp_317 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 28

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="1024" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:128 %tmp_318 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 224, i32 231

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="1025" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:129 %tmp_319 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 224, i32 231

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="1026" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop2178.split:130 %empty_328 = select i1 %tmp_317, i8 %tmp_318, i8 %tmp_319

]]></Node>
<StgValue><ssdm name="empty_328"/></StgValue>
</operation>

<operation id="1027" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop2178.split:131 %tmp_320 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 29

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="1028" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:132 %tmp_321 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 232, i32 239

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="1029" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:133 %tmp_322 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 232, i32 239

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="1030" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop2178.split:134 %empty_329 = select i1 %tmp_320, i8 %tmp_321, i8 %tmp_322

]]></Node>
<StgValue><ssdm name="empty_329"/></StgValue>
</operation>

<operation id="1031" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop2178.split:135 %tmp_323 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 30

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="1032" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:136 %tmp_324 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 240, i32 247

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="1033" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:137 %tmp_325 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 240, i32 247

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="1034" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop2178.split:138 %empty_330 = select i1 %tmp_323, i8 %tmp_324, i8 %tmp_325

]]></Node>
<StgValue><ssdm name="empty_330"/></StgValue>
</operation>

<operation id="1035" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop2178.split:139 %tmp_326 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 31

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="1036" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:140 %tmp_327 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 248, i32 255

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="1037" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2178.split:141 %tmp_328 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 248, i32 255

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="1038" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
load-store-loop2178.split:142 %empty_331 = select i1 %tmp_326, i8 %tmp_327, i8 %tmp_328

]]></Node>
<StgValue><ssdm name="empty_331"/></StgValue>
</operation>

<operation id="1039" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="256" op_0_bw="256" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8">
<![CDATA[
load-store-loop2178.split:143 %x_1 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %empty_331, i8 %empty_330, i8 %empty_329, i8 %empty_328, i8 %empty_327, i8 %empty_326, i8 %empty_325, i8 %empty_324, i8 %empty_323, i8 %empty_322, i8 %empty_321, i8 %empty_320, i8 %empty_319, i8 %empty_318, i8 %empty_317, i8 %empty_316, i8 %empty_315, i8 %empty_314, i8 %empty_313, i8 %empty_312, i8 %empty_311, i8 %empty_310, i8 %empty_309, i8 %empty_308, i8 %empty_307, i8 %empty_306, i8 %empty_305, i8 %empty_304, i8 %empty_303, i8 %empty_302, i8 %empty_301, i8 %empty_300

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="1040" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2193175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop2178.split:144 %br_ln0 = br void %load-store-loop2178

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1041" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0">
<![CDATA[
memcpy-split2177.preheader:0 %br_ln0 = br void %memcpy-split2177

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1042" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
memcpy-split2177:0 %z_word_num_bits_11_3_2 = phi i64 %z_word_num_bits_11_3_3, void %memcpy-split2177, i64 %z_word_num_bits_11_3_0_load, void %memcpy-split2177.preheader

]]></Node>
<StgValue><ssdm name="z_word_num_bits_11_3_2"/></StgValue>
</operation>

<operation id="1043" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
memcpy-split2177:1 %z_word_num_bits_11_2_2 = phi i64 %z_word_num_bits_11_2_3, void %memcpy-split2177, i64 %z_word_num_bits_11_2_0_load, void %memcpy-split2177.preheader

]]></Node>
<StgValue><ssdm name="z_word_num_bits_11_2_2"/></StgValue>
</operation>

<operation id="1044" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
memcpy-split2177:2 %z_word_num_bits_11_1_2 = phi i64 %z_word_num_bits_11_1_3, void %memcpy-split2177, i64 %z_word_num_bits_11_1_0_load, void %memcpy-split2177.preheader

]]></Node>
<StgValue><ssdm name="z_word_num_bits_11_1_2"/></StgValue>
</operation>

<operation id="1045" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
memcpy-split2177:3 %z_word_num_bits_11_0_2 = phi i64 %z_word_num_bits_11_0_3, void %memcpy-split2177, i64 %z_word_num_bits_11_0_0_load, void %memcpy-split2177.preheader

]]></Node>
<StgValue><ssdm name="z_word_num_bits_11_0_2"/></StgValue>
</operation>

<operation id="1046" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
memcpy-split2177:4 %phi_ln29_21 = phi i2 %add_ln29_28, void %memcpy-split2177, i2 0, void %memcpy-split2177.preheader

]]></Node>
<StgValue><ssdm name="phi_ln29_21"/></StgValue>
</operation>

<operation id="1047" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
memcpy-split2177:5 %add_ln29_28 = add i2 %phi_ln29_21, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29_28"/></StgValue>
</operation>

<operation id="1048" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memcpy-split2177:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1049" st_id="62" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
memcpy-split2177:7 %z_word_num_bits_11_0_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %z_word_num_bits_11_0_2, i64 %z_word_num_bits_11_0_2, i64 %z_word_num_bits_11_0_2, i2 %phi_ln29_21

]]></Node>
<StgValue><ssdm name="z_word_num_bits_11_0_3"/></StgValue>
</operation>

<operation id="1050" st_id="62" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
memcpy-split2177:8 %z_word_num_bits_11_1_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_11_1_2, i64 0, i64 %z_word_num_bits_11_1_2, i64 %z_word_num_bits_11_1_2, i2 %phi_ln29_21

]]></Node>
<StgValue><ssdm name="z_word_num_bits_11_1_3"/></StgValue>
</operation>

<operation id="1051" st_id="62" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
memcpy-split2177:9 %z_word_num_bits_11_2_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_11_2_2, i64 %z_word_num_bits_11_2_2, i64 0, i64 %z_word_num_bits_11_2_2, i2 %phi_ln29_21

]]></Node>
<StgValue><ssdm name="z_word_num_bits_11_2_3"/></StgValue>
</operation>

<operation id="1052" st_id="62" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
memcpy-split2177:10 %z_word_num_bits_11_3_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_11_3_2, i64 %z_word_num_bits_11_3_2, i64 %z_word_num_bits_11_3_2, i64 0, i2 %phi_ln29_21

]]></Node>
<StgValue><ssdm name="z_word_num_bits_11_3_3"/></StgValue>
</operation>

<operation id="1053" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
memcpy-split2177:11 %icmp_ln29_39 = icmp_eq  i2 %phi_ln29_21, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29_39"/></StgValue>
</operation>

<operation id="1054" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memcpy-split2177:12 %empty_332 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_332"/></StgValue>
</operation>

<operation id="1055" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memcpy-split2177:13 %br_ln29 = br i1 %icmp_ln29_39, void %memcpy-split2177, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1247.preheader

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1056" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1247.preheader:0 %br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1247

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1057" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1247:0 %z_word_num_bits_11_3_4 = phi i64 %z_word_num_bits_11_3_5, void %.split176310, i64 %z_word_num_bits_11_3_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1247.preheader

]]></Node>
<StgValue><ssdm name="z_word_num_bits_11_3_4"/></StgValue>
</operation>

<operation id="1058" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1247:1 %z_word_num_bits_11_2_4 = phi i64 %z_word_num_bits_11_2_5, void %.split176310, i64 %z_word_num_bits_11_2_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1247.preheader

]]></Node>
<StgValue><ssdm name="z_word_num_bits_11_2_4"/></StgValue>
</operation>

<operation id="1059" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1247:2 %z_word_num_bits_11_1_4 = phi i64 %z_word_num_bits_11_1_5, void %.split176310, i64 %z_word_num_bits_11_1_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1247.preheader

]]></Node>
<StgValue><ssdm name="z_word_num_bits_11_1_4"/></StgValue>
</operation>

<operation id="1060" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1247:3 %z_word_num_bits_11_0_4 = phi i64 %z_word_num_bits_11_0_5, void %.split176310, i64 %z_word_num_bits_11_0_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1247.preheader

]]></Node>
<StgValue><ssdm name="z_word_num_bits_11_0_4"/></StgValue>
</operation>

<operation id="1061" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1247:4 %i_129 = phi i3 %i_133, void %.split176310, i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1247.preheader

]]></Node>
<StgValue><ssdm name="i_129"/></StgValue>
</operation>

<operation id="1062" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1247:5 %i_133 = add i3 %i_129, i3 1

]]></Node>
<StgValue><ssdm name="i_133"/></StgValue>
</operation>

<operation id="1063" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1247:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1064" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1247:7 %icmp_ln740_3 = icmp_eq  i3 %i_129, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln740_3"/></StgValue>
</operation>

<operation id="1065" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1247:8 %empty_333 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_333"/></StgValue>
</operation>

<operation id="1066" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1247:9 %br_ln740 = br i1 %icmp_ln740_3, void %.split176, void %_Z6callerR14ExecutionState.exit

]]></Node>
<StgValue><ssdm name="br_ln740"/></StgValue>
</operation>

<operation id="1067" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="2" op_0_bw="3">
<![CDATA[
.split176:0 %trunc_ln50_54 = trunc i3 %i_129

]]></Node>
<StgValue><ssdm name="trunc_ln50_54"/></StgValue>
</operation>

<operation id="1068" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.split176:1 %shl_ln741_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_54, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln741_5"/></StgValue>
</operation>

<operation id="1069" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="256" op_0_bw="8">
<![CDATA[
.split176:2 %zext_ln741_5 = zext i8 %shl_ln741_5

]]></Node>
<StgValue><ssdm name="zext_ln741_5"/></StgValue>
</operation>

<operation id="1070" st_id="64" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split176:3 %lshr_ln741_3 = lshr i256 %empty_288, i256 %zext_ln741_5

]]></Node>
<StgValue><ssdm name="lshr_ln741_3"/></StgValue>
</operation>

<operation id="1071" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="8" op_0_bw="256">
<![CDATA[
.split176:4 %empty_334 = trunc i256 %lshr_ln741_3

]]></Node>
<StgValue><ssdm name="empty_334"/></StgValue>
</operation>

<operation id="1072" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split176:5 %p_21 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741_3, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="p_21"/></StgValue>
</operation>

<operation id="1073" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split176:6 %p_22 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741_3, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_22"/></StgValue>
</operation>

<operation id="1074" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split176:7 %p_23 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741_3, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="p_23"/></StgValue>
</operation>

<operation id="1075" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split176:8 %p_24 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741_3, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_24"/></StgValue>
</operation>

<operation id="1076" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split176:9 %p_25 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741_3, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="p_25"/></StgValue>
</operation>

<operation id="1077" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split176:10 %p_26 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741_3, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_26"/></StgValue>
</operation>

<operation id="1078" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split176:11 %p_27 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741_3, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="p_27"/></StgValue>
</operation>

<operation id="1079" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
.split176:12 %tmp_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %empty_334, i8 %p_22, i8 %p_24, i8 %p_26, i8 %p_27, i8 %p_25, i8 %p_23, i8 %p_21

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1080" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split176:13 %xor_ln48 = xor i2 %trunc_ln50_54, i2 3

]]></Node>
<StgValue><ssdm name="xor_ln48"/></StgValue>
</operation>

<operation id="1081" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split176:14 %switch_ln741 = switch i2 %xor_ln48, void %branch15, i2 0, void %.split176310, i2 1, void %branch13, i2 2, void %branch14

]]></Node>
<StgValue><ssdm name="switch_ln741"/></StgValue>
</operation>

<operation id="1082" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_3" val="0"/>
<literal name="xor_ln48" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="0">
<![CDATA[
branch14:0 %br_ln741 = br void %.split176310

]]></Node>
<StgValue><ssdm name="br_ln741"/></StgValue>
</operation>

<operation id="1083" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_3" val="0"/>
<literal name="xor_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="0">
<![CDATA[
branch13:0 %br_ln741 = br void %.split176310

]]></Node>
<StgValue><ssdm name="br_ln741"/></StgValue>
</operation>

<operation id="1084" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_3" val="0"/>
<literal name="xor_ln48" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="0">
<![CDATA[
branch15:0 %br_ln741 = br void %.split176310

]]></Node>
<StgValue><ssdm name="br_ln741"/></StgValue>
</operation>

<operation id="1085" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
.split176310:0 %z_word_num_bits_11_3_5 = phi i64 %tmp_2, void %branch15, i64 %z_word_num_bits_11_3_4, void %branch14, i64 %z_word_num_bits_11_3_4, void %branch13, i64 %z_word_num_bits_11_3_4, void %.split176

]]></Node>
<StgValue><ssdm name="z_word_num_bits_11_3_5"/></StgValue>
</operation>

<operation id="1086" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
.split176310:1 %z_word_num_bits_11_2_5 = phi i64 %z_word_num_bits_11_2_4, void %branch15, i64 %tmp_2, void %branch14, i64 %z_word_num_bits_11_2_4, void %branch13, i64 %z_word_num_bits_11_2_4, void %.split176

]]></Node>
<StgValue><ssdm name="z_word_num_bits_11_2_5"/></StgValue>
</operation>

<operation id="1087" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
.split176310:2 %z_word_num_bits_11_1_5 = phi i64 %z_word_num_bits_11_1_4, void %branch15, i64 %z_word_num_bits_11_1_4, void %branch14, i64 %tmp_2, void %branch13, i64 %z_word_num_bits_11_1_4, void %.split176

]]></Node>
<StgValue><ssdm name="z_word_num_bits_11_1_5"/></StgValue>
</operation>

<operation id="1088" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
.split176310:3 %z_word_num_bits_11_0_5 = phi i64 %z_word_num_bits_11_0_4, void %branch15, i64 %z_word_num_bits_11_0_4, void %branch14, i64 %z_word_num_bits_11_0_4, void %branch13, i64 %tmp_2, void %.split176

]]></Node>
<StgValue><ssdm name="z_word_num_bits_11_0_5"/></StgValue>
</operation>

<operation id="1089" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="0">
<![CDATA[
.split176310:4 %br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1247

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1090" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="256" op_0_bw="14">
<![CDATA[
_Z6callerR14ExecutionState.exit:0 %state_load_183 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_183"/></StgValue>
</operation>

<operation id="1091" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="256" op_0_bw="256" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
_Z6callerR14ExecutionState.exit:8 %or_ln55_s = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64, i64 %z_word_num_bits_11_3_4, i64 %z_word_num_bits_11_2_4, i64 %z_word_num_bits_11_1_4, i64 %z_word_num_bits_11_0_4

]]></Node>
<StgValue><ssdm name="or_ln55_s"/></StgValue>
</operation>

<operation id="1092" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_Z6callerR14ExecutionState.exit:13 %store_ln253 = store i64 %z_word_num_bits_11_3_4, i64 %z_word_num_bits_11_3_0

]]></Node>
<StgValue><ssdm name="store_ln253"/></StgValue>
</operation>

<operation id="1093" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_Z6callerR14ExecutionState.exit:14 %store_ln253 = store i64 %z_word_num_bits_11_2_4, i64 %z_word_num_bits_11_2_0

]]></Node>
<StgValue><ssdm name="store_ln253"/></StgValue>
</operation>

<operation id="1094" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_Z6callerR14ExecutionState.exit:15 %store_ln253 = store i64 %z_word_num_bits_11_1_4, i64 %z_word_num_bits_11_1_0

]]></Node>
<StgValue><ssdm name="store_ln253"/></StgValue>
</operation>

<operation id="1095" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_Z6callerR14ExecutionState.exit:16 %store_ln253 = store i64 %z_word_num_bits_11_0_4, i64 %z_word_num_bits_11_0_0

]]></Node>
<StgValue><ssdm name="store_ln253"/></StgValue>
</operation>

<operation id="1096" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z6callerR14ExecutionState.exit:17 %store_ln253 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln253"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1097" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="256" op_0_bw="14">
<![CDATA[
_Z6callerR14ExecutionState.exit:0 %state_load_183 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_183"/></StgValue>
</operation>

<operation id="1098" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="256">
<![CDATA[
_Z6callerR14ExecutionState.exit:1 %trunc_ln55_14 = trunc i256 %state_load_183

]]></Node>
<StgValue><ssdm name="trunc_ln55_14"/></StgValue>
</operation>

<operation id="1099" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z6callerR14ExecutionState.exit:2 %add_ln55_17 = add i32 %trunc_ln55_14, i32 1

]]></Node>
<StgValue><ssdm name="add_ln55_17"/></StgValue>
</operation>

<operation id="1100" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="256" op_0_bw="32">
<![CDATA[
_Z6callerR14ExecutionState.exit:3 %zext_ln55_9 = zext i32 %add_ln55_17

]]></Node>
<StgValue><ssdm name="zext_ln55_9"/></StgValue>
</operation>

<operation id="1101" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
_Z6callerR14ExecutionState.exit:4 %store_ln55 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln55_9, i32 15

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="1102" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="14" op_0_bw="256">
<![CDATA[
_Z6callerR14ExecutionState.exit:5 %trunc_ln55_15 = trunc i256 %state_load_183

]]></Node>
<StgValue><ssdm name="trunc_ln55_15"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1103" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
_Z6callerR14ExecutionState.exit:6 %shl_ln55_6 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %trunc_ln55_15, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln55_6"/></StgValue>
</operation>

<operation id="1104" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_Z6callerR14ExecutionState.exit:7 %add_ln55_18 = add i19 %shl_ln55_6, i19 64

]]></Node>
<StgValue><ssdm name="add_ln55_18"/></StgValue>
</operation>

<operation id="1105" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z6callerR14ExecutionState.exit:9 %lshr_ln55_2 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln55_18, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln55_2"/></StgValue>
</operation>

<operation id="1106" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="64" op_0_bw="14">
<![CDATA[
_Z6callerR14ExecutionState.exit:10 %zext_ln55_23 = zext i14 %lshr_ln55_2

]]></Node>
<StgValue><ssdm name="zext_ln55_23"/></StgValue>
</operation>

<operation id="1107" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6callerR14ExecutionState.exit:11 %state_addr_151 = getelementptr i256 %state, i64 0, i64 %zext_ln55_23

]]></Node>
<StgValue><ssdm name="state_addr_151"/></StgValue>
</operation>

<operation id="1108" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
_Z6callerR14ExecutionState.exit:12 %store_ln55 = store void @_ssdm_op_Write.bram.i256, i14 %state_addr_151, i256 %or_ln55_s, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="1109" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="0">
<![CDATA[
_Z6callerR14ExecutionState.exit:18 %br_ln253 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln253"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1110" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="256" op_0_bw="14">
<![CDATA[
memset.loop2152:0 %state_load_135 = load i14 %state_addr_45

]]></Node>
<StgValue><ssdm name="state_load_135"/></StgValue>
</operation>

<operation id="1111" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="256" op_0_bw="14">
<![CDATA[
memset.loop2152:1 %state_load_136 = load i14 %state_addr_46

]]></Node>
<StgValue><ssdm name="state_load_136"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1112" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="256" op_0_bw="14">
<![CDATA[
memset.loop2152:0 %state_load_135 = load i14 %state_addr_45

]]></Node>
<StgValue><ssdm name="state_load_135"/></StgValue>
</operation>

<operation id="1113" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="256" op_0_bw="14">
<![CDATA[
memset.loop2152:1 %state_load_136 = load i14 %state_addr_46

]]></Node>
<StgValue><ssdm name="state_load_136"/></StgValue>
</operation>

<operation id="1114" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="0">
<![CDATA[
memset.loop2152:2 %br_ln29 = br void %branch16

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1115" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
branch16:0 %z_word_num_bits_12_3_2 = phi i64 %z_word_num_bits_12_3_0_load, void %memset.loop2152, i64 %z_word_num_bits_12_3_3, void %branch16

]]></Node>
<StgValue><ssdm name="z_word_num_bits_12_3_2"/></StgValue>
</operation>

<operation id="1116" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
branch16:1 %z_word_num_bits_12_2_2 = phi i64 %z_word_num_bits_12_2_0_load, void %memset.loop2152, i64 %z_word_num_bits_12_2_3, void %branch16

]]></Node>
<StgValue><ssdm name="z_word_num_bits_12_2_2"/></StgValue>
</operation>

<operation id="1117" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
branch16:2 %z_word_num_bits_12_1_2 = phi i64 %z_word_num_bits_12_1_0_load, void %memset.loop2152, i64 %z_word_num_bits_12_1_3, void %branch16

]]></Node>
<StgValue><ssdm name="z_word_num_bits_12_1_2"/></StgValue>
</operation>

<operation id="1118" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
branch16:3 %z_word_num_bits_12_0_2 = phi i64 %z_word_num_bits_12_0_0_load, void %memset.loop2152, i64 %z_word_num_bits_12_0_3, void %branch16

]]></Node>
<StgValue><ssdm name="z_word_num_bits_12_0_2"/></StgValue>
</operation>

<operation id="1119" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
branch16:4 %phi_ln29_18 = phi i2 0, void %memset.loop2152, i2 %add_ln29_25, void %branch16

]]></Node>
<StgValue><ssdm name="phi_ln29_18"/></StgValue>
</operation>

<operation id="1120" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch16:5 %add_ln29_25 = add i2 %phi_ln29_18, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29_25"/></StgValue>
</operation>

<operation id="1121" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
branch16:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1122" st_id="70" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch16:7 %z_word_num_bits_12_0_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %z_word_num_bits_12_0_2, i64 %z_word_num_bits_12_0_2, i64 %z_word_num_bits_12_0_2, i2 %phi_ln29_18

]]></Node>
<StgValue><ssdm name="z_word_num_bits_12_0_3"/></StgValue>
</operation>

<operation id="1123" st_id="70" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch16:8 %z_word_num_bits_12_1_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_12_1_2, i64 0, i64 %z_word_num_bits_12_1_2, i64 %z_word_num_bits_12_1_2, i2 %phi_ln29_18

]]></Node>
<StgValue><ssdm name="z_word_num_bits_12_1_3"/></StgValue>
</operation>

<operation id="1124" st_id="70" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch16:9 %z_word_num_bits_12_2_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_12_2_2, i64 %z_word_num_bits_12_2_2, i64 0, i64 %z_word_num_bits_12_2_2, i2 %phi_ln29_18

]]></Node>
<StgValue><ssdm name="z_word_num_bits_12_2_3"/></StgValue>
</operation>

<operation id="1125" st_id="70" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch16:10 %z_word_num_bits_12_3_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_12_3_2, i64 %z_word_num_bits_12_3_2, i64 %z_word_num_bits_12_3_2, i64 0, i2 %phi_ln29_18

]]></Node>
<StgValue><ssdm name="z_word_num_bits_12_3_3"/></StgValue>
</operation>

<operation id="1126" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch16:11 %icmp_ln29_36 = icmp_eq  i2 %phi_ln29_18, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29_36"/></StgValue>
</operation>

<operation id="1127" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
branch16:12 %empty_285 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_285"/></StgValue>
</operation>

<operation id="1128" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch16:13 %br_ln29 = br i1 %icmp_ln29_36, void %branch16, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1221

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1129" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="256">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1221:0 %trunc_ln951 = trunc i256 %state_load_136

]]></Node>
<StgValue><ssdm name="trunc_ln951"/></StgValue>
</operation>

<operation id="1130" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="128" op_0_bw="128" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1221:1 %tmp_232 = partselect i128 @_ssdm_op_PartSelect.i128.i256.i32.i32, i256 %state_load_135, i32 128, i32 255

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="1131" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="128" op_3_bw="96">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1221:2 %x = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i128.i96, i32 %trunc_ln951, i128 %tmp_232, i96 0

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="1132" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1221:3 %br_ln740 = br void

]]></Node>
<StgValue><ssdm name="br_ln740"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1133" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %z_word_num_bits_12_3_4 = phi i64 %z_word_num_bits_12_3_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1221, i64 %z_word_num_bits_12_3_5, void %.split178339

]]></Node>
<StgValue><ssdm name="z_word_num_bits_12_3_4"/></StgValue>
</operation>

<operation id="1134" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1 %z_word_num_bits_12_2_4 = phi i64 %z_word_num_bits_12_2_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1221, i64 %z_word_num_bits_12_2_5, void %.split178339

]]></Node>
<StgValue><ssdm name="z_word_num_bits_12_2_4"/></StgValue>
</operation>

<operation id="1135" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2 %z_word_num_bits_12_1_4 = phi i64 %z_word_num_bits_12_1_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1221, i64 %z_word_num_bits_12_1_5, void %.split178339

]]></Node>
<StgValue><ssdm name="z_word_num_bits_12_1_4"/></StgValue>
</operation>

<operation id="1136" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:3 %z_word_num_bits_12_0_4 = phi i64 %z_word_num_bits_12_0_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1221, i64 %z_word_num_bits_12_0_5, void %.split178339

]]></Node>
<StgValue><ssdm name="z_word_num_bits_12_0_4"/></StgValue>
</operation>

<operation id="1137" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:4 %i_119 = phi i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1221, i3 %i_128, void %.split178339

]]></Node>
<StgValue><ssdm name="i_119"/></StgValue>
</operation>

<operation id="1138" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5 %i_128 = add i3 %i_119, i3 1

]]></Node>
<StgValue><ssdm name="i_128"/></StgValue>
</operation>

<operation id="1139" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1140" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:7 %icmp_ln740 = icmp_eq  i3 %i_119, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln740"/></StgValue>
</operation>

<operation id="1141" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:8 %empty_286 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>

<operation id="1142" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln740 = br i1 %icmp_ln740, void %.split178, void %_Z6originR14ExecutionState.exit

]]></Node>
<StgValue><ssdm name="br_ln740"/></StgValue>
</operation>

<operation id="1143" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="2" op_0_bw="3">
<![CDATA[
.split178:0 %trunc_ln50_50 = trunc i3 %i_119

]]></Node>
<StgValue><ssdm name="trunc_ln50_50"/></StgValue>
</operation>

<operation id="1144" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.split178:1 %shl_ln41 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_50, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln41"/></StgValue>
</operation>

<operation id="1145" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="256" op_0_bw="8">
<![CDATA[
.split178:2 %zext_ln741 = zext i8 %shl_ln41

]]></Node>
<StgValue><ssdm name="zext_ln741"/></StgValue>
</operation>

<operation id="1146" st_id="72" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split178:3 %lshr_ln741 = lshr i256 %x, i256 %zext_ln741

]]></Node>
<StgValue><ssdm name="lshr_ln741"/></StgValue>
</operation>

<operation id="1147" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="8" op_0_bw="256">
<![CDATA[
.split178:4 %empty_287 = trunc i256 %lshr_ln741

]]></Node>
<StgValue><ssdm name="empty_287"/></StgValue>
</operation>

<operation id="1148" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split178:5 %p_8 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="p_8"/></StgValue>
</operation>

<operation id="1149" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split178:6 %p_9 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_9"/></StgValue>
</operation>

<operation id="1150" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split178:7 %p_s = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="1151" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split178:8 %p_10 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_10"/></StgValue>
</operation>

<operation id="1152" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split178:9 %p_11 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="p_11"/></StgValue>
</operation>

<operation id="1153" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split178:10 %p_12 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_12"/></StgValue>
</operation>

<operation id="1154" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split178:11 %p_13 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="p_13"/></StgValue>
</operation>

<operation id="1155" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
.split178:12 %tmp_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %empty_287, i8 %p_9, i8 %p_10, i8 %p_12, i8 %p_13, i8 %p_11, i8 %p_s, i8 %p_8

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1156" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split178:13 %xor_ln48_1 = xor i2 %trunc_ln50_50, i2 3

]]></Node>
<StgValue><ssdm name="xor_ln48_1"/></StgValue>
</operation>

<operation id="1157" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split178:14 %switch_ln741 = switch i2 %xor_ln48_1, void %branch23, i2 0, void %.split178339, i2 1, void %branch21, i2 2, void %branch22

]]></Node>
<StgValue><ssdm name="switch_ln741"/></StgValue>
</operation>

<operation id="1158" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="0"/>
<literal name="xor_ln48_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="0">
<![CDATA[
branch22:0 %br_ln741 = br void %.split178339

]]></Node>
<StgValue><ssdm name="br_ln741"/></StgValue>
</operation>

<operation id="1159" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="0"/>
<literal name="xor_ln48_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="0">
<![CDATA[
branch21:0 %br_ln741 = br void %.split178339

]]></Node>
<StgValue><ssdm name="br_ln741"/></StgValue>
</operation>

<operation id="1160" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="0"/>
<literal name="xor_ln48_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0">
<![CDATA[
branch23:0 %br_ln741 = br void %.split178339

]]></Node>
<StgValue><ssdm name="br_ln741"/></StgValue>
</operation>

<operation id="1161" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
.split178339:0 %z_word_num_bits_12_3_5 = phi i64 %tmp_3, void %branch23, i64 %z_word_num_bits_12_3_4, void %branch22, i64 %z_word_num_bits_12_3_4, void %branch21, i64 %z_word_num_bits_12_3_4, void %.split178

]]></Node>
<StgValue><ssdm name="z_word_num_bits_12_3_5"/></StgValue>
</operation>

<operation id="1162" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
.split178339:1 %z_word_num_bits_12_2_5 = phi i64 %z_word_num_bits_12_2_4, void %branch23, i64 %tmp_3, void %branch22, i64 %z_word_num_bits_12_2_4, void %branch21, i64 %z_word_num_bits_12_2_4, void %.split178

]]></Node>
<StgValue><ssdm name="z_word_num_bits_12_2_5"/></StgValue>
</operation>

<operation id="1163" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
.split178339:2 %z_word_num_bits_12_1_5 = phi i64 %z_word_num_bits_12_1_4, void %branch23, i64 %z_word_num_bits_12_1_4, void %branch22, i64 %tmp_3, void %branch21, i64 %z_word_num_bits_12_1_4, void %.split178

]]></Node>
<StgValue><ssdm name="z_word_num_bits_12_1_5"/></StgValue>
</operation>

<operation id="1164" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
.split178339:3 %z_word_num_bits_12_0_5 = phi i64 %z_word_num_bits_12_0_4, void %branch23, i64 %z_word_num_bits_12_0_4, void %branch22, i64 %z_word_num_bits_12_0_4, void %branch21, i64 %tmp_3, void %.split178

]]></Node>
<StgValue><ssdm name="z_word_num_bits_12_0_5"/></StgValue>
</operation>

<operation id="1165" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="0">
<![CDATA[
.split178339:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1166" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="256" op_0_bw="14">
<![CDATA[
_Z6originR14ExecutionState.exit:0 %state_load_179 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_179"/></StgValue>
</operation>

<operation id="1167" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="256" op_0_bw="256" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
_Z6originR14ExecutionState.exit:8 %or_ln55_5 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64, i64 %z_word_num_bits_12_3_4, i64 %z_word_num_bits_12_2_4, i64 %z_word_num_bits_12_1_4, i64 %z_word_num_bits_12_0_4

]]></Node>
<StgValue><ssdm name="or_ln55_5"/></StgValue>
</operation>

<operation id="1168" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_Z6originR14ExecutionState.exit:13 %store_ln250 = store i64 %z_word_num_bits_12_3_4, i64 %z_word_num_bits_12_3_0

]]></Node>
<StgValue><ssdm name="store_ln250"/></StgValue>
</operation>

<operation id="1169" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_Z6originR14ExecutionState.exit:14 %store_ln250 = store i64 %z_word_num_bits_12_2_4, i64 %z_word_num_bits_12_2_0

]]></Node>
<StgValue><ssdm name="store_ln250"/></StgValue>
</operation>

<operation id="1170" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_Z6originR14ExecutionState.exit:15 %store_ln250 = store i64 %z_word_num_bits_12_1_4, i64 %z_word_num_bits_12_1_0

]]></Node>
<StgValue><ssdm name="store_ln250"/></StgValue>
</operation>

<operation id="1171" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_Z6originR14ExecutionState.exit:16 %store_ln250 = store i64 %z_word_num_bits_12_0_4, i64 %z_word_num_bits_12_0_0

]]></Node>
<StgValue><ssdm name="store_ln250"/></StgValue>
</operation>

<operation id="1172" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z6originR14ExecutionState.exit:17 %store_ln250 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln250"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1173" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="256" op_0_bw="14">
<![CDATA[
_Z6originR14ExecutionState.exit:0 %state_load_179 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_179"/></StgValue>
</operation>

<operation id="1174" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="256">
<![CDATA[
_Z6originR14ExecutionState.exit:1 %trunc_ln55_10 = trunc i256 %state_load_179

]]></Node>
<StgValue><ssdm name="trunc_ln55_10"/></StgValue>
</operation>

<operation id="1175" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z6originR14ExecutionState.exit:2 %add_ln55_13 = add i32 %trunc_ln55_10, i32 1

]]></Node>
<StgValue><ssdm name="add_ln55_13"/></StgValue>
</operation>

<operation id="1176" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="256" op_0_bw="32">
<![CDATA[
_Z6originR14ExecutionState.exit:3 %zext_ln55_10 = zext i32 %add_ln55_13

]]></Node>
<StgValue><ssdm name="zext_ln55_10"/></StgValue>
</operation>

<operation id="1177" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
_Z6originR14ExecutionState.exit:4 %store_ln55 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln55_10, i32 15

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="1178" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="14" op_0_bw="256">
<![CDATA[
_Z6originR14ExecutionState.exit:5 %trunc_ln55_11 = trunc i256 %state_load_179

]]></Node>
<StgValue><ssdm name="trunc_ln55_11"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1179" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
_Z6originR14ExecutionState.exit:6 %shl_ln55_7 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %trunc_ln55_11, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln55_7"/></StgValue>
</operation>

<operation id="1180" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_Z6originR14ExecutionState.exit:7 %add_ln55_14 = add i19 %shl_ln55_7, i19 64

]]></Node>
<StgValue><ssdm name="add_ln55_14"/></StgValue>
</operation>

<operation id="1181" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z6originR14ExecutionState.exit:9 %lshr_ln55_s = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln55_14, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln55_s"/></StgValue>
</operation>

<operation id="1182" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="64" op_0_bw="14">
<![CDATA[
_Z6originR14ExecutionState.exit:10 %zext_ln55_21 = zext i14 %lshr_ln55_s

]]></Node>
<StgValue><ssdm name="zext_ln55_21"/></StgValue>
</operation>

<operation id="1183" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6originR14ExecutionState.exit:11 %state_addr_147 = getelementptr i256 %state, i64 0, i64 %zext_ln55_21

]]></Node>
<StgValue><ssdm name="state_addr_147"/></StgValue>
</operation>

<operation id="1184" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
_Z6originR14ExecutionState.exit:12 %store_ln55 = store void @_ssdm_op_Write.bram.i256, i14 %state_addr_147, i256 %or_ln55_5, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="1185" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="0">
<![CDATA[
_Z6originR14ExecutionState.exit:18 %br_ln250 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln250"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1186" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_134 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_134"/></StgValue>
</operation>

<operation id="1187" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="256">
<![CDATA[
:1 %trunc_ln55_2 = trunc i256 %state_load_134

]]></Node>
<StgValue><ssdm name="trunc_ln55_2"/></StgValue>
</operation>

<operation id="1188" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %add_ln55_5 = add i32 %trunc_ln55_2, i32 1

]]></Node>
<StgValue><ssdm name="add_ln55_5"/></StgValue>
</operation>

<operation id="1189" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="256" op_0_bw="32">
<![CDATA[
:3 %zext_ln55_3 = zext i32 %add_ln55_5

]]></Node>
<StgValue><ssdm name="zext_ln55_3"/></StgValue>
</operation>

<operation id="1190" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
:4 %store_ln55 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln55_3, i32 15

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="1191" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="14" op_0_bw="256">
<![CDATA[
:5 %trunc_ln55_3 = trunc i256 %state_load_134

]]></Node>
<StgValue><ssdm name="trunc_ln55_3"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1192" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:6 %shl_ln55_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %trunc_ln55_3, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln55_2"/></StgValue>
</operation>

<operation id="1193" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:7 %add_ln55_6 = add i19 %shl_ln55_2, i19 64

]]></Node>
<StgValue><ssdm name="add_ln55_6"/></StgValue>
</operation>

<operation id="1194" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="256" op_0_bw="64">
<![CDATA[
:8 %zext_ln55_4 = zext i64 %code_pos_3

]]></Node>
<StgValue><ssdm name="zext_ln55_4"/></StgValue>
</operation>

<operation id="1195" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9 %lshr_ln55_6 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln55_6, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln55_6"/></StgValue>
</operation>

<operation id="1196" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="64" op_0_bw="14">
<![CDATA[
:10 %zext_ln55_17 = zext i14 %lshr_ln55_6

]]></Node>
<StgValue><ssdm name="zext_ln55_17"/></StgValue>
</operation>

<operation id="1197" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %state_addr_109 = getelementptr i256 %state, i64 0, i64 %zext_ln55_17

]]></Node>
<StgValue><ssdm name="state_addr_109"/></StgValue>
</operation>

<operation id="1198" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:12 %store_ln55 = store void @_ssdm_op_Write.bram.i256, i14 %state_addr_109, i256 %zext_ln55_4, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="1199" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="0">
<![CDATA[
:14 %br_ln247 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln247"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1200" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_132 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_132"/></StgValue>
</operation>

<operation id="1201" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="256">
<![CDATA[
:1 %trunc_ln60_117 = trunc i256 %state_load_132

]]></Node>
<StgValue><ssdm name="trunc_ln60_117"/></StgValue>
</operation>

<operation id="1202" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="14" op_0_bw="256">
<![CDATA[
:2 %trunc_ln60_118 = trunc i256 %state_load_132

]]></Node>
<StgValue><ssdm name="trunc_ln60_118"/></StgValue>
</operation>

<operation id="1203" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %add_ln60_43 = add i32 %trunc_ln60_117, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln60_43"/></StgValue>
</operation>

<operation id="1204" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="256" op_0_bw="32">
<![CDATA[
:4 %zext_ln60_21 = zext i32 %add_ln60_43

]]></Node>
<StgValue><ssdm name="zext_ln60_21"/></StgValue>
</operation>

<operation id="1205" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
:5 %store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_21, i32 15

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1206" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6 %add_ln60_76 = add i14 %trunc_ln60_118, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln60_76"/></StgValue>
</operation>

<operation id="1207" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:7 %shl_ln60_15 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_76, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln60_15"/></StgValue>
</operation>

<operation id="1208" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:8 %add_ln60_44 = add i19 %shl_ln60_15, i19 64

]]></Node>
<StgValue><ssdm name="add_ln60_44"/></StgValue>
</operation>

<operation id="1209" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9 %lshr_ln60_16 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_44, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln60_16"/></StgValue>
</operation>

<operation id="1210" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="64" op_0_bw="14">
<![CDATA[
:10 %zext_ln60_49 = zext i14 %lshr_ln60_16

]]></Node>
<StgValue><ssdm name="zext_ln60_49"/></StgValue>
</operation>

<operation id="1211" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %state_addr_108 = getelementptr i256 %state, i64 0, i64 %zext_ln60_49

]]></Node>
<StgValue><ssdm name="state_addr_108"/></StgValue>
</operation>

<operation id="1212" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12 %state_load_133 = load i14 %state_addr_108

]]></Node>
<StgValue><ssdm name="state_load_133"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1213" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12 %state_load_133 = load i14 %state_addr_108

]]></Node>
<StgValue><ssdm name="state_load_133"/></StgValue>
</operation>

<operation id="1214" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="64" op_0_bw="256">
<![CDATA[
:13 %code_pos_6 = trunc i256 %state_load_133

]]></Node>
<StgValue><ssdm name="code_pos_6"/></StgValue>
</operation>

<operation id="1215" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:14 %store_ln244 = store i64 %code_pos_6, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="1216" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="0">
<![CDATA[
:15 %br_ln244 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1217" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="256" op_0_bw="14">
<![CDATA[
memset.loop2154:0 %state_load_131 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_131"/></StgValue>
</operation>

<operation id="1218" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="256">
<![CDATA[
memset.loop2154:1 %trunc_ln45_8 = trunc i256 %state_load_131

]]></Node>
<StgValue><ssdm name="trunc_ln45_8"/></StgValue>
</operation>

<operation id="1219" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="14" op_0_bw="256">
<![CDATA[
memset.loop2154:2 %trunc_ln45_9 = trunc i256 %state_load_131

]]></Node>
<StgValue><ssdm name="trunc_ln45_9"/></StgValue>
</operation>

<operation id="1220" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
memset.loop2154:3 %add_ln45_50 = add i14 %trunc_ln45_9, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln45_50"/></StgValue>
</operation>

<operation id="1221" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memset.loop2154:4 %add_ln45_51 = add i32 %trunc_ln45_8, i32 4294967294

]]></Node>
<StgValue><ssdm name="add_ln45_51"/></StgValue>
</operation>

<operation id="1222" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
memset.loop2154:5 %add_ln50_13 = add i14 %trunc_ln45_9, i14 16382

]]></Node>
<StgValue><ssdm name="add_ln50_13"/></StgValue>
</operation>

<operation id="1223" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
memset.loop2154:6 %shl_ln50_11 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln50_13, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln50_11"/></StgValue>
</operation>

<operation id="1224" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="0" op_0_bw="0">
<![CDATA[
memset.loop2154:7 %br_ln82 = br void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1225" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_108 = phi i3 0, void %memset.loop2154, i3 %i_109, void %.split180

]]></Node>
<StgValue><ssdm name="i_108"/></StgValue>
</operation>

<operation id="1226" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1 %result_36 = phi i1 1, void %memset.loop2154, i1 %result_37, void %.split180

]]></Node>
<StgValue><ssdm name="result_36"/></StgValue>
</operation>

<operation id="1227" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %i_109 = add i3 %i_108, i3 1

]]></Node>
<StgValue><ssdm name="i_109"/></StgValue>
</operation>

<operation id="1228" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1229" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4 %icmp_ln82_11 = icmp_eq  i3 %i_108, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln82_11"/></StgValue>
</operation>

<operation id="1230" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_284 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_284"/></StgValue>
</operation>

<operation id="1231" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln82 = br i1 %icmp_ln82_11, void %.split180, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1232" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="2" op_0_bw="3">
<![CDATA[
.split180:0 %trunc_ln50_43 = trunc i3 %i_108

]]></Node>
<StgValue><ssdm name="trunc_ln50_43"/></StgValue>
</operation>

<operation id="1233" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="2" op_3_bw="3">
<![CDATA[
.split180:1 %or_ln50_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i2.i3, i2 2, i2 %trunc_ln50_43, i3 0

]]></Node>
<StgValue><ssdm name="or_ln50_3"/></StgValue>
</operation>

<operation id="1234" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="19" op_0_bw="7">
<![CDATA[
.split180:2 %zext_ln50_6 = zext i7 %or_ln50_3

]]></Node>
<StgValue><ssdm name="zext_ln50_6"/></StgValue>
</operation>

<operation id="1235" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.split180:3 %add_ln50_24 = add i19 %zext_ln50_6, i19 %shl_ln50_11

]]></Node>
<StgValue><ssdm name="add_ln50_24"/></StgValue>
</operation>

<operation id="1236" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split180:4 %lshr_ln83_16 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln50_24, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln83_16"/></StgValue>
</operation>

<operation id="1237" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="64" op_0_bw="14">
<![CDATA[
.split180:5 %zext_ln83_17 = zext i14 %lshr_ln83_16

]]></Node>
<StgValue><ssdm name="zext_ln83_17"/></StgValue>
</operation>

<operation id="1238" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split180:6 %state_addr_137 = getelementptr i256 %state, i64 0, i64 %zext_ln83_17

]]></Node>
<StgValue><ssdm name="state_addr_137"/></StgValue>
</operation>

<operation id="1239" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="256" op_0_bw="14">
<![CDATA[
.split180:7 %state_load_170 = load i14 %state_addr_137

]]></Node>
<StgValue><ssdm name="state_load_170"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1240" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="256" op_0_bw="14">
<![CDATA[
.split180:7 %state_load_170 = load i14 %state_addr_137

]]></Node>
<StgValue><ssdm name="state_load_170"/></StgValue>
</operation>

<operation id="1241" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.split180:8 %shl_ln83_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_43, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln83_8"/></StgValue>
</operation>

<operation id="1242" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="256" op_0_bw="8">
<![CDATA[
.split180:9 %zext_ln83_18 = zext i8 %shl_ln83_8

]]></Node>
<StgValue><ssdm name="zext_ln83_18"/></StgValue>
</operation>

<operation id="1243" st_id="83" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split180:10 %lshr_ln83_9 = lshr i256 %state_load_170, i256 %zext_ln83_18

]]></Node>
<StgValue><ssdm name="lshr_ln83_9"/></StgValue>
</operation>

<operation id="1244" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="64" op_0_bw="256">
<![CDATA[
.split180:11 %trunc_ln83_9 = trunc i256 %lshr_ln83_9

]]></Node>
<StgValue><ssdm name="trunc_ln83_9"/></StgValue>
</operation>

<operation id="1245" st_id="83" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split180:12 %tmp_44 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 0, i64 0, i64 0, i2 %trunc_ln50_43

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1246" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split180:13 %icmp_ln83_11 = icmp_eq  i64 %trunc_ln83_9, i64 %tmp_44

]]></Node>
<StgValue><ssdm name="icmp_ln83_11"/></StgValue>
</operation>

<operation id="1247" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split180:14 %result_37 = and i1 %icmp_ln83_11, i1 %result_36

]]></Node>
<StgValue><ssdm name="result_37"/></StgValue>
</operation>

<operation id="1248" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="0">
<![CDATA[
.split180:15 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1249" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit_ifconv:0 %shl_ln35 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_50, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln35"/></StgValue>
</operation>

<operation id="1250" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit_ifconv:1 %add_ln69 = add i19 %shl_ln35, i19 64

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="1251" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit_ifconv:2 %lshr_ln69_1 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln69, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln69_1"/></StgValue>
</operation>

<operation id="1252" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="64" op_0_bw="14">
<![CDATA[
_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit_ifconv:3 %zext_ln69_1 = zext i14 %lshr_ln69_1

]]></Node>
<StgValue><ssdm name="zext_ln69_1"/></StgValue>
</operation>

<operation id="1253" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit_ifconv:4 %state_addr_136 = getelementptr i256 %state, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="state_addr_136"/></StgValue>
</operation>

<operation id="1254" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="256" op_0_bw="14">
<![CDATA[
_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit_ifconv:5 %state_load_169 = load i14 %state_addr_136

]]></Node>
<StgValue><ssdm name="state_load_169"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1255" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="256" op_0_bw="14">
<![CDATA[
_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit_ifconv:5 %state_load_169 = load i14 %state_addr_136

]]></Node>
<StgValue><ssdm name="state_load_169"/></StgValue>
</operation>

<operation id="1256" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="64" op_0_bw="256">
<![CDATA[
_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit_ifconv:6 %code_pos_8 = trunc i256 %state_load_169

]]></Node>
<StgValue><ssdm name="code_pos_8"/></StgValue>
</operation>

<operation id="1257" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit_ifconv:7 %code_pos_2 = select i1 %result_36, i64 %code_pos_4, i64 %code_pos_8

]]></Node>
<StgValue><ssdm name="code_pos_2"/></StgValue>
</operation>

<operation id="1258" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="256" op_0_bw="32">
<![CDATA[
_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit_ifconv:8 %zext_ln60_32 = zext i32 %add_ln45_51

]]></Node>
<StgValue><ssdm name="zext_ln60_32"/></StgValue>
</operation>

<operation id="1259" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit_ifconv:9 %store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_32, i32 15

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1260" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit_ifconv:10 %store_ln240 = store i64 %code_pos_2, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="1261" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit_ifconv:11 %br_ln240 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln240"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1262" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-97"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_128 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_128"/></StgValue>
</operation>

<operation id="1263" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-97"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="14" op_0_bw="256">
<![CDATA[
:1 %trunc_ln42_16 = trunc i256 %state_load_128

]]></Node>
<StgValue><ssdm name="trunc_ln42_16"/></StgValue>
</operation>

<operation id="1264" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-97"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2 %add_ln42_42 = add i14 %trunc_ln42_16, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln42_42"/></StgValue>
</operation>

<operation id="1265" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-97"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:3 %shl_ln42_18 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_42, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln42_18"/></StgValue>
</operation>

<operation id="1266" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-97"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:4 %add_ln42_43 = add i19 %shl_ln42_18, i19 64

]]></Node>
<StgValue><ssdm name="add_ln42_43"/></StgValue>
</operation>

<operation id="1267" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-97"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5 %add_ln45_48 = add i14 %trunc_ln42_16, i14 16367

]]></Node>
<StgValue><ssdm name="add_ln45_48"/></StgValue>
</operation>

<operation id="1268" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-97"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:6 %shl_ln45_15 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_48, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln45_15"/></StgValue>
</operation>

<operation id="1269" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-97"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:7 %add_ln45_49 = add i19 %shl_ln45_15, i19 64

]]></Node>
<StgValue><ssdm name="add_ln45_49"/></StgValue>
</operation>

<operation id="1270" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-97"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8 %lshr_ln190_14 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln42_43, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln190_14"/></StgValue>
</operation>

<operation id="1271" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-97"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="64" op_0_bw="14">
<![CDATA[
:9 %zext_ln190_15 = zext i14 %lshr_ln190_14

]]></Node>
<StgValue><ssdm name="zext_ln190_15"/></StgValue>
</operation>

<operation id="1272" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-97"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %state_addr_106 = getelementptr i256 %state, i64 0, i64 %zext_ln190_15

]]></Node>
<StgValue><ssdm name="state_addr_106"/></StgValue>
</operation>

<operation id="1273" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-97"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:11 %state_load_129 = load i14 %state_addr_106

]]></Node>
<StgValue><ssdm name="state_load_129"/></StgValue>
</operation>

<operation id="1274" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-97"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12 %lshr_ln191_14 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln45_49, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln191_14"/></StgValue>
</operation>

<operation id="1275" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-97"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="64" op_0_bw="14">
<![CDATA[
:13 %zext_ln191_15 = zext i14 %lshr_ln191_14

]]></Node>
<StgValue><ssdm name="zext_ln191_15"/></StgValue>
</operation>

<operation id="1276" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-97"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %state_addr_107 = getelementptr i256 %state, i64 0, i64 %zext_ln191_15

]]></Node>
<StgValue><ssdm name="state_addr_107"/></StgValue>
</operation>

<operation id="1277" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-97"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:15 %state_load_130 = load i14 %state_addr_107

]]></Node>
<StgValue><ssdm name="state_load_130"/></StgValue>
</operation>

<operation id="1278" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-98"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_125 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_125"/></StgValue>
</operation>

<operation id="1279" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-98"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="14" op_0_bw="256">
<![CDATA[
:1 %trunc_ln42_15 = trunc i256 %state_load_125

]]></Node>
<StgValue><ssdm name="trunc_ln42_15"/></StgValue>
</operation>

<operation id="1280" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-98"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2 %add_ln42_40 = add i14 %trunc_ln42_15, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln42_40"/></StgValue>
</operation>

<operation id="1281" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-98"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:3 %shl_ln42_17 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_40, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln42_17"/></StgValue>
</operation>

<operation id="1282" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-98"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:4 %add_ln42_41 = add i19 %shl_ln42_17, i19 64

]]></Node>
<StgValue><ssdm name="add_ln42_41"/></StgValue>
</operation>

<operation id="1283" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-98"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5 %add_ln45_46 = add i14 %trunc_ln42_15, i14 16368

]]></Node>
<StgValue><ssdm name="add_ln45_46"/></StgValue>
</operation>

<operation id="1284" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-98"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:6 %shl_ln45_14 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_46, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln45_14"/></StgValue>
</operation>

<operation id="1285" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-98"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:7 %add_ln45_47 = add i19 %shl_ln45_14, i19 64

]]></Node>
<StgValue><ssdm name="add_ln45_47"/></StgValue>
</operation>

<operation id="1286" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-98"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8 %lshr_ln190_13 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln42_41, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln190_13"/></StgValue>
</operation>

<operation id="1287" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-98"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="64" op_0_bw="14">
<![CDATA[
:9 %zext_ln190_14 = zext i14 %lshr_ln190_13

]]></Node>
<StgValue><ssdm name="zext_ln190_14"/></StgValue>
</operation>

<operation id="1288" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-98"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %state_addr_104 = getelementptr i256 %state, i64 0, i64 %zext_ln190_14

]]></Node>
<StgValue><ssdm name="state_addr_104"/></StgValue>
</operation>

<operation id="1289" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-98"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:11 %state_load_126 = load i14 %state_addr_104

]]></Node>
<StgValue><ssdm name="state_load_126"/></StgValue>
</operation>

<operation id="1290" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-98"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12 %lshr_ln191_13 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln45_47, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln191_13"/></StgValue>
</operation>

<operation id="1291" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-98"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="64" op_0_bw="14">
<![CDATA[
:13 %zext_ln191_14 = zext i14 %lshr_ln191_13

]]></Node>
<StgValue><ssdm name="zext_ln191_14"/></StgValue>
</operation>

<operation id="1292" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-98"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %state_addr_105 = getelementptr i256 %state, i64 0, i64 %zext_ln191_14

]]></Node>
<StgValue><ssdm name="state_addr_105"/></StgValue>
</operation>

<operation id="1293" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-98"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:15 %state_load_127 = load i14 %state_addr_105

]]></Node>
<StgValue><ssdm name="state_load_127"/></StgValue>
</operation>

<operation id="1294" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-99"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_122 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_122"/></StgValue>
</operation>

<operation id="1295" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-99"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="14" op_0_bw="256">
<![CDATA[
:1 %trunc_ln42_14 = trunc i256 %state_load_122

]]></Node>
<StgValue><ssdm name="trunc_ln42_14"/></StgValue>
</operation>

<operation id="1296" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-99"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2 %add_ln42_38 = add i14 %trunc_ln42_14, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln42_38"/></StgValue>
</operation>

<operation id="1297" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-99"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:3 %shl_ln42_16 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_38, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln42_16"/></StgValue>
</operation>

<operation id="1298" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-99"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:4 %add_ln42_39 = add i19 %shl_ln42_16, i19 64

]]></Node>
<StgValue><ssdm name="add_ln42_39"/></StgValue>
</operation>

<operation id="1299" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-99"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5 %add_ln45_44 = add i14 %trunc_ln42_14, i14 16369

]]></Node>
<StgValue><ssdm name="add_ln45_44"/></StgValue>
</operation>

<operation id="1300" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-99"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:6 %shl_ln45_13 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_44, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln45_13"/></StgValue>
</operation>

<operation id="1301" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-99"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:7 %add_ln45_45 = add i19 %shl_ln45_13, i19 64

]]></Node>
<StgValue><ssdm name="add_ln45_45"/></StgValue>
</operation>

<operation id="1302" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-99"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8 %lshr_ln190_12 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln42_39, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln190_12"/></StgValue>
</operation>

<operation id="1303" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-99"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="64" op_0_bw="14">
<![CDATA[
:9 %zext_ln190_13 = zext i14 %lshr_ln190_12

]]></Node>
<StgValue><ssdm name="zext_ln190_13"/></StgValue>
</operation>

<operation id="1304" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-99"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %state_addr_102 = getelementptr i256 %state, i64 0, i64 %zext_ln190_13

]]></Node>
<StgValue><ssdm name="state_addr_102"/></StgValue>
</operation>

<operation id="1305" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-99"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:11 %state_load_123 = load i14 %state_addr_102

]]></Node>
<StgValue><ssdm name="state_load_123"/></StgValue>
</operation>

<operation id="1306" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-99"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12 %lshr_ln191_12 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln45_45, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln191_12"/></StgValue>
</operation>

<operation id="1307" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-99"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="64" op_0_bw="14">
<![CDATA[
:13 %zext_ln191_13 = zext i14 %lshr_ln191_12

]]></Node>
<StgValue><ssdm name="zext_ln191_13"/></StgValue>
</operation>

<operation id="1308" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-99"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %state_addr_103 = getelementptr i256 %state, i64 0, i64 %zext_ln191_13

]]></Node>
<StgValue><ssdm name="state_addr_103"/></StgValue>
</operation>

<operation id="1309" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-99"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:15 %state_load_124 = load i14 %state_addr_103

]]></Node>
<StgValue><ssdm name="state_load_124"/></StgValue>
</operation>

<operation id="1310" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-100"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_119 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_119"/></StgValue>
</operation>

<operation id="1311" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-100"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="14" op_0_bw="256">
<![CDATA[
:1 %trunc_ln42_13 = trunc i256 %state_load_119

]]></Node>
<StgValue><ssdm name="trunc_ln42_13"/></StgValue>
</operation>

<operation id="1312" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-100"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2 %add_ln42_36 = add i14 %trunc_ln42_13, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln42_36"/></StgValue>
</operation>

<operation id="1313" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-100"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:3 %shl_ln42_15 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_36, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln42_15"/></StgValue>
</operation>

<operation id="1314" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-100"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:4 %add_ln42_37 = add i19 %shl_ln42_15, i19 64

]]></Node>
<StgValue><ssdm name="add_ln42_37"/></StgValue>
</operation>

<operation id="1315" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-100"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5 %add_ln45_42 = add i14 %trunc_ln42_13, i14 16370

]]></Node>
<StgValue><ssdm name="add_ln45_42"/></StgValue>
</operation>

<operation id="1316" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-100"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:6 %shl_ln45_12 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_42, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln45_12"/></StgValue>
</operation>

<operation id="1317" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-100"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:7 %add_ln45_43 = add i19 %shl_ln45_12, i19 64

]]></Node>
<StgValue><ssdm name="add_ln45_43"/></StgValue>
</operation>

<operation id="1318" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-100"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8 %lshr_ln190_11 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln42_37, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln190_11"/></StgValue>
</operation>

<operation id="1319" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-100"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="64" op_0_bw="14">
<![CDATA[
:9 %zext_ln190_12 = zext i14 %lshr_ln190_11

]]></Node>
<StgValue><ssdm name="zext_ln190_12"/></StgValue>
</operation>

<operation id="1320" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-100"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %state_addr_100 = getelementptr i256 %state, i64 0, i64 %zext_ln190_12

]]></Node>
<StgValue><ssdm name="state_addr_100"/></StgValue>
</operation>

<operation id="1321" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-100"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:11 %state_load_120 = load i14 %state_addr_100

]]></Node>
<StgValue><ssdm name="state_load_120"/></StgValue>
</operation>

<operation id="1322" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-100"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12 %lshr_ln191_11 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln45_43, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln191_11"/></StgValue>
</operation>

<operation id="1323" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-100"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="64" op_0_bw="14">
<![CDATA[
:13 %zext_ln191_12 = zext i14 %lshr_ln191_11

]]></Node>
<StgValue><ssdm name="zext_ln191_12"/></StgValue>
</operation>

<operation id="1324" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-100"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %state_addr_101 = getelementptr i256 %state, i64 0, i64 %zext_ln191_12

]]></Node>
<StgValue><ssdm name="state_addr_101"/></StgValue>
</operation>

<operation id="1325" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-100"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:15 %state_load_121 = load i14 %state_addr_101

]]></Node>
<StgValue><ssdm name="state_load_121"/></StgValue>
</operation>

<operation id="1326" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-101"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_116 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_116"/></StgValue>
</operation>

<operation id="1327" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-101"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="14" op_0_bw="256">
<![CDATA[
:1 %trunc_ln42_12 = trunc i256 %state_load_116

]]></Node>
<StgValue><ssdm name="trunc_ln42_12"/></StgValue>
</operation>

<operation id="1328" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-101"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2 %add_ln42_34 = add i14 %trunc_ln42_12, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln42_34"/></StgValue>
</operation>

<operation id="1329" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-101"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:3 %shl_ln42_14 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_34, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln42_14"/></StgValue>
</operation>

<operation id="1330" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-101"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:4 %add_ln42_35 = add i19 %shl_ln42_14, i19 64

]]></Node>
<StgValue><ssdm name="add_ln42_35"/></StgValue>
</operation>

<operation id="1331" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-101"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5 %add_ln45_40 = add i14 %trunc_ln42_12, i14 16371

]]></Node>
<StgValue><ssdm name="add_ln45_40"/></StgValue>
</operation>

<operation id="1332" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-101"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:6 %shl_ln45_11 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_40, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln45_11"/></StgValue>
</operation>

<operation id="1333" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-101"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:7 %add_ln45_41 = add i19 %shl_ln45_11, i19 64

]]></Node>
<StgValue><ssdm name="add_ln45_41"/></StgValue>
</operation>

<operation id="1334" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-101"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8 %lshr_ln190_10 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln42_35, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln190_10"/></StgValue>
</operation>

<operation id="1335" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-101"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="64" op_0_bw="14">
<![CDATA[
:9 %zext_ln190_11 = zext i14 %lshr_ln190_10

]]></Node>
<StgValue><ssdm name="zext_ln190_11"/></StgValue>
</operation>

<operation id="1336" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-101"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %state_addr_98 = getelementptr i256 %state, i64 0, i64 %zext_ln190_11

]]></Node>
<StgValue><ssdm name="state_addr_98"/></StgValue>
</operation>

<operation id="1337" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-101"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:11 %state_load_117 = load i14 %state_addr_98

]]></Node>
<StgValue><ssdm name="state_load_117"/></StgValue>
</operation>

<operation id="1338" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-101"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12 %lshr_ln191_10 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln45_41, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln191_10"/></StgValue>
</operation>

<operation id="1339" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-101"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="14">
<![CDATA[
:13 %zext_ln191_11 = zext i14 %lshr_ln191_10

]]></Node>
<StgValue><ssdm name="zext_ln191_11"/></StgValue>
</operation>

<operation id="1340" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-101"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %state_addr_99 = getelementptr i256 %state, i64 0, i64 %zext_ln191_11

]]></Node>
<StgValue><ssdm name="state_addr_99"/></StgValue>
</operation>

<operation id="1341" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-101"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:15 %state_load_118 = load i14 %state_addr_99

]]></Node>
<StgValue><ssdm name="state_load_118"/></StgValue>
</operation>

<operation id="1342" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-102"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_113 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_113"/></StgValue>
</operation>

<operation id="1343" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-102"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="14" op_0_bw="256">
<![CDATA[
:1 %trunc_ln42_11 = trunc i256 %state_load_113

]]></Node>
<StgValue><ssdm name="trunc_ln42_11"/></StgValue>
</operation>

<operation id="1344" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-102"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2 %add_ln42_32 = add i14 %trunc_ln42_11, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln42_32"/></StgValue>
</operation>

<operation id="1345" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-102"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:3 %shl_ln42_13 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_32, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln42_13"/></StgValue>
</operation>

<operation id="1346" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-102"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:4 %add_ln42_33 = add i19 %shl_ln42_13, i19 64

]]></Node>
<StgValue><ssdm name="add_ln42_33"/></StgValue>
</operation>

<operation id="1347" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-102"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5 %add_ln45_38 = add i14 %trunc_ln42_11, i14 16372

]]></Node>
<StgValue><ssdm name="add_ln45_38"/></StgValue>
</operation>

<operation id="1348" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-102"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:6 %shl_ln45_10 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_38, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln45_10"/></StgValue>
</operation>

<operation id="1349" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-102"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:7 %add_ln45_39 = add i19 %shl_ln45_10, i19 64

]]></Node>
<StgValue><ssdm name="add_ln45_39"/></StgValue>
</operation>

<operation id="1350" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-102"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8 %lshr_ln190_s = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln42_33, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln190_s"/></StgValue>
</operation>

<operation id="1351" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-102"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="14">
<![CDATA[
:9 %zext_ln190_10 = zext i14 %lshr_ln190_s

]]></Node>
<StgValue><ssdm name="zext_ln190_10"/></StgValue>
</operation>

<operation id="1352" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-102"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %state_addr_96 = getelementptr i256 %state, i64 0, i64 %zext_ln190_10

]]></Node>
<StgValue><ssdm name="state_addr_96"/></StgValue>
</operation>

<operation id="1353" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-102"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:11 %state_load_114 = load i14 %state_addr_96

]]></Node>
<StgValue><ssdm name="state_load_114"/></StgValue>
</operation>

<operation id="1354" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-102"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12 %lshr_ln191_s = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln45_39, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln191_s"/></StgValue>
</operation>

<operation id="1355" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-102"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="64" op_0_bw="14">
<![CDATA[
:13 %zext_ln191_10 = zext i14 %lshr_ln191_s

]]></Node>
<StgValue><ssdm name="zext_ln191_10"/></StgValue>
</operation>

<operation id="1356" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-102"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %state_addr_97 = getelementptr i256 %state, i64 0, i64 %zext_ln191_10

]]></Node>
<StgValue><ssdm name="state_addr_97"/></StgValue>
</operation>

<operation id="1357" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-102"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:15 %state_load_115 = load i14 %state_addr_97

]]></Node>
<StgValue><ssdm name="state_load_115"/></StgValue>
</operation>

<operation id="1358" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-103"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_110 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_110"/></StgValue>
</operation>

<operation id="1359" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-103"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="14" op_0_bw="256">
<![CDATA[
:1 %trunc_ln42_10 = trunc i256 %state_load_110

]]></Node>
<StgValue><ssdm name="trunc_ln42_10"/></StgValue>
</operation>

<operation id="1360" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-103"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2 %add_ln42_30 = add i14 %trunc_ln42_10, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln42_30"/></StgValue>
</operation>

<operation id="1361" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-103"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:3 %shl_ln42_12 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_30, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln42_12"/></StgValue>
</operation>

<operation id="1362" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-103"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:4 %add_ln42_31 = add i19 %shl_ln42_12, i19 64

]]></Node>
<StgValue><ssdm name="add_ln42_31"/></StgValue>
</operation>

<operation id="1363" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-103"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5 %add_ln45_36 = add i14 %trunc_ln42_10, i14 16373

]]></Node>
<StgValue><ssdm name="add_ln45_36"/></StgValue>
</operation>

<operation id="1364" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-103"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:6 %shl_ln45_s = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_36, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln45_s"/></StgValue>
</operation>

<operation id="1365" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-103"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:7 %add_ln45_37 = add i19 %shl_ln45_s, i19 64

]]></Node>
<StgValue><ssdm name="add_ln45_37"/></StgValue>
</operation>

<operation id="1366" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-103"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8 %lshr_ln190_9 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln42_31, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln190_9"/></StgValue>
</operation>

<operation id="1367" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-103"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="64" op_0_bw="14">
<![CDATA[
:9 %zext_ln190_9 = zext i14 %lshr_ln190_9

]]></Node>
<StgValue><ssdm name="zext_ln190_9"/></StgValue>
</operation>

<operation id="1368" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-103"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %state_addr_94 = getelementptr i256 %state, i64 0, i64 %zext_ln190_9

]]></Node>
<StgValue><ssdm name="state_addr_94"/></StgValue>
</operation>

<operation id="1369" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-103"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:11 %state_load_111 = load i14 %state_addr_94

]]></Node>
<StgValue><ssdm name="state_load_111"/></StgValue>
</operation>

<operation id="1370" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-103"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12 %lshr_ln191_9 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln45_37, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln191_9"/></StgValue>
</operation>

<operation id="1371" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-103"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="14">
<![CDATA[
:13 %zext_ln191_9 = zext i14 %lshr_ln191_9

]]></Node>
<StgValue><ssdm name="zext_ln191_9"/></StgValue>
</operation>

<operation id="1372" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-103"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %state_addr_95 = getelementptr i256 %state, i64 0, i64 %zext_ln191_9

]]></Node>
<StgValue><ssdm name="state_addr_95"/></StgValue>
</operation>

<operation id="1373" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-103"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:15 %state_load_112 = load i14 %state_addr_95

]]></Node>
<StgValue><ssdm name="state_load_112"/></StgValue>
</operation>

<operation id="1374" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-104"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_107 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_107"/></StgValue>
</operation>

<operation id="1375" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-104"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="14" op_0_bw="256">
<![CDATA[
:1 %trunc_ln42_9 = trunc i256 %state_load_107

]]></Node>
<StgValue><ssdm name="trunc_ln42_9"/></StgValue>
</operation>

<operation id="1376" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-104"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2 %add_ln42_28 = add i14 %trunc_ln42_9, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln42_28"/></StgValue>
</operation>

<operation id="1377" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-104"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:3 %shl_ln42_11 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_28, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln42_11"/></StgValue>
</operation>

<operation id="1378" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-104"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:4 %add_ln42_29 = add i19 %shl_ln42_11, i19 64

]]></Node>
<StgValue><ssdm name="add_ln42_29"/></StgValue>
</operation>

<operation id="1379" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-104"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5 %add_ln45_34 = add i14 %trunc_ln42_9, i14 16374

]]></Node>
<StgValue><ssdm name="add_ln45_34"/></StgValue>
</operation>

<operation id="1380" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-104"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:6 %shl_ln45_9 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_34, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln45_9"/></StgValue>
</operation>

<operation id="1381" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-104"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:7 %add_ln45_35 = add i19 %shl_ln45_9, i19 64

]]></Node>
<StgValue><ssdm name="add_ln45_35"/></StgValue>
</operation>

<operation id="1382" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-104"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8 %lshr_ln190_8 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln42_29, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln190_8"/></StgValue>
</operation>

<operation id="1383" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-104"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="64" op_0_bw="14">
<![CDATA[
:9 %zext_ln190_8 = zext i14 %lshr_ln190_8

]]></Node>
<StgValue><ssdm name="zext_ln190_8"/></StgValue>
</operation>

<operation id="1384" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-104"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %state_addr_92 = getelementptr i256 %state, i64 0, i64 %zext_ln190_8

]]></Node>
<StgValue><ssdm name="state_addr_92"/></StgValue>
</operation>

<operation id="1385" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-104"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:11 %state_load_108 = load i14 %state_addr_92

]]></Node>
<StgValue><ssdm name="state_load_108"/></StgValue>
</operation>

<operation id="1386" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-104"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12 %lshr_ln191_8 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln45_35, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln191_8"/></StgValue>
</operation>

<operation id="1387" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-104"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="64" op_0_bw="14">
<![CDATA[
:13 %zext_ln191_8 = zext i14 %lshr_ln191_8

]]></Node>
<StgValue><ssdm name="zext_ln191_8"/></StgValue>
</operation>

<operation id="1388" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-104"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %state_addr_93 = getelementptr i256 %state, i64 0, i64 %zext_ln191_8

]]></Node>
<StgValue><ssdm name="state_addr_93"/></StgValue>
</operation>

<operation id="1389" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-104"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:15 %state_load_109 = load i14 %state_addr_93

]]></Node>
<StgValue><ssdm name="state_load_109"/></StgValue>
</operation>

<operation id="1390" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-105"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_104 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_104"/></StgValue>
</operation>

<operation id="1391" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-105"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="14" op_0_bw="256">
<![CDATA[
:1 %trunc_ln42_8 = trunc i256 %state_load_104

]]></Node>
<StgValue><ssdm name="trunc_ln42_8"/></StgValue>
</operation>

<operation id="1392" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-105"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2 %add_ln42_26 = add i14 %trunc_ln42_8, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln42_26"/></StgValue>
</operation>

<operation id="1393" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-105"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:3 %shl_ln42_10 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_26, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln42_10"/></StgValue>
</operation>

<operation id="1394" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-105"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:4 %add_ln42_27 = add i19 %shl_ln42_10, i19 64

]]></Node>
<StgValue><ssdm name="add_ln42_27"/></StgValue>
</operation>

<operation id="1395" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-105"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5 %add_ln45_32 = add i14 %trunc_ln42_8, i14 16375

]]></Node>
<StgValue><ssdm name="add_ln45_32"/></StgValue>
</operation>

<operation id="1396" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-105"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:6 %shl_ln45_8 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_32, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln45_8"/></StgValue>
</operation>

<operation id="1397" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-105"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:7 %add_ln45_33 = add i19 %shl_ln45_8, i19 64

]]></Node>
<StgValue><ssdm name="add_ln45_33"/></StgValue>
</operation>

<operation id="1398" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-105"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8 %lshr_ln190_7 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln42_27, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln190_7"/></StgValue>
</operation>

<operation id="1399" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-105"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="64" op_0_bw="14">
<![CDATA[
:9 %zext_ln190_7 = zext i14 %lshr_ln190_7

]]></Node>
<StgValue><ssdm name="zext_ln190_7"/></StgValue>
</operation>

<operation id="1400" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-105"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %state_addr_90 = getelementptr i256 %state, i64 0, i64 %zext_ln190_7

]]></Node>
<StgValue><ssdm name="state_addr_90"/></StgValue>
</operation>

<operation id="1401" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-105"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:11 %state_load_105 = load i14 %state_addr_90

]]></Node>
<StgValue><ssdm name="state_load_105"/></StgValue>
</operation>

<operation id="1402" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-105"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12 %lshr_ln191_7 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln45_33, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln191_7"/></StgValue>
</operation>

<operation id="1403" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-105"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="64" op_0_bw="14">
<![CDATA[
:13 %zext_ln191_7 = zext i14 %lshr_ln191_7

]]></Node>
<StgValue><ssdm name="zext_ln191_7"/></StgValue>
</operation>

<operation id="1404" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-105"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %state_addr_91 = getelementptr i256 %state, i64 0, i64 %zext_ln191_7

]]></Node>
<StgValue><ssdm name="state_addr_91"/></StgValue>
</operation>

<operation id="1405" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-105"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:15 %state_load_106 = load i14 %state_addr_91

]]></Node>
<StgValue><ssdm name="state_load_106"/></StgValue>
</operation>

<operation id="1406" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-106"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_101 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_101"/></StgValue>
</operation>

<operation id="1407" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-106"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="14" op_0_bw="256">
<![CDATA[
:1 %trunc_ln42_7 = trunc i256 %state_load_101

]]></Node>
<StgValue><ssdm name="trunc_ln42_7"/></StgValue>
</operation>

<operation id="1408" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-106"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2 %add_ln42_24 = add i14 %trunc_ln42_7, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln42_24"/></StgValue>
</operation>

<operation id="1409" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-106"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:3 %shl_ln42_s = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_24, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln42_s"/></StgValue>
</operation>

<operation id="1410" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-106"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:4 %add_ln42_25 = add i19 %shl_ln42_s, i19 64

]]></Node>
<StgValue><ssdm name="add_ln42_25"/></StgValue>
</operation>

<operation id="1411" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-106"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5 %add_ln45_30 = add i14 %trunc_ln42_7, i14 16376

]]></Node>
<StgValue><ssdm name="add_ln45_30"/></StgValue>
</operation>

<operation id="1412" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-106"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:6 %shl_ln45_7 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_30, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln45_7"/></StgValue>
</operation>

<operation id="1413" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-106"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:7 %add_ln45_31 = add i19 %shl_ln45_7, i19 64

]]></Node>
<StgValue><ssdm name="add_ln45_31"/></StgValue>
</operation>

<operation id="1414" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-106"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8 %lshr_ln190_6 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln42_25, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln190_6"/></StgValue>
</operation>

<operation id="1415" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-106"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="64" op_0_bw="14">
<![CDATA[
:9 %zext_ln190_6 = zext i14 %lshr_ln190_6

]]></Node>
<StgValue><ssdm name="zext_ln190_6"/></StgValue>
</operation>

<operation id="1416" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-106"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %state_addr_88 = getelementptr i256 %state, i64 0, i64 %zext_ln190_6

]]></Node>
<StgValue><ssdm name="state_addr_88"/></StgValue>
</operation>

<operation id="1417" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-106"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:11 %state_load_102 = load i14 %state_addr_88

]]></Node>
<StgValue><ssdm name="state_load_102"/></StgValue>
</operation>

<operation id="1418" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-106"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12 %lshr_ln191_6 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln45_31, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln191_6"/></StgValue>
</operation>

<operation id="1419" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-106"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="64" op_0_bw="14">
<![CDATA[
:13 %zext_ln191_6 = zext i14 %lshr_ln191_6

]]></Node>
<StgValue><ssdm name="zext_ln191_6"/></StgValue>
</operation>

<operation id="1420" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-106"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %state_addr_89 = getelementptr i256 %state, i64 0, i64 %zext_ln191_6

]]></Node>
<StgValue><ssdm name="state_addr_89"/></StgValue>
</operation>

<operation id="1421" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-106"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:15 %state_load_103 = load i14 %state_addr_89

]]></Node>
<StgValue><ssdm name="state_load_103"/></StgValue>
</operation>

<operation id="1422" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-107"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_98 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_98"/></StgValue>
</operation>

<operation id="1423" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-107"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="14" op_0_bw="256">
<![CDATA[
:1 %trunc_ln42_6 = trunc i256 %state_load_98

]]></Node>
<StgValue><ssdm name="trunc_ln42_6"/></StgValue>
</operation>

<operation id="1424" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-107"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2 %add_ln42_22 = add i14 %trunc_ln42_6, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln42_22"/></StgValue>
</operation>

<operation id="1425" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-107"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:3 %shl_ln42_9 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_22, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln42_9"/></StgValue>
</operation>

<operation id="1426" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-107"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:4 %add_ln42_23 = add i19 %shl_ln42_9, i19 64

]]></Node>
<StgValue><ssdm name="add_ln42_23"/></StgValue>
</operation>

<operation id="1427" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-107"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5 %add_ln45_28 = add i14 %trunc_ln42_6, i14 16377

]]></Node>
<StgValue><ssdm name="add_ln45_28"/></StgValue>
</operation>

<operation id="1428" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-107"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:6 %shl_ln45_6 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_28, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln45_6"/></StgValue>
</operation>

<operation id="1429" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-107"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:7 %add_ln45_29 = add i19 %shl_ln45_6, i19 64

]]></Node>
<StgValue><ssdm name="add_ln45_29"/></StgValue>
</operation>

<operation id="1430" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-107"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8 %lshr_ln190_5 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln42_23, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln190_5"/></StgValue>
</operation>

<operation id="1431" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-107"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="64" op_0_bw="14">
<![CDATA[
:9 %zext_ln190_5 = zext i14 %lshr_ln190_5

]]></Node>
<StgValue><ssdm name="zext_ln190_5"/></StgValue>
</operation>

<operation id="1432" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-107"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %state_addr_86 = getelementptr i256 %state, i64 0, i64 %zext_ln190_5

]]></Node>
<StgValue><ssdm name="state_addr_86"/></StgValue>
</operation>

<operation id="1433" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-107"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:11 %state_load_99 = load i14 %state_addr_86

]]></Node>
<StgValue><ssdm name="state_load_99"/></StgValue>
</operation>

<operation id="1434" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-107"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12 %lshr_ln191_5 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln45_29, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln191_5"/></StgValue>
</operation>

<operation id="1435" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-107"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="64" op_0_bw="14">
<![CDATA[
:13 %zext_ln191_5 = zext i14 %lshr_ln191_5

]]></Node>
<StgValue><ssdm name="zext_ln191_5"/></StgValue>
</operation>

<operation id="1436" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-107"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %state_addr_87 = getelementptr i256 %state, i64 0, i64 %zext_ln191_5

]]></Node>
<StgValue><ssdm name="state_addr_87"/></StgValue>
</operation>

<operation id="1437" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-107"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:15 %state_load_100 = load i14 %state_addr_87

]]></Node>
<StgValue><ssdm name="state_load_100"/></StgValue>
</operation>

<operation id="1438" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-108"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_95 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_95"/></StgValue>
</operation>

<operation id="1439" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-108"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="14" op_0_bw="256">
<![CDATA[
:1 %trunc_ln42_5 = trunc i256 %state_load_95

]]></Node>
<StgValue><ssdm name="trunc_ln42_5"/></StgValue>
</operation>

<operation id="1440" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-108"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2 %add_ln42_20 = add i14 %trunc_ln42_5, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln42_20"/></StgValue>
</operation>

<operation id="1441" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-108"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:3 %shl_ln42_8 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_20, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln42_8"/></StgValue>
</operation>

<operation id="1442" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-108"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:4 %add_ln42_21 = add i19 %shl_ln42_8, i19 64

]]></Node>
<StgValue><ssdm name="add_ln42_21"/></StgValue>
</operation>

<operation id="1443" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-108"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5 %add_ln45_26 = add i14 %trunc_ln42_5, i14 16378

]]></Node>
<StgValue><ssdm name="add_ln45_26"/></StgValue>
</operation>

<operation id="1444" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-108"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:6 %shl_ln45_5 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_26, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln45_5"/></StgValue>
</operation>

<operation id="1445" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-108"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:7 %add_ln45_27 = add i19 %shl_ln45_5, i19 64

]]></Node>
<StgValue><ssdm name="add_ln45_27"/></StgValue>
</operation>

<operation id="1446" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-108"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8 %lshr_ln190_4 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln42_21, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln190_4"/></StgValue>
</operation>

<operation id="1447" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-108"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="64" op_0_bw="14">
<![CDATA[
:9 %zext_ln190_4 = zext i14 %lshr_ln190_4

]]></Node>
<StgValue><ssdm name="zext_ln190_4"/></StgValue>
</operation>

<operation id="1448" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-108"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %state_addr_84 = getelementptr i256 %state, i64 0, i64 %zext_ln190_4

]]></Node>
<StgValue><ssdm name="state_addr_84"/></StgValue>
</operation>

<operation id="1449" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-108"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:11 %state_load_96 = load i14 %state_addr_84

]]></Node>
<StgValue><ssdm name="state_load_96"/></StgValue>
</operation>

<operation id="1450" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-108"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12 %lshr_ln191_4 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln45_27, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln191_4"/></StgValue>
</operation>

<operation id="1451" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-108"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="64" op_0_bw="14">
<![CDATA[
:13 %zext_ln191_4 = zext i14 %lshr_ln191_4

]]></Node>
<StgValue><ssdm name="zext_ln191_4"/></StgValue>
</operation>

<operation id="1452" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-108"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %state_addr_85 = getelementptr i256 %state, i64 0, i64 %zext_ln191_4

]]></Node>
<StgValue><ssdm name="state_addr_85"/></StgValue>
</operation>

<operation id="1453" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-108"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:15 %state_load_97 = load i14 %state_addr_85

]]></Node>
<StgValue><ssdm name="state_load_97"/></StgValue>
</operation>

<operation id="1454" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-109"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_92 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_92"/></StgValue>
</operation>

<operation id="1455" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-109"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="14" op_0_bw="256">
<![CDATA[
:1 %trunc_ln42_4 = trunc i256 %state_load_92

]]></Node>
<StgValue><ssdm name="trunc_ln42_4"/></StgValue>
</operation>

<operation id="1456" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-109"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2 %add_ln42_18 = add i14 %trunc_ln42_4, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln42_18"/></StgValue>
</operation>

<operation id="1457" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-109"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:3 %shl_ln42_7 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_18, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln42_7"/></StgValue>
</operation>

<operation id="1458" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-109"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:4 %add_ln42_19 = add i19 %shl_ln42_7, i19 64

]]></Node>
<StgValue><ssdm name="add_ln42_19"/></StgValue>
</operation>

<operation id="1459" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-109"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5 %add_ln45_24 = add i14 %trunc_ln42_4, i14 16379

]]></Node>
<StgValue><ssdm name="add_ln45_24"/></StgValue>
</operation>

<operation id="1460" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-109"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:6 %shl_ln45_4 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_24, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln45_4"/></StgValue>
</operation>

<operation id="1461" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-109"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:7 %add_ln45_25 = add i19 %shl_ln45_4, i19 64

]]></Node>
<StgValue><ssdm name="add_ln45_25"/></StgValue>
</operation>

<operation id="1462" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-109"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8 %lshr_ln190_3 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln42_19, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln190_3"/></StgValue>
</operation>

<operation id="1463" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-109"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="64" op_0_bw="14">
<![CDATA[
:9 %zext_ln190_3 = zext i14 %lshr_ln190_3

]]></Node>
<StgValue><ssdm name="zext_ln190_3"/></StgValue>
</operation>

<operation id="1464" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-109"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %state_addr_82 = getelementptr i256 %state, i64 0, i64 %zext_ln190_3

]]></Node>
<StgValue><ssdm name="state_addr_82"/></StgValue>
</operation>

<operation id="1465" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-109"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:11 %state_load_93 = load i14 %state_addr_82

]]></Node>
<StgValue><ssdm name="state_load_93"/></StgValue>
</operation>

<operation id="1466" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-109"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12 %lshr_ln191_3 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln45_25, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln191_3"/></StgValue>
</operation>

<operation id="1467" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-109"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="14">
<![CDATA[
:13 %zext_ln191_3 = zext i14 %lshr_ln191_3

]]></Node>
<StgValue><ssdm name="zext_ln191_3"/></StgValue>
</operation>

<operation id="1468" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-109"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %state_addr_83 = getelementptr i256 %state, i64 0, i64 %zext_ln191_3

]]></Node>
<StgValue><ssdm name="state_addr_83"/></StgValue>
</operation>

<operation id="1469" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-109"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:15 %state_load_94 = load i14 %state_addr_83

]]></Node>
<StgValue><ssdm name="state_load_94"/></StgValue>
</operation>

<operation id="1470" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-110"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_89 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_89"/></StgValue>
</operation>

<operation id="1471" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-110"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="14" op_0_bw="256">
<![CDATA[
:1 %trunc_ln42_3 = trunc i256 %state_load_89

]]></Node>
<StgValue><ssdm name="trunc_ln42_3"/></StgValue>
</operation>

<operation id="1472" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-110"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2 %add_ln42_16 = add i14 %trunc_ln42_3, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln42_16"/></StgValue>
</operation>

<operation id="1473" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-110"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:3 %shl_ln42_6 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_16, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln42_6"/></StgValue>
</operation>

<operation id="1474" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-110"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:4 %add_ln42_17 = add i19 %shl_ln42_6, i19 64

]]></Node>
<StgValue><ssdm name="add_ln42_17"/></StgValue>
</operation>

<operation id="1475" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-110"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5 %add_ln45_22 = add i14 %trunc_ln42_3, i14 16380

]]></Node>
<StgValue><ssdm name="add_ln45_22"/></StgValue>
</operation>

<operation id="1476" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-110"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:6 %shl_ln45_3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_22, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln45_3"/></StgValue>
</operation>

<operation id="1477" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-110"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:7 %add_ln45_23 = add i19 %shl_ln45_3, i19 64

]]></Node>
<StgValue><ssdm name="add_ln45_23"/></StgValue>
</operation>

<operation id="1478" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-110"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8 %lshr_ln190_2 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln42_17, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln190_2"/></StgValue>
</operation>

<operation id="1479" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-110"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="64" op_0_bw="14">
<![CDATA[
:9 %zext_ln190_2 = zext i14 %lshr_ln190_2

]]></Node>
<StgValue><ssdm name="zext_ln190_2"/></StgValue>
</operation>

<operation id="1480" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-110"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %state_addr_80 = getelementptr i256 %state, i64 0, i64 %zext_ln190_2

]]></Node>
<StgValue><ssdm name="state_addr_80"/></StgValue>
</operation>

<operation id="1481" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-110"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:11 %state_load_90 = load i14 %state_addr_80

]]></Node>
<StgValue><ssdm name="state_load_90"/></StgValue>
</operation>

<operation id="1482" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-110"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12 %lshr_ln191_2 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln45_23, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln191_2"/></StgValue>
</operation>

<operation id="1483" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-110"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="14">
<![CDATA[
:13 %zext_ln191_2 = zext i14 %lshr_ln191_2

]]></Node>
<StgValue><ssdm name="zext_ln191_2"/></StgValue>
</operation>

<operation id="1484" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-110"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %state_addr_81 = getelementptr i256 %state, i64 0, i64 %zext_ln191_2

]]></Node>
<StgValue><ssdm name="state_addr_81"/></StgValue>
</operation>

<operation id="1485" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-110"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:15 %state_load_91 = load i14 %state_addr_81

]]></Node>
<StgValue><ssdm name="state_load_91"/></StgValue>
</operation>

<operation id="1486" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-111"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_86 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_86"/></StgValue>
</operation>

<operation id="1487" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-111"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="14" op_0_bw="256">
<![CDATA[
:1 %trunc_ln42_2 = trunc i256 %state_load_86

]]></Node>
<StgValue><ssdm name="trunc_ln42_2"/></StgValue>
</operation>

<operation id="1488" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-111"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2 %add_ln42_14 = add i14 %trunc_ln42_2, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln42_14"/></StgValue>
</operation>

<operation id="1489" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-111"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:3 %shl_ln42_5 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_14, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln42_5"/></StgValue>
</operation>

<operation id="1490" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-111"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:4 %add_ln42_15 = add i19 %shl_ln42_5, i19 64

]]></Node>
<StgValue><ssdm name="add_ln42_15"/></StgValue>
</operation>

<operation id="1491" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-111"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5 %add_ln45_20 = add i14 %trunc_ln42_2, i14 16381

]]></Node>
<StgValue><ssdm name="add_ln45_20"/></StgValue>
</operation>

<operation id="1492" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-111"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:6 %shl_ln45_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_20, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln45_2"/></StgValue>
</operation>

<operation id="1493" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-111"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:7 %add_ln45_21 = add i19 %shl_ln45_2, i19 64

]]></Node>
<StgValue><ssdm name="add_ln45_21"/></StgValue>
</operation>

<operation id="1494" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-111"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8 %lshr_ln190_1 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln42_15, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln190_1"/></StgValue>
</operation>

<operation id="1495" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-111"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="64" op_0_bw="14">
<![CDATA[
:9 %zext_ln190_1 = zext i14 %lshr_ln190_1

]]></Node>
<StgValue><ssdm name="zext_ln190_1"/></StgValue>
</operation>

<operation id="1496" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-111"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %state_addr_78 = getelementptr i256 %state, i64 0, i64 %zext_ln190_1

]]></Node>
<StgValue><ssdm name="state_addr_78"/></StgValue>
</operation>

<operation id="1497" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-111"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:11 %state_load_87 = load i14 %state_addr_78

]]></Node>
<StgValue><ssdm name="state_load_87"/></StgValue>
</operation>

<operation id="1498" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-111"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12 %lshr_ln191_1 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln45_21, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln191_1"/></StgValue>
</operation>

<operation id="1499" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-111"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="64" op_0_bw="14">
<![CDATA[
:13 %zext_ln191_1 = zext i14 %lshr_ln191_1

]]></Node>
<StgValue><ssdm name="zext_ln191_1"/></StgValue>
</operation>

<operation id="1500" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-111"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %state_addr_79 = getelementptr i256 %state, i64 0, i64 %zext_ln191_1

]]></Node>
<StgValue><ssdm name="state_addr_79"/></StgValue>
</operation>

<operation id="1501" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-111"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:15 %state_load_88 = load i14 %state_addr_79

]]></Node>
<StgValue><ssdm name="state_load_88"/></StgValue>
</operation>

<operation id="1502" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-112"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_83 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_83"/></StgValue>
</operation>

<operation id="1503" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-112"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="14" op_0_bw="256">
<![CDATA[
:1 %trunc_ln42_1 = trunc i256 %state_load_83

]]></Node>
<StgValue><ssdm name="trunc_ln42_1"/></StgValue>
</operation>

<operation id="1504" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-112"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2 %add_ln42_12 = add i14 %trunc_ln42_1, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln42_12"/></StgValue>
</operation>

<operation id="1505" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-112"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:3 %shl_ln42_4 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_12, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln42_4"/></StgValue>
</operation>

<operation id="1506" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-112"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:4 %add_ln42_13 = add i19 %shl_ln42_4, i19 64

]]></Node>
<StgValue><ssdm name="add_ln42_13"/></StgValue>
</operation>

<operation id="1507" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-112"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5 %add_ln45_18 = add i14 %trunc_ln42_1, i14 16382

]]></Node>
<StgValue><ssdm name="add_ln45_18"/></StgValue>
</operation>

<operation id="1508" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-112"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:6 %shl_ln45_1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_18, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln45_1"/></StgValue>
</operation>

<operation id="1509" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-112"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:7 %add_ln45_19 = add i19 %shl_ln45_1, i19 64

]]></Node>
<StgValue><ssdm name="add_ln45_19"/></StgValue>
</operation>

<operation id="1510" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-112"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8 %lshr_ln4 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln42_13, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln4"/></StgValue>
</operation>

<operation id="1511" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-112"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="64" op_0_bw="14">
<![CDATA[
:9 %zext_ln190 = zext i14 %lshr_ln4

]]></Node>
<StgValue><ssdm name="zext_ln190"/></StgValue>
</operation>

<operation id="1512" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-112"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %state_addr_76 = getelementptr i256 %state, i64 0, i64 %zext_ln190

]]></Node>
<StgValue><ssdm name="state_addr_76"/></StgValue>
</operation>

<operation id="1513" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-112"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:11 %state_load_84 = load i14 %state_addr_76

]]></Node>
<StgValue><ssdm name="state_load_84"/></StgValue>
</operation>

<operation id="1514" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-112"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12 %lshr_ln5 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln45_19, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln5"/></StgValue>
</operation>

<operation id="1515" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-112"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="64" op_0_bw="14">
<![CDATA[
:13 %zext_ln191 = zext i14 %lshr_ln5

]]></Node>
<StgValue><ssdm name="zext_ln191"/></StgValue>
</operation>

<operation id="1516" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-112"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %state_addr_77 = getelementptr i256 %state, i64 0, i64 %zext_ln191

]]></Node>
<StgValue><ssdm name="state_addr_77"/></StgValue>
</operation>

<operation id="1517" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-112"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:15 %state_load_85 = load i14 %state_addr_77

]]></Node>
<StgValue><ssdm name="state_load_85"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1518" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-97"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:11 %state_load_129 = load i14 %state_addr_106

]]></Node>
<StgValue><ssdm name="state_load_129"/></StgValue>
</operation>

<operation id="1519" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-97"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:15 %state_load_130 = load i14 %state_addr_107

]]></Node>
<StgValue><ssdm name="state_load_130"/></StgValue>
</operation>

<operation id="1520" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-97"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:16 %store_ln191 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_106, i256 %state_load_130, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="1521" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-98"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:11 %state_load_126 = load i14 %state_addr_104

]]></Node>
<StgValue><ssdm name="state_load_126"/></StgValue>
</operation>

<operation id="1522" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-98"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:15 %state_load_127 = load i14 %state_addr_105

]]></Node>
<StgValue><ssdm name="state_load_127"/></StgValue>
</operation>

<operation id="1523" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-98"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:16 %store_ln191 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_104, i256 %state_load_127, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="1524" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-99"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:11 %state_load_123 = load i14 %state_addr_102

]]></Node>
<StgValue><ssdm name="state_load_123"/></StgValue>
</operation>

<operation id="1525" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-99"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:15 %state_load_124 = load i14 %state_addr_103

]]></Node>
<StgValue><ssdm name="state_load_124"/></StgValue>
</operation>

<operation id="1526" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-99"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:16 %store_ln191 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_102, i256 %state_load_124, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="1527" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-100"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:11 %state_load_120 = load i14 %state_addr_100

]]></Node>
<StgValue><ssdm name="state_load_120"/></StgValue>
</operation>

<operation id="1528" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-100"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:15 %state_load_121 = load i14 %state_addr_101

]]></Node>
<StgValue><ssdm name="state_load_121"/></StgValue>
</operation>

<operation id="1529" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-100"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:16 %store_ln191 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_100, i256 %state_load_121, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="1530" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-101"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:11 %state_load_117 = load i14 %state_addr_98

]]></Node>
<StgValue><ssdm name="state_load_117"/></StgValue>
</operation>

<operation id="1531" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-101"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:15 %state_load_118 = load i14 %state_addr_99

]]></Node>
<StgValue><ssdm name="state_load_118"/></StgValue>
</operation>

<operation id="1532" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-101"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:16 %store_ln191 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_98, i256 %state_load_118, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="1533" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-102"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:11 %state_load_114 = load i14 %state_addr_96

]]></Node>
<StgValue><ssdm name="state_load_114"/></StgValue>
</operation>

<operation id="1534" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-102"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:15 %state_load_115 = load i14 %state_addr_97

]]></Node>
<StgValue><ssdm name="state_load_115"/></StgValue>
</operation>

<operation id="1535" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-102"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:16 %store_ln191 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_96, i256 %state_load_115, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="1536" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-103"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:11 %state_load_111 = load i14 %state_addr_94

]]></Node>
<StgValue><ssdm name="state_load_111"/></StgValue>
</operation>

<operation id="1537" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-103"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:15 %state_load_112 = load i14 %state_addr_95

]]></Node>
<StgValue><ssdm name="state_load_112"/></StgValue>
</operation>

<operation id="1538" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-103"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:16 %store_ln191 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_94, i256 %state_load_112, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="1539" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-104"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:11 %state_load_108 = load i14 %state_addr_92

]]></Node>
<StgValue><ssdm name="state_load_108"/></StgValue>
</operation>

<operation id="1540" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-104"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:15 %state_load_109 = load i14 %state_addr_93

]]></Node>
<StgValue><ssdm name="state_load_109"/></StgValue>
</operation>

<operation id="1541" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-104"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:16 %store_ln191 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_92, i256 %state_load_109, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="1542" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-105"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:11 %state_load_105 = load i14 %state_addr_90

]]></Node>
<StgValue><ssdm name="state_load_105"/></StgValue>
</operation>

<operation id="1543" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-105"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:15 %state_load_106 = load i14 %state_addr_91

]]></Node>
<StgValue><ssdm name="state_load_106"/></StgValue>
</operation>

<operation id="1544" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-105"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:16 %store_ln191 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_90, i256 %state_load_106, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="1545" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-106"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:11 %state_load_102 = load i14 %state_addr_88

]]></Node>
<StgValue><ssdm name="state_load_102"/></StgValue>
</operation>

<operation id="1546" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-106"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:15 %state_load_103 = load i14 %state_addr_89

]]></Node>
<StgValue><ssdm name="state_load_103"/></StgValue>
</operation>

<operation id="1547" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-106"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:16 %store_ln191 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_88, i256 %state_load_103, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="1548" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-107"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:11 %state_load_99 = load i14 %state_addr_86

]]></Node>
<StgValue><ssdm name="state_load_99"/></StgValue>
</operation>

<operation id="1549" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-107"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:15 %state_load_100 = load i14 %state_addr_87

]]></Node>
<StgValue><ssdm name="state_load_100"/></StgValue>
</operation>

<operation id="1550" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-107"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:16 %store_ln191 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_86, i256 %state_load_100, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="1551" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-108"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:11 %state_load_96 = load i14 %state_addr_84

]]></Node>
<StgValue><ssdm name="state_load_96"/></StgValue>
</operation>

<operation id="1552" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-108"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:15 %state_load_97 = load i14 %state_addr_85

]]></Node>
<StgValue><ssdm name="state_load_97"/></StgValue>
</operation>

<operation id="1553" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-108"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:16 %store_ln191 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_84, i256 %state_load_97, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="1554" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-109"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:11 %state_load_93 = load i14 %state_addr_82

]]></Node>
<StgValue><ssdm name="state_load_93"/></StgValue>
</operation>

<operation id="1555" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-109"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:15 %state_load_94 = load i14 %state_addr_83

]]></Node>
<StgValue><ssdm name="state_load_94"/></StgValue>
</operation>

<operation id="1556" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-109"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:16 %store_ln191 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_82, i256 %state_load_94, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="1557" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-110"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:11 %state_load_90 = load i14 %state_addr_80

]]></Node>
<StgValue><ssdm name="state_load_90"/></StgValue>
</operation>

<operation id="1558" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-110"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:15 %state_load_91 = load i14 %state_addr_81

]]></Node>
<StgValue><ssdm name="state_load_91"/></StgValue>
</operation>

<operation id="1559" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-110"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:16 %store_ln191 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_80, i256 %state_load_91, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="1560" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-111"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:11 %state_load_87 = load i14 %state_addr_78

]]></Node>
<StgValue><ssdm name="state_load_87"/></StgValue>
</operation>

<operation id="1561" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-111"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:15 %state_load_88 = load i14 %state_addr_79

]]></Node>
<StgValue><ssdm name="state_load_88"/></StgValue>
</operation>

<operation id="1562" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-111"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:16 %store_ln191 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_78, i256 %state_load_88, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="1563" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-112"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:11 %state_load_84 = load i14 %state_addr_76

]]></Node>
<StgValue><ssdm name="state_load_84"/></StgValue>
</operation>

<operation id="1564" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-112"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:15 %state_load_85 = load i14 %state_addr_77

]]></Node>
<StgValue><ssdm name="state_load_85"/></StgValue>
</operation>

<operation id="1565" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-112"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:16 %store_ln191 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_76, i256 %state_load_85, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1566" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-97"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
:17 %store_ln192 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_107, i256 %state_load_129, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="1567" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-97"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="0" op_0_bw="0">
<![CDATA[
:19 %br_ln228 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln228"/></StgValue>
</operation>

<operation id="1568" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-98"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
:17 %store_ln192 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_105, i256 %state_load_126, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="1569" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-98"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="0">
<![CDATA[
:19 %br_ln225 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1570" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-99"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
:17 %store_ln192 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_103, i256 %state_load_123, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="1571" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-99"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="0" op_0_bw="0">
<![CDATA[
:19 %br_ln222 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln222"/></StgValue>
</operation>

<operation id="1572" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-100"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
:17 %store_ln192 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_101, i256 %state_load_120, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="1573" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-100"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="0">
<![CDATA[
:19 %br_ln219 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln219"/></StgValue>
</operation>

<operation id="1574" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-101"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
:17 %store_ln192 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_99, i256 %state_load_117, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="1575" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-101"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="0" op_0_bw="0">
<![CDATA[
:19 %br_ln216 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>

<operation id="1576" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-102"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
:17 %store_ln192 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_97, i256 %state_load_114, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="1577" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-102"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="0" op_0_bw="0">
<![CDATA[
:19 %br_ln213 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="1578" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-103"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
:17 %store_ln192 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_95, i256 %state_load_111, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="1579" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-103"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="0" op_0_bw="0">
<![CDATA[
:19 %br_ln210 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="1580" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-104"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
:17 %store_ln192 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_93, i256 %state_load_108, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="1581" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-104"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="0" op_0_bw="0">
<![CDATA[
:19 %br_ln207 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln207"/></StgValue>
</operation>

<operation id="1582" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-105"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
:17 %store_ln192 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_91, i256 %state_load_105, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="1583" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-105"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="0" op_0_bw="0">
<![CDATA[
:19 %br_ln204 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln204"/></StgValue>
</operation>

<operation id="1584" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-106"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
:17 %store_ln192 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_89, i256 %state_load_102, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="1585" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-106"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="0" op_0_bw="0">
<![CDATA[
:19 %br_ln201 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="1586" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-107"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
:17 %store_ln192 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_87, i256 %state_load_99, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="1587" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-107"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="0" op_0_bw="0">
<![CDATA[
:19 %br_ln198 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>

<operation id="1588" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-108"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
:17 %store_ln192 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_85, i256 %state_load_96, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="1589" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-108"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="0">
<![CDATA[
:19 %br_ln195 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>

<operation id="1590" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-109"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
:17 %store_ln192 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_83, i256 %state_load_93, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="1591" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-109"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="0" op_0_bw="0">
<![CDATA[
:19 %br_ln192 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>

<operation id="1592" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-110"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
:17 %store_ln192 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_81, i256 %state_load_90, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="1593" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-110"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="0" op_0_bw="0">
<![CDATA[
:19 %br_ln189 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="1594" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-111"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
:17 %store_ln192 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_79, i256 %state_load_87, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="1595" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-111"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="0" op_0_bw="0">
<![CDATA[
:19 %br_ln186 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln186"/></StgValue>
</operation>

<operation id="1596" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-112"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
:17 %store_ln192 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_77, i256 %state_load_84, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="1597" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-112"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="0" op_0_bw="0">
<![CDATA[
:19 %br_ln183 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1598" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="256" op_0_bw="14">
<![CDATA[
._crit_edge151:0 %state_load_81 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_81"/></StgValue>
</operation>

<operation id="1599" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge151:21 %store_ln180 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln180"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1600" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="256" op_0_bw="14">
<![CDATA[
._crit_edge151:0 %state_load_81 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_81"/></StgValue>
</operation>

<operation id="1601" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="256">
<![CDATA[
._crit_edge151:1 %trunc_ln45_6 = trunc i256 %state_load_81

]]></Node>
<StgValue><ssdm name="trunc_ln45_6"/></StgValue>
</operation>

<operation id="1602" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="14" op_0_bw="256">
<![CDATA[
._crit_edge151:2 %trunc_ln45_7 = trunc i256 %state_load_81

]]></Node>
<StgValue><ssdm name="trunc_ln45_7"/></StgValue>
</operation>

<operation id="1603" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge151:8 %add_ln55_3 = add i32 %trunc_ln45_6, i32 1

]]></Node>
<StgValue><ssdm name="add_ln55_3"/></StgValue>
</operation>

<operation id="1604" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="256" op_0_bw="32">
<![CDATA[
._crit_edge151:9 %zext_ln55_2 = zext i32 %add_ln55_3

]]></Node>
<StgValue><ssdm name="zext_ln55_2"/></StgValue>
</operation>

<operation id="1605" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
._crit_edge151:10 %store_ln55 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln55_2, i32 15

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1606" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge151:3 %sub_ln45_1 = sub i8 127, i8 %opcode

]]></Node>
<StgValue><ssdm name="sub_ln45_1"/></StgValue>
</operation>

<operation id="1607" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="14" op_0_bw="8">
<![CDATA[
._crit_edge151:4 %sext_ln45 = sext i8 %sub_ln45_1

]]></Node>
<StgValue><ssdm name="sext_ln45"/></StgValue>
</operation>

<operation id="1608" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge151:5 %add_ln45_16 = add i14 %sext_ln45, i14 %trunc_ln45_7

]]></Node>
<StgValue><ssdm name="add_ln45_16"/></StgValue>
</operation>

<operation id="1609" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
._crit_edge151:6 %shl_ln28 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_16, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln28"/></StgValue>
</operation>

<operation id="1610" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge151:7 %add_ln45_17 = add i19 %shl_ln28, i19 64

]]></Node>
<StgValue><ssdm name="add_ln45_17"/></StgValue>
</operation>

<operation id="1611" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge151:13 %lshr_ln55_4 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln45_17, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln55_4"/></StgValue>
</operation>

<operation id="1612" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="64" op_0_bw="14">
<![CDATA[
._crit_edge151:14 %zext_ln55_15 = zext i14 %lshr_ln55_4

]]></Node>
<StgValue><ssdm name="zext_ln55_15"/></StgValue>
</operation>

<operation id="1613" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge151:15 %state_addr_74 = getelementptr i256 %state, i64 0, i64 %zext_ln55_15

]]></Node>
<StgValue><ssdm name="state_addr_74"/></StgValue>
</operation>

<operation id="1614" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge151:16 %state_load_82 = load i14 %state_addr_74

]]></Node>
<StgValue><ssdm name="state_load_82"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1615" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
._crit_edge151:11 %shl_ln55_1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %trunc_ln45_7, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln55_1"/></StgValue>
</operation>

<operation id="1616" st_id="92" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge151:12 %add_ln55_4 = add i19 %shl_ln55_1, i19 64

]]></Node>
<StgValue><ssdm name="add_ln55_4"/></StgValue>
</operation>

<operation id="1617" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge151:16 %state_load_82 = load i14 %state_addr_74

]]></Node>
<StgValue><ssdm name="state_load_82"/></StgValue>
</operation>

<operation id="1618" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge151:17 %lshr_ln55_5 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln55_4, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln55_5"/></StgValue>
</operation>

<operation id="1619" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="64" op_0_bw="14">
<![CDATA[
._crit_edge151:18 %zext_ln55_16 = zext i14 %lshr_ln55_5

]]></Node>
<StgValue><ssdm name="zext_ln55_16"/></StgValue>
</operation>

<operation id="1620" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge151:19 %state_addr_75 = getelementptr i256 %state, i64 0, i64 %zext_ln55_16

]]></Node>
<StgValue><ssdm name="state_addr_75"/></StgValue>
</operation>

<operation id="1621" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
._crit_edge151:20 %store_ln55 = store void @_ssdm_op_Write.bram.i256, i14 %state_addr_75, i256 %state_load_82, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="1622" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge151:22 %br_ln180 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1623" st_id="93" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="57"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %call_ln155 = call void @codecopy, i256 %state

]]></Node>
<StgValue><ssdm name="call_ln155"/></StgValue>
</operation>

<operation id="1624" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="56"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_80 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_80"/></StgValue>
</operation>

<operation id="1625" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="56"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="256">
<![CDATA[
:1 %trunc_ln55 = trunc i256 %state_load_80

]]></Node>
<StgValue><ssdm name="trunc_ln55"/></StgValue>
</operation>

<operation id="1626" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="56"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %add_ln55_1 = add i32 %trunc_ln55, i32 1

]]></Node>
<StgValue><ssdm name="add_ln55_1"/></StgValue>
</operation>

<operation id="1627" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="56"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="256" op_0_bw="32">
<![CDATA[
:3 %zext_ln55_1 = zext i32 %add_ln55_1

]]></Node>
<StgValue><ssdm name="zext_ln55_1"/></StgValue>
</operation>

<operation id="1628" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="56"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
:4 %store_ln55 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln55_1, i32 15

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="1629" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="56"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="14" op_0_bw="256">
<![CDATA[
:5 %trunc_ln55_1 = trunc i256 %state_load_80

]]></Node>
<StgValue><ssdm name="trunc_ln55_1"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1630" st_id="94" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="57"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %call_ln155 = call void @codecopy, i256 %state

]]></Node>
<StgValue><ssdm name="call_ln155"/></StgValue>
</operation>

<operation id="1631" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="57"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln156 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="1632" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="56"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:6 %shl_ln27 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %trunc_ln55_1, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln27"/></StgValue>
</operation>

<operation id="1633" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="56"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:7 %add_ln55_2 = add i19 %shl_ln27, i19 64

]]></Node>
<StgValue><ssdm name="add_ln55_2"/></StgValue>
</operation>

<operation id="1634" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="56"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8 %lshr_ln55_3 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln55_2, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln55_3"/></StgValue>
</operation>

<operation id="1635" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="56"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="64" op_0_bw="14">
<![CDATA[
:9 %zext_ln55_14 = zext i14 %lshr_ln55_3

]]></Node>
<StgValue><ssdm name="zext_ln55_14"/></StgValue>
</operation>

<operation id="1636" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="56"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %state_addr_73 = getelementptr i256 %state, i64 0, i64 %zext_ln55_14

]]></Node>
<StgValue><ssdm name="state_addr_73"/></StgValue>
</operation>

<operation id="1637" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="56"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:11 %store_ln55 = store void @_ssdm_op_Write.bram.i256, i14 %state_addr_73, i256 %zext_ln55, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="1638" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="56"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="0" op_0_bw="0">
<![CDATA[
:13 %br_ln153 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1639" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_78 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_78"/></StgValue>
</operation>

<operation id="1640" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="256">
<![CDATA[
:1 %trunc_ln60_110 = trunc i256 %state_load_78

]]></Node>
<StgValue><ssdm name="trunc_ln60_110"/></StgValue>
</operation>

<operation id="1641" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="14" op_0_bw="256">
<![CDATA[
:2 %trunc_ln60_114 = trunc i256 %state_load_78

]]></Node>
<StgValue><ssdm name="trunc_ln60_114"/></StgValue>
</operation>

<operation id="1642" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %add_ln60_41 = add i32 %trunc_ln60_110, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln60_41"/></StgValue>
</operation>

<operation id="1643" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="256" op_0_bw="32">
<![CDATA[
:4 %zext_ln60_20 = zext i32 %add_ln60_41

]]></Node>
<StgValue><ssdm name="zext_ln60_20"/></StgValue>
</operation>

<operation id="1644" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
:5 %store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_20, i32 15

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1645" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6 %add_ln60_75 = add i14 %trunc_ln60_114, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln60_75"/></StgValue>
</operation>

<operation id="1646" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:7 %shl_ln60_14 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_75, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln60_14"/></StgValue>
</operation>

<operation id="1647" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:8 %add_ln60_42 = add i19 %shl_ln60_14, i19 64

]]></Node>
<StgValue><ssdm name="add_ln60_42"/></StgValue>
</operation>

<operation id="1648" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9 %lshr_ln60_15 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_42, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln60_15"/></StgValue>
</operation>

<operation id="1649" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="64" op_0_bw="14">
<![CDATA[
:10 %zext_ln60_48 = zext i14 %lshr_ln60_15

]]></Node>
<StgValue><ssdm name="zext_ln60_48"/></StgValue>
</operation>

<operation id="1650" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %state_addr_72 = getelementptr i256 %state, i64 0, i64 %zext_ln60_48

]]></Node>
<StgValue><ssdm name="state_addr_72"/></StgValue>
</operation>

<operation id="1651" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12 %state_load_79 = load i14 %state_addr_72

]]></Node>
<StgValue><ssdm name="state_load_79"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1652" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12 %state_load_79 = load i14 %state_addr_72

]]></Node>
<StgValue><ssdm name="state_load_79"/></StgValue>
</operation>

<operation id="1653" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="64" op_0_bw="256">
<![CDATA[
:13 %i_84 = trunc i256 %state_load_79

]]></Node>
<StgValue><ssdm name="i_84"/></StgValue>
</operation>

<operation id="1654" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="19" op_0_bw="256">
<![CDATA[
:14 %trunc_ln60_116 = trunc i256 %state_load_79

]]></Node>
<StgValue><ssdm name="trunc_ln60_116"/></StgValue>
</operation>

<operation id="1655" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15 %trunc_ln60_73 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_79, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln60_73"/></StgValue>
</operation>

<operation id="1656" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16 %trunc_ln60_74 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_79, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln60_74"/></StgValue>
</operation>

<operation id="1657" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17 %trunc_ln60_75 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_79, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln60_75"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1658" st_id="98" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:18 %add_ln42_10 = add i14 %trunc_ln60_114, i14 16382

]]></Node>
<StgValue><ssdm name="add_ln42_10"/></StgValue>
</operation>

<operation id="1659" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:19 %shl_ln42_1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_10, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln42_1"/></StgValue>
</operation>

<operation id="1660" st_id="98" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:20 %size = add i19 %shl_ln42_1, i19 64

]]></Node>
<StgValue><ssdm name="size"/></StgValue>
</operation>

<operation id="1661" st_id="98" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="19" op_7_bw="0" op_8_bw="0">
<![CDATA[
:21 %tmp1 = call i1 @check_memory.1, i256 %state, i64 %i_84, i64 %trunc_ln60_73, i64 %trunc_ln60_74, i64 %trunc_ln60_75, i19 %size

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1662" st_id="99" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="19" op_7_bw="0" op_8_bw="0">
<![CDATA[
:21 %tmp1 = call i1 @check_memory.1, i256 %state, i64 %i_84, i64 %trunc_ln60_73, i64 %trunc_ln60_74, i64 %trunc_ln60_75, i19 %size

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="1663" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:22 %br_ln290 = br i1 %tmp1, void %..backedge_crit_edge52, void

]]></Node>
<StgValue><ssdm name="br_ln290"/></StgValue>
</operation>

<operation id="1664" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
..backedge_crit_edge52:0 %store_ln290 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="1665" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="0" op_0_bw="0">
<![CDATA[
..backedge_crit_edge52:1 %br_ln290 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln290"/></StgValue>
</operation>

<operation id="1666" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %lshr_ln7 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %size, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln7"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1667" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="64" op_0_bw="14">
<![CDATA[
:1 %zext_ln69 = zext i14 %lshr_ln7

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="1668" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %state_addr_120 = getelementptr i256 %state, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="state_addr_120"/></StgValue>
</operation>

<operation id="1669" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
:3 %state_load_154 = load i14 %state_addr_120

]]></Node>
<StgValue><ssdm name="state_load_154"/></StgValue>
</operation>

<operation id="1670" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15 %state_load_155 = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load_155"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1671" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
:3 %state_load_154 = load i14 %state_addr_120

]]></Node>
<StgValue><ssdm name="state_load_154"/></StgValue>
</operation>

<operation id="1672" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="64" op_0_bw="256">
<![CDATA[
:4 %s = trunc i256 %state_load_154

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="1673" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="16" op_0_bw="256">
<![CDATA[
:5 %trunc_ln294 = trunc i256 %state_load_154

]]></Node>
<StgValue><ssdm name="trunc_ln294"/></StgValue>
</operation>

<operation id="1674" st_id="101" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6 %add_ln21 = add i64 %s, i64 31

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="1675" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:7 %tmp_224 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln21, i32 63

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="1676" st_id="101" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8 %sub_ln21 = sub i64 18446744073709551585, i64 %s

]]></Node>
<StgValue><ssdm name="sub_ln21"/></StgValue>
</operation>

<operation id="1677" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9 %trunc_ln21_7 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %sub_ln21, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln21_7"/></StgValue>
</operation>

<operation id="1678" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="60" op_0_bw="59">
<![CDATA[
:10 %zext_ln21 = zext i59 %trunc_ln21_7

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="1679" st_id="101" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
:11 %sub_ln21_4 = sub i60 0, i60 %zext_ln21

]]></Node>
<StgValue><ssdm name="sub_ln21_4"/></StgValue>
</operation>

<operation id="1680" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12 %trunc_ln21_8 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln21, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln21_8"/></StgValue>
</operation>

<operation id="1681" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="60" op_0_bw="59">
<![CDATA[
:13 %zext_ln21_4 = zext i59 %trunc_ln21_8

]]></Node>
<StgValue><ssdm name="zext_ln21_4"/></StgValue>
</operation>

<operation id="1682" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
:14 %w = select i1 %tmp_224, i60 %sub_ln21_4, i60 %zext_ln21_4

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="1683" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15 %state_load_155 = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load_155"/></StgValue>
</operation>

<operation id="1684" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="64" op_0_bw="256">
<![CDATA[
:16 %trunc_ln297 = trunc i256 %state_load_155

]]></Node>
<StgValue><ssdm name="trunc_ln297"/></StgValue>
</operation>

<operation id="1685" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="63" op_0_bw="63" op_1_bw="60" op_2_bw="3">
<![CDATA[
:17 %shl_ln30 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i60.i3, i60 %w, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln30"/></StgValue>
</operation>

<operation id="1686" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="64" op_0_bw="63">
<![CDATA[
:18 %sext_ln297 = sext i63 %shl_ln30

]]></Node>
<StgValue><ssdm name="sext_ln297"/></StgValue>
</operation>

<operation id="1687" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="61" op_0_bw="61" op_1_bw="60" op_2_bw="1">
<![CDATA[
:19 %shl_ln297_1 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i60.i1, i60 %w, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln297_1"/></StgValue>
</operation>

<operation id="1688" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="64" op_0_bw="61">
<![CDATA[
:20 %sext_ln297_1 = sext i61 %shl_ln297_1

]]></Node>
<StgValue><ssdm name="sext_ln297_1"/></StgValue>
</operation>

<operation id="1689" st_id="101" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21 %sub_ln297 = sub i64 %sext_ln297_1, i64 %sext_ln297

]]></Node>
<StgValue><ssdm name="sub_ln297"/></StgValue>
</operation>

<operation id="1690" st_id="101" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22 %add_ln297 = add i64 %trunc_ln297, i64 %sub_ln297

]]></Node>
<StgValue><ssdm name="add_ln297"/></StgValue>
</operation>

<operation id="1691" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="256" op_0_bw="64">
<![CDATA[
:23 %zext_ln297 = zext i64 %add_ln297

]]></Node>
<StgValue><ssdm name="zext_ln297"/></StgValue>
</operation>

<operation id="1692" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:24 %store_ln297 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr, i256 %zext_ln297, i32 255

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1693" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %tmp_225 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln297, i32 63

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="1694" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:26 %br_ln297 = br i1 %tmp_225, void %memset.loop2156, void %..backedge_crit_edge51

]]></Node>
<StgValue><ssdm name="br_ln297"/></StgValue>
</operation>

<operation id="1695" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
memset.loop2156:0 %icmp_ln300 = icmp_ne  i64 %s, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln300"/></StgValue>
</operation>

<operation id="1696" st_id="101" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
memset.loop2156:1 %add_ln88 = add i19 %trunc_ln60_116, i19 262208

]]></Node>
<StgValue><ssdm name="add_ln88"/></StgValue>
</operation>

<operation id="1697" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
memset.loop2156:2 %data = select i1 %icmp_ln300, i19 %add_ln88, i19 0

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="1698" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
..backedge_crit_edge51:0 %store_ln297 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1699" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="0" op_0_bw="0">
<![CDATA[
..backedge_crit_edge51:1 %br_ln297 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln297"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1700" st_id="102" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="19" op_3_bw="16" op_4_bw="7" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
memset.loop2156:3 %hashValue = call i256 @compute_keccak.1, i256 %state, i19 %data, i16 %trunc_ln294, i7 %constants

]]></Node>
<StgValue><ssdm name="hashValue"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1701" st_id="103" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="19" op_3_bw="16" op_4_bw="7" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
memset.loop2156:3 %hashValue = call i256 @compute_keccak.1, i256 %state, i19 %data, i16 %trunc_ln294, i7 %constants

]]></Node>
<StgValue><ssdm name="hashValue"/></StgValue>
</operation>

<operation id="1702" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="0" op_0_bw="0">
<![CDATA[
memset.loop2156:4 %br_ln29 = br void %branch24

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1703" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
branch24:0 %z_word_num_bits_6_3_2 = phi i64 %z_word_num_bits_6_3_0_load, void %memset.loop2156, i64 %z_word_num_bits_6_3_3, void %branch24

]]></Node>
<StgValue><ssdm name="z_word_num_bits_6_3_2"/></StgValue>
</operation>

<operation id="1704" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
branch24:1 %z_word_num_bits_6_2_2 = phi i64 %z_word_num_bits_6_2_0_load, void %memset.loop2156, i64 %z_word_num_bits_6_2_3, void %branch24

]]></Node>
<StgValue><ssdm name="z_word_num_bits_6_2_2"/></StgValue>
</operation>

<operation id="1705" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
branch24:2 %z_word_num_bits_6_1_2 = phi i64 %z_word_num_bits_6_1_0_load, void %memset.loop2156, i64 %z_word_num_bits_6_1_3, void %branch24

]]></Node>
<StgValue><ssdm name="z_word_num_bits_6_1_2"/></StgValue>
</operation>

<operation id="1706" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
branch24:3 %z_word_num_bits_6_0_2 = phi i64 %z_word_num_bits_6_0_0_load, void %memset.loop2156, i64 %z_word_num_bits_6_0_3, void %branch24

]]></Node>
<StgValue><ssdm name="z_word_num_bits_6_0_2"/></StgValue>
</operation>

<operation id="1707" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
branch24:4 %phi_ln29_20 = phi i2 0, void %memset.loop2156, i2 %add_ln29_27, void %branch24

]]></Node>
<StgValue><ssdm name="phi_ln29_20"/></StgValue>
</operation>

<operation id="1708" st_id="104" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch24:5 %add_ln29_27 = add i2 %phi_ln29_20, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29_27"/></StgValue>
</operation>

<operation id="1709" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
branch24:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1710" st_id="104" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch24:7 %z_word_num_bits_6_0_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %z_word_num_bits_6_0_2, i64 %z_word_num_bits_6_0_2, i64 %z_word_num_bits_6_0_2, i2 %phi_ln29_20

]]></Node>
<StgValue><ssdm name="z_word_num_bits_6_0_3"/></StgValue>
</operation>

<operation id="1711" st_id="104" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch24:8 %z_word_num_bits_6_1_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_6_1_2, i64 0, i64 %z_word_num_bits_6_1_2, i64 %z_word_num_bits_6_1_2, i2 %phi_ln29_20

]]></Node>
<StgValue><ssdm name="z_word_num_bits_6_1_3"/></StgValue>
</operation>

<operation id="1712" st_id="104" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch24:9 %z_word_num_bits_6_2_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_6_2_2, i64 %z_word_num_bits_6_2_2, i64 0, i64 %z_word_num_bits_6_2_2, i2 %phi_ln29_20

]]></Node>
<StgValue><ssdm name="z_word_num_bits_6_2_3"/></StgValue>
</operation>

<operation id="1713" st_id="104" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch24:10 %z_word_num_bits_6_3_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_6_3_2, i64 %z_word_num_bits_6_3_2, i64 %z_word_num_bits_6_3_2, i64 0, i2 %phi_ln29_20

]]></Node>
<StgValue><ssdm name="z_word_num_bits_6_3_3"/></StgValue>
</operation>

<operation id="1714" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch24:11 %icmp_ln29_38 = icmp_eq  i2 %phi_ln29_20, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29_38"/></StgValue>
</operation>

<operation id="1715" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
branch24:12 %empty_281 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_281"/></StgValue>
</operation>

<operation id="1716" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch24:13 %br_ln29 = br i1 %icmp_ln29_38, void %branch24, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i851.preheader

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1717" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i851.preheader:0 %br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i851

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1718" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i851:0 %z_word_num_bits_6_3_4 = phi i64 %z_word_num_bits_6_3_5, void %.split182412, i64 %z_word_num_bits_6_3_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i851.preheader

]]></Node>
<StgValue><ssdm name="z_word_num_bits_6_3_4"/></StgValue>
</operation>

<operation id="1719" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i851:1 %z_word_num_bits_6_2_4 = phi i64 %z_word_num_bits_6_2_5, void %.split182412, i64 %z_word_num_bits_6_2_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i851.preheader

]]></Node>
<StgValue><ssdm name="z_word_num_bits_6_2_4"/></StgValue>
</operation>

<operation id="1720" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i851:2 %z_word_num_bits_6_1_4 = phi i64 %z_word_num_bits_6_1_5, void %.split182412, i64 %z_word_num_bits_6_1_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i851.preheader

]]></Node>
<StgValue><ssdm name="z_word_num_bits_6_1_4"/></StgValue>
</operation>

<operation id="1721" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i851:3 %z_word_num_bits_6_0_4 = phi i64 %z_word_num_bits_6_0_5, void %.split182412, i64 %z_word_num_bits_6_0_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i851.preheader

]]></Node>
<StgValue><ssdm name="z_word_num_bits_6_0_4"/></StgValue>
</operation>

<operation id="1722" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i851:4 %i_127 = phi i3 %i_132, void %.split182412, i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i851.preheader

]]></Node>
<StgValue><ssdm name="i_127"/></StgValue>
</operation>

<operation id="1723" st_id="106" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i851:5 %i_132 = add i3 %i_127, i3 1

]]></Node>
<StgValue><ssdm name="i_132"/></StgValue>
</operation>

<operation id="1724" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i851:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1725" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i851:7 %icmp_ln740_2 = icmp_eq  i3 %i_127, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln740_2"/></StgValue>
</operation>

<operation id="1726" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i851:8 %empty_282 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_282"/></StgValue>
</operation>

<operation id="1727" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i851:9 %br_ln740 = br i1 %icmp_ln740_2, void %.split182, void %_ZN4intx2be4loadINS_4uintILj256EEELj32EEET_RAT0__Kh.exit.i

]]></Node>
<StgValue><ssdm name="br_ln740"/></StgValue>
</operation>

<operation id="1728" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="2" op_0_bw="3">
<![CDATA[
.split182:0 %trunc_ln50_53 = trunc i3 %i_127

]]></Node>
<StgValue><ssdm name="trunc_ln50_53"/></StgValue>
</operation>

<operation id="1729" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.split182:1 %shl_ln741_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_53, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln741_4"/></StgValue>
</operation>

<operation id="1730" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="256" op_0_bw="8">
<![CDATA[
.split182:2 %zext_ln741_4 = zext i8 %shl_ln741_4

]]></Node>
<StgValue><ssdm name="zext_ln741_4"/></StgValue>
</operation>

<operation id="1731" st_id="106" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split182:3 %lshr_ln741_2 = lshr i256 %hashValue, i256 %zext_ln741_4

]]></Node>
<StgValue><ssdm name="lshr_ln741_2"/></StgValue>
</operation>

<operation id="1732" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="8" op_0_bw="256">
<![CDATA[
.split182:4 %empty_283 = trunc i256 %lshr_ln741_2

]]></Node>
<StgValue><ssdm name="empty_283"/></StgValue>
</operation>

<operation id="1733" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split182:5 %p_7 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741_2, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="1734" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split182:6 %p_1 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741_2, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="1735" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split182:7 %p_6 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741_2, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="1736" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split182:8 %p_2 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741_2, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="1737" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split182:9 %p_5 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741_2, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="1738" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split182:10 %p_3 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741_2, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="1739" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split182:11 %p_4 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741_2, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="1740" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
.split182:12 %tmp_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %empty_283, i8 %p_1, i8 %p_2, i8 %p_3, i8 %p_4, i8 %p_5, i8 %p_6, i8 %p_7

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1741" st_id="106" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split182:13 %xor_ln48_3 = xor i2 %trunc_ln50_53, i2 3

]]></Node>
<StgValue><ssdm name="xor_ln48_3"/></StgValue>
</operation>

<operation id="1742" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split182:14 %switch_ln741 = switch i2 %xor_ln48_3, void %branch31, i2 0, void %.split182412, i2 1, void %branch29, i2 2, void %branch30

]]></Node>
<StgValue><ssdm name="switch_ln741"/></StgValue>
</operation>

<operation id="1743" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_2" val="0"/>
<literal name="xor_ln48_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="0" op_0_bw="0">
<![CDATA[
branch30:0 %br_ln741 = br void %.split182412

]]></Node>
<StgValue><ssdm name="br_ln741"/></StgValue>
</operation>

<operation id="1744" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_2" val="0"/>
<literal name="xor_ln48_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="0" op_0_bw="0">
<![CDATA[
branch29:0 %br_ln741 = br void %.split182412

]]></Node>
<StgValue><ssdm name="br_ln741"/></StgValue>
</operation>

<operation id="1745" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_2" val="0"/>
<literal name="xor_ln48_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="0" op_0_bw="0">
<![CDATA[
branch31:0 %br_ln741 = br void %.split182412

]]></Node>
<StgValue><ssdm name="br_ln741"/></StgValue>
</operation>

<operation id="1746" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
.split182412:0 %z_word_num_bits_6_3_5 = phi i64 %tmp_5, void %branch31, i64 %z_word_num_bits_6_3_4, void %branch30, i64 %z_word_num_bits_6_3_4, void %branch29, i64 %z_word_num_bits_6_3_4, void %.split182

]]></Node>
<StgValue><ssdm name="z_word_num_bits_6_3_5"/></StgValue>
</operation>

<operation id="1747" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
.split182412:1 %z_word_num_bits_6_2_5 = phi i64 %z_word_num_bits_6_2_4, void %branch31, i64 %tmp_5, void %branch30, i64 %z_word_num_bits_6_2_4, void %branch29, i64 %z_word_num_bits_6_2_4, void %.split182

]]></Node>
<StgValue><ssdm name="z_word_num_bits_6_2_5"/></StgValue>
</operation>

<operation id="1748" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
.split182412:2 %z_word_num_bits_6_1_5 = phi i64 %z_word_num_bits_6_1_4, void %branch31, i64 %z_word_num_bits_6_1_4, void %branch30, i64 %tmp_5, void %branch29, i64 %z_word_num_bits_6_1_4, void %.split182

]]></Node>
<StgValue><ssdm name="z_word_num_bits_6_1_5"/></StgValue>
</operation>

<operation id="1749" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
.split182412:3 %z_word_num_bits_6_0_5 = phi i64 %z_word_num_bits_6_0_4, void %branch31, i64 %z_word_num_bits_6_0_4, void %branch30, i64 %z_word_num_bits_6_0_4, void %branch29, i64 %tmp_5, void %.split182

]]></Node>
<StgValue><ssdm name="z_word_num_bits_6_0_5"/></StgValue>
</operation>

<operation id="1750" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="0" op_0_bw="0">
<![CDATA[
.split182412:4 %br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i851

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1751" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="32"/>
<literal name="tmp1" val="1"/>
<literal name="tmp_225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="256" op_0_bw="256" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
_ZN4intx2be4loadINS_4uintILj256EEELj32EEET_RAT0__Kh.exit.i:0 %or_ln304_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64, i64 %z_word_num_bits_6_3_4, i64 %z_word_num_bits_6_2_4, i64 %z_word_num_bits_6_1_4, i64 %z_word_num_bits_6_0_4

]]></Node>
<StgValue><ssdm name="or_ln304_2"/></StgValue>
</operation>

<operation id="1752" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="32"/>
<literal name="tmp1" val="1"/>
<literal name="tmp_225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32">
<![CDATA[
_ZN4intx2be4loadINS_4uintILj256EEELj32EEET_RAT0__Kh.exit.i:1 %store_ln304 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_120, i256 %or_ln304_2, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="1753" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="32"/>
<literal name="tmp1" val="1"/>
<literal name="tmp_225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZN4intx2be4loadINS_4uintILj256EEELj32EEET_RAT0__Kh.exit.i:2 %store_ln305 = store i64 %z_word_num_bits_6_3_4, i64 %z_word_num_bits_6_3_0

]]></Node>
<StgValue><ssdm name="store_ln305"/></StgValue>
</operation>

<operation id="1754" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="32"/>
<literal name="tmp1" val="1"/>
<literal name="tmp_225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZN4intx2be4loadINS_4uintILj256EEELj32EEET_RAT0__Kh.exit.i:3 %store_ln305 = store i64 %z_word_num_bits_6_2_4, i64 %z_word_num_bits_6_2_0

]]></Node>
<StgValue><ssdm name="store_ln305"/></StgValue>
</operation>

<operation id="1755" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="32"/>
<literal name="tmp1" val="1"/>
<literal name="tmp_225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZN4intx2be4loadINS_4uintILj256EEELj32EEET_RAT0__Kh.exit.i:4 %store_ln305 = store i64 %z_word_num_bits_6_1_4, i64 %z_word_num_bits_6_1_0

]]></Node>
<StgValue><ssdm name="store_ln305"/></StgValue>
</operation>

<operation id="1756" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="32"/>
<literal name="tmp1" val="1"/>
<literal name="tmp_225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZN4intx2be4loadINS_4uintILj256EEELj32EEET_RAT0__Kh.exit.i:5 %store_ln305 = store i64 %z_word_num_bits_6_0_4, i64 %z_word_num_bits_6_0_0

]]></Node>
<StgValue><ssdm name="store_ln305"/></StgValue>
</operation>

<operation id="1757" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="32"/>
<literal name="tmp1" val="1"/>
<literal name="tmp_225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN4intx2be4loadINS_4uintILj256EEELj32EEET_RAT0__Kh.exit.i:6 %store_ln305 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln305"/></StgValue>
</operation>

<operation id="1758" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="opcode" val="32"/>
<literal name="tmp1" val="1"/>
<literal name="tmp_225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx2be4loadINS_4uintILj256EEELj32EEET_RAT0__Kh.exit.i:7 %br_ln305 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln305"/></StgValue>
</operation>

<operation id="1759" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3074" bw="0" op_0_bw="0">
<![CDATA[
.backedge:0 %br_ln25 = br void

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1760" st_id="108" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %call_ln145 = call void @sar, i256 %state

]]></Node>
<StgValue><ssdm name="call_ln145"/></StgValue>
</operation>

<operation id="1761" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1 %store_ln146 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1762" st_id="109" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %call_ln145 = call void @sar, i256 %state

]]></Node>
<StgValue><ssdm name="call_ln145"/></StgValue>
</operation>

<operation id="1763" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln146 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1764" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_76 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_76"/></StgValue>
</operation>

<operation id="1765" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="32" op_0_bw="256">
<![CDATA[
:1 %trunc_ln60_107 = trunc i256 %state_load_76

]]></Node>
<StgValue><ssdm name="trunc_ln60_107"/></StgValue>
</operation>

<operation id="1766" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="14" op_0_bw="256">
<![CDATA[
:2 %trunc_ln60_108 = trunc i256 %state_load_76

]]></Node>
<StgValue><ssdm name="trunc_ln60_108"/></StgValue>
</operation>

<operation id="1767" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %add_ln60_39 = add i32 %trunc_ln60_107, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln60_39"/></StgValue>
</operation>

<operation id="1768" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="256" op_0_bw="32">
<![CDATA[
:4 %zext_ln60_19 = zext i32 %add_ln60_39

]]></Node>
<StgValue><ssdm name="zext_ln60_19"/></StgValue>
</operation>

<operation id="1769" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
:5 %store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_19, i32 15

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1770" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_74 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_74"/></StgValue>
</operation>

<operation id="1771" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="256">
<![CDATA[
:1 %trunc_ln60_101 = trunc i256 %state_load_74

]]></Node>
<StgValue><ssdm name="trunc_ln60_101"/></StgValue>
</operation>

<operation id="1772" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="14" op_0_bw="256">
<![CDATA[
:2 %trunc_ln60_102 = trunc i256 %state_load_74

]]></Node>
<StgValue><ssdm name="trunc_ln60_102"/></StgValue>
</operation>

<operation id="1773" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %add_ln60_37 = add i32 %trunc_ln60_101, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln60_37"/></StgValue>
</operation>

<operation id="1774" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="256" op_0_bw="32">
<![CDATA[
:4 %zext_ln60_18 = zext i32 %add_ln60_37

]]></Node>
<StgValue><ssdm name="zext_ln60_18"/></StgValue>
</operation>

<operation id="1775" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
:5 %store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_18, i32 15

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1776" st_id="111" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6 %add_ln60_74 = add i14 %trunc_ln60_108, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln60_74"/></StgValue>
</operation>

<operation id="1777" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:7 %shl_ln60_13 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_74, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln60_13"/></StgValue>
</operation>

<operation id="1778" st_id="111" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:8 %add_ln60_40 = add i19 %shl_ln60_13, i19 64

]]></Node>
<StgValue><ssdm name="add_ln60_40"/></StgValue>
</operation>

<operation id="1779" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9 %lshr_ln60_14 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_40, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln60_14"/></StgValue>
</operation>

<operation id="1780" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="64" op_0_bw="14">
<![CDATA[
:10 %zext_ln60_47 = zext i14 %lshr_ln60_14

]]></Node>
<StgValue><ssdm name="zext_ln60_47"/></StgValue>
</operation>

<operation id="1781" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %state_addr_71 = getelementptr i256 %state, i64 0, i64 %zext_ln60_47

]]></Node>
<StgValue><ssdm name="state_addr_71"/></StgValue>
</operation>

<operation id="1782" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12 %state_load_77 = load i14 %state_addr_71

]]></Node>
<StgValue><ssdm name="state_load_77"/></StgValue>
</operation>

<operation id="1783" st_id="111" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6 %add_ln60_73 = add i14 %trunc_ln60_102, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln60_73"/></StgValue>
</operation>

<operation id="1784" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:7 %shl_ln60_12 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_73, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln60_12"/></StgValue>
</operation>

<operation id="1785" st_id="111" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:8 %add_ln60_38 = add i19 %shl_ln60_12, i19 64

]]></Node>
<StgValue><ssdm name="add_ln60_38"/></StgValue>
</operation>

<operation id="1786" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9 %lshr_ln60_13 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_38, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln60_13"/></StgValue>
</operation>

<operation id="1787" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="64" op_0_bw="14">
<![CDATA[
:10 %zext_ln60_46 = zext i14 %lshr_ln60_13

]]></Node>
<StgValue><ssdm name="zext_ln60_46"/></StgValue>
</operation>

<operation id="1788" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %state_addr_70 = getelementptr i256 %state, i64 0, i64 %zext_ln60_46

]]></Node>
<StgValue><ssdm name="state_addr_70"/></StgValue>
</operation>

<operation id="1789" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12 %state_load_75 = load i14 %state_addr_70

]]></Node>
<StgValue><ssdm name="state_load_75"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1790" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12 %state_load_77 = load i14 %state_addr_71

]]></Node>
<StgValue><ssdm name="state_load_77"/></StgValue>
</operation>

<operation id="1791" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="64" op_0_bw="256">
<![CDATA[
:13 %trunc_ln60_109 = trunc i256 %state_load_77

]]></Node>
<StgValue><ssdm name="trunc_ln60_109"/></StgValue>
</operation>

<operation id="1792" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14 %trunc_ln60_67 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_77, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln60_67"/></StgValue>
</operation>

<operation id="1793" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15 %trunc_ln60_68 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_77, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln60_68"/></StgValue>
</operation>

<operation id="1794" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16 %trunc_ln60_69 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_77, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln60_69"/></StgValue>
</operation>

<operation id="1795" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12 %state_load_75 = load i14 %state_addr_70

]]></Node>
<StgValue><ssdm name="state_load_75"/></StgValue>
</operation>

<operation id="1796" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="64" op_0_bw="256">
<![CDATA[
:13 %trunc_ln60_103 = trunc i256 %state_load_75

]]></Node>
<StgValue><ssdm name="trunc_ln60_103"/></StgValue>
</operation>

<operation id="1797" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14 %trunc_ln60_62 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_75, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln60_62"/></StgValue>
</operation>

<operation id="1798" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15 %trunc_ln60_63 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_75, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln60_63"/></StgValue>
</operation>

<operation id="1799" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16 %trunc_ln60_64 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_75, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln60_64"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1800" st_id="113" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:17 %add_ln42_8 = add i14 %trunc_ln60_108, i14 16382

]]></Node>
<StgValue><ssdm name="add_ln42_8"/></StgValue>
</operation>

<operation id="1801" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:18 %shl_ln42_3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_8, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln42_3"/></StgValue>
</operation>

<operation id="1802" st_id="113" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:19 %add_ln42_9 = add i19 %shl_ln42_3, i19 64

]]></Node>
<StgValue><ssdm name="add_ln42_9"/></StgValue>
</operation>

<operation id="1803" st_id="113" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="19" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="0" op_8_bw="0">
<![CDATA[
:20 %call_ln263 = call void @operator>>=<256u, uint<256u>, void>, i256 %state, i19 %add_ln42_9, i64 %trunc_ln60_109, i64 %trunc_ln60_67, i64 %trunc_ln60_68, i64 %trunc_ln60_69

]]></Node>
<StgValue><ssdm name="call_ln263"/></StgValue>
</operation>

<operation id="1804" st_id="113" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:17 %add_ln42_6 = add i14 %trunc_ln60_102, i14 16382

]]></Node>
<StgValue><ssdm name="add_ln42_6"/></StgValue>
</operation>

<operation id="1805" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:18 %shl_ln42_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_6, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln42_2"/></StgValue>
</operation>

<operation id="1806" st_id="113" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:19 %add_ln42_7 = add i19 %shl_ln42_2, i19 64

]]></Node>
<StgValue><ssdm name="add_ln42_7"/></StgValue>
</operation>

<operation id="1807" st_id="113" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="19" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="0" op_8_bw="0">
<![CDATA[
:20 %call_ln258 = call void @operator<<=<256u, uint<256u>, void>, i256 %state, i19 %add_ln42_7, i64 %trunc_ln60_103, i64 %trunc_ln60_62, i64 %trunc_ln60_63, i64 %trunc_ln60_64

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1808" st_id="114" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="19" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="0" op_8_bw="0">
<![CDATA[
:20 %call_ln263 = call void @operator>>=<256u, uint<256u>, void>, i256 %state, i19 %add_ln42_9, i64 %trunc_ln60_109, i64 %trunc_ln60_67, i64 %trunc_ln60_68, i64 %trunc_ln60_69

]]></Node>
<StgValue><ssdm name="call_ln263"/></StgValue>
</operation>

<operation id="1809" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="0" op_0_bw="0">
<![CDATA[
:22 %br_ln143 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="1810" st_id="114" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="19" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="0" op_8_bw="0">
<![CDATA[
:20 %call_ln258 = call void @operator<<=<256u, uint<256u>, void>, i256 %state, i19 %add_ln42_7, i64 %trunc_ln60_103, i64 %trunc_ln60_62, i64 %trunc_ln60_63, i64 %trunc_ln60_64

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>

<operation id="1811" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="0" op_0_bw="0">
<![CDATA[
:22 %br_ln140 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1812" st_id="115" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %call_ln136 = call void @byte, i256 %state

]]></Node>
<StgValue><ssdm name="call_ln136"/></StgValue>
</operation>

<operation id="1813" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1 %store_ln137 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1814" st_id="116" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %call_ln136 = call void @byte, i256 %state

]]></Node>
<StgValue><ssdm name="call_ln136"/></StgValue>
</operation>

<operation id="1815" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln137 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1816" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_73 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_73"/></StgValue>
</operation>

<operation id="1817" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln29 = br void %branch32

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1818" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
branch32:0 %z_word_num_bits_7_3_2 = phi i64 %z_word_num_bits_7_3_0_load, void, i64 %z_word_num_bits_7_3_3, void %branch32

]]></Node>
<StgValue><ssdm name="z_word_num_bits_7_3_2"/></StgValue>
</operation>

<operation id="1819" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
branch32:1 %z_word_num_bits_7_2_2 = phi i64 %z_word_num_bits_7_2_0_load, void, i64 %z_word_num_bits_7_2_3, void %branch32

]]></Node>
<StgValue><ssdm name="z_word_num_bits_7_2_2"/></StgValue>
</operation>

<operation id="1820" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
branch32:2 %z_word_num_bits_7_1_2 = phi i64 %z_word_num_bits_7_1_0_load, void, i64 %z_word_num_bits_7_1_3, void %branch32

]]></Node>
<StgValue><ssdm name="z_word_num_bits_7_1_2"/></StgValue>
</operation>

<operation id="1821" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
branch32:3 %z_word_num_bits_7_0_2 = phi i64 %z_word_num_bits_7_0_0_load, void, i64 %z_word_num_bits_7_0_3, void %branch32

]]></Node>
<StgValue><ssdm name="z_word_num_bits_7_0_2"/></StgValue>
</operation>

<operation id="1822" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
branch32:4 %phi_ln29_17 = phi i2 0, void, i2 %add_ln29_24, void %branch32

]]></Node>
<StgValue><ssdm name="phi_ln29_17"/></StgValue>
</operation>

<operation id="1823" st_id="118" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch32:5 %add_ln29_24 = add i2 %phi_ln29_17, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29_24"/></StgValue>
</operation>

<operation id="1824" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
branch32:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1825" st_id="118" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch32:7 %z_word_num_bits_7_0_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %z_word_num_bits_7_0_2, i64 %z_word_num_bits_7_0_2, i64 %z_word_num_bits_7_0_2, i2 %phi_ln29_17

]]></Node>
<StgValue><ssdm name="z_word_num_bits_7_0_3"/></StgValue>
</operation>

<operation id="1826" st_id="118" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch32:8 %z_word_num_bits_7_1_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_7_1_2, i64 0, i64 %z_word_num_bits_7_1_2, i64 %z_word_num_bits_7_1_2, i2 %phi_ln29_17

]]></Node>
<StgValue><ssdm name="z_word_num_bits_7_1_3"/></StgValue>
</operation>

<operation id="1827" st_id="118" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch32:9 %z_word_num_bits_7_2_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_7_2_2, i64 %z_word_num_bits_7_2_2, i64 0, i64 %z_word_num_bits_7_2_2, i2 %phi_ln29_17

]]></Node>
<StgValue><ssdm name="z_word_num_bits_7_2_3"/></StgValue>
</operation>

<operation id="1828" st_id="118" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch32:10 %z_word_num_bits_7_3_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_7_3_2, i64 %z_word_num_bits_7_3_2, i64 %z_word_num_bits_7_3_2, i64 0, i2 %phi_ln29_17

]]></Node>
<StgValue><ssdm name="z_word_num_bits_7_3_3"/></StgValue>
</operation>

<operation id="1829" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch32:11 %icmp_ln29_35 = icmp_eq  i2 %phi_ln29_17, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29_35"/></StgValue>
</operation>

<operation id="1830" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
branch32:12 %empty_279 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_279"/></StgValue>
</operation>

<operation id="1831" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch32:13 %br_ln29 = br i1 %icmp_ln29_35, void %branch32, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1832" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="14" op_0_bw="256">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:0 %trunc_ln42_18 = trunc i256 %state_load_73

]]></Node>
<StgValue><ssdm name="trunc_ln42_18"/></StgValue>
</operation>

<operation id="1833" st_id="119" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:1 %add_ln42_51 = add i14 %trunc_ln42_18, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln42_51"/></StgValue>
</operation>

<operation id="1834" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:2 %shl_ln50_18 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_51, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln50_18"/></StgValue>
</operation>

<operation id="1835" st_id="119" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:3 %add_ln50_23 = add i19 %shl_ln50_18, i19 64

]]></Node>
<StgValue><ssdm name="add_ln50_23"/></StgValue>
</operation>

<operation id="1836" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:4 %tmp_231 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln50_23, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="1837" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="64" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:5 %zext_ln238 = zext i14 %tmp_231

]]></Node>
<StgValue><ssdm name="zext_ln238"/></StgValue>
</operation>

<operation id="1838" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:6 %state_addr_135 = getelementptr i256 %state, i64 0, i64 %zext_ln238

]]></Node>
<StgValue><ssdm name="state_addr_135"/></StgValue>
</operation>

<operation id="1839" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="256" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:7 %state_load_168 = load i14 %state_addr_135

]]></Node>
<StgValue><ssdm name="state_load_168"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1840" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="256" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:7 %state_load_168 = load i14 %state_addr_135

]]></Node>
<StgValue><ssdm name="state_load_168"/></StgValue>
</operation>

<operation id="1841" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:8 %br_ln237 = br void

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1842" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %z_word_num_bits_7_3_4 = phi i64 %z_word_num_bits_7_3_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i64 %z_word_num_bits_7_3_5, void %.split184481

]]></Node>
<StgValue><ssdm name="z_word_num_bits_7_3_4"/></StgValue>
</operation>

<operation id="1843" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1 %z_word_num_bits_7_2_4 = phi i64 %z_word_num_bits_7_2_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i64 %z_word_num_bits_7_2_5, void %.split184481

]]></Node>
<StgValue><ssdm name="z_word_num_bits_7_2_4"/></StgValue>
</operation>

<operation id="1844" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2 %z_word_num_bits_7_1_4 = phi i64 %z_word_num_bits_7_1_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i64 %z_word_num_bits_7_1_5, void %.split184481

]]></Node>
<StgValue><ssdm name="z_word_num_bits_7_1_4"/></StgValue>
</operation>

<operation id="1845" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:3 %z_word_num_bits_7_0_4 = phi i64 %z_word_num_bits_7_0_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i64 %z_word_num_bits_7_0_5, void %.split184481

]]></Node>
<StgValue><ssdm name="z_word_num_bits_7_0_4"/></StgValue>
</operation>

<operation id="1846" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:4 %i_118 = phi i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i3 %i_126, void %.split184481

]]></Node>
<StgValue><ssdm name="i_118"/></StgValue>
</operation>

<operation id="1847" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:5 %phi_ln238 = phi i14 16383, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i14 %tmp_231, void %.split184481

]]></Node>
<StgValue><ssdm name="phi_ln238"/></StgValue>
</operation>

<operation id="1848" st_id="121" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6 %i_126 = add i3 %i_118, i3 1

]]></Node>
<StgValue><ssdm name="i_126"/></StgValue>
</operation>

<operation id="1849" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:7 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1850" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:8 %icmp_ln237 = icmp_eq  i3 %i_118, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln237"/></StgValue>
</operation>

<operation id="1851" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %empty_280 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_280"/></StgValue>
</operation>

<operation id="1852" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln237 = br i1 %icmp_ln237, void %.split184, void %_Z4not_R5Stack.exit

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>

<operation id="1853" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="2" op_0_bw="3">
<![CDATA[
.split184:0 %trunc_ln50_49 = trunc i3 %i_118

]]></Node>
<StgValue><ssdm name="trunc_ln50_49"/></StgValue>
</operation>

<operation id="1854" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.split184:1 %shl_ln40 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_49, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln40"/></StgValue>
</operation>

<operation id="1855" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="256" op_0_bw="8">
<![CDATA[
.split184:2 %zext_ln238_2 = zext i8 %shl_ln40

]]></Node>
<StgValue><ssdm name="zext_ln238_2"/></StgValue>
</operation>

<operation id="1856" st_id="121" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split184:3 %lshr_ln238 = lshr i256 %state_load_168, i256 %zext_ln238_2

]]></Node>
<StgValue><ssdm name="lshr_ln238"/></StgValue>
</operation>

<operation id="1857" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="64" op_0_bw="256">
<![CDATA[
.split184:4 %trunc_ln238 = trunc i256 %lshr_ln238

]]></Node>
<StgValue><ssdm name="trunc_ln238"/></StgValue>
</operation>

<operation id="1858" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split184:5 %xor_ln238 = xor i64 %trunc_ln238, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="xor_ln238"/></StgValue>
</operation>

<operation id="1859" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split184:6 %switch_ln238 = switch i2 %trunc_ln50_49, void %branch39, i2 0, void %.split184481, i2 1, void %branch37, i2 2, void %branch38

]]></Node>
<StgValue><ssdm name="switch_ln238"/></StgValue>
</operation>

<operation id="1860" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
<literal name="trunc_ln50_49" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="0" op_0_bw="0">
<![CDATA[
branch38:0 %br_ln238 = br void %.split184481

]]></Node>
<StgValue><ssdm name="br_ln238"/></StgValue>
</operation>

<operation id="1861" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
<literal name="trunc_ln50_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="0" op_0_bw="0">
<![CDATA[
branch37:0 %br_ln238 = br void %.split184481

]]></Node>
<StgValue><ssdm name="br_ln238"/></StgValue>
</operation>

<operation id="1862" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
<literal name="trunc_ln50_49" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="0" op_0_bw="0">
<![CDATA[
branch39:0 %br_ln238 = br void %.split184481

]]></Node>
<StgValue><ssdm name="br_ln238"/></StgValue>
</operation>

<operation id="1863" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
.split184481:0 %z_word_num_bits_7_3_5 = phi i64 %xor_ln238, void %branch39, i64 %z_word_num_bits_7_3_4, void %branch38, i64 %z_word_num_bits_7_3_4, void %branch37, i64 %z_word_num_bits_7_3_4, void %.split184

]]></Node>
<StgValue><ssdm name="z_word_num_bits_7_3_5"/></StgValue>
</operation>

<operation id="1864" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
.split184481:1 %z_word_num_bits_7_2_5 = phi i64 %z_word_num_bits_7_2_4, void %branch39, i64 %xor_ln238, void %branch38, i64 %z_word_num_bits_7_2_4, void %branch37, i64 %z_word_num_bits_7_2_4, void %.split184

]]></Node>
<StgValue><ssdm name="z_word_num_bits_7_2_5"/></StgValue>
</operation>

<operation id="1865" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
.split184481:2 %z_word_num_bits_7_1_5 = phi i64 %z_word_num_bits_7_1_4, void %branch39, i64 %z_word_num_bits_7_1_4, void %branch38, i64 %xor_ln238, void %branch37, i64 %z_word_num_bits_7_1_4, void %.split184

]]></Node>
<StgValue><ssdm name="z_word_num_bits_7_1_5"/></StgValue>
</operation>

<operation id="1866" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
.split184481:3 %z_word_num_bits_7_0_5 = phi i64 %z_word_num_bits_7_0_4, void %branch39, i64 %z_word_num_bits_7_0_4, void %branch38, i64 %z_word_num_bits_7_0_4, void %branch37, i64 %xor_ln238, void %.split184

]]></Node>
<StgValue><ssdm name="z_word_num_bits_7_0_5"/></StgValue>
</operation>

<operation id="1867" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="0" op_0_bw="0">
<![CDATA[
.split184481:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1868" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="14">
<![CDATA[
_Z4not_R5Stack.exit:0 %phi_ln238_cast = zext i14 %phi_ln238

]]></Node>
<StgValue><ssdm name="phi_ln238_cast"/></StgValue>
</operation>

<operation id="1869" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="256" op_0_bw="256" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
_Z4not_R5Stack.exit:1 %or_ln238_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64, i64 %z_word_num_bits_7_3_4, i64 %z_word_num_bits_7_2_4, i64 %z_word_num_bits_7_1_4, i64 %z_word_num_bits_7_0_4

]]></Node>
<StgValue><ssdm name="or_ln238_2"/></StgValue>
</operation>

<operation id="1870" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z4not_R5Stack.exit:2 %state_addr_146 = getelementptr i256 %state, i64 0, i64 %phi_ln238_cast

]]></Node>
<StgValue><ssdm name="state_addr_146"/></StgValue>
</operation>

<operation id="1871" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32">
<![CDATA[
_Z4not_R5Stack.exit:3 %store_ln238 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_146, i256 %or_ln238_2, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="1872" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_Z4not_R5Stack.exit:4 %store_ln134 = store i64 %z_word_num_bits_7_3_4, i64 %z_word_num_bits_7_3_0

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="1873" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_Z4not_R5Stack.exit:5 %store_ln134 = store i64 %z_word_num_bits_7_2_4, i64 %z_word_num_bits_7_2_0

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="1874" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_Z4not_R5Stack.exit:6 %store_ln134 = store i64 %z_word_num_bits_7_1_4, i64 %z_word_num_bits_7_1_0

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="1875" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_Z4not_R5Stack.exit:7 %store_ln134 = store i64 %z_word_num_bits_7_0_4, i64 %z_word_num_bits_7_0_0

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="1876" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z4not_R5Stack.exit:8 %store_ln134 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="1877" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="0" op_0_bw="0">
<![CDATA[
_Z4not_R5Stack.exit:9 %br_ln134 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1878" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_71 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_71"/></StgValue>
</operation>

<operation id="1879" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="32" op_0_bw="256">
<![CDATA[
:1 %trunc_ln60_95 = trunc i256 %state_load_71

]]></Node>
<StgValue><ssdm name="trunc_ln60_95"/></StgValue>
</operation>

<operation id="1880" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="14" op_0_bw="256">
<![CDATA[
:2 %trunc_ln60_96 = trunc i256 %state_load_71

]]></Node>
<StgValue><ssdm name="trunc_ln60_96"/></StgValue>
</operation>

<operation id="1881" st_id="123" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %add_ln60_35 = add i32 %trunc_ln60_95, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln60_35"/></StgValue>
</operation>

<operation id="1882" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="256" op_0_bw="32">
<![CDATA[
:4 %zext_ln60_17 = zext i32 %add_ln60_35

]]></Node>
<StgValue><ssdm name="zext_ln60_17"/></StgValue>
</operation>

<operation id="1883" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
:5 %store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_17, i32 15

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1884" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_69 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_69"/></StgValue>
</operation>

<operation id="1885" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="32" op_0_bw="256">
<![CDATA[
:1 %trunc_ln60_89 = trunc i256 %state_load_69

]]></Node>
<StgValue><ssdm name="trunc_ln60_89"/></StgValue>
</operation>

<operation id="1886" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="14" op_0_bw="256">
<![CDATA[
:2 %trunc_ln60_90 = trunc i256 %state_load_69

]]></Node>
<StgValue><ssdm name="trunc_ln60_90"/></StgValue>
</operation>

<operation id="1887" st_id="123" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %add_ln60_33 = add i32 %trunc_ln60_89, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln60_33"/></StgValue>
</operation>

<operation id="1888" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="256" op_0_bw="32">
<![CDATA[
:4 %zext_ln60_16 = zext i32 %add_ln60_33

]]></Node>
<StgValue><ssdm name="zext_ln60_16"/></StgValue>
</operation>

<operation id="1889" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
:5 %store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_16, i32 15

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1890" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_67 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_67"/></StgValue>
</operation>

<operation id="1891" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="32" op_0_bw="256">
<![CDATA[
:1 %trunc_ln60_83 = trunc i256 %state_load_67

]]></Node>
<StgValue><ssdm name="trunc_ln60_83"/></StgValue>
</operation>

<operation id="1892" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="14" op_0_bw="256">
<![CDATA[
:2 %trunc_ln60_84 = trunc i256 %state_load_67

]]></Node>
<StgValue><ssdm name="trunc_ln60_84"/></StgValue>
</operation>

<operation id="1893" st_id="123" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %add_ln60_31 = add i32 %trunc_ln60_83, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln60_31"/></StgValue>
</operation>

<operation id="1894" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="256" op_0_bw="32">
<![CDATA[
:4 %zext_ln60_15 = zext i32 %add_ln60_31

]]></Node>
<StgValue><ssdm name="zext_ln60_15"/></StgValue>
</operation>

<operation id="1895" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
:5 %store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_15, i32 15

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1896" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6 %add_ln60_72 = add i14 %trunc_ln60_96, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln60_72"/></StgValue>
</operation>

<operation id="1897" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:7 %shl_ln60_11 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_72, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln60_11"/></StgValue>
</operation>

<operation id="1898" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:8 %add_ln60_36 = add i19 %shl_ln60_11, i19 64

]]></Node>
<StgValue><ssdm name="add_ln60_36"/></StgValue>
</operation>

<operation id="1899" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9 %lshr_ln60_12 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_36, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln60_12"/></StgValue>
</operation>

<operation id="1900" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="64" op_0_bw="14">
<![CDATA[
:10 %zext_ln60_45 = zext i14 %lshr_ln60_12

]]></Node>
<StgValue><ssdm name="zext_ln60_45"/></StgValue>
</operation>

<operation id="1901" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %state_addr_69 = getelementptr i256 %state, i64 0, i64 %zext_ln60_45

]]></Node>
<StgValue><ssdm name="state_addr_69"/></StgValue>
</operation>

<operation id="1902" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12 %state_load_72 = load i14 %state_addr_69

]]></Node>
<StgValue><ssdm name="state_load_72"/></StgValue>
</operation>

<operation id="1903" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6 %add_ln60_71 = add i14 %trunc_ln60_90, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln60_71"/></StgValue>
</operation>

<operation id="1904" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:7 %shl_ln60_10 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_71, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln60_10"/></StgValue>
</operation>

<operation id="1905" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:8 %add_ln60_34 = add i19 %shl_ln60_10, i19 64

]]></Node>
<StgValue><ssdm name="add_ln60_34"/></StgValue>
</operation>

<operation id="1906" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9 %lshr_ln60_11 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_34, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln60_11"/></StgValue>
</operation>

<operation id="1907" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="64" op_0_bw="14">
<![CDATA[
:10 %zext_ln60_44 = zext i14 %lshr_ln60_11

]]></Node>
<StgValue><ssdm name="zext_ln60_44"/></StgValue>
</operation>

<operation id="1908" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %state_addr_68 = getelementptr i256 %state, i64 0, i64 %zext_ln60_44

]]></Node>
<StgValue><ssdm name="state_addr_68"/></StgValue>
</operation>

<operation id="1909" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12 %state_load_70 = load i14 %state_addr_68

]]></Node>
<StgValue><ssdm name="state_load_70"/></StgValue>
</operation>

<operation id="1910" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6 %add_ln60_70 = add i14 %trunc_ln60_84, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln60_70"/></StgValue>
</operation>

<operation id="1911" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:7 %shl_ln60_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_70, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln60_2"/></StgValue>
</operation>

<operation id="1912" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:8 %add_ln60_32 = add i19 %shl_ln60_2, i19 64

]]></Node>
<StgValue><ssdm name="add_ln60_32"/></StgValue>
</operation>

<operation id="1913" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9 %lshr_ln60_10 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_32, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln60_10"/></StgValue>
</operation>

<operation id="1914" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="64" op_0_bw="14">
<![CDATA[
:10 %zext_ln60_43 = zext i14 %lshr_ln60_10

]]></Node>
<StgValue><ssdm name="zext_ln60_43"/></StgValue>
</operation>

<operation id="1915" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %state_addr_67 = getelementptr i256 %state, i64 0, i64 %zext_ln60_43

]]></Node>
<StgValue><ssdm name="state_addr_67"/></StgValue>
</operation>

<operation id="1916" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12 %state_load_68 = load i14 %state_addr_67

]]></Node>
<StgValue><ssdm name="state_load_68"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1917" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12 %state_load_72 = load i14 %state_addr_69

]]></Node>
<StgValue><ssdm name="state_load_72"/></StgValue>
</operation>

<operation id="1918" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="64" op_0_bw="256">
<![CDATA[
:13 %trunc_ln60_98 = trunc i256 %state_load_72

]]></Node>
<StgValue><ssdm name="trunc_ln60_98"/></StgValue>
</operation>

<operation id="1919" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14 %trunc_ln60_54 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_72, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln60_54"/></StgValue>
</operation>

<operation id="1920" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15 %trunc_ln60_55 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_72, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln60_55"/></StgValue>
</operation>

<operation id="1921" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16 %trunc_ln60_61 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_72, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln60_61"/></StgValue>
</operation>

<operation id="1922" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="0" op_0_bw="0">
<![CDATA[
:17 %br_ln29 = br void %branch40

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="1923" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12 %state_load_70 = load i14 %state_addr_68

]]></Node>
<StgValue><ssdm name="state_load_70"/></StgValue>
</operation>

<operation id="1924" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="64" op_0_bw="256">
<![CDATA[
:13 %trunc_ln60_93 = trunc i256 %state_load_70

]]></Node>
<StgValue><ssdm name="trunc_ln60_93"/></StgValue>
</operation>

<operation id="1925" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14 %trunc_ln60_50 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_70, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln60_50"/></StgValue>
</operation>

<operation id="1926" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15 %trunc_ln60_51 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_70, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln60_51"/></StgValue>
</operation>

<operation id="1927" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16 %trunc_ln60_53 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_70, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln60_53"/></StgValue>
</operation>

<operation id="1928" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="0" op_0_bw="0">
<![CDATA[
:17 %br_ln29 = br void %branch48

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="1929" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12 %state_load_68 = load i14 %state_addr_67

]]></Node>
<StgValue><ssdm name="state_load_68"/></StgValue>
</operation>

<operation id="1930" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="64" op_0_bw="256">
<![CDATA[
:13 %trunc_ln60_88 = trunc i256 %state_load_68

]]></Node>
<StgValue><ssdm name="trunc_ln60_88"/></StgValue>
</operation>

<operation id="1931" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14 %trunc_ln60_44 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_68, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln60_44"/></StgValue>
</operation>

<operation id="1932" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15 %trunc_ln60_45 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_68, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln60_45"/></StgValue>
</operation>

<operation id="1933" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16 %trunc_ln60_49 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_68, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln60_49"/></StgValue>
</operation>

<operation id="1934" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="0" op_0_bw="0">
<![CDATA[
:17 %br_ln29 = br void %branch56

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1935" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
branch40:0 %z_word_num_bits_8_3_2 = phi i64 %z_word_num_bits_8_3_0_load, void, i64 %z_word_num_bits_8_3_3, void %branch40

]]></Node>
<StgValue><ssdm name="z_word_num_bits_8_3_2"/></StgValue>
</operation>

<operation id="1936" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
branch40:1 %z_word_num_bits_8_2_2 = phi i64 %z_word_num_bits_8_2_0_load, void, i64 %z_word_num_bits_8_2_3, void %branch40

]]></Node>
<StgValue><ssdm name="z_word_num_bits_8_2_2"/></StgValue>
</operation>

<operation id="1937" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
branch40:2 %z_word_num_bits_8_1_2 = phi i64 %z_word_num_bits_8_1_0_load, void, i64 %z_word_num_bits_8_1_3, void %branch40

]]></Node>
<StgValue><ssdm name="z_word_num_bits_8_1_2"/></StgValue>
</operation>

<operation id="1938" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
branch40:3 %z_word_num_bits_8_0_2 = phi i64 %z_word_num_bits_8_0_0_load, void, i64 %z_word_num_bits_8_0_3, void %branch40

]]></Node>
<StgValue><ssdm name="z_word_num_bits_8_0_2"/></StgValue>
</operation>

<operation id="1939" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
branch40:4 %phi_ln29_16 = phi i2 0, void, i2 %add_ln29_23, void %branch40

]]></Node>
<StgValue><ssdm name="phi_ln29_16"/></StgValue>
</operation>

<operation id="1940" st_id="126" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch40:5 %add_ln29_23 = add i2 %phi_ln29_16, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29_23"/></StgValue>
</operation>

<operation id="1941" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
branch40:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1942" st_id="126" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch40:7 %z_word_num_bits_8_0_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %z_word_num_bits_8_0_2, i64 %z_word_num_bits_8_0_2, i64 %z_word_num_bits_8_0_2, i2 %phi_ln29_16

]]></Node>
<StgValue><ssdm name="z_word_num_bits_8_0_3"/></StgValue>
</operation>

<operation id="1943" st_id="126" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch40:8 %z_word_num_bits_8_1_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_8_1_2, i64 0, i64 %z_word_num_bits_8_1_2, i64 %z_word_num_bits_8_1_2, i2 %phi_ln29_16

]]></Node>
<StgValue><ssdm name="z_word_num_bits_8_1_3"/></StgValue>
</operation>

<operation id="1944" st_id="126" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch40:9 %z_word_num_bits_8_2_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_8_2_2, i64 %z_word_num_bits_8_2_2, i64 0, i64 %z_word_num_bits_8_2_2, i2 %phi_ln29_16

]]></Node>
<StgValue><ssdm name="z_word_num_bits_8_2_3"/></StgValue>
</operation>

<operation id="1945" st_id="126" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch40:10 %z_word_num_bits_8_3_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_8_3_2, i64 %z_word_num_bits_8_3_2, i64 %z_word_num_bits_8_3_2, i64 0, i2 %phi_ln29_16

]]></Node>
<StgValue><ssdm name="z_word_num_bits_8_3_3"/></StgValue>
</operation>

<operation id="1946" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch40:11 %icmp_ln29_34 = icmp_eq  i2 %phi_ln29_16, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29_34"/></StgValue>
</operation>

<operation id="1947" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
branch40:12 %empty_277 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_277"/></StgValue>
</operation>

<operation id="1948" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch40:13 %br_ln29 = br i1 %icmp_ln29_34, void %branch40, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i762

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1949" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i762:0 %add_ln42_50 = add i14 %trunc_ln60_96, i14 16382

]]></Node>
<StgValue><ssdm name="add_ln42_50"/></StgValue>
</operation>

<operation id="1950" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i762:1 %shl_ln50_17 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_50, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln50_17"/></StgValue>
</operation>

<operation id="1951" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i762:2 %add_ln50_22 = add i19 %shl_ln50_17, i19 64

]]></Node>
<StgValue><ssdm name="add_ln50_22"/></StgValue>
</operation>

<operation id="1952" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i762:3 %tmp_230 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln50_22, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="1953" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="64" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i762:4 %zext_ln229 = zext i14 %tmp_230

]]></Node>
<StgValue><ssdm name="zext_ln229"/></StgValue>
</operation>

<operation id="1954" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i762:5 %state_addr_134 = getelementptr i256 %state, i64 0, i64 %zext_ln229

]]></Node>
<StgValue><ssdm name="state_addr_134"/></StgValue>
</operation>

<operation id="1955" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="256" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i762:6 %state_load_167 = load i14 %state_addr_134

]]></Node>
<StgValue><ssdm name="state_load_167"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1956" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="256" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i762:6 %state_load_167 = load i14 %state_addr_134

]]></Node>
<StgValue><ssdm name="state_load_167"/></StgValue>
</operation>

<operation id="1957" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i762:7 %br_ln228 = br void

]]></Node>
<StgValue><ssdm name="br_ln228"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1958" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %z_word_num_bits_8_3_4 = phi i64 %z_word_num_bits_8_3_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i762, i64 %z_word_num_bits_8_3_5, void %.split186510

]]></Node>
<StgValue><ssdm name="z_word_num_bits_8_3_4"/></StgValue>
</operation>

<operation id="1959" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1 %z_word_num_bits_8_2_4 = phi i64 %z_word_num_bits_8_2_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i762, i64 %z_word_num_bits_8_2_5, void %.split186510

]]></Node>
<StgValue><ssdm name="z_word_num_bits_8_2_4"/></StgValue>
</operation>

<operation id="1960" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2 %z_word_num_bits_8_1_4 = phi i64 %z_word_num_bits_8_1_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i762, i64 %z_word_num_bits_8_1_5, void %.split186510

]]></Node>
<StgValue><ssdm name="z_word_num_bits_8_1_4"/></StgValue>
</operation>

<operation id="1961" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:3 %z_word_num_bits_8_0_4 = phi i64 %z_word_num_bits_8_0_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i762, i64 %z_word_num_bits_8_0_5, void %.split186510

]]></Node>
<StgValue><ssdm name="z_word_num_bits_8_0_4"/></StgValue>
</operation>

<operation id="1962" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:4 %i_117 = phi i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i762, i3 %i_125, void %.split186510

]]></Node>
<StgValue><ssdm name="i_117"/></StgValue>
</operation>

<operation id="1963" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:5 %phi_ln878 = phi i14 16383, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i762, i14 %tmp_230, void %.split186510

]]></Node>
<StgValue><ssdm name="phi_ln878"/></StgValue>
</operation>

<operation id="1964" st_id="129" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6 %i_125 = add i3 %i_117, i3 1

]]></Node>
<StgValue><ssdm name="i_125"/></StgValue>
</operation>

<operation id="1965" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:7 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1966" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:8 %icmp_ln228 = icmp_eq  i3 %i_117, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln228"/></StgValue>
</operation>

<operation id="1967" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %empty_278 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_278"/></StgValue>
</operation>

<operation id="1968" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln228 = br i1 %icmp_ln228, void %.split186, void %_Z4xor_R5Stack.exit

]]></Node>
<StgValue><ssdm name="br_ln228"/></StgValue>
</operation>

<operation id="1969" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="2" op_0_bw="3">
<![CDATA[
.split186:0 %trunc_ln50_48 = trunc i3 %i_117

]]></Node>
<StgValue><ssdm name="trunc_ln50_48"/></StgValue>
</operation>

<operation id="1970" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.split186:1 %shl_ln39 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_48, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln39"/></StgValue>
</operation>

<operation id="1971" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="256" op_0_bw="8">
<![CDATA[
.split186:2 %zext_ln229_1 = zext i8 %shl_ln39

]]></Node>
<StgValue><ssdm name="zext_ln229_1"/></StgValue>
</operation>

<operation id="1972" st_id="129" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split186:3 %lshr_ln229 = lshr i256 %state_load_167, i256 %zext_ln229_1

]]></Node>
<StgValue><ssdm name="lshr_ln229"/></StgValue>
</operation>

<operation id="1973" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="64" op_0_bw="256">
<![CDATA[
.split186:4 %trunc_ln229 = trunc i256 %lshr_ln229

]]></Node>
<StgValue><ssdm name="trunc_ln229"/></StgValue>
</operation>

<operation id="1974" st_id="129" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split186:5 %tmp_50 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %trunc_ln60_98, i64 %trunc_ln60_54, i64 %trunc_ln60_55, i64 %trunc_ln60_61, i2 %trunc_ln50_48

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1975" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split186:6 %xor_ln229 = xor i64 %trunc_ln229, i64 %tmp_50

]]></Node>
<StgValue><ssdm name="xor_ln229"/></StgValue>
</operation>

<operation id="1976" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split186:7 %switch_ln229 = switch i2 %trunc_ln50_48, void %branch47, i2 0, void %.split186510, i2 1, void %branch45, i2 2, void %branch46

]]></Node>
<StgValue><ssdm name="switch_ln229"/></StgValue>
</operation>

<operation id="1977" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
<literal name="trunc_ln50_48" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="0" op_0_bw="0">
<![CDATA[
branch46:0 %br_ln229 = br void %.split186510

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>

<operation id="1978" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
<literal name="trunc_ln50_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="0" op_0_bw="0">
<![CDATA[
branch45:0 %br_ln229 = br void %.split186510

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>

<operation id="1979" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
<literal name="trunc_ln50_48" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="0" op_0_bw="0">
<![CDATA[
branch47:0 %br_ln229 = br void %.split186510

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>

<operation id="1980" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
.split186510:0 %z_word_num_bits_8_3_5 = phi i64 %xor_ln229, void %branch47, i64 %z_word_num_bits_8_3_4, void %branch46, i64 %z_word_num_bits_8_3_4, void %branch45, i64 %z_word_num_bits_8_3_4, void %.split186

]]></Node>
<StgValue><ssdm name="z_word_num_bits_8_3_5"/></StgValue>
</operation>

<operation id="1981" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
.split186510:1 %z_word_num_bits_8_2_5 = phi i64 %z_word_num_bits_8_2_4, void %branch47, i64 %xor_ln229, void %branch46, i64 %z_word_num_bits_8_2_4, void %branch45, i64 %z_word_num_bits_8_2_4, void %.split186

]]></Node>
<StgValue><ssdm name="z_word_num_bits_8_2_5"/></StgValue>
</operation>

<operation id="1982" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
.split186510:2 %z_word_num_bits_8_1_5 = phi i64 %z_word_num_bits_8_1_4, void %branch47, i64 %z_word_num_bits_8_1_4, void %branch46, i64 %xor_ln229, void %branch45, i64 %z_word_num_bits_8_1_4, void %.split186

]]></Node>
<StgValue><ssdm name="z_word_num_bits_8_1_5"/></StgValue>
</operation>

<operation id="1983" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
.split186510:3 %z_word_num_bits_8_0_5 = phi i64 %z_word_num_bits_8_0_4, void %branch47, i64 %z_word_num_bits_8_0_4, void %branch46, i64 %z_word_num_bits_8_0_4, void %branch45, i64 %xor_ln229, void %.split186

]]></Node>
<StgValue><ssdm name="z_word_num_bits_8_0_5"/></StgValue>
</operation>

<operation id="1984" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="0" op_0_bw="0">
<![CDATA[
.split186510:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1985" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="64" op_0_bw="14">
<![CDATA[
_Z4xor_R5Stack.exit:0 %phi_ln878_cast = zext i14 %phi_ln878

]]></Node>
<StgValue><ssdm name="phi_ln878_cast"/></StgValue>
</operation>

<operation id="1986" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="256" op_0_bw="256" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
_Z4xor_R5Stack.exit:1 %or_ln878_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64, i64 %z_word_num_bits_8_3_4, i64 %z_word_num_bits_8_2_4, i64 %z_word_num_bits_8_1_4, i64 %z_word_num_bits_8_0_4

]]></Node>
<StgValue><ssdm name="or_ln878_2"/></StgValue>
</operation>

<operation id="1987" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z4xor_R5Stack.exit:2 %state_addr_145 = getelementptr i256 %state, i64 0, i64 %phi_ln878_cast

]]></Node>
<StgValue><ssdm name="state_addr_145"/></StgValue>
</operation>

<operation id="1988" st_id="130" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32">
<![CDATA[
_Z4xor_R5Stack.exit:3 %store_ln878 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_145, i256 %or_ln878_2, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln878"/></StgValue>
</operation>

<operation id="1989" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_Z4xor_R5Stack.exit:4 %store_ln131 = store i64 %z_word_num_bits_8_3_4, i64 %z_word_num_bits_8_3_0

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1990" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_Z4xor_R5Stack.exit:5 %store_ln131 = store i64 %z_word_num_bits_8_2_4, i64 %z_word_num_bits_8_2_0

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1991" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_Z4xor_R5Stack.exit:6 %store_ln131 = store i64 %z_word_num_bits_8_1_4, i64 %z_word_num_bits_8_1_0

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1992" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_Z4xor_R5Stack.exit:7 %store_ln131 = store i64 %z_word_num_bits_8_0_4, i64 %z_word_num_bits_8_0_0

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1993" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z4xor_R5Stack.exit:8 %store_ln131 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1994" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="0" op_0_bw="0">
<![CDATA[
_Z4xor_R5Stack.exit:9 %br_ln131 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1995" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
branch48:0 %z_word_num_bits_9_3_2 = phi i64 %z_word_num_bits_9_3_0_load, void, i64 %z_word_num_bits_9_3_3, void %branch48

]]></Node>
<StgValue><ssdm name="z_word_num_bits_9_3_2"/></StgValue>
</operation>

<operation id="1996" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
branch48:1 %z_word_num_bits_9_2_2 = phi i64 %z_word_num_bits_9_2_0_load, void, i64 %z_word_num_bits_9_2_3, void %branch48

]]></Node>
<StgValue><ssdm name="z_word_num_bits_9_2_2"/></StgValue>
</operation>

<operation id="1997" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
branch48:2 %z_word_num_bits_9_1_2 = phi i64 %z_word_num_bits_9_1_0_load, void, i64 %z_word_num_bits_9_1_3, void %branch48

]]></Node>
<StgValue><ssdm name="z_word_num_bits_9_1_2"/></StgValue>
</operation>

<operation id="1998" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
branch48:3 %z_word_num_bits_9_0_2 = phi i64 %z_word_num_bits_9_0_0_load, void, i64 %z_word_num_bits_9_0_3, void %branch48

]]></Node>
<StgValue><ssdm name="z_word_num_bits_9_0_2"/></StgValue>
</operation>

<operation id="1999" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
branch48:4 %phi_ln29_15 = phi i2 0, void, i2 %add_ln29_22, void %branch48

]]></Node>
<StgValue><ssdm name="phi_ln29_15"/></StgValue>
</operation>

<operation id="2000" st_id="131" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch48:5 %add_ln29_22 = add i2 %phi_ln29_15, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29_22"/></StgValue>
</operation>

<operation id="2001" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
branch48:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="2002" st_id="131" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch48:7 %z_word_num_bits_9_0_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %z_word_num_bits_9_0_2, i64 %z_word_num_bits_9_0_2, i64 %z_word_num_bits_9_0_2, i2 %phi_ln29_15

]]></Node>
<StgValue><ssdm name="z_word_num_bits_9_0_3"/></StgValue>
</operation>

<operation id="2003" st_id="131" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch48:8 %z_word_num_bits_9_1_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_9_1_2, i64 0, i64 %z_word_num_bits_9_1_2, i64 %z_word_num_bits_9_1_2, i2 %phi_ln29_15

]]></Node>
<StgValue><ssdm name="z_word_num_bits_9_1_3"/></StgValue>
</operation>

<operation id="2004" st_id="131" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch48:9 %z_word_num_bits_9_2_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_9_2_2, i64 %z_word_num_bits_9_2_2, i64 0, i64 %z_word_num_bits_9_2_2, i2 %phi_ln29_15

]]></Node>
<StgValue><ssdm name="z_word_num_bits_9_2_3"/></StgValue>
</operation>

<operation id="2005" st_id="131" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch48:10 %z_word_num_bits_9_3_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_9_3_2, i64 %z_word_num_bits_9_3_2, i64 %z_word_num_bits_9_3_2, i64 0, i2 %phi_ln29_15

]]></Node>
<StgValue><ssdm name="z_word_num_bits_9_3_3"/></StgValue>
</operation>

<operation id="2006" st_id="131" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch48:11 %icmp_ln29_33 = icmp_eq  i2 %phi_ln29_15, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29_33"/></StgValue>
</operation>

<operation id="2007" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
branch48:12 %empty_275 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_275"/></StgValue>
</operation>

<operation id="2008" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch48:13 %br_ln29 = br i1 %icmp_ln29_33, void %branch48, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i728

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="2009" st_id="132" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i728:0 %add_ln42_49 = add i14 %trunc_ln60_90, i14 16382

]]></Node>
<StgValue><ssdm name="add_ln42_49"/></StgValue>
</operation>

<operation id="2010" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i728:1 %shl_ln50_16 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_49, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln50_16"/></StgValue>
</operation>

<operation id="2011" st_id="132" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i728:2 %add_ln50_21 = add i19 %shl_ln50_16, i19 64

]]></Node>
<StgValue><ssdm name="add_ln50_21"/></StgValue>
</operation>

<operation id="2012" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i728:3 %tmp_229 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln50_21, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="2013" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i728:4 %zext_ln211 = zext i14 %tmp_229

]]></Node>
<StgValue><ssdm name="zext_ln211"/></StgValue>
</operation>

<operation id="2014" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i728:5 %state_addr_133 = getelementptr i256 %state, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="state_addr_133"/></StgValue>
</operation>

<operation id="2015" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="256" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i728:6 %state_load_166 = load i14 %state_addr_133

]]></Node>
<StgValue><ssdm name="state_load_166"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="2016" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="256" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i728:6 %state_load_166 = load i14 %state_addr_133

]]></Node>
<StgValue><ssdm name="state_load_166"/></StgValue>
</operation>

<operation id="2017" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i728:7 %br_ln210 = br void

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="2018" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %z_word_num_bits_9_3_4 = phi i64 %z_word_num_bits_9_3_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i728, i64 %z_word_num_bits_9_3_5, void %.split189564

]]></Node>
<StgValue><ssdm name="z_word_num_bits_9_3_4"/></StgValue>
</operation>

<operation id="2019" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1 %z_word_num_bits_9_2_4 = phi i64 %z_word_num_bits_9_2_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i728, i64 %z_word_num_bits_9_2_5, void %.split189564

]]></Node>
<StgValue><ssdm name="z_word_num_bits_9_2_4"/></StgValue>
</operation>

<operation id="2020" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2 %z_word_num_bits_9_1_4 = phi i64 %z_word_num_bits_9_1_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i728, i64 %z_word_num_bits_9_1_5, void %.split189564

]]></Node>
<StgValue><ssdm name="z_word_num_bits_9_1_4"/></StgValue>
</operation>

<operation id="2021" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:3 %z_word_num_bits_9_0_4 = phi i64 %z_word_num_bits_9_0_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i728, i64 %z_word_num_bits_9_0_5, void %.split189564

]]></Node>
<StgValue><ssdm name="z_word_num_bits_9_0_4"/></StgValue>
</operation>

<operation id="2022" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:4 %i_116 = phi i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i728, i3 %i_124, void %.split189564

]]></Node>
<StgValue><ssdm name="i_116"/></StgValue>
</operation>

<operation id="2023" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:5 %phi_ln864 = phi i14 16383, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i728, i14 %tmp_229, void %.split189564

]]></Node>
<StgValue><ssdm name="phi_ln864"/></StgValue>
</operation>

<operation id="2024" st_id="134" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6 %i_124 = add i3 %i_116, i3 1

]]></Node>
<StgValue><ssdm name="i_124"/></StgValue>
</operation>

<operation id="2025" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:7 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="2026" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:8 %icmp_ln210 = icmp_eq  i3 %i_116, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln210"/></StgValue>
</operation>

<operation id="2027" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %empty_276 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_276"/></StgValue>
</operation>

<operation id="2028" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln210 = br i1 %icmp_ln210, void %.split189, void %_Z3or_R5Stack.exit

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="2029" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="2" op_0_bw="3">
<![CDATA[
.split189:0 %trunc_ln50_47 = trunc i3 %i_116

]]></Node>
<StgValue><ssdm name="trunc_ln50_47"/></StgValue>
</operation>

<operation id="2030" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.split189:1 %shl_ln38 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_47, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln38"/></StgValue>
</operation>

<operation id="2031" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="256" op_0_bw="8">
<![CDATA[
.split189:2 %zext_ln211_1 = zext i8 %shl_ln38

]]></Node>
<StgValue><ssdm name="zext_ln211_1"/></StgValue>
</operation>

<operation id="2032" st_id="134" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split189:3 %lshr_ln211 = lshr i256 %state_load_166, i256 %zext_ln211_1

]]></Node>
<StgValue><ssdm name="lshr_ln211"/></StgValue>
</operation>

<operation id="2033" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="64" op_0_bw="256">
<![CDATA[
.split189:4 %trunc_ln211 = trunc i256 %lshr_ln211

]]></Node>
<StgValue><ssdm name="trunc_ln211"/></StgValue>
</operation>

<operation id="2034" st_id="134" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split189:5 %tmp_49 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %trunc_ln60_93, i64 %trunc_ln60_50, i64 %trunc_ln60_51, i64 %trunc_ln60_53, i2 %trunc_ln50_47

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="2035" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split189:6 %or_ln211 = or i64 %tmp_49, i64 %trunc_ln211

]]></Node>
<StgValue><ssdm name="or_ln211"/></StgValue>
</operation>

<operation id="2036" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split189:7 %switch_ln211 = switch i2 %trunc_ln50_47, void %branch55, i2 0, void %.split189564, i2 1, void %branch53, i2 2, void %branch54

]]></Node>
<StgValue><ssdm name="switch_ln211"/></StgValue>
</operation>

<operation id="2037" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="trunc_ln50_47" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="0" op_0_bw="0">
<![CDATA[
branch54:0 %br_ln211 = br void %.split189564

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="2038" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="trunc_ln50_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="0" op_0_bw="0">
<![CDATA[
branch53:0 %br_ln211 = br void %.split189564

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="2039" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="trunc_ln50_47" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="0" op_0_bw="0">
<![CDATA[
branch55:0 %br_ln211 = br void %.split189564

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="2040" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
.split189564:0 %z_word_num_bits_9_3_5 = phi i64 %or_ln211, void %branch55, i64 %z_word_num_bits_9_3_4, void %branch54, i64 %z_word_num_bits_9_3_4, void %branch53, i64 %z_word_num_bits_9_3_4, void %.split189

]]></Node>
<StgValue><ssdm name="z_word_num_bits_9_3_5"/></StgValue>
</operation>

<operation id="2041" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
.split189564:1 %z_word_num_bits_9_2_5 = phi i64 %z_word_num_bits_9_2_4, void %branch55, i64 %or_ln211, void %branch54, i64 %z_word_num_bits_9_2_4, void %branch53, i64 %z_word_num_bits_9_2_4, void %.split189

]]></Node>
<StgValue><ssdm name="z_word_num_bits_9_2_5"/></StgValue>
</operation>

<operation id="2042" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
.split189564:2 %z_word_num_bits_9_1_5 = phi i64 %z_word_num_bits_9_1_4, void %branch55, i64 %z_word_num_bits_9_1_4, void %branch54, i64 %or_ln211, void %branch53, i64 %z_word_num_bits_9_1_4, void %.split189

]]></Node>
<StgValue><ssdm name="z_word_num_bits_9_1_5"/></StgValue>
</operation>

<operation id="2043" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
.split189564:3 %z_word_num_bits_9_0_5 = phi i64 %z_word_num_bits_9_0_4, void %branch55, i64 %z_word_num_bits_9_0_4, void %branch54, i64 %z_word_num_bits_9_0_4, void %branch53, i64 %or_ln211, void %.split189

]]></Node>
<StgValue><ssdm name="z_word_num_bits_9_0_5"/></StgValue>
</operation>

<operation id="2044" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="0" op_0_bw="0">
<![CDATA[
.split189564:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="2045" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="64" op_0_bw="14">
<![CDATA[
_Z3or_R5Stack.exit:0 %phi_ln864_cast = zext i14 %phi_ln864

]]></Node>
<StgValue><ssdm name="phi_ln864_cast"/></StgValue>
</operation>

<operation id="2046" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="256" op_0_bw="256" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
_Z3or_R5Stack.exit:1 %or_ln864_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64, i64 %z_word_num_bits_9_3_4, i64 %z_word_num_bits_9_2_4, i64 %z_word_num_bits_9_1_4, i64 %z_word_num_bits_9_0_4

]]></Node>
<StgValue><ssdm name="or_ln864_2"/></StgValue>
</operation>

<operation id="2047" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z3or_R5Stack.exit:2 %state_addr_144 = getelementptr i256 %state, i64 0, i64 %phi_ln864_cast

]]></Node>
<StgValue><ssdm name="state_addr_144"/></StgValue>
</operation>

<operation id="2048" st_id="135" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32">
<![CDATA[
_Z3or_R5Stack.exit:3 %store_ln864 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_144, i256 %or_ln864_2, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln864"/></StgValue>
</operation>

<operation id="2049" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_Z3or_R5Stack.exit:4 %store_ln128 = store i64 %z_word_num_bits_9_3_4, i64 %z_word_num_bits_9_3_0

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="2050" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_Z3or_R5Stack.exit:5 %store_ln128 = store i64 %z_word_num_bits_9_2_4, i64 %z_word_num_bits_9_2_0

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="2051" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_Z3or_R5Stack.exit:6 %store_ln128 = store i64 %z_word_num_bits_9_1_4, i64 %z_word_num_bits_9_1_0

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="2052" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_Z3or_R5Stack.exit:7 %store_ln128 = store i64 %z_word_num_bits_9_0_4, i64 %z_word_num_bits_9_0_0

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="2053" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z3or_R5Stack.exit:8 %store_ln128 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="2054" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="0" op_0_bw="0">
<![CDATA[
_Z3or_R5Stack.exit:9 %br_ln128 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="2055" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
branch56:0 %z_word_num_bits_10_3_2 = phi i64 %z_word_num_bits_10_3_0_load, void, i64 %z_word_num_bits_10_3_3, void %branch56

]]></Node>
<StgValue><ssdm name="z_word_num_bits_10_3_2"/></StgValue>
</operation>

<operation id="2056" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
branch56:1 %z_word_num_bits_10_2_2 = phi i64 %z_word_num_bits_10_2_0_load, void, i64 %z_word_num_bits_10_2_3, void %branch56

]]></Node>
<StgValue><ssdm name="z_word_num_bits_10_2_2"/></StgValue>
</operation>

<operation id="2057" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
branch56:2 %z_word_num_bits_10_1_2 = phi i64 %z_word_num_bits_10_1_0_load, void, i64 %z_word_num_bits_10_1_3, void %branch56

]]></Node>
<StgValue><ssdm name="z_word_num_bits_10_1_2"/></StgValue>
</operation>

<operation id="2058" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
branch56:3 %z_word_num_bits_10_0_2 = phi i64 %z_word_num_bits_10_0_0_load, void, i64 %z_word_num_bits_10_0_3, void %branch56

]]></Node>
<StgValue><ssdm name="z_word_num_bits_10_0_2"/></StgValue>
</operation>

<operation id="2059" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
branch56:4 %phi_ln29_14 = phi i2 0, void, i2 %add_ln29_21, void %branch56

]]></Node>
<StgValue><ssdm name="phi_ln29_14"/></StgValue>
</operation>

<operation id="2060" st_id="136" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch56:5 %add_ln29_21 = add i2 %phi_ln29_14, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29_21"/></StgValue>
</operation>

<operation id="2061" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
branch56:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="2062" st_id="136" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch56:7 %z_word_num_bits_10_0_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %z_word_num_bits_10_0_2, i64 %z_word_num_bits_10_0_2, i64 %z_word_num_bits_10_0_2, i2 %phi_ln29_14

]]></Node>
<StgValue><ssdm name="z_word_num_bits_10_0_3"/></StgValue>
</operation>

<operation id="2063" st_id="136" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch56:8 %z_word_num_bits_10_1_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_10_1_2, i64 0, i64 %z_word_num_bits_10_1_2, i64 %z_word_num_bits_10_1_2, i2 %phi_ln29_14

]]></Node>
<StgValue><ssdm name="z_word_num_bits_10_1_3"/></StgValue>
</operation>

<operation id="2064" st_id="136" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch56:9 %z_word_num_bits_10_2_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_10_2_2, i64 %z_word_num_bits_10_2_2, i64 0, i64 %z_word_num_bits_10_2_2, i2 %phi_ln29_14

]]></Node>
<StgValue><ssdm name="z_word_num_bits_10_2_3"/></StgValue>
</operation>

<operation id="2065" st_id="136" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch56:10 %z_word_num_bits_10_3_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_10_3_2, i64 %z_word_num_bits_10_3_2, i64 %z_word_num_bits_10_3_2, i64 0, i2 %phi_ln29_14

]]></Node>
<StgValue><ssdm name="z_word_num_bits_10_3_3"/></StgValue>
</operation>

<operation id="2066" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch56:11 %icmp_ln29_32 = icmp_eq  i2 %phi_ln29_14, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29_32"/></StgValue>
</operation>

<operation id="2067" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
branch56:12 %empty_273 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_273"/></StgValue>
</operation>

<operation id="2068" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch56:13 %br_ln29 = br i1 %icmp_ln29_32, void %branch56, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i696

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="2069" st_id="137" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i696:0 %add_ln42_48 = add i14 %trunc_ln60_84, i14 16382

]]></Node>
<StgValue><ssdm name="add_ln42_48"/></StgValue>
</operation>

<operation id="2070" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i696:1 %shl_ln50_15 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_48, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln50_15"/></StgValue>
</operation>

<operation id="2071" st_id="137" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i696:2 %add_ln50_20 = add i19 %shl_ln50_15, i19 64

]]></Node>
<StgValue><ssdm name="add_ln50_20"/></StgValue>
</operation>

<operation id="2072" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i696:3 %tmp_228 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln50_20, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="2073" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="64" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i696:4 %zext_ln220 = zext i14 %tmp_228

]]></Node>
<StgValue><ssdm name="zext_ln220"/></StgValue>
</operation>

<operation id="2074" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i696:5 %state_addr_132 = getelementptr i256 %state, i64 0, i64 %zext_ln220

]]></Node>
<StgValue><ssdm name="state_addr_132"/></StgValue>
</operation>

<operation id="2075" st_id="137" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="256" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i696:6 %state_load_165 = load i14 %state_addr_132

]]></Node>
<StgValue><ssdm name="state_load_165"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="2076" st_id="138" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="256" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i696:6 %state_load_165 = load i14 %state_addr_132

]]></Node>
<StgValue><ssdm name="state_load_165"/></StgValue>
</operation>

<operation id="2077" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i696:7 %br_ln219 = br void

]]></Node>
<StgValue><ssdm name="br_ln219"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="2078" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %z_word_num_bits_10_3_4 = phi i64 %z_word_num_bits_10_3_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i696, i64 %z_word_num_bits_10_3_5, void %.split192618

]]></Node>
<StgValue><ssdm name="z_word_num_bits_10_3_4"/></StgValue>
</operation>

<operation id="2079" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1 %z_word_num_bits_10_2_4 = phi i64 %z_word_num_bits_10_2_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i696, i64 %z_word_num_bits_10_2_5, void %.split192618

]]></Node>
<StgValue><ssdm name="z_word_num_bits_10_2_4"/></StgValue>
</operation>

<operation id="2080" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2 %z_word_num_bits_10_1_4 = phi i64 %z_word_num_bits_10_1_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i696, i64 %z_word_num_bits_10_1_5, void %.split192618

]]></Node>
<StgValue><ssdm name="z_word_num_bits_10_1_4"/></StgValue>
</operation>

<operation id="2081" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:3 %z_word_num_bits_10_0_4 = phi i64 %z_word_num_bits_10_0_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i696, i64 %z_word_num_bits_10_0_5, void %.split192618

]]></Node>
<StgValue><ssdm name="z_word_num_bits_10_0_4"/></StgValue>
</operation>

<operation id="2082" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:4 %i_115 = phi i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i696, i3 %i_123, void %.split192618

]]></Node>
<StgValue><ssdm name="i_115"/></StgValue>
</operation>

<operation id="2083" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:5 %phi_ln871 = phi i14 16383, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i696, i14 %tmp_228, void %.split192618

]]></Node>
<StgValue><ssdm name="phi_ln871"/></StgValue>
</operation>

<operation id="2084" st_id="139" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6 %i_123 = add i3 %i_115, i3 1

]]></Node>
<StgValue><ssdm name="i_123"/></StgValue>
</operation>

<operation id="2085" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:7 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="2086" st_id="139" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:8 %icmp_ln219 = icmp_eq  i3 %i_115, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln219"/></StgValue>
</operation>

<operation id="2087" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %empty_274 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_274"/></StgValue>
</operation>

<operation id="2088" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln219 = br i1 %icmp_ln219, void %.split192, void %_Z4and_R5Stack.exit

]]></Node>
<StgValue><ssdm name="br_ln219"/></StgValue>
</operation>

<operation id="2089" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="2" op_0_bw="3">
<![CDATA[
.split192:0 %trunc_ln50_46 = trunc i3 %i_115

]]></Node>
<StgValue><ssdm name="trunc_ln50_46"/></StgValue>
</operation>

<operation id="2090" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.split192:1 %shl_ln37 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_46, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln37"/></StgValue>
</operation>

<operation id="2091" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="256" op_0_bw="8">
<![CDATA[
.split192:2 %zext_ln220_7 = zext i8 %shl_ln37

]]></Node>
<StgValue><ssdm name="zext_ln220_7"/></StgValue>
</operation>

<operation id="2092" st_id="139" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split192:3 %lshr_ln220 = lshr i256 %state_load_165, i256 %zext_ln220_7

]]></Node>
<StgValue><ssdm name="lshr_ln220"/></StgValue>
</operation>

<operation id="2093" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="64" op_0_bw="256">
<![CDATA[
.split192:4 %trunc_ln220 = trunc i256 %lshr_ln220

]]></Node>
<StgValue><ssdm name="trunc_ln220"/></StgValue>
</operation>

<operation id="2094" st_id="139" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split192:5 %tmp_48 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %trunc_ln60_88, i64 %trunc_ln60_44, i64 %trunc_ln60_45, i64 %trunc_ln60_49, i2 %trunc_ln50_46

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="2095" st_id="139" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split192:6 %and_ln220 = and i64 %tmp_48, i64 %trunc_ln220

]]></Node>
<StgValue><ssdm name="and_ln220"/></StgValue>
</operation>

<operation id="2096" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split192:7 %switch_ln220 = switch i2 %trunc_ln50_46, void %branch63, i2 0, void %.split192618, i2 1, void %branch61, i2 2, void %branch62

]]></Node>
<StgValue><ssdm name="switch_ln220"/></StgValue>
</operation>

<operation id="2097" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
<literal name="trunc_ln50_46" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="0" op_0_bw="0">
<![CDATA[
branch62:0 %br_ln220 = br void %.split192618

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="2098" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
<literal name="trunc_ln50_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="0" op_0_bw="0">
<![CDATA[
branch61:0 %br_ln220 = br void %.split192618

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="2099" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
<literal name="trunc_ln50_46" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="0" op_0_bw="0">
<![CDATA[
branch63:0 %br_ln220 = br void %.split192618

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="2100" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
.split192618:0 %z_word_num_bits_10_3_5 = phi i64 %and_ln220, void %branch63, i64 %z_word_num_bits_10_3_4, void %branch62, i64 %z_word_num_bits_10_3_4, void %branch61, i64 %z_word_num_bits_10_3_4, void %.split192

]]></Node>
<StgValue><ssdm name="z_word_num_bits_10_3_5"/></StgValue>
</operation>

<operation id="2101" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
.split192618:1 %z_word_num_bits_10_2_5 = phi i64 %z_word_num_bits_10_2_4, void %branch63, i64 %and_ln220, void %branch62, i64 %z_word_num_bits_10_2_4, void %branch61, i64 %z_word_num_bits_10_2_4, void %.split192

]]></Node>
<StgValue><ssdm name="z_word_num_bits_10_2_5"/></StgValue>
</operation>

<operation id="2102" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
.split192618:2 %z_word_num_bits_10_1_5 = phi i64 %z_word_num_bits_10_1_4, void %branch63, i64 %z_word_num_bits_10_1_4, void %branch62, i64 %and_ln220, void %branch61, i64 %z_word_num_bits_10_1_4, void %.split192

]]></Node>
<StgValue><ssdm name="z_word_num_bits_10_1_5"/></StgValue>
</operation>

<operation id="2103" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
.split192618:3 %z_word_num_bits_10_0_5 = phi i64 %z_word_num_bits_10_0_4, void %branch63, i64 %z_word_num_bits_10_0_4, void %branch62, i64 %z_word_num_bits_10_0_4, void %branch61, i64 %and_ln220, void %.split192

]]></Node>
<StgValue><ssdm name="z_word_num_bits_10_0_5"/></StgValue>
</operation>

<operation id="2104" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="0" op_0_bw="0">
<![CDATA[
.split192618:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="2105" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="64" op_0_bw="14">
<![CDATA[
_Z4and_R5Stack.exit:0 %phi_ln871_cast = zext i14 %phi_ln871

]]></Node>
<StgValue><ssdm name="phi_ln871_cast"/></StgValue>
</operation>

<operation id="2106" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="256" op_0_bw="256" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
_Z4and_R5Stack.exit:1 %or_ln871_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64, i64 %z_word_num_bits_10_3_4, i64 %z_word_num_bits_10_2_4, i64 %z_word_num_bits_10_1_4, i64 %z_word_num_bits_10_0_4

]]></Node>
<StgValue><ssdm name="or_ln871_2"/></StgValue>
</operation>

<operation id="2107" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z4and_R5Stack.exit:2 %state_addr_143 = getelementptr i256 %state, i64 0, i64 %phi_ln871_cast

]]></Node>
<StgValue><ssdm name="state_addr_143"/></StgValue>
</operation>

<operation id="2108" st_id="140" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32">
<![CDATA[
_Z4and_R5Stack.exit:3 %store_ln871 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_143, i256 %or_ln871_2, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln871"/></StgValue>
</operation>

<operation id="2109" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_Z4and_R5Stack.exit:4 %store_ln125 = store i64 %z_word_num_bits_10_3_4, i64 %z_word_num_bits_10_3_0

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="2110" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_Z4and_R5Stack.exit:5 %store_ln125 = store i64 %z_word_num_bits_10_2_4, i64 %z_word_num_bits_10_2_0

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="2111" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_Z4and_R5Stack.exit:6 %store_ln125 = store i64 %z_word_num_bits_10_1_4, i64 %z_word_num_bits_10_1_0

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="2112" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_Z4and_R5Stack.exit:7 %store_ln125 = store i64 %z_word_num_bits_10_0_4, i64 %z_word_num_bits_10_0_0

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="2113" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z4and_R5Stack.exit:8 %store_ln125 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="2114" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="0" op_0_bw="0">
<![CDATA[
_Z4and_R5Stack.exit:9 %br_ln125 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="2115" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="256" op_0_bw="14">
<![CDATA[
memset.loop2158:0 %state_load_65 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_65"/></StgValue>
</operation>

<operation id="2116" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="14" op_0_bw="256">
<![CDATA[
memset.loop2158:1 %trunc_ln42 = trunc i256 %state_load_65

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="2117" st_id="141" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
memset.loop2158:2 %add_ln42_5 = add i14 %trunc_ln42, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln42_5"/></StgValue>
</operation>

<operation id="2118" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
memset.loop2158:3 %shl_ln50_10 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_5, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln50_10"/></StgValue>
</operation>

<operation id="2119" st_id="141" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
memset.loop2158:4 %add_ln50_12 = add i19 %shl_ln50_10, i19 64

]]></Node>
<StgValue><ssdm name="add_ln50_12"/></StgValue>
</operation>

<operation id="2120" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop2158:5 %tmp_223 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln50_12, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="2121" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="64" op_0_bw="14">
<![CDATA[
memset.loop2158:6 %zext_ln83_10 = zext i14 %tmp_223

]]></Node>
<StgValue><ssdm name="zext_ln83_10"/></StgValue>
</operation>

<operation id="2122" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop2158:7 %state_addr_66 = getelementptr i256 %state, i64 0, i64 %zext_ln83_10

]]></Node>
<StgValue><ssdm name="state_addr_66"/></StgValue>
</operation>

<operation id="2123" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
memset.loop2158:8 %state_load_66 = load i14 %state_addr_66

]]></Node>
<StgValue><ssdm name="state_load_66"/></StgValue>
</operation>

<operation id="2124" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_63 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_63"/></StgValue>
</operation>

<operation id="2125" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="14" op_0_bw="256">
<![CDATA[
:1 %trunc_ln45_5 = trunc i256 %state_load_63

]]></Node>
<StgValue><ssdm name="trunc_ln45_5"/></StgValue>
</operation>

<operation id="2126" st_id="141" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3 %add_ln45_15 = add i14 %trunc_ln45_5, i14 16382

]]></Node>
<StgValue><ssdm name="add_ln45_15"/></StgValue>
</operation>

<operation id="2127" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:5 %shl_ln50_9 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_15, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln50_9"/></StgValue>
</operation>

<operation id="2128" st_id="141" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:6 %add_ln50_11 = add i19 %shl_ln50_9, i19 64

]]></Node>
<StgValue><ssdm name="add_ln50_11"/></StgValue>
</operation>

<operation id="2129" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7 %tmp_222 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln50_11, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="2130" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="64" op_0_bw="14">
<![CDATA[
:8 %zext_ln83_9 = zext i14 %tmp_222

]]></Node>
<StgValue><ssdm name="zext_ln83_9"/></StgValue>
</operation>

<operation id="2131" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %state_addr_65 = getelementptr i256 %state, i64 0, i64 %zext_ln83_9

]]></Node>
<StgValue><ssdm name="state_addr_65"/></StgValue>
</operation>

<operation id="2132" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:10 %state_load_64 = load i14 %state_addr_65

]]></Node>
<StgValue><ssdm name="state_load_64"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="2133" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
memset.loop2158:8 %state_load_66 = load i14 %state_addr_66

]]></Node>
<StgValue><ssdm name="state_load_66"/></StgValue>
</operation>

<operation id="2134" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="0" op_0_bw="0">
<![CDATA[
memset.loop2158:9 %br_ln82 = br void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2135" st_id="142" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2 %add_ln45_14 = add i14 %trunc_ln45_5, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln45_14"/></StgValue>
</operation>

<operation id="2136" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:4 %shl_ln50_8 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_14, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln50_8"/></StgValue>
</operation>

<operation id="2137" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:10 %state_load_64 = load i14 %state_addr_65

]]></Node>
<StgValue><ssdm name="state_load_64"/></StgValue>
</operation>

<operation id="2138" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="0" op_0_bw="0">
<![CDATA[
:11 %br_ln82 = br void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="2139" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_106 = phi i3 0, void %memset.loop2158, i3 %i_107, void %.split195

]]></Node>
<StgValue><ssdm name="i_106"/></StgValue>
</operation>

<operation id="2140" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1 %result_34 = phi i1 1, void %memset.loop2158, i1 %result_35, void %.split195

]]></Node>
<StgValue><ssdm name="result_34"/></StgValue>
</operation>

<operation id="2141" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:2 %phi_ln121 = phi i14 16383, void %memset.loop2158, i14 %tmp_223, void %.split195

]]></Node>
<StgValue><ssdm name="phi_ln121"/></StgValue>
</operation>

<operation id="2142" st_id="143" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %i_107 = add i3 %i_106, i3 1

]]></Node>
<StgValue><ssdm name="i_107"/></StgValue>
</operation>

<operation id="2143" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="2144" st_id="143" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5 %icmp_ln82_10 = icmp_eq  i3 %i_106, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln82_10"/></StgValue>
</operation>

<operation id="2145" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6 %empty_272 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_272"/></StgValue>
</operation>

<operation id="2146" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln82 = br i1 %icmp_ln82_10, void %.split195, void %split2141

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2147" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="2" op_0_bw="3">
<![CDATA[
.split195:0 %trunc_ln50_42 = trunc i3 %i_106

]]></Node>
<StgValue><ssdm name="trunc_ln50_42"/></StgValue>
</operation>

<operation id="2148" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.split195:1 %shl_ln83_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_42, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln83_7"/></StgValue>
</operation>

<operation id="2149" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="256" op_0_bw="8">
<![CDATA[
.split195:2 %zext_ln83_16 = zext i8 %shl_ln83_7

]]></Node>
<StgValue><ssdm name="zext_ln83_16"/></StgValue>
</operation>

<operation id="2150" st_id="143" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split195:3 %lshr_ln83_8 = lshr i256 %state_load_66, i256 %zext_ln83_16

]]></Node>
<StgValue><ssdm name="lshr_ln83_8"/></StgValue>
</operation>

<operation id="2151" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="64" op_0_bw="256">
<![CDATA[
.split195:4 %trunc_ln83_8 = trunc i256 %lshr_ln83_8

]]></Node>
<StgValue><ssdm name="trunc_ln83_8"/></StgValue>
</operation>

<operation id="2152" st_id="143" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split195:5 %tmp_43 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 0, i64 0, i64 0, i2 %trunc_ln50_42

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="2153" st_id="143" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split195:6 %icmp_ln83_10 = icmp_eq  i64 %trunc_ln83_8, i64 %tmp_43

]]></Node>
<StgValue><ssdm name="icmp_ln83_10"/></StgValue>
</operation>

<operation id="2154" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split195:7 %result_35 = and i1 %icmp_ln83_10, i1 %result_34

]]></Node>
<StgValue><ssdm name="result_35"/></StgValue>
</operation>

<operation id="2155" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="0" op_0_bw="0">
<![CDATA[
.split195:8 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="2156" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="64" op_0_bw="14">
<![CDATA[
split2141:0 %phi_ln121_cast = zext i14 %phi_ln121

]]></Node>
<StgValue><ssdm name="phi_ln121_cast"/></StgValue>
</operation>

<operation id="2157" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="256" op_0_bw="1">
<![CDATA[
split2141:1 %zext_ln121 = zext i1 %result_34

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="2158" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
split2141:2 %state_addr_131 = getelementptr i256 %state, i64 0, i64 %phi_ln121_cast

]]></Node>
<StgValue><ssdm name="state_addr_131"/></StgValue>
</operation>

<operation id="2159" st_id="144" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32">
<![CDATA[
split2141:3 %store_ln121 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_131, i256 %zext_ln121, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="2160" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
split2141:4 %store_ln122 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="2161" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="0" op_0_bw="0">
<![CDATA[
split2141:5 %br_ln122 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="2162" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_104 = phi i3 0, void, i3 %i_105, void %.split198

]]></Node>
<StgValue><ssdm name="i_104"/></StgValue>
</operation>

<operation id="2163" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1 %result_32 = phi i1 1, void, i1 %result_33, void %.split198

]]></Node>
<StgValue><ssdm name="result_32"/></StgValue>
</operation>

<operation id="2164" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:2 %phi_ln212 = phi i14 16383, void, i14 %tmp_222, void %.split198

]]></Node>
<StgValue><ssdm name="phi_ln212"/></StgValue>
</operation>

<operation id="2165" st_id="145" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %i_105 = add i3 %i_104, i3 1

]]></Node>
<StgValue><ssdm name="i_105"/></StgValue>
</operation>

<operation id="2166" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="2167" st_id="145" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5 %icmp_ln82_9 = icmp_eq  i3 %i_104, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln82_9"/></StgValue>
</operation>

<operation id="2168" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6 %empty_271 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_271"/></StgValue>
</operation>

<operation id="2169" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln82 = br i1 %icmp_ln82_9, void %.split198, void %split2133

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2170" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="2" op_0_bw="3">
<![CDATA[
.split198:0 %trunc_ln50_41 = trunc i3 %i_104

]]></Node>
<StgValue><ssdm name="trunc_ln50_41"/></StgValue>
</operation>

<operation id="2171" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="2" op_3_bw="3">
<![CDATA[
.split198:1 %or_ln50_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i2.i3, i2 2, i2 %trunc_ln50_41, i3 0

]]></Node>
<StgValue><ssdm name="or_ln50_2"/></StgValue>
</operation>

<operation id="2172" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="19" op_0_bw="7">
<![CDATA[
.split198:2 %zext_ln50_5 = zext i7 %or_ln50_2

]]></Node>
<StgValue><ssdm name="zext_ln50_5"/></StgValue>
</operation>

<operation id="2173" st_id="145" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.split198:3 %add_ln50_19 = add i19 %zext_ln50_5, i19 %shl_ln50_8

]]></Node>
<StgValue><ssdm name="add_ln50_19"/></StgValue>
</operation>

<operation id="2174" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split198:4 %lshr_ln83_15 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln50_19, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln83_15"/></StgValue>
</operation>

<operation id="2175" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="64" op_0_bw="14">
<![CDATA[
.split198:5 %zext_ln83_14 = zext i14 %lshr_ln83_15

]]></Node>
<StgValue><ssdm name="zext_ln83_14"/></StgValue>
</operation>

<operation id="2176" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split198:6 %state_addr_130 = getelementptr i256 %state, i64 0, i64 %zext_ln83_14

]]></Node>
<StgValue><ssdm name="state_addr_130"/></StgValue>
</operation>

<operation id="2177" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="256" op_0_bw="14">
<![CDATA[
.split198:7 %state_load_164 = load i14 %state_addr_130

]]></Node>
<StgValue><ssdm name="state_load_164"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="2178" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="256" op_0_bw="14">
<![CDATA[
.split198:7 %state_load_164 = load i14 %state_addr_130

]]></Node>
<StgValue><ssdm name="state_load_164"/></StgValue>
</operation>

<operation id="2179" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.split198:8 %shl_ln83_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_41, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln83_6"/></StgValue>
</operation>

<operation id="2180" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="256" op_0_bw="8">
<![CDATA[
.split198:9 %zext_ln83_15 = zext i8 %shl_ln83_6

]]></Node>
<StgValue><ssdm name="zext_ln83_15"/></StgValue>
</operation>

<operation id="2181" st_id="146" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split198:10 %lshr_ln83_6 = lshr i256 %state_load_164, i256 %zext_ln83_15

]]></Node>
<StgValue><ssdm name="lshr_ln83_6"/></StgValue>
</operation>

<operation id="2182" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="64" op_0_bw="256">
<![CDATA[
.split198:11 %trunc_ln83_6 = trunc i256 %lshr_ln83_6

]]></Node>
<StgValue><ssdm name="trunc_ln83_6"/></StgValue>
</operation>

<operation id="2183" st_id="146" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split198:12 %lshr_ln83_7 = lshr i256 %state_load_64, i256 %zext_ln83_15

]]></Node>
<StgValue><ssdm name="lshr_ln83_7"/></StgValue>
</operation>

<operation id="2184" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="64" op_0_bw="256">
<![CDATA[
.split198:13 %trunc_ln83_7 = trunc i256 %lshr_ln83_7

]]></Node>
<StgValue><ssdm name="trunc_ln83_7"/></StgValue>
</operation>

<operation id="2185" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split198:14 %icmp_ln83_9 = icmp_eq  i64 %trunc_ln83_6, i64 %trunc_ln83_7

]]></Node>
<StgValue><ssdm name="icmp_ln83_9"/></StgValue>
</operation>

<operation id="2186" st_id="146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split198:15 %result_33 = and i1 %icmp_ln83_9, i1 %result_32

]]></Node>
<StgValue><ssdm name="result_33"/></StgValue>
</operation>

<operation id="2187" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="0" op_0_bw="0">
<![CDATA[
.split198:16 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="2188" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="64" op_0_bw="14">
<![CDATA[
split2133:0 %phi_ln212_cast = zext i14 %phi_ln212

]]></Node>
<StgValue><ssdm name="phi_ln212_cast"/></StgValue>
</operation>

<operation id="2189" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="256" op_0_bw="1">
<![CDATA[
split2133:1 %zext_ln212 = zext i1 %result_32

]]></Node>
<StgValue><ssdm name="zext_ln212"/></StgValue>
</operation>

<operation id="2190" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
split2133:2 %state_addr_129 = getelementptr i256 %state, i64 0, i64 %phi_ln212_cast

]]></Node>
<StgValue><ssdm name="state_addr_129"/></StgValue>
</operation>

<operation id="2191" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32">
<![CDATA[
split2133:3 %store_ln212 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_129, i256 %zext_ln212, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln212"/></StgValue>
</operation>

<operation id="2192" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
split2133:9 %store_ln119 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="2193" st_id="148" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
split2133:4 %state_load_163 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_163"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="2194" st_id="149" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
split2133:4 %state_load_163 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_163"/></StgValue>
</operation>

<operation id="2195" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="32" op_0_bw="256">
<![CDATA[
split2133:5 %trunc_ln60_128 = trunc i256 %state_load_163

]]></Node>
<StgValue><ssdm name="trunc_ln60_128"/></StgValue>
</operation>

<operation id="2196" st_id="149" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
split2133:6 %add_ln60_55 = add i32 %trunc_ln60_128, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln60_55"/></StgValue>
</operation>

<operation id="2197" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="256" op_0_bw="32">
<![CDATA[
split2133:7 %zext_ln60_27 = zext i32 %add_ln60_55

]]></Node>
<StgValue><ssdm name="zext_ln60_27"/></StgValue>
</operation>

<operation id="2198" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
split2133:8 %store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_27, i32 15

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="2199" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="0" op_0_bw="0">
<![CDATA[
split2133:10 %br_ln119 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="2200" st_id="150" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="256" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i593:0 %state_load_60 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_60"/></StgValue>
</operation>

<operation id="2201" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="32" op_0_bw="256">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i593:1 %trunc_ln60_77 = trunc i256 %state_load_60

]]></Node>
<StgValue><ssdm name="trunc_ln60_77"/></StgValue>
</operation>

<operation id="2202" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="14" op_0_bw="256">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i593:2 %trunc_ln60_78 = trunc i256 %state_load_60

]]></Node>
<StgValue><ssdm name="trunc_ln60_78"/></StgValue>
</operation>

<operation id="2203" st_id="150" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i593:3 %add_ln60_29 = add i32 %trunc_ln60_77, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln60_29"/></StgValue>
</operation>

<operation id="2204" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="256" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i593:4 %zext_ln60_14 = zext i32 %add_ln60_29

]]></Node>
<StgValue><ssdm name="zext_ln60_14"/></StgValue>
</operation>

<operation id="2205" st_id="150" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i593:5 %store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_14, i32 15

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="2206" st_id="151" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i593:6 %add_ln60_69 = add i14 %trunc_ln60_78, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln60_69"/></StgValue>
</operation>

<operation id="2207" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i593:7 %shl_ln60_1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_69, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln60_1"/></StgValue>
</operation>

<operation id="2208" st_id="151" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i593:8 %add_ln60_30 = add i19 %shl_ln60_1, i19 64

]]></Node>
<StgValue><ssdm name="add_ln60_30"/></StgValue>
</operation>

<operation id="2209" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i593:9 %lshr_ln60_2 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_30, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln60_2"/></StgValue>
</operation>

<operation id="2210" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="64" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i593:10 %zext_ln60_42 = zext i14 %lshr_ln60_2

]]></Node>
<StgValue><ssdm name="zext_ln60_42"/></StgValue>
</operation>

<operation id="2211" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i593:11 %state_addr_63 = getelementptr i256 %state, i64 0, i64 %zext_ln60_42

]]></Node>
<StgValue><ssdm name="state_addr_63"/></StgValue>
</operation>

<operation id="2212" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i593:12 %state_load_61 = load i14 %state_addr_63

]]></Node>
<StgValue><ssdm name="state_load_61"/></StgValue>
</operation>

<operation id="2213" st_id="151" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i593:17 %add_ln45_13 = add i14 %trunc_ln60_78, i14 16382

]]></Node>
<StgValue><ssdm name="add_ln45_13"/></StgValue>
</operation>

<operation id="2214" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i593:18 %shl_ln50_7 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_13, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln50_7"/></StgValue>
</operation>

<operation id="2215" st_id="151" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i593:19 %y = add i19 %shl_ln50_7, i19 64

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="2216" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i593:20 %tmp_221 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %y, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="2217" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="64" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i593:21 %zext_ln213_5 = zext i14 %tmp_221

]]></Node>
<StgValue><ssdm name="zext_ln213_5"/></StgValue>
</operation>

<operation id="2218" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i593:22 %state_addr_64 = getelementptr i256 %state, i64 0, i64 %zext_ln213_5

]]></Node>
<StgValue><ssdm name="state_addr_64"/></StgValue>
</operation>

<operation id="2219" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i593:23 %state_load_62 = load i14 %state_addr_64

]]></Node>
<StgValue><ssdm name="state_load_62"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="2220" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i593:12 %state_load_61 = load i14 %state_addr_63

]]></Node>
<StgValue><ssdm name="state_load_61"/></StgValue>
</operation>

<operation id="2221" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="64" op_0_bw="256">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i593:13 %trunc_ln60_82 = trunc i256 %state_load_61

]]></Node>
<StgValue><ssdm name="trunc_ln60_82"/></StgValue>
</operation>

<operation id="2222" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i593:14 %trunc_ln60_40 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_61, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln60_40"/></StgValue>
</operation>

<operation id="2223" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i593:15 %trunc_ln60_41 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_61, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln60_41"/></StgValue>
</operation>

<operation id="2224" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i593:16 %trunc_ln60_43 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_61, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln60_43"/></StgValue>
</operation>

<operation id="2225" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i593:23 %state_load_62 = load i14 %state_addr_64

]]></Node>
<StgValue><ssdm name="state_load_62"/></StgValue>
</operation>

<operation id="2226" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i593:24 %br_ln211 = br void

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="2227" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_102 = phi i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i593, i3 %i_103, void %.split201

]]></Node>
<StgValue><ssdm name="i_102"/></StgValue>
</operation>

<operation id="2228" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1 %k_19 = phi i1 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i593, i1 %k_24, void %.split201

]]></Node>
<StgValue><ssdm name="k_19"/></StgValue>
</operation>

<operation id="2229" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:2 %phi_ln203 = phi i14 16383, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i593, i14 %tmp_221, void %.split201

]]></Node>
<StgValue><ssdm name="phi_ln203"/></StgValue>
</operation>

<operation id="2230" st_id="153" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %i_103 = add i3 %i_102, i3 1

]]></Node>
<StgValue><ssdm name="i_103"/></StgValue>
</operation>

<operation id="2231" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="2232" st_id="153" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5 %icmp_ln211_3 = icmp_eq  i3 %i_102, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln211_3"/></StgValue>
</operation>

<operation id="2233" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6 %empty_270 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_270"/></StgValue>
</operation>

<operation id="2234" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln211 = br i1 %icmp_ln211_3, void %.split201, void %split2135

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="2235" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="2" op_0_bw="3">
<![CDATA[
.split201:0 %trunc_ln50_40 = trunc i3 %i_102

]]></Node>
<StgValue><ssdm name="trunc_ln50_40"/></StgValue>
</operation>

<operation id="2236" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.split201:1 %shl_ln213_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_40, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln213_2"/></StgValue>
</operation>

<operation id="2237" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="256" op_0_bw="8">
<![CDATA[
.split201:2 %zext_ln213_9 = zext i8 %shl_ln213_2

]]></Node>
<StgValue><ssdm name="zext_ln213_9"/></StgValue>
</operation>

<operation id="2238" st_id="153" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split201:3 %lshr_ln213_3 = lshr i256 %state_load_62, i256 %zext_ln213_9

]]></Node>
<StgValue><ssdm name="lshr_ln213_3"/></StgValue>
</operation>

<operation id="2239" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="64" op_0_bw="256">
<![CDATA[
.split201:4 %trunc_ln213_3 = trunc i256 %lshr_ln213_3

]]></Node>
<StgValue><ssdm name="trunc_ln213_3"/></StgValue>
</operation>

<operation id="2240" st_id="153" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split201:5 %tmp_42 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %trunc_ln60_82, i64 %trunc_ln60_40, i64 %trunc_ln60_41, i64 %trunc_ln60_43, i2 %trunc_ln50_40

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="2241" st_id="153" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split201:6 %sub_ln213_5 = sub i64 %trunc_ln213_3, i64 %tmp_42

]]></Node>
<StgValue><ssdm name="sub_ln213_5"/></StgValue>
</operation>

<operation id="2242" st_id="153" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split201:7 %k1_3 = icmp_ult  i64 %trunc_ln213_3, i64 %tmp_42

]]></Node>
<StgValue><ssdm name="k1_3"/></StgValue>
</operation>

<operation id="2243" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="64" op_0_bw="1">
<![CDATA[
.split201:8 %zext_ln215_4 = zext i1 %k_19

]]></Node>
<StgValue><ssdm name="zext_ln215_4"/></StgValue>
</operation>

<operation id="2244" st_id="153" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split201:9 %k2_3 = icmp_ult  i64 %sub_ln213_5, i64 %zext_ln215_4

]]></Node>
<StgValue><ssdm name="k2_3"/></StgValue>
</operation>

<operation id="2245" st_id="153" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split201:10 %k_24 = or i1 %k1_3, i1 %k2_3

]]></Node>
<StgValue><ssdm name="k_24"/></StgValue>
</operation>

<operation id="2246" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="0" op_0_bw="0">
<![CDATA[
.split201:11 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="2247" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="64" op_0_bw="14">
<![CDATA[
split2135:0 %phi_ln203_cast = zext i14 %phi_ln203

]]></Node>
<StgValue><ssdm name="phi_ln203_cast"/></StgValue>
</operation>

<operation id="2248" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="256" op_0_bw="1">
<![CDATA[
split2135:1 %zext_ln203 = zext i1 %k_19

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="2249" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
split2135:2 %state_addr_128 = getelementptr i256 %state, i64 0, i64 %phi_ln203_cast

]]></Node>
<StgValue><ssdm name="state_addr_128"/></StgValue>
</operation>

<operation id="2250" st_id="154" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32">
<![CDATA[
split2135:3 %store_ln203 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_128, i256 %zext_ln203, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln203"/></StgValue>
</operation>

<operation id="2251" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
split2135:4 %store_ln116 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2252" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="0" op_0_bw="0">
<![CDATA[
split2135:5 %br_ln116 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="2253" st_id="155" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %call_ln112 = call void @slt, i256 %state

]]></Node>
<StgValue><ssdm name="call_ln112"/></StgValue>
</operation>

<operation id="2254" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1 %store_ln113 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="2255" st_id="156" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %call_ln112 = call void @slt, i256 %state

]]></Node>
<StgValue><ssdm name="call_ln112"/></StgValue>
</operation>

<operation id="2256" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln113 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="2257" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="256" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i531:0 %state_load_58 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_58"/></StgValue>
</operation>

<operation id="2258" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="32" op_0_bw="256">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i531:1 %trunc_ln60_71 = trunc i256 %state_load_58

]]></Node>
<StgValue><ssdm name="trunc_ln60_71"/></StgValue>
</operation>

<operation id="2259" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="14" op_0_bw="256">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i531:2 %trunc_ln60_72 = trunc i256 %state_load_58

]]></Node>
<StgValue><ssdm name="trunc_ln60_72"/></StgValue>
</operation>

<operation id="2260" st_id="157" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i531:3 %add_ln60_27 = add i32 %trunc_ln60_71, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln60_27"/></StgValue>
</operation>

<operation id="2261" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="256" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i531:4 %zext_ln60_13 = zext i32 %add_ln60_27

]]></Node>
<StgValue><ssdm name="zext_ln60_13"/></StgValue>
</operation>

<operation id="2262" st_id="157" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i531:5 %store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_13, i32 15

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="2263" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="256" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i477:0 %state_load_56 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_56"/></StgValue>
</operation>

<operation id="2264" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="32" op_0_bw="256">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i477:1 %trunc_ln60_65 = trunc i256 %state_load_56

]]></Node>
<StgValue><ssdm name="trunc_ln60_65"/></StgValue>
</operation>

<operation id="2265" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="14" op_0_bw="256">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i477:2 %trunc_ln60_66 = trunc i256 %state_load_56

]]></Node>
<StgValue><ssdm name="trunc_ln60_66"/></StgValue>
</operation>

<operation id="2266" st_id="157" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i477:3 %add_ln60_25 = add i32 %trunc_ln60_65, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln60_25"/></StgValue>
</operation>

<operation id="2267" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="256" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i477:4 %zext_ln60_12 = zext i32 %add_ln60_25

]]></Node>
<StgValue><ssdm name="zext_ln60_12"/></StgValue>
</operation>

<operation id="2268" st_id="157" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i477:5 %store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_12, i32 15

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="2269" st_id="158" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i531:6 %add_ln60_68 = add i14 %trunc_ln60_72, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln60_68"/></StgValue>
</operation>

<operation id="2270" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i531:7 %shl_ln60_s = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_68, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln60_s"/></StgValue>
</operation>

<operation id="2271" st_id="158" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i531:8 %add_ln60_28 = add i19 %shl_ln60_s, i19 64

]]></Node>
<StgValue><ssdm name="add_ln60_28"/></StgValue>
</operation>

<operation id="2272" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i531:9 %lshr_ln60_1 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_28, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln60_1"/></StgValue>
</operation>

<operation id="2273" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="64" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i531:10 %zext_ln60_41 = zext i14 %lshr_ln60_1

]]></Node>
<StgValue><ssdm name="zext_ln60_41"/></StgValue>
</operation>

<operation id="2274" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i531:11 %state_addr_62 = getelementptr i256 %state, i64 0, i64 %zext_ln60_41

]]></Node>
<StgValue><ssdm name="state_addr_62"/></StgValue>
</operation>

<operation id="2275" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i531:12 %state_load_59 = load i14 %state_addr_62

]]></Node>
<StgValue><ssdm name="state_load_59"/></StgValue>
</operation>

<operation id="2276" st_id="158" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i477:6 %add_ln60_67 = add i14 %trunc_ln60_66, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln60_67"/></StgValue>
</operation>

<operation id="2277" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i477:7 %shl_ln60_9 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_67, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln60_9"/></StgValue>
</operation>

<operation id="2278" st_id="158" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i477:8 %add_ln60_26 = add i19 %shl_ln60_9, i19 64

]]></Node>
<StgValue><ssdm name="add_ln60_26"/></StgValue>
</operation>

<operation id="2279" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i477:9 %lshr_ln60_9 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_26, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln60_9"/></StgValue>
</operation>

<operation id="2280" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="64" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i477:10 %zext_ln60_40 = zext i14 %lshr_ln60_9

]]></Node>
<StgValue><ssdm name="zext_ln60_40"/></StgValue>
</operation>

<operation id="2281" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i477:11 %state_addr_61 = getelementptr i256 %state, i64 0, i64 %zext_ln60_40

]]></Node>
<StgValue><ssdm name="state_addr_61"/></StgValue>
</operation>

<operation id="2282" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i477:12 %state_load_57 = load i14 %state_addr_61

]]></Node>
<StgValue><ssdm name="state_load_57"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="2283" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i531:12 %state_load_59 = load i14 %state_addr_62

]]></Node>
<StgValue><ssdm name="state_load_59"/></StgValue>
</operation>

<operation id="2284" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="64" op_0_bw="256">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i531:13 %trunc_ln60_76 = trunc i256 %state_load_59

]]></Node>
<StgValue><ssdm name="trunc_ln60_76"/></StgValue>
</operation>

<operation id="2285" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i531:14 %trunc_ln60_34 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_59, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln60_34"/></StgValue>
</operation>

<operation id="2286" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i531:15 %trunc_ln60_35 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_59, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln60_35"/></StgValue>
</operation>

<operation id="2287" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i531:16 %trunc_ln60_39 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_59, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln60_39"/></StgValue>
</operation>

<operation id="2288" st_id="159" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i531:17 %add_ln45_12 = add i14 %trunc_ln60_72, i14 16382

]]></Node>
<StgValue><ssdm name="add_ln45_12"/></StgValue>
</operation>

<operation id="2289" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i531:18 %shl_ln50_6 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_12, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln50_6"/></StgValue>
</operation>

<operation id="2290" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i531:19 %br_ln211 = br void

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="2291" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i477:12 %state_load_57 = load i14 %state_addr_61

]]></Node>
<StgValue><ssdm name="state_load_57"/></StgValue>
</operation>

<operation id="2292" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="64" op_0_bw="256">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i477:13 %trunc_ln60_70 = trunc i256 %state_load_57

]]></Node>
<StgValue><ssdm name="trunc_ln60_70"/></StgValue>
</operation>

<operation id="2293" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i477:14 %trunc_ln60_28 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_57, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln60_28"/></StgValue>
</operation>

<operation id="2294" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i477:15 %trunc_ln60_29 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_57, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln60_29"/></StgValue>
</operation>

<operation id="2295" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i477:16 %trunc_ln60_33 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_57, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln60_33"/></StgValue>
</operation>

<operation id="2296" st_id="159" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i477:17 %add_ln45_11 = add i14 %trunc_ln60_66, i14 16382

]]></Node>
<StgValue><ssdm name="add_ln45_11"/></StgValue>
</operation>

<operation id="2297" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i477:18 %shl_ln50_5 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_11, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln50_5"/></StgValue>
</operation>

<operation id="2298" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i477:19 %br_ln211 = br void

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="2299" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_100 = phi i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i531, i3 %i_101, void %.split204

]]></Node>
<StgValue><ssdm name="i_100"/></StgValue>
</operation>

<operation id="2300" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1 %k_17 = phi i1 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i531, i1 %k_22, void %.split204

]]></Node>
<StgValue><ssdm name="k_17"/></StgValue>
</operation>

<operation id="2301" st_id="160" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %i_101 = add i3 %i_100, i3 1

]]></Node>
<StgValue><ssdm name="i_101"/></StgValue>
</operation>

<operation id="2302" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="2303" st_id="160" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4 %icmp_ln211_2 = icmp_eq  i3 %i_100, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln211_2"/></StgValue>
</operation>

<operation id="2304" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_269 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_269"/></StgValue>
</operation>

<operation id="2305" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln211 = br i1 %icmp_ln211_2, void %.split204, void %split2137

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="2306" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="2" op_0_bw="3">
<![CDATA[
.split204:0 %trunc_ln50_39 = trunc i3 %i_100

]]></Node>
<StgValue><ssdm name="trunc_ln50_39"/></StgValue>
</operation>

<operation id="2307" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="2" op_3_bw="3">
<![CDATA[
.split204:1 %or_ln50_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i2.i3, i2 2, i2 %trunc_ln50_39, i3 0

]]></Node>
<StgValue><ssdm name="or_ln50_1"/></StgValue>
</operation>

<operation id="2308" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="19" op_0_bw="7">
<![CDATA[
.split204:2 %zext_ln50_4 = zext i7 %or_ln50_1

]]></Node>
<StgValue><ssdm name="zext_ln50_4"/></StgValue>
</operation>

<operation id="2309" st_id="160" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.split204:3 %add_ln50_18 = add i19 %zext_ln50_4, i19 %shl_ln50_6

]]></Node>
<StgValue><ssdm name="add_ln50_18"/></StgValue>
</operation>

<operation id="2310" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split204:4 %lshr_ln213_8 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln50_18, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln213_8"/></StgValue>
</operation>

<operation id="2311" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="64" op_0_bw="14">
<![CDATA[
.split204:5 %zext_ln213_7 = zext i14 %lshr_ln213_8

]]></Node>
<StgValue><ssdm name="zext_ln213_7"/></StgValue>
</operation>

<operation id="2312" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split204:6 %state_addr_127 = getelementptr i256 %state, i64 0, i64 %zext_ln213_7

]]></Node>
<StgValue><ssdm name="state_addr_127"/></StgValue>
</operation>

<operation id="2313" st_id="160" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="256" op_0_bw="14">
<![CDATA[
.split204:7 %state_load_162 = load i14 %state_addr_127

]]></Node>
<StgValue><ssdm name="state_load_162"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="2314" st_id="161" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="256" op_0_bw="14">
<![CDATA[
.split204:7 %state_load_162 = load i14 %state_addr_127

]]></Node>
<StgValue><ssdm name="state_load_162"/></StgValue>
</operation>

<operation id="2315" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.split204:8 %shl_ln213_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_39, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln213_1"/></StgValue>
</operation>

<operation id="2316" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="256" op_0_bw="8">
<![CDATA[
.split204:9 %zext_ln213_8 = zext i8 %shl_ln213_1

]]></Node>
<StgValue><ssdm name="zext_ln213_8"/></StgValue>
</operation>

<operation id="2317" st_id="161" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split204:10 %lshr_ln213_2 = lshr i256 %state_load_162, i256 %zext_ln213_8

]]></Node>
<StgValue><ssdm name="lshr_ln213_2"/></StgValue>
</operation>

<operation id="2318" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="64" op_0_bw="256">
<![CDATA[
.split204:11 %trunc_ln213_2 = trunc i256 %lshr_ln213_2

]]></Node>
<StgValue><ssdm name="trunc_ln213_2"/></StgValue>
</operation>

<operation id="2319" st_id="161" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split204:12 %tmp_41 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %trunc_ln60_76, i64 %trunc_ln60_34, i64 %trunc_ln60_35, i64 %trunc_ln60_39, i2 %trunc_ln50_39

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="2320" st_id="161" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split204:13 %sub_ln213_4 = sub i64 %trunc_ln213_2, i64 %tmp_41

]]></Node>
<StgValue><ssdm name="sub_ln213_4"/></StgValue>
</operation>

<operation id="2321" st_id="161" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split204:14 %k1_2 = icmp_ult  i64 %trunc_ln213_2, i64 %tmp_41

]]></Node>
<StgValue><ssdm name="k1_2"/></StgValue>
</operation>

<operation id="2322" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="64" op_0_bw="1">
<![CDATA[
.split204:15 %zext_ln215_3 = zext i1 %k_17

]]></Node>
<StgValue><ssdm name="zext_ln215_3"/></StgValue>
</operation>

<operation id="2323" st_id="161" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split204:16 %k2_2 = icmp_ult  i64 %sub_ln213_4, i64 %zext_ln215_3

]]></Node>
<StgValue><ssdm name="k2_2"/></StgValue>
</operation>

<operation id="2324" st_id="161" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split204:17 %k_22 = or i1 %k1_2, i1 %k2_2

]]></Node>
<StgValue><ssdm name="k_22"/></StgValue>
</operation>

<operation id="2325" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="0" op_0_bw="0">
<![CDATA[
.split204:18 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="2326" st_id="162" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="256" op_0_bw="14">
<![CDATA[
split2137:0 %state_load_161 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_161"/></StgValue>
</operation>

<operation id="2327" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
split2137:10 %store_ln110 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="2328" st_id="163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="256" op_0_bw="14">
<![CDATA[
split2137:0 %state_load_161 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_161"/></StgValue>
</operation>

<operation id="2329" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="14" op_0_bw="256">
<![CDATA[
split2137:1 %trunc_ln45_12 = trunc i256 %state_load_161

]]></Node>
<StgValue><ssdm name="trunc_ln45_12"/></StgValue>
</operation>

<operation id="2330" st_id="163" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
split2137:2 %add_ln45_58 = add i14 %trunc_ln45_12, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln45_58"/></StgValue>
</operation>

<operation id="2331" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
split2137:3 %shl_ln45_19 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_58, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln45_19"/></StgValue>
</operation>

<operation id="2332" st_id="163" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
split2137:4 %add_ln45_59 = add i19 %shl_ln45_19, i19 64

]]></Node>
<StgValue><ssdm name="add_ln45_59"/></StgValue>
</operation>

<operation id="2333" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="256" op_0_bw="1">
<![CDATA[
split2137:5 %zext_ln170 = zext i1 %k_17

]]></Node>
<StgValue><ssdm name="zext_ln170"/></StgValue>
</operation>

<operation id="2334" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
split2137:6 %lshr_ln9 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln45_59, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln9"/></StgValue>
</operation>

<operation id="2335" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="64" op_0_bw="14">
<![CDATA[
split2137:7 %zext_ln170_1 = zext i14 %lshr_ln9

]]></Node>
<StgValue><ssdm name="zext_ln170_1"/></StgValue>
</operation>

<operation id="2336" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
split2137:8 %state_addr_126 = getelementptr i256 %state, i64 0, i64 %zext_ln170_1

]]></Node>
<StgValue><ssdm name="state_addr_126"/></StgValue>
</operation>

<operation id="2337" st_id="163" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
split2137:9 %store_ln170 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_126, i256 %zext_ln170, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="2338" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="0" op_0_bw="0">
<![CDATA[
split2137:11 %br_ln110 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="2339" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_98 = phi i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i477, i3 %i_99, void %.split206

]]></Node>
<StgValue><ssdm name="i_98"/></StgValue>
</operation>

<operation id="2340" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1 %k = phi i1 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i477, i1 %k_20, void %.split206

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="2341" st_id="164" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %i_99 = add i3 %i_98, i3 1

]]></Node>
<StgValue><ssdm name="i_99"/></StgValue>
</operation>

<operation id="2342" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="2343" st_id="164" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4 %icmp_ln211 = icmp_eq  i3 %i_98, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln211"/></StgValue>
</operation>

<operation id="2344" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_268 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_268"/></StgValue>
</operation>

<operation id="2345" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln211 = br i1 %icmp_ln211, void %.split206, void %split2139

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="2346" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="2" op_0_bw="3">
<![CDATA[
.split206:0 %trunc_ln50_38 = trunc i3 %i_98

]]></Node>
<StgValue><ssdm name="trunc_ln50_38"/></StgValue>
</operation>

<operation id="2347" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="2" op_3_bw="3">
<![CDATA[
.split206:2 %or_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i2.i3, i2 2, i2 %trunc_ln50_38, i3 0

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="2348" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="19" op_0_bw="7">
<![CDATA[
.split206:3 %zext_ln50_3 = zext i7 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln50_3"/></StgValue>
</operation>

<operation id="2349" st_id="164" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.split206:4 %add_ln50_17 = add i19 %zext_ln50_3, i19 %shl_ln50_5

]]></Node>
<StgValue><ssdm name="add_ln50_17"/></StgValue>
</operation>

<operation id="2350" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split206:5 %lshr_ln213_7 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln50_17, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln213_7"/></StgValue>
</operation>

<operation id="2351" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="64" op_0_bw="14">
<![CDATA[
.split206:6 %zext_ln213 = zext i14 %lshr_ln213_7

]]></Node>
<StgValue><ssdm name="zext_ln213"/></StgValue>
</operation>

<operation id="2352" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split206:7 %state_addr_125 = getelementptr i256 %state, i64 0, i64 %zext_ln213

]]></Node>
<StgValue><ssdm name="state_addr_125"/></StgValue>
</operation>

<operation id="2353" st_id="164" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="256" op_0_bw="14">
<![CDATA[
.split206:8 %state_load_160 = load i14 %state_addr_125

]]></Node>
<StgValue><ssdm name="state_load_160"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="2354" st_id="165" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split206:1 %tmp_40 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %trunc_ln60_70, i64 %trunc_ln60_28, i64 %trunc_ln60_29, i64 %trunc_ln60_33, i2 %trunc_ln50_38

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="2355" st_id="165" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="256" op_0_bw="14">
<![CDATA[
.split206:8 %state_load_160 = load i14 %state_addr_125

]]></Node>
<StgValue><ssdm name="state_load_160"/></StgValue>
</operation>

<operation id="2356" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.split206:9 %shl_ln34 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_38, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln34"/></StgValue>
</operation>

<operation id="2357" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="256" op_0_bw="8">
<![CDATA[
.split206:10 %zext_ln213_6 = zext i8 %shl_ln34

]]></Node>
<StgValue><ssdm name="zext_ln213_6"/></StgValue>
</operation>

<operation id="2358" st_id="165" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split206:11 %lshr_ln213 = lshr i256 %state_load_160, i256 %zext_ln213_6

]]></Node>
<StgValue><ssdm name="lshr_ln213"/></StgValue>
</operation>

<operation id="2359" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="64" op_0_bw="256">
<![CDATA[
.split206:12 %trunc_ln213 = trunc i256 %lshr_ln213

]]></Node>
<StgValue><ssdm name="trunc_ln213"/></StgValue>
</operation>

<operation id="2360" st_id="165" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split206:13 %sub_ln213 = sub i64 %tmp_40, i64 %trunc_ln213

]]></Node>
<StgValue><ssdm name="sub_ln213"/></StgValue>
</operation>

<operation id="2361" st_id="165" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split206:14 %k1 = icmp_ult  i64 %tmp_40, i64 %trunc_ln213

]]></Node>
<StgValue><ssdm name="k1"/></StgValue>
</operation>

<operation id="2362" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="64" op_0_bw="1">
<![CDATA[
.split206:15 %zext_ln215 = zext i1 %k

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="2363" st_id="165" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split206:16 %k2 = icmp_ult  i64 %sub_ln213, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="k2"/></StgValue>
</operation>

<operation id="2364" st_id="165" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split206:17 %k_20 = or i1 %k1, i1 %k2

]]></Node>
<StgValue><ssdm name="k_20"/></StgValue>
</operation>

<operation id="2365" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="0" op_0_bw="0">
<![CDATA[
.split206:18 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="2366" st_id="166" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="256" op_0_bw="14">
<![CDATA[
split2139:0 %state_load_159 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_159"/></StgValue>
</operation>

<operation id="2367" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
split2139:10 %store_ln107 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="2368" st_id="167" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="256" op_0_bw="14">
<![CDATA[
split2139:0 %state_load_159 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_159"/></StgValue>
</operation>

<operation id="2369" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="14" op_0_bw="256">
<![CDATA[
split2139:1 %trunc_ln45_11 = trunc i256 %state_load_159

]]></Node>
<StgValue><ssdm name="trunc_ln45_11"/></StgValue>
</operation>

<operation id="2370" st_id="167" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
split2139:2 %add_ln45_56 = add i14 %trunc_ln45_11, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln45_56"/></StgValue>
</operation>

<operation id="2371" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
split2139:3 %shl_ln45_18 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_56, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln45_18"/></StgValue>
</operation>

<operation id="2372" st_id="167" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
split2139:4 %add_ln45_57 = add i19 %shl_ln45_18, i19 64

]]></Node>
<StgValue><ssdm name="add_ln45_57"/></StgValue>
</operation>

<operation id="2373" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="256" op_0_bw="1">
<![CDATA[
split2139:5 %zext_ln164 = zext i1 %k

]]></Node>
<StgValue><ssdm name="zext_ln164"/></StgValue>
</operation>

<operation id="2374" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
split2139:6 %lshr_ln8 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln45_57, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln8"/></StgValue>
</operation>

<operation id="2375" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="64" op_0_bw="14">
<![CDATA[
split2139:7 %zext_ln164_1 = zext i14 %lshr_ln8

]]></Node>
<StgValue><ssdm name="zext_ln164_1"/></StgValue>
</operation>

<operation id="2376" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
split2139:8 %state_addr_124 = getelementptr i256 %state, i64 0, i64 %zext_ln164_1

]]></Node>
<StgValue><ssdm name="state_addr_124"/></StgValue>
</operation>

<operation id="2377" st_id="167" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
split2139:9 %store_ln164 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_124, i256 %zext_ln164, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="2378" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="0" op_0_bw="0">
<![CDATA[
split2139:11 %br_ln107 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="2379" st_id="168" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %call_ln103 = call void @signextend, i256 %state

]]></Node>
<StgValue><ssdm name="call_ln103"/></StgValue>
</operation>

<operation id="2380" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1 %store_ln104 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="2381" st_id="169" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %call_ln103 = call void @signextend, i256 %state

]]></Node>
<StgValue><ssdm name="call_ln103"/></StgValue>
</operation>

<operation id="2382" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln104 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="2383" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_54 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_54"/></StgValue>
</operation>

<operation id="2384" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="32" op_0_bw="256">
<![CDATA[
:1 %trunc_ln60_59 = trunc i256 %state_load_54

]]></Node>
<StgValue><ssdm name="trunc_ln60_59"/></StgValue>
</operation>

<operation id="2385" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="14" op_0_bw="256">
<![CDATA[
:2 %trunc_ln60_60 = trunc i256 %state_load_54

]]></Node>
<StgValue><ssdm name="trunc_ln60_60"/></StgValue>
</operation>

<operation id="2386" st_id="170" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %add_ln60_23 = add i32 %trunc_ln60_59, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln60_23"/></StgValue>
</operation>

<operation id="2387" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="256" op_0_bw="32">
<![CDATA[
:4 %zext_ln60_11 = zext i32 %add_ln60_23

]]></Node>
<StgValue><ssdm name="zext_ln60_11"/></StgValue>
</operation>

<operation id="2388" st_id="170" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
:5 %store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_11, i32 15

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="2389" st_id="171" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6 %add_ln60_66 = add i14 %trunc_ln60_60, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln60_66"/></StgValue>
</operation>

<operation id="2390" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:7 %shl_ln60_8 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_66, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln60_8"/></StgValue>
</operation>

<operation id="2391" st_id="171" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:8 %add_ln60_24 = add i19 %shl_ln60_8, i19 64

]]></Node>
<StgValue><ssdm name="add_ln60_24"/></StgValue>
</operation>

<operation id="2392" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9 %lshr_ln60_8 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_24, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln60_8"/></StgValue>
</operation>

<operation id="2393" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="64" op_0_bw="14">
<![CDATA[
:10 %zext_ln60_39 = zext i14 %lshr_ln60_8

]]></Node>
<StgValue><ssdm name="zext_ln60_39"/></StgValue>
</operation>

<operation id="2394" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %state_addr_60 = getelementptr i256 %state, i64 0, i64 %zext_ln60_39

]]></Node>
<StgValue><ssdm name="state_addr_60"/></StgValue>
</operation>

<operation id="2395" st_id="171" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12 %state_load_55 = load i14 %state_addr_60

]]></Node>
<StgValue><ssdm name="state_load_55"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="2396" st_id="172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12 %state_load_55 = load i14 %state_addr_60

]]></Node>
<StgValue><ssdm name="state_load_55"/></StgValue>
</operation>

<operation id="2397" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="64" op_0_bw="256">
<![CDATA[
:13 %base = trunc i256 %state_load_55

]]></Node>
<StgValue><ssdm name="base"/></StgValue>
</operation>

<operation id="2398" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14 %base_1 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_55, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="base_1"/></StgValue>
</operation>

<operation id="2399" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15 %base_2 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_55, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="base_2"/></StgValue>
</operation>

<operation id="2400" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16 %base_3 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_55, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="base_3"/></StgValue>
</operation>

<operation id="2401" st_id="172" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:17 %add_ln42_3 = add i14 %trunc_ln60_60, i14 16382

]]></Node>
<StgValue><ssdm name="add_ln42_3"/></StgValue>
</operation>

<operation id="2402" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:18 %shl_ln26 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_3, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln26"/></StgValue>
</operation>

<operation id="2403" st_id="172" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:19 %exponent = add i19 %shl_ln26, i19 64

]]></Node>
<StgValue><ssdm name="exponent"/></StgValue>
</operation>

<operation id="2404" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="0" op_0_bw="0">
<![CDATA[
:20 %br_ln441 = br void

]]></Node>
<StgValue><ssdm name="br_ln441"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="2405" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_97 = phi i3 4, void, i3 %i_113, void

]]></Node>
<StgValue><ssdm name="i_97"/></StgValue>
</operation>

<operation id="2406" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="2407" st_id="173" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %icmp_ln441 = icmp_eq  i3 %i_97, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln441"/></StgValue>
</operation>

<operation id="2408" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty_267 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 4, i64 2

]]></Node>
<StgValue><ssdm name="empty_267"/></StgValue>
</operation>

<operation id="2409" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln441 = br i1 %icmp_ln441, void %.split208, void %_ZN4intx23count_significant_wordsILj256EEEjRKNS_4uintIXT_EEE.exit.i

]]></Node>
<StgValue><ssdm name="br_ln441"/></StgValue>
</operation>

<operation id="2410" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln441" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split208:0 %shl_ln50_14 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %i_97, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln50_14"/></StgValue>
</operation>

<operation id="2411" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln441" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="7" op_0_bw="6">
<![CDATA[
.split208:1 %zext_ln50 = zext i6 %shl_ln50_14

]]></Node>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</operation>

<operation id="2412" st_id="173" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln441" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split208:4 %add_ln50 = add i7 %zext_ln50, i7 56

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="2413" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln441" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="19" op_0_bw="7">
<![CDATA[
.split208:5 %zext_ln50_2 = zext i7 %add_ln50

]]></Node>
<StgValue><ssdm name="zext_ln50_2"/></StgValue>
</operation>

<operation id="2414" st_id="173" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln441" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.split208:6 %add_ln50_16 = add i19 %zext_ln50_2, i19 %shl_ln26

]]></Node>
<StgValue><ssdm name="add_ln50_16"/></StgValue>
</operation>

<operation id="2415" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln441" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split208:7 %lshr_ln443_1 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln50_16, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln443_1"/></StgValue>
</operation>

<operation id="2416" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln441" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="64" op_0_bw="14">
<![CDATA[
.split208:8 %zext_ln443 = zext i14 %lshr_ln443_1

]]></Node>
<StgValue><ssdm name="zext_ln443"/></StgValue>
</operation>

<operation id="2417" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln441" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split208:9 %state_addr_123 = getelementptr i256 %state, i64 0, i64 %zext_ln443

]]></Node>
<StgValue><ssdm name="state_addr_123"/></StgValue>
</operation>

<operation id="2418" st_id="173" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln441" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="256" op_0_bw="14">
<![CDATA[
.split208:10 %state_load_158 = load i14 %state_addr_123

]]></Node>
<StgValue><ssdm name="state_load_158"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="2419" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln441" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="2" op_0_bw="3">
<![CDATA[
.split208:2 %trunc_ln50_37 = trunc i3 %i_97

]]></Node>
<StgValue><ssdm name="trunc_ln50_37"/></StgValue>
</operation>

<operation id="2420" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln441" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.split208:3 %trunc_ln50_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln50_37, i3 0

]]></Node>
<StgValue><ssdm name="trunc_ln50_s"/></StgValue>
</operation>

<operation id="2421" st_id="174" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln441" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="256" op_0_bw="14">
<![CDATA[
.split208:10 %state_load_158 = load i14 %state_addr_123

]]></Node>
<StgValue><ssdm name="state_load_158"/></StgValue>
</operation>

<operation id="2422" st_id="174" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln441" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split208:11 %add_ln443 = add i5 %trunc_ln50_s, i5 24

]]></Node>
<StgValue><ssdm name="add_ln443"/></StgValue>
</operation>

<operation id="2423" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln441" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.split208:12 %shl_ln33 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln443, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln33"/></StgValue>
</operation>

<operation id="2424" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln441" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="256" op_0_bw="8">
<![CDATA[
.split208:13 %zext_ln443_1 = zext i8 %shl_ln33

]]></Node>
<StgValue><ssdm name="zext_ln443_1"/></StgValue>
</operation>

<operation id="2425" st_id="174" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln441" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split208:14 %lshr_ln443 = lshr i256 %state_load_158, i256 %zext_ln443_1

]]></Node>
<StgValue><ssdm name="lshr_ln443"/></StgValue>
</operation>

<operation id="2426" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln441" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="64" op_0_bw="256">
<![CDATA[
.split208:15 %trunc_ln443 = trunc i256 %lshr_ln443

]]></Node>
<StgValue><ssdm name="trunc_ln443"/></StgValue>
</operation>

<operation id="2427" st_id="174" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln441" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split208:16 %icmp_ln443 = icmp_eq  i64 %trunc_ln443, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln443"/></StgValue>
</operation>

<operation id="2428" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln441" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split208:17 %br_ln443 = br i1 %icmp_ln443, void %_ZN4intx23count_significant_wordsILj256EEEjRKNS_4uintIXT_EEE.exit.i, void

]]></Node>
<StgValue><ssdm name="br_ln443"/></StgValue>
</operation>

<operation id="2429" st_id="174" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln441" val="0"/>
<literal name="icmp_ln443" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0 %i_113 = add i3 %i_97, i3 7

]]></Node>
<StgValue><ssdm name="i_113"/></StgValue>
</operation>

<operation id="2430" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln441" val="0"/>
<literal name="icmp_ln443" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="2431" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZN4intx23count_significant_wordsILj256EEEjRKNS_4uintIXT_EEE.exit.i:0 %exponent_significant_bytes = phi i3 %i_97, void %.split208, i3 0, void

]]></Node>
<StgValue><ssdm name="exponent_significant_bytes"/></StgValue>
</operation>

<operation id="2432" st_id="175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="256" op_0_bw="14">
<![CDATA[
_ZN4intx23count_significant_wordsILj256EEEjRKNS_4uintIXT_EEE.exit.i:2 %state_load_172 = load i14 %state_addr_41

]]></Node>
<StgValue><ssdm name="state_load_172"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="2433" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="9" op_0_bw="3">
<![CDATA[
_ZN4intx23count_significant_wordsILj256EEEjRKNS_4uintIXT_EEE.exit.i:1 %zext_ln135 = zext i3 %exponent_significant_bytes

]]></Node>
<StgValue><ssdm name="zext_ln135"/></StgValue>
</operation>

<operation id="2434" st_id="176" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="256" op_0_bw="14">
<![CDATA[
_ZN4intx23count_significant_wordsILj256EEEjRKNS_4uintIXT_EEE.exit.i:2 %state_load_172 = load i14 %state_addr_41

]]></Node>
<StgValue><ssdm name="state_load_172"/></StgValue>
</operation>

<operation id="2435" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intx23count_significant_wordsILj256EEEjRKNS_4uintIXT_EEE.exit.i:3 %trunc_ln35 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %state_load_172, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="trunc_ln35"/></StgValue>
</operation>

<operation id="2436" st_id="176" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4intx23count_significant_wordsILj256EEEjRKNS_4uintIXT_EEE.exit.i:4 %icmp_ln137 = icmp_sgt  i32 %trunc_ln35, i32 2

]]></Node>
<StgValue><ssdm name="icmp_ln137"/></StgValue>
</operation>

<operation id="2437" st_id="176" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZN4intx23count_significant_wordsILj256EEEjRKNS_4uintIXT_EEE.exit.i:5 %select_ln138 = select i1 %icmp_ln137, i9 50, i9 10

]]></Node>
<StgValue><ssdm name="select_ln138"/></StgValue>
</operation>

<operation id="2438" st_id="176" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN4intx23count_significant_wordsILj256EEEjRKNS_4uintIXT_EEE.exit.i:6 %additional_cost = mul i9 %select_ln138, i9 %zext_ln135

]]></Node>
<StgValue><ssdm name="additional_cost"/></StgValue>
</operation>

<operation id="2439" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="64" op_0_bw="9">
<![CDATA[
_ZN4intx23count_significant_wordsILj256EEEjRKNS_4uintIXT_EEE.exit.i:7 %zext_ln139_1 = zext i9 %additional_cost

]]></Node>
<StgValue><ssdm name="zext_ln139_1"/></StgValue>
</operation>

<operation id="2440" st_id="176" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx23count_significant_wordsILj256EEEjRKNS_4uintIXT_EEE.exit.i:8 %sub_ln139 = sub i64 %sub_ln45, i64 %zext_ln139_1

]]></Node>
<StgValue><ssdm name="sub_ln139"/></StgValue>
</operation>

<operation id="2441" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="256" op_0_bw="64">
<![CDATA[
_ZN4intx23count_significant_wordsILj256EEEjRKNS_4uintIXT_EEE.exit.i:9 %zext_ln139 = zext i64 %sub_ln139

]]></Node>
<StgValue><ssdm name="zext_ln139"/></StgValue>
</operation>

<operation id="2442" st_id="176" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
_ZN4intx23count_significant_wordsILj256EEEjRKNS_4uintIXT_EEE.exit.i:10 %store_ln139 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr, i256 %zext_ln139, i32 255

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2443" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN4intx23count_significant_wordsILj256EEEjRKNS_4uintIXT_EEE.exit.i:11 %tmp_423 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sub_ln139, i32 63

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="2444" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx23count_significant_wordsILj256EEEjRKNS_4uintIXT_EEE.exit.i:12 %br_ln139 = br i1 %tmp_423, void, void %_ZN4intx23count_significant_wordsILj256EEEjRKNS_4uintIXT_EEE.exit.i..backedge_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="2445" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4 %lshr_ln142_3 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %exponent, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln142_3"/></StgValue>
</operation>

<operation id="2446" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2239" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:23 %store_ln143 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="2447" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_423" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN4intx23count_significant_wordsILj256EEEjRKNS_4uintIXT_EEE.exit.i..backedge_crit_edge:0 %store_ln139 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2448" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_423" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2243" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx23count_significant_wordsILj256EEEjRKNS_4uintIXT_EEE.exit.i..backedge_crit_edge:1 %br_ln139 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="2449" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="64" op_0_bw="14">
<![CDATA[
:5 %zext_ln142 = zext i14 %lshr_ln142_3

]]></Node>
<StgValue><ssdm name="zext_ln142"/></StgValue>
</operation>

<operation id="2450" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %state_addr_142 = getelementptr i256 %state, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="state_addr_142"/></StgValue>
</operation>

<operation id="2451" st_id="177" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:7 %state_load_178 = load i14 %state_addr_142

]]></Node>
<StgValue><ssdm name="state_load_178"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="2452" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="64" op_0_bw="64">
<![CDATA[
:0 %ref_tmp_i439_0_01202_load = load i64 %ref_tmp_i439_0_01202

]]></Node>
<StgValue><ssdm name="ref_tmp_i439_0_01202_load"/></StgValue>
</operation>

<operation id="2453" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="64" op_0_bw="64">
<![CDATA[
:1 %ref_tmp_i439_1_01203_load = load i64 %ref_tmp_i439_1_01203

]]></Node>
<StgValue><ssdm name="ref_tmp_i439_1_01203_load"/></StgValue>
</operation>

<operation id="2454" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="64" op_0_bw="64">
<![CDATA[
:2 %ref_tmp_i439_2_01204_load = load i64 %ref_tmp_i439_2_01204

]]></Node>
<StgValue><ssdm name="ref_tmp_i439_2_01204_load"/></StgValue>
</operation>

<operation id="2455" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="64" op_0_bw="64">
<![CDATA[
:3 %ref_tmp_i439_3_01205_load = load i64 %ref_tmp_i439_3_01205

]]></Node>
<StgValue><ssdm name="ref_tmp_i439_3_01205_load"/></StgValue>
</operation>

<operation id="2456" st_id="178" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:7 %state_load_178 = load i14 %state_addr_142

]]></Node>
<StgValue><ssdm name="state_load_178"/></StgValue>
</operation>

<operation id="2457" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="64" op_0_bw="256">
<![CDATA[
:8 %trunc_ln142 = trunc i256 %state_load_178

]]></Node>
<StgValue><ssdm name="trunc_ln142"/></StgValue>
</operation>

<operation id="2458" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9 %trunc_ln142_2 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_178, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln142_2"/></StgValue>
</operation>

<operation id="2459" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10 %trunc_ln142_3 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_178, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln142_3"/></StgValue>
</operation>

<operation id="2460" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11 %trunc_ln142_4 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_178, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln142_4"/></StgValue>
</operation>

<operation id="2461" st_id="178" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="256" op_0_bw="256" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64">
<![CDATA[
:12 %call_ret6 = call i256 @exp<256u>, i64 %ref_tmp_i439_0_01202_load, i64 %ref_tmp_i439_1_01203_load, i64 %ref_tmp_i439_2_01204_load, i64 %ref_tmp_i439_3_01205_load, i64 %base, i64 %base_1, i64 %base_2, i64 %base_3, i64 %trunc_ln142, i64 %trunc_ln142_2, i64 %trunc_ln142_3, i64 %trunc_ln142_4

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="2462" st_id="179" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="256" op_0_bw="256" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64">
<![CDATA[
:12 %call_ret6 = call i256 @exp<256u>, i64 %ref_tmp_i439_0_01202_load, i64 %ref_tmp_i439_1_01203_load, i64 %ref_tmp_i439_2_01204_load, i64 %ref_tmp_i439_3_01205_load, i64 %base, i64 %base_1, i64 %base_2, i64 %base_3, i64 %trunc_ln142, i64 %trunc_ln142_2, i64 %trunc_ln142_3, i64 %trunc_ln142_4

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>

<operation id="2463" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="64" op_0_bw="256">
<![CDATA[
:13 %ref_tmp_i = extractvalue i256 %call_ret6

]]></Node>
<StgValue><ssdm name="ref_tmp_i"/></StgValue>
</operation>

<operation id="2464" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="64" op_0_bw="256">
<![CDATA[
:14 %ref_tmp_i439_1 = extractvalue i256 %call_ret6

]]></Node>
<StgValue><ssdm name="ref_tmp_i439_1"/></StgValue>
</operation>

<operation id="2465" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="64" op_0_bw="256">
<![CDATA[
:15 %ref_tmp_i439_2 = extractvalue i256 %call_ret6

]]></Node>
<StgValue><ssdm name="ref_tmp_i439_2"/></StgValue>
</operation>

<operation id="2466" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="64" op_0_bw="256">
<![CDATA[
:16 %ref_tmp_i439_3 = extractvalue i256 %call_ret6

]]></Node>
<StgValue><ssdm name="ref_tmp_i439_3"/></StgValue>
</operation>

<operation id="2467" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="256" op_0_bw="256" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:17 %or_ln142_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64, i64 %ref_tmp_i439_3, i64 %ref_tmp_i439_2, i64 %ref_tmp_i439_1, i64 %ref_tmp_i

]]></Node>
<StgValue><ssdm name="or_ln142_2"/></StgValue>
</operation>

<operation id="2468" st_id="179" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:18 %store_ln142 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_142, i256 %or_ln142_2, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="2469" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
:19 %store_ln143 = store i64 %ref_tmp_i439_3, i64 %ref_tmp_i439_3_01205

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="2470" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
:20 %store_ln143 = store i64 %ref_tmp_i439_2, i64 %ref_tmp_i439_2_01204

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="2471" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
:21 %store_ln143 = store i64 %ref_tmp_i439_1, i64 %ref_tmp_i439_1_01203

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="2472" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
:22 %store_ln143 = store i64 %ref_tmp_i, i64 %ref_tmp_i439_0_01202

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="2473" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="0" op_0_bw="0">
<![CDATA[
:24 %br_ln143 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="2474" st_id="180" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="256" op_0_bw="14">
<![CDATA[
memset.loop2162:0 %state_load_50 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_50"/></StgValue>
</operation>

<operation id="2475" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2246" bw="32" op_0_bw="256">
<![CDATA[
memset.loop2162:1 %trunc_ln60_52 = trunc i256 %state_load_50

]]></Node>
<StgValue><ssdm name="trunc_ln60_52"/></StgValue>
</operation>

<operation id="2476" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="14" op_0_bw="256">
<![CDATA[
memset.loop2162:2 %trunc_ln60_56 = trunc i256 %state_load_50

]]></Node>
<StgValue><ssdm name="trunc_ln60_56"/></StgValue>
</operation>

<operation id="2477" st_id="180" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memset.loop2162:3 %add_ln60_19 = add i32 %trunc_ln60_52, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln60_19"/></StgValue>
</operation>

<operation id="2478" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2249" bw="256" op_0_bw="32">
<![CDATA[
memset.loop2162:4 %zext_ln60_9 = zext i32 %add_ln60_19

]]></Node>
<StgValue><ssdm name="zext_ln60_9"/></StgValue>
</operation>

<operation id="2479" st_id="180" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
memset.loop2162:5 %store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_9, i32 15

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="2480" st_id="180" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="256" op_0_bw="14">
<![CDATA[
memset.loop2166:0 %state_load_46 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_46"/></StgValue>
</operation>

<operation id="2481" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="32" op_0_bw="256">
<![CDATA[
memset.loop2166:1 %trunc_ln60_42 = trunc i256 %state_load_46

]]></Node>
<StgValue><ssdm name="trunc_ln60_42"/></StgValue>
</operation>

<operation id="2482" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="14" op_0_bw="256">
<![CDATA[
memset.loop2166:2 %trunc_ln60_46 = trunc i256 %state_load_46

]]></Node>
<StgValue><ssdm name="trunc_ln60_46"/></StgValue>
</operation>

<operation id="2483" st_id="180" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memset.loop2166:3 %add_ln60_15 = add i32 %trunc_ln60_42, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln60_15"/></StgValue>
</operation>

<operation id="2484" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="256" op_0_bw="32">
<![CDATA[
memset.loop2166:4 %zext_ln60_7 = zext i32 %add_ln60_15

]]></Node>
<StgValue><ssdm name="zext_ln60_7"/></StgValue>
</operation>

<operation id="2485" st_id="180" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
memset.loop2166:5 %store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_7, i32 15

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="2486" st_id="181" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
memset.loop2162:6 %add_ln60_64 = add i14 %trunc_ln60_56, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln60_64"/></StgValue>
</operation>

<operation id="2487" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
memset.loop2162:7 %shl_ln60_6 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_64, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln60_6"/></StgValue>
</operation>

<operation id="2488" st_id="181" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
memset.loop2162:8 %add_ln60_20 = add i19 %shl_ln60_6, i19 64

]]></Node>
<StgValue><ssdm name="add_ln60_20"/></StgValue>
</operation>

<operation id="2489" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop2162:9 %lshr_ln60_6 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_20, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln60_6"/></StgValue>
</operation>

<operation id="2490" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="64" op_0_bw="14">
<![CDATA[
memset.loop2162:10 %zext_ln60_37 = zext i14 %lshr_ln60_6

]]></Node>
<StgValue><ssdm name="zext_ln60_37"/></StgValue>
</operation>

<operation id="2491" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2256" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop2162:11 %state_addr_57 = getelementptr i256 %state, i64 0, i64 %zext_ln60_37

]]></Node>
<StgValue><ssdm name="state_addr_57"/></StgValue>
</operation>

<operation id="2492" st_id="181" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop2162:12 %state_load_51 = load i14 %state_addr_57

]]></Node>
<StgValue><ssdm name="state_load_51"/></StgValue>
</operation>

<operation id="2493" st_id="181" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
memset.loop2166:6 %add_ln60_62 = add i14 %trunc_ln60_46, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln60_62"/></StgValue>
</operation>

<operation id="2494" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
memset.loop2166:7 %shl_ln60_4 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_62, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln60_4"/></StgValue>
</operation>

<operation id="2495" st_id="181" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
memset.loop2166:8 %add_ln60_16 = add i19 %shl_ln60_4, i19 64

]]></Node>
<StgValue><ssdm name="add_ln60_16"/></StgValue>
</operation>

<operation id="2496" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2323" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop2166:9 %lshr_ln60_4 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_16, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln60_4"/></StgValue>
</operation>

<operation id="2497" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="64" op_0_bw="14">
<![CDATA[
memset.loop2166:10 %zext_ln60_35 = zext i14 %lshr_ln60_4

]]></Node>
<StgValue><ssdm name="zext_ln60_35"/></StgValue>
</operation>

<operation id="2498" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop2166:11 %state_addr_54 = getelementptr i256 %state, i64 0, i64 %zext_ln60_35

]]></Node>
<StgValue><ssdm name="state_addr_54"/></StgValue>
</operation>

<operation id="2499" st_id="181" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop2166:12 %state_load_47 = load i14 %state_addr_54

]]></Node>
<StgValue><ssdm name="state_load_47"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="2500" st_id="182" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop2162:12 %state_load_51 = load i14 %state_addr_57

]]></Node>
<StgValue><ssdm name="state_load_51"/></StgValue>
</operation>

<operation id="2501" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="64" op_0_bw="256">
<![CDATA[
memset.loop2162:13 %trunc_ln60_57 = trunc i256 %state_load_51

]]></Node>
<StgValue><ssdm name="trunc_ln60_57"/></StgValue>
</operation>

<operation id="2502" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2259" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop2162:14 %trunc_ln60_22 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_51, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln60_22"/></StgValue>
</operation>

<operation id="2503" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop2162:15 %trunc_ln60_23 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_51, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln60_23"/></StgValue>
</operation>

<operation id="2504" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop2162:16 %trunc_ln60_24 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_51, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln60_24"/></StgValue>
</operation>

<operation id="2505" st_id="182" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memset.loop2162:17 %add_ln60_21 = add i32 %trunc_ln60_52, i32 4294967294

]]></Node>
<StgValue><ssdm name="add_ln60_21"/></StgValue>
</operation>

<operation id="2506" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="256" op_0_bw="32">
<![CDATA[
memset.loop2162:18 %zext_ln60_10 = zext i32 %add_ln60_21

]]></Node>
<StgValue><ssdm name="zext_ln60_10"/></StgValue>
</operation>

<operation id="2507" st_id="182" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
memset.loop2162:19 %store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_10, i32 15

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="2508" st_id="182" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop2166:12 %state_load_47 = load i14 %state_addr_54

]]></Node>
<StgValue><ssdm name="state_load_47"/></StgValue>
</operation>

<operation id="2509" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="64" op_0_bw="256">
<![CDATA[
memset.loop2166:13 %trunc_ln60_47 = trunc i256 %state_load_47

]]></Node>
<StgValue><ssdm name="trunc_ln60_47"/></StgValue>
</operation>

<operation id="2510" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop2166:14 %trunc_ln60_16 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_47, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln60_16"/></StgValue>
</operation>

<operation id="2511" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2329" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop2166:15 %trunc_ln60_17 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_47, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln60_17"/></StgValue>
</operation>

<operation id="2512" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop2166:16 %trunc_ln60_18 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_47, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln60_18"/></StgValue>
</operation>

<operation id="2513" st_id="182" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memset.loop2166:17 %add_ln60_17 = add i32 %trunc_ln60_42, i32 4294967294

]]></Node>
<StgValue><ssdm name="add_ln60_17"/></StgValue>
</operation>

<operation id="2514" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="256" op_0_bw="32">
<![CDATA[
memset.loop2166:18 %zext_ln60_8 = zext i32 %add_ln60_17

]]></Node>
<StgValue><ssdm name="zext_ln60_8"/></StgValue>
</operation>

<operation id="2515" st_id="182" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
memset.loop2166:19 %store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_8, i32 15

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="2516" st_id="183" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
memset.loop2162:20 %add_ln60_65 = add i14 %trunc_ln60_56, i14 16382

]]></Node>
<StgValue><ssdm name="add_ln60_65"/></StgValue>
</operation>

<operation id="2517" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
memset.loop2162:21 %shl_ln60_7 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_65, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln60_7"/></StgValue>
</operation>

<operation id="2518" st_id="183" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
memset.loop2162:22 %add_ln60_22 = add i19 %shl_ln60_7, i19 64

]]></Node>
<StgValue><ssdm name="add_ln60_22"/></StgValue>
</operation>

<operation id="2519" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2268" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop2162:23 %lshr_ln60_7 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_22, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln60_7"/></StgValue>
</operation>

<operation id="2520" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="64" op_0_bw="14">
<![CDATA[
memset.loop2162:24 %zext_ln60_38 = zext i14 %lshr_ln60_7

]]></Node>
<StgValue><ssdm name="zext_ln60_38"/></StgValue>
</operation>

<operation id="2521" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2270" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop2162:25 %state_addr_58 = getelementptr i256 %state, i64 0, i64 %zext_ln60_38

]]></Node>
<StgValue><ssdm name="state_addr_58"/></StgValue>
</operation>

<operation id="2522" st_id="183" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
memset.loop2162:26 %state_load_52 = load i14 %state_addr_58

]]></Node>
<StgValue><ssdm name="state_load_52"/></StgValue>
</operation>

<operation id="2523" st_id="183" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
memset.loop2162:31 %add_ln42_2 = add i14 %trunc_ln60_56, i14 16381

]]></Node>
<StgValue><ssdm name="add_ln42_2"/></StgValue>
</operation>

<operation id="2524" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
memset.loop2162:32 %shl_ln50_4 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_2, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln50_4"/></StgValue>
</operation>

<operation id="2525" st_id="183" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
memset.loop2162:33 %m_1 = add i19 %shl_ln50_4, i19 64

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="2526" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2279" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop2162:34 %lshr_ln83_14 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %m_1, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln83_14"/></StgValue>
</operation>

<operation id="2527" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="64" op_0_bw="14">
<![CDATA[
memset.loop2162:35 %zext_ln83_7 = zext i14 %lshr_ln83_14

]]></Node>
<StgValue><ssdm name="zext_ln83_7"/></StgValue>
</operation>

<operation id="2528" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop2162:36 %state_addr_59 = getelementptr i256 %state, i64 0, i64 %zext_ln83_7

]]></Node>
<StgValue><ssdm name="state_addr_59"/></StgValue>
</operation>

<operation id="2529" st_id="183" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
memset.loop2162:37 %state_load_53 = load i14 %state_addr_59

]]></Node>
<StgValue><ssdm name="state_load_53"/></StgValue>
</operation>

<operation id="2530" st_id="183" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
memset.loop2166:20 %add_ln60_63 = add i14 %trunc_ln60_46, i14 16382

]]></Node>
<StgValue><ssdm name="add_ln60_63"/></StgValue>
</operation>

<operation id="2531" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
memset.loop2166:21 %shl_ln60_5 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_63, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln60_5"/></StgValue>
</operation>

<operation id="2532" st_id="183" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2336" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
memset.loop2166:22 %add_ln60_18 = add i19 %shl_ln60_5, i19 64

]]></Node>
<StgValue><ssdm name="add_ln60_18"/></StgValue>
</operation>

<operation id="2533" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop2166:23 %lshr_ln60_5 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_18, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln60_5"/></StgValue>
</operation>

<operation id="2534" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2338" bw="64" op_0_bw="14">
<![CDATA[
memset.loop2166:24 %zext_ln60_36 = zext i14 %lshr_ln60_5

]]></Node>
<StgValue><ssdm name="zext_ln60_36"/></StgValue>
</operation>

<operation id="2535" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop2166:25 %state_addr_55 = getelementptr i256 %state, i64 0, i64 %zext_ln60_36

]]></Node>
<StgValue><ssdm name="state_addr_55"/></StgValue>
</operation>

<operation id="2536" st_id="183" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2340" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
memset.loop2166:26 %state_load_48 = load i14 %state_addr_55

]]></Node>
<StgValue><ssdm name="state_load_48"/></StgValue>
</operation>

<operation id="2537" st_id="183" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
memset.loop2166:31 %add_ln42 = add i14 %trunc_ln60_46, i14 16381

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="2538" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
memset.loop2166:32 %shl_ln50_3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln50_3"/></StgValue>
</operation>

<operation id="2539" st_id="183" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
memset.loop2166:33 %m = add i19 %shl_ln50_3, i19 64

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="2540" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2348" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop2166:34 %lshr_ln83_13 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %m, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln83_13"/></StgValue>
</operation>

<operation id="2541" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="64" op_0_bw="14">
<![CDATA[
memset.loop2166:35 %zext_ln83_6 = zext i14 %lshr_ln83_13

]]></Node>
<StgValue><ssdm name="zext_ln83_6"/></StgValue>
</operation>

<operation id="2542" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop2166:36 %state_addr_56 = getelementptr i256 %state, i64 0, i64 %zext_ln83_6

]]></Node>
<StgValue><ssdm name="state_addr_56"/></StgValue>
</operation>

<operation id="2543" st_id="183" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
memset.loop2166:37 %state_load_49 = load i14 %state_addr_56

]]></Node>
<StgValue><ssdm name="state_load_49"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="2544" st_id="184" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
memset.loop2162:26 %state_load_52 = load i14 %state_addr_58

]]></Node>
<StgValue><ssdm name="state_load_52"/></StgValue>
</operation>

<operation id="2545" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="64" op_0_bw="256">
<![CDATA[
memset.loop2162:27 %trunc_ln60_58 = trunc i256 %state_load_52

]]></Node>
<StgValue><ssdm name="trunc_ln60_58"/></StgValue>
</operation>

<operation id="2546" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop2162:28 %trunc_ln60_25 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_52, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln60_25"/></StgValue>
</operation>

<operation id="2547" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop2162:29 %trunc_ln60_26 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_52, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln60_26"/></StgValue>
</operation>

<operation id="2548" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop2162:30 %trunc_ln60_27 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_52, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln60_27"/></StgValue>
</operation>

<operation id="2549" st_id="184" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
memset.loop2162:37 %state_load_53 = load i14 %state_addr_59

]]></Node>
<StgValue><ssdm name="state_load_53"/></StgValue>
</operation>

<operation id="2550" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2283" bw="0" op_0_bw="0">
<![CDATA[
memset.loop2162:38 %br_ln82 = br void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2551" st_id="184" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2340" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
memset.loop2166:26 %state_load_48 = load i14 %state_addr_55

]]></Node>
<StgValue><ssdm name="state_load_48"/></StgValue>
</operation>

<operation id="2552" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2341" bw="64" op_0_bw="256">
<![CDATA[
memset.loop2166:27 %trunc_ln60_48 = trunc i256 %state_load_48

]]></Node>
<StgValue><ssdm name="trunc_ln60_48"/></StgValue>
</operation>

<operation id="2553" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop2166:28 %trunc_ln60_19 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_48, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln60_19"/></StgValue>
</operation>

<operation id="2554" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop2166:29 %trunc_ln60_20 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_48, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln60_20"/></StgValue>
</operation>

<operation id="2555" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2344" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop2166:30 %trunc_ln60_21 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_48, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln60_21"/></StgValue>
</operation>

<operation id="2556" st_id="184" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
memset.loop2166:37 %state_load_49 = load i14 %state_addr_56

]]></Node>
<StgValue><ssdm name="state_load_49"/></StgValue>
</operation>

<operation id="2557" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="0" op_0_bw="0">
<![CDATA[
memset.loop2166:38 %br_ln82 = br void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="2558" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_95 = phi i3 0, void %memset.loop2162, i3 %i_96, void %.split210

]]></Node>
<StgValue><ssdm name="i_95"/></StgValue>
</operation>

<operation id="2559" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1 %result_30 = phi i1 1, void %memset.loop2162, i1 %result_31, void %.split210

]]></Node>
<StgValue><ssdm name="result_30"/></StgValue>
</operation>

<operation id="2560" st_id="185" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %i_96 = add i3 %i_95, i3 1

]]></Node>
<StgValue><ssdm name="i_96"/></StgValue>
</operation>

<operation id="2561" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="2562" st_id="185" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4 %icmp_ln82_8 = icmp_eq  i3 %i_95, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln82_8"/></StgValue>
</operation>

<operation id="2563" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_266 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_266"/></StgValue>
</operation>

<operation id="2564" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln82 = br i1 %icmp_ln82_8, void %.split210, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i425

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2565" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="2" op_0_bw="3">
<![CDATA[
.split210:0 %trunc_ln50_36 = trunc i3 %i_95

]]></Node>
<StgValue><ssdm name="trunc_ln50_36"/></StgValue>
</operation>

<operation id="2566" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.split210:1 %shl_ln83_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_36, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln83_5"/></StgValue>
</operation>

<operation id="2567" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="256" op_0_bw="8">
<![CDATA[
.split210:2 %zext_ln83_13 = zext i8 %shl_ln83_5

]]></Node>
<StgValue><ssdm name="zext_ln83_13"/></StgValue>
</operation>

<operation id="2568" st_id="185" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split210:3 %lshr_ln83_5 = lshr i256 %state_load_53, i256 %zext_ln83_13

]]></Node>
<StgValue><ssdm name="lshr_ln83_5"/></StgValue>
</operation>

<operation id="2569" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="64" op_0_bw="256">
<![CDATA[
.split210:4 %trunc_ln83_5 = trunc i256 %lshr_ln83_5

]]></Node>
<StgValue><ssdm name="trunc_ln83_5"/></StgValue>
</operation>

<operation id="2570" st_id="185" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split210:5 %tmp_39 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 0, i64 0, i64 0, i2 %trunc_ln50_36

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="2571" st_id="185" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split210:6 %icmp_ln83_8 = icmp_eq  i64 %trunc_ln83_5, i64 %tmp_39

]]></Node>
<StgValue><ssdm name="icmp_ln83_8"/></StgValue>
</operation>

<operation id="2572" st_id="185" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split210:7 %result_31 = and i1 %icmp_ln83_8, i1 %result_30

]]></Node>
<StgValue><ssdm name="result_31"/></StgValue>
</operation>

<operation id="2573" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="0" op_0_bw="0">
<![CDATA[
.split210:8 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="2574" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i425:0 %br_ln127 = br i1 %result_30, void, void %_Z6mulmodR5Stack.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="2575" st_id="186" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2305" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="19" op_11_bw="11">
<![CDATA[
:0 %call_ret5 = call i64 @mulmod, i256 %state, i64 %trunc_ln60_57, i64 %trunc_ln60_22, i64 %trunc_ln60_23, i64 %trunc_ln60_24, i64 %trunc_ln60_58, i64 %trunc_ln60_25, i64 %trunc_ln60_26, i64 %trunc_ln60_27, i19 %m_1, i11 %intx_internal_reciprocal_table

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="2576" st_id="187" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2305" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="19" op_11_bw="11">
<![CDATA[
:0 %call_ret5 = call i64 @mulmod, i256 %state, i64 %trunc_ln60_57, i64 %trunc_ln60_22, i64 %trunc_ln60_23, i64 %trunc_ln60_24, i64 %trunc_ln60_58, i64 %trunc_ln60_25, i64 %trunc_ln60_26, i64 %trunc_ln60_27, i19 %m_1, i11 %intx_internal_reciprocal_table

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="2577" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln127 = br void %_Z6mulmodR5Stack.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="2578" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z6mulmodR5Stack.exit:3 %store_ln98 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="2579" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_Z6mulmodR5Stack.exit:0 %this_assign_123_0_2 = phi i64 %call_ret5, void, i64 0, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i425

]]></Node>
<StgValue><ssdm name="this_assign_123_0_2"/></StgValue>
</operation>

<operation id="2580" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="256" op_0_bw="256" op_1_bw="192" op_2_bw="64">
<![CDATA[
_Z6mulmodR5Stack.exit:1 %or_ln127_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i192.i64, i192 0, i64 %this_assign_123_0_2

]]></Node>
<StgValue><ssdm name="or_ln127_2"/></StgValue>
</operation>

<operation id="2581" st_id="188" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
_Z6mulmodR5Stack.exit:2 %store_ln127 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_59, i256 %or_ln127_2, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="2582" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="0" op_0_bw="0">
<![CDATA[
_Z6mulmodR5Stack.exit:4 %br_ln98 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="2583" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_93 = phi i3 0, void %memset.loop2166, i3 %i_94, void %.split213

]]></Node>
<StgValue><ssdm name="i_93"/></StgValue>
</operation>

<operation id="2584" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1 %result_28 = phi i1 1, void %memset.loop2166, i1 %result_29, void %.split213

]]></Node>
<StgValue><ssdm name="result_28"/></StgValue>
</operation>

<operation id="2585" st_id="189" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %i_94 = add i3 %i_93, i3 1

]]></Node>
<StgValue><ssdm name="i_94"/></StgValue>
</operation>

<operation id="2586" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="2587" st_id="189" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4 %icmp_ln82_7 = icmp_eq  i3 %i_93, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln82_7"/></StgValue>
</operation>

<operation id="2588" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_265 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_265"/></StgValue>
</operation>

<operation id="2589" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln82 = br i1 %icmp_ln82_7, void %.split213, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i383

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2590" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="2" op_0_bw="3">
<![CDATA[
.split213:0 %trunc_ln50_35 = trunc i3 %i_93

]]></Node>
<StgValue><ssdm name="trunc_ln50_35"/></StgValue>
</operation>

<operation id="2591" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.split213:1 %shl_ln83_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_35, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln83_4"/></StgValue>
</operation>

<operation id="2592" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="256" op_0_bw="8">
<![CDATA[
.split213:2 %zext_ln83_12 = zext i8 %shl_ln83_4

]]></Node>
<StgValue><ssdm name="zext_ln83_12"/></StgValue>
</operation>

<operation id="2593" st_id="189" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split213:3 %lshr_ln83_4 = lshr i256 %state_load_49, i256 %zext_ln83_12

]]></Node>
<StgValue><ssdm name="lshr_ln83_4"/></StgValue>
</operation>

<operation id="2594" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="64" op_0_bw="256">
<![CDATA[
.split213:4 %trunc_ln83_4 = trunc i256 %lshr_ln83_4

]]></Node>
<StgValue><ssdm name="trunc_ln83_4"/></StgValue>
</operation>

<operation id="2595" st_id="189" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split213:5 %tmp_38 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 0, i64 0, i64 0, i2 %trunc_ln50_35

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="2596" st_id="189" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split213:6 %icmp_ln83_7 = icmp_eq  i64 %trunc_ln83_4, i64 %tmp_38

]]></Node>
<StgValue><ssdm name="icmp_ln83_7"/></StgValue>
</operation>

<operation id="2597" st_id="189" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split213:7 %result_29 = and i1 %icmp_ln83_7, i1 %result_28

]]></Node>
<StgValue><ssdm name="result_29"/></StgValue>
</operation>

<operation id="2598" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="0" op_0_bw="0">
<![CDATA[
.split213:8 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="2599" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i383:0 %br_ln119 = br i1 %result_28, void, void %_Z6addmodR5Stack.exit

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="2600" st_id="190" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="19" op_11_bw="11">
<![CDATA[
:0 %call_ret4 = call i64 @addmod, i256 %state, i64 %trunc_ln60_47, i64 %trunc_ln60_16, i64 %trunc_ln60_17, i64 %trunc_ln60_18, i64 %trunc_ln60_48, i64 %trunc_ln60_19, i64 %trunc_ln60_20, i64 %trunc_ln60_21, i19 %m, i11 %intx_internal_reciprocal_table

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="2601" st_id="191" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="19" op_11_bw="11">
<![CDATA[
:0 %call_ret4 = call i64 @addmod, i256 %state, i64 %trunc_ln60_47, i64 %trunc_ln60_16, i64 %trunc_ln60_17, i64 %trunc_ln60_18, i64 %trunc_ln60_48, i64 %trunc_ln60_19, i64 %trunc_ln60_20, i64 %trunc_ln60_21, i19 %m, i11 %intx_internal_reciprocal_table

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="2602" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2375" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln119 = br void %_Z6addmodR5Stack.exit

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="2603" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z6addmodR5Stack.exit:3 %store_ln95 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="2604" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_Z6addmodR5Stack.exit:0 %this_assign_122_0_2 = phi i64 %call_ret4, void, i64 0, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i383

]]></Node>
<StgValue><ssdm name="this_assign_122_0_2"/></StgValue>
</operation>

<operation id="2605" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="256" op_0_bw="256" op_1_bw="192" op_2_bw="64">
<![CDATA[
_Z6addmodR5Stack.exit:1 %or_ln119_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i192.i64, i192 0, i64 %this_assign_122_0_2

]]></Node>
<StgValue><ssdm name="or_ln119_2"/></StgValue>
</operation>

<operation id="2606" st_id="192" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
_Z6addmodR5Stack.exit:2 %store_ln119 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_56, i256 %or_ln119_2, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="2607" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="0" op_0_bw="0">
<![CDATA[
_Z6addmodR5Stack.exit:4 %br_ln95 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="2608" st_id="193" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="256" op_0_bw="14">
<![CDATA[
memset.loop2168:0 %state_load_44 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_44"/></StgValue>
</operation>

<operation id="2609" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2384" bw="14" op_0_bw="256">
<![CDATA[
memset.loop2168:1 %trunc_ln45_4 = trunc i256 %state_load_44

]]></Node>
<StgValue><ssdm name="trunc_ln45_4"/></StgValue>
</operation>

<operation id="2610" st_id="193" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
memset.loop2168:3 %add_ln45_10 = add i14 %trunc_ln45_4, i14 16382

]]></Node>
<StgValue><ssdm name="add_ln45_10"/></StgValue>
</operation>

<operation id="2611" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
memset.loop2168:4 %shl_ln50_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_10, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln50_2"/></StgValue>
</operation>

<operation id="2612" st_id="193" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
memset.loop2168:5 %v_31 = add i19 %shl_ln50_2, i19 64

]]></Node>
<StgValue><ssdm name="v_31"/></StgValue>
</operation>

<operation id="2613" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop2168:6 %lshr_ln83_12 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %v_31, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln83_12"/></StgValue>
</operation>

<operation id="2614" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="64" op_0_bw="14">
<![CDATA[
memset.loop2168:7 %zext_ln83_4 = zext i14 %lshr_ln83_12

]]></Node>
<StgValue><ssdm name="zext_ln83_4"/></StgValue>
</operation>

<operation id="2615" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop2168:8 %state_addr_53 = getelementptr i256 %state, i64 0, i64 %zext_ln83_4

]]></Node>
<StgValue><ssdm name="state_addr_53"/></StgValue>
</operation>

<operation id="2616" st_id="193" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
memset.loop2168:9 %state_load_45 = load i14 %state_addr_53

]]></Node>
<StgValue><ssdm name="state_load_45"/></StgValue>
</operation>

<operation id="2617" st_id="193" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2438" bw="256" op_0_bw="14">
<![CDATA[
memset.loop2170:0 %state_load_42 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_42"/></StgValue>
</operation>

<operation id="2618" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="14" op_0_bw="256">
<![CDATA[
memset.loop2170:1 %trunc_ln45_3 = trunc i256 %state_load_42

]]></Node>
<StgValue><ssdm name="trunc_ln45_3"/></StgValue>
</operation>

<operation id="2619" st_id="193" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
memset.loop2170:3 %add_ln45_8 = add i14 %trunc_ln45_3, i14 16382

]]></Node>
<StgValue><ssdm name="add_ln45_8"/></StgValue>
</operation>

<operation id="2620" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2442" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
memset.loop2170:4 %shl_ln50_1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_8, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln50_1"/></StgValue>
</operation>

<operation id="2621" st_id="193" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
memset.loop2170:5 %v_30 = add i19 %shl_ln50_1, i19 64

]]></Node>
<StgValue><ssdm name="v_30"/></StgValue>
</operation>

<operation id="2622" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2444" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop2170:6 %lshr_ln83_11 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %v_30, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln83_11"/></StgValue>
</operation>

<operation id="2623" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2445" bw="64" op_0_bw="14">
<![CDATA[
memset.loop2170:7 %zext_ln83_3 = zext i14 %lshr_ln83_11

]]></Node>
<StgValue><ssdm name="zext_ln83_3"/></StgValue>
</operation>

<operation id="2624" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2446" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop2170:8 %state_addr_52 = getelementptr i256 %state, i64 0, i64 %zext_ln83_3

]]></Node>
<StgValue><ssdm name="state_addr_52"/></StgValue>
</operation>

<operation id="2625" st_id="193" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
memset.loop2170:9 %state_load_43 = load i14 %state_addr_52

]]></Node>
<StgValue><ssdm name="state_load_43"/></StgValue>
</operation>

<operation id="2626" st_id="193" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="256" op_0_bw="14">
<![CDATA[
memset.loop2172:0 %state_load_40 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_40"/></StgValue>
</operation>

<operation id="2627" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="14" op_0_bw="256">
<![CDATA[
memset.loop2172:1 %trunc_ln45_2 = trunc i256 %state_load_40

]]></Node>
<StgValue><ssdm name="trunc_ln45_2"/></StgValue>
</operation>

<operation id="2628" st_id="193" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
memset.loop2172:3 %add_ln45_6 = add i14 %trunc_ln45_2, i14 16382

]]></Node>
<StgValue><ssdm name="add_ln45_6"/></StgValue>
</operation>

<operation id="2629" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
memset.loop2172:4 %shl_ln50_s = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_6, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln50_s"/></StgValue>
</operation>

<operation id="2630" st_id="193" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
memset.loop2172:5 %v_29 = add i19 %shl_ln50_s, i19 64

]]></Node>
<StgValue><ssdm name="v_29"/></StgValue>
</operation>

<operation id="2631" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop2172:6 %lshr_ln83_10 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %v_29, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln83_10"/></StgValue>
</operation>

<operation id="2632" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2508" bw="64" op_0_bw="14">
<![CDATA[
memset.loop2172:7 %zext_ln83_1 = zext i14 %lshr_ln83_10

]]></Node>
<StgValue><ssdm name="zext_ln83_1"/></StgValue>
</operation>

<operation id="2633" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop2172:8 %state_addr_51 = getelementptr i256 %state, i64 0, i64 %zext_ln83_1

]]></Node>
<StgValue><ssdm name="state_addr_51"/></StgValue>
</operation>

<operation id="2634" st_id="193" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
memset.loop2172:9 %state_load_41 = load i14 %state_addr_51

]]></Node>
<StgValue><ssdm name="state_load_41"/></StgValue>
</operation>

<operation id="2635" st_id="193" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="256" op_0_bw="14">
<![CDATA[
memset.loop2174:0 %state_load_38 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_38"/></StgValue>
</operation>

<operation id="2636" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2557" bw="14" op_0_bw="256">
<![CDATA[
memset.loop2174:1 %trunc_ln45 = trunc i256 %state_load_38

]]></Node>
<StgValue><ssdm name="trunc_ln45"/></StgValue>
</operation>

<operation id="2637" st_id="193" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
memset.loop2174:3 %add_ln45_4 = add i14 %trunc_ln45, i14 16382

]]></Node>
<StgValue><ssdm name="add_ln45_4"/></StgValue>
</operation>

<operation id="2638" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
memset.loop2174:4 %shl_ln25 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_4, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln25"/></StgValue>
</operation>

<operation id="2639" st_id="193" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2561" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
memset.loop2174:5 %v = add i19 %shl_ln25, i19 64

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="2640" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop2174:6 %lshr_ln83_s = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %v, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln83_s"/></StgValue>
</operation>

<operation id="2641" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="64" op_0_bw="14">
<![CDATA[
memset.loop2174:7 %zext_ln83 = zext i14 %lshr_ln83_s

]]></Node>
<StgValue><ssdm name="zext_ln83"/></StgValue>
</operation>

<operation id="2642" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2564" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop2174:8 %state_addr_50 = getelementptr i256 %state, i64 0, i64 %zext_ln83

]]></Node>
<StgValue><ssdm name="state_addr_50"/></StgValue>
</operation>

<operation id="2643" st_id="193" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
memset.loop2174:9 %state_load_39 = load i14 %state_addr_50

]]></Node>
<StgValue><ssdm name="state_load_39"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="2644" st_id="194" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
memset.loop2168:2 %add_ln45_9 = add i14 %trunc_ln45_4, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln45_9"/></StgValue>
</operation>

<operation id="2645" st_id="194" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
memset.loop2168:9 %state_load_45 = load i14 %state_addr_53

]]></Node>
<StgValue><ssdm name="state_load_45"/></StgValue>
</operation>

<operation id="2646" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="0" op_0_bw="0">
<![CDATA[
memset.loop2168:10 %br_ln82 = br void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2647" st_id="194" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2440" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
memset.loop2170:2 %add_ln45_7 = add i14 %trunc_ln45_3, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln45_7"/></StgValue>
</operation>

<operation id="2648" st_id="194" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
memset.loop2170:9 %state_load_43 = load i14 %state_addr_52

]]></Node>
<StgValue><ssdm name="state_load_43"/></StgValue>
</operation>

<operation id="2649" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="0" op_0_bw="0">
<![CDATA[
memset.loop2170:10 %br_ln82 = br void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2650" st_id="194" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2503" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
memset.loop2172:2 %add_ln45_5 = add i14 %trunc_ln45_2, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln45_5"/></StgValue>
</operation>

<operation id="2651" st_id="194" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
memset.loop2172:9 %state_load_41 = load i14 %state_addr_51

]]></Node>
<StgValue><ssdm name="state_load_41"/></StgValue>
</operation>

<operation id="2652" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="0" op_0_bw="0">
<![CDATA[
memset.loop2172:10 %br_ln82 = br void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2653" st_id="194" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
memset.loop2174:2 %add_ln45 = add i14 %trunc_ln45, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="2654" st_id="194" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
memset.loop2174:9 %state_load_39 = load i14 %state_addr_50

]]></Node>
<StgValue><ssdm name="state_load_39"/></StgValue>
</operation>

<operation id="2655" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="0" op_0_bw="0">
<![CDATA[
memset.loop2174:10 %br_ln82 = br void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="2656" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_91 = phi i3 0, void %memset.loop2168, i3 %i_92, void %.split216

]]></Node>
<StgValue><ssdm name="i_91"/></StgValue>
</operation>

<operation id="2657" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1 %result_26 = phi i1 1, void %memset.loop2168, i1 %result_27, void %.split216

]]></Node>
<StgValue><ssdm name="result_26"/></StgValue>
</operation>

<operation id="2658" st_id="195" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %i_92 = add i3 %i_91, i3 1

]]></Node>
<StgValue><ssdm name="i_92"/></StgValue>
</operation>

<operation id="2659" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="2660" st_id="195" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4 %icmp_ln82_6 = icmp_eq  i3 %i_91, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln82_6"/></StgValue>
</operation>

<operation id="2661" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_264 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_264"/></StgValue>
</operation>

<operation id="2662" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln82 = br i1 %icmp_ln82_6, void %.split216, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i324

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2663" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="2" op_0_bw="3">
<![CDATA[
.split216:0 %trunc_ln50_34 = trunc i3 %i_91

]]></Node>
<StgValue><ssdm name="trunc_ln50_34"/></StgValue>
</operation>

<operation id="2664" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.split216:1 %shl_ln83_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_34, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln83_3"/></StgValue>
</operation>

<operation id="2665" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="256" op_0_bw="8">
<![CDATA[
.split216:2 %zext_ln83_11 = zext i8 %shl_ln83_3

]]></Node>
<StgValue><ssdm name="zext_ln83_11"/></StgValue>
</operation>

<operation id="2666" st_id="195" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split216:3 %lshr_ln83_3 = lshr i256 %state_load_45, i256 %zext_ln83_11

]]></Node>
<StgValue><ssdm name="lshr_ln83_3"/></StgValue>
</operation>

<operation id="2667" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="64" op_0_bw="256">
<![CDATA[
.split216:4 %trunc_ln83_3 = trunc i256 %lshr_ln83_3

]]></Node>
<StgValue><ssdm name="trunc_ln83_3"/></StgValue>
</operation>

<operation id="2668" st_id="195" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split216:5 %tmp_37 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 0, i64 0, i64 0, i2 %trunc_ln50_34

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="2669" st_id="195" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split216:6 %icmp_ln83_6 = icmp_eq  i64 %trunc_ln83_3, i64 %tmp_37

]]></Node>
<StgValue><ssdm name="icmp_ln83_6"/></StgValue>
</operation>

<operation id="2670" st_id="195" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split216:7 %result_27 = and i1 %icmp_ln83_6, i1 %result_26

]]></Node>
<StgValue><ssdm name="result_27"/></StgValue>
</operation>

<operation id="2671" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="0" op_0_bw="0">
<![CDATA[
.split216:8 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="2672" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i324:0 %br_ln110 = br i1 %result_26, void, void %_Z4smodR5Stack.exit

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="2673" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:0 %shl_ln45_23 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_9, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln45_23"/></StgValue>
</operation>

<operation id="2674" st_id="196" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:1 %add_ln45_63 = add i19 %shl_ln45_23, i19 64

]]></Node>
<StgValue><ssdm name="add_ln45_63"/></StgValue>
</operation>

<operation id="2675" st_id="196" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="512" op_0_bw="512" op_1_bw="256" op_2_bw="19" op_3_bw="19" op_4_bw="11">
<![CDATA[
:2 %call_ret3 = call i512 @sdivrem<256u>, i256 %state, i19 %add_ln45_63, i19 %v_31, i11 %intx_internal_reciprocal_table

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="2676" st_id="197" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="512" op_0_bw="512" op_1_bw="256" op_2_bw="19" op_3_bw="19" op_4_bw="11">
<![CDATA[
:2 %call_ret3 = call i512 @sdivrem<256u>, i256 %state, i19 %add_ln45_63, i19 %v_31, i11 %intx_internal_reciprocal_table

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="2677" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="64" op_0_bw="512">
<![CDATA[
:3 %ref_tmp3_1_i = extractvalue i512 %call_ret3

]]></Node>
<StgValue><ssdm name="ref_tmp3_1_i"/></StgValue>
</operation>

<operation id="2678" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="64" op_0_bw="512">
<![CDATA[
:4 %ref_tmp3_1_i306_1 = extractvalue i512 %call_ret3

]]></Node>
<StgValue><ssdm name="ref_tmp3_1_i306_1"/></StgValue>
</operation>

<operation id="2679" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="64" op_0_bw="512">
<![CDATA[
:5 %ref_tmp3_1_i306_2 = extractvalue i512 %call_ret3

]]></Node>
<StgValue><ssdm name="ref_tmp3_1_i306_2"/></StgValue>
</operation>

<operation id="2680" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="64" op_0_bw="512">
<![CDATA[
:6 %ref_tmp3_1_i306_3 = extractvalue i512 %call_ret3

]]></Node>
<StgValue><ssdm name="ref_tmp3_1_i306_3"/></StgValue>
</operation>

<operation id="2681" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln110 = br void %_Z4smodR5Stack.exit

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="2682" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z4smodR5Stack.exit:11 %store_ln92 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="2683" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_Z4smodR5Stack.exit:0 %ref_tmp_i303_sroa_5_2 = phi i64 0, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i324, i64 %ref_tmp3_1_i306_3, void

]]></Node>
<StgValue><ssdm name="ref_tmp_i303_sroa_5_2"/></StgValue>
</operation>

<operation id="2684" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_Z4smodR5Stack.exit:1 %p_fca_0_2_load8_i349 = phi i64 0, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i324, i64 %ref_tmp3_1_i306_2, void

]]></Node>
<StgValue><ssdm name="p_fca_0_2_load8_i349"/></StgValue>
</operation>

<operation id="2685" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_Z4smodR5Stack.exit:2 %p_fca_0_1_load5_i346 = phi i64 0, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i324, i64 %ref_tmp3_1_i306_1, void

]]></Node>
<StgValue><ssdm name="p_fca_0_1_load5_i346"/></StgValue>
</operation>

<operation id="2686" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_Z4smodR5Stack.exit:3 %p_fca_0_0_load2_i343 = phi i64 0, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i324, i64 %ref_tmp3_1_i, void

]]></Node>
<StgValue><ssdm name="p_fca_0_0_load2_i343"/></StgValue>
</operation>

<operation id="2687" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="256" op_0_bw="256" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
_Z4smodR5Stack.exit:4 %or_ln110_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64, i64 %ref_tmp_i303_sroa_5_2, i64 %p_fca_0_2_load8_i349, i64 %p_fca_0_1_load5_i346, i64 %p_fca_0_0_load2_i343

]]></Node>
<StgValue><ssdm name="or_ln110_2"/></StgValue>
</operation>

<operation id="2688" st_id="198" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
_Z4smodR5Stack.exit:5 %store_ln110 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_53, i256 %or_ln110_2, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="2689" st_id="199" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
_Z4smodR5Stack.exit:6 %state_load_177 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_177"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="2690" st_id="200" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
_Z4smodR5Stack.exit:6 %state_load_177 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_177"/></StgValue>
</operation>

<operation id="2691" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="32" op_0_bw="256">
<![CDATA[
_Z4smodR5Stack.exit:7 %trunc_ln60_132 = trunc i256 %state_load_177

]]></Node>
<StgValue><ssdm name="trunc_ln60_132"/></StgValue>
</operation>

<operation id="2692" st_id="200" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z4smodR5Stack.exit:8 %add_ln60_59 = add i32 %trunc_ln60_132, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln60_59"/></StgValue>
</operation>

<operation id="2693" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="256" op_0_bw="32">
<![CDATA[
_Z4smodR5Stack.exit:9 %zext_ln60_31 = zext i32 %add_ln60_59

]]></Node>
<StgValue><ssdm name="zext_ln60_31"/></StgValue>
</operation>

<operation id="2694" st_id="200" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
_Z4smodR5Stack.exit:10 %store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_31, i32 15

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="2695" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="0" op_0_bw="0">
<![CDATA[
_Z4smodR5Stack.exit:12 %br_ln92 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="2696" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_89 = phi i3 0, void %memset.loop2170, i3 %i_90, void %.split219

]]></Node>
<StgValue><ssdm name="i_89"/></StgValue>
</operation>

<operation id="2697" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1 %result_24 = phi i1 1, void %memset.loop2170, i1 %result_25, void %.split219

]]></Node>
<StgValue><ssdm name="result_24"/></StgValue>
</operation>

<operation id="2698" st_id="201" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %i_90 = add i3 %i_89, i3 1

]]></Node>
<StgValue><ssdm name="i_90"/></StgValue>
</operation>

<operation id="2699" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="2700" st_id="201" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4 %icmp_ln82_5 = icmp_eq  i3 %i_89, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln82_5"/></StgValue>
</operation>

<operation id="2701" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_263 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_263"/></StgValue>
</operation>

<operation id="2702" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln82 = br i1 %icmp_ln82_5, void %.split219, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i268

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2703" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="2" op_0_bw="3">
<![CDATA[
.split219:0 %trunc_ln50_33 = trunc i3 %i_89

]]></Node>
<StgValue><ssdm name="trunc_ln50_33"/></StgValue>
</operation>

<operation id="2704" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2459" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.split219:1 %shl_ln83_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_33, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln83_2"/></StgValue>
</operation>

<operation id="2705" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="256" op_0_bw="8">
<![CDATA[
.split219:2 %zext_ln83_8 = zext i8 %shl_ln83_2

]]></Node>
<StgValue><ssdm name="zext_ln83_8"/></StgValue>
</operation>

<operation id="2706" st_id="201" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2461" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split219:3 %lshr_ln83_2 = lshr i256 %state_load_43, i256 %zext_ln83_8

]]></Node>
<StgValue><ssdm name="lshr_ln83_2"/></StgValue>
</operation>

<operation id="2707" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2462" bw="64" op_0_bw="256">
<![CDATA[
.split219:4 %trunc_ln83_2 = trunc i256 %lshr_ln83_2

]]></Node>
<StgValue><ssdm name="trunc_ln83_2"/></StgValue>
</operation>

<operation id="2708" st_id="201" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2463" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split219:5 %tmp_36 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 0, i64 0, i64 0, i2 %trunc_ln50_33

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="2709" st_id="201" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split219:6 %icmp_ln83_5 = icmp_eq  i64 %trunc_ln83_2, i64 %tmp_36

]]></Node>
<StgValue><ssdm name="icmp_ln83_5"/></StgValue>
</operation>

<operation id="2710" st_id="201" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split219:7 %result_25 = and i1 %icmp_ln83_5, i1 %result_24

]]></Node>
<StgValue><ssdm name="result_25"/></StgValue>
</operation>

<operation id="2711" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="0" op_0_bw="0">
<![CDATA[
.split219:8 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="2712" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i268:0 %br_ln103 = br i1 %result_24, void, void %_Z3modR5Stack.exit

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="2713" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="64" op_0_bw="64">
<![CDATA[
:0 %ref_tmp_1_i_i247_0_01210_load = load i64 %ref_tmp_1_i_i247_0_01210

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i_i247_0_01210_load"/></StgValue>
</operation>

<operation id="2714" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="64" op_0_bw="64">
<![CDATA[
:1 %ref_tmp_1_i_i247_1_01211_load = load i64 %ref_tmp_1_i_i247_1_01211

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i_i247_1_01211_load"/></StgValue>
</operation>

<operation id="2715" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="64" op_0_bw="64">
<![CDATA[
:2 %ref_tmp_1_i_i247_2_01212_load = load i64 %ref_tmp_1_i_i247_2_01212

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i_i247_2_01212_load"/></StgValue>
</operation>

<operation id="2716" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="64" op_0_bw="64">
<![CDATA[
:3 %ref_tmp_1_i_i247_3_01213_load = load i64 %ref_tmp_1_i_i247_3_01213

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i_i247_3_01213_load"/></StgValue>
</operation>

<operation id="2717" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:4 %shl_ln45_22 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_7, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln45_22"/></StgValue>
</operation>

<operation id="2718" st_id="202" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:5 %add_ln45_62 = add i19 %shl_ln45_22, i19 64

]]></Node>
<StgValue><ssdm name="add_ln45_62"/></StgValue>
</operation>

<operation id="2719" st_id="202" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="512" op_0_bw="512" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="19" op_7_bw="19" op_8_bw="11">
<![CDATA[
:6 %call_ret2 = call i512 @udivrem<256u>.1, i256 %state, i64 %ref_tmp_1_i_i247_0_01210_load, i64 %ref_tmp_1_i_i247_1_01211_load, i64 %ref_tmp_1_i_i247_2_01212_load, i64 %ref_tmp_1_i_i247_3_01213_load, i19 %add_ln45_62, i19 %v_30, i11 %intx_internal_reciprocal_table

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="2720" st_id="203" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="512" op_0_bw="512" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="19" op_7_bw="19" op_8_bw="11">
<![CDATA[
:6 %call_ret2 = call i512 @udivrem<256u>.1, i256 %state, i64 %ref_tmp_1_i_i247_0_01210_load, i64 %ref_tmp_1_i_i247_1_01211_load, i64 %ref_tmp_1_i_i247_2_01212_load, i64 %ref_tmp_1_i_i247_3_01213_load, i19 %add_ln45_62, i19 %v_30, i11 %intx_internal_reciprocal_table

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="2721" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2477" bw="64" op_0_bw="512">
<![CDATA[
:7 %ref_tmp_1_i_i1 = extractvalue i512 %call_ret2

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i_i1"/></StgValue>
</operation>

<operation id="2722" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="64" op_0_bw="512">
<![CDATA[
:8 %ref_tmp_1_i_i247_1 = extractvalue i512 %call_ret2

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i_i247_1"/></StgValue>
</operation>

<operation id="2723" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="64" op_0_bw="512">
<![CDATA[
:9 %ref_tmp_1_i_i247_2 = extractvalue i512 %call_ret2

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i_i247_2"/></StgValue>
</operation>

<operation id="2724" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2480" bw="64" op_0_bw="512">
<![CDATA[
:10 %ref_tmp_1_i_i247_3 = extractvalue i512 %call_ret2

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i_i247_3"/></StgValue>
</operation>

<operation id="2725" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2481" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
:11 %store_ln103 = store i64 %ref_tmp_1_i_i247_3, i64 %ref_tmp_1_i_i247_3_01213

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="2726" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
:12 %store_ln103 = store i64 %ref_tmp_1_i_i247_2, i64 %ref_tmp_1_i_i247_2_01212

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="2727" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2483" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
:13 %store_ln103 = store i64 %ref_tmp_1_i_i247_1, i64 %ref_tmp_1_i_i247_1_01211

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="2728" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
:14 %store_ln103 = store i64 %ref_tmp_1_i_i1, i64 %ref_tmp_1_i_i247_0_01210

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="2729" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="0" op_0_bw="0">
<![CDATA[
:15 %br_ln103 = br void %_Z3modR5Stack.exit

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="2730" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z3modR5Stack.exit:11 %store_ln89 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="2731" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_Z3modR5Stack.exit:0 %ref_tmp_i249_sroa_0_0 = phi i64 0, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i268, i64 %ref_tmp_1_i_i1, void

]]></Node>
<StgValue><ssdm name="ref_tmp_i249_sroa_0_0"/></StgValue>
</operation>

<operation id="2732" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_Z3modR5Stack.exit:1 %ref_tmp_i249_sroa_4_0 = phi i64 0, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i268, i64 %ref_tmp_1_i_i247_1, void

]]></Node>
<StgValue><ssdm name="ref_tmp_i249_sroa_4_0"/></StgValue>
</operation>

<operation id="2733" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_Z3modR5Stack.exit:2 %ref_tmp_i249_sroa_6_0 = phi i64 0, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i268, i64 %ref_tmp_1_i_i247_2, void

]]></Node>
<StgValue><ssdm name="ref_tmp_i249_sroa_6_0"/></StgValue>
</operation>

<operation id="2734" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_Z3modR5Stack.exit:3 %ref_tmp_i249_sroa_8_2 = phi i64 0, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i268, i64 %ref_tmp_1_i_i247_3, void

]]></Node>
<StgValue><ssdm name="ref_tmp_i249_sroa_8_2"/></StgValue>
</operation>

<operation id="2735" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="256" op_0_bw="256" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
_Z3modR5Stack.exit:4 %or_ln103_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64, i64 %ref_tmp_i249_sroa_8_2, i64 %ref_tmp_i249_sroa_6_0, i64 %ref_tmp_i249_sroa_4_0, i64 %ref_tmp_i249_sroa_0_0

]]></Node>
<StgValue><ssdm name="or_ln103_2"/></StgValue>
</operation>

<operation id="2736" st_id="204" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
_Z3modR5Stack.exit:5 %store_ln103 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_52, i256 %or_ln103_2, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="2737" st_id="205" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
_Z3modR5Stack.exit:6 %state_load_176 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_176"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="2738" st_id="206" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
_Z3modR5Stack.exit:6 %state_load_176 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_176"/></StgValue>
</operation>

<operation id="2739" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="32" op_0_bw="256">
<![CDATA[
_Z3modR5Stack.exit:7 %trunc_ln60_131 = trunc i256 %state_load_176

]]></Node>
<StgValue><ssdm name="trunc_ln60_131"/></StgValue>
</operation>

<operation id="2740" st_id="206" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z3modR5Stack.exit:8 %add_ln60_58 = add i32 %trunc_ln60_131, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln60_58"/></StgValue>
</operation>

<operation id="2741" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="256" op_0_bw="32">
<![CDATA[
_Z3modR5Stack.exit:9 %zext_ln60_30 = zext i32 %add_ln60_58

]]></Node>
<StgValue><ssdm name="zext_ln60_30"/></StgValue>
</operation>

<operation id="2742" st_id="206" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
_Z3modR5Stack.exit:10 %store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_30, i32 15

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="2743" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="0" op_0_bw="0">
<![CDATA[
_Z3modR5Stack.exit:12 %br_ln89 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="2744" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_87 = phi i3 0, void %memset.loop2172, i3 %i_88, void %.split222

]]></Node>
<StgValue><ssdm name="i_87"/></StgValue>
</operation>

<operation id="2745" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1 %result_22 = phi i1 1, void %memset.loop2172, i1 %result_23, void %.split222

]]></Node>
<StgValue><ssdm name="result_22"/></StgValue>
</operation>

<operation id="2746" st_id="207" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %i_88 = add i3 %i_87, i3 1

]]></Node>
<StgValue><ssdm name="i_88"/></StgValue>
</operation>

<operation id="2747" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="2748" st_id="207" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4 %icmp_ln82_4 = icmp_eq  i3 %i_87, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln82_4"/></StgValue>
</operation>

<operation id="2749" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_262 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_262"/></StgValue>
</operation>

<operation id="2750" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln82 = br i1 %icmp_ln82_4, void %.split222, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i235

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2751" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="2" op_0_bw="3">
<![CDATA[
.split222:0 %trunc_ln50_32 = trunc i3 %i_87

]]></Node>
<StgValue><ssdm name="trunc_ln50_32"/></StgValue>
</operation>

<operation id="2752" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.split222:1 %shl_ln83_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_32, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln83_1"/></StgValue>
</operation>

<operation id="2753" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="256" op_0_bw="8">
<![CDATA[
.split222:2 %zext_ln83_5 = zext i8 %shl_ln83_1

]]></Node>
<StgValue><ssdm name="zext_ln83_5"/></StgValue>
</operation>

<operation id="2754" st_id="207" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split222:3 %lshr_ln83_1 = lshr i256 %state_load_41, i256 %zext_ln83_5

]]></Node>
<StgValue><ssdm name="lshr_ln83_1"/></StgValue>
</operation>

<operation id="2755" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2525" bw="64" op_0_bw="256">
<![CDATA[
.split222:4 %trunc_ln83_1 = trunc i256 %lshr_ln83_1

]]></Node>
<StgValue><ssdm name="trunc_ln83_1"/></StgValue>
</operation>

<operation id="2756" st_id="207" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2526" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split222:5 %tmp_35 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 0, i64 0, i64 0, i2 %trunc_ln50_32

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="2757" st_id="207" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split222:6 %icmp_ln83_4 = icmp_eq  i64 %trunc_ln83_1, i64 %tmp_35

]]></Node>
<StgValue><ssdm name="icmp_ln83_4"/></StgValue>
</operation>

<operation id="2758" st_id="207" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split222:7 %result_23 = and i1 %icmp_ln83_4, i1 %result_22

]]></Node>
<StgValue><ssdm name="result_23"/></StgValue>
</operation>

<operation id="2759" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2529" bw="0" op_0_bw="0">
<![CDATA[
.split222:8 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="2760" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i235:0 %br_ln96 = br i1 %result_22, void, void %_Z4sdivR5Stack.exit

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="2761" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:0 %shl_ln45_21 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_5, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln45_21"/></StgValue>
</operation>

<operation id="2762" st_id="208" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2534" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:1 %add_ln45_61 = add i19 %shl_ln45_21, i19 64

]]></Node>
<StgValue><ssdm name="add_ln45_61"/></StgValue>
</operation>

<operation id="2763" st_id="208" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="512" op_0_bw="512" op_1_bw="256" op_2_bw="19" op_3_bw="19" op_4_bw="11">
<![CDATA[
:2 %call_ret1 = call i512 @sdivrem<256u>, i256 %state, i19 %add_ln45_61, i19 %v_29, i11 %intx_internal_reciprocal_table

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="2764" st_id="209" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="512" op_0_bw="512" op_1_bw="256" op_2_bw="19" op_3_bw="19" op_4_bw="11">
<![CDATA[
:2 %call_ret1 = call i512 @sdivrem<256u>, i256 %state, i19 %add_ln45_61, i19 %v_29, i11 %intx_internal_reciprocal_table

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="2765" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2536" bw="64" op_0_bw="512">
<![CDATA[
:3 %ref_tmp3_0_i = extractvalue i512 %call_ret1

]]></Node>
<StgValue><ssdm name="ref_tmp3_0_i"/></StgValue>
</operation>

<operation id="2766" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2537" bw="64" op_0_bw="512">
<![CDATA[
:4 %ref_tmp3_0_i_1 = extractvalue i512 %call_ret1

]]></Node>
<StgValue><ssdm name="ref_tmp3_0_i_1"/></StgValue>
</operation>

<operation id="2767" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2538" bw="64" op_0_bw="512">
<![CDATA[
:5 %ref_tmp3_0_i_2 = extractvalue i512 %call_ret1

]]></Node>
<StgValue><ssdm name="ref_tmp3_0_i_2"/></StgValue>
</operation>

<operation id="2768" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="64" op_0_bw="512">
<![CDATA[
:6 %ref_tmp3_0_i_3 = extractvalue i512 %call_ret1

]]></Node>
<StgValue><ssdm name="ref_tmp3_0_i_3"/></StgValue>
</operation>

<operation id="2769" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln96 = br void %_Z4sdivR5Stack.exit

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="2770" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z4sdivR5Stack.exit:11 %store_ln86 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="2771" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_Z4sdivR5Stack.exit:0 %ref_tmp_i216_sroa_5_2 = phi i64 0, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i235, i64 %ref_tmp3_0_i_3, void

]]></Node>
<StgValue><ssdm name="ref_tmp_i216_sroa_5_2"/></StgValue>
</operation>

<operation id="2772" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_Z4sdivR5Stack.exit:1 %p_fca_0_2_load8_i = phi i64 0, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i235, i64 %ref_tmp3_0_i_2, void

]]></Node>
<StgValue><ssdm name="p_fca_0_2_load8_i"/></StgValue>
</operation>

<operation id="2773" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_Z4sdivR5Stack.exit:2 %p_fca_0_1_load5_i = phi i64 0, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i235, i64 %ref_tmp3_0_i_1, void

]]></Node>
<StgValue><ssdm name="p_fca_0_1_load5_i"/></StgValue>
</operation>

<operation id="2774" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_Z4sdivR5Stack.exit:3 %p_fca_0_0_load2_i = phi i64 0, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i235, i64 %ref_tmp3_0_i, void

]]></Node>
<StgValue><ssdm name="p_fca_0_0_load2_i"/></StgValue>
</operation>

<operation id="2775" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="256" op_0_bw="256" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
_Z4sdivR5Stack.exit:4 %or_ln96_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64, i64 %ref_tmp_i216_sroa_5_2, i64 %p_fca_0_2_load8_i, i64 %p_fca_0_1_load5_i, i64 %p_fca_0_0_load2_i

]]></Node>
<StgValue><ssdm name="or_ln96_2"/></StgValue>
</operation>

<operation id="2776" st_id="210" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
_Z4sdivR5Stack.exit:5 %store_ln96 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_51, i256 %or_ln96_2, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="2777" st_id="211" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
_Z4sdivR5Stack.exit:6 %state_load_175 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_175"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="2778" st_id="212" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
_Z4sdivR5Stack.exit:6 %state_load_175 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_175"/></StgValue>
</operation>

<operation id="2779" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="32" op_0_bw="256">
<![CDATA[
_Z4sdivR5Stack.exit:7 %trunc_ln60_130 = trunc i256 %state_load_175

]]></Node>
<StgValue><ssdm name="trunc_ln60_130"/></StgValue>
</operation>

<operation id="2780" st_id="212" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z4sdivR5Stack.exit:8 %add_ln60_57 = add i32 %trunc_ln60_130, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln60_57"/></StgValue>
</operation>

<operation id="2781" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="256" op_0_bw="32">
<![CDATA[
_Z4sdivR5Stack.exit:9 %zext_ln60_29 = zext i32 %add_ln60_57

]]></Node>
<StgValue><ssdm name="zext_ln60_29"/></StgValue>
</operation>

<operation id="2782" st_id="212" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
_Z4sdivR5Stack.exit:10 %store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_29, i32 15

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="2783" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="0" op_0_bw="0">
<![CDATA[
_Z4sdivR5Stack.exit:12 %br_ln86 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="2784" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_85 = phi i3 0, void %memset.loop2174, i3 %i_86, void %.split225

]]></Node>
<StgValue><ssdm name="i_85"/></StgValue>
</operation>

<operation id="2785" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1 %result_20 = phi i1 1, void %memset.loop2174, i1 %result_21, void %.split225

]]></Node>
<StgValue><ssdm name="result_20"/></StgValue>
</operation>

<operation id="2786" st_id="213" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %i_86 = add i3 %i_85, i3 1

]]></Node>
<StgValue><ssdm name="i_86"/></StgValue>
</operation>

<operation id="2787" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="2788" st_id="213" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4 %icmp_ln82 = icmp_eq  i3 %i_85, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln82"/></StgValue>
</operation>

<operation id="2789" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_261 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_261"/></StgValue>
</operation>

<operation id="2790" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln82 = br i1 %icmp_ln82, void %.split225, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2791" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2576" bw="2" op_0_bw="3">
<![CDATA[
.split225:0 %trunc_ln50 = trunc i3 %i_85

]]></Node>
<StgValue><ssdm name="trunc_ln50"/></StgValue>
</operation>

<operation id="2792" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2577" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.split225:1 %shl_ln32 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln32"/></StgValue>
</operation>

<operation id="2793" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="256" op_0_bw="8">
<![CDATA[
.split225:2 %zext_ln83_2 = zext i8 %shl_ln32

]]></Node>
<StgValue><ssdm name="zext_ln83_2"/></StgValue>
</operation>

<operation id="2794" st_id="213" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2579" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split225:3 %lshr_ln83 = lshr i256 %state_load_39, i256 %zext_ln83_2

]]></Node>
<StgValue><ssdm name="lshr_ln83"/></StgValue>
</operation>

<operation id="2795" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="64" op_0_bw="256">
<![CDATA[
.split225:4 %trunc_ln83 = trunc i256 %lshr_ln83

]]></Node>
<StgValue><ssdm name="trunc_ln83"/></StgValue>
</operation>

<operation id="2796" st_id="213" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2581" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split225:5 %tmp_34 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 0, i64 0, i64 0, i2 %trunc_ln50

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="2797" st_id="213" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2582" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split225:6 %icmp_ln83 = icmp_eq  i64 %trunc_ln83, i64 %tmp_34

]]></Node>
<StgValue><ssdm name="icmp_ln83"/></StgValue>
</operation>

<operation id="2798" st_id="213" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split225:7 %result_21 = and i1 %icmp_ln83, i1 %result_20

]]></Node>
<StgValue><ssdm name="result_21"/></StgValue>
</operation>

<operation id="2799" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2584" bw="0" op_0_bw="0">
<![CDATA[
.split225:8 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="2800" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i:0 %br_ln89 = br i1 %result_20, void, void %_Z3divR5Stack.exit

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="2801" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2588" bw="64" op_0_bw="64">
<![CDATA[
:0 %ref_tmp_1_i_i_3_01206_load = load i64 %ref_tmp_1_i_i_3_01206

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i_i_3_01206_load"/></StgValue>
</operation>

<operation id="2802" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2589" bw="64" op_0_bw="64">
<![CDATA[
:1 %ref_tmp_1_i_i_2_01207_load = load i64 %ref_tmp_1_i_i_2_01207

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i_i_2_01207_load"/></StgValue>
</operation>

<operation id="2803" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="64" op_0_bw="64">
<![CDATA[
:2 %ref_tmp_1_i_i_1_01208_load = load i64 %ref_tmp_1_i_i_1_01208

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i_i_1_01208_load"/></StgValue>
</operation>

<operation id="2804" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="64" op_0_bw="64">
<![CDATA[
:3 %ref_tmp_1_i_i_0_01209_load = load i64 %ref_tmp_1_i_i_0_01209

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i_i_0_01209_load"/></StgValue>
</operation>

<operation id="2805" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2592" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:4 %shl_ln45_20 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln45_20"/></StgValue>
</operation>

<operation id="2806" st_id="214" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:5 %add_ln45_60 = add i19 %shl_ln45_20, i19 64

]]></Node>
<StgValue><ssdm name="add_ln45_60"/></StgValue>
</operation>

<operation id="2807" st_id="214" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2594" bw="512" op_0_bw="512" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="19" op_7_bw="19" op_8_bw="11">
<![CDATA[
:6 %call_ret = call i512 @udivrem<256u>.1, i256 %state, i64 %ref_tmp_1_i_i_0_01209_load, i64 %ref_tmp_1_i_i_1_01208_load, i64 %ref_tmp_1_i_i_2_01207_load, i64 %ref_tmp_1_i_i_3_01206_load, i19 %add_ln45_60, i19 %v, i11 %intx_internal_reciprocal_table

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="2808" st_id="215" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2594" bw="512" op_0_bw="512" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="19" op_7_bw="19" op_8_bw="11">
<![CDATA[
:6 %call_ret = call i512 @udivrem<256u>.1, i256 %state, i64 %ref_tmp_1_i_i_0_01209_load, i64 %ref_tmp_1_i_i_1_01208_load, i64 %ref_tmp_1_i_i_2_01207_load, i64 %ref_tmp_1_i_i_3_01206_load, i19 %add_ln45_60, i19 %v, i11 %intx_internal_reciprocal_table

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="2809" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="64" op_0_bw="512">
<![CDATA[
:7 %ref_tmp_0_i_i_3 = extractvalue i512 %call_ret

]]></Node>
<StgValue><ssdm name="ref_tmp_0_i_i_3"/></StgValue>
</operation>

<operation id="2810" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2596" bw="64" op_0_bw="512">
<![CDATA[
:8 %ref_tmp_0_i_i_2 = extractvalue i512 %call_ret

]]></Node>
<StgValue><ssdm name="ref_tmp_0_i_i_2"/></StgValue>
</operation>

<operation id="2811" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="64" op_0_bw="512">
<![CDATA[
:9 %ref_tmp_0_i_i_1 = extractvalue i512 %call_ret

]]></Node>
<StgValue><ssdm name="ref_tmp_0_i_i_1"/></StgValue>
</operation>

<operation id="2812" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="64" op_0_bw="512">
<![CDATA[
:10 %ref_tmp_0_i_i = extractvalue i512 %call_ret

]]></Node>
<StgValue><ssdm name="ref_tmp_0_i_i"/></StgValue>
</operation>

<operation id="2813" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="64" op_0_bw="512">
<![CDATA[
:11 %ref_tmp_1_i_i = extractvalue i512 %call_ret

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i_i"/></StgValue>
</operation>

<operation id="2814" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2600" bw="64" op_0_bw="512">
<![CDATA[
:12 %ref_tmp_1_i_i_1 = extractvalue i512 %call_ret

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i_i_1"/></StgValue>
</operation>

<operation id="2815" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="64" op_0_bw="512">
<![CDATA[
:13 %ref_tmp_1_i_i_2 = extractvalue i512 %call_ret

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i_i_2"/></StgValue>
</operation>

<operation id="2816" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="64" op_0_bw="512">
<![CDATA[
:14 %ref_tmp_1_i_i_3 = extractvalue i512 %call_ret

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i_i_3"/></StgValue>
</operation>

<operation id="2817" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
:15 %store_ln89 = store i64 %ref_tmp_1_i_i, i64 %ref_tmp_1_i_i_0_01209

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="2818" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
:16 %store_ln89 = store i64 %ref_tmp_1_i_i_1, i64 %ref_tmp_1_i_i_1_01208

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="2819" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
:17 %store_ln89 = store i64 %ref_tmp_1_i_i_2, i64 %ref_tmp_1_i_i_2_01207

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="2820" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2606" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
:18 %store_ln89 = store i64 %ref_tmp_1_i_i_3, i64 %ref_tmp_1_i_i_3_01206

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="2821" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="0" op_0_bw="0">
<![CDATA[
:19 %br_ln89 = br void %_Z3divR5Stack.exit

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="2822" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z3divR5Stack.exit:11 %store_ln83 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="2823" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_Z3divR5Stack.exit:0 %ref_tmp_i190_sroa_0_0 = phi i64 0, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i, i64 %ref_tmp_0_i_i, void

]]></Node>
<StgValue><ssdm name="ref_tmp_i190_sroa_0_0"/></StgValue>
</operation>

<operation id="2824" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_Z3divR5Stack.exit:1 %ref_tmp_i190_sroa_4_0 = phi i64 0, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i, i64 %ref_tmp_0_i_i_1, void

]]></Node>
<StgValue><ssdm name="ref_tmp_i190_sroa_4_0"/></StgValue>
</operation>

<operation id="2825" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2611" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_Z3divR5Stack.exit:2 %ref_tmp_i190_sroa_6_0 = phi i64 0, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i, i64 %ref_tmp_0_i_i_2, void

]]></Node>
<StgValue><ssdm name="ref_tmp_i190_sroa_6_0"/></StgValue>
</operation>

<operation id="2826" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_Z3divR5Stack.exit:3 %ref_tmp_i190_sroa_8_2 = phi i64 0, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i, i64 %ref_tmp_0_i_i_3, void

]]></Node>
<StgValue><ssdm name="ref_tmp_i190_sroa_8_2"/></StgValue>
</operation>

<operation id="2827" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="256" op_0_bw="256" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
_Z3divR5Stack.exit:4 %or_ln89_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64, i64 %ref_tmp_i190_sroa_8_2, i64 %ref_tmp_i190_sroa_6_0, i64 %ref_tmp_i190_sroa_4_0, i64 %ref_tmp_i190_sroa_0_0

]]></Node>
<StgValue><ssdm name="or_ln89_2"/></StgValue>
</operation>

<operation id="2828" st_id="216" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
_Z3divR5Stack.exit:5 %store_ln89 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_50, i256 %or_ln89_2, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="2829" st_id="217" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
_Z3divR5Stack.exit:6 %state_load_174 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_174"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="2830" st_id="218" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
_Z3divR5Stack.exit:6 %state_load_174 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_174"/></StgValue>
</operation>

<operation id="2831" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="32" op_0_bw="256">
<![CDATA[
_Z3divR5Stack.exit:7 %trunc_ln60_129 = trunc i256 %state_load_174

]]></Node>
<StgValue><ssdm name="trunc_ln60_129"/></StgValue>
</operation>

<operation id="2832" st_id="218" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z3divR5Stack.exit:8 %add_ln60_56 = add i32 %trunc_ln60_129, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln60_56"/></StgValue>
</operation>

<operation id="2833" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="256" op_0_bw="32">
<![CDATA[
_Z3divR5Stack.exit:9 %zext_ln60_28 = zext i32 %add_ln60_56

]]></Node>
<StgValue><ssdm name="zext_ln60_28"/></StgValue>
</operation>

<operation id="2834" st_id="218" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
_Z3divR5Stack.exit:10 %store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_28, i32 15

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="2835" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="0" op_0_bw="0">
<![CDATA[
_Z3divR5Stack.exit:12 %br_ln83 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="2836" st_id="219" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %call_ln79 = call void @sub, i256 %state

]]></Node>
<StgValue><ssdm name="call_ln79"/></StgValue>
</operation>

<operation id="2837" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1 %store_ln80 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="2838" st_id="220" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %call_ln79 = call void @sub, i256 %state

]]></Node>
<StgValue><ssdm name="call_ln79"/></StgValue>
</operation>

<operation id="2839" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln80 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="2840" st_id="221" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2627" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_36 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_36"/></StgValue>
</operation>

<operation id="2841" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2628" bw="32" op_0_bw="256">
<![CDATA[
:1 %trunc_ln60_36 = trunc i256 %state_load_36

]]></Node>
<StgValue><ssdm name="trunc_ln60_36"/></StgValue>
</operation>

<operation id="2842" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2629" bw="14" op_0_bw="256">
<![CDATA[
:2 %trunc_ln60_37 = trunc i256 %state_load_36

]]></Node>
<StgValue><ssdm name="trunc_ln60_37"/></StgValue>
</operation>

<operation id="2843" st_id="221" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %add_ln60_13 = add i32 %trunc_ln60_36, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln60_13"/></StgValue>
</operation>

<operation id="2844" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2631" bw="256" op_0_bw="32">
<![CDATA[
:4 %zext_ln60_6 = zext i32 %add_ln60_13

]]></Node>
<StgValue><ssdm name="zext_ln60_6"/></StgValue>
</operation>

<operation id="2845" st_id="221" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2632" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
:5 %store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_6, i32 15

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="2846" st_id="221" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2776" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_34 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_34"/></StgValue>
</operation>

<operation id="2847" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2777" bw="32" op_0_bw="256">
<![CDATA[
:1 %trunc_ln60_30 = trunc i256 %state_load_34

]]></Node>
<StgValue><ssdm name="trunc_ln60_30"/></StgValue>
</operation>

<operation id="2848" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2778" bw="14" op_0_bw="256">
<![CDATA[
:2 %trunc_ln60_31 = trunc i256 %state_load_34

]]></Node>
<StgValue><ssdm name="trunc_ln60_31"/></StgValue>
</operation>

<operation id="2849" st_id="221" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %add_ln60_11 = add i32 %trunc_ln60_30, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln60_11"/></StgValue>
</operation>

<operation id="2850" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2780" bw="256" op_0_bw="32">
<![CDATA[
:4 %zext_ln60_5 = zext i32 %add_ln60_11

]]></Node>
<StgValue><ssdm name="zext_ln60_5"/></StgValue>
</operation>

<operation id="2851" st_id="221" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2781" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
:5 %store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_5, i32 15

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="2852" st_id="222" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2633" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6 %add_ln60_61 = add i14 %trunc_ln60_37, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln60_61"/></StgValue>
</operation>

<operation id="2853" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2634" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:7 %shl_ln60_3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_61, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln60_3"/></StgValue>
</operation>

<operation id="2854" st_id="222" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2635" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:8 %add_ln60_14 = add i19 %shl_ln60_3, i19 64

]]></Node>
<StgValue><ssdm name="add_ln60_14"/></StgValue>
</operation>

<operation id="2855" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2636" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9 %lshr_ln60_3 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_14, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln60_3"/></StgValue>
</operation>

<operation id="2856" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2637" bw="64" op_0_bw="14">
<![CDATA[
:10 %zext_ln60_34 = zext i14 %lshr_ln60_3

]]></Node>
<StgValue><ssdm name="zext_ln60_34"/></StgValue>
</operation>

<operation id="2857" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2638" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %state_addr_49 = getelementptr i256 %state, i64 0, i64 %zext_ln60_34

]]></Node>
<StgValue><ssdm name="state_addr_49"/></StgValue>
</operation>

<operation id="2858" st_id="222" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2639" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12 %state_load_37 = load i14 %state_addr_49

]]></Node>
<StgValue><ssdm name="state_load_37"/></StgValue>
</operation>

<operation id="2859" st_id="222" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2782" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6 %add_ln60_60 = add i14 %trunc_ln60_31, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln60_60"/></StgValue>
</operation>

<operation id="2860" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2783" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:7 %shl_ln24 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_60, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln24"/></StgValue>
</operation>

<operation id="2861" st_id="222" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2784" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:8 %add_ln60_12 = add i19 %shl_ln24, i19 64

]]></Node>
<StgValue><ssdm name="add_ln60_12"/></StgValue>
</operation>

<operation id="2862" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9 %lshr_ln60_s = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_12, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln60_s"/></StgValue>
</operation>

<operation id="2863" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2786" bw="64" op_0_bw="14">
<![CDATA[
:10 %zext_ln60_33 = zext i14 %lshr_ln60_s

]]></Node>
<StgValue><ssdm name="zext_ln60_33"/></StgValue>
</operation>

<operation id="2864" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2787" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %state_addr_48 = getelementptr i256 %state, i64 0, i64 %zext_ln60_33

]]></Node>
<StgValue><ssdm name="state_addr_48"/></StgValue>
</operation>

<operation id="2865" st_id="222" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2788" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12 %state_load_35 = load i14 %state_addr_48

]]></Node>
<StgValue><ssdm name="state_load_35"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="2866" st_id="223" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2639" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12 %state_load_37 = load i14 %state_addr_49

]]></Node>
<StgValue><ssdm name="state_load_37"/></StgValue>
</operation>

<operation id="2867" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2640" bw="64" op_0_bw="256">
<![CDATA[
:13 %trunc_ln60_38 = trunc i256 %state_load_37

]]></Node>
<StgValue><ssdm name="trunc_ln60_38"/></StgValue>
</operation>

<operation id="2868" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2641" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14 %trunc_ln60_13 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_37, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln60_13"/></StgValue>
</operation>

<operation id="2869" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2642" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15 %trunc_ln60_14 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_37, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln60_14"/></StgValue>
</operation>

<operation id="2870" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2643" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16 %trunc_ln60_15 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_37, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln60_15"/></StgValue>
</operation>

<operation id="2871" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2644" bw="0" op_0_bw="0">
<![CDATA[
:17 %br_ln29 = br void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="2872" st_id="223" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2788" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12 %state_load_35 = load i14 %state_addr_48

]]></Node>
<StgValue><ssdm name="state_load_35"/></StgValue>
</operation>

<operation id="2873" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2789" bw="64" op_0_bw="256">
<![CDATA[
:13 %trunc_ln60_32 = trunc i256 %state_load_35

]]></Node>
<StgValue><ssdm name="trunc_ln60_32"/></StgValue>
</operation>

<operation id="2874" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2790" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14 %trunc_ln60_s = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_35, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln60_s"/></StgValue>
</operation>

<operation id="2875" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2791" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15 %trunc_ln60_11 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_35, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln60_11"/></StgValue>
</operation>

<operation id="2876" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2792" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16 %trunc_ln60_12 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_35, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln60_12"/></StgValue>
</operation>

<operation id="2877" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2793" bw="0" op_0_bw="0">
<![CDATA[
:17 %br_ln29 = br void %branch72

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="2878" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ifconv:0 %p_word_num_bits_0_2 = phi i64 %p_word_num_bits_0_0_load, void, i64 %select_ln29, void %_ifconv

]]></Node>
<StgValue><ssdm name="p_word_num_bits_0_2"/></StgValue>
</operation>

<operation id="2879" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ifconv:1 %p_word_num_bits_1_2 = phi i64 %p_word_num_bits_1_0_load, void, i64 %select_ln29_98, void %_ifconv

]]></Node>
<StgValue><ssdm name="p_word_num_bits_1_2"/></StgValue>
</operation>

<operation id="2880" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ifconv:2 %p_word_num_bits_2_2 = phi i64 %p_word_num_bits_2_0_load, void, i64 %select_ln29_101, void %_ifconv

]]></Node>
<StgValue><ssdm name="p_word_num_bits_2_2"/></StgValue>
</operation>

<operation id="2881" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ifconv:3 %p_word_num_bits_3_2 = phi i64 %p_word_num_bits_3_0_load, void, i64 %select_ln29_104, void %_ifconv

]]></Node>
<StgValue><ssdm name="p_word_num_bits_3_2"/></StgValue>
</operation>

<operation id="2882" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_ifconv:4 %phi_ln29_13 = phi i2 0, void, i2 %add_ln29_20, void %_ifconv

]]></Node>
<StgValue><ssdm name="phi_ln29_13"/></StgValue>
</operation>

<operation id="2883" st_id="224" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:5 %add_ln29_20 = add i2 %phi_ln29_13, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29_20"/></StgValue>
</operation>

<operation id="2884" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="2885" st_id="224" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:7 %icmp_ln29_40 = icmp_eq  i2 %phi_ln29_13, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_40"/></StgValue>
</operation>

<operation id="2886" st_id="224" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:8 %select_ln29 = select i1 %icmp_ln29_40, i64 0, i64 %p_word_num_bits_0_2

]]></Node>
<StgValue><ssdm name="select_ln29"/></StgValue>
</operation>

<operation id="2887" st_id="224" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:9 %icmp_ln29_41 = icmp_eq  i2 %phi_ln29_13, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln29_41"/></StgValue>
</operation>

<operation id="2888" st_id="224" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:10 %select_ln29_97 = select i1 %icmp_ln29_41, i64 0, i64 %p_word_num_bits_1_2

]]></Node>
<StgValue><ssdm name="select_ln29_97"/></StgValue>
</operation>

<operation id="2889" st_id="224" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:11 %select_ln29_98 = select i1 %icmp_ln29_40, i64 %p_word_num_bits_1_2, i64 %select_ln29_97

]]></Node>
<StgValue><ssdm name="select_ln29_98"/></StgValue>
</operation>

<operation id="2890" st_id="224" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:12 %icmp_ln29_42 = icmp_eq  i2 %phi_ln29_13, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln29_42"/></StgValue>
</operation>

<operation id="2891" st_id="224" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:13 %select_ln29_99 = select i1 %icmp_ln29_42, i64 0, i64 %p_word_num_bits_2_2

]]></Node>
<StgValue><ssdm name="select_ln29_99"/></StgValue>
</operation>

<operation id="2892" st_id="224" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:14 %select_ln29_100 = select i1 %icmp_ln29_41, i64 %p_word_num_bits_2_2, i64 %select_ln29_99

]]></Node>
<StgValue><ssdm name="select_ln29_100"/></StgValue>
</operation>

<operation id="2893" st_id="224" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:15 %select_ln29_101 = select i1 %icmp_ln29_40, i64 %p_word_num_bits_2_2, i64 %select_ln29_100

]]></Node>
<StgValue><ssdm name="select_ln29_101"/></StgValue>
</operation>

<operation id="2894" st_id="224" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:16 %select_ln29_102 = select i1 %icmp_ln29_42, i64 %p_word_num_bits_3_2, i64 0

]]></Node>
<StgValue><ssdm name="select_ln29_102"/></StgValue>
</operation>

<operation id="2895" st_id="224" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:17 %select_ln29_103 = select i1 %icmp_ln29_41, i64 %p_word_num_bits_3_2, i64 %select_ln29_102

]]></Node>
<StgValue><ssdm name="select_ln29_103"/></StgValue>
</operation>

<operation id="2896" st_id="224" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:18 %select_ln29_104 = select i1 %icmp_ln29_40, i64 %p_word_num_bits_3_2, i64 %select_ln29_103

]]></Node>
<StgValue><ssdm name="select_ln29_104"/></StgValue>
</operation>

<operation id="2897" st_id="224" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:19 %icmp_ln29_31 = icmp_eq  i2 %phi_ln29_13, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29_31"/></StgValue>
</operation>

<operation id="2898" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ifconv:20 %empty_257 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>

<operation id="2899" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:21 %br_ln29 = br i1 %icmp_ln29_31, void %_ifconv, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="2900" st_id="225" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i:0 %add_ln42_47 = add i14 %trunc_ln60_37, i14 16382

]]></Node>
<StgValue><ssdm name="add_ln42_47"/></StgValue>
</operation>

<operation id="2901" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i:1 %shl_ln50_13 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_47, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln50_13"/></StgValue>
</operation>

<operation id="2902" st_id="225" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i:2 %add_ln50_15 = add i19 %shl_ln50_13, i19 64

]]></Node>
<StgValue><ssdm name="add_ln50_15"/></StgValue>
</operation>

<operation id="2903" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i:3 %tmp_227 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln50_15, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="2904" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="64" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i:4 %zext_ln405 = zext i14 %tmp_227

]]></Node>
<StgValue><ssdm name="zext_ln405"/></StgValue>
</operation>

<operation id="2905" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i:5 %state_addr_122 = getelementptr i256 %state, i64 0, i64 %zext_ln405

]]></Node>
<StgValue><ssdm name="state_addr_122"/></StgValue>
</operation>

<operation id="2906" st_id="225" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="256" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i:6 %state_load_157 = load i14 %state_addr_122

]]></Node>
<StgValue><ssdm name="state_load_157"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="2907" st_id="226" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="256" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i:6 %state_load_157 = load i14 %state_addr_122

]]></Node>
<StgValue><ssdm name="state_load_157"/></StgValue>
</operation>

<operation id="2908" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i:7 %br_ln400 = br void

]]></Node>
<StgValue><ssdm name="br_ln400"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="2909" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %p_word_num_bits_0_4 = phi i64 %select_ln29, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i, i64 %p_word_num_bits_0_5, void %._crit_edge.i.i.i.loopexit

]]></Node>
<StgValue><ssdm name="p_word_num_bits_0_4"/></StgValue>
</operation>

<operation id="2910" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1 %p_word_num_bits_1_4 = phi i64 %select_ln29_98, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i, i64 %p_word_num_bits_1_5, void %._crit_edge.i.i.i.loopexit

]]></Node>
<StgValue><ssdm name="p_word_num_bits_1_4"/></StgValue>
</operation>

<operation id="2911" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2 %p_word_num_bits_2_4 = phi i64 %select_ln29_101, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i, i64 %p_word_num_bits_2_5, void %._crit_edge.i.i.i.loopexit

]]></Node>
<StgValue><ssdm name="p_word_num_bits_2_4"/></StgValue>
</operation>

<operation id="2912" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:3 %p_word_num_bits_3_4 = phi i64 %select_ln29_104, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i, i64 %add_ln409_2, void %._crit_edge.i.i.i.loopexit

]]></Node>
<StgValue><ssdm name="p_word_num_bits_3_4"/></StgValue>
</operation>

<operation id="2913" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:4 %indvars_iv = phi i3 3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i, i3 %add_ln400, void %._crit_edge.i.i.i.loopexit

]]></Node>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</operation>

<operation id="2914" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:5 %j = phi i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i, i3 %j_4, void %._crit_edge.i.i.i.loopexit

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="2915" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:6 %phi_ln418 = phi i14 16383, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i, i14 %tmp_227, void %._crit_edge.i.i.i.loopexit

]]></Node>
<StgValue><ssdm name="phi_ln418"/></StgValue>
</operation>

<operation id="2916" st_id="227" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:7 %icmp_ln400 = icmp_eq  i3 %j, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln400"/></StgValue>
</operation>

<operation id="2917" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:8 %empty_258 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_258"/></StgValue>
</operation>

<operation id="2918" st_id="227" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2687" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:9 %j_4 = add i3 %j, i3 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="2919" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln400 = br i1 %icmp_ln400, void %.split231, void %_Z3mulR5Stack.exit

]]></Node>
<StgValue><ssdm name="br_ln400"/></StgValue>
</operation>

<operation id="2920" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="2" op_0_bw="3">
<![CDATA[
.split231:0 %empty_259 = trunc i3 %j

]]></Node>
<StgValue><ssdm name="empty_259"/></StgValue>
</operation>

<operation id="2921" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2691" bw="3" op_0_bw="2">
<![CDATA[
.split231:1 %j_7_cast_cast = zext i2 %empty_259

]]></Node>
<StgValue><ssdm name="j_7_cast_cast"/></StgValue>
</operation>

<operation id="2922" st_id="227" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split231:2 %y_assign_s = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %trunc_ln60_38, i64 %trunc_ln60_13, i64 %trunc_ln60_14, i64 %trunc_ln60_15, i2 %empty_259

]]></Node>
<StgValue><ssdm name="y_assign_s"/></StgValue>
</operation>

<operation id="2923" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2693" bw="128" op_0_bw="64">
<![CDATA[
.split231:3 %zext_ln397 = zext i64 %y_assign_s

]]></Node>
<StgValue><ssdm name="zext_ln397"/></StgValue>
</operation>

<operation id="2924" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2694" bw="0" op_0_bw="0">
<![CDATA[
.split231:4 %br_ln403 = br void

]]></Node>
<StgValue><ssdm name="br_ln403"/></StgValue>
</operation>

<operation id="2925" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2765" bw="64" op_0_bw="14">
<![CDATA[
_Z3mulR5Stack.exit:0 %zext_ln400 = zext i14 %phi_ln418

]]></Node>
<StgValue><ssdm name="zext_ln400"/></StgValue>
</operation>

<operation id="2926" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2766" bw="256" op_0_bw="256" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
_Z3mulR5Stack.exit:1 %or_ln418_1 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64, i64 %p_word_num_bits_3_4, i64 %p_word_num_bits_2_4, i64 %p_word_num_bits_1_4, i64 %p_word_num_bits_0_4

]]></Node>
<StgValue><ssdm name="or_ln418_1"/></StgValue>
</operation>

<operation id="2927" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2767" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z3mulR5Stack.exit:2 %state_addr_141 = getelementptr i256 %state, i64 0, i64 %zext_ln400

]]></Node>
<StgValue><ssdm name="state_addr_141"/></StgValue>
</operation>

<operation id="2928" st_id="227" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2768" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32">
<![CDATA[
_Z3mulR5Stack.exit:3 %store_ln418 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_141, i256 %or_ln418_1, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln418"/></StgValue>
</operation>

<operation id="2929" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2769" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_Z3mulR5Stack.exit:4 %store_ln77 = store i64 %p_word_num_bits_0_4, i64 %p_word_num_bits_0_0

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="2930" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2770" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_Z3mulR5Stack.exit:5 %store_ln77 = store i64 %p_word_num_bits_1_4, i64 %p_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="2931" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2771" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_Z3mulR5Stack.exit:6 %store_ln77 = store i64 %p_word_num_bits_2_4, i64 %p_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="2932" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2772" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_Z3mulR5Stack.exit:7 %store_ln77 = store i64 %p_word_num_bits_3_4, i64 %p_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="2933" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2773" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z3mulR5Stack.exit:8 %store_ln77 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="2934" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2774" bw="0" op_0_bw="0">
<![CDATA[
_Z3mulR5Stack.exit:9 %br_ln77 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="2935" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:5 %i_122 = phi i2 0, void %.split231, i2 %i_131, void %.split2281052

]]></Node>
<StgValue><ssdm name="i_122"/></StgValue>
</operation>

<operation id="2936" st_id="228" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:6 %i_131 = add i2 %i_122, i2 1

]]></Node>
<StgValue><ssdm name="i_131"/></StgValue>
</operation>

<operation id="2937" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="3" op_0_bw="2">
<![CDATA[
:7 %i_206_cast = zext i2 %i_122

]]></Node>
<StgValue><ssdm name="i_206_cast"/></StgValue>
</operation>

<operation id="2938" st_id="228" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:9 %icmp_ln403 = icmp_eq  i3 %i_206_cast, i3 %indvars_iv

]]></Node>
<StgValue><ssdm name="icmp_ln403"/></StgValue>
</operation>

<operation id="2939" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11 %br_ln403 = br i1 %icmp_ln403, void %.split228, void %._crit_edge.i.i.i.loopexit

]]></Node>
<StgValue><ssdm name="br_ln403"/></StgValue>
</operation>

<operation id="2940" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2709" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.split228:0 %shl_ln43 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %i_122, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln43"/></StgValue>
</operation>

<operation id="2941" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2710" bw="256" op_0_bw="8">
<![CDATA[
.split228:1 %zext_ln405_1 = zext i8 %shl_ln43

]]></Node>
<StgValue><ssdm name="zext_ln405_1"/></StgValue>
</operation>

<operation id="2942" st_id="228" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2711" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split228:2 %lshr_ln405 = lshr i256 %state_load_157, i256 %zext_ln405_1

]]></Node>
<StgValue><ssdm name="lshr_ln405"/></StgValue>
</operation>

<operation id="2943" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2712" bw="64" op_0_bw="256">
<![CDATA[
.split228:3 %trunc_ln405 = trunc i256 %lshr_ln405

]]></Node>
<StgValue><ssdm name="trunc_ln405"/></StgValue>
</operation>

<operation id="2944" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2713" bw="128" op_0_bw="64">
<![CDATA[
.split228:4 %zext_ln397_12 = zext i64 %trunc_ln405

]]></Node>
<StgValue><ssdm name="zext_ln397_12"/></StgValue>
</operation>

<operation id="2945" st_id="228" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2714" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split228:5 %mul_ln397 = mul i128 %zext_ln397_12, i128 %zext_ln397

]]></Node>
<StgValue><ssdm name="mul_ln397"/></StgValue>
</operation>

<operation id="2946" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2715" bw="64" op_0_bw="128">
<![CDATA[
.split228:6 %trunc_ln107 = trunc i128 %mul_ln397

]]></Node>
<StgValue><ssdm name="trunc_ln107"/></StgValue>
</operation>

<operation id="2947" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2716" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split228:7 %trunc_ln107_s = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %mul_ln397, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln107_s"/></StgValue>
</operation>

<operation id="2948" st_id="228" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2717" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split228:8 %add_ln48 = add i2 %i_122, i2 %empty_259

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="2949" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %p_word_num_bits_0_5 = phi i64 %p_word_num_bits_0_4, void %.split231, i64 %p_word_num_bits_0_6, void %.split2281052

]]></Node>
<StgValue><ssdm name="p_word_num_bits_0_5"/></StgValue>
</operation>

<operation id="2950" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1 %p_word_num_bits_1_5 = phi i64 %p_word_num_bits_1_4, void %.split231, i64 %p_word_num_bits_1_6, void %.split2281052

]]></Node>
<StgValue><ssdm name="p_word_num_bits_1_5"/></StgValue>
</operation>

<operation id="2951" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2 %p_word_num_bits_2_5 = phi i64 %p_word_num_bits_2_4, void %.split231, i64 %p_word_num_bits_2_6, void %.split2281052

]]></Node>
<StgValue><ssdm name="p_word_num_bits_2_5"/></StgValue>
</operation>

<operation id="2952" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:3 %p_word_num_bits_3_5 = phi i64 %p_word_num_bits_3_4, void %.split231, i64 %p_word_num_bits_3_6, void %.split2281052

]]></Node>
<StgValue><ssdm name="p_word_num_bits_3_5"/></StgValue>
</operation>

<operation id="2953" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:4 %y_read_assign_6 = phi i64 0, void %.split231, i64 %k_27, void %.split2281052

]]></Node>
<StgValue><ssdm name="y_read_assign_6"/></StgValue>
</operation>

<operation id="2954" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="2955" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:10 %empty_260 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 3, i64 0

]]></Node>
<StgValue><ssdm name="empty_260"/></StgValue>
</operation>

<operation id="2956" st_id="229" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2718" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split228:9 %y_read_assign = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %p_word_num_bits_0_5, i64 %p_word_num_bits_1_5, i64 %p_word_num_bits_2_5, i64 %p_word_num_bits_3_5, i2 %add_ln48

]]></Node>
<StgValue><ssdm name="y_read_assign"/></StgValue>
</operation>

<operation id="2957" st_id="229" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2719" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split228:10 %add_ln175_17 = add i64 %trunc_ln107, i64 %y_read_assign

]]></Node>
<StgValue><ssdm name="add_ln175_17"/></StgValue>
</operation>

<operation id="2958" st_id="229" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2720" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split228:11 %icmp_ln176 = icmp_ult  i64 %add_ln175_17, i64 %trunc_ln107

]]></Node>
<StgValue><ssdm name="icmp_ln176"/></StgValue>
</operation>

<operation id="2959" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2721" bw="2" op_0_bw="1">
<![CDATA[
.split228:12 %zext_ln750 = zext i1 %icmp_ln176

]]></Node>
<StgValue><ssdm name="zext_ln750"/></StgValue>
</operation>

<operation id="2960" st_id="229" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2722" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split228:13 %add_ln175_18 = add i64 %add_ln175_17, i64 %y_read_assign_6

]]></Node>
<StgValue><ssdm name="add_ln175_18"/></StgValue>
</operation>

<operation id="2961" st_id="229" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split228:14 %icmp_ln176_13 = icmp_ult  i64 %add_ln175_18, i64 %add_ln175_17

]]></Node>
<StgValue><ssdm name="icmp_ln176_13"/></StgValue>
</operation>

<operation id="2962" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2724" bw="2" op_0_bw="1">
<![CDATA[
.split228:15 %zext_ln177_9 = zext i1 %icmp_ln176_13

]]></Node>
<StgValue><ssdm name="zext_ln177_9"/></StgValue>
</operation>

<operation id="2963" st_id="229" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2725" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split228:16 %add_ln177_19 = add i2 %zext_ln750, i2 %zext_ln177_9

]]></Node>
<StgValue><ssdm name="add_ln177_19"/></StgValue>
</operation>

<operation id="2964" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2726" bw="64" op_0_bw="2">
<![CDATA[
.split228:17 %zext_ln177_10 = zext i2 %add_ln177_19

]]></Node>
<StgValue><ssdm name="zext_ln177_10"/></StgValue>
</operation>

<operation id="2965" st_id="229" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2727" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split228:18 %k_27 = add i64 %zext_ln177_10, i64 %trunc_ln107_s

]]></Node>
<StgValue><ssdm name="k_27"/></StgValue>
</operation>

<operation id="2966" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2728" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split228:19 %switch_ln406 = switch i2 %add_ln48, void %branch71, i2 0, void %.split2281052, i2 1, void %branch69, i2 2, void %branch70

]]></Node>
<StgValue><ssdm name="switch_ln406"/></StgValue>
</operation>

<operation id="2967" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="0"/>
<literal name="add_ln48" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2730" bw="0" op_0_bw="0">
<![CDATA[
branch70:0 %br_ln406 = br void %.split2281052

]]></Node>
<StgValue><ssdm name="br_ln406"/></StgValue>
</operation>

<operation id="2968" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="0"/>
<literal name="add_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2732" bw="0" op_0_bw="0">
<![CDATA[
branch69:0 %br_ln406 = br void %.split2281052

]]></Node>
<StgValue><ssdm name="br_ln406"/></StgValue>
</operation>

<operation id="2969" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="0"/>
<literal name="add_ln48" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2734" bw="0" op_0_bw="0">
<![CDATA[
branch71:0 %br_ln406 = br void %.split2281052

]]></Node>
<StgValue><ssdm name="br_ln406"/></StgValue>
</operation>

<operation id="2970" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2736" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
.split2281052:0 %p_word_num_bits_0_6 = phi i64 %p_word_num_bits_0_5, void %branch71, i64 %p_word_num_bits_0_5, void %branch70, i64 %p_word_num_bits_0_5, void %branch69, i64 %add_ln175_18, void %.split228

]]></Node>
<StgValue><ssdm name="p_word_num_bits_0_6"/></StgValue>
</operation>

<operation id="2971" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2737" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
.split2281052:1 %p_word_num_bits_1_6 = phi i64 %p_word_num_bits_1_5, void %branch71, i64 %p_word_num_bits_1_5, void %branch70, i64 %add_ln175_18, void %branch69, i64 %p_word_num_bits_1_5, void %.split228

]]></Node>
<StgValue><ssdm name="p_word_num_bits_1_6"/></StgValue>
</operation>

<operation id="2972" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2738" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
.split2281052:2 %p_word_num_bits_2_6 = phi i64 %p_word_num_bits_2_5, void %branch71, i64 %add_ln175_18, void %branch70, i64 %p_word_num_bits_2_5, void %branch69, i64 %p_word_num_bits_2_5, void %.split228

]]></Node>
<StgValue><ssdm name="p_word_num_bits_2_6"/></StgValue>
</operation>

<operation id="2973" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2739" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
.split2281052:3 %p_word_num_bits_3_6 = phi i64 %add_ln175_18, void %branch71, i64 %p_word_num_bits_3_5, void %branch70, i64 %p_word_num_bits_3_5, void %branch69, i64 %p_word_num_bits_3_5, void %.split228

]]></Node>
<StgValue><ssdm name="p_word_num_bits_3_6"/></StgValue>
</operation>

<operation id="2974" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2740" bw="0" op_0_bw="0">
<![CDATA[
.split2281052:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="2975" st_id="230" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge.i.i.i.loopexit:0 %add_ln400 = add i3 %indvars_iv, i3 7

]]></Node>
<StgValue><ssdm name="add_ln400"/></StgValue>
</operation>

<operation id="2976" st_id="230" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge.i.i.i.loopexit:1 %sub_ln50 = sub i3 4, i3 %j_7_cast_cast

]]></Node>
<StgValue><ssdm name="sub_ln50"/></StgValue>
</operation>

<operation id="2977" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge.i.i.i.loopexit:2 %shl_ln50_19 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %sub_ln50, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln50_19"/></StgValue>
</operation>

<operation id="2978" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge.i.i.i.loopexit:3 %zext_ln50_7 = zext i6 %shl_ln50_19

]]></Node>
<StgValue><ssdm name="zext_ln50_7"/></StgValue>
</operation>

<operation id="2979" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="2" op_0_bw="3">
<![CDATA[
._crit_edge.i.i.i.loopexit:4 %trunc_ln50_52 = trunc i3 %sub_ln50

]]></Node>
<StgValue><ssdm name="trunc_ln50_52"/></StgValue>
</operation>

<operation id="2980" st_id="230" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.i.i.i.loopexit:6 %add_ln50_25 = add i7 %zext_ln50_7, i7 56

]]></Node>
<StgValue><ssdm name="add_ln50_25"/></StgValue>
</operation>

<operation id="2981" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="19" op_0_bw="7">
<![CDATA[
._crit_edge.i.i.i.loopexit:7 %zext_ln50_8 = zext i7 %add_ln50_25

]]></Node>
<StgValue><ssdm name="zext_ln50_8"/></StgValue>
</operation>

<operation id="2982" st_id="230" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge.i.i.i.loopexit:8 %add_ln50_26 = add i19 %zext_ln50_8, i19 %shl_ln50_13

]]></Node>
<StgValue><ssdm name="add_ln50_26"/></StgValue>
</operation>

<operation id="2983" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i.i.i.loopexit:9 %lshr_ln409_1 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln50_26, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln409_1"/></StgValue>
</operation>

<operation id="2984" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2752" bw="64" op_0_bw="14">
<![CDATA[
._crit_edge.i.i.i.loopexit:10 %zext_ln409 = zext i14 %lshr_ln409_1

]]></Node>
<StgValue><ssdm name="zext_ln409"/></StgValue>
</operation>

<operation id="2985" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i.i.loopexit:11 %state_addr_150 = getelementptr i256 %state, i64 0, i64 %zext_ln409

]]></Node>
<StgValue><ssdm name="state_addr_150"/></StgValue>
</operation>

<operation id="2986" st_id="230" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="256" op_0_bw="14">
<![CDATA[
._crit_edge.i.i.i.loopexit:12 %state_load_182 = load i14 %state_addr_150

]]></Node>
<StgValue><ssdm name="state_load_182"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="2987" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
._crit_edge.i.i.i.loopexit:5 %trunc_ln50_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln50_52, i3 0

]]></Node>
<StgValue><ssdm name="trunc_ln50_1"/></StgValue>
</operation>

<operation id="2988" st_id="231" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="256" op_0_bw="14">
<![CDATA[
._crit_edge.i.i.i.loopexit:12 %state_load_182 = load i14 %state_addr_150

]]></Node>
<StgValue><ssdm name="state_load_182"/></StgValue>
</operation>

<operation id="2989" st_id="231" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge.i.i.i.loopexit:13 %add_ln409 = add i5 %trunc_ln50_1, i5 24

]]></Node>
<StgValue><ssdm name="add_ln409"/></StgValue>
</operation>

<operation id="2990" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
._crit_edge.i.i.i.loopexit:14 %shl_ln42 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln409, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln42"/></StgValue>
</operation>

<operation id="2991" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="256" op_0_bw="8">
<![CDATA[
._crit_edge.i.i.i.loopexit:15 %zext_ln409_1 = zext i8 %shl_ln42

]]></Node>
<StgValue><ssdm name="zext_ln409_1"/></StgValue>
</operation>

<operation id="2992" st_id="231" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
._crit_edge.i.i.i.loopexit:16 %lshr_ln409 = lshr i256 %state_load_182, i256 %zext_ln409_1

]]></Node>
<StgValue><ssdm name="lshr_ln409"/></StgValue>
</operation>

<operation id="2993" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="64" op_0_bw="256">
<![CDATA[
._crit_edge.i.i.i.loopexit:17 %trunc_ln409 = trunc i256 %lshr_ln409

]]></Node>
<StgValue><ssdm name="trunc_ln409"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="2994" st_id="232" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.i.i.i.loopexit:18 %mul_ln409 = mul i64 %trunc_ln409, i64 %y_assign_s

]]></Node>
<StgValue><ssdm name="mul_ln409"/></StgValue>
</operation>

<operation id="2995" st_id="232" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.i.i.i.loopexit:19 %add_ln409_3 = add i64 %y_read_assign_6, i64 %mul_ln409

]]></Node>
<StgValue><ssdm name="add_ln409_3"/></StgValue>
</operation>

<operation id="2996" st_id="232" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.i.i.i.loopexit:20 %add_ln409_2 = add i64 %add_ln409_3, i64 %p_word_num_bits_3_5

]]></Node>
<StgValue><ssdm name="add_ln409_2"/></StgValue>
</operation>

<operation id="2997" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.i.loopexit:21 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="2998" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
branch72:0 %s_word_num_bits_0_2 = phi i64 %s_word_num_bits_0_0_load, void, i64 %s_word_num_bits_0_3, void %branch72

]]></Node>
<StgValue><ssdm name="s_word_num_bits_0_2"/></StgValue>
</operation>

<operation id="2999" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
branch72:1 %s_word_num_bits_1_2 = phi i64 %s_word_num_bits_1_0_load, void, i64 %s_word_num_bits_1_3, void %branch72

]]></Node>
<StgValue><ssdm name="s_word_num_bits_1_2"/></StgValue>
</operation>

<operation id="3000" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
branch72:2 %s_word_num_bits_2_2 = phi i64 %s_word_num_bits_2_0_load, void, i64 %s_word_num_bits_2_3, void %branch72

]]></Node>
<StgValue><ssdm name="s_word_num_bits_2_2"/></StgValue>
</operation>

<operation id="3001" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
branch72:3 %s_word_num_bits_3_2 = phi i64 %s_word_num_bits_3_0_load, void, i64 %s_word_num_bits_3_3, void %branch72

]]></Node>
<StgValue><ssdm name="s_word_num_bits_3_2"/></StgValue>
</operation>

<operation id="3002" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
branch72:4 %phi_ln29 = phi i2 0, void, i2 %add_ln29, void %branch72

]]></Node>
<StgValue><ssdm name="phi_ln29"/></StgValue>
</operation>

<operation id="3003" st_id="233" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch72:5 %add_ln29 = add i2 %phi_ln29, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="3004" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
branch72:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="3005" st_id="233" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch72:7 %s_word_num_bits_3_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %s_word_num_bits_3_2, i64 %s_word_num_bits_3_2, i64 %s_word_num_bits_3_2, i64 0, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="s_word_num_bits_3_3"/></StgValue>
</operation>

<operation id="3006" st_id="233" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch72:8 %s_word_num_bits_2_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %s_word_num_bits_2_2, i64 %s_word_num_bits_2_2, i64 0, i64 %s_word_num_bits_2_2, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="s_word_num_bits_2_3"/></StgValue>
</operation>

<operation id="3007" st_id="233" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch72:9 %s_word_num_bits_1_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %s_word_num_bits_1_2, i64 0, i64 %s_word_num_bits_1_2, i64 %s_word_num_bits_1_2, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="s_word_num_bits_1_3"/></StgValue>
</operation>

<operation id="3008" st_id="233" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch72:10 %s_word_num_bits_0_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %s_word_num_bits_0_2, i64 %s_word_num_bits_0_2, i64 %s_word_num_bits_0_2, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="s_word_num_bits_0_3"/></StgValue>
</operation>

<operation id="3009" st_id="233" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch72:11 %icmp_ln29 = icmp_eq  i2 %phi_ln29, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="3010" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
branch72:12 %empty_255 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_255"/></StgValue>
</operation>

<operation id="3011" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch72:13 %br_ln29 = br i1 %icmp_ln29, void %branch72, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="3012" st_id="234" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i:0 %add_ln42_46 = add i14 %trunc_ln60_31, i14 16382

]]></Node>
<StgValue><ssdm name="add_ln42_46"/></StgValue>
</operation>

<operation id="3013" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i:1 %shl_ln50_12 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_46, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln50_12"/></StgValue>
</operation>

<operation id="3014" st_id="234" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i:2 %add_ln50_14 = add i19 %shl_ln50_12, i19 64

]]></Node>
<StgValue><ssdm name="add_ln50_14"/></StgValue>
</operation>

<operation id="3015" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i:3 %tmp_226 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln50_14, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="3016" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="64" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i:4 %zext_ln175 = zext i14 %tmp_226

]]></Node>
<StgValue><ssdm name="zext_ln175"/></StgValue>
</operation>

<operation id="3017" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i:5 %state_addr_121 = getelementptr i256 %state, i64 0, i64 %zext_ln175

]]></Node>
<StgValue><ssdm name="state_addr_121"/></StgValue>
</operation>

<operation id="3018" st_id="234" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="256" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i:6 %state_load_156 = load i14 %state_addr_121

]]></Node>
<StgValue><ssdm name="state_load_156"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="3019" st_id="235" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="256" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i:6 %state_load_156 = load i14 %state_addr_121

]]></Node>
<StgValue><ssdm name="state_load_156"/></StgValue>
</operation>

<operation id="3020" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i:7 %br_ln173 = br void

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="3021" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %s_word_num_bits_0_4 = phi i64 %s_word_num_bits_0_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i, i64 %s_word_num_bits_0_5, void %.split2341105

]]></Node>
<StgValue><ssdm name="s_word_num_bits_0_4"/></StgValue>
</operation>

<operation id="3022" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1 %s_word_num_bits_1_4 = phi i64 %s_word_num_bits_1_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i, i64 %s_word_num_bits_1_5, void %.split2341105

]]></Node>
<StgValue><ssdm name="s_word_num_bits_1_4"/></StgValue>
</operation>

<operation id="3023" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2 %s_word_num_bits_2_4 = phi i64 %s_word_num_bits_2_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i, i64 %s_word_num_bits_2_5, void %.split2341105

]]></Node>
<StgValue><ssdm name="s_word_num_bits_2_4"/></StgValue>
</operation>

<operation id="3024" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:3 %s_word_num_bits_3_4 = phi i64 %s_word_num_bits_3_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i, i64 %s_word_num_bits_3_5, void %.split2341105

]]></Node>
<StgValue><ssdm name="s_word_num_bits_3_4"/></StgValue>
</operation>

<operation id="3025" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:4 %i_114 = phi i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i, i3 %i_121, void %.split2341105

]]></Node>
<StgValue><ssdm name="i_114"/></StgValue>
</operation>

<operation id="3026" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:5 %k_23 = phi i1 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i, i1 %k_26, void %.split2341105

]]></Node>
<StgValue><ssdm name="k_23"/></StgValue>
</operation>

<operation id="3027" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:6 %phi_ln362 = phi i14 16383, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i, i14 %tmp_226, void %.split2341105

]]></Node>
<StgValue><ssdm name="phi_ln362"/></StgValue>
</operation>

<operation id="3028" st_id="236" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:7 %i_121 = add i3 %i_114, i3 1

]]></Node>
<StgValue><ssdm name="i_121"/></StgValue>
</operation>

<operation id="3029" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="3030" st_id="236" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:9 %icmp_ln173 = icmp_eq  i3 %i_114, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln173"/></StgValue>
</operation>

<operation id="3031" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:10 %empty_256 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_256"/></StgValue>
</operation>

<operation id="3032" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11 %br_ln173 = br i1 %icmp_ln173, void %.split234, void %_Z3addR5Stack.exit

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="3033" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2832" bw="2" op_0_bw="3">
<![CDATA[
.split234:0 %trunc_ln50_45 = trunc i3 %i_114

]]></Node>
<StgValue><ssdm name="trunc_ln50_45"/></StgValue>
</operation>

<operation id="3034" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2833" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.split234:1 %shl_ln36 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_45, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln36"/></StgValue>
</operation>

<operation id="3035" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2834" bw="256" op_0_bw="8">
<![CDATA[
.split234:2 %zext_ln175_5 = zext i8 %shl_ln36

]]></Node>
<StgValue><ssdm name="zext_ln175_5"/></StgValue>
</operation>

<operation id="3036" st_id="236" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2835" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split234:3 %lshr_ln175 = lshr i256 %state_load_156, i256 %zext_ln175_5

]]></Node>
<StgValue><ssdm name="lshr_ln175"/></StgValue>
</operation>

<operation id="3037" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2836" bw="64" op_0_bw="256">
<![CDATA[
.split234:4 %trunc_ln175 = trunc i256 %lshr_ln175

]]></Node>
<StgValue><ssdm name="trunc_ln175"/></StgValue>
</operation>

<operation id="3038" st_id="236" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2837" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split234:5 %tmp_47 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %trunc_ln60_32, i64 %trunc_ln60_s, i64 %trunc_ln60_11, i64 %trunc_ln60_12, i2 %trunc_ln50_45

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="3039" st_id="236" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2838" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split234:6 %add_ln175 = add i64 %trunc_ln175, i64 %tmp_47

]]></Node>
<StgValue><ssdm name="add_ln175"/></StgValue>
</operation>

<operation id="3040" st_id="236" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2839" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split234:7 %k1_5 = icmp_ult  i64 %add_ln175, i64 %trunc_ln175

]]></Node>
<StgValue><ssdm name="k1_5"/></StgValue>
</operation>

<operation id="3041" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2840" bw="64" op_0_bw="1">
<![CDATA[
.split234:8 %zext_ln177 = zext i1 %k_23

]]></Node>
<StgValue><ssdm name="zext_ln177"/></StgValue>
</operation>

<operation id="3042" st_id="236" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2841" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split234:9 %add_ln177 = add i64 %add_ln175, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="add_ln177"/></StgValue>
</operation>

<operation id="3043" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2842" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split234:10 %switch_ln177 = switch i2 %trunc_ln50_45, void %branch79, i2 0, void %.split2341105, i2 1, void %branch77, i2 2, void %branch78

]]></Node>
<StgValue><ssdm name="switch_ln177"/></StgValue>
</operation>

<operation id="3044" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
<literal name="trunc_ln50_45" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2844" bw="0" op_0_bw="0">
<![CDATA[
branch78:0 %br_ln177 = br void %.split2341105

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="3045" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
<literal name="trunc_ln50_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2846" bw="0" op_0_bw="0">
<![CDATA[
branch77:0 %br_ln177 = br void %.split2341105

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="3046" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
<literal name="trunc_ln50_45" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2848" bw="0" op_0_bw="0">
<![CDATA[
branch79:0 %br_ln177 = br void %.split2341105

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="3047" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2850" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
.split2341105:0 %s_word_num_bits_0_5 = phi i64 %s_word_num_bits_0_4, void %branch79, i64 %s_word_num_bits_0_4, void %branch78, i64 %s_word_num_bits_0_4, void %branch77, i64 %add_ln177, void %.split234

]]></Node>
<StgValue><ssdm name="s_word_num_bits_0_5"/></StgValue>
</operation>

<operation id="3048" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2851" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
.split2341105:1 %s_word_num_bits_1_5 = phi i64 %s_word_num_bits_1_4, void %branch79, i64 %s_word_num_bits_1_4, void %branch78, i64 %add_ln177, void %branch77, i64 %s_word_num_bits_1_4, void %.split234

]]></Node>
<StgValue><ssdm name="s_word_num_bits_1_5"/></StgValue>
</operation>

<operation id="3049" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2852" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
.split2341105:2 %s_word_num_bits_2_5 = phi i64 %s_word_num_bits_2_4, void %branch79, i64 %add_ln177, void %branch78, i64 %s_word_num_bits_2_4, void %branch77, i64 %s_word_num_bits_2_4, void %.split234

]]></Node>
<StgValue><ssdm name="s_word_num_bits_2_5"/></StgValue>
</operation>

<operation id="3050" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2853" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
.split2341105:3 %s_word_num_bits_3_5 = phi i64 %add_ln177, void %branch79, i64 %s_word_num_bits_3_4, void %branch78, i64 %s_word_num_bits_3_4, void %branch77, i64 %s_word_num_bits_3_4, void %.split234

]]></Node>
<StgValue><ssdm name="s_word_num_bits_3_5"/></StgValue>
</operation>

<operation id="3051" st_id="236" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2854" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2341105:4 %icmp_ln178 = icmp_ult  i64 %add_ln177, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="icmp_ln178"/></StgValue>
</operation>

<operation id="3052" st_id="236" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2341105:5 %k_26 = or i1 %icmp_ln178, i1 %k1_5

]]></Node>
<StgValue><ssdm name="k_26"/></StgValue>
</operation>

<operation id="3053" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2856" bw="0" op_0_bw="0">
<![CDATA[
.split2341105:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="3054" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="64" op_0_bw="14">
<![CDATA[
_Z3addR5Stack.exit:0 %phi_ln362_cast = zext i14 %phi_ln362

]]></Node>
<StgValue><ssdm name="phi_ln362_cast"/></StgValue>
</operation>

<operation id="3055" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="256" op_0_bw="256" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
_Z3addR5Stack.exit:1 %or_ln362_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64, i64 %s_word_num_bits_3_4, i64 %s_word_num_bits_2_4, i64 %s_word_num_bits_1_4, i64 %s_word_num_bits_0_4

]]></Node>
<StgValue><ssdm name="or_ln362_2"/></StgValue>
</operation>

<operation id="3056" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2860" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z3addR5Stack.exit:2 %state_addr_140 = getelementptr i256 %state, i64 0, i64 %phi_ln362_cast

]]></Node>
<StgValue><ssdm name="state_addr_140"/></StgValue>
</operation>

<operation id="3057" st_id="237" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32">
<![CDATA[
_Z3addR5Stack.exit:3 %store_ln362 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_140, i256 %or_ln362_2, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="3058" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2862" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_Z3addR5Stack.exit:4 %store_ln74 = store i64 %s_word_num_bits_0_4, i64 %s_word_num_bits_0_0

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="3059" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2863" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_Z3addR5Stack.exit:5 %store_ln74 = store i64 %s_word_num_bits_1_4, i64 %s_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="3060" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_Z3addR5Stack.exit:6 %store_ln74 = store i64 %s_word_num_bits_2_4, i64 %s_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="3061" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_Z3addR5Stack.exit:7 %store_ln74 = store i64 %s_word_num_bits_3_4, i64 %s_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="3062" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2866" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z3addR5Stack.exit:8 %store_ln74 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="3063" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="0" op_0_bw="0">
<![CDATA[
_Z3addR5Stack.exit:9 %br_ln74 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="3064" st_id="238" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2869" bw="256" op_0_bw="14">
<![CDATA[
:0 %state_load_33 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_33"/></StgValue>
</operation>

<operation id="3065" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="32" op_0_bw="256">
<![CDATA[
:1 %trunc_ln60 = trunc i256 %state_load_33

]]></Node>
<StgValue><ssdm name="trunc_ln60"/></StgValue>
</operation>

<operation id="3066" st_id="238" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %add_ln60 = add i32 %trunc_ln60, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="3067" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="256" op_0_bw="32">
<![CDATA[
:3 %zext_ln60 = zext i32 %add_ln60

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="3068" st_id="238" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2873" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
:4 %store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60, i32 15

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="3069" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln70 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="3070" st_id="239" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
memset.loop2176:0 %i = add i9 %zext_ln47, i9 416

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="3071" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2878" bw="32" op_0_bw="9">
<![CDATA[
memset.loop2176:1 %sext_ln54 = sext i9 %i

]]></Node>
<StgValue><ssdm name="sext_ln54"/></StgValue>
</operation>

<operation id="3072" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="64" op_0_bw="32">
<![CDATA[
memset.loop2176:2 %zext_ln54 = zext i32 %sext_ln54

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="3073" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="33" op_0_bw="32">
<![CDATA[
memset.loop2176:3 %zext_ln55_12 = zext i32 %sext_ln54

]]></Node>
<StgValue><ssdm name="zext_ln55_12"/></StgValue>
</operation>

<operation id="3074" st_id="239" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2881" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
memset.loop2176:4 %add_ln55_19 = add i33 %zext_ln55_12, i33 2

]]></Node>
<StgValue><ssdm name="add_ln55_19"/></StgValue>
</operation>

<operation id="3075" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2882" bw="64" op_0_bw="33">
<![CDATA[
memset.loop2176:5 %zext_ln55_13 = zext i33 %add_ln55_19

]]></Node>
<StgValue><ssdm name="zext_ln55_13"/></StgValue>
</operation>

<operation id="3076" st_id="239" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
memset.loop2176:6 %add_ln55 = add i64 %zext_ln55_13, i64 %code_pos_3

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="3077" st_id="239" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2884" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
memset.loop2176:7 %icmp_ln200 = icmp_ugt  i64 %add_ln55, i64 %code_size_read

]]></Node>
<StgValue><ssdm name="icmp_ln200"/></StgValue>
</operation>

<operation id="3078" st_id="239" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop2176:8 %push_end = select i1 %icmp_ln200, i64 %code_size_read, i64 %add_ln55

]]></Node>
<StgValue><ssdm name="push_end"/></StgValue>
</operation>

<operation id="3079" st_id="239" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
memset.loop2176:9 %icmp_ln61 = icmp_ult  i64 %code_pos_4, i64 %push_end

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="3080" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop2176:10 %br_ln61 = br i1 %icmp_ln61, void %memset.loop2176.._crit_edge_crit_edge, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="3081" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2889" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
memset.loop2176.._crit_edge_crit_edge:0 %store_ln61 = store i64 %code_pos_4, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="3082" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2890" bw="0" op_0_bw="0">
<![CDATA[
memset.loop2176.._crit_edge_crit_edge:1 %br_ln61 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="3083" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2892" bw="256" op_0_bw="8">
<![CDATA[
.lr.ph.preheader:0 %zext_ln62 = zext i8 %opcode

]]></Node>
<StgValue><ssdm name="zext_ln62"/></StgValue>
</operation>

<operation id="3084" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2893" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.preheader:1 %br_ln61 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="3085" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="256" op_0_bw="256" op_1_bw="0" op_2_bw="256" op_3_bw="0">
<![CDATA[
.lr.ph:0 %empty = phi i256 %tmp_number, void %.split237, i256 0, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="3086" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.lr.ph:1 %i_112 = phi i64 %add_ln61, void %.split237, i64 %zext_ln54, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="i_112"/></StgValue>
</operation>

<operation id="3087" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.lr.ph:2 %code_pos_5 = phi i64 %code_pos_9, void %.split237, i64 %code_pos_4, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="code_pos_5"/></StgValue>
</operation>

<operation id="3088" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="3089" st_id="240" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph:4 %icmp_ln61_1 = icmp_eq  i64 %code_pos_5, i64 %push_end

]]></Node>
<StgValue><ssdm name="icmp_ln61_1"/></StgValue>
</operation>

<operation id="3090" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph:5 %br_ln61 = br i1 %icmp_ln61_1, void %.split237, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="3091" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2902" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split237:0 %specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="3092" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2903" bw="32" op_0_bw="64">
<![CDATA[
.split237:1 %trunc_ln62 = trunc i64 %i_112

]]></Node>
<StgValue><ssdm name="trunc_ln62"/></StgValue>
</operation>

<operation id="3093" st_id="240" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2904" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split237:2 %shl_ln62 = shl i32 1, i32 %trunc_ln62

]]></Node>
<StgValue><ssdm name="shl_ln62"/></StgValue>
</operation>

<operation id="3094" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2905" bw="67" op_0_bw="67" op_1_bw="64" op_2_bw="3">
<![CDATA[
.split237:3 %shl_ln62_1 = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i64.i3, i64 %i_112, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln62_1"/></StgValue>
</operation>

<operation id="3095" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2906" bw="256" op_0_bw="67">
<![CDATA[
.split237:4 %zext_ln62_1 = zext i67 %shl_ln62_1

]]></Node>
<StgValue><ssdm name="zext_ln62_1"/></StgValue>
</operation>

<operation id="3096" st_id="240" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2907" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split237:5 %shl_ln62_2 = shl i256 %zext_ln62, i256 %zext_ln62_1

]]></Node>
<StgValue><ssdm name="shl_ln62_2"/></StgValue>
</operation>

<operation id="3097" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2908" bw="1" op_0_bw="32">
<![CDATA[
.split237:6 %trunc_ln62_1 = trunc i32 %shl_ln62

]]></Node>
<StgValue><ssdm name="trunc_ln62_1"/></StgValue>
</operation>

<operation id="3098" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="8" op_0_bw="256">
<![CDATA[
.split237:7 %trunc_ln62_2 = trunc i256 %shl_ln62_2

]]></Node>
<StgValue><ssdm name="trunc_ln62_2"/></StgValue>
</operation>

<operation id="3099" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2910" bw="8" op_0_bw="256">
<![CDATA[
.split237:8 %trunc_ln62_3 = trunc i256 %empty

]]></Node>
<StgValue><ssdm name="trunc_ln62_3"/></StgValue>
</operation>

<operation id="3100" st_id="240" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2911" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split237:9 %select_ln62 = select i1 %trunc_ln62_1, i8 %trunc_ln62_2, i8 %trunc_ln62_3

]]></Node>
<StgValue><ssdm name="select_ln62"/></StgValue>
</operation>

<operation id="3101" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2912" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split237:10 %tmp_330 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 1

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="3102" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2913" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:11 %tmp_331 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="3103" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2914" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:12 %tmp_332 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="3104" st_id="240" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2915" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split237:13 %select_ln62_1 = select i1 %tmp_330, i8 %tmp_331, i8 %tmp_332

]]></Node>
<StgValue><ssdm name="select_ln62_1"/></StgValue>
</operation>

<operation id="3105" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2916" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split237:14 %tmp_333 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 2

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="3106" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2917" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:15 %tmp_334 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="3107" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2918" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:16 %tmp_335 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="3108" st_id="240" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2919" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split237:17 %select_ln62_2 = select i1 %tmp_333, i8 %tmp_334, i8 %tmp_335

]]></Node>
<StgValue><ssdm name="select_ln62_2"/></StgValue>
</operation>

<operation id="3109" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2920" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split237:18 %tmp_336 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 3

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="3110" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2921" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:19 %tmp_337 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="3111" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2922" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:20 %tmp_338 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="3112" st_id="240" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2923" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split237:21 %select_ln62_3 = select i1 %tmp_336, i8 %tmp_337, i8 %tmp_338

]]></Node>
<StgValue><ssdm name="select_ln62_3"/></StgValue>
</operation>

<operation id="3113" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2924" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split237:22 %tmp_339 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 4

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="3114" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2925" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:23 %tmp_340 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="3115" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2926" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:24 %tmp_341 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="3116" st_id="240" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2927" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split237:25 %select_ln62_4 = select i1 %tmp_339, i8 %tmp_340, i8 %tmp_341

]]></Node>
<StgValue><ssdm name="select_ln62_4"/></StgValue>
</operation>

<operation id="3117" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2928" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split237:26 %tmp_342 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 5

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="3118" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2929" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:27 %tmp_343 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="3119" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2930" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:28 %tmp_344 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="3120" st_id="240" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2931" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split237:29 %select_ln62_5 = select i1 %tmp_342, i8 %tmp_343, i8 %tmp_344

]]></Node>
<StgValue><ssdm name="select_ln62_5"/></StgValue>
</operation>

<operation id="3121" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2932" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split237:30 %tmp_345 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 6

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="3122" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2933" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:31 %tmp_346 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="3123" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2934" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:32 %tmp_347 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="3124" st_id="240" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2935" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split237:33 %select_ln62_6 = select i1 %tmp_345, i8 %tmp_346, i8 %tmp_347

]]></Node>
<StgValue><ssdm name="select_ln62_6"/></StgValue>
</operation>

<operation id="3125" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2936" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split237:34 %tmp_348 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 7

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="3126" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2937" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:35 %tmp_349 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="3127" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2938" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:36 %tmp_350 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="3128" st_id="240" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2939" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split237:37 %select_ln62_7 = select i1 %tmp_348, i8 %tmp_349, i8 %tmp_350

]]></Node>
<StgValue><ssdm name="select_ln62_7"/></StgValue>
</operation>

<operation id="3129" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split237:38 %tmp_351 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 8

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="3130" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2941" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:39 %tmp_352 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 64, i32 71

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="3131" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2942" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:40 %tmp_353 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 64, i32 71

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="3132" st_id="240" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2943" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split237:41 %select_ln62_8 = select i1 %tmp_351, i8 %tmp_352, i8 %tmp_353

]]></Node>
<StgValue><ssdm name="select_ln62_8"/></StgValue>
</operation>

<operation id="3133" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2944" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split237:42 %tmp_354 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 9

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="3134" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2945" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:43 %tmp_355 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 72, i32 79

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="3135" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2946" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:44 %tmp_356 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 72, i32 79

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="3136" st_id="240" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2947" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split237:45 %select_ln62_9 = select i1 %tmp_354, i8 %tmp_355, i8 %tmp_356

]]></Node>
<StgValue><ssdm name="select_ln62_9"/></StgValue>
</operation>

<operation id="3137" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2948" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split237:46 %tmp_357 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 10

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="3138" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2949" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:47 %tmp_358 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 80, i32 87

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="3139" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2950" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:48 %tmp_359 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 80, i32 87

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="3140" st_id="240" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2951" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split237:49 %select_ln62_10 = select i1 %tmp_357, i8 %tmp_358, i8 %tmp_359

]]></Node>
<StgValue><ssdm name="select_ln62_10"/></StgValue>
</operation>

<operation id="3141" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2952" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split237:50 %tmp_360 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 11

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="3142" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2953" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:51 %tmp_361 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 88, i32 95

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="3143" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2954" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:52 %tmp_362 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 88, i32 95

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="3144" st_id="240" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2955" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split237:53 %select_ln62_11 = select i1 %tmp_360, i8 %tmp_361, i8 %tmp_362

]]></Node>
<StgValue><ssdm name="select_ln62_11"/></StgValue>
</operation>

<operation id="3145" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2956" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split237:54 %tmp_363 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 12

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="3146" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2957" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:55 %tmp_364 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 96, i32 103

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="3147" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2958" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:56 %tmp_365 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 96, i32 103

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="3148" st_id="240" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2959" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split237:57 %select_ln62_12 = select i1 %tmp_363, i8 %tmp_364, i8 %tmp_365

]]></Node>
<StgValue><ssdm name="select_ln62_12"/></StgValue>
</operation>

<operation id="3149" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2960" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split237:58 %tmp_366 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 13

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="3150" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2961" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:59 %tmp_367 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 104, i32 111

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="3151" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2962" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:60 %tmp_368 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 104, i32 111

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="3152" st_id="240" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2963" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split237:61 %select_ln62_13 = select i1 %tmp_366, i8 %tmp_367, i8 %tmp_368

]]></Node>
<StgValue><ssdm name="select_ln62_13"/></StgValue>
</operation>

<operation id="3153" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2964" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split237:62 %tmp_369 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 14

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="3154" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2965" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:63 %tmp_370 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 112, i32 119

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="3155" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2966" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:64 %tmp_371 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 112, i32 119

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="3156" st_id="240" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2967" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split237:65 %select_ln62_14 = select i1 %tmp_369, i8 %tmp_370, i8 %tmp_371

]]></Node>
<StgValue><ssdm name="select_ln62_14"/></StgValue>
</operation>

<operation id="3157" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2968" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split237:66 %tmp_372 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 15

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="3158" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2969" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:67 %tmp_373 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 120, i32 127

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="3159" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2970" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:68 %tmp_374 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 120, i32 127

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="3160" st_id="240" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split237:69 %select_ln62_15 = select i1 %tmp_372, i8 %tmp_373, i8 %tmp_374

]]></Node>
<StgValue><ssdm name="select_ln62_15"/></StgValue>
</operation>

<operation id="3161" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2972" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split237:70 %tmp_375 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 16

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="3162" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2973" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:71 %tmp_376 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 128, i32 135

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="3163" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2974" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:72 %tmp_377 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 128, i32 135

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="3164" st_id="240" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2975" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split237:73 %select_ln62_16 = select i1 %tmp_375, i8 %tmp_376, i8 %tmp_377

]]></Node>
<StgValue><ssdm name="select_ln62_16"/></StgValue>
</operation>

<operation id="3165" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2976" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split237:74 %tmp_378 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 17

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="3166" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2977" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:75 %tmp_379 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 136, i32 143

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="3167" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2978" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:76 %tmp_380 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 136, i32 143

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="3168" st_id="240" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2979" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split237:77 %select_ln62_17 = select i1 %tmp_378, i8 %tmp_379, i8 %tmp_380

]]></Node>
<StgValue><ssdm name="select_ln62_17"/></StgValue>
</operation>

<operation id="3169" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2980" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split237:78 %tmp_381 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 18

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="3170" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2981" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:79 %tmp_382 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 144, i32 151

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="3171" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2982" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:80 %tmp_383 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 144, i32 151

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="3172" st_id="240" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2983" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split237:81 %select_ln62_18 = select i1 %tmp_381, i8 %tmp_382, i8 %tmp_383

]]></Node>
<StgValue><ssdm name="select_ln62_18"/></StgValue>
</operation>

<operation id="3173" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2984" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split237:82 %tmp_384 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 19

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="3174" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2985" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:83 %tmp_385 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 152, i32 159

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="3175" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2986" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:84 %tmp_386 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 152, i32 159

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="3176" st_id="240" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2987" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split237:85 %select_ln62_19 = select i1 %tmp_384, i8 %tmp_385, i8 %tmp_386

]]></Node>
<StgValue><ssdm name="select_ln62_19"/></StgValue>
</operation>

<operation id="3177" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2988" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split237:86 %tmp_411 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 20

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="3178" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2989" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:87 %tmp_387 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 160, i32 167

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="3179" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2990" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:88 %tmp_388 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 160, i32 167

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="3180" st_id="240" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2991" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split237:89 %select_ln62_20 = select i1 %tmp_411, i8 %tmp_387, i8 %tmp_388

]]></Node>
<StgValue><ssdm name="select_ln62_20"/></StgValue>
</operation>

<operation id="3181" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2992" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split237:90 %tmp_412 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 21

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="3182" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2993" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:91 %tmp_389 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 168, i32 175

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="3183" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2994" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:92 %tmp_390 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 168, i32 175

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="3184" st_id="240" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2995" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split237:93 %select_ln62_21 = select i1 %tmp_412, i8 %tmp_389, i8 %tmp_390

]]></Node>
<StgValue><ssdm name="select_ln62_21"/></StgValue>
</operation>

<operation id="3185" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2996" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split237:94 %tmp_413 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 22

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="3186" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2997" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:95 %tmp_391 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 176, i32 183

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="3187" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2998" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:96 %tmp_392 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 176, i32 183

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="3188" st_id="240" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2999" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split237:97 %select_ln62_22 = select i1 %tmp_413, i8 %tmp_391, i8 %tmp_392

]]></Node>
<StgValue><ssdm name="select_ln62_22"/></StgValue>
</operation>

<operation id="3189" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3000" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split237:98 %tmp_414 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 23

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="3190" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3001" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:99 %tmp_393 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 184, i32 191

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="3191" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:100 %tmp_394 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 184, i32 191

]]></Node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="3192" st_id="240" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3003" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split237:101 %select_ln62_23 = select i1 %tmp_414, i8 %tmp_393, i8 %tmp_394

]]></Node>
<StgValue><ssdm name="select_ln62_23"/></StgValue>
</operation>

<operation id="3193" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3004" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split237:102 %tmp_415 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 24

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="3194" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3005" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:103 %tmp_395 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 192, i32 199

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="3195" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3006" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:104 %tmp_396 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 192, i32 199

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="3196" st_id="240" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3007" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split237:105 %select_ln62_24 = select i1 %tmp_415, i8 %tmp_395, i8 %tmp_396

]]></Node>
<StgValue><ssdm name="select_ln62_24"/></StgValue>
</operation>

<operation id="3197" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3008" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split237:106 %tmp_416 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 25

]]></Node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>

<operation id="3198" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3009" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:107 %tmp_397 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 200, i32 207

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="3199" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3010" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:108 %tmp_398 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 200, i32 207

]]></Node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="3200" st_id="240" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3011" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split237:109 %select_ln62_25 = select i1 %tmp_416, i8 %tmp_397, i8 %tmp_398

]]></Node>
<StgValue><ssdm name="select_ln62_25"/></StgValue>
</operation>

<operation id="3201" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3012" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split237:110 %tmp_417 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 26

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="3202" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3013" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:111 %tmp_399 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 208, i32 215

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="3203" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3014" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:112 %tmp_400 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 208, i32 215

]]></Node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="3204" st_id="240" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3015" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split237:113 %select_ln62_26 = select i1 %tmp_417, i8 %tmp_399, i8 %tmp_400

]]></Node>
<StgValue><ssdm name="select_ln62_26"/></StgValue>
</operation>

<operation id="3205" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3016" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split237:114 %tmp_418 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 27

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="3206" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3017" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:115 %tmp_401 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 216, i32 223

]]></Node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="3207" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3018" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:116 %tmp_402 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 216, i32 223

]]></Node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>

<operation id="3208" st_id="240" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3019" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split237:117 %select_ln62_27 = select i1 %tmp_418, i8 %tmp_401, i8 %tmp_402

]]></Node>
<StgValue><ssdm name="select_ln62_27"/></StgValue>
</operation>

<operation id="3209" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3020" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split237:118 %tmp_419 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 28

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="3210" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3021" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:119 %tmp_403 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 224, i32 231

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="3211" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3022" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:120 %tmp_404 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 224, i32 231

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="3212" st_id="240" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3023" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split237:121 %select_ln62_28 = select i1 %tmp_419, i8 %tmp_403, i8 %tmp_404

]]></Node>
<StgValue><ssdm name="select_ln62_28"/></StgValue>
</operation>

<operation id="3213" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3024" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split237:122 %tmp_420 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 29

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="3214" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3025" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:123 %tmp_405 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 232, i32 239

]]></Node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="3215" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3026" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:124 %tmp_406 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 232, i32 239

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="3216" st_id="240" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3027" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split237:125 %select_ln62_29 = select i1 %tmp_420, i8 %tmp_405, i8 %tmp_406

]]></Node>
<StgValue><ssdm name="select_ln62_29"/></StgValue>
</operation>

<operation id="3217" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3028" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split237:126 %tmp_421 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 30

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="3218" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3029" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:127 %tmp_407 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 240, i32 247

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="3219" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3030" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:128 %tmp_408 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 240, i32 247

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="3220" st_id="240" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3031" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split237:129 %select_ln62_30 = select i1 %tmp_421, i8 %tmp_407, i8 %tmp_408

]]></Node>
<StgValue><ssdm name="select_ln62_30"/></StgValue>
</operation>

<operation id="3221" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3032" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split237:130 %tmp_422 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 31

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="3222" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:131 %tmp_409 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 248, i32 255

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="3223" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3034" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split237:132 %tmp_410 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 248, i32 255

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="3224" st_id="240" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3035" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split237:133 %select_ln62_31 = select i1 %tmp_422, i8 %tmp_409, i8 %tmp_410

]]></Node>
<StgValue><ssdm name="select_ln62_31"/></StgValue>
</operation>

<operation id="3225" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3036" bw="256" op_0_bw="256" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8">
<![CDATA[
.split237:134 %tmp_number = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %select_ln62_31, i8 %select_ln62_30, i8 %select_ln62_29, i8 %select_ln62_28, i8 %select_ln62_27, i8 %select_ln62_26, i8 %select_ln62_25, i8 %select_ln62_24, i8 %select_ln62_23, i8 %select_ln62_22, i8 %select_ln62_21, i8 %select_ln62_20, i8 %select_ln62_19, i8 %select_ln62_18, i8 %select_ln62_17, i8 %select_ln62_16, i8 %select_ln62_15, i8 %select_ln62_14, i8 %select_ln62_13, i8 %select_ln62_12, i8 %select_ln62_11, i8 %select_ln62_10, i8 %select_ln62_9, i8 %select_ln62_8, i8 %select_ln62_7, i8 %select_ln62_6, i8 %select_ln62_5, i8 %select_ln62_4, i8 %select_ln62_3, i8 %select_ln62_2, i8 %select_ln62_1, i8 %select_ln62

]]></Node>
<StgValue><ssdm name="tmp_number"/></StgValue>
</operation>

<operation id="3226" st_id="240" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3037" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split237:135 %add_ln61 = add i64 %i_112, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="3227" st_id="240" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3038" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split237:136 %code_pos_9 = add i64 %code_pos_5, i64 1

]]></Node>
<StgValue><ssdm name="code_pos_9"/></StgValue>
</operation>

<operation id="3228" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3039" bw="0" op_0_bw="0">
<![CDATA[
.split237:137 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="3229" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3041" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %store_ln55 = store i64 %push_end, i64 %code_pos

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="3230" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3042" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:1 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3231" st_id="241" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="256" op_0_bw="14">
<![CDATA[
._crit_edge:1 %state_load_173 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_173"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="3232" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="256" op_0_bw="256" op_1_bw="0" op_2_bw="256" op_3_bw="0">
<![CDATA[
._crit_edge:0 %empty_254 = phi i256 0, void %memset.loop2176.._crit_edge_crit_edge, i256 %empty, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="empty_254"/></StgValue>
</operation>

<operation id="3233" st_id="242" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="256" op_0_bw="14">
<![CDATA[
._crit_edge:1 %state_load_173 = load i14 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_173"/></StgValue>
</operation>

<operation id="3234" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="32" op_0_bw="256">
<![CDATA[
._crit_edge:2 %trunc_ln55_8 = trunc i256 %state_load_173

]]></Node>
<StgValue><ssdm name="trunc_ln55_8"/></StgValue>
</operation>

<operation id="3235" st_id="242" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:3 %add_ln55_11 = add i32 %trunc_ln55_8, i32 1

]]></Node>
<StgValue><ssdm name="add_ln55_11"/></StgValue>
</operation>

<operation id="3236" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="256" op_0_bw="32">
<![CDATA[
._crit_edge:4 %zext_ln55_8 = zext i32 %add_ln55_11

]]></Node>
<StgValue><ssdm name="zext_ln55_8"/></StgValue>
</operation>

<operation id="3237" st_id="242" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3049" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
._crit_edge:5 %store_ln55 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln55_8, i32 15

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="3238" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3050" bw="14" op_0_bw="256">
<![CDATA[
._crit_edge:6 %trunc_ln55_9 = trunc i256 %state_load_173

]]></Node>
<StgValue><ssdm name="trunc_ln55_9"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="3239" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3051" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
._crit_edge:7 %shl_ln55_5 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %trunc_ln55_9, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln55_5"/></StgValue>
</operation>

<operation id="3240" st_id="243" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3052" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge:8 %add_ln55_12 = add i19 %shl_ln55_5, i19 64

]]></Node>
<StgValue><ssdm name="add_ln55_12"/></StgValue>
</operation>

<operation id="3241" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3053" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:9 %lshr_ln55_9 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln55_12, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln55_9"/></StgValue>
</operation>

<operation id="3242" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="64" op_0_bw="14">
<![CDATA[
._crit_edge:10 %zext_ln55_20 = zext i14 %lshr_ln55_9

]]></Node>
<StgValue><ssdm name="zext_ln55_20"/></StgValue>
</operation>

<operation id="3243" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3055" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:11 %state_addr_139 = getelementptr i256 %state, i64 0, i64 %zext_ln55_20

]]></Node>
<StgValue><ssdm name="state_addr_139"/></StgValue>
</operation>

<operation id="3244" st_id="243" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3056" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
._crit_edge:12 %store_ln55 = store void @_ssdm_op_Write.bram.i256, i14 %state_addr_139, i256 %empty_254, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="3245" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:13 %br_ln66 = br void %.backedge

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="3246" st_id="244" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="256" op_0_bw="14">
<![CDATA[
_ifconv26:0 %state_load = load i14 %state_addr_42

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="3247" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3077" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv26:1 %trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %state_load, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="3248" st_id="244" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="256" op_0_bw="14">
<![CDATA[
_ifconv26:2 %state_load_29 = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load_29"/></StgValue>
</operation>

<operation id="3249" st_id="244" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3079" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv26:3 %icmp_ln358 = icmp_eq  i32 %trunc_ln, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln358"/></StgValue>
</operation>

<operation id="3250" st_id="244" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3080" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv26:4 %icmp_ln358_1 = icmp_eq  i32 %trunc_ln, i32 2

]]></Node>
<StgValue><ssdm name="icmp_ln358_1"/></StgValue>
</operation>

<operation id="3251" st_id="244" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3081" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv26:5 %or_ln358 = or i1 %icmp_ln358, i1 %icmp_ln358_1

]]></Node>
<StgValue><ssdm name="or_ln358"/></StgValue>
</operation>

<operation id="3252" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3082" bw="9" op_0_bw="160" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv26:6 %result_addr = getelementptr i160 %result, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="result_addr"/></StgValue>
</operation>

<operation id="3253" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3083" bw="64" op_0_bw="256">
<![CDATA[
_ifconv26:7 %trunc_ln360 = trunc i256 %state_load_29

]]></Node>
<StgValue><ssdm name="trunc_ln360"/></StgValue>
</operation>

<operation id="3254" st_id="244" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3084" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv26:8 %select_ln358 = select i1 %or_ln358, i64 %trunc_ln360, i64 0

]]></Node>
<StgValue><ssdm name="select_ln358"/></StgValue>
</operation>

<operation id="3255" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3085" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv26:9 %tmp_14 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i32.i32, i64 %select_ln358, i32 0, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="3256" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="160" op_0_bw="128">
<![CDATA[
_ifconv26:10 %zext_ln360 = zext i128 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln360"/></StgValue>
</operation>

<operation id="3257" st_id="244" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="160" op_3_bw="20">
<![CDATA[
_ifconv26:11 %store_ln360 = store void @_ssdm_op_Write.bram.p0L_a5i32packedL, i9 %result_addr, i160 %zext_ln360, i20 65295

]]></Node>
<StgValue><ssdm name="store_ln360"/></StgValue>
</operation>

<operation id="3258" st_id="244" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3088" bw="256" op_0_bw="14">
<![CDATA[
_ifconv26:12 %state_load_30 = load i14 %state_addr_43

]]></Node>
<StgValue><ssdm name="state_load_30"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="3259" st_id="245" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3088" bw="256" op_0_bw="14">
<![CDATA[
_ifconv26:12 %state_load_30 = load i14 %state_addr_43

]]></Node>
<StgValue><ssdm name="state_load_30"/></StgValue>
</operation>

<operation id="3260" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3089" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv26:13 %trunc_ln34 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_30, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln34"/></StgValue>
</operation>

<operation id="3261" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3090" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv26:14 %shl_ln = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %trunc_ln34, i64 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="3262" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3091" bw="160" op_0_bw="128">
<![CDATA[
_ifconv26:15 %zext_ln362 = zext i128 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln362"/></StgValue>
</operation>

<operation id="3263" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3092" bw="9" op_0_bw="160" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv26:16 %result_addr_1 = getelementptr i160 %result, i64 0, i64 410

]]></Node>
<StgValue><ssdm name="result_addr_1"/></StgValue>
</operation>

<operation id="3264" st_id="245" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3093" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="160" op_3_bw="20">
<![CDATA[
_ifconv26:17 %store_ln362 = store void @_ssdm_op_Write.bram.p0L_a5i32packedL, i9 %result_addr_1, i160 %zext_ln362, i20 65280

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="3265" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3094" bw="19" op_0_bw="256">
<![CDATA[
_ifconv26:18 %trunc_ln364 = trunc i256 %state_load_30

]]></Node>
<StgValue><ssdm name="trunc_ln364"/></StgValue>
</operation>

<operation id="3266" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3095" bw="5" op_0_bw="256">
<![CDATA[
_ifconv26:19 %empty_341 = trunc i256 %state_load_30

]]></Node>
<StgValue><ssdm name="empty_341"/></StgValue>
</operation>

<operation id="3267" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3096" bw="0" op_0_bw="0">
<![CDATA[
_ifconv26:20 %br_ln0 = br void %loop-memcpy-expansion2185

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="3268" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3098" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion2185:0 %loop_index2186 = phi i64 %empty_342, void %loop-memcpy-expansion2185.split, i64 0, void %_ifconv26

]]></Node>
<StgValue><ssdm name="loop_index2186"/></StgValue>
</operation>

<operation id="3269" st_id="246" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop-memcpy-expansion2185:1 %empty_342 = add i64 %loop_index2186, i64 1

]]></Node>
<StgValue><ssdm name="empty_342"/></StgValue>
</operation>

<operation id="3270" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion2185:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="3271" st_id="246" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3101" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop-memcpy-expansion2185:3 %exitcond96 = icmp_eq  i64 %loop_index2186, i64 %trunc_ln34

]]></Node>
<StgValue><ssdm name="exitcond96"/></StgValue>
</operation>

<operation id="3272" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion2185:4 %br_ln362 = br i1 %exitcond96, void %loop-memcpy-expansion2185.split, void %post-loop-memcpy-expansion2184.loopexit

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>

<operation id="3273" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3104" bw="19" op_0_bw="64">
<![CDATA[
loop-memcpy-expansion2185.split:0 %empty_343 = trunc i64 %loop_index2186

]]></Node>
<StgValue><ssdm name="empty_343"/></StgValue>
</operation>

<operation id="3274" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3105" bw="5" op_0_bw="64">
<![CDATA[
loop-memcpy-expansion2185.split:1 %empty_344 = trunc i64 %loop_index2186

]]></Node>
<StgValue><ssdm name="empty_344"/></StgValue>
</operation>

<operation id="3275" st_id="246" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3106" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
loop-memcpy-expansion2185.split:2 %tmp184 = add i19 %empty_343, i19 262208

]]></Node>
<StgValue><ssdm name="tmp184"/></StgValue>
</operation>

<operation id="3276" st_id="246" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3107" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
loop-memcpy-expansion2185.split:3 %empty_345 = add i19 %tmp184, i19 %trunc_ln364

]]></Node>
<StgValue><ssdm name="empty_345"/></StgValue>
</operation>

<operation id="3277" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3108" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-expansion2185.split:4 %tmp_217 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %empty_345, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="3278" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3109" bw="64" op_0_bw="14">
<![CDATA[
loop-memcpy-expansion2185.split:5 %p_cast_cast = zext i14 %tmp_217

]]></Node>
<StgValue><ssdm name="p_cast_cast"/></StgValue>
</operation>

<operation id="3279" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3110" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop-memcpy-expansion2185.split:6 %state_addr_47 = getelementptr i256 %state, i64 0, i64 %p_cast_cast

]]></Node>
<StgValue><ssdm name="state_addr_47"/></StgValue>
</operation>

<operation id="3280" st_id="246" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3111" bw="256" op_0_bw="14">
<![CDATA[
loop-memcpy-expansion2185.split:7 %state_load_32 = load i14 %state_addr_47

]]></Node>
<StgValue><ssdm name="state_load_32"/></StgValue>
</operation>

<operation id="3281" st_id="246" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3112" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
loop-memcpy-expansion2185.split:8 %empty_346 = add i5 %empty_341, i5 %empty_344

]]></Node>
<StgValue><ssdm name="empty_346"/></StgValue>
</operation>

<operation id="3282" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3117" bw="20" op_0_bw="64">
<![CDATA[
loop-memcpy-expansion2185.split:13 %empty_349 = trunc i64 %loop_index2186

]]></Node>
<StgValue><ssdm name="empty_349"/></StgValue>
</operation>

<operation id="3283" st_id="246" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop-memcpy-expansion2185.split:14 %empty_350 = add i64 %loop_index2186, i64 16

]]></Node>
<StgValue><ssdm name="empty_350"/></StgValue>
</operation>

<operation id="3284" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3120" bw="129" op_0_bw="64">
<![CDATA[
loop-memcpy-expansion2185.split:16 %p_cast3 = zext i64 %empty_350

]]></Node>
<StgValue><ssdm name="p_cast3"/></StgValue>
</operation>

<operation id="3285" st_id="246" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3121" bw="129" op_0_bw="129" op_1_bw="129">
<![CDATA[
loop-memcpy-expansion2185.split:17 %mul = mul i129 %p_cast3, i129 29514790517935282586

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="3286" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3122" bw="60" op_0_bw="60" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-expansion2185.split:18 %tmp_219 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul, i32 69, i32 128

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="3287" st_id="247" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3111" bw="256" op_0_bw="14">
<![CDATA[
loop-memcpy-expansion2185.split:7 %state_load_32 = load i14 %state_addr_47

]]></Node>
<StgValue><ssdm name="state_load_32"/></StgValue>
</operation>

<operation id="3288" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3113" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
loop-memcpy-expansion2185.split:9 %tmp_218 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_346, i3 0

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="3289" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3114" bw="256" op_0_bw="8">
<![CDATA[
loop-memcpy-expansion2185.split:10 %p_cast591 = zext i8 %tmp_218

]]></Node>
<StgValue><ssdm name="p_cast591"/></StgValue>
</operation>

<operation id="3290" st_id="247" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3115" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
loop-memcpy-expansion2185.split:11 %empty_347 = lshr i256 %state_load_32, i256 %p_cast591

]]></Node>
<StgValue><ssdm name="empty_347"/></StgValue>
</operation>

<operation id="3291" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3116" bw="8" op_0_bw="256">
<![CDATA[
loop-memcpy-expansion2185.split:12 %empty_348 = trunc i256 %empty_347

]]></Node>
<StgValue><ssdm name="empty_348"/></StgValue>
</operation>

<operation id="3292" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3119" bw="160" op_0_bw="8">
<![CDATA[
loop-memcpy-expansion2185.split:15 %p_cast190_cast = zext i8 %empty_348

]]></Node>
<StgValue><ssdm name="p_cast190_cast"/></StgValue>
</operation>

<operation id="3293" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3123" bw="64" op_0_bw="60">
<![CDATA[
loop-memcpy-expansion2185.split:19 %tmp_241 = zext i60 %tmp_219

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="3294" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3124" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
loop-memcpy-expansion2185.split:20 %p_shl1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 %tmp_219, i4 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="3295" st_id="247" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop-memcpy-expansion2185.split:21 %p_neg78 = sub i64 0, i64 %p_shl1

]]></Node>
<StgValue><ssdm name="p_neg78"/></StgValue>
</operation>

<operation id="3296" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3126" bw="62" op_0_bw="62" op_1_bw="60" op_2_bw="2">
<![CDATA[
loop-memcpy-expansion2185.split:22 %p_shl2 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i60.i2, i60 %tmp_219, i2 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="3297" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3127" bw="64" op_0_bw="62">
<![CDATA[
loop-memcpy-expansion2185.split:23 %p_shl79_cast = zext i62 %p_shl2

]]></Node>
<StgValue><ssdm name="p_shl79_cast"/></StgValue>
</operation>

<operation id="3298" st_id="247" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop-memcpy-expansion2185.split:24 %empty_351 = sub i64 %p_neg78, i64 %p_shl79_cast

]]></Node>
<StgValue><ssdm name="empty_351"/></StgValue>
</operation>

<operation id="3299" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3129" bw="20" op_0_bw="64">
<![CDATA[
loop-memcpy-expansion2185.split:25 %empty_352 = trunc i64 %empty_351

]]></Node>
<StgValue><ssdm name="empty_352"/></StgValue>
</operation>

<operation id="3300" st_id="247" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop-memcpy-expansion2185.split:26 %empty_353 = add i64 %empty_351, i64 %empty_350

]]></Node>
<StgValue><ssdm name="empty_353"/></StgValue>
</operation>

<operation id="3301" st_id="247" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3131" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
loop-memcpy-expansion2185.split:27 %tmp185 = add i20 %empty_352, i20 16

]]></Node>
<StgValue><ssdm name="tmp185"/></StgValue>
</operation>

<operation id="3302" st_id="247" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3132" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
loop-memcpy-expansion2185.split:28 %empty_354 = add i20 %tmp185, i20 %empty_349

]]></Node>
<StgValue><ssdm name="empty_354"/></StgValue>
</operation>

<operation id="3303" st_id="247" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3133" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
loop-memcpy-expansion2185.split:29 %empty_355 = shl i20 1, i20 %empty_354

]]></Node>
<StgValue><ssdm name="empty_355"/></StgValue>
</operation>

<operation id="3304" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3134" bw="67" op_0_bw="67" op_1_bw="64" op_2_bw="3">
<![CDATA[
loop-memcpy-expansion2185.split:30 %tmp_220 = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i64.i3, i64 %empty_353, i3 0

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="3305" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3135" bw="160" op_0_bw="67">
<![CDATA[
loop-memcpy-expansion2185.split:31 %p_cast592 = zext i67 %tmp_220

]]></Node>
<StgValue><ssdm name="p_cast592"/></StgValue>
</operation>

<operation id="3306" st_id="247" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3136" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
loop-memcpy-expansion2185.split:32 %empty_356 = shl i160 %p_cast190_cast, i160 %p_cast592

]]></Node>
<StgValue><ssdm name="empty_356"/></StgValue>
</operation>

<operation id="3307" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3137" bw="9" op_0_bw="160" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop-memcpy-expansion2185.split:33 %result_addr_2 = getelementptr i160 %result, i64 0, i64 %tmp_241

]]></Node>
<StgValue><ssdm name="result_addr_2"/></StgValue>
</operation>

<operation id="3308" st_id="247" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3138" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="160" op_3_bw="20">
<![CDATA[
loop-memcpy-expansion2185.split:34 %store_ln364 = store void @_ssdm_op_Write.bram.p0L_a5i32packedL, i9 %result_addr_2, i160 %empty_356, i20 %empty_355

]]></Node>
<StgValue><ssdm name="store_ln364"/></StgValue>
</operation>

<operation id="3309" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3139" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion2185.split:35 %br_ln0 = br void %loop-memcpy-expansion2185

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="3310" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3141" bw="0">
<![CDATA[
post-loop-memcpy-expansion2184.loopexit:0 %ret_ln365 = ret

]]></Node>
<StgValue><ssdm name="ret_ln365"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
