
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.125566                       # Number of seconds simulated
sim_ticks                                125566478310                       # Number of ticks simulated
final_tick                               1267201813941                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  60762                       # Simulator instruction rate (inst/s)
host_op_rate                                    79170                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3334842                       # Simulator tick rate (ticks/s)
host_mem_usage                               16898800                       # Number of bytes of host memory used
host_seconds                                 37652.90                       # Real time elapsed on the host
sim_insts                                  2287868580                       # Number of instructions simulated
sim_ops                                    2980965088                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1577088                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       846720                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2427136                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       856192                       # Number of bytes written to this memory
system.physmem.bytes_written::total            856192                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12321                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         6615                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 18962                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6689                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6689                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14271                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     12559785                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        12233                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      6743201                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                19329490                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14271                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        12233                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              26504                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           6818635                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                6818635                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           6818635                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14271                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     12559785                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        12233                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      6743201                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               26148125                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               150740071                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22302536                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19544337                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1737748                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11034436                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10768656                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1552011                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54203                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117581464                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             123951769                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22302536                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12320667                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25220117                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5682405                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1958103                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13400710                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1092422                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148694171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.948146                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.317282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123474054     83.04%     83.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1270042      0.85%     83.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2328847      1.57%     85.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1941654      1.31%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3565799      2.40%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3863574      2.60%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          844168      0.57%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          663219      0.45%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10742814      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148694171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.147954                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.822288                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116670949                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3060105                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25008847                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24955                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3929307                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2399013                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5182                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     139891189                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1308                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3929307                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117139481                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1445144                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       785714                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24553412                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       841106                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138917416                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         88984                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       504805                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184517706                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630305848                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630305848                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35621495                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19854                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9933                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2681957                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23111229                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4491014                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        83597                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       999723                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137308961                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19855                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129007776                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       103544                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22755908                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48852739                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148694171                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.867605                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.478470                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     94993080     63.88%     63.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21879322     14.71%     78.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10979143      7.38%     85.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7198231      4.84%     90.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7506114      5.05%     95.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3878268      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1742782      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       434861      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82370      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148694171                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         322574     59.85%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        135786     25.19%     85.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80639     14.96%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101849402     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1081909      0.84%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21607514     16.75%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4459030      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129007776                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.855829                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             538999                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004178                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407352262                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160085032                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126089175                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129546775                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       243626                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4181158                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           73                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          308                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       137659                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3929307                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         962517                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        51380                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137328816                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        47626                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23111229                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4491014                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9933                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34221                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          183                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          308                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       836935                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1035912                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1872847                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127624516                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21274819                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1383256                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25733698                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19658773                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4458879                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.846653                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126202555                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126089175                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72827453                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        172918524                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.836468                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421166                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23718148                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1742506                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    144764864                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.784801                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.660589                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102556248     70.84%     70.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16387215     11.32%     82.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11837584      8.18%     90.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2649749      1.83%     92.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3012997      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1069357      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4455415      3.08%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       901696      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1894603      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    144764864                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1894603                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280199998                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278588869                       # The number of ROB writes
system.switch_cpus0.timesIdled                  39685                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2045900                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.507401                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.507401                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.663394                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.663394                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590380897                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165664225                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146719783                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               150740071                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23417886                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19306113                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2080553                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9409461                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8965031                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2453141                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91707                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    113895522                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             128683862                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23417886                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11418172                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26869931                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6186058                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3324065                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13211518                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1721222                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    148160185                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.066253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.486762                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       121290254     81.86%     81.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1387589      0.94%     82.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1975765      1.33%     84.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2588477      1.75%     85.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2908882      1.96%     87.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2166660      1.46%     89.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1253325      0.85%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1830882      1.24%     91.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12758351      8.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    148160185                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.155353                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.853681                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       112634741                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5005639                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26387691                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        61677                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4070436                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3739476                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          236                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     155238893                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1284                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4070436                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       113412882                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1108527                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2491967                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25674034                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1402338                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     154219516                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          680                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        281771                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       580467                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          581                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    215049610                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    720491153                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    720491153                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    175566301                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        39483290                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40725                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23587                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4231293                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14643776                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7612911                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       125832                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1656406                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         149935746                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40693                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        140208588                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27131                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21740321                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     51443872                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6413                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    148160185                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.946331                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.506325                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     88858470     59.97%     59.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23874920     16.11%     76.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13211672      8.92%     85.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8536899      5.76%     90.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7852875      5.30%     96.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3129214      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1891937      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       543149      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       261049      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    148160185                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          67209     22.70%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         98767     33.37%     56.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       130036     43.93%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117710589     83.95%     83.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2145727      1.53%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17138      0.01%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12781000      9.12%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7554134      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     140208588                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.930135                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             296012                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002111                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    428900504                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    171717104                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    137553131                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     140504600                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       344105                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3058184                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          115                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          344                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       187542                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          129                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4070436                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         837692                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       114374                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    149976439                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1375562                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14643776                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7612911                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23553                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         87168                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          344                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1219780                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1181207                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2400987                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    138333956                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12607511                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1874632                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20160141                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19376231                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7552630                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.917699                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             137553377                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            137553131                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80574444                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        218930051                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.912519                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368037                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102822995                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126373022                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23612608                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34280                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2114757                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    144089749                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.877044                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.684025                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     92867729     64.45%     64.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24627685     17.09%     81.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9670589      6.71%     88.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4978940      3.46%     91.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4343207      3.01%     94.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2085435      1.45%     96.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1806090      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       849796      0.59%     98.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2860278      1.99%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    144089749                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102822995                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126373022                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19010961                       # Number of memory references committed
system.switch_cpus1.commit.loads             11585592                       # Number of loads committed
system.switch_cpus1.commit.membars              17140                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18125514                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113907404                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2578559                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2860278                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           291215101                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          304041739                       # The number of ROB writes
system.switch_cpus1.timesIdled                  47868                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2579886                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102822995                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126373022                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102822995                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.466015                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.466015                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.682121                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.682121                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       623337503                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190837625                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      145445888                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34280                       # number of misc regfile writes
system.l20.replacements                         12335                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          252256                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28719                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.783593                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          828.999462                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.006739                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  6016.557337                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          9525.436461                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.050598                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000794                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.367222                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.581387                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        37174                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  37174                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           11498                       # number of Writeback hits
system.l20.Writeback_hits::total                11498                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        37174                       # number of demand (read+write) hits
system.l20.demand_hits::total                   37174                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        37174                       # number of overall hits
system.l20.overall_hits::total                  37174                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12321                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12335                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12321                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12335                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12321                       # number of overall misses
system.l20.overall_misses::total                12335                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3408575                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2944518865                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2947927440                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3408575                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2944518865                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2947927440                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3408575                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2944518865                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2947927440                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49495                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49509                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        11498                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            11498                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49495                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49509                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49495                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49509                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.248934                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.249147                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.248934                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.249147                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.248934                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.249147                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 243469.642857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 238983.756594                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 238988.847994                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 243469.642857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 238983.756594                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 238988.847994                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 243469.642857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 238983.756594                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 238988.847994                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2014                       # number of writebacks
system.l20.writebacks::total                     2014                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12321                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12335                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12321                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12335                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12321                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12335                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2569142                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2205377993                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2207947135                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2569142                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2205377993                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2207947135                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2569142                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2205377993                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2207947135                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.248934                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.249147                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.248934                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.249147                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.248934                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.249147                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 183510.142857                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 178993.425290                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 178998.551682                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 183510.142857                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 178993.425290                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 178998.551682                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 183510.142857                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 178993.425290                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 178998.551682                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          6627                       # number of replacements
system.l21.tagsinuse                     16383.988294                       # Cycle average of tags in use
system.l21.total_refs                          699295                       # Total number of references to valid blocks.
system.l21.sampled_refs                         23011                       # Sample count of references to valid blocks.
system.l21.avg_refs                         30.389596                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         1948.525444                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    11.804060                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3255.141931                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         11168.516859                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.118929                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000720                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.198678                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.681672                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        47084                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  47084                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           27428                       # number of Writeback hits
system.l21.Writeback_hits::total                27428                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        47084                       # number of demand (read+write) hits
system.l21.demand_hits::total                   47084                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        47084                       # number of overall hits
system.l21.overall_hits::total                  47084                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           12                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         6613                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 6625                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           12                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         6615                       # number of demand (read+write) misses
system.l21.demand_misses::total                  6627                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           12                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         6615                       # number of overall misses
system.l21.overall_misses::total                 6627                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2979477                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1861927797                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1864907274                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       414818                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       414818                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2979477                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1862342615                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1865322092                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2979477                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1862342615                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1865322092                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           12                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        53697                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              53709                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        27428                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            27428                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           12                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        53699                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               53711                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           12                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        53699                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              53711                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.123154                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.123350                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.123187                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.123383                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.123187                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.123383                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 248289.750000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 281555.692878                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 281495.437585                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       207409                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       207409                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 248289.750000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 281533.275132                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 281473.078618                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 248289.750000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 281533.275132                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 281473.078618                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4675                       # number of writebacks
system.l21.writebacks::total                     4675                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           12                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         6613                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            6625                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           12                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         6615                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             6627                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           12                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         6615                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            6627                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2257921                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1464511939                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1466769860                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       294465                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       294465                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2257921                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1464806404                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1467064325                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2257921                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1464806404                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1467064325                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.123154                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.123350                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.123187                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.123383                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.123187                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.123383                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 188160.083333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 221459.540148                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 221399.224151                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 147232.500000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 147232.500000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 188160.083333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 221437.098110                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 221376.840954                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 188160.083333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 221437.098110                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 221376.840954                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.985412                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013432807                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873258.423290                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.985412                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022413                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866964                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13400693                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13400693                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13400693                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13400693                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13400693                       # number of overall hits
system.cpu0.icache.overall_hits::total       13400693                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4329035                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4329035                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4329035                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4329035                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4329035                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4329035                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13400710                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13400710                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13400710                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13400710                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13400710                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13400710                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 254649.117647                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 254649.117647                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 254649.117647                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 254649.117647                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 254649.117647                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 254649.117647                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3524775                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3524775                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3524775                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3524775                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3524775                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3524775                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 251769.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 251769.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 251769.642857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 251769.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 251769.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 251769.642857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49495                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245029354                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49751                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4925.114148                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.322244                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.677756                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825478                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174522                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19246593                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19246593                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9931                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9931                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23580085                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23580085                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23580085                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23580085                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       181365                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       181365                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       181365                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        181365                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       181365                       # number of overall misses
system.cpu0.dcache.overall_misses::total       181365                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  23816986082                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  23816986082                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  23816986082                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23816986082                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  23816986082                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23816986082                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19427958                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19427958                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23761450                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23761450                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23761450                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23761450                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009335                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009335                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007633                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007633                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007633                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007633                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 131320.740396                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 131320.740396                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 131320.740396                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 131320.740396                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 131320.740396                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 131320.740396                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        11498                       # number of writebacks
system.cpu0.dcache.writebacks::total            11498                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       131870                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       131870                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       131870                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       131870                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       131870                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       131870                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49495                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49495                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49495                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49495                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49495                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49495                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5468434579                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5468434579                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5468434579                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5468434579                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5468434579                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5468434579                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002083                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002083                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002083                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002083                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 110484.585898                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 110484.585898                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 110484.585898                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 110484.585898                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 110484.585898                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 110484.585898                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               494.997211                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1098264698                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2218716.561616                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    11.997211                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.019226                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.793265                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13211503                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13211503                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13211503                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13211503                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13211503                       # number of overall hits
system.cpu1.icache.overall_hits::total       13211503                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3664148                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3664148                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3664148                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3664148                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3664148                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3664148                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13211518                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13211518                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13211518                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13211518                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13211518                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13211518                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 244276.533333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 244276.533333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 244276.533333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 244276.533333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 244276.533333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 244276.533333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           12                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           12                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           12                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3079077                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3079077                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3079077                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3079077                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3079077                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3079077                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 256589.750000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 256589.750000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 256589.750000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 256589.750000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 256589.750000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 256589.750000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53699                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               185890480                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 53955                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3445.287369                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.710601                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.289399                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912932                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087068                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9387057                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9387057                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7386935                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7386935                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18169                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18169                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17140                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17140                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16773992                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16773992                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16773992                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16773992                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       155359                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       155359                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3171                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3171                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       158530                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        158530                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       158530                       # number of overall misses
system.cpu1.dcache.overall_misses::total       158530                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  17306070351                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  17306070351                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    714665759                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    714665759                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  18020736110                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  18020736110                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  18020736110                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  18020736110                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9542416                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9542416                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7390106                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7390106                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18169                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18169                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17140                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17140                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16932522                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16932522                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16932522                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16932522                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016281                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016281                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000429                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000429                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009362                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009362                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009362                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009362                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 111394.063756                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 111394.063756                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 225375.515295                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 225375.515295                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 113673.980382                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 113673.980382                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 113673.980382                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 113673.980382                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1915536                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 212837.333333                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        27428                       # number of writebacks
system.cpu1.dcache.writebacks::total            27428                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       101662                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       101662                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3169                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3169                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       104831                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       104831                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       104831                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       104831                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53697                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53697                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53699                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53699                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53699                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53699                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4997042098                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4997042098                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       431418                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       431418                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4997473516                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4997473516                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4997473516                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4997473516                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005627                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005627                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003171                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003171                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003171                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003171                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93059.986554                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93059.986554                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       215709                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       215709                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 93064.554573                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93064.554573                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 93064.554573                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93064.554573                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
