{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 27 03:24:50 2017 " "Info: Processing started: Wed Sep 27 03:24:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off shift_register_4bits_serial -c shift_register_4bits_serial --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off shift_register_4bits_serial -c shift_register_4bits_serial --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "shift_register_4bits_serial.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_serial/shift_register_4bits_serial.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register D_FlipFlop:DFF2\|Q D_FlipFlop:DFF3\|Q 420.17 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 420.17 MHz between source register \"D_FlipFlop:DFF2\|Q\" and destination register \"D_FlipFlop:DFF3\|Q\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.544 ns + Longest register register " "Info: + Longest register to register delay is 0.544 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns D_FlipFlop:DFF2\|Q 1 REG LCFF_X43_Y47_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y47_N13; Fanout = 3; REG Node = 'D_FlipFlop:DFF2\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_FlipFlop:DFF2|Q } "NODE_NAME" } } { "D_FlipFlop.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_serial/D_FlipFlop.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.150 ns) 0.460 ns D_FlipFlop:DFF3\|Q~0 2 COMB LCCOMB_X43_Y47_N22 1 " "Info: 2: + IC(0.310 ns) + CELL(0.150 ns) = 0.460 ns; Loc. = LCCOMB_X43_Y47_N22; Fanout = 1; COMB Node = 'D_FlipFlop:DFF3\|Q~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.460 ns" { D_FlipFlop:DFF2|Q D_FlipFlop:DFF3|Q~0 } "NODE_NAME" } } { "D_FlipFlop.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_serial/D_FlipFlop.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.544 ns D_FlipFlop:DFF3\|Q 3 REG LCFF_X43_Y47_N23 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.544 ns; Loc. = LCFF_X43_Y47_N23; Fanout = 2; REG Node = 'D_FlipFlop:DFF3\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { D_FlipFlop:DFF3|Q~0 D_FlipFlop:DFF3|Q } "NODE_NAME" } } { "D_FlipFlop.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_serial/D_FlipFlop.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 43.01 % ) " "Info: Total cell delay = 0.234 ns ( 43.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.310 ns ( 56.99 % ) " "Info: Total interconnect delay = 0.310 ns ( 56.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { D_FlipFlop:DFF2|Q D_FlipFlop:DFF3|Q~0 D_FlipFlop:DFF3|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.544 ns" { D_FlipFlop:DFF2|Q {} D_FlipFlop:DFF3|Q~0 {} D_FlipFlop:DFF3|Q {} } { 0.000ns 0.310ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.899 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.899 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "shift_register_4bits_serial.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_serial/shift_register_4bits_serial.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "shift_register_4bits_serial.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_serial/shift_register_4bits_serial.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.259 ns) + CELL(0.537 ns) 2.899 ns D_FlipFlop:DFF3\|Q 3 REG LCFF_X43_Y47_N23 2 " "Info: 3: + IC(1.259 ns) + CELL(0.537 ns) = 2.899 ns; Loc. = LCFF_X43_Y47_N23; Fanout = 2; REG Node = 'D_FlipFlop:DFF3\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { clk~clkctrl D_FlipFlop:DFF3|Q } "NODE_NAME" } } { "D_FlipFlop.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_serial/D_FlipFlop.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.64 % ) " "Info: Total cell delay = 1.526 ns ( 52.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.373 ns ( 47.36 % ) " "Info: Total interconnect delay = 1.373 ns ( 47.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.899 ns" { clk clk~clkctrl D_FlipFlop:DFF3|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.899 ns" { clk {} clk~combout {} clk~clkctrl {} D_FlipFlop:DFF3|Q {} } { 0.000ns 0.000ns 0.114ns 1.259ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.899 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.899 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "shift_register_4bits_serial.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_serial/shift_register_4bits_serial.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "shift_register_4bits_serial.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_serial/shift_register_4bits_serial.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.259 ns) + CELL(0.537 ns) 2.899 ns D_FlipFlop:DFF2\|Q 3 REG LCFF_X43_Y47_N13 3 " "Info: 3: + IC(1.259 ns) + CELL(0.537 ns) = 2.899 ns; Loc. = LCFF_X43_Y47_N13; Fanout = 3; REG Node = 'D_FlipFlop:DFF2\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { clk~clkctrl D_FlipFlop:DFF2|Q } "NODE_NAME" } } { "D_FlipFlop.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_serial/D_FlipFlop.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.64 % ) " "Info: Total cell delay = 1.526 ns ( 52.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.373 ns ( 47.36 % ) " "Info: Total interconnect delay = 1.373 ns ( 47.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.899 ns" { clk clk~clkctrl D_FlipFlop:DFF2|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.899 ns" { clk {} clk~combout {} clk~clkctrl {} D_FlipFlop:DFF2|Q {} } { 0.000ns 0.000ns 0.114ns 1.259ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.899 ns" { clk clk~clkctrl D_FlipFlop:DFF3|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.899 ns" { clk {} clk~combout {} clk~clkctrl {} D_FlipFlop:DFF3|Q {} } { 0.000ns 0.000ns 0.114ns 1.259ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.899 ns" { clk clk~clkctrl D_FlipFlop:DFF2|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.899 ns" { clk {} clk~combout {} clk~clkctrl {} D_FlipFlop:DFF2|Q {} } { 0.000ns 0.000ns 0.114ns 1.259ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "D_FlipFlop.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_serial/D_FlipFlop.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "D_FlipFlop.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_serial/D_FlipFlop.v" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { D_FlipFlop:DFF2|Q D_FlipFlop:DFF3|Q~0 D_FlipFlop:DFF3|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.544 ns" { D_FlipFlop:DFF2|Q {} D_FlipFlop:DFF3|Q~0 {} D_FlipFlop:DFF3|Q {} } { 0.000ns 0.310ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.899 ns" { clk clk~clkctrl D_FlipFlop:DFF3|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.899 ns" { clk {} clk~combout {} clk~clkctrl {} D_FlipFlop:DFF3|Q {} } { 0.000ns 0.000ns 0.114ns 1.259ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.899 ns" { clk clk~clkctrl D_FlipFlop:DFF2|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.899 ns" { clk {} clk~combout {} clk~clkctrl {} D_FlipFlop:DFF2|Q {} } { 0.000ns 0.000ns 0.114ns 1.259ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_FlipFlop:DFF3|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { D_FlipFlop:DFF3|Q {} } {  } {  } "" } } { "D_FlipFlop.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_serial/D_FlipFlop.v" 6 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "D_FlipFlop:DFF3\|Q rst clk -0.477 ns register " "Info: tsu for register \"D_FlipFlop:DFF3\|Q\" (data pin = \"rst\", clock pin = \"clk\") is -0.477 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.458 ns + Longest pin register " "Info: + Longest pin to register delay is 2.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns rst 1 PIN PIN_H15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 4; PIN Node = 'rst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "shift_register_4bits_serial.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_serial/shift_register_4bits_serial.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.140 ns) + CELL(0.275 ns) 2.374 ns D_FlipFlop:DFF3\|Q~0 2 COMB LCCOMB_X43_Y47_N22 1 " "Info: 2: + IC(1.140 ns) + CELL(0.275 ns) = 2.374 ns; Loc. = LCCOMB_X43_Y47_N22; Fanout = 1; COMB Node = 'D_FlipFlop:DFF3\|Q~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.415 ns" { rst D_FlipFlop:DFF3|Q~0 } "NODE_NAME" } } { "D_FlipFlop.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_serial/D_FlipFlop.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.458 ns D_FlipFlop:DFF3\|Q 3 REG LCFF_X43_Y47_N23 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.458 ns; Loc. = LCFF_X43_Y47_N23; Fanout = 2; REG Node = 'D_FlipFlop:DFF3\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { D_FlipFlop:DFF3|Q~0 D_FlipFlop:DFF3|Q } "NODE_NAME" } } { "D_FlipFlop.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_serial/D_FlipFlop.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.318 ns ( 53.62 % ) " "Info: Total cell delay = 1.318 ns ( 53.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.140 ns ( 46.38 % ) " "Info: Total interconnect delay = 1.140 ns ( 46.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { rst D_FlipFlop:DFF3|Q~0 D_FlipFlop:DFF3|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.458 ns" { rst {} rst~combout {} D_FlipFlop:DFF3|Q~0 {} D_FlipFlop:DFF3|Q {} } { 0.000ns 0.000ns 1.140ns 0.000ns } { 0.000ns 0.959ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "D_FlipFlop.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_serial/D_FlipFlop.v" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.899 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.899 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "shift_register_4bits_serial.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_serial/shift_register_4bits_serial.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "shift_register_4bits_serial.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_serial/shift_register_4bits_serial.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.259 ns) + CELL(0.537 ns) 2.899 ns D_FlipFlop:DFF3\|Q 3 REG LCFF_X43_Y47_N23 2 " "Info: 3: + IC(1.259 ns) + CELL(0.537 ns) = 2.899 ns; Loc. = LCFF_X43_Y47_N23; Fanout = 2; REG Node = 'D_FlipFlop:DFF3\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { clk~clkctrl D_FlipFlop:DFF3|Q } "NODE_NAME" } } { "D_FlipFlop.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_serial/D_FlipFlop.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.64 % ) " "Info: Total cell delay = 1.526 ns ( 52.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.373 ns ( 47.36 % ) " "Info: Total interconnect delay = 1.373 ns ( 47.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.899 ns" { clk clk~clkctrl D_FlipFlop:DFF3|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.899 ns" { clk {} clk~combout {} clk~clkctrl {} D_FlipFlop:DFF3|Q {} } { 0.000ns 0.000ns 0.114ns 1.259ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { rst D_FlipFlop:DFF3|Q~0 D_FlipFlop:DFF3|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.458 ns" { rst {} rst~combout {} D_FlipFlop:DFF3|Q~0 {} D_FlipFlop:DFF3|Q {} } { 0.000ns 0.000ns 1.140ns 0.000ns } { 0.000ns 0.959ns 0.275ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.899 ns" { clk clk~clkctrl D_FlipFlop:DFF3|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.899 ns" { clk {} clk~combout {} clk~clkctrl {} D_FlipFlop:DFF3|Q {} } { 0.000ns 0.000ns 0.114ns 1.259ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Q\[2\] D_FlipFlop:DFF2\|Q 10.276 ns register " "Info: tco from clock \"clk\" to destination pin \"Q\[2\]\" through register \"D_FlipFlop:DFF2\|Q\" is 10.276 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.899 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.899 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "shift_register_4bits_serial.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_serial/shift_register_4bits_serial.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "shift_register_4bits_serial.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_serial/shift_register_4bits_serial.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.259 ns) + CELL(0.537 ns) 2.899 ns D_FlipFlop:DFF2\|Q 3 REG LCFF_X43_Y47_N13 3 " "Info: 3: + IC(1.259 ns) + CELL(0.537 ns) = 2.899 ns; Loc. = LCFF_X43_Y47_N13; Fanout = 3; REG Node = 'D_FlipFlop:DFF2\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { clk~clkctrl D_FlipFlop:DFF2|Q } "NODE_NAME" } } { "D_FlipFlop.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_serial/D_FlipFlop.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.64 % ) " "Info: Total cell delay = 1.526 ns ( 52.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.373 ns ( 47.36 % ) " "Info: Total interconnect delay = 1.373 ns ( 47.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.899 ns" { clk clk~clkctrl D_FlipFlop:DFF2|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.899 ns" { clk {} clk~combout {} clk~clkctrl {} D_FlipFlop:DFF2|Q {} } { 0.000ns 0.000ns 0.114ns 1.259ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "D_FlipFlop.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_serial/D_FlipFlop.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.127 ns + Longest register pin " "Info: + Longest register to pin delay is 7.127 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns D_FlipFlop:DFF2\|Q 1 REG LCFF_X43_Y47_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y47_N13; Fanout = 3; REG Node = 'D_FlipFlop:DFF2\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_FlipFlop:DFF2|Q } "NODE_NAME" } } { "D_FlipFlop.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_serial/D_FlipFlop.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.349 ns) + CELL(2.778 ns) 7.127 ns Q\[2\] 2 PIN PIN_AF14 0 " "Info: 2: + IC(4.349 ns) + CELL(2.778 ns) = 7.127 ns; Loc. = PIN_AF14; Fanout = 0; PIN Node = 'Q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.127 ns" { D_FlipFlop:DFF2|Q Q[2] } "NODE_NAME" } } { "shift_register_4bits_serial.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_serial/shift_register_4bits_serial.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.778 ns ( 38.98 % ) " "Info: Total cell delay = 2.778 ns ( 38.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.349 ns ( 61.02 % ) " "Info: Total interconnect delay = 4.349 ns ( 61.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.127 ns" { D_FlipFlop:DFF2|Q Q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.127 ns" { D_FlipFlop:DFF2|Q {} Q[2] {} } { 0.000ns 4.349ns } { 0.000ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.899 ns" { clk clk~clkctrl D_FlipFlop:DFF2|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.899 ns" { clk {} clk~combout {} clk~clkctrl {} D_FlipFlop:DFF2|Q {} } { 0.000ns 0.000ns 0.114ns 1.259ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.127 ns" { D_FlipFlop:DFF2|Q Q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.127 ns" { D_FlipFlop:DFF2|Q {} Q[2] {} } { 0.000ns 4.349ns } { 0.000ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "D_FlipFlop:DFF0\|Q D clk 0.776 ns register " "Info: th for register \"D_FlipFlop:DFF0\|Q\" (data pin = \"D\", clock pin = \"clk\") is 0.776 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.899 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.899 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "shift_register_4bits_serial.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_serial/shift_register_4bits_serial.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "shift_register_4bits_serial.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_serial/shift_register_4bits_serial.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.259 ns) + CELL(0.537 ns) 2.899 ns D_FlipFlop:DFF0\|Q 3 REG LCFF_X43_Y47_N1 3 " "Info: 3: + IC(1.259 ns) + CELL(0.537 ns) = 2.899 ns; Loc. = LCFF_X43_Y47_N1; Fanout = 3; REG Node = 'D_FlipFlop:DFF0\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { clk~clkctrl D_FlipFlop:DFF0|Q } "NODE_NAME" } } { "D_FlipFlop.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_serial/D_FlipFlop.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.64 % ) " "Info: Total cell delay = 1.526 ns ( 52.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.373 ns ( 47.36 % ) " "Info: Total interconnect delay = 1.373 ns ( 47.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.899 ns" { clk clk~clkctrl D_FlipFlop:DFF0|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.899 ns" { clk {} clk~combout {} clk~clkctrl {} D_FlipFlop:DFF0|Q {} } { 0.000ns 0.000ns 0.114ns 1.259ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "D_FlipFlop.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_serial/D_FlipFlop.v" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.389 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.389 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns D 1 PIN PIN_G15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 1; PIN Node = 'D'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "shift_register_4bits_serial.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_serial/shift_register_4bits_serial.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.438 ns) 2.305 ns D_FlipFlop:DFF0\|Q~0 2 COMB LCCOMB_X43_Y47_N0 1 " "Info: 2: + IC(0.908 ns) + CELL(0.438 ns) = 2.305 ns; Loc. = LCCOMB_X43_Y47_N0; Fanout = 1; COMB Node = 'D_FlipFlop:DFF0\|Q~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.346 ns" { D D_FlipFlop:DFF0|Q~0 } "NODE_NAME" } } { "D_FlipFlop.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_serial/D_FlipFlop.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.389 ns D_FlipFlop:DFF0\|Q 3 REG LCFF_X43_Y47_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.389 ns; Loc. = LCFF_X43_Y47_N1; Fanout = 3; REG Node = 'D_FlipFlop:DFF0\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { D_FlipFlop:DFF0|Q~0 D_FlipFlop:DFF0|Q } "NODE_NAME" } } { "D_FlipFlop.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_serial/D_FlipFlop.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 61.99 % ) " "Info: Total cell delay = 1.481 ns ( 61.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.908 ns ( 38.01 % ) " "Info: Total interconnect delay = 0.908 ns ( 38.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.389 ns" { D D_FlipFlop:DFF0|Q~0 D_FlipFlop:DFF0|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.389 ns" { D {} D~combout {} D_FlipFlop:DFF0|Q~0 {} D_FlipFlop:DFF0|Q {} } { 0.000ns 0.000ns 0.908ns 0.000ns } { 0.000ns 0.959ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.899 ns" { clk clk~clkctrl D_FlipFlop:DFF0|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.899 ns" { clk {} clk~combout {} clk~clkctrl {} D_FlipFlop:DFF0|Q {} } { 0.000ns 0.000ns 0.114ns 1.259ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.389 ns" { D D_FlipFlop:DFF0|Q~0 D_FlipFlop:DFF0|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.389 ns" { D {} D~combout {} D_FlipFlop:DFF0|Q~0 {} D_FlipFlop:DFF0|Q {} } { 0.000ns 0.000ns 0.908ns 0.000ns } { 0.000ns 0.959ns 0.438ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 27 03:24:51 2017 " "Info: Processing ended: Wed Sep 27 03:24:51 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
