#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Aug 25 07:15:05 2019
# Process ID: 3305
# Current directory: /media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.runs/impl_2
# Command line: vivado -log xilinx_dma_pcie_ep.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source xilinx_dma_pcie_ep.tcl -notrace
# Log file: /media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.runs/impl_2/xilinx_dma_pcie_ep.vdi
# Journal file: /media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.runs/impl_2/vivado.jou
#-----------------------------------------------------------
source xilinx_dma_pcie_ep.tcl -notrace
Command: link_design -top xilinx_dma_pcie_ep -part xcvu9p-flgb2104-2LV-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcvu9p-flgb2104-2LV-e
INFO: [Project 1-454] Reading design checkpoint '/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'mem_clk_inst'
INFO: [Project 1-454] Reading design checkpoint '/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_0.dcp' for cell 'xdma_0_i'
INFO: [Project 1-454] Reading design checkpoint '/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/mult_64wx64w_unsigned/mult_64wx64w_unsigned.dcp' for cell 'multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/mult_64wx64w_inst'
INFO: [Project 1-454] Reading design checkpoint '/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/axi4_amm_bridge/axi4_amm_bridge.dcp' for cell 'xdma_app_i/axi4_amm_bridge_dma_inst'
INFO: [Project 1-454] Reading design checkpoint '/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/axi4_lite_amm_bridge/axi4_lite_amm_bridge.dcp' for cell 'xdma_app_i/axi4_lite_amm_bridge_inst'
INFO: [Project 1-454] Reading design checkpoint '/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/axi_clock_converter_128D32AW/axi_clock_converter_128D32AW.dcp' for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst'
INFO: [Project 1-454] Reading design checkpoint '/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/axilite_clock_converter_32d32aw/axilite_clock_converter_32d32aw.dcp' for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst'
INFO: [Netlist 29-17] Analyzing 2904 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_0_board.xdc] for cell 'xdma_0_i/inst'
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_0_board.xdc] for cell 'xdma_0_i/inst'
Parsing XDC File [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/source/xdma_0_pcie4_uscaleplus_ip.xdc] for cell 'xdma_0_i/inst'
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/source/xdma_0_pcie4_uscaleplus_ip.xdc] for cell 'xdma_0_i/inst'
Parsing XDC File [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc] for cell 'xdma_0_i/inst/pcie4_ip_i/inst'
WARNING: [Constraints 18-633] Creating clock xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 2 sources. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:120]
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc] for cell 'xdma_0_i/inst/pcie4_ip_i/inst'
Parsing XDC File [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/ip_0/synth/xdma_0_pcie4_ip_gt.xdc] for cell 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst'
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/ip_0/synth/xdma_0_pcie4_ip_gt.xdc] for cell 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst'
Parsing XDC File [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'mem_clk_inst/inst'
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'mem_clk_inst/inst'
Parsing XDC File [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'mem_clk_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3076.395 ; gain = 473.914 ; free physical = 57724 ; free virtual = 61553
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'mem_clk_inst/inst'
Parsing XDC File [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/axi4_amm_bridge/axi4_amm_bridge.xdc] for cell 'xdma_app_i/axi4_amm_bridge_dma_inst/inst'
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/axi4_amm_bridge/axi4_amm_bridge.xdc] for cell 'xdma_app_i/axi4_amm_bridge_dma_inst/inst'
Parsing XDC File [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/axi4_lite_amm_bridge/axi4_lite_amm_bridge.xdc] for cell 'xdma_app_i/axi4_lite_amm_bridge_inst/inst'
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/axi4_lite_amm_bridge/axi4_lite_amm_bridge.xdc] for cell 'xdma_app_i/axi4_lite_amm_bridge_inst/inst'
Parsing XDC File [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc]
WARNING: [Timing 38-3] User defined clock exists on pin xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:153]
WARNING: [Timing 38-3] User defined clock exists on pin xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:153]
INFO: [Timing 38-2] Deriving generated clocks [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:153]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:161]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[0]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[1]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[2]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[3]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[4]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[5]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[6]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[7]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[8]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[9]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[10]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[11]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[12]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[13]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[14]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[15]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[16]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[17]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[18]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[19]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[20]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[21]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[22]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[23]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[24]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[25]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[26]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[27]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[28]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[29]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[30]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[31]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[32]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[33]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[34]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[35]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[36]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[37]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[38]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[39]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[40]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[41]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[42]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[43]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[44]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[45]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[46]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[47]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[48]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[49]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[50]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[51]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[52]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[53]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[54]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[55]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[56]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[57]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[58]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[59]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[60]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[61]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[62]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[63]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[0]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:165]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[1]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:165]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[2]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:165]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[3]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:165]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[4]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:165]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[5]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:165]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[6]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:165]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[7]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:165]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[8]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:165]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[9]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:165]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[10]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:165]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[11]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:165]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[12]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:165]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[13]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:165]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[14]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:165]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[15]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:165]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[16]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:165]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[17]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:165]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[18]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:165]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[19]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:165]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[20]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:165]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[21]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:165]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[22]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:165]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[23]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:165]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[24]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:165]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[25]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:165]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[26]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:165]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[27]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:165]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[28]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:165]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[29]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:165]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[30]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:165]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[31]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:165]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[32]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:165]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[33]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:165]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[34]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:165]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[35]'. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:165]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:165]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:165]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:166]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:167]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:168]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:169]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:170]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:171]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:172]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:173]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:174]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:175]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:176]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:177]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:178]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:179]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:180]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:181]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:182]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:183]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:184]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:185]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:186]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:187]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:188]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:189]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:190]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:191]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:192]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:193]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:194]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:195]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:196]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:197]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:198]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:199]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:200]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:201]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:202]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:203]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:204]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:205]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:206]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:207]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:208]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:209]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:210]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:211]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:212]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:213]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:214]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:215]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:216]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:217]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:218]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:219]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:220]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:221]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:222]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:223]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:224]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:225]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:226]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:227]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:228]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:229]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:230]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:231]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:232]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:233]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:234]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:235]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:236]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:237]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:238]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:239]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:240]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:241]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:242]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:243]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:244]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:245]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:246]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:247]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:248]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:249]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:250]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:251]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:252]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:253]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:254]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:255]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:256]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:258]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:259]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:260]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:261]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:262]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:264]
INFO: [Common 17-14] Message 'Vivado 12-1419' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:264]
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc]
Parsing XDC File [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie4_ip_board.xdc] for cell 'xdma_0_i/inst/pcie4_ip_i/inst'
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie4_ip_board.xdc] for cell 'xdma_0_i/inst/pcie4_ip_i/inst'
Parsing XDC File [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/synth/xdma_0_pcie4_ip_late.xdc] for cell 'xdma_0_i/inst/pcie4_ip_i/inst'
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/synth/xdma_0_pcie4_ip_late.xdc] for cell 'xdma_0_i/inst/pcie4_ip_i/inst'
Parsing XDC File [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/axi_clock_converter_128D32AW/axi_clock_converter_128D32AW_clocks.xdc] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst'
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/axi_clock_converter_128D32AW/axi_clock_converter_128D32AW_clocks.xdc] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst'
Parsing XDC File [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/axilite_clock_converter_32d32aw/axilite_clock_converter_32d32aw_clocks.xdc] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/axilite_clock_converter_32d32aw/axilite_clock_converter_32d32aw_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/axilite_clock_converter_32d32aw/axilite_clock_converter_32d32aw_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/axilite_clock_converter_32d32aw/axilite_clock_converter_32d32aw_clocks.xdc:13]
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/axilite_clock_converter_32d32aw/axilite_clock_converter_32d32aw_clocks.xdc] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_0_i/inst/pcie4_ip_i/inst/user_lnk_up_cdc'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_0_i/inst/pcie4_ip_i/inst/user_lnk_up_cdc'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_0_i/inst/pcie4_ip_i/inst/user_reset_cdc'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_0_i/inst/pcie4_ip_i/inst/user_reset_cdc'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'xdma_app_i/axi4_amm_bridge_dma_inst/inst/AXI_FULL.I_AVA_MASTER_FULL/ava_sync_rid_fifo/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'xdma_app_i/axi4_amm_bridge_dma_inst/inst/AXI_FULL.I_AVA_MASTER_FULL/ava_sync_rid_fifo/xpm_fifo_sync_inst'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'xdma_app_i/axi4_amm_bridge_dma_inst/inst/AXI_FULL.I_AVA_MASTER_FULL/ava_sync_rdata_fifo/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'xdma_app_i/axi4_amm_bridge_dma_inst/inst/AXI_FULL.I_AVA_MASTER_FULL/ava_sync_rdata_fifo/xpm_fifo_sync_inst'
Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'xdma_app_i/axi4_amm_bridge_dma_inst/inst/AXI_FULL.I_AVA_MASTER_FULL/ava_sync_rresp_fifo/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'xdma_app_i/axi4_amm_bridge_dma_inst/inst/AXI_FULL.I_AVA_MASTER_FULL/ava_sync_rresp_fifo/xpm_fifo_sync_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3342.855 ; gain = 0.000 ; free physical = 57555 ; free virtual = 61384
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 361 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 19 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 22 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 9 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 279 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 10 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 20 instances

19 Infos, 106 Warnings, 100 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:48 ; elapsed = 00:01:00 . Memory (MB): peak = 3342.855 ; gain = 1948.879 ; free physical = 57555 ; free virtual = 61384
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-86] Your Implementation license expires in 25 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3414.891 ; gain = 64.031 ; free physical = 57536 ; free virtual = 61366

Starting Cache Timing Information Task
WARNING: [Constraints 18-633] Creating clock xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 2 sources. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:120]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Ending Cache Timing Information Task | Checksum: e023d40f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3414.891 ; gain = 0.000 ; free physical = 57472 ; free virtual = 61302

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "878eb1d76ae244bd".
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3524.930 ; gain = 0.000 ; free physical = 57058 ; free virtual = 60975
Phase 1 Generate And Synthesize Debug Cores | Checksum: 10e1b3f3c

Time (s): cpu = 00:02:28 ; elapsed = 00:03:07 . Memory (MB): peak = 3524.930 ; gain = 73.055 ; free physical = 57056 ; free virtual = 60974

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 54 inverter(s) to 20716 load pin(s).
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[32]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[33]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[34]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[32]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[33]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[34]
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: eea9ea15

Time (s): cpu = 00:02:35 ; elapsed = 00:03:11 . Memory (MB): peak = 3532.930 ; gain = 81.055 ; free physical = 57129 ; free virtual = 61049
INFO: [Opt 31-389] Phase Retarget created 246 cells and removed 520 cells
INFO: [Opt 31-1021] In phase Retarget, 74 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[32]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[33]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[34]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[32]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[33]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[34]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1687789c3

Time (s): cpu = 00:02:36 ; elapsed = 00:03:12 . Memory (MB): peak = 3532.930 ; gain = 81.055 ; free physical = 57129 ; free virtual = 61049
INFO: [Opt 31-389] Phase Constant propagation created 890 cells and removed 1623 cells
INFO: [Opt 31-1021] In phase Constant propagation, 68 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 98821b86

Time (s): cpu = 00:02:46 ; elapsed = 00:03:22 . Memory (MB): peak = 3532.930 ; gain = 81.055 ; free physical = 57126 ; free virtual = 61046
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 4082 cells
INFO: [Opt 31-1021] In phase Sweep, 2070 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 98821b86

Time (s): cpu = 00:02:47 ; elapsed = 00:03:23 . Memory (MB): peak = 3532.930 ; gain = 81.055 ; free physical = 57127 ; free virtual = 61047
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 98821b86

Time (s): cpu = 00:02:48 ; elapsed = 00:03:24 . Memory (MB): peak = 3532.930 ; gain = 81.055 ; free physical = 57126 ; free virtual = 61047
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 98821b86

Time (s): cpu = 00:02:48 ; elapsed = 00:03:24 . Memory (MB): peak = 3532.930 ; gain = 81.055 ; free physical = 57127 ; free virtual = 61047
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 91 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             246  |             520  |                                             74  |
|  Constant propagation         |             890  |            1623  |                                             68  |
|  Sweep                        |               0  |            4082  |                                           2070  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             91  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3532.930 ; gain = 0.000 ; free physical = 57127 ; free virtual = 61047
Ending Logic Optimization Task | Checksum: 1a6057ddd

Time (s): cpu = 00:02:49 ; elapsed = 00:03:25 . Memory (MB): peak = 3532.930 ; gain = 81.055 ; free physical = 57128 ; free virtual = 61049

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
WARNING: [Constraints 18-633] Creating clock xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 2 sources. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:120]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-3] User defined clock exists on pin xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.274 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 48 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 32 Total Ports: 96
Ending PowerOpt Patch Enables Task | Checksum: 1a1d558a1

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.43 . Memory (MB): peak = 5007.656 ; gain = 0.000 ; free physical = 56157 ; free virtual = 60222
Ending Power Optimization Task | Checksum: 1a1d558a1

Time (s): cpu = 00:00:57 ; elapsed = 00:00:35 . Memory (MB): peak = 5007.656 ; gain = 1474.727 ; free physical = 56214 ; free virtual = 60279

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a1d558a1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5007.656 ; gain = 0.000 ; free physical = 56214 ; free virtual = 60278

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 5007.656 ; gain = 0.000 ; free physical = 56214 ; free virtual = 60278
Ending Netlist Obfuscation Task | Checksum: 10ad89a93

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 5007.656 ; gain = 0.000 ; free physical = 56214 ; free virtual = 60278
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 115 Warnings, 112 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:58 ; elapsed = 00:04:06 . Memory (MB): peak = 5007.656 ; gain = 1664.801 ; free physical = 56214 ; free virtual = 60278
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5007.656 ; gain = 0.000 ; free physical = 56214 ; free virtual = 60278
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5007.656 ; gain = 0.000 ; free physical = 56206 ; free virtual = 60276
INFO: [Common 17-1381] The checkpoint '/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.runs/impl_2/xilinx_dma_pcie_ep_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 5007.656 ; gain = 0.000 ; free physical = 56204 ; free virtual = 60278
INFO: [runtcl-4] Executing : report_drc -file xilinx_dma_pcie_ep_drc_opted.rpt -pb xilinx_dma_pcie_ep_drc_opted.pb -rpx xilinx_dma_pcie_ep_drc_opted.rpx
Command: report_drc -file xilinx_dma_pcie_ep_drc_opted.rpt -pb xilinx_dma_pcie_ep_drc_opted.pb -rpx xilinx_dma_pcie_ep_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Constraints 18-633] Creating clock xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 2 sources. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:120]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.runs/impl_2/xilinx_dma_pcie_ep_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 5031.668 ; gain = 24.012 ; free physical = 56110 ; free virtual = 60184
Command: read_checkpoint -auto_incremental -incremental /media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/utils_1/imports/impl_2/xilinx_dma_pcie_ep_routed.dcp

Starting Incremental read checkpoint Task

Phase 1 Process Reference Checkpoint Netlist
INFO: [Netlist 29-17] Analyzing 2860 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 5031.668 ; gain = 0.000 ; free physical = 56013 ; free virtual = 60088
WARNING: [Project 1-964] Cell Matching is less than the threshold needed to run Incremental flow. Switching to default Implementation flow

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 5031.668 ; gain = 0.000 ; free physical = 56094 ; free virtual = 60169
read_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 5031.668 ; gain = 0.000 ; free physical = 56095 ; free virtual = 60169
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-86] Your Implementation license expires in 25 day(s)
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5031.668 ; gain = 0.000 ; free physical = 56099 ; free virtual = 60173
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ec95c976

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5031.668 ; gain = 0.000 ; free physical = 56098 ; free virtual = 60172
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5031.668 ; gain = 0.000 ; free physical = 56098 ; free virtual = 60172

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: aeb48e43

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 5031.668 ; gain = 0.000 ; free physical = 56041 ; free virtual = 60120

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18c03916e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 5031.668 ; gain = 0.000 ; free physical = 55931 ; free virtual = 60011

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18c03916e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:16 . Memory (MB): peak = 5031.668 ; gain = 0.000 ; free physical = 55930 ; free virtual = 60010
Phase 1 Placer Initialization | Checksum: 18c03916e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:16 . Memory (MB): peak = 5031.668 ; gain = 0.000 ; free physical = 55928 ; free virtual = 60008

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 142c18e6c

Time (s): cpu = 00:01:24 ; elapsed = 00:00:37 . Memory (MB): peak = 5031.668 ; gain = 0.000 ; free physical = 54965 ; free virtual = 59347

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5258.992 ; gain = 0.000 ; free physical = 54729 ; free virtual = 59181

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 14d703535

Time (s): cpu = 00:03:04 ; elapsed = 00:01:25 . Memory (MB): peak = 5258.992 ; gain = 227.324 ; free physical = 54741 ; free virtual = 59177
Phase 2.2 Global Placement Core | Checksum: e1e6d3d9

Time (s): cpu = 00:03:13 ; elapsed = 00:01:28 . Memory (MB): peak = 5279.641 ; gain = 247.973 ; free physical = 54642 ; free virtual = 59072
Phase 2 Global Placement | Checksum: e1e6d3d9

Time (s): cpu = 00:03:13 ; elapsed = 00:01:28 . Memory (MB): peak = 5279.641 ; gain = 247.973 ; free physical = 54749 ; free virtual = 59180

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11d8afc7d

Time (s): cpu = 00:03:17 ; elapsed = 00:01:30 . Memory (MB): peak = 5343.672 ; gain = 312.004 ; free physical = 54772 ; free virtual = 59200

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1053c8218

Time (s): cpu = 00:03:26 ; elapsed = 00:01:34 . Memory (MB): peak = 5343.672 ; gain = 312.004 ; free physical = 54744 ; free virtual = 59166

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18c5bd9f3

Time (s): cpu = 00:03:27 ; elapsed = 00:01:35 . Memory (MB): peak = 5343.672 ; gain = 312.004 ; free physical = 54743 ; free virtual = 59162

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 14ad3ccf9

Time (s): cpu = 00:03:33 ; elapsed = 00:01:39 . Memory (MB): peak = 5343.672 ; gain = 312.004 ; free physical = 54649 ; free virtual = 59068

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 1d86592e8

Time (s): cpu = 00:03:34 ; elapsed = 00:01:40 . Memory (MB): peak = 5343.672 ; gain = 312.004 ; free physical = 54639 ; free virtual = 59058

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 15bb13742

Time (s): cpu = 00:03:41 ; elapsed = 00:01:44 . Memory (MB): peak = 5349.164 ; gain = 317.496 ; free physical = 54539 ; free virtual = 58962

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 1f8d59eca

Time (s): cpu = 00:03:52 ; elapsed = 00:01:48 . Memory (MB): peak = 5349.164 ; gain = 317.496 ; free physical = 54588 ; free virtual = 59012

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 20af5ff03

Time (s): cpu = 00:03:56 ; elapsed = 00:01:51 . Memory (MB): peak = 5349.164 ; gain = 317.496 ; free physical = 54693 ; free virtual = 59110

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: df38f94e

Time (s): cpu = 00:03:57 ; elapsed = 00:01:52 . Memory (MB): peak = 5349.164 ; gain = 317.496 ; free physical = 54713 ; free virtual = 59136
Phase 3 Detail Placement | Checksum: df38f94e

Time (s): cpu = 00:03:57 ; elapsed = 00:01:53 . Memory (MB): peak = 5349.164 ; gain = 317.496 ; free physical = 54715 ; free virtual = 59135

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
WARNING: [Constraints 18-633] Creating clock xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 2 sources. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:120]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12c249af7

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-35] Processed net xdma_0_i/inst/pcie4_ip_i/inst/user_reset, inserted BUFG to drive 6493 loads.
INFO: [Place 46-45] Replicated bufg driver xdma_0_i/inst/pcie4_ip_i/inst/user_reset_reg_bufg_rep
INFO: [Place 46-35] Processed net multi_core_top_inst/genblk1[0].cn_top_inst/soft_reset_n, inserted BUFG to drive 2916 loads.
INFO: [Place 46-45] Replicated bufg driver multi_core_top_inst/genblk1[0].cn_top_inst/soft_reset_n_reg_bufg_rep
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 2, Replicated BUFG Driver: 2, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 10f9395ce

Time (s): cpu = 00:04:33 ; elapsed = 00:02:03 . Memory (MB): peak = 5439.781 ; gain = 408.113 ; free physical = 54771 ; free virtual = 59197

Phase 4.1.1.2 BUFG Replication
INFO: [Physopt 32-716] Net xdma_0_i/inst/pcie4_ip_i/inst/user_reset has constraints that cannot be copied, and hence, it cannot be cloned. The constraint blocking the replication is set_false_path @ /media/wanner/tool/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2
INFO: [Place 46-66] Processed net xdma_0_i/inst/pcie4_ip_i/inst/user_reset, BUFG replication was skipped due to netlist constraints.
INFO: [Place 46-63] BUFG replication identified 2 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 1
Phase 4.1.1.2 BUFG Replication | Checksum: 10f9395ce

Time (s): cpu = 00:04:39 ; elapsed = 00:02:05 . Memory (MB): peak = 5439.781 ; gain = 408.113 ; free physical = 54759 ; free virtual = 59191
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.888. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=0.888. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 1fe93dbfd

Time (s): cpu = 00:04:40 ; elapsed = 00:02:06 . Memory (MB): peak = 5439.781 ; gain = 408.113 ; free physical = 54759 ; free virtual = 59189
Phase 4.1.1 Post Placement Optimization | Checksum: 1fe93dbfd

Time (s): cpu = 00:04:40 ; elapsed = 00:02:07 . Memory (MB): peak = 5439.781 ; gain = 408.113 ; free physical = 54764 ; free virtual = 59194
Phase 4.1 Post Commit Optimization | Checksum: 1fe93dbfd

Time (s): cpu = 00:04:40 ; elapsed = 00:02:07 . Memory (MB): peak = 5439.781 ; gain = 408.113 ; free physical = 54760 ; free virtual = 59193

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1fe93dbfd

Time (s): cpu = 00:04:41 ; elapsed = 00:02:08 . Memory (MB): peak = 5439.781 ; gain = 408.113 ; free physical = 54811 ; free virtual = 59245
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5439.781 ; gain = 0.000 ; free physical = 54780 ; free virtual = 59238

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2fde16133

Time (s): cpu = 00:05:05 ; elapsed = 00:02:31 . Memory (MB): peak = 5439.781 ; gain = 408.113 ; free physical = 54780 ; free virtual = 59237

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5439.781 ; gain = 0.000 ; free physical = 54789 ; free virtual = 59246
Phase 4.4 Final Placement Cleanup | Checksum: 3d75e04e6

Time (s): cpu = 00:05:05 ; elapsed = 00:02:31 . Memory (MB): peak = 5439.781 ; gain = 408.113 ; free physical = 54789 ; free virtual = 59246
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 3d75e04e6

Time (s): cpu = 00:05:05 ; elapsed = 00:02:32 . Memory (MB): peak = 5439.781 ; gain = 408.113 ; free physical = 54789 ; free virtual = 59246
Ending Placer Task | Checksum: 2e693449d

Time (s): cpu = 00:05:05 ; elapsed = 00:02:32 . Memory (MB): peak = 5439.781 ; gain = 408.113 ; free physical = 54790 ; free virtual = 59246
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 122 Warnings, 112 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:12 ; elapsed = 00:02:34 . Memory (MB): peak = 5439.781 ; gain = 408.113 ; free physical = 55072 ; free virtual = 59528
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5439.781 ; gain = 0.000 ; free physical = 55072 ; free virtual = 59529
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 5471.797 ; gain = 0.000 ; free physical = 54961 ; free virtual = 59503
INFO: [Common 17-1381] The checkpoint '/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.runs/impl_2/xilinx_dma_pcie_ep_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 5471.797 ; gain = 32.016 ; free physical = 55066 ; free virtual = 59528
INFO: [runtcl-4] Executing : report_io -file xilinx_dma_pcie_ep_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.39 . Memory (MB): peak = 5471.797 ; gain = 0.000 ; free physical = 55011 ; free virtual = 59474
INFO: [runtcl-4] Executing : report_utilization -file xilinx_dma_pcie_ep_utilization_placed.rpt -pb xilinx_dma_pcie_ep_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 5495.809 ; gain = 24.012 ; free physical = 55007 ; free virtual = 59472
INFO: [runtcl-4] Executing : report_control_sets -verbose -file xilinx_dma_pcie_ep_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.98 . Memory (MB): peak = 5495.809 ; gain = 0.000 ; free physical = 55003 ; free virtual = 59472
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-86] Your Implementation license expires in 25 day(s)
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: f37b0eae ConstDB: 0 ShapeSum: f3cab0b9 RouteDB: ff4d8536

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: cdceadd5

Time (s): cpu = 00:02:37 ; elapsed = 00:01:47 . Memory (MB): peak = 5839.387 ; gain = 335.574 ; free physical = 54396 ; free virtual = 58893
Post Restoration Checksum: NetGraph: f79994bf NumContArr: 9f0313a7 Constraints: 2e1eb1b7 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1c4bb5a1d

Time (s): cpu = 00:02:38 ; elapsed = 00:01:48 . Memory (MB): peak = 5839.387 ; gain = 335.574 ; free physical = 54354 ; free virtual = 58851

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1c4bb5a1d

Time (s): cpu = 00:02:38 ; elapsed = 00:01:48 . Memory (MB): peak = 5839.387 ; gain = 335.574 ; free physical = 54207 ; free virtual = 58705

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1c4bb5a1d

Time (s): cpu = 00:02:38 ; elapsed = 00:01:48 . Memory (MB): peak = 5839.387 ; gain = 335.574 ; free physical = 54207 ; free virtual = 58705

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 181996848

Time (s): cpu = 00:02:44 ; elapsed = 00:01:55 . Memory (MB): peak = 5926.781 ; gain = 422.969 ; free physical = 54200 ; free virtual = 58698

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 2c5cc1857

Time (s): cpu = 00:03:18 ; elapsed = 00:02:04 . Memory (MB): peak = 5926.781 ; gain = 422.969 ; free physical = 54217 ; free virtual = 58715
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.060  | TNS=0.000  | WHS=-0.718 | THS=-549.892|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 26cd0d986

Time (s): cpu = 00:04:01 ; elapsed = 00:02:14 . Memory (MB): peak = 5926.781 ; gain = 422.969 ; free physical = 54192 ; free virtual = 58686
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.060  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 1e71522df

Time (s): cpu = 00:04:01 ; elapsed = 00:02:15 . Memory (MB): peak = 5926.781 ; gain = 422.969 ; free physical = 54188 ; free virtual = 58685
Phase 2 Router Initialization | Checksum: 2c39c900f

Time (s): cpu = 00:04:01 ; elapsed = 00:02:15 . Memory (MB): peak = 5926.781 ; gain = 422.969 ; free physical = 54188 ; free virtual = 58685

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000174778 %
  Global Horizontal Routing Utilization  = 0.00013436 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 75535
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 67707
  Number of Partially Routed Nets     = 7828
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12ce90997

Time (s): cpu = 00:04:27 ; elapsed = 00:02:28 . Memory (MB): peak = 5948.266 ; gain = 444.453 ; free physical = 54121 ; free virtual = 58618

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 11865
 Number of Nodes with overlaps = 746
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.631  | TNS=0.000  | WHS=-0.059 | THS=-0.244 |

Phase 4.1 Global Iteration 0 | Checksum: 2883ea528

Time (s): cpu = 00:06:02 ; elapsed = 00:03:02 . Memory (MB): peak = 5948.266 ; gain = 444.453 ; free physical = 54137 ; free virtual = 58634

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 18da87fd1

Time (s): cpu = 00:06:02 ; elapsed = 00:03:03 . Memory (MB): peak = 5948.266 ; gain = 444.453 ; free physical = 54137 ; free virtual = 58634
Phase 4 Rip-up And Reroute | Checksum: 18da87fd1

Time (s): cpu = 00:06:02 ; elapsed = 00:03:03 . Memory (MB): peak = 5948.266 ; gain = 444.453 ; free physical = 54137 ; free virtual = 58634

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1e8ce8cee

Time (s): cpu = 00:06:17 ; elapsed = 00:03:07 . Memory (MB): peak = 5948.266 ; gain = 444.453 ; free physical = 54151 ; free virtual = 58648
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.631  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 19195e278

Time (s): cpu = 00:06:17 ; elapsed = 00:03:07 . Memory (MB): peak = 5948.266 ; gain = 444.453 ; free physical = 54151 ; free virtual = 58648

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19195e278

Time (s): cpu = 00:06:17 ; elapsed = 00:03:07 . Memory (MB): peak = 5948.266 ; gain = 444.453 ; free physical = 54151 ; free virtual = 58648
Phase 5 Delay and Skew Optimization | Checksum: 19195e278

Time (s): cpu = 00:06:17 ; elapsed = 00:03:07 . Memory (MB): peak = 5948.266 ; gain = 444.453 ; free physical = 54151 ; free virtual = 58648

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 279f0d123

Time (s): cpu = 00:06:28 ; elapsed = 00:03:11 . Memory (MB): peak = 5948.266 ; gain = 444.453 ; free physical = 54147 ; free virtual = 58644
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.631  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 21cd44fad

Time (s): cpu = 00:06:29 ; elapsed = 00:03:11 . Memory (MB): peak = 5948.266 ; gain = 444.453 ; free physical = 54146 ; free virtual = 58643
Phase 6 Post Hold Fix | Checksum: 21cd44fad

Time (s): cpu = 00:06:29 ; elapsed = 00:03:11 . Memory (MB): peak = 5948.266 ; gain = 444.453 ; free physical = 54146 ; free virtual = 58643

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.857932 %
  Global Horizontal Routing Utilization  = 0.993954 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2851073b8

Time (s): cpu = 00:06:31 ; elapsed = 00:03:12 . Memory (MB): peak = 5948.266 ; gain = 444.453 ; free physical = 54134 ; free virtual = 58631

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2851073b8

Time (s): cpu = 00:06:31 ; elapsed = 00:03:12 . Memory (MB): peak = 5948.266 ; gain = 444.453 ; free physical = 54133 ; free virtual = 58630

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[32].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK00 to physical pin GTYE4_COMMON_X1Y8/COM0_REFCLKOUT3
INFO: [Route 35-467] Router swapped GT pin xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[32].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK01 to physical pin GTYE4_COMMON_X1Y8/COM2_REFCLKOUT3
INFO: [Route 35-467] Router swapped GT pin xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y34/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y35/NORTHREFCLK1
Phase 9 Depositing Routes | Checksum: 2851073b8

Time (s): cpu = 00:06:35 ; elapsed = 00:03:16 . Memory (MB): peak = 5948.266 ; gain = 444.453 ; free physical = 54135 ; free virtual = 58632

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.631  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2851073b8

Time (s): cpu = 00:06:36 ; elapsed = 00:03:17 . Memory (MB): peak = 5948.266 ; gain = 444.453 ; free physical = 54147 ; free virtual = 58644
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:06:36 ; elapsed = 00:03:17 . Memory (MB): peak = 5948.266 ; gain = 444.453 ; free physical = 54374 ; free virtual = 58871

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
130 Infos, 122 Warnings, 112 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:06:45 ; elapsed = 00:03:19 . Memory (MB): peak = 5948.266 ; gain = 452.457 ; free physical = 54374 ; free virtual = 58871
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5948.266 ; gain = 0.000 ; free physical = 54374 ; free virtual = 58871
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 5948.266 ; gain = 0.000 ; free physical = 54224 ; free virtual = 58839
INFO: [Common 17-1381] The checkpoint '/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.runs/impl_2/xilinx_dma_pcie_ep_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 5948.266 ; gain = 0.000 ; free physical = 54337 ; free virtual = 58865
INFO: [runtcl-4] Executing : report_drc -file xilinx_dma_pcie_ep_drc_routed.rpt -pb xilinx_dma_pcie_ep_drc_routed.pb -rpx xilinx_dma_pcie_ep_drc_routed.rpx
Command: report_drc -file xilinx_dma_pcie_ep_drc_routed.rpt -pb xilinx_dma_pcie_ep_drc_routed.pb -rpx xilinx_dma_pcie_ep_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.runs/impl_2/xilinx_dma_pcie_ep_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 5996.289 ; gain = 48.023 ; free physical = 54341 ; free virtual = 58869
INFO: [runtcl-4] Executing : report_methodology -file xilinx_dma_pcie_ep_methodology_drc_routed.rpt -pb xilinx_dma_pcie_ep_methodology_drc_routed.pb -rpx xilinx_dma_pcie_ep_methodology_drc_routed.rpx
Command: report_methodology -file xilinx_dma_pcie_ep_methodology_drc_routed.rpt -pb xilinx_dma_pcie_ep_methodology_drc_routed.pb -rpx xilinx_dma_pcie_ep_methodology_drc_routed.rpx
WARNING: [Constraints 18-633] Creating clock xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 2 sources. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:120]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.runs/impl_2/xilinx_dma_pcie_ep_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:51 ; elapsed = 00:00:13 . Memory (MB): peak = 5996.289 ; gain = 0.000 ; free physical = 54291 ; free virtual = 58820
INFO: [runtcl-4] Executing : report_power -file xilinx_dma_pcie_ep_power_routed.rpt -pb xilinx_dma_pcie_ep_power_summary_routed.pb -rpx xilinx_dma_pcie_ep_power_routed.rpx
Command: report_power -file xilinx_dma_pcie_ep_power_routed.rpt -pb xilinx_dma_pcie_ep_power_summary_routed.pb -rpx xilinx_dma_pcie_ep_power_routed.rpx
WARNING: [Constraints 18-633] Creating clock xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 2 sources. [/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:120]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
142 Infos, 129 Warnings, 112 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 5996.289 ; gain = 0.000 ; free physical = 54065 ; free virtual = 58643
INFO: [runtcl-4] Executing : report_route_status -file xilinx_dma_pcie_ep_route_status.rpt -pb xilinx_dma_pcie_ep_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file xilinx_dma_pcie_ep_timing_summary_routed.rpt -pb xilinx_dma_pcie_ep_timing_summary_routed.pb -rpx xilinx_dma_pcie_ep_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file xilinx_dma_pcie_ep_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file xilinx_dma_pcie_ep_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5996.289 ; gain = 0.000 ; free physical = 54034 ; free virtual = 58604
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file xilinx_dma_pcie_ep_bus_skew_routed.rpt -pb xilinx_dma_pcie_ep_bus_skew_routed.pb -rpx xilinx_dma_pcie_ep_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block xdma_app_i/axi4_amm_bridge_dma_inst/inst/AXI_FULL.I_AVA_MASTER_FULL/ava_sync_rresp_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the xdma_app_i/axi4_amm_bridge_dma_inst/inst/AXI_FULL.I_AVA_MASTER_FULL/ava_sync_rresp_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block xdma_app_i/axi4_amm_bridge_dma_inst/inst/AXI_FULL.I_AVA_MASTER_FULL/ava_sync_rid_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the xdma_app_i/axi4_amm_bridge_dma_inst/inst/AXI_FULL.I_AVA_MASTER_FULL/ava_sync_rid_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <xdma_app_i/axi4_amm_bridge_dma_inst/inst/AXI_FULL.I_AVA_MASTER_FULL/ava_sync_rdata_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <xdma_app_i/axi4_amm_bridge_dma_inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block multi_core_top_inst/genblk1[0].cn_top_inst/cryptonightR_ram_inst_3/xpm_memory_spram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to ultra. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the multi_core_top_inst/genblk1[0].cn_top_inst/cryptonightR_ram_inst_3/xpm_memory_spram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block multi_core_top_inst/genblk1[0].cn_top_inst/cryptonightR_ram_inst_2/xpm_memory_spram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to ultra. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the multi_core_top_inst/genblk1[0].cn_top_inst/cryptonightR_ram_inst_2/xpm_memory_spram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block multi_core_top_inst/genblk1[0].cn_top_inst/cryptonightR_ram_inst_1/xpm_memory_spram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to ultra. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the multi_core_top_inst/genblk1[0].cn_top_inst/cryptonightR_ram_inst_1/xpm_memory_spram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block multi_core_top_inst/genblk1[0].cn_top_inst/cryptonightR_ram_inst_0/xpm_memory_spram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to ultra. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the multi_core_top_inst/genblk1[0].cn_top_inst/cryptonightR_ram_inst_0/xpm_memory_spram_inst/xpm_memory_base_inst block.
Command: write_bitstream -force xilinx_dma_pcie_ep.bit -raw_bitfile
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-86] Your Implementation license expires in 25 day(s)
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 input multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 input multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/random_math_inst/p_1_out input multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/random_math_inst/p_1_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/random_math_inst/p_1_out input multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/random_math_inst/p_1_out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/random_math_inst/p_1_out__0 input multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/random_math_inst/p_1_out__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/random_math_inst/p_1_out__0 input multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/random_math_inst/p_1_out__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/random_math_inst/p_1_out__1 input multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/random_math_inst/p_1_out__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/random_math_inst/p_1_out__1 input multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/random_math_inst/p_1_out__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2 output multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[3].use_dsp.use_dsp48e2.iDSP48E2 output multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[3].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2 output multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/random_math_inst/p_1_out output multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/random_math_inst/p_1_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/random_math_inst/p_1_out__0 output multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/random_math_inst/p_1_out__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/random_math_inst/p_1_out__1 output multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/random_math_inst/p_1_out__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[3].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[3].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/random_math_inst/p_1_out multiplier stage multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/random_math_inst/p_1_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/random_math_inst/p_1_out__0 multiplier stage multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/random_math_inst/p_1_out__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/random_math_inst/p_1_out__1 multiplier stage multi_core_top_inst/genblk1[0].cn_top_inst/cn_ml_inst/random_math_inst/p_1_out__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC RTSTAT-10] No routable loads: 40 net(s) have no routable loads. The problem bus(es) and/or net(s) are xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i... and (the first 15 of 38 listed).
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_0_i/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_0_i/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_0_i/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_0_i/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_0_i/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_0_i/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_0_i/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_0_i/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_0_i/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_0_i/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_0_i/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_0_i/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_0_i/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_0_i/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_0_i/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_0_i/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_0_i/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_0_i/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_0_i/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_0_i/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_0_i/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_0_i/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 28 Warnings, 22 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 162587552 bits.
Bitstream compression saved 135010464 bits.
Bitstream compression saved 144929248 bits.
Writing bitstream ./xilinx_dma_pcie_ep.bit...
Writing bitstream ./xilinx_dma_pcie_ep.rbt...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.runs/impl_2/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Aug 25 07:29:58 2019. For additional details about this file, please refer to the WebTalk help file at /media/wanner/tool/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
192 Infos, 158 Warnings, 112 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:49 ; elapsed = 00:01:39 . Memory (MB): peak = 6512.266 ; gain = 515.977 ; free physical = 53758 ; free virtual = 58543
INFO: [Common 17-206] Exiting Vivado at Sun Aug 25 07:29:58 2019...
