// Seed: 1160215825
module module_0 (
    input  tri1 id_0,
    output tri  id_1,
    output wire id_2,
    input  wand id_3,
    output tri0 id_4,
    output tri  id_5
);
  assign id_5 = {1 ? id_0 : id_0, id_0, 1, 1'b0};
  uwire id_7 = 1;
  uwire id_8, id_9 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    input tri id_2,
    input wor id_3,
    output uwire id_4,
    input tri0 id_5,
    input tri id_6,
    output wor id_7,
    input wand id_8,
    input tri0 id_9,
    input wand id_10,
    input tri1 id_11,
    input wand id_12,
    input tri0 id_13,
    input tri0 id_14,
    input supply0 id_15,
    input tri1 id_16,
    output wor id_17,
    input supply1 id_18,
    input uwire id_19,
    input tri1 id_20
);
  assign id_7 = id_5;
  module_0(
      id_20, id_0, id_7, id_8, id_0, id_17
  );
endmodule
