0.6
2018.3
Dec  7 2018
00:33:28
C:/summer_school/SEA-master/Examples/FPGA/4.Module-Interface/Gyro-Interface/Gyro_Demo_Verilog/Gyro_Demo/Gyro_Demo.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/summer_school/SEA-master/Examples/FPGA/4.Module-Interface/Gyro-Interface/Gyro_Demo_Verilog/Gyro_Demo/Gyro_Demo.srcs/sim_1/new/test.v,1596094922,verilog,,,,test,,,../../../../Gyro_Demo.srcs/sources_1/ip/clk_wiz_1,,,,,
C:/summer_school/SEA-master/Examples/FPGA/4.Module-Interface/Gyro-Interface/Gyro_Demo_Verilog/Gyro_Demo/Gyro_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.v,1595758930,verilog,,C:/summer_school/SEA-master/Examples/FPGA/4.Module-Interface/Gyro-Interface/Gyro_Demo_Verilog/Gyro_Demo/Gyro_Demo.srcs/sources_1/new/Clk_Division.v,,clk_wiz_1,,,../../../../Gyro_Demo.srcs/sources_1/ip/clk_wiz_1,,,,,
C:/summer_school/SEA-master/Examples/FPGA/4.Module-Interface/Gyro-Interface/Gyro_Demo_Verilog/Gyro_Demo/Gyro_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v,1595758930,verilog,,C:/summer_school/SEA-master/Examples/FPGA/4.Module-Interface/Gyro-Interface/Gyro_Demo_Verilog/Gyro_Demo/Gyro_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.v,,clk_wiz_1_clk_wiz,,,../../../../Gyro_Demo.srcs/sources_1/ip/clk_wiz_1,,,,,
C:/summer_school/SEA-master/Examples/FPGA/4.Module-Interface/Gyro-Interface/Gyro_Demo_Verilog/Gyro_Demo/Gyro_Demo.srcs/sources_1/new/Clk_Division.v,1589860084,verilog,,C:/summer_school/SEA-master/Examples/FPGA/4.Module-Interface/Gyro-Interface/Gyro_Demo_Verilog/Gyro_Demo/Gyro_Demo.srcs/sources_1/new/Driver_Gyro.v,,Clk_Division,,,../../../../Gyro_Demo.srcs/sources_1/ip/clk_wiz_1,,,,,
C:/summer_school/SEA-master/Examples/FPGA/4.Module-Interface/Gyro-Interface/Gyro_Demo_Verilog/Gyro_Demo/Gyro_Demo.srcs/sources_1/new/Driver_Gyro.v,1589860084,verilog,,C:/summer_school/SEA-master/Examples/FPGA/4.Module-Interface/Gyro-Interface/Gyro_Demo_Verilog/Gyro_Demo/Gyro_Demo.srcs/sources_1/new/Driver_IIC.v,,Driver_Gyro,,,../../../../Gyro_Demo.srcs/sources_1/ip/clk_wiz_1,,,,,
C:/summer_school/SEA-master/Examples/FPGA/4.Module-Interface/Gyro-Interface/Gyro_Demo_Verilog/Gyro_Demo/Gyro_Demo.srcs/sources_1/new/Driver_IIC.v,1589860084,verilog,,C:/summer_school/SEA-master/Examples/FPGA/4.Module-Interface/Gyro-Interface/Gyro_Demo_Verilog/Gyro_Demo/Gyro_Demo.srcs/sources_1/new/Driver_UART.v,,Driver_IIC,,,../../../../Gyro_Demo.srcs/sources_1/ip/clk_wiz_1,,,,,
C:/summer_school/SEA-master/Examples/FPGA/4.Module-Interface/Gyro-Interface/Gyro_Demo_Verilog/Gyro_Demo/Gyro_Demo.srcs/sources_1/new/Driver_UART.v,1589860084,verilog,,C:/summer_school/SEA-master/Examples/FPGA/4.Module-Interface/Gyro-Interface/Gyro_Demo_Verilog/Gyro_Demo/Gyro_Demo.srcs/sources_1/new/Gyro_Demo.v,,Driver_UART;UART_Rx;UART_Tx,,,../../../../Gyro_Demo.srcs/sources_1/ip/clk_wiz_1,,,,,
C:/summer_school/SEA-master/Examples/FPGA/4.Module-Interface/Gyro-Interface/Gyro_Demo_Verilog/Gyro_Demo/Gyro_Demo.srcs/sources_1/new/Gyro_Demo.v,1595758952,verilog,,C:/summer_school/SEA-master/Examples/FPGA/4.Module-Interface/Gyro-Interface/Gyro_Demo_Verilog/Gyro_Demo/Gyro_Demo.srcs/sources_1/new/UART_Send.v,,Gyro_Demo,,,../../../../Gyro_Demo.srcs/sources_1/ip/clk_wiz_1,,,,,
C:/summer_school/SEA-master/Examples/FPGA/4.Module-Interface/Gyro-Interface/Gyro_Demo_Verilog/Gyro_Demo/Gyro_Demo.srcs/sources_1/new/UART_Send.v,1589860084,verilog,,C:/summer_school/SEA-master/Examples/FPGA/4.Module-Interface/Gyro-Interface/Gyro_Demo_Verilog/Gyro_Demo/Gyro_Demo.srcs/sim_1/new/test.v,,UART_Send,,,../../../../Gyro_Demo.srcs/sources_1/ip/clk_wiz_1,,,,,
