{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1675947103292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1675947103292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 09 09:51:43 2023 " "Processing started: Thu Feb 09 09:51:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1675947103292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1675947103292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mod_Teste -c Mod_Teste " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mod_Teste -c Mod_Teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1675947103292 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1675947103857 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "ParallelOUT.v(15) " "Verilog HDL Event Control warning at ParallelOUT.v(15): Event Control contains a complex event expression" {  } { { "ParallelOUT.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ParallelOUT.v" 15 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1675947103908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallelout.v 1 1 " "Found 1 design units, including 1 entities, in source file parallelout.v" { { "Info" "ISGN_ENTITY_NAME" "1 ParallelOUT " "Found entity 1: ParallelOUT" {  } { { "ParallelOUT.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ParallelOUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675947103908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675947103908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallelin.v 1 1 " "Found 1 design units, including 1 entities, in source file parallelin.v" { { "Info" "ISGN_ENTITY_NAME" "1 ParallelIN " "Found entity 1: ParallelIN" {  } { { "ParallelIN.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ParallelIN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675947103917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675947103917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_teste.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_Teste " "Found entity 1: Mod_Teste" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675947103917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675947103917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_test2.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_test2.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "LCD_TEST2.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/LCD_TEST2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675947103917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675947103917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675947103917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675947103917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675947103917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675947103917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675947103917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675947103917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675947103933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675947103933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/alunos/Downloads/sprint 8/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675947103933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675947103933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_constant0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Found entity 1: lpm_constant0" {  } { { "lpm_constant0.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/lpm_constant0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675947103933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675947103933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant1.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_constant1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant1 " "Found entity 1: lpm_constant1" {  } { { "lpm_constant1.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/lpm_constant1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675947103933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675947103933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant2.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_constant2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant2 " "Found entity 1: lpm_constant2" {  } { { "lpm_constant2.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/lpm_constant2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675947103933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675947103933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675947103933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675947103933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decode7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode7seg " "Found entity 1: decode7seg" {  } { { "decode7seg.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/decode7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675947103948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675947103948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock1s.v 1 1 " "Found 1 design units, including 1 entities, in source file clock1s.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock1s " "Found entity 1: clock1s" {  } { { "clock1s.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/clock1s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675947103948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675947103948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_m10.v 1 1 " "Found 1 design units, including 1 entities, in source file cont_m10.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cont_M10 " "Found entity 1: Cont_M10" {  } { { "Cont_M10.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Cont_M10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675947103948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675947103948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "desafio2.v 1 1 " "Found 1 design units, including 1 entities, in source file desafio2.v" { { "Info" "ISGN_ENTITY_NAME" "1 desafio2 " "Found entity 1: desafio2" {  } { { "desafio2.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/desafio2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675947103948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675947103948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675947103948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675947103948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/InstructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675947103948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675947103948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramdatamem.v 1 1 " "Found 1 design units, including 1 entities, in source file ramdatamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 RamDataMem " "Found entity 1: RamDataMem" {  } { { "RamDataMem.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RamDataMem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675947103964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675947103964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rominstmem.v 1 1 " "Found 1 design units, including 1 entities, in source file rominstmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 RomInstMem " "Found entity 1: RomInstMem" {  } { { "RomInstMem.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RomInstMem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675947103964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675947103964 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mod_Teste " "Elaborating entity \"Mod_Teste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1675947104042 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Mod_Teste.v(66) " "Verilog HDL assignment warning at Mod_Teste.v(66): truncated value with size 32 to match size of target (16)" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1675947104042 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Mod_Teste.v(71) " "Verilog HDL assignment warning at Mod_Teste.v(71): truncated value with size 16 to match size of target (8)" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1675947104042 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 Mod_Teste.v(9) " "Output port \"HEX2\" at Mod_Teste.v(9) has no driver" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1675947104042 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 Mod_Teste.v(9) " "Output port \"HEX3\" at Mod_Teste.v(9) has no driver" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1675947104042 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 Mod_Teste.v(9) " "Output port \"HEX4\" at Mod_Teste.v(9) has no driver" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1675947104042 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 Mod_Teste.v(9) " "Output port \"HEX5\" at Mod_Teste.v(9) has no driver" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1675947104042 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 Mod_Teste.v(9) " "Output port \"HEX6\" at Mod_Teste.v(9) has no driver" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1675947104042 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 Mod_Teste.v(9) " "Output port \"HEX7\" at Mod_Teste.v(9) has no driver" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1675947104042 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG Mod_Teste.v(10) " "Output port \"LEDG\" at Mod_Teste.v(10) has no driver" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1675947104042 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[16..10\] Mod_Teste.v(11) " "Output port \"LEDR\[16..10\]\" at Mod_Teste.v(11) has no driver" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1675947104042 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[3..0\] Mod_Teste.v(11) " "Output port \"LEDR\[3..0\]\" at Mod_Teste.v(11) has no driver" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1675947104042 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD Mod_Teste.v(13) " "Output port \"UART_TXD\" at Mod_Teste.v(13) has no driver" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1675947104042 "|Mod_Teste"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_TEST LCD_TEST:MyLCD " "Elaborating entity \"LCD_TEST\" for hierarchy \"LCD_TEST:MyLCD\"" {  } { { "Mod_Teste.v" "MyLCD" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675947104042 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_TEST2.v(60) " "Verilog HDL assignment warning at LCD_TEST2.v(60): truncated value with size 32 to match size of target (18)" {  } { { "LCD_TEST2.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/LCD_TEST2.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1675947104042 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST2.v(69) " "Verilog HDL assignment warning at LCD_TEST2.v(69): truncated value with size 32 to match size of target (6)" {  } { { "LCD_TEST2.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/LCD_TEST2.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1675947104042 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST2.v(71) " "Verilog HDL assignment warning at LCD_TEST2.v(71): truncated value with size 32 to match size of target (6)" {  } { { "LCD_TEST2.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/LCD_TEST2.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1675947104058 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_TEST:MyLCD\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_TEST:MyLCD\|LCD_Controller:u0\"" {  } { { "LCD_TEST2.v" "u0" { Text "C:/Users/alunos/Downloads/sprint 8/LCD_TEST2.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675947104058 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(66) " "Verilog HDL assignment warning at LCD_Controller.v(66): truncated value with size 32 to match size of target (5)" {  } { { "LCD_Controller.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/LCD_Controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1675947104058 "|Mod_Teste|LCD_TEST:MyLCD|LCD_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:c1 " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:c1\"" {  } { { "Mod_Teste.v" "c1" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675947104058 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegDst ControlUnit.v(9) " "Verilog HDL Always Construct warning at ControlUnit.v(9): inferring latch(es) for variable \"RegDst\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ControlUnit.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1675947104058 "|Mod_Teste|ControlUnit:c1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ULASrc ControlUnit.v(9) " "Verilog HDL Always Construct warning at ControlUnit.v(9): inferring latch(es) for variable \"ULASrc\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ControlUnit.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1675947104058 "|Mod_Teste|ControlUnit:c1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ULAControl ControlUnit.v(9) " "Verilog HDL Always Construct warning at ControlUnit.v(9): inferring latch(es) for variable \"ULAControl\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ControlUnit.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1675947104058 "|Mod_Teste|ControlUnit:c1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch ControlUnit.v(9) " "Verilog HDL Always Construct warning at ControlUnit.v(9): inferring latch(es) for variable \"Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ControlUnit.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1675947104058 "|Mod_Teste|ControlUnit:c1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoReg ControlUnit.v(9) " "Verilog HDL Always Construct warning at ControlUnit.v(9): inferring latch(es) for variable \"MemtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ControlUnit.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1675947104058 "|Mod_Teste|ControlUnit:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg ControlUnit.v(9) " "Inferred latch for \"MemtoReg\" at ControlUnit.v(9)" {  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ControlUnit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675947104058 "|Mod_Teste|ControlUnit:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch ControlUnit.v(9) " "Inferred latch for \"Branch\" at ControlUnit.v(9)" {  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ControlUnit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675947104058 "|Mod_Teste|ControlUnit:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAControl\[0\] ControlUnit.v(9) " "Inferred latch for \"ULAControl\[0\]\" at ControlUnit.v(9)" {  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ControlUnit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675947104058 "|Mod_Teste|ControlUnit:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAControl\[1\] ControlUnit.v(9) " "Inferred latch for \"ULAControl\[1\]\" at ControlUnit.v(9)" {  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ControlUnit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675947104058 "|Mod_Teste|ControlUnit:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAControl\[2\] ControlUnit.v(9) " "Inferred latch for \"ULAControl\[2\]\" at ControlUnit.v(9)" {  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ControlUnit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675947104058 "|Mod_Teste|ControlUnit:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULASrc ControlUnit.v(9) " "Inferred latch for \"ULASrc\" at ControlUnit.v(9)" {  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ControlUnit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675947104058 "|Mod_Teste|ControlUnit:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst ControlUnit.v(9) " "Inferred latch for \"RegDst\" at ControlUnit.v(9)" {  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ControlUnit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675947104058 "|Mod_Teste|ControlUnit:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:r1 " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:r1\"" {  } { { "Mod_Teste.v" "r1" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675947104058 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r0 RegisterFile.v(31) " "Verilog HDL Always Construct warning at RegisterFile.v(31): variable \"r0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675947104058 "|Mod_Teste|RegisterFile:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r1 RegisterFile.v(32) " "Verilog HDL Always Construct warning at RegisterFile.v(32): variable \"r1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675947104058 "|Mod_Teste|RegisterFile:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r2 RegisterFile.v(33) " "Verilog HDL Always Construct warning at RegisterFile.v(33): variable \"r2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675947104058 "|Mod_Teste|RegisterFile:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r3 RegisterFile.v(34) " "Verilog HDL Always Construct warning at RegisterFile.v(34): variable \"r3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675947104058 "|Mod_Teste|RegisterFile:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r4 RegisterFile.v(35) " "Verilog HDL Always Construct warning at RegisterFile.v(35): variable \"r4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675947104058 "|Mod_Teste|RegisterFile:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r5 RegisterFile.v(36) " "Verilog HDL Always Construct warning at RegisterFile.v(36): variable \"r5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675947104058 "|Mod_Teste|RegisterFile:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r6 RegisterFile.v(37) " "Verilog HDL Always Construct warning at RegisterFile.v(37): variable \"r6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675947104058 "|Mod_Teste|RegisterFile:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r7 RegisterFile.v(38) " "Verilog HDL Always Construct warning at RegisterFile.v(38): variable \"r7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675947104058 "|Mod_Teste|RegisterFile:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r0 RegisterFile.v(42) " "Verilog HDL Always Construct warning at RegisterFile.v(42): variable \"r0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675947104058 "|Mod_Teste|RegisterFile:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r1 RegisterFile.v(43) " "Verilog HDL Always Construct warning at RegisterFile.v(43): variable \"r1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675947104058 "|Mod_Teste|RegisterFile:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r2 RegisterFile.v(44) " "Verilog HDL Always Construct warning at RegisterFile.v(44): variable \"r2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675947104058 "|Mod_Teste|RegisterFile:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r3 RegisterFile.v(45) " "Verilog HDL Always Construct warning at RegisterFile.v(45): variable \"r3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675947104058 "|Mod_Teste|RegisterFile:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r4 RegisterFile.v(46) " "Verilog HDL Always Construct warning at RegisterFile.v(46): variable \"r4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675947104058 "|Mod_Teste|RegisterFile:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r5 RegisterFile.v(47) " "Verilog HDL Always Construct warning at RegisterFile.v(47): variable \"r5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675947104058 "|Mod_Teste|RegisterFile:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r6 RegisterFile.v(48) " "Verilog HDL Always Construct warning at RegisterFile.v(48): variable \"r6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675947104058 "|Mod_Teste|RegisterFile:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r7 RegisterFile.v(49) " "Verilog HDL Always Construct warning at RegisterFile.v(49): variable \"r7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675947104058 "|Mod_Teste|RegisterFile:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r0 RegisterFile.v(51) " "Verilog HDL Always Construct warning at RegisterFile.v(51): variable \"r0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675947104058 "|Mod_Teste|RegisterFile:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r1 RegisterFile.v(52) " "Verilog HDL Always Construct warning at RegisterFile.v(52): variable \"r1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675947104058 "|Mod_Teste|RegisterFile:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r2 RegisterFile.v(53) " "Verilog HDL Always Construct warning at RegisterFile.v(53): variable \"r2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675947104058 "|Mod_Teste|RegisterFile:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r3 RegisterFile.v(54) " "Verilog HDL Always Construct warning at RegisterFile.v(54): variable \"r3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675947104058 "|Mod_Teste|RegisterFile:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r4 RegisterFile.v(55) " "Verilog HDL Always Construct warning at RegisterFile.v(55): variable \"r4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675947104058 "|Mod_Teste|RegisterFile:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r5 RegisterFile.v(56) " "Verilog HDL Always Construct warning at RegisterFile.v(56): variable \"r5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675947104058 "|Mod_Teste|RegisterFile:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r6 RegisterFile.v(57) " "Verilog HDL Always Construct warning at RegisterFile.v(57): variable \"r6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675947104058 "|Mod_Teste|RegisterFile:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r7 RegisterFile.v(58) " "Verilog HDL Always Construct warning at RegisterFile.v(58): variable \"r7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675947104058 "|Mod_Teste|RegisterFile:r1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc1 " "Elaborating entity \"PC\" for hierarchy \"PC:pc1\"" {  } { { "Mod_Teste.v" "pc1" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675947104058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ula1 " "Elaborating entity \"ULA\" for hierarchy \"ULA:ula1\"" {  } { { "Mod_Teste.v" "ula1" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675947104073 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ULA.v(16) " "Verilog HDL assignment warning at ULA.v(16): truncated value with size 32 to match size of target (16)" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ULA.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1675947104073 "|Mod_Teste|ULA:ula1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ULA.v(11) " "Verilog HDL Case Statement warning at ULA.v(11): incomplete case statement has no default case item" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ULA.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1675947104073 "|Mod_Teste|ULA:ula1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ULAResult ULA.v(11) " "Verilog HDL Always Construct warning at ULA.v(11): inferring latch(es) for variable \"ULAResult\", which holds its previous value in one or more paths through the always construct" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ULA.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1675947104073 "|Mod_Teste|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAResult\[0\] ULA.v(22) " "Inferred latch for \"ULAResult\[0\]\" at ULA.v(22)" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ULA.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675947104073 "|Mod_Teste|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAResult\[1\] ULA.v(22) " "Inferred latch for \"ULAResult\[1\]\" at ULA.v(22)" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ULA.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675947104073 "|Mod_Teste|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAResult\[2\] ULA.v(22) " "Inferred latch for \"ULAResult\[2\]\" at ULA.v(22)" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ULA.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675947104073 "|Mod_Teste|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAResult\[3\] ULA.v(22) " "Inferred latch for \"ULAResult\[3\]\" at ULA.v(22)" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ULA.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675947104073 "|Mod_Teste|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAResult\[4\] ULA.v(22) " "Inferred latch for \"ULAResult\[4\]\" at ULA.v(22)" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ULA.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675947104073 "|Mod_Teste|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAResult\[5\] ULA.v(22) " "Inferred latch for \"ULAResult\[5\]\" at ULA.v(22)" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ULA.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675947104073 "|Mod_Teste|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAResult\[6\] ULA.v(22) " "Inferred latch for \"ULAResult\[6\]\" at ULA.v(22)" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ULA.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675947104073 "|Mod_Teste|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAResult\[7\] ULA.v(22) " "Inferred latch for \"ULAResult\[7\]\" at ULA.v(22)" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ULA.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675947104073 "|Mod_Teste|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAResult\[8\] ULA.v(22) " "Inferred latch for \"ULAResult\[8\]\" at ULA.v(22)" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ULA.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675947104073 "|Mod_Teste|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAResult\[9\] ULA.v(22) " "Inferred latch for \"ULAResult\[9\]\" at ULA.v(22)" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ULA.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675947104073 "|Mod_Teste|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAResult\[10\] ULA.v(22) " "Inferred latch for \"ULAResult\[10\]\" at ULA.v(22)" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ULA.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675947104073 "|Mod_Teste|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAResult\[11\] ULA.v(22) " "Inferred latch for \"ULAResult\[11\]\" at ULA.v(22)" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ULA.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675947104073 "|Mod_Teste|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAResult\[12\] ULA.v(22) " "Inferred latch for \"ULAResult\[12\]\" at ULA.v(22)" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ULA.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675947104073 "|Mod_Teste|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAResult\[13\] ULA.v(22) " "Inferred latch for \"ULAResult\[13\]\" at ULA.v(22)" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ULA.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675947104073 "|Mod_Teste|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAResult\[14\] ULA.v(22) " "Inferred latch for \"ULAResult\[14\]\" at ULA.v(22)" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ULA.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675947104073 "|Mod_Teste|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAResult\[15\] ULA.v(22) " "Inferred latch for \"ULAResult\[15\]\" at ULA.v(22)" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ULA.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675947104073 "|Mod_Teste|ULA:ula1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:MuxULASrc " "Elaborating entity \"mux2\" for hierarchy \"mux2:MuxULASrc\"" {  } { { "Mod_Teste.v" "MuxULASrc" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675947104073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RomInstMem RomInstMem:InstMem " "Elaborating entity \"RomInstMem\" for hierarchy \"RomInstMem:InstMem\"" {  } { { "Mod_Teste.v" "InstMem" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675947104089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RomInstMem:InstMem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RomInstMem:InstMem\|altsyncram:altsyncram_component\"" {  } { { "RomInstMem.v" "altsyncram_component" { Text "C:/Users/alunos/Downloads/sprint 8/RomInstMem.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675947104136 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RomInstMem:InstMem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RomInstMem:InstMem\|altsyncram:altsyncram_component\"" {  } { { "RomInstMem.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RomInstMem.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675947104136 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RomInstMem:InstMem\|altsyncram:altsyncram_component " "Instantiated megafunction \"RomInstMem:InstMem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675947104136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675947104136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RomInstMem_init.mif " "Parameter \"init_file\" = \"RomInstMem_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675947104136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675947104136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675947104136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675947104136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675947104136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675947104136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675947104136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675947104136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675947104136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675947104136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675947104136 ""}  } { { "RomInstMem.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RomInstMem.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1675947104136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mq81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mq81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mq81 " "Found entity 1: altsyncram_mq81" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Downloads/sprint 8/db/altsyncram_mq81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675947104199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675947104199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mq81 RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated " "Elaborating entity \"altsyncram_mq81\" for hierarchy \"RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675947104199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RamDataMem RamDataMem:DataMem " "Elaborating entity \"RamDataMem\" for hierarchy \"RamDataMem:DataMem\"" {  } { { "Mod_Teste.v" "DataMem" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675947104199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RamDataMem:DataMem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RamDataMem:DataMem\|altsyncram:altsyncram_component\"" {  } { { "RamDataMem.v" "altsyncram_component" { Text "C:/Users/alunos/Downloads/sprint 8/RamDataMem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675947104214 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RamDataMem:DataMem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RamDataMem:DataMem\|altsyncram:altsyncram_component\"" {  } { { "RamDataMem.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RamDataMem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675947104214 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RamDataMem:DataMem\|altsyncram:altsyncram_component " "Instantiated megafunction \"RamDataMem:DataMem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675947104214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675947104214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675947104214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675947104214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675947104214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675947104214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675947104214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675947104214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675947104214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675947104214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675947104214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675947104214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675947104214 ""}  } { { "RamDataMem.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RamDataMem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1675947104214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l1b1 " "Found entity 1: altsyncram_l1b1" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/alunos/Downloads/sprint 8/db/altsyncram_l1b1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675947104292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675947104292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l1b1 RamDataMem:DataMem\|altsyncram:altsyncram_component\|altsyncram_l1b1:auto_generated " "Elaborating entity \"altsyncram_l1b1\" for hierarchy \"RamDataMem:DataMem\|altsyncram:altsyncram_component\|altsyncram_l1b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675947104292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4oa " "Found entity 1: decode_4oa" {  } { { "db/decode_4oa.tdf" "" { Text "C:/Users/alunos/Downloads/sprint 8/db/decode_4oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675947104339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675947104339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_4oa RamDataMem:DataMem\|altsyncram:altsyncram_component\|altsyncram_l1b1:auto_generated\|decode_4oa:decode3 " "Elaborating entity \"decode_4oa\" for hierarchy \"RamDataMem:DataMem\|altsyncram:altsyncram_component\|altsyncram_l1b1:auto_generated\|decode_4oa:decode3\"" {  } { { "db/altsyncram_l1b1.tdf" "decode3" { Text "C:/Users/alunos/Downloads/sprint 8/db/altsyncram_l1b1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675947104355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_4oa RamDataMem:DataMem\|altsyncram:altsyncram_component\|altsyncram_l1b1:auto_generated\|decode_4oa:deep_decode " "Elaborating entity \"decode_4oa\" for hierarchy \"RamDataMem:DataMem\|altsyncram:altsyncram_component\|altsyncram_l1b1:auto_generated\|decode_4oa:deep_decode\"" {  } { { "db/altsyncram_l1b1.tdf" "deep_decode" { Text "C:/Users/alunos/Downloads/sprint 8/db/altsyncram_l1b1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675947104355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3kb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3kb " "Found entity 1: mux_3kb" {  } { { "db/mux_3kb.tdf" "" { Text "C:/Users/alunos/Downloads/sprint 8/db/mux_3kb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675947104402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675947104402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3kb RamDataMem:DataMem\|altsyncram:altsyncram_component\|altsyncram_l1b1:auto_generated\|mux_3kb:mux2 " "Elaborating entity \"mux_3kb\" for hierarchy \"RamDataMem:DataMem\|altsyncram:altsyncram_component\|altsyncram_l1b1:auto_generated\|mux_3kb:mux2\"" {  } { { "db/altsyncram_l1b1.tdf" "mux2" { Text "C:/Users/alunos/Downloads/sprint 8/db/altsyncram_l1b1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675947104417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParallelOUT ParallelOUT:saida " "Elaborating entity \"ParallelOUT\" for hierarchy \"ParallelOUT:saida\"" {  } { { "Mod_Teste.v" "saida" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675947104417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParallelIN ParallelIN:entrada " "Elaborating entity \"ParallelIN\" for hierarchy \"ParallelIN:entrada\"" {  } { { "Mod_Teste.v" "entrada" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675947104417 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[19\] " "Synthesized away node \"RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Downloads/sprint 8/db/altsyncram_mq81.tdf" 414 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RomInstMem.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RomInstMem.v" 81 0 0 } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675947104527 "|Mod_Teste|RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[20\] " "Synthesized away node \"RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Downloads/sprint 8/db/altsyncram_mq81.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RomInstMem.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RomInstMem.v" 81 0 0 } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675947104527 "|Mod_Teste|RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[24\] " "Synthesized away node \"RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Downloads/sprint 8/db/altsyncram_mq81.tdf" 514 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RomInstMem.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RomInstMem.v" 81 0 0 } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675947104527 "|Mod_Teste|RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[25\] " "Synthesized away node \"RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Downloads/sprint 8/db/altsyncram_mq81.tdf" 534 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RomInstMem.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RomInstMem.v" 81 0 0 } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675947104527 "|Mod_Teste|RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a25"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1675947104527 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1675947104527 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:ula1\|ULAResult\[0\] " "LATCH primitive \"ULA:ula1\|ULAResult\[0\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ULA.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1675947104652 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ULA:ula1\|ULAResult\[0\]~synth " "Found clock multiplexer ULA:ula1\|ULAResult\[0\]~synth" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ULA.v" 22 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|ULA:ula1|ULAResult[0]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux2:MuxULASrc\|saida\[0\]~synth " "Found clock multiplexer mux2:MuxULASrc\|saida\[0\]~synth" {  } { { "mux2.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/mux2.v" 5 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|mux2:MuxULASrc|saida[0]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:r1\|Mux26~synth " "Found clock multiplexer RegisterFile:r1\|Mux26~synth" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 41 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|RegisterFile:r1|Mux26"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:r1\|Mux26~synth " "Found clock multiplexer RegisterFile:r1\|Mux26~synth" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 41 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|RegisterFile:r1|Mux26"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:r1\|Mux31~synth " "Found clock multiplexer RegisterFile:r1\|Mux31~synth" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 41 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|RegisterFile:r1|Mux31"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux2:MuxULASrc\|saida\[1\]~synth " "Found clock multiplexer mux2:MuxULASrc\|saida\[1\]~synth" {  } { { "mux2.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/mux2.v" 5 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|mux2:MuxULASrc|saida[1]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:r1\|Mux30~synth " "Found clock multiplexer RegisterFile:r1\|Mux30~synth" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 41 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|RegisterFile:r1|Mux30"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux2:MuxULASrc\|saida\[2\]~synth " "Found clock multiplexer mux2:MuxULASrc\|saida\[2\]~synth" {  } { { "mux2.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/mux2.v" 5 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|mux2:MuxULASrc|saida[2]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:r1\|Mux29~synth " "Found clock multiplexer RegisterFile:r1\|Mux29~synth" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 41 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|RegisterFile:r1|Mux29"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux2:MuxULASrc\|saida\[3\]~synth " "Found clock multiplexer mux2:MuxULASrc\|saida\[3\]~synth" {  } { { "mux2.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/mux2.v" 5 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|mux2:MuxULASrc|saida[3]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:r1\|Mux28~synth " "Found clock multiplexer RegisterFile:r1\|Mux28~synth" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 41 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|RegisterFile:r1|Mux28"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux2:MuxULASrc\|saida\[4\]~synth " "Found clock multiplexer mux2:MuxULASrc\|saida\[4\]~synth" {  } { { "mux2.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/mux2.v" 5 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|mux2:MuxULASrc|saida[4]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:r1\|Mux27~synth " "Found clock multiplexer RegisterFile:r1\|Mux27~synth" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 41 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|RegisterFile:r1|Mux27"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux2:MuxULASrc\|saida\[5\]~synth " "Found clock multiplexer mux2:MuxULASrc\|saida\[5\]~synth" {  } { { "mux2.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/mux2.v" 5 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|mux2:MuxULASrc|saida[5]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:r1\|Mux26~synth " "Found clock multiplexer RegisterFile:r1\|Mux26~synth" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 41 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|RegisterFile:r1|Mux26"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux2:MuxULASrc\|saida\[6\]~synth " "Found clock multiplexer mux2:MuxULASrc\|saida\[6\]~synth" {  } { { "mux2.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/mux2.v" 5 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|mux2:MuxULASrc|saida[6]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:r1\|Mux25~synth " "Found clock multiplexer RegisterFile:r1\|Mux25~synth" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 41 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|RegisterFile:r1|Mux25"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux2:MuxULASrc\|saida\[7\]~synth " "Found clock multiplexer mux2:MuxULASrc\|saida\[7\]~synth" {  } { { "mux2.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/mux2.v" 5 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|mux2:MuxULASrc|saida[7]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:r1\|Mux24~synth " "Found clock multiplexer RegisterFile:r1\|Mux24~synth" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 41 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|RegisterFile:r1|Mux24"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux2:MuxULASrc\|saida\[8\]~synth " "Found clock multiplexer mux2:MuxULASrc\|saida\[8\]~synth" {  } { { "mux2.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/mux2.v" 5 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|mux2:MuxULASrc|saida[8]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:r1\|Mux23~synth " "Found clock multiplexer RegisterFile:r1\|Mux23~synth" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 41 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|RegisterFile:r1|Mux23"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux2:MuxULASrc\|saida\[9\]~synth " "Found clock multiplexer mux2:MuxULASrc\|saida\[9\]~synth" {  } { { "mux2.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/mux2.v" 5 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|mux2:MuxULASrc|saida[9]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:r1\|Mux22~synth " "Found clock multiplexer RegisterFile:r1\|Mux22~synth" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 41 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|RegisterFile:r1|Mux22"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux2:MuxULASrc\|saida\[10\]~synth " "Found clock multiplexer mux2:MuxULASrc\|saida\[10\]~synth" {  } { { "mux2.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/mux2.v" 5 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|mux2:MuxULASrc|saida[10]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:r1\|Mux21~synth " "Found clock multiplexer RegisterFile:r1\|Mux21~synth" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 41 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|RegisterFile:r1|Mux21"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux2:MuxULASrc\|saida\[11\]~synth " "Found clock multiplexer mux2:MuxULASrc\|saida\[11\]~synth" {  } { { "mux2.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/mux2.v" 5 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|mux2:MuxULASrc|saida[11]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:r1\|Mux20~synth " "Found clock multiplexer RegisterFile:r1\|Mux20~synth" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 41 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|RegisterFile:r1|Mux20"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux2:MuxULASrc\|saida\[12\]~synth " "Found clock multiplexer mux2:MuxULASrc\|saida\[12\]~synth" {  } { { "mux2.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/mux2.v" 5 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|mux2:MuxULASrc|saida[12]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:r1\|Mux19~synth " "Found clock multiplexer RegisterFile:r1\|Mux19~synth" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 41 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|RegisterFile:r1|Mux19"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux2:MuxULASrc\|saida\[13\]~synth " "Found clock multiplexer mux2:MuxULASrc\|saida\[13\]~synth" {  } { { "mux2.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/mux2.v" 5 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|mux2:MuxULASrc|saida[13]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:r1\|Mux18~synth " "Found clock multiplexer RegisterFile:r1\|Mux18~synth" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 41 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|RegisterFile:r1|Mux18"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux2:MuxULASrc\|saida\[14\]~synth " "Found clock multiplexer mux2:MuxULASrc\|saida\[14\]~synth" {  } { { "mux2.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/mux2.v" 5 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|mux2:MuxULASrc|saida[14]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:r1\|Mux17~synth " "Found clock multiplexer RegisterFile:r1\|Mux17~synth" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 41 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|RegisterFile:r1|Mux17"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux2:MuxULASrc\|saida\[15\]~synth " "Found clock multiplexer mux2:MuxULASrc\|saida\[15\]~synth" {  } { { "mux2.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/mux2.v" 5 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|mux2:MuxULASrc|saida[15]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:r1\|Mux16~synth " "Found clock multiplexer RegisterFile:r1\|Mux16~synth" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 41 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|RegisterFile:r1|Mux16"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:r1\|Mux11~synth " "Found clock multiplexer RegisterFile:r1\|Mux11~synth" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 30 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|RegisterFile:r1|Mux11"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:r1\|Mux11~synth " "Found clock multiplexer RegisterFile:r1\|Mux11~synth" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 30 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|RegisterFile:r1|Mux11"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:r1\|Mux15~synth " "Found clock multiplexer RegisterFile:r1\|Mux15~synth" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 30 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|RegisterFile:r1|Mux15"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:r1\|Mux14~synth " "Found clock multiplexer RegisterFile:r1\|Mux14~synth" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 30 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|RegisterFile:r1|Mux14"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:r1\|Mux13~synth " "Found clock multiplexer RegisterFile:r1\|Mux13~synth" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 30 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|RegisterFile:r1|Mux13"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:r1\|Mux12~synth " "Found clock multiplexer RegisterFile:r1\|Mux12~synth" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 30 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|RegisterFile:r1|Mux12"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:r1\|Mux11~synth " "Found clock multiplexer RegisterFile:r1\|Mux11~synth" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 30 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|RegisterFile:r1|Mux11"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:r1\|Mux10~synth " "Found clock multiplexer RegisterFile:r1\|Mux10~synth" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 30 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|RegisterFile:r1|Mux10"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:r1\|Mux9~synth " "Found clock multiplexer RegisterFile:r1\|Mux9~synth" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 30 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|RegisterFile:r1|Mux9"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:r1\|Mux8~synth " "Found clock multiplexer RegisterFile:r1\|Mux8~synth" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 30 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|RegisterFile:r1|Mux8"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:r1\|Mux7~synth " "Found clock multiplexer RegisterFile:r1\|Mux7~synth" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 30 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|RegisterFile:r1|Mux7"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:r1\|Mux6~synth " "Found clock multiplexer RegisterFile:r1\|Mux6~synth" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 30 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|RegisterFile:r1|Mux6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:r1\|Mux5~synth " "Found clock multiplexer RegisterFile:r1\|Mux5~synth" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 30 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|RegisterFile:r1|Mux5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:r1\|Mux4~synth " "Found clock multiplexer RegisterFile:r1\|Mux4~synth" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 30 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|RegisterFile:r1|Mux4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:r1\|Mux3~synth " "Found clock multiplexer RegisterFile:r1\|Mux3~synth" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 30 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|RegisterFile:r1|Mux3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:r1\|Mux2~synth " "Found clock multiplexer RegisterFile:r1\|Mux2~synth" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 30 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|RegisterFile:r1|Mux2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:r1\|Mux1~synth " "Found clock multiplexer RegisterFile:r1\|Mux1~synth" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 30 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|RegisterFile:r1|Mux1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:r1\|Mux0~synth " "Found clock multiplexer RegisterFile:r1\|Mux0~synth" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/RegisterFile.v" 30 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|RegisterFile:r1|Mux0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ULA:ula1\|Mux0 " "Found clock multiplexer ULA:ula1\|Mux0" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ULA.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|ULA:ula1|Mux0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ULA:ula1\|ShiftRight0~synth " "Found clock multiplexer ULA:ula1\|ShiftRight0~synth" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ULA.v" 18 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|ULA:ula1|ShiftRight0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ULA:ula1\|ShiftRight0~synth " "Found clock multiplexer ULA:ula1\|ShiftRight0~synth" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ULA.v" 18 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|ULA:ula1|ShiftRight0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ULA:ula1\|ShiftRight0~synth " "Found clock multiplexer ULA:ula1\|ShiftRight0~synth" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ULA.v" 18 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|ULA:ula1|ShiftRight0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ULA:ula1\|ShiftRight0~synth " "Found clock multiplexer ULA:ula1\|ShiftRight0~synth" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ULA.v" 18 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|ULA:ula1|ShiftRight0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ULA:ula1\|ShiftRight0~synth " "Found clock multiplexer ULA:ula1\|ShiftRight0~synth" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ULA.v" 18 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|ULA:ula1|ShiftRight0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ULA:ula1\|ShiftRight0~synth " "Found clock multiplexer ULA:ula1\|ShiftRight0~synth" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ULA.v" 18 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|ULA:ula1|ShiftRight0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ULA:ula1\|ShiftRight0~synth " "Found clock multiplexer ULA:ula1\|ShiftRight0~synth" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ULA.v" 18 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|ULA:ula1|ShiftRight0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ULA:ula1\|ShiftRight0~synth " "Found clock multiplexer ULA:ula1\|ShiftRight0~synth" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ULA.v" 18 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|ULA:ula1|ShiftRight0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ULA:ula1\|ShiftRight0~synth " "Found clock multiplexer ULA:ula1\|ShiftRight0~synth" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ULA.v" 18 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|ULA:ula1|ShiftRight0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ULA:ula1\|ShiftRight0~synth " "Found clock multiplexer ULA:ula1\|ShiftRight0~synth" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ULA.v" 18 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|ULA:ula1|ShiftRight0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ULA:ula1\|ShiftRight0~synth " "Found clock multiplexer ULA:ula1\|ShiftRight0~synth" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ULA.v" 18 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|ULA:ula1|ShiftRight0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ULA:ula1\|ShiftRight0~synth " "Found clock multiplexer ULA:ula1\|ShiftRight0~synth" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ULA.v" 18 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|ULA:ula1|ShiftRight0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ULA:ula1\|ShiftRight0~synth " "Found clock multiplexer ULA:ula1\|ShiftRight0~synth" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ULA.v" 18 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|ULA:ula1|ShiftRight0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ULA:ula1\|ShiftRight0~synth " "Found clock multiplexer ULA:ula1\|ShiftRight0~synth" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ULA.v" 18 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|ULA:ula1|ShiftRight0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ULA:ula1\|ShiftRight0~synth " "Found clock multiplexer ULA:ula1\|ShiftRight0~synth" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ULA.v" 18 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1675947105027 "|Mod_Teste|ULA:ula1|ShiftRight0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1675947105027 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1675947105355 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1675947105371 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1675947105371 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1675947105371 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1675947105371 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1675947105371 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1675947105371 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1675947105371 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1675947105371 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1675947105371 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:c1\|ULAControl\[0\] " "Latch ControlUnit:c1\|ULAControl\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[26\]" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Downloads/sprint 8/db/altsyncram_mq81.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675947105386 ""}  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ControlUnit.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675947105386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:c1\|ULAControl\[1\] " "Latch ControlUnit:c1\|ULAControl\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[26\]" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Downloads/sprint 8/db/altsyncram_mq81.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675947105386 ""}  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ControlUnit.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675947105386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:c1\|ULAControl\[2\] " "Latch ControlUnit:c1\|ULAControl\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[26\]" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Downloads/sprint 8/db/altsyncram_mq81.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675947105386 ""}  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ControlUnit.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675947105386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:c1\|ULASrc " "Latch ControlUnit:c1\|ULASrc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[28\] " "Ports D and ENA on the latch are fed by the same signal RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[28\]" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Downloads/sprint 8/db/altsyncram_mq81.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675947105386 ""}  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ControlUnit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675947105386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:c1\|RegDst " "Latch ControlUnit:c1\|RegDst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[26\]" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Downloads/sprint 8/db/altsyncram_mq81.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675947105386 ""}  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ControlUnit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675947105386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:c1\|MemtoReg " "Latch ControlUnit:c1\|MemtoReg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[26\]" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Downloads/sprint 8/db/altsyncram_mq81.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675947105386 ""}  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ControlUnit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675947105386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:c1\|Branch " "Latch ControlUnit:c1\|Branch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[26\]" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Downloads/sprint 8/db/altsyncram_mq81.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675947105386 ""}  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ControlUnit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675947105386 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[0\]~synth " "Node \"LCD_DATA\[0\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675947105730 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[1\]~synth " "Node \"LCD_DATA\[1\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675947105730 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[2\]~synth " "Node \"LCD_DATA\[2\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675947105730 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Node \"LCD_DATA\[3\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675947105730 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Node \"LCD_DATA\[4\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675947105730 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Node \"LCD_DATA\[5\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675947105730 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[6\]~synth " "Node \"LCD_DATA\[6\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675947105730 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[7\]~synth " "Node \"LCD_DATA\[7\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675947105730 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1675947105730 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675947105730 "|Mod_Teste|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1675947105730 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1675947106496 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1675947106809 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675947106809 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "No output dependent on input pin \"CLOCK_27\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675947106918 "|Mod_Teste|CLOCK_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675947106918 "|Mod_Teste|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675947106918 "|Mod_Teste|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675947106918 "|Mod_Teste|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675947106918 "|Mod_Teste|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675947106918 "|Mod_Teste|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675947106918 "|Mod_Teste|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675947106918 "|Mod_Teste|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675947106918 "|Mod_Teste|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675947106918 "|Mod_Teste|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675947106918 "|Mod_Teste|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675947106918 "|Mod_Teste|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675947106918 "|Mod_Teste|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675947106918 "|Mod_Teste|UART_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1675947106918 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1309 " "Implemented 1309 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1675947106918 ""} { "Info" "ICUT_CUT_TM_OPINS" "89 " "Implemented 89 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1675947106918 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "80 " "Implemented 80 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1675947106918 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1023 " "Implemented 1023 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1675947106918 ""} { "Info" "ICUT_CUT_TM_RAMS" "92 " "Implemented 92 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1675947106918 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1675947106918 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 242 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 242 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4624 " "Peak virtual memory: 4624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1675947106965 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 09 09:51:46 2023 " "Processing ended: Thu Feb 09 09:51:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1675947106965 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1675947106965 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1675947106965 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1675947106965 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1675947108137 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1675947108137 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 09 09:51:47 2023 " "Processing started: Thu Feb 09 09:51:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1675947108137 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1675947108137 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Mod_Teste -c Mod_Teste " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Mod_Teste -c Mod_Teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1675947108137 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1675947108247 ""}
{ "Info" "0" "" "Project  = Mod_Teste" {  } {  } 0 0 "Project  = Mod_Teste" 0 0 "Fitter" 0 0 1675947108247 ""}
{ "Info" "0" "" "Revision = Mod_Teste" {  } {  } 0 0 "Revision = Mod_Teste" 0 0 "Fitter" 0 0 1675947108247 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1675947108403 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Mod_Teste EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Mod_Teste\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1675947108419 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1675947108450 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1675947108450 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1675947108528 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1675947108544 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1675947109138 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1675947109138 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1675947109138 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 3359 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1675947109138 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 3360 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1675947109138 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 3361 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1675947109138 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1675947109138 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1675947109138 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1675947109450 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Mod_Teste.sdc " "Synopsys Design Constraints File file not found: 'Mod_Teste.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1675947109450 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1675947109466 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|ram_block1a26~porta_address_reg0  to: InstMem\|altsyncram_component\|auto_generated\|ram_block1a26\|portadataout\[0\] " "From: RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|ram_block1a26~porta_address_reg0  to: InstMem\|altsyncram_component\|auto_generated\|ram_block1a26\|portadataout\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947109466 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1675947109466 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1675947109481 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1675947109544 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|ram_block1a0 " "Destination node RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Downloads/sprint 8/db/altsyncram_mq81.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|q_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 584 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1675947109544 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|ram_block1a1 " "Destination node RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Downloads/sprint 8/db/altsyncram_mq81.tdf" 54 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|q_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 585 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1675947109544 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|ram_block1a2 " "Destination node RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Downloads/sprint 8/db/altsyncram_mq81.tdf" 74 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|q_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 586 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1675947109544 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|ram_block1a3 " "Destination node RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Downloads/sprint 8/db/altsyncram_mq81.tdf" 94 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|q_a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 587 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1675947109544 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|ram_block1a4 " "Destination node RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Downloads/sprint 8/db/altsyncram_mq81.tdf" 114 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|q_a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 588 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1675947109544 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|ram_block1a5 " "Destination node RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Downloads/sprint 8/db/altsyncram_mq81.tdf" 134 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|q_a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 589 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1675947109544 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|ram_block1a6 " "Destination node RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Downloads/sprint 8/db/altsyncram_mq81.tdf" 154 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|q_a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 590 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1675947109544 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|ram_block1a7 " "Destination node RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Downloads/sprint 8/db/altsyncram_mq81.tdf" 174 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|q_a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 591 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1675947109544 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|ram_block1a8 " "Destination node RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Downloads/sprint 8/db/altsyncram_mq81.tdf" 194 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|q_a[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 592 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1675947109544 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|ram_block1a9 " "Destination node RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Downloads/sprint 8/db/altsyncram_mq81.tdf" 214 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|q_a[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 593 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1675947109544 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1675947109544 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1675947109544 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1675947109544 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ParallelOUT:saida\|always0  " "Automatically promoted node ParallelOUT:saida\|always0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1675947109544 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ParallelOUT:saida|always0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 489 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1675947109544 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControlUnit:c1\|WideOr14~2  " "Automatically promoted node ControlUnit:c1\|WideOr14~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1675947109544 ""}  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/ControlUnit.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControlUnit:c1|WideOr14~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 1179 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1675947109544 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1675947109700 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1675947109700 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1675947109700 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1675947109700 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1675947109700 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1675947109700 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1675947109716 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1675947109716 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1675947109794 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1675947109794 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1675947109794 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT1 " "Node \"OTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET " "Node \"TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK " "Node \"VGA_BLANK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[8\] " "Node \"VGA_B\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[9\] " "Node \"VGA_B\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[8\] " "Node \"VGA_G\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[9\] " "Node \"VGA_G\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[8\] " "Node \"VGA_R\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[9\] " "Node \"VGA_R\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC " "Node \"VGA_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675947109919 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1675947109919 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675947109935 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1675947111357 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675947111748 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1675947111763 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1675947116061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675947116061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1675947116265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1675947118484 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1675947118484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675947124377 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1675947124377 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1675947124377 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.89 " "Total time spent on timing analysis during the Fitter is 1.89 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1675947124423 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1675947124423 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "169 " "Found 169 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[32\] 0 " "Pin \"GPIO_0\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[33\] 0 " "Pin \"GPIO_0\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[34\] 0 " "Pin \"GPIO_0\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[35\] 0 " "Pin \"GPIO_0\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[32\] 0 " "Pin \"GPIO_1\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[33\] 0 " "Pin \"GPIO_1\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[34\] 0 " "Pin \"GPIO_1\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[35\] 0 " "Pin \"GPIO_1\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_TXD 0 " "Pin \"UART_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLON 0 " "Pin \"LCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1675947124455 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1675947124455 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1675947124861 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1675947124955 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1675947125392 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675947125705 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1675947125736 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1675947125893 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "80 " "Following 80 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently enabled " "Pin LCD_DATA\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently enabled " "Pin LCD_DATA\[1\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently enabled " "Pin LCD_DATA\[2\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently enabled " "Pin LCD_DATA\[3\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently enabled " "Pin LCD_DATA\[4\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently enabled " "Pin LCD_DATA\[5\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently enabled " "Pin LCD_DATA\[6\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently enabled " "Pin LCD_DATA\[7\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/sprint 8/Mod_Teste.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/sprint 8/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1675947125893 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1675947125893 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1675947125908 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alunos/Downloads/sprint 8/output_files/Mod_Teste.fit.smsg " "Generated suppressed messages file C:/Users/alunos/Downloads/sprint 8/output_files/Mod_Teste.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1675947126080 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 240 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 240 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4893 " "Peak virtual memory: 4893 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1675947126471 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 09 09:52:06 2023 " "Processing ended: Thu Feb 09 09:52:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1675947126471 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1675947126471 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1675947126471 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1675947126471 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1675947127409 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1675947127409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 09 09:52:07 2023 " "Processing started: Thu Feb 09 09:52:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1675947127409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1675947127409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Mod_Teste -c Mod_Teste " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Mod_Teste -c Mod_Teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1675947127409 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1675947128831 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1675947128894 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4563 " "Peak virtual memory: 4563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1675947129487 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 09 09:52:09 2023 " "Processing ended: Thu Feb 09 09:52:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1675947129487 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1675947129487 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1675947129487 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1675947129487 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1675947130113 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1675947130660 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1675947130675 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 09 09:52:10 2023 " "Processing started: Thu Feb 09 09:52:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1675947130675 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1675947130675 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Mod_Teste -c Mod_Teste " "Command: quartus_sta Mod_Teste -c Mod_Teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1675947130675 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1675947130800 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1675947131050 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1675947131097 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1675947131097 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1675947131238 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Mod_Teste.sdc " "Synopsys Design Constraints File file not found: 'Mod_Teste.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1675947131269 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1675947131269 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131285 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[17\] SW\[17\] " "create_clock -period 1.000 -name SW\[17\] SW\[17\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131285 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|ram_block1a0~porta_address_reg0 RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|ram_block1a0~porta_address_reg0 " "create_clock -period 1.000 -name RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|ram_block1a0~porta_address_reg0 RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131285 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131285 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|ram_block1a0~porta_address_reg0  to: InstMem\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[17\] " "From: RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|ram_block1a0~porta_address_reg0  to: InstMem\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[17\]" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c1\|WideOr14~1  from: datab  to: combout " "Cell: c1\|WideOr14~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c1\|WideOr14~1  from: datac  to: combout " "Cell: c1\|WideOr14~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux0  from: dataa  to: combout " "Cell: r1\|Mux0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux0  from: datab  to: combout " "Cell: r1\|Mux0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux0~0  from: dataa  to: combout " "Cell: r1\|Mux0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux0~0  from: datad  to: combout " "Cell: r1\|Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux0~1  from: dataa  to: combout " "Cell: r1\|Mux0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux0~1  from: datad  to: combout " "Cell: r1\|Mux0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux0~2  from: dataa  to: combout " "Cell: r1\|Mux0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux0~2  from: datad  to: combout " "Cell: r1\|Mux0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux10  from: dataa  to: combout " "Cell: r1\|Mux10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux10  from: datad  to: combout " "Cell: r1\|Mux10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux10~0  from: dataa  to: combout " "Cell: r1\|Mux10~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux10~0  from: datac  to: combout " "Cell: r1\|Mux10~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux10~1  from: datab  to: combout " "Cell: r1\|Mux10~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux10~1  from: datad  to: combout " "Cell: r1\|Mux10~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux10~2  from: dataa  to: combout " "Cell: r1\|Mux10~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux10~2  from: datab  to: combout " "Cell: r1\|Mux10~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux11  from: datab  to: combout " "Cell: r1\|Mux11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux11  from: datad  to: combout " "Cell: r1\|Mux11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux11~2  from: datac  to: combout " "Cell: r1\|Mux11~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux11~2  from: datad  to: combout " "Cell: r1\|Mux11~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux11~3  from: datac  to: combout " "Cell: r1\|Mux11~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux11~3  from: datad  to: combout " "Cell: r1\|Mux11~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux11~5  from: datad  to: combout " "Cell: r1\|Mux11~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux11~6  from: datac  to: combout " "Cell: r1\|Mux11~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux11~6  from: datad  to: combout " "Cell: r1\|Mux11~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux12  from: datab  to: combout " "Cell: r1\|Mux12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux12  from: datad  to: combout " "Cell: r1\|Mux12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux12~0  from: dataa  to: combout " "Cell: r1\|Mux12~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux12~0  from: datad  to: combout " "Cell: r1\|Mux12~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux12~1  from: dataa  to: combout " "Cell: r1\|Mux12~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux12~1  from: datab  to: combout " "Cell: r1\|Mux12~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux12~2  from: dataa  to: combout " "Cell: r1\|Mux12~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux12~2  from: datad  to: combout " "Cell: r1\|Mux12~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux13  from: dataa  to: combout " "Cell: r1\|Mux13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux13  from: datad  to: combout " "Cell: r1\|Mux13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux13~0  from: datab  to: combout " "Cell: r1\|Mux13~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux13~0  from: datad  to: combout " "Cell: r1\|Mux13~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux13~1  from: dataa  to: combout " "Cell: r1\|Mux13~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux13~1  from: datad  to: combout " "Cell: r1\|Mux13~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux13~2  from: datac  to: combout " "Cell: r1\|Mux13~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux13~2  from: datad  to: combout " "Cell: r1\|Mux13~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux14  from: datac  to: combout " "Cell: r1\|Mux14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux14  from: datad  to: combout " "Cell: r1\|Mux14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux14~0  from: datac  to: combout " "Cell: r1\|Mux14~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux14~0  from: datad  to: combout " "Cell: r1\|Mux14~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux14~1  from: datab  to: combout " "Cell: r1\|Mux14~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux14~1  from: datad  to: combout " "Cell: r1\|Mux14~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux14~2  from: dataa  to: combout " "Cell: r1\|Mux14~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux14~2  from: datac  to: combout " "Cell: r1\|Mux14~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux15  from: datab  to: combout " "Cell: r1\|Mux15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux15  from: datad  to: combout " "Cell: r1\|Mux15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux15~0  from: datac  to: combout " "Cell: r1\|Mux15~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux15~0  from: datad  to: combout " "Cell: r1\|Mux15~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux15~1  from: dataa  to: combout " "Cell: r1\|Mux15~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux15~1  from: datad  to: combout " "Cell: r1\|Mux15~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux15~2  from: datab  to: combout " "Cell: r1\|Mux15~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux15~2  from: datac  to: combout " "Cell: r1\|Mux15~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux16  from: dataa  to: combout " "Cell: r1\|Mux16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux16  from: datac  to: combout " "Cell: r1\|Mux16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux16~0  from: datab  to: combout " "Cell: r1\|Mux16~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux16~0  from: datac  to: combout " "Cell: r1\|Mux16~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux16~1  from: dataa  to: combout " "Cell: r1\|Mux16~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux16~1  from: datac  to: combout " "Cell: r1\|Mux16~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux16~3  from: datab  to: combout " "Cell: r1\|Mux16~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux16~3  from: datac  to: combout " "Cell: r1\|Mux16~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux17  from: datac  to: combout " "Cell: r1\|Mux17  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux17  from: datad  to: combout " "Cell: r1\|Mux17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux17~0  from: datab  to: combout " "Cell: r1\|Mux17~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux17~0  from: datad  to: combout " "Cell: r1\|Mux17~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux17~1  from: dataa  to: combout " "Cell: r1\|Mux17~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux17~1  from: datad  to: combout " "Cell: r1\|Mux17~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux17~3  from: datab  to: combout " "Cell: r1\|Mux17~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux17~3  from: datac  to: combout " "Cell: r1\|Mux17~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux18  from: dataa  to: combout " "Cell: r1\|Mux18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux18  from: datad  to: combout " "Cell: r1\|Mux18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux18~0  from: datab  to: combout " "Cell: r1\|Mux18~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux18~0  from: datac  to: combout " "Cell: r1\|Mux18~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux18~1  from: dataa  to: combout " "Cell: r1\|Mux18~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux18~1  from: datad  to: combout " "Cell: r1\|Mux18~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux18~3  from: datab  to: combout " "Cell: r1\|Mux18~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux18~3  from: datac  to: combout " "Cell: r1\|Mux18~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux19  from: datab  to: combout " "Cell: r1\|Mux19  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux19  from: datad  to: combout " "Cell: r1\|Mux19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux19~0  from: dataa  to: combout " "Cell: r1\|Mux19~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux19~0  from: datac  to: combout " "Cell: r1\|Mux19~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux19~1  from: datac  to: combout " "Cell: r1\|Mux19~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux19~1  from: datad  to: combout " "Cell: r1\|Mux19~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux19~3  from: datab  to: combout " "Cell: r1\|Mux19~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux19~3  from: datac  to: combout " "Cell: r1\|Mux19~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux1  from: dataa  to: combout " "Cell: r1\|Mux1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux1  from: datab  to: combout " "Cell: r1\|Mux1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux1~0  from: dataa  to: combout " "Cell: r1\|Mux1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux1~0  from: datad  to: combout " "Cell: r1\|Mux1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux1~1  from: datab  to: combout " "Cell: r1\|Mux1~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux1~1  from: datad  to: combout " "Cell: r1\|Mux1~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux1~2  from: datac  to: combout " "Cell: r1\|Mux1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux1~2  from: datad  to: combout " "Cell: r1\|Mux1~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux20  from: dataa  to: combout " "Cell: r1\|Mux20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux20  from: datad  to: combout " "Cell: r1\|Mux20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux20~0  from: dataa  to: combout " "Cell: r1\|Mux20~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux20~0  from: datab  to: combout " "Cell: r1\|Mux20~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux20~1  from: dataa  to: combout " "Cell: r1\|Mux20~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux20~1  from: datad  to: combout " "Cell: r1\|Mux20~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux20~3  from: dataa  to: combout " "Cell: r1\|Mux20~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux20~3  from: datab  to: combout " "Cell: r1\|Mux20~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux21  from: dataa  to: combout " "Cell: r1\|Mux21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux21  from: datad  to: combout " "Cell: r1\|Mux21  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux21~0  from: dataa  to: combout " "Cell: r1\|Mux21~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux21~0  from: datad  to: combout " "Cell: r1\|Mux21~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux21~1  from: dataa  to: combout " "Cell: r1\|Mux21~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux21~1  from: datad  to: combout " "Cell: r1\|Mux21~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux21~3  from: dataa  to: combout " "Cell: r1\|Mux21~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux21~3  from: datab  to: combout " "Cell: r1\|Mux21~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux22  from: datab  to: combout " "Cell: r1\|Mux22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux22  from: datad  to: combout " "Cell: r1\|Mux22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux22~0  from: dataa  to: combout " "Cell: r1\|Mux22~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux22~0  from: datab  to: combout " "Cell: r1\|Mux22~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux22~1  from: datab  to: combout " "Cell: r1\|Mux22~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux22~1  from: datad  to: combout " "Cell: r1\|Mux22~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux22~3  from: datab  to: combout " "Cell: r1\|Mux22~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux22~3  from: datac  to: combout " "Cell: r1\|Mux22~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux23  from: dataa  to: combout " "Cell: r1\|Mux23  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux23  from: datad  to: combout " "Cell: r1\|Mux23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux23~0  from: dataa  to: combout " "Cell: r1\|Mux23~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux23~0  from: datad  to: combout " "Cell: r1\|Mux23~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux23~1  from: datab  to: combout " "Cell: r1\|Mux23~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux23~1  from: datad  to: combout " "Cell: r1\|Mux23~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux23~3  from: dataa  to: combout " "Cell: r1\|Mux23~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux23~3  from: datad  to: combout " "Cell: r1\|Mux23~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux24  from: dataa  to: combout " "Cell: r1\|Mux24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux24  from: datad  to: combout " "Cell: r1\|Mux24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux24~0  from: datab  to: combout " "Cell: r1\|Mux24~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux24~0  from: datad  to: combout " "Cell: r1\|Mux24~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux24~1  from: datab  to: combout " "Cell: r1\|Mux24~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux24~1  from: datad  to: combout " "Cell: r1\|Mux24~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux24~3  from: dataa  to: combout " "Cell: r1\|Mux24~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux24~3  from: datad  to: combout " "Cell: r1\|Mux24~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux25  from: datab  to: combout " "Cell: r1\|Mux25  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux25  from: datad  to: combout " "Cell: r1\|Mux25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux25~0  from: datab  to: combout " "Cell: r1\|Mux25~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux25~0  from: datad  to: combout " "Cell: r1\|Mux25~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux25~1  from: datab  to: combout " "Cell: r1\|Mux25~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux25~1  from: datad  to: combout " "Cell: r1\|Mux25~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux25~3  from: datac  to: combout " "Cell: r1\|Mux25~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux25~3  from: datad  to: combout " "Cell: r1\|Mux25~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux26  from: datab  to: combout " "Cell: r1\|Mux26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux26  from: datad  to: combout " "Cell: r1\|Mux26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux26~0  from: dataa  to: combout " "Cell: r1\|Mux26~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux26~0  from: datab  to: combout " "Cell: r1\|Mux26~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux26~1  from: datab  to: combout " "Cell: r1\|Mux26~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux26~1  from: datad  to: combout " "Cell: r1\|Mux26~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux26~3  from: datac  to: combout " "Cell: r1\|Mux26~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux26~5  from: datab  to: combout " "Cell: r1\|Mux26~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux26~5  from: datad  to: combout " "Cell: r1\|Mux26~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux27  from: datab  to: combout " "Cell: r1\|Mux27  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux27  from: datad  to: combout " "Cell: r1\|Mux27  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux27~0  from: dataa  to: combout " "Cell: r1\|Mux27~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux27~0  from: datad  to: combout " "Cell: r1\|Mux27~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux27~1  from: datab  to: combout " "Cell: r1\|Mux27~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux27~1  from: datad  to: combout " "Cell: r1\|Mux27~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux27~3  from: datab  to: combout " "Cell: r1\|Mux27~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux27~3  from: datac  to: combout " "Cell: r1\|Mux27~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux28  from: datac  to: combout " "Cell: r1\|Mux28  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux28  from: datad  to: combout " "Cell: r1\|Mux28  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux28~0  from: dataa  to: combout " "Cell: r1\|Mux28~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux28~0  from: datad  to: combout " "Cell: r1\|Mux28~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux28~1  from: dataa  to: combout " "Cell: r1\|Mux28~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux28~1  from: datad  to: combout " "Cell: r1\|Mux28~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux28~3  from: dataa  to: combout " "Cell: r1\|Mux28~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux28~3  from: datab  to: combout " "Cell: r1\|Mux28~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux29  from: datac  to: combout " "Cell: r1\|Mux29  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux29  from: datad  to: combout " "Cell: r1\|Mux29  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux29~0  from: datab  to: combout " "Cell: r1\|Mux29~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux29~0  from: datad  to: combout " "Cell: r1\|Mux29~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux29~1  from: dataa  to: combout " "Cell: r1\|Mux29~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux29~1  from: datad  to: combout " "Cell: r1\|Mux29~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux29~3  from: dataa  to: combout " "Cell: r1\|Mux29~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux29~3  from: datad  to: combout " "Cell: r1\|Mux29~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux2  from: dataa  to: combout " "Cell: r1\|Mux2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux2  from: datab  to: combout " "Cell: r1\|Mux2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux2~0  from: dataa  to: combout " "Cell: r1\|Mux2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux2~0  from: datad  to: combout " "Cell: r1\|Mux2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux2~1  from: datab  to: combout " "Cell: r1\|Mux2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux2~1  from: datad  to: combout " "Cell: r1\|Mux2~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux2~2  from: datab  to: combout " "Cell: r1\|Mux2~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux2~2  from: datac  to: combout " "Cell: r1\|Mux2~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux30  from: datac  to: combout " "Cell: r1\|Mux30  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux30  from: datad  to: combout " "Cell: r1\|Mux30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux30~0  from: datac  to: combout " "Cell: r1\|Mux30~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux30~0  from: datad  to: combout " "Cell: r1\|Mux30~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux30~1  from: datab  to: combout " "Cell: r1\|Mux30~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux30~1  from: datad  to: combout " "Cell: r1\|Mux30~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux30~3  from: datac  to: combout " "Cell: r1\|Mux30~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux30~3  from: datad  to: combout " "Cell: r1\|Mux30~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux31  from: datab  to: combout " "Cell: r1\|Mux31  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux31  from: datad  to: combout " "Cell: r1\|Mux31  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux31~0  from: datab  to: combout " "Cell: r1\|Mux31~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux31~0  from: datad  to: combout " "Cell: r1\|Mux31~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux31~1  from: dataa  to: combout " "Cell: r1\|Mux31~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux31~1  from: datad  to: combout " "Cell: r1\|Mux31~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux31~3  from: dataa  to: combout " "Cell: r1\|Mux31~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux31~3  from: datab  to: combout " "Cell: r1\|Mux31~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux3  from: datab  to: combout " "Cell: r1\|Mux3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux3  from: datad  to: combout " "Cell: r1\|Mux3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux3~0  from: datac  to: combout " "Cell: r1\|Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux3~0  from: datad  to: combout " "Cell: r1\|Mux3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux3~1  from: datac  to: combout " "Cell: r1\|Mux3~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux3~1  from: datad  to: combout " "Cell: r1\|Mux3~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux3~2  from: datab  to: combout " "Cell: r1\|Mux3~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux3~2  from: datac  to: combout " "Cell: r1\|Mux3~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux4  from: datac  to: combout " "Cell: r1\|Mux4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux4  from: datad  to: combout " "Cell: r1\|Mux4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux4~0  from: dataa  to: combout " "Cell: r1\|Mux4~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux4~0  from: datad  to: combout " "Cell: r1\|Mux4~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux4~1  from: datab  to: combout " "Cell: r1\|Mux4~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux4~1  from: datad  to: combout " "Cell: r1\|Mux4~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux4~2  from: datac  to: combout " "Cell: r1\|Mux4~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux4~2  from: datad  to: combout " "Cell: r1\|Mux4~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux5  from: dataa  to: combout " "Cell: r1\|Mux5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux5  from: datad  to: combout " "Cell: r1\|Mux5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux5~0  from: datab  to: combout " "Cell: r1\|Mux5~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux5~0  from: datad  to: combout " "Cell: r1\|Mux5~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux5~1  from: datab  to: combout " "Cell: r1\|Mux5~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux5~1  from: datad  to: combout " "Cell: r1\|Mux5~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux5~2  from: datab  to: combout " "Cell: r1\|Mux5~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux5~2  from: datac  to: combout " "Cell: r1\|Mux5~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux6  from: datac  to: combout " "Cell: r1\|Mux6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux6  from: datad  to: combout " "Cell: r1\|Mux6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux6~0  from: datac  to: combout " "Cell: r1\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux6~0  from: datad  to: combout " "Cell: r1\|Mux6~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux6~1  from: dataa  to: combout " "Cell: r1\|Mux6~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux6~1  from: datad  to: combout " "Cell: r1\|Mux6~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux6~2  from: datac  to: combout " "Cell: r1\|Mux6~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux6~2  from: datad  to: combout " "Cell: r1\|Mux6~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux7  from: dataa  to: combout " "Cell: r1\|Mux7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux7  from: datab  to: combout " "Cell: r1\|Mux7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux7~0  from: dataa  to: combout " "Cell: r1\|Mux7~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux7~0  from: datab  to: combout " "Cell: r1\|Mux7~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux7~1  from: datac  to: combout " "Cell: r1\|Mux7~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux7~1  from: datad  to: combout " "Cell: r1\|Mux7~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux7~2  from: datab  to: combout " "Cell: r1\|Mux7~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux7~2  from: datad  to: combout " "Cell: r1\|Mux7~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux8  from: dataa  to: combout " "Cell: r1\|Mux8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux8  from: datad  to: combout " "Cell: r1\|Mux8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux8~0  from: datab  to: combout " "Cell: r1\|Mux8~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux8~0  from: datad  to: combout " "Cell: r1\|Mux8~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux8~1  from: dataa  to: combout " "Cell: r1\|Mux8~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux8~1  from: datad  to: combout " "Cell: r1\|Mux8~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux8~2  from: dataa  to: combout " "Cell: r1\|Mux8~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux8~2  from: datac  to: combout " "Cell: r1\|Mux8~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux9  from: dataa  to: combout " "Cell: r1\|Mux9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux9  from: datad  to: combout " "Cell: r1\|Mux9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux9~0  from: datab  to: combout " "Cell: r1\|Mux9~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux9~0  from: datac  to: combout " "Cell: r1\|Mux9~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux9~1  from: dataa  to: combout " "Cell: r1\|Mux9~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux9~1  from: datab  to: combout " "Cell: r1\|Mux9~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux9~2  from: dataa  to: combout " "Cell: r1\|Mux9~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux9~2  from: datad  to: combout " "Cell: r1\|Mux9~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~0  from: dataa  to: combout " "Cell: ula1\|Add0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~0  from: datab  to: combout " "Cell: ula1\|Add0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~10  from: cin  to: combout " "Cell: ula1\|Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~10  from: dataa  to: combout " "Cell: ula1\|Add0~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~10  from: datab  to: combout " "Cell: ula1\|Add0~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~12  from: cin  to: combout " "Cell: ula1\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~12  from: dataa  to: combout " "Cell: ula1\|Add0~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~12  from: datab  to: combout " "Cell: ula1\|Add0~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~14  from: cin  to: combout " "Cell: ula1\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~14  from: dataa  to: combout " "Cell: ula1\|Add0~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~14  from: datab  to: combout " "Cell: ula1\|Add0~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~16  from: cin  to: combout " "Cell: ula1\|Add0~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~16  from: dataa  to: combout " "Cell: ula1\|Add0~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~16  from: datab  to: combout " "Cell: ula1\|Add0~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~18  from: cin  to: combout " "Cell: ula1\|Add0~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~18  from: dataa  to: combout " "Cell: ula1\|Add0~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~18  from: datab  to: combout " "Cell: ula1\|Add0~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~20  from: cin  to: combout " "Cell: ula1\|Add0~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~20  from: dataa  to: combout " "Cell: ula1\|Add0~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~20  from: datab  to: combout " "Cell: ula1\|Add0~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~22  from: cin  to: combout " "Cell: ula1\|Add0~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~22  from: dataa  to: combout " "Cell: ula1\|Add0~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~22  from: datab  to: combout " "Cell: ula1\|Add0~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~24  from: cin  to: combout " "Cell: ula1\|Add0~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~24  from: dataa  to: combout " "Cell: ula1\|Add0~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~24  from: datab  to: combout " "Cell: ula1\|Add0~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~26  from: cin  to: combout " "Cell: ula1\|Add0~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~26  from: dataa  to: combout " "Cell: ula1\|Add0~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~26  from: datab  to: combout " "Cell: ula1\|Add0~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~28  from: cin  to: combout " "Cell: ula1\|Add0~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~28  from: dataa  to: combout " "Cell: ula1\|Add0~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~28  from: datab  to: combout " "Cell: ula1\|Add0~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~2  from: cin  to: combout " "Cell: ula1\|Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~2  from: dataa  to: combout " "Cell: ula1\|Add0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~2  from: datab  to: combout " "Cell: ula1\|Add0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~30  from: cin  to: combout " "Cell: ula1\|Add0~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~30  from: datab  to: combout " "Cell: ula1\|Add0~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~30  from: datad  to: combout " "Cell: ula1\|Add0~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~4  from: cin  to: combout " "Cell: ula1\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~4  from: dataa  to: combout " "Cell: ula1\|Add0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~4  from: datab  to: combout " "Cell: ula1\|Add0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~6  from: cin  to: combout " "Cell: ula1\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~6  from: dataa  to: combout " "Cell: ula1\|Add0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~6  from: datab  to: combout " "Cell: ula1\|Add0~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~8  from: cin  to: combout " "Cell: ula1\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~8  from: dataa  to: combout " "Cell: ula1\|Add0~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~8  from: datab  to: combout " "Cell: ula1\|Add0~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~0  from: dataa  to: combout " "Cell: ula1\|Add1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~0  from: datab  to: combout " "Cell: ula1\|Add1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~10  from: cin  to: combout " "Cell: ula1\|Add1~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~10  from: dataa  to: combout " "Cell: ula1\|Add1~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~10  from: datab  to: combout " "Cell: ula1\|Add1~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~12  from: cin  to: combout " "Cell: ula1\|Add1~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~12  from: dataa  to: combout " "Cell: ula1\|Add1~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~12  from: datab  to: combout " "Cell: ula1\|Add1~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~14  from: cin  to: combout " "Cell: ula1\|Add1~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~14  from: dataa  to: combout " "Cell: ula1\|Add1~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~14  from: datab  to: combout " "Cell: ula1\|Add1~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~16  from: cin  to: combout " "Cell: ula1\|Add1~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~16  from: dataa  to: combout " "Cell: ula1\|Add1~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~16  from: datab  to: combout " "Cell: ula1\|Add1~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~18  from: cin  to: combout " "Cell: ula1\|Add1~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~18  from: dataa  to: combout " "Cell: ula1\|Add1~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~18  from: datab  to: combout " "Cell: ula1\|Add1~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~20  from: cin  to: combout " "Cell: ula1\|Add1~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~20  from: dataa  to: combout " "Cell: ula1\|Add1~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~20  from: datab  to: combout " "Cell: ula1\|Add1~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~22  from: cin  to: combout " "Cell: ula1\|Add1~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~22  from: dataa  to: combout " "Cell: ula1\|Add1~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~22  from: datab  to: combout " "Cell: ula1\|Add1~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~24  from: cin  to: combout " "Cell: ula1\|Add1~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~24  from: dataa  to: combout " "Cell: ula1\|Add1~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~24  from: datab  to: combout " "Cell: ula1\|Add1~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~26  from: cin  to: combout " "Cell: ula1\|Add1~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~26  from: dataa  to: combout " "Cell: ula1\|Add1~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~26  from: datab  to: combout " "Cell: ula1\|Add1~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~28  from: cin  to: combout " "Cell: ula1\|Add1~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~28  from: dataa  to: combout " "Cell: ula1\|Add1~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~28  from: datab  to: combout " "Cell: ula1\|Add1~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~2  from: cin  to: combout " "Cell: ula1\|Add1~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~2  from: dataa  to: combout " "Cell: ula1\|Add1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~2  from: datab  to: combout " "Cell: ula1\|Add1~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~30  from: cin  to: combout " "Cell: ula1\|Add1~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~30  from: datab  to: combout " "Cell: ula1\|Add1~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~30  from: datad  to: combout " "Cell: ula1\|Add1~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~4  from: cin  to: combout " "Cell: ula1\|Add1~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~4  from: dataa  to: combout " "Cell: ula1\|Add1~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~4  from: datab  to: combout " "Cell: ula1\|Add1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~6  from: cin  to: combout " "Cell: ula1\|Add1~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~6  from: dataa  to: combout " "Cell: ula1\|Add1~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~6  from: datab  to: combout " "Cell: ula1\|Add1~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~8  from: cin  to: combout " "Cell: ula1\|Add1~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~8  from: dataa  to: combout " "Cell: ula1\|Add1~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~8  from: datab  to: combout " "Cell: ula1\|Add1~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux10~2  from: datad  to: combout " "Cell: ula1\|Mux10~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux11~3  from: datad  to: combout " "Cell: ula1\|Mux11~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux12~6  from: dataa  to: combout " "Cell: ula1\|Mux12~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux13  from: dataa  to: combout " "Cell: ula1\|Mux13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux13~1  from: datac  to: combout " "Cell: ula1\|Mux13~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux13~4  from: dataa  to: combout " "Cell: ula1\|Mux13~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux14  from: datad  to: combout " "Cell: ula1\|Mux14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux14~3  from: dataa  to: combout " "Cell: ula1\|Mux14~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux14~7  from: datab  to: combout " "Cell: ula1\|Mux14~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux15~4  from: dataa  to: combout " "Cell: ula1\|Mux15~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux15~4  from: datab  to: combout " "Cell: ula1\|Mux15~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux1~2  from: dataa  to: combout " "Cell: ula1\|Mux1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux1~7  from: datad  to: combout " "Cell: ula1\|Mux1~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux2~1  from: datac  to: combout " "Cell: ula1\|Mux2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux2~3  from: datab  to: combout " "Cell: ula1\|Mux2~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux3  from: datad  to: combout " "Cell: ula1\|Mux3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux3~1  from: dataa  to: combout " "Cell: ula1\|Mux3~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux3~4  from: dataa  to: combout " "Cell: ula1\|Mux3~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux4  from: datad  to: combout " "Cell: ula1\|Mux4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux4~10  from: datab  to: combout " "Cell: ula1\|Mux4~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux4~7  from: datab  to: combout " "Cell: ula1\|Mux4~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux5~5  from: datad  to: combout " "Cell: ula1\|Mux5~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux6~2  from: datad  to: combout " "Cell: ula1\|Mux6~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux7~2  from: datad  to: combout " "Cell: ula1\|Mux7~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux8~6  from: datad  to: combout " "Cell: ula1\|Mux8~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux9~3  from: dataa  to: combout " "Cell: ula1\|Mux9~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|ShiftLeft0~18  from: datad  to: combout " "Cell: ula1\|ShiftLeft0~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|ShiftLeft0~9  from: datac  to: combout " "Cell: ula1\|ShiftLeft0~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|ShiftRight0~24  from: datad  to: combout " "Cell: ula1\|ShiftRight0~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|ShiftRight0~26  from: dataa  to: combout " "Cell: ula1\|ShiftRight0~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|ULAResult\[10\]~37  from: dataa  to: combout " "Cell: ula1\|ULAResult\[10\]~37  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|ULAResult\[11\]~41  from: datab  to: combout " "Cell: ula1\|ULAResult\[11\]~41  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|ULAResult\[6\]~12  from: datac  to: combout " "Cell: ula1\|ULAResult\[6\]~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|ULAResult\[7\]~20  from: datab  to: combout " "Cell: ula1\|ULAResult\[7\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|ULAResult\[8\]~29  from: datab  to: combout " "Cell: ula1\|ULAResult\[8\]~29  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|ULAResult\[9\]~33  from: datab  to: combout " "Cell: ula1\|ULAResult\[9\]~33  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131300 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1675947131300 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1675947131332 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1675947131347 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1675947131379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.043 " "Worst-case setup slack is -19.043" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.043    -13789.486 CLOCK_50  " "  -19.043    -13789.486 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.637     -1896.554 SW\[17\]  " "  -16.637     -1896.554 SW\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.295       -35.624 RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|ram_block1a0~porta_address_reg0  " "   -5.295       -35.624 RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1675947131394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -14.241 " "Worst-case hold slack is -14.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.241      -115.150 RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|ram_block1a0~porta_address_reg0  " "  -14.241      -115.150 RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.741        -3.898 SW\[17\]  " "   -0.741        -3.898 SW\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 CLOCK_50  " "    0.391         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131410 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1675947131410 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1675947131410 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1675947131410 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -11.034 " "Worst-case minimum pulse width slack is -11.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.034     -8466.566 RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|ram_block1a0~porta_address_reg0  " "  -11.034     -8466.566 RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000     -3939.916 CLOCK_50  " "   -2.000     -3939.916 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222      -128.222 SW\[17\]  " "   -1.222      -128.222 SW\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1675947131426 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1675947131660 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1675947131660 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|ram_block1a0~porta_address_reg0  to: InstMem\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[17\] " "From: RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|ram_block1a0~porta_address_reg0  to: InstMem\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[17\]" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c1\|WideOr14~1  from: datab  to: combout " "Cell: c1\|WideOr14~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c1\|WideOr14~1  from: datac  to: combout " "Cell: c1\|WideOr14~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux0  from: dataa  to: combout " "Cell: r1\|Mux0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux0  from: datab  to: combout " "Cell: r1\|Mux0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux0~0  from: dataa  to: combout " "Cell: r1\|Mux0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux0~0  from: datad  to: combout " "Cell: r1\|Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux0~1  from: dataa  to: combout " "Cell: r1\|Mux0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux0~1  from: datad  to: combout " "Cell: r1\|Mux0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux0~2  from: dataa  to: combout " "Cell: r1\|Mux0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux0~2  from: datad  to: combout " "Cell: r1\|Mux0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux10  from: dataa  to: combout " "Cell: r1\|Mux10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux10  from: datad  to: combout " "Cell: r1\|Mux10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux10~0  from: dataa  to: combout " "Cell: r1\|Mux10~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux10~0  from: datac  to: combout " "Cell: r1\|Mux10~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux10~1  from: datab  to: combout " "Cell: r1\|Mux10~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux10~1  from: datad  to: combout " "Cell: r1\|Mux10~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux10~2  from: dataa  to: combout " "Cell: r1\|Mux10~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux10~2  from: datab  to: combout " "Cell: r1\|Mux10~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux11  from: datab  to: combout " "Cell: r1\|Mux11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux11  from: datad  to: combout " "Cell: r1\|Mux11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux11~2  from: datac  to: combout " "Cell: r1\|Mux11~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux11~2  from: datad  to: combout " "Cell: r1\|Mux11~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux11~3  from: datac  to: combout " "Cell: r1\|Mux11~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux11~3  from: datad  to: combout " "Cell: r1\|Mux11~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux11~5  from: datad  to: combout " "Cell: r1\|Mux11~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux11~6  from: datac  to: combout " "Cell: r1\|Mux11~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux11~6  from: datad  to: combout " "Cell: r1\|Mux11~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux12  from: datab  to: combout " "Cell: r1\|Mux12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux12  from: datad  to: combout " "Cell: r1\|Mux12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux12~0  from: dataa  to: combout " "Cell: r1\|Mux12~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux12~0  from: datad  to: combout " "Cell: r1\|Mux12~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux12~1  from: dataa  to: combout " "Cell: r1\|Mux12~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux12~1  from: datab  to: combout " "Cell: r1\|Mux12~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux12~2  from: dataa  to: combout " "Cell: r1\|Mux12~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux12~2  from: datad  to: combout " "Cell: r1\|Mux12~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux13  from: dataa  to: combout " "Cell: r1\|Mux13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux13  from: datad  to: combout " "Cell: r1\|Mux13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux13~0  from: datab  to: combout " "Cell: r1\|Mux13~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux13~0  from: datad  to: combout " "Cell: r1\|Mux13~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux13~1  from: dataa  to: combout " "Cell: r1\|Mux13~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux13~1  from: datad  to: combout " "Cell: r1\|Mux13~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux13~2  from: datac  to: combout " "Cell: r1\|Mux13~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux13~2  from: datad  to: combout " "Cell: r1\|Mux13~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux14  from: datac  to: combout " "Cell: r1\|Mux14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux14  from: datad  to: combout " "Cell: r1\|Mux14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux14~0  from: datac  to: combout " "Cell: r1\|Mux14~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux14~0  from: datad  to: combout " "Cell: r1\|Mux14~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux14~1  from: datab  to: combout " "Cell: r1\|Mux14~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux14~1  from: datad  to: combout " "Cell: r1\|Mux14~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux14~2  from: dataa  to: combout " "Cell: r1\|Mux14~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux14~2  from: datac  to: combout " "Cell: r1\|Mux14~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux15  from: datab  to: combout " "Cell: r1\|Mux15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux15  from: datad  to: combout " "Cell: r1\|Mux15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux15~0  from: datac  to: combout " "Cell: r1\|Mux15~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux15~0  from: datad  to: combout " "Cell: r1\|Mux15~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux15~1  from: dataa  to: combout " "Cell: r1\|Mux15~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux15~1  from: datad  to: combout " "Cell: r1\|Mux15~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux15~2  from: datab  to: combout " "Cell: r1\|Mux15~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux15~2  from: datac  to: combout " "Cell: r1\|Mux15~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux16  from: dataa  to: combout " "Cell: r1\|Mux16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux16  from: datac  to: combout " "Cell: r1\|Mux16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux16~0  from: datab  to: combout " "Cell: r1\|Mux16~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux16~0  from: datac  to: combout " "Cell: r1\|Mux16~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux16~1  from: dataa  to: combout " "Cell: r1\|Mux16~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux16~1  from: datac  to: combout " "Cell: r1\|Mux16~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux16~3  from: datab  to: combout " "Cell: r1\|Mux16~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux16~3  from: datac  to: combout " "Cell: r1\|Mux16~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux17  from: datac  to: combout " "Cell: r1\|Mux17  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux17  from: datad  to: combout " "Cell: r1\|Mux17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux17~0  from: datab  to: combout " "Cell: r1\|Mux17~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux17~0  from: datad  to: combout " "Cell: r1\|Mux17~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux17~1  from: dataa  to: combout " "Cell: r1\|Mux17~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux17~1  from: datad  to: combout " "Cell: r1\|Mux17~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux17~3  from: datab  to: combout " "Cell: r1\|Mux17~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux17~3  from: datac  to: combout " "Cell: r1\|Mux17~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux18  from: dataa  to: combout " "Cell: r1\|Mux18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux18  from: datad  to: combout " "Cell: r1\|Mux18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux18~0  from: datab  to: combout " "Cell: r1\|Mux18~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux18~0  from: datac  to: combout " "Cell: r1\|Mux18~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux18~1  from: dataa  to: combout " "Cell: r1\|Mux18~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux18~1  from: datad  to: combout " "Cell: r1\|Mux18~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux18~3  from: datab  to: combout " "Cell: r1\|Mux18~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux18~3  from: datac  to: combout " "Cell: r1\|Mux18~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux19  from: datab  to: combout " "Cell: r1\|Mux19  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux19  from: datad  to: combout " "Cell: r1\|Mux19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux19~0  from: dataa  to: combout " "Cell: r1\|Mux19~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux19~0  from: datac  to: combout " "Cell: r1\|Mux19~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux19~1  from: datac  to: combout " "Cell: r1\|Mux19~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux19~1  from: datad  to: combout " "Cell: r1\|Mux19~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux19~3  from: datab  to: combout " "Cell: r1\|Mux19~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux19~3  from: datac  to: combout " "Cell: r1\|Mux19~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux1  from: dataa  to: combout " "Cell: r1\|Mux1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux1  from: datab  to: combout " "Cell: r1\|Mux1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux1~0  from: dataa  to: combout " "Cell: r1\|Mux1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux1~0  from: datad  to: combout " "Cell: r1\|Mux1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux1~1  from: datab  to: combout " "Cell: r1\|Mux1~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux1~1  from: datad  to: combout " "Cell: r1\|Mux1~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux1~2  from: datac  to: combout " "Cell: r1\|Mux1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux1~2  from: datad  to: combout " "Cell: r1\|Mux1~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux20  from: dataa  to: combout " "Cell: r1\|Mux20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux20  from: datad  to: combout " "Cell: r1\|Mux20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux20~0  from: dataa  to: combout " "Cell: r1\|Mux20~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux20~0  from: datab  to: combout " "Cell: r1\|Mux20~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux20~1  from: dataa  to: combout " "Cell: r1\|Mux20~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux20~1  from: datad  to: combout " "Cell: r1\|Mux20~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux20~3  from: dataa  to: combout " "Cell: r1\|Mux20~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux20~3  from: datab  to: combout " "Cell: r1\|Mux20~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux21  from: dataa  to: combout " "Cell: r1\|Mux21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux21  from: datad  to: combout " "Cell: r1\|Mux21  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux21~0  from: dataa  to: combout " "Cell: r1\|Mux21~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux21~0  from: datad  to: combout " "Cell: r1\|Mux21~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux21~1  from: dataa  to: combout " "Cell: r1\|Mux21~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux21~1  from: datad  to: combout " "Cell: r1\|Mux21~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux21~3  from: dataa  to: combout " "Cell: r1\|Mux21~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux21~3  from: datab  to: combout " "Cell: r1\|Mux21~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux22  from: datab  to: combout " "Cell: r1\|Mux22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux22  from: datad  to: combout " "Cell: r1\|Mux22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux22~0  from: dataa  to: combout " "Cell: r1\|Mux22~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux22~0  from: datab  to: combout " "Cell: r1\|Mux22~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux22~1  from: datab  to: combout " "Cell: r1\|Mux22~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux22~1  from: datad  to: combout " "Cell: r1\|Mux22~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux22~3  from: datab  to: combout " "Cell: r1\|Mux22~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux22~3  from: datac  to: combout " "Cell: r1\|Mux22~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux23  from: dataa  to: combout " "Cell: r1\|Mux23  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux23  from: datad  to: combout " "Cell: r1\|Mux23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux23~0  from: dataa  to: combout " "Cell: r1\|Mux23~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux23~0  from: datad  to: combout " "Cell: r1\|Mux23~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux23~1  from: datab  to: combout " "Cell: r1\|Mux23~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux23~1  from: datad  to: combout " "Cell: r1\|Mux23~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux23~3  from: dataa  to: combout " "Cell: r1\|Mux23~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux23~3  from: datad  to: combout " "Cell: r1\|Mux23~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux24  from: dataa  to: combout " "Cell: r1\|Mux24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux24  from: datad  to: combout " "Cell: r1\|Mux24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux24~0  from: datab  to: combout " "Cell: r1\|Mux24~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux24~0  from: datad  to: combout " "Cell: r1\|Mux24~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux24~1  from: datab  to: combout " "Cell: r1\|Mux24~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux24~1  from: datad  to: combout " "Cell: r1\|Mux24~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux24~3  from: dataa  to: combout " "Cell: r1\|Mux24~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux24~3  from: datad  to: combout " "Cell: r1\|Mux24~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux25  from: datab  to: combout " "Cell: r1\|Mux25  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux25  from: datad  to: combout " "Cell: r1\|Mux25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux25~0  from: datab  to: combout " "Cell: r1\|Mux25~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux25~0  from: datad  to: combout " "Cell: r1\|Mux25~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux25~1  from: datab  to: combout " "Cell: r1\|Mux25~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux25~1  from: datad  to: combout " "Cell: r1\|Mux25~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux25~3  from: datac  to: combout " "Cell: r1\|Mux25~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux25~3  from: datad  to: combout " "Cell: r1\|Mux25~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux26  from: datab  to: combout " "Cell: r1\|Mux26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux26  from: datad  to: combout " "Cell: r1\|Mux26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux26~0  from: dataa  to: combout " "Cell: r1\|Mux26~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux26~0  from: datab  to: combout " "Cell: r1\|Mux26~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux26~1  from: datab  to: combout " "Cell: r1\|Mux26~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux26~1  from: datad  to: combout " "Cell: r1\|Mux26~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux26~3  from: datac  to: combout " "Cell: r1\|Mux26~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux26~5  from: datab  to: combout " "Cell: r1\|Mux26~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux26~5  from: datad  to: combout " "Cell: r1\|Mux26~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux27  from: datab  to: combout " "Cell: r1\|Mux27  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux27  from: datad  to: combout " "Cell: r1\|Mux27  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux27~0  from: dataa  to: combout " "Cell: r1\|Mux27~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux27~0  from: datad  to: combout " "Cell: r1\|Mux27~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux27~1  from: datab  to: combout " "Cell: r1\|Mux27~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux27~1  from: datad  to: combout " "Cell: r1\|Mux27~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux27~3  from: datab  to: combout " "Cell: r1\|Mux27~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux27~3  from: datac  to: combout " "Cell: r1\|Mux27~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux28  from: datac  to: combout " "Cell: r1\|Mux28  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux28  from: datad  to: combout " "Cell: r1\|Mux28  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux28~0  from: dataa  to: combout " "Cell: r1\|Mux28~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux28~0  from: datad  to: combout " "Cell: r1\|Mux28~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux28~1  from: dataa  to: combout " "Cell: r1\|Mux28~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux28~1  from: datad  to: combout " "Cell: r1\|Mux28~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux28~3  from: dataa  to: combout " "Cell: r1\|Mux28~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux28~3  from: datab  to: combout " "Cell: r1\|Mux28~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux29  from: datac  to: combout " "Cell: r1\|Mux29  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux29  from: datad  to: combout " "Cell: r1\|Mux29  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux29~0  from: datab  to: combout " "Cell: r1\|Mux29~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux29~0  from: datad  to: combout " "Cell: r1\|Mux29~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux29~1  from: dataa  to: combout " "Cell: r1\|Mux29~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux29~1  from: datad  to: combout " "Cell: r1\|Mux29~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux29~3  from: dataa  to: combout " "Cell: r1\|Mux29~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux29~3  from: datad  to: combout " "Cell: r1\|Mux29~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux2  from: dataa  to: combout " "Cell: r1\|Mux2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux2  from: datab  to: combout " "Cell: r1\|Mux2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux2~0  from: dataa  to: combout " "Cell: r1\|Mux2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux2~0  from: datad  to: combout " "Cell: r1\|Mux2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux2~1  from: datab  to: combout " "Cell: r1\|Mux2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux2~1  from: datad  to: combout " "Cell: r1\|Mux2~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux2~2  from: datab  to: combout " "Cell: r1\|Mux2~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux2~2  from: datac  to: combout " "Cell: r1\|Mux2~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux30  from: datac  to: combout " "Cell: r1\|Mux30  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux30  from: datad  to: combout " "Cell: r1\|Mux30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux30~0  from: datac  to: combout " "Cell: r1\|Mux30~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux30~0  from: datad  to: combout " "Cell: r1\|Mux30~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux30~1  from: datab  to: combout " "Cell: r1\|Mux30~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux30~1  from: datad  to: combout " "Cell: r1\|Mux30~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux30~3  from: datac  to: combout " "Cell: r1\|Mux30~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux30~3  from: datad  to: combout " "Cell: r1\|Mux30~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux31  from: datab  to: combout " "Cell: r1\|Mux31  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux31  from: datad  to: combout " "Cell: r1\|Mux31  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux31~0  from: datab  to: combout " "Cell: r1\|Mux31~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux31~0  from: datad  to: combout " "Cell: r1\|Mux31~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux31~1  from: dataa  to: combout " "Cell: r1\|Mux31~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux31~1  from: datad  to: combout " "Cell: r1\|Mux31~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux31~3  from: dataa  to: combout " "Cell: r1\|Mux31~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux31~3  from: datab  to: combout " "Cell: r1\|Mux31~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux3  from: datab  to: combout " "Cell: r1\|Mux3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux3  from: datad  to: combout " "Cell: r1\|Mux3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux3~0  from: datac  to: combout " "Cell: r1\|Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux3~0  from: datad  to: combout " "Cell: r1\|Mux3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux3~1  from: datac  to: combout " "Cell: r1\|Mux3~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux3~1  from: datad  to: combout " "Cell: r1\|Mux3~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux3~2  from: datab  to: combout " "Cell: r1\|Mux3~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux3~2  from: datac  to: combout " "Cell: r1\|Mux3~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux4  from: datac  to: combout " "Cell: r1\|Mux4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux4  from: datad  to: combout " "Cell: r1\|Mux4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux4~0  from: dataa  to: combout " "Cell: r1\|Mux4~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux4~0  from: datad  to: combout " "Cell: r1\|Mux4~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux4~1  from: datab  to: combout " "Cell: r1\|Mux4~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux4~1  from: datad  to: combout " "Cell: r1\|Mux4~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux4~2  from: datac  to: combout " "Cell: r1\|Mux4~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux4~2  from: datad  to: combout " "Cell: r1\|Mux4~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux5  from: dataa  to: combout " "Cell: r1\|Mux5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux5  from: datad  to: combout " "Cell: r1\|Mux5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux5~0  from: datab  to: combout " "Cell: r1\|Mux5~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux5~0  from: datad  to: combout " "Cell: r1\|Mux5~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux5~1  from: datab  to: combout " "Cell: r1\|Mux5~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux5~1  from: datad  to: combout " "Cell: r1\|Mux5~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux5~2  from: datab  to: combout " "Cell: r1\|Mux5~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux5~2  from: datac  to: combout " "Cell: r1\|Mux5~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux6  from: datac  to: combout " "Cell: r1\|Mux6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux6  from: datad  to: combout " "Cell: r1\|Mux6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux6~0  from: datac  to: combout " "Cell: r1\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux6~0  from: datad  to: combout " "Cell: r1\|Mux6~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux6~1  from: dataa  to: combout " "Cell: r1\|Mux6~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux6~1  from: datad  to: combout " "Cell: r1\|Mux6~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux6~2  from: datac  to: combout " "Cell: r1\|Mux6~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux6~2  from: datad  to: combout " "Cell: r1\|Mux6~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux7  from: dataa  to: combout " "Cell: r1\|Mux7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux7  from: datab  to: combout " "Cell: r1\|Mux7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux7~0  from: dataa  to: combout " "Cell: r1\|Mux7~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux7~0  from: datab  to: combout " "Cell: r1\|Mux7~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux7~1  from: datac  to: combout " "Cell: r1\|Mux7~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux7~1  from: datad  to: combout " "Cell: r1\|Mux7~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux7~2  from: datab  to: combout " "Cell: r1\|Mux7~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux7~2  from: datad  to: combout " "Cell: r1\|Mux7~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux8  from: dataa  to: combout " "Cell: r1\|Mux8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux8  from: datad  to: combout " "Cell: r1\|Mux8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux8~0  from: datab  to: combout " "Cell: r1\|Mux8~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux8~0  from: datad  to: combout " "Cell: r1\|Mux8~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux8~1  from: dataa  to: combout " "Cell: r1\|Mux8~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux8~1  from: datad  to: combout " "Cell: r1\|Mux8~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux8~2  from: dataa  to: combout " "Cell: r1\|Mux8~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux8~2  from: datac  to: combout " "Cell: r1\|Mux8~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux9  from: dataa  to: combout " "Cell: r1\|Mux9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux9  from: datad  to: combout " "Cell: r1\|Mux9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux9~0  from: datab  to: combout " "Cell: r1\|Mux9~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux9~0  from: datac  to: combout " "Cell: r1\|Mux9~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux9~1  from: dataa  to: combout " "Cell: r1\|Mux9~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux9~1  from: datab  to: combout " "Cell: r1\|Mux9~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux9~2  from: dataa  to: combout " "Cell: r1\|Mux9~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r1\|Mux9~2  from: datad  to: combout " "Cell: r1\|Mux9~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~0  from: dataa  to: combout " "Cell: ula1\|Add0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~0  from: datab  to: combout " "Cell: ula1\|Add0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~10  from: cin  to: combout " "Cell: ula1\|Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~10  from: dataa  to: combout " "Cell: ula1\|Add0~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~10  from: datab  to: combout " "Cell: ula1\|Add0~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~12  from: cin  to: combout " "Cell: ula1\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~12  from: dataa  to: combout " "Cell: ula1\|Add0~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~12  from: datab  to: combout " "Cell: ula1\|Add0~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~14  from: cin  to: combout " "Cell: ula1\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~14  from: dataa  to: combout " "Cell: ula1\|Add0~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~14  from: datab  to: combout " "Cell: ula1\|Add0~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~16  from: cin  to: combout " "Cell: ula1\|Add0~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~16  from: dataa  to: combout " "Cell: ula1\|Add0~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~16  from: datab  to: combout " "Cell: ula1\|Add0~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~18  from: cin  to: combout " "Cell: ula1\|Add0~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~18  from: dataa  to: combout " "Cell: ula1\|Add0~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~18  from: datab  to: combout " "Cell: ula1\|Add0~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~20  from: cin  to: combout " "Cell: ula1\|Add0~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~20  from: dataa  to: combout " "Cell: ula1\|Add0~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~20  from: datab  to: combout " "Cell: ula1\|Add0~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~22  from: cin  to: combout " "Cell: ula1\|Add0~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~22  from: dataa  to: combout " "Cell: ula1\|Add0~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~22  from: datab  to: combout " "Cell: ula1\|Add0~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~24  from: cin  to: combout " "Cell: ula1\|Add0~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~24  from: dataa  to: combout " "Cell: ula1\|Add0~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~24  from: datab  to: combout " "Cell: ula1\|Add0~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~26  from: cin  to: combout " "Cell: ula1\|Add0~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~26  from: dataa  to: combout " "Cell: ula1\|Add0~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~26  from: datab  to: combout " "Cell: ula1\|Add0~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~28  from: cin  to: combout " "Cell: ula1\|Add0~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~28  from: dataa  to: combout " "Cell: ula1\|Add0~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~28  from: datab  to: combout " "Cell: ula1\|Add0~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~2  from: cin  to: combout " "Cell: ula1\|Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~2  from: dataa  to: combout " "Cell: ula1\|Add0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~2  from: datab  to: combout " "Cell: ula1\|Add0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~30  from: cin  to: combout " "Cell: ula1\|Add0~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~30  from: datab  to: combout " "Cell: ula1\|Add0~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~30  from: datad  to: combout " "Cell: ula1\|Add0~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~4  from: cin  to: combout " "Cell: ula1\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~4  from: dataa  to: combout " "Cell: ula1\|Add0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~4  from: datab  to: combout " "Cell: ula1\|Add0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~6  from: cin  to: combout " "Cell: ula1\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~6  from: dataa  to: combout " "Cell: ula1\|Add0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~6  from: datab  to: combout " "Cell: ula1\|Add0~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~8  from: cin  to: combout " "Cell: ula1\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~8  from: dataa  to: combout " "Cell: ula1\|Add0~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add0~8  from: datab  to: combout " "Cell: ula1\|Add0~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~0  from: dataa  to: combout " "Cell: ula1\|Add1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~0  from: datab  to: combout " "Cell: ula1\|Add1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~10  from: cin  to: combout " "Cell: ula1\|Add1~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~10  from: dataa  to: combout " "Cell: ula1\|Add1~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~10  from: datab  to: combout " "Cell: ula1\|Add1~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~12  from: cin  to: combout " "Cell: ula1\|Add1~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~12  from: dataa  to: combout " "Cell: ula1\|Add1~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~12  from: datab  to: combout " "Cell: ula1\|Add1~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~14  from: cin  to: combout " "Cell: ula1\|Add1~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~14  from: dataa  to: combout " "Cell: ula1\|Add1~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~14  from: datab  to: combout " "Cell: ula1\|Add1~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~16  from: cin  to: combout " "Cell: ula1\|Add1~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~16  from: dataa  to: combout " "Cell: ula1\|Add1~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~16  from: datab  to: combout " "Cell: ula1\|Add1~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~18  from: cin  to: combout " "Cell: ula1\|Add1~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~18  from: dataa  to: combout " "Cell: ula1\|Add1~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~18  from: datab  to: combout " "Cell: ula1\|Add1~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~20  from: cin  to: combout " "Cell: ula1\|Add1~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~20  from: dataa  to: combout " "Cell: ula1\|Add1~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~20  from: datab  to: combout " "Cell: ula1\|Add1~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~22  from: cin  to: combout " "Cell: ula1\|Add1~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~22  from: dataa  to: combout " "Cell: ula1\|Add1~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~22  from: datab  to: combout " "Cell: ula1\|Add1~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~24  from: cin  to: combout " "Cell: ula1\|Add1~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~24  from: dataa  to: combout " "Cell: ula1\|Add1~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~24  from: datab  to: combout " "Cell: ula1\|Add1~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~26  from: cin  to: combout " "Cell: ula1\|Add1~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~26  from: dataa  to: combout " "Cell: ula1\|Add1~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~26  from: datab  to: combout " "Cell: ula1\|Add1~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~28  from: cin  to: combout " "Cell: ula1\|Add1~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~28  from: dataa  to: combout " "Cell: ula1\|Add1~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~28  from: datab  to: combout " "Cell: ula1\|Add1~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~2  from: cin  to: combout " "Cell: ula1\|Add1~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~2  from: dataa  to: combout " "Cell: ula1\|Add1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~2  from: datab  to: combout " "Cell: ula1\|Add1~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~30  from: cin  to: combout " "Cell: ula1\|Add1~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~30  from: datab  to: combout " "Cell: ula1\|Add1~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~30  from: datad  to: combout " "Cell: ula1\|Add1~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~4  from: cin  to: combout " "Cell: ula1\|Add1~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~4  from: dataa  to: combout " "Cell: ula1\|Add1~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~4  from: datab  to: combout " "Cell: ula1\|Add1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~6  from: cin  to: combout " "Cell: ula1\|Add1~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~6  from: dataa  to: combout " "Cell: ula1\|Add1~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~6  from: datab  to: combout " "Cell: ula1\|Add1~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~8  from: cin  to: combout " "Cell: ula1\|Add1~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~8  from: dataa  to: combout " "Cell: ula1\|Add1~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Add1~8  from: datab  to: combout " "Cell: ula1\|Add1~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux10~2  from: datad  to: combout " "Cell: ula1\|Mux10~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux11~3  from: datad  to: combout " "Cell: ula1\|Mux11~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux12~6  from: dataa  to: combout " "Cell: ula1\|Mux12~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux13  from: dataa  to: combout " "Cell: ula1\|Mux13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux13~1  from: datac  to: combout " "Cell: ula1\|Mux13~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux13~4  from: dataa  to: combout " "Cell: ula1\|Mux13~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux14  from: datad  to: combout " "Cell: ula1\|Mux14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux14~3  from: dataa  to: combout " "Cell: ula1\|Mux14~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux14~7  from: datab  to: combout " "Cell: ula1\|Mux14~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux15~4  from: dataa  to: combout " "Cell: ula1\|Mux15~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux15~4  from: datab  to: combout " "Cell: ula1\|Mux15~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux1~2  from: dataa  to: combout " "Cell: ula1\|Mux1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux1~7  from: datad  to: combout " "Cell: ula1\|Mux1~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux2~1  from: datac  to: combout " "Cell: ula1\|Mux2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux2~3  from: datab  to: combout " "Cell: ula1\|Mux2~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux3  from: datad  to: combout " "Cell: ula1\|Mux3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux3~1  from: dataa  to: combout " "Cell: ula1\|Mux3~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux3~4  from: dataa  to: combout " "Cell: ula1\|Mux3~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux4  from: datad  to: combout " "Cell: ula1\|Mux4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux4~10  from: datab  to: combout " "Cell: ula1\|Mux4~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux4~7  from: datab  to: combout " "Cell: ula1\|Mux4~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux5~5  from: datad  to: combout " "Cell: ula1\|Mux5~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux6~2  from: datad  to: combout " "Cell: ula1\|Mux6~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux7~2  from: datad  to: combout " "Cell: ula1\|Mux7~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux8~6  from: datad  to: combout " "Cell: ula1\|Mux8~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|Mux9~3  from: dataa  to: combout " "Cell: ula1\|Mux9~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|ShiftLeft0~18  from: datad  to: combout " "Cell: ula1\|ShiftLeft0~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|ShiftLeft0~9  from: datac  to: combout " "Cell: ula1\|ShiftLeft0~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|ShiftRight0~24  from: datad  to: combout " "Cell: ula1\|ShiftRight0~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|ShiftRight0~26  from: dataa  to: combout " "Cell: ula1\|ShiftRight0~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|ULAResult\[10\]~37  from: dataa  to: combout " "Cell: ula1\|ULAResult\[10\]~37  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|ULAResult\[11\]~41  from: datab  to: combout " "Cell: ula1\|ULAResult\[11\]~41  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|ULAResult\[6\]~12  from: datac  to: combout " "Cell: ula1\|ULAResult\[6\]~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|ULAResult\[7\]~20  from: datab  to: combout " "Cell: ula1\|ULAResult\[7\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|ULAResult\[8\]~29  from: datab  to: combout " "Cell: ula1\|ULAResult\[8\]~29  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula1\|ULAResult\[9\]~33  from: datab  to: combout " "Cell: ula1\|ULAResult\[9\]~33  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131738 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1675947131738 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1675947131769 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.651 " "Worst-case setup slack is -8.651" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.651     -6061.424 CLOCK_50  " "   -8.651     -6061.424 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.350      -834.035 SW\[17\]  " "   -7.350      -834.035 SW\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.372       -12.231 RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|ram_block1a0~porta_address_reg0  " "   -2.372       -12.231 RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131769 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1675947131769 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.869 " "Worst-case hold slack is -6.869" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.869       -55.355 RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|ram_block1a0~porta_address_reg0  " "   -6.869       -55.355 RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.405        -1.743 SW\[17\]  " "   -0.405        -1.743 SW\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 CLOCK_50  " "    0.215         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1675947131785 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1675947131801 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1675947131801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -5.083 " "Worst-case minimum pulse width slack is -5.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.083     -2704.924 RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|ram_block1a0~porta_address_reg0  " "   -5.083     -2704.924 RomInstMem:InstMem\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000     -3939.916 CLOCK_50  " "   -2.000     -3939.916 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222      -128.222 SW\[17\]  " "   -1.222      -128.222 SW\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675947131816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1675947131816 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1675947132019 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1675947132051 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1675947132051 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4560 " "Peak virtual memory: 4560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1675947132176 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 09 09:52:12 2023 " "Processing ended: Thu Feb 09 09:52:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1675947132176 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1675947132176 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1675947132176 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1675947132176 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1675947133176 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1675947133176 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 09 09:52:13 2023 " "Processing started: Thu Feb 09 09:52:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1675947133176 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1675947133176 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Mod_Teste -c Mod_Teste " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Mod_Teste -c Mod_Teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1675947133176 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Mod_Teste.vo C:/Users/alunos/Downloads/sprint 8/simulation/modelsim/ simulation " "Generated file Mod_Teste.vo in folder \"C:/Users/alunos/Downloads/sprint 8/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1675947133817 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4540 " "Peak virtual memory: 4540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1675947133879 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 09 09:52:13 2023 " "Processing ended: Thu Feb 09 09:52:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1675947133879 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1675947133879 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1675947133879 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1675947133879 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 487 s " "Quartus II Full Compilation was successful. 0 errors, 487 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1675947134489 ""}
