timestamp 1654697490
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use sky130_fd_pr__nfet_01v8_QQ8PGA sky130_fd_pr__nfet_01v8_QQ8PGA_0 1 0 501 0 1 1479
use sky130_fd_pr__nfet_01v8_6YE2KS sky130_fd_pr__nfet_01v8_6YE2KS_0 1 0 433 0 1 360
node "m1_80_970#" 11 1387.16 80 970 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 156288 6000 578456 8432 0 0 0 0 0 0 0 0
node "m1_176_1194#" 7 736.478 176 1194 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 104192 4000 215964 4012 197600 2040 0 0 0 0 0 0
node "li_330_n30#" 43 606.672 330 -30 v0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15400 580 59080 2152 153672 2396 0 0 0 0 0 0 0 0
node "a_132_882#" 3668 2711.87 132 882 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 194832 6432 0 0 100368 6176 330500 13320 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_80_970#" "m1_176_1194#" 1131.97
cap "a_132_882#" "m1_176_1194#" 1161.52
cap "m1_80_970#" "li_330_n30#" 217.707
cap "li_330_n30#" "a_132_882#" 844.823
cap "m1_80_970#" "a_132_882#" 1860.98
cap "sky130_fd_pr__nfet_01v8_6YE2KS_0/a_n447_n374#" "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n413_109#" 476.482
cap "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n369_531#" "sky130_fd_pr__nfet_01v8_6YE2KS_0/a_n447_n374#" 1309.12
cap "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n321_109#" "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n413_109#" 980.123
cap "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n369_531#" "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n321_109#" 202.541
cap "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n321_109#" "sky130_fd_pr__nfet_01v8_6YE2KS_0/a_n447_n374#" -28
cap "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n369_531#" "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n413_109#" 484.819
cap "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n369_531#" "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n321_109#" 682.106
cap "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n413_109#" "sky130_fd_pr__nfet_01v8_6YE2KS_0/a_n447_n374#" 57.6273
cap "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n321_109#" "sky130_fd_pr__nfet_01v8_6YE2KS_0/a_n447_n374#" -28
cap "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n369_531#" "sky130_fd_pr__nfet_01v8_6YE2KS_0/a_n447_n374#" 515.902
cap "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n413_109#" "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n321_109#" 1108.82
cap "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n413_109#" "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n369_531#" 888.692
merge "sky130_fd_pr__nfet_01v8_6YE2KS_0/a_187_n288#" "sky130_fd_pr__nfet_01v8_6YE2KS_0/a_29_n288#" 1963.57 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 990768 -5312 0 0 312048 -3200 184560 -5536 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_6YE2KS_0/a_29_n288#" "sky130_fd_pr__nfet_01v8_6YE2KS_0/a_n129_n288#"
merge "sky130_fd_pr__nfet_01v8_6YE2KS_0/a_n129_n288#" "sky130_fd_pr__nfet_01v8_6YE2KS_0/a_n287_n288#"
merge "sky130_fd_pr__nfet_01v8_6YE2KS_0/a_n287_n288#" "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_207_n597#"
merge "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_207_n597#" "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_303_n87#"
merge "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_303_n87#" "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_15_n597#"
merge "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_15_n597#" "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_111_n87#"
merge "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_111_n87#" "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n177_n597#"
merge "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n177_n597#" "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n81_n87#"
merge "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n81_n87#" "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n369_n597#"
merge "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n369_n597#" "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n273_n87#"
merge "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n273_n87#" "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_303_21#"
merge "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_303_21#" "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_111_21#"
merge "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_111_21#" "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_207_531#"
merge "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_207_531#" "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n81_21#"
merge "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n81_21#" "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_15_531#"
merge "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_15_531#" "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n273_21#"
merge "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n273_21#" "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n177_531#"
merge "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n177_531#" "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n369_531#"
merge "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n369_531#" "a_132_882#"
merge "sky130_fd_pr__nfet_01v8_6YE2KS_0/a_287_n200#" "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n515_n683#" -897.664 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -307560 -508 -52560 -1332 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n515_n683#" "VSUBS"
merge "VSUBS" "sky130_fd_pr__nfet_01v8_6YE2KS_0/a_n29_n200#"
merge "sky130_fd_pr__nfet_01v8_6YE2KS_0/a_n29_n200#" "sky130_fd_pr__nfet_01v8_6YE2KS_0/a_n345_n200#"
merge "sky130_fd_pr__nfet_01v8_6YE2KS_0/a_n345_n200#" "sky130_fd_pr__nfet_01v8_6YE2KS_0/a_n447_n374#"
merge "sky130_fd_pr__nfet_01v8_6YE2KS_0/a_n447_n374#" "li_330_n30#"
merge "sky130_fd_pr__nfet_01v8_6YE2KS_0/a_129_n200#" "sky130_fd_pr__nfet_01v8_6YE2KS_0/a_n187_n200#" -848.807 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -191376 -5328 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_6YE2KS_0/a_n187_n200#" "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_351_n509#"
merge "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_351_n509#" "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_159_n509#"
merge "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_159_n509#" "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n33_n509#"
merge "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n33_n509#" "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n225_n509#"
merge "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n225_n509#" "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n413_n509#"
merge "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n413_n509#" "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_351_109#"
merge "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_351_109#" "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_159_109#"
merge "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_159_109#" "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n33_109#"
merge "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n33_109#" "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n225_109#"
merge "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n225_109#" "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n413_109#"
merge "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n413_109#" "m1_80_970#"
merge "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_255_n509#" "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_63_n509#" -625.421 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -113760 -3552 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_63_n509#" "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n129_n509#"
merge "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n129_n509#" "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n321_n509#"
merge "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n321_n509#" "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_255_109#"
merge "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_255_109#" "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_63_109#"
merge "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_63_109#" "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n129_109#"
merge "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n129_109#" "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n321_109#"
merge "sky130_fd_pr__nfet_01v8_QQ8PGA_0/a_n321_109#" "m1_176_1194#"
