{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1636715831521 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1636715831521 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Analog_Input_Test_Code EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"Analog_Input_Test_Code\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1636715831587 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1636715832071 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1636715832071 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1636715832692 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1636715832764 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636715833550 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636715833550 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636715833550 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1636715833550 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 6005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636715833612 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 6007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636715833612 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 6009 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636715833612 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 6011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636715833612 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 6013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636715833612 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1636715833612 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1636715833667 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 104 " "No exact pin location assignment(s) for 3 pins of 104 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1636715835193 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Analog_Input_Test_Code.sdc " "Synopsys Design Constraints File file not found: 'Analog_Input_Test_Code.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1636715836301 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1636715836302 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1636715836423 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1636715836423 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1636715836441 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636715837453 ""}  } { { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 6002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636715837453 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST_I_i  " "Automatically promoted node RST_I_i " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636715837453 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED\[0\]~reg0 " "Destination node LED\[0\]~reg0" {  } { { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 571 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 3830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636715837453 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Analog_Input_Test_Code_Mux:Analog_Input_Test_Code_Mux_1\|Analog_Input_Load " "Destination node Analog_Input_Test_Code_Mux:Analog_Input_Test_Code_Mux_1\|Analog_Input_Load" {  } { { "../scr/Analog_Input_Test_Code_Mux.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code_Mux.vhd" 128 -1 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 2028 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636715837453 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_Analog_Driver:SPI_Analog_Driver_1\|SPI_Drive_state.FE_1 " "Destination node SPI_Analog_Driver:SPI_Analog_Driver_1\|SPI_Drive_state.FE_1" {  } { { "../scr/SPI_Analog_Driver.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/SPI_Analog_Driver.vhd" 134 -1 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 3785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636715837453 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_Analog_Driver:SPI_Analog_Driver_1\|SPI_Drive_state.idle " "Destination node SPI_Analog_Driver:SPI_Analog_Driver_1\|SPI_Drive_state.idle" {  } { { "../scr/SPI_Analog_Driver.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/SPI_Analog_Driver.vhd" 134 -1 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 3749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636715837453 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_Analog_Driver:SPI_Analog_Driver_1\|SPI_Drive_state.RE_1 " "Destination node SPI_Analog_Driver:SPI_Analog_Driver_1\|SPI_Drive_state.RE_1" {  } { { "../scr/SPI_Analog_Driver.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/SPI_Analog_Driver.vhd" 134 -1 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 3786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636715837453 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_Analog_Driver:SPI_Analog_Driver_1\|SPI_Drive_state.wait_1 " "Destination node SPI_Analog_Driver:SPI_Analog_Driver_1\|SPI_Drive_state.wait_1" {  } { { "../scr/SPI_Analog_Driver.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/SPI_Analog_Driver.vhd" 134 -1 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 3788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636715837453 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_Analog_Driver:SPI_Analog_Driver_1\|SPI_Drive_state.Convertion_Start " "Destination node SPI_Analog_Driver:SPI_Analog_Driver_1\|SPI_Drive_state.Convertion_Start" {  } { { "../scr/SPI_Analog_Driver.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/SPI_Analog_Driver.vhd" 134 -1 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 3761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636715837453 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_Analog_Driver:SPI_Analog_Driver_1\|SPI_Drive_state.Cycle_cnt " "Destination node SPI_Analog_Driver:SPI_Analog_Driver_1\|SPI_Drive_state.Cycle_cnt" {  } { { "../scr/SPI_Analog_Driver.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/SPI_Analog_Driver.vhd" 134 -1 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 3787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636715837453 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_Analog_Driver:SPI_Analog_Driver_1\|SPI_Drive_state.CS_on " "Destination node SPI_Analog_Driver:SPI_Analog_Driver_1\|SPI_Drive_state.CS_on" {  } { { "../scr/SPI_Analog_Driver.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/SPI_Analog_Driver.vhd" 134 -1 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 3767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636715837453 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_Analog_Driver:SPI_Analog_Driver_1\|SPI_Drive_state.Wait_Bit_Rate_1 " "Destination node SPI_Analog_Driver:SPI_Analog_Driver_1\|SPI_Drive_state.Wait_Bit_Rate_1" {  } { { "../scr/SPI_Analog_Driver.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/SPI_Analog_Driver.vhd" 134 -1 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 3789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636715837453 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1636715837453 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1636715837453 ""}  } { { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 74 -1 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 3834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636715837453 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1636715838381 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1636715838395 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1636715838396 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1636715838413 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1636715838448 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1636715838509 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1636715838509 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1636715838539 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1636715839065 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1636715839079 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1636715839079 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 2.5V 0 0 3 " "Number of I/O pins in group: 3 (unused VREF, 2.5V VCCIO, 0 input, 0 output, 3 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1636715839124 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1636715839124 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1636715839124 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 10 4 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1636715839125 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 2 14 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1636715839125 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 23 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1636715839125 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 20 0 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1636715839125 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 18 0 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 18 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1636715839125 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 10 3 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1636715839125 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 20 4 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1636715839125 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 24 0 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1636715839125 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1636715839125 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1636715839125 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SADDR " "Node \"ADC_SADDR\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SADDR" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDAT " "Node \"ADC_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_ASDO " "Node \"EPCS_ASDO\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EPCS_ASDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DATA0 " "Node \"EPCS_DATA0\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DCLK " "Node \"EPCS_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EPCS_DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_NCSO " "Node \"EPCS_NCSO\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EPCS_NCSO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[10\] " "Node \"GPIO_2\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[11\] " "Node \"GPIO_2\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[12\] " "Node \"GPIO_2\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[9\] " "Node \"GPIO_2\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_CS_N " "Node \"G_SENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_INT " "Node \"G_SENSOR_INT\" is assigned to location or region, but does not exist in design" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636715839554 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1636715839554 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636715839556 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1636715839672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1636715841370 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636715843184 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1636715843276 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1636715854333 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636715854333 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1636715855413 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1636715859327 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1636715859327 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1636715867165 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1636715867165 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636715867168 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.48 " "Total time spent on timing analysis during the Fitter is 5.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1636715867787 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1636715867878 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1636715868900 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1636715868904 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1636715869678 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636715871482 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1636715878211 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "92 Cyclone IV E " "92 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[0\] 3.3-V LVTTL E15 " "Pin GPIO_2_IN\[0\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_2_IN[0] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[1\] 3.3-V LVTTL E16 " "Pin GPIO_2_IN\[1\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_2_IN[1] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[2\] 3.3-V LVTTL M16 " "Pin GPIO_2_IN\[2\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_2_IN[2] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_IN\[0\] 3.3-V LVTTL A8 " "Pin GPIO_0_IN\[0\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0_IN[0] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[0\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_IN\[1\] 3.3-V LVTTL B8 " "Pin GPIO_0_IN\[1\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0_IN[1] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[1\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_IN\[0\] 3.3-V LVTTL T9 " "Pin GPIO_1_IN\[0\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1_IN[0] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[0\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_IN\[1\] 3.3-V LVTTL R9 " "Pin GPIO_1_IN\[1\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1_IN[1] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[1\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL F1 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at F1" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { I2C_SDAT } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[0\] 3.3-V LVTTL A14 " "Pin GPIO_2\[0\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_2[0] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[1\] 3.3-V LVTTL B16 " "Pin GPIO_2\[1\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_2[1] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[2\] 3.3-V LVTTL C14 " "Pin GPIO_2\[2\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_2[2] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[3\] 3.3-V LVTTL C16 " "Pin GPIO_2\[3\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_2[3] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[4\] 3.3-V LVTTL C15 " "Pin GPIO_2\[4\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_2[4] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[5\] 3.3-V LVTTL D16 " "Pin GPIO_2\[5\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_2[5] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[6\] 3.3-V LVTTL D15 " "Pin GPIO_2\[6\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_2[6] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[7\] 3.3-V LVTTL D14 " "Pin GPIO_2\[7\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_2[7] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[8\] 3.3-V LVTTL F15 " "Pin GPIO_2\[8\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_2[8] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[6\] 3.3-V LVTTL A4 " "Pin GPIO_0\[6\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[6] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[8\] 3.3-V LVTTL A5 " "Pin GPIO_0\[8\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[8] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[9\] 3.3-V LVTTL D5 " "Pin GPIO_0\[9\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[9] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[10\] 3.3-V LVTTL B6 " "Pin GPIO_0\[10\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[10] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[11\] 3.3-V LVTTL A6 " "Pin GPIO_0\[11\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[11] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[12\] 3.3-V LVTTL B7 " "Pin GPIO_0\[12\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[12] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[13\] 3.3-V LVTTL D6 " "Pin GPIO_0\[13\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[13] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[14\] 3.3-V LVTTL A7 " "Pin GPIO_0\[14\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[14] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[15\] 3.3-V LVTTL C6 " "Pin GPIO_0\[15\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[15] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[16\] 3.3-V LVTTL C8 " "Pin GPIO_0\[16\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[16] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[17\] 3.3-V LVTTL E6 " "Pin GPIO_0\[17\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[17] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[18\] 3.3-V LVTTL E7 " "Pin GPIO_0\[18\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[18] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[19\] 3.3-V LVTTL D8 " "Pin GPIO_0\[19\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[19] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[20\] 3.3-V LVTTL E8 " "Pin GPIO_0\[20\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[20] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[21\] 3.3-V LVTTL F8 " "Pin GPIO_0\[21\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[21] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[22\] 3.3-V LVTTL F9 " "Pin GPIO_0\[22\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[22] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[23\] 3.3-V LVTTL E9 " "Pin GPIO_0\[23\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[23] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[24\] 3.3-V LVTTL C9 " "Pin GPIO_0\[24\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[24] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[25\] 3.3-V LVTTL D9 " "Pin GPIO_0\[25\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[25] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[26\] 3.3-V LVTTL E11 " "Pin GPIO_0\[26\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[26] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[27\] 3.3-V LVTTL E10 " "Pin GPIO_0\[27\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[27] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[28\] 3.3-V LVTTL C11 " "Pin GPIO_0\[28\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[28] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[29\] 3.3-V LVTTL B11 " "Pin GPIO_0\[29\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[29] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[30\] 3.3-V LVTTL A12 " "Pin GPIO_0\[30\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[30] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[31\] 3.3-V LVTTL D11 " "Pin GPIO_0\[31\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[31] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[32\] 3.3-V LVTTL D12 " "Pin GPIO_0\[32\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[32] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[33\] 3.3-V LVTTL B12 " "Pin GPIO_0\[33\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[33] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[1\] 3.3-V LVTTL T15 " "Pin GPIO_1\[1\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[1] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[2\] 3.3-V LVTTL T14 " "Pin GPIO_1\[2\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[2] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[3\] 3.3-V LVTTL T13 " "Pin GPIO_1\[3\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[3] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[4\] 3.3-V LVTTL R13 " "Pin GPIO_1\[4\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[4] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[5\] 3.3-V LVTTL T12 " "Pin GPIO_1\[5\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[5] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[6\] 3.3-V LVTTL R12 " "Pin GPIO_1\[6\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[6] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[7\] 3.3-V LVTTL T11 " "Pin GPIO_1\[7\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[7] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[8\] 3.3-V LVTTL T10 " "Pin GPIO_1\[8\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[8] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[9\] 3.3-V LVTTL R11 " "Pin GPIO_1\[9\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[9] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[10\] 3.3-V LVTTL P11 " "Pin GPIO_1\[10\] uses I/O standard 3.3-V LVTTL at P11" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[10] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[11\] 3.3-V LVTTL R10 " "Pin GPIO_1\[11\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[11] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[12\] 3.3-V LVTTL N12 " "Pin GPIO_1\[12\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[12] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[13\] 3.3-V LVTTL P9 " "Pin GPIO_1\[13\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[13] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[14\] 3.3-V LVTTL N9 " "Pin GPIO_1\[14\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[14] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[15\] 3.3-V LVTTL N11 " "Pin GPIO_1\[15\] uses I/O standard 3.3-V LVTTL at N11" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[15] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[16\] 3.3-V LVTTL L16 " "Pin GPIO_1\[16\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[16] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[17\] 3.3-V LVTTL K16 " "Pin GPIO_1\[17\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[17] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[18\] 3.3-V LVTTL R16 " "Pin GPIO_1\[18\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[18] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[19\] 3.3-V LVTTL L15 " "Pin GPIO_1\[19\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[19] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[20\] 3.3-V LVTTL P15 " "Pin GPIO_1\[20\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[20] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[21\] 3.3-V LVTTL P16 " "Pin GPIO_1\[21\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[21] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[22\] 3.3-V LVTTL R14 " "Pin GPIO_1\[22\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[22] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[23\] 3.3-V LVTTL N16 " "Pin GPIO_1\[23\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[23] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[24\] 3.3-V LVTTL N15 " "Pin GPIO_1\[24\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[24] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[25\] 3.3-V LVTTL P14 " "Pin GPIO_1\[25\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[25] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[26\] 3.3-V LVTTL L14 " "Pin GPIO_1\[26\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[26] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[27\] 3.3-V LVTTL N14 " "Pin GPIO_1\[27\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[27] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[28\] 3.3-V LVTTL M10 " "Pin GPIO_1\[28\] uses I/O standard 3.3-V LVTTL at M10" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[28] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[29\] 3.3-V LVTTL L13 " "Pin GPIO_1\[29\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[29] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[30\] 3.3-V LVTTL J16 " "Pin GPIO_1\[30\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[30] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[31\] 3.3-V LVTTL K15 " "Pin GPIO_1\[31\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[31] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[32\] 3.3-V LVTTL J13 " "Pin GPIO_1\[32\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[32] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[33\] 3.3-V LVTTL J14 " "Pin GPIO_1\[33\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[33] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[0\] 3.3-V LVTTL D3 " "Pin GPIO_0\[0\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[0] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[1\] 3.3-V LVTTL C3 " "Pin GPIO_0\[1\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[1] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[2\] 3.3-V LVTTL A2 " "Pin GPIO_0\[2\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[2] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[3\] 3.3-V LVTTL A3 " "Pin GPIO_0\[3\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[3] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[4\] 3.3-V LVTTL B3 " "Pin GPIO_0\[4\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[4] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[5\] 3.3-V LVTTL B4 " "Pin GPIO_0\[5\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[5] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[7\] 3.3-V LVTTL B5 " "Pin GPIO_0\[7\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[7] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[0\] 3.3-V LVTTL F13 " "Pin GPIO_1\[0\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[0] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636715878430 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1636715878430 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "80 " "Following 80 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { I2C_SDAT } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2_UP\[0\] a permanently disabled " "Pin GPIO_2_UP\[0\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_2_UP[0] } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2_UP\[1\] a permanently disabled " "Pin GPIO_2_UP\[1\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_2_UP[1] } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2_UP\[2\] a permanently disabled " "Pin GPIO_2_UP\[2\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_2_UP[2] } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[0\] a permanently disabled " "Pin GPIO_2\[0\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_2[0] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[1\] a permanently disabled " "Pin GPIO_2\[1\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_2[1] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[2\] a permanently disabled " "Pin GPIO_2\[2\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_2[2] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[3\] a permanently disabled " "Pin GPIO_2\[3\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_2[3] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[4\] a permanently disabled " "Pin GPIO_2\[4\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_2[4] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[5\] a permanently disabled " "Pin GPIO_2\[5\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_2[5] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[6\] a permanently disabled " "Pin GPIO_2\[6\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_2[6] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[7\] a permanently disabled " "Pin GPIO_2\[7\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_2[7] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[8\] a permanently disabled " "Pin GPIO_2\[8\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_2[8] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[6] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[8] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[9] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[10] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[11] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[12] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[13] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[14] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[15] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[16] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[17] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[18] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[19] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[20] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[21] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[22] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[23] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[24] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[25] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[26] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[27] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[28] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[29] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[30] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[31] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[32] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[33] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[1] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[2] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[3] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[4] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[5] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[6] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[7] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[8] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[9] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[10] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[11] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[12] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[13] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[14] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[15] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[16] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[17] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[18] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[19] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[20] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[21] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[22] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[23] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[24] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[25] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[26] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[27] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[28] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[29] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[30] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[31] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[32] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[33] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently enabled " "Pin GPIO_0\[0\] has a permanently enabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[0] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[1] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently enabled " "Pin GPIO_0\[2\] has a permanently enabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[2] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently enabled " "Pin GPIO_0\[4\] has a permanently enabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[4] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently enabled " "Pin GPIO_0\[5\] has a permanently enabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[5] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently enabled " "Pin GPIO_0\[7\] has a permanently enabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[7] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently enabled " "Pin GPIO_1\[0\] has a permanently enabled output enable" {  } { { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[0] } } } { "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/labuser/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "../scr/Analog_Input_Test_Code.vhd" "" { Text "/home/labuser/Downloads/AVN_Generic_Firmware/scr/Analog_Input_Test_Code.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1636715878437 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1636715878437 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/labuser/Downloads/AVN_Generic_Firmware/Quartus/output_files/Analog_Input_Test_Code.fit.smsg " "Generated suppressed messages file /home/labuser/Downloads/AVN_Generic_Firmware/Quartus/output_files/Analog_Input_Test_Code.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1636715879329 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 62 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "768 " "Peak virtual memory: 768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636715881714 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 12 13:18:01 2021 " "Processing ended: Fri Nov 12 13:18:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636715881714 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636715881714 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636715881714 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1636715881714 ""}
