{"_id": "516c506a2718467b12fbde50", "categories": {"audience": [], "database": [], "developmentstatus": [{"fullname": "3 - Alpha", "fullpath": "Development Status :: 3 - Alpha", "id": 9, "shortname": "alpha"}], "environment": [], "language": [{"fullname": "VHDL/Verilog", "fullpath": "Programming Language :: VHDL/Verilog", "id": 551, "shortname": "vhdl_verilog"}], "license": [{"fullname": "GNU General Public License version 2.0 (GPLv2)", "fullpath": "License :: OSI-Approved Open Source :: GNU General Public License version 2.0 (GPLv2)", "id": 15, "shortname": "gpl"}], "os": [], "topic": [{"fullname": "Interface Engine/Protocol Translator", "fullpath": "Topic :: Scientific/Engineering :: Interface Engine/Protocol Translator", "id": 386, "shortname": "interfaceengine"}], "translation": []}, "creation_date": "2010-09-29", "developers": [{"name": "Hirokatsu Sunakawa", "url": "http://sourceforge.net/u/sunakawa/", "username": "sunakawa"}], "external_homepage": "http://dvienc.sourceforge.net", "icon_url": null, "labels": [], "moved_to_url": "", "name": "dvi_enc", "preferred_support_tool": "", "preferred_support_url": "", "private": false, "screenshots": [], "short_description": "The dvi_enc is an example of implementation to Xilinx Spartan3A FPGA of the DVI encoder algorithm. It's written by Verilog HDL. And, the implementation supports XGA video mode.", "shortname": "dvienc", "socialnetworks": [], "status": "active", "summary": "", "tools": [{"label": "Summary", "mount_point": "summary", "name": "summary", "sourceforge_group_id": 356675}, {"label": "Support", "mount_point": "support", "name": "support"}, {"label": "Reviews", "mount_point": "reviews", "name": "reviews"}, {"label": "Files", "mount_point": "files", "name": "files"}, {"label": "Wiki", "mount_point": "wiki", "name": "wiki"}, {"label": "Mailing Lists", "mount_point": "mailman", "name": "mailman"}, {"label": "Activity", "mount_point": "activity", "name": "activity"}], "url": "http://sourceforge.net/p/dvienc/", "video_url": ""}
