// Seed: 238849348
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  assign {1, 1} = id_1 == 1'h0;
  wire id_3 = id_3;
  id_4 :
  assert property (@(posedge !id_2) 1)
  else $display(id_3);
  assign id_4 = id_1;
  logic [7:0] id_5;
  wire id_6;
  assign id_5[1] = 1'h0;
  wire id_7;
  wire id_8;
  logic [7:0] id_9 = id_5;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3 = 1;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  tri0 id_4;
  id_5(
      .id_0(id_4 - id_3), .id_1(id_2), .id_2(1), .id_3(id_1)
  );
endmodule
