\hypertarget{union__hw__ftm__combine}{}\section{\+\_\+hw\+\_\+ftm\+\_\+combine Union Reference}
\label{union__hw__ftm__combine}\index{\+\_\+hw\+\_\+ftm\+\_\+combine@{\+\_\+hw\+\_\+ftm\+\_\+combine}}


H\+W\+\_\+\+F\+T\+M\+\_\+\+C\+O\+M\+B\+I\+NE -\/ Function For Linked Channels (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+ftm.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__ftm__combine_1_1__hw__ftm__combine__bitfields}{\+\_\+hw\+\_\+ftm\+\_\+combine\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__ftm__combine_a754f09680367d3201310c0767f8fe38a}{}\label{union__hw__ftm__combine_a754f09680367d3201310c0767f8fe38a}

\item 
struct \hyperlink{struct__hw__ftm__combine_1_1__hw__ftm__combine__bitfields}{\+\_\+hw\+\_\+ftm\+\_\+combine\+::\+\_\+hw\+\_\+ftm\+\_\+combine\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__ftm__combine_aaf68fba5811ee26290946903e40e901b}{}\label{union__hw__ftm__combine_aaf68fba5811ee26290946903e40e901b}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+F\+T\+M\+\_\+\+C\+O\+M\+B\+I\+NE -\/ Function For Linked Channels (RW) 

Reset value\+: 0x00000000U

This register contains the control bits used to configure the fault control, synchronization, deadtime insertion, Dual Edge Capture mode, Complementary, and Combine mode for each pair of channels (n) and (n+1), where n equals 0, 2, 4, and 6. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+ftm.\+h\end{DoxyCompactItemize}
