
MIDI-DAC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000998c  080001bc  080001bc  000011bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000148  08009b48  08009b48  0000ab48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009c90  08009c90  0000b024  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009c90  08009c90  0000ac90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009c98  08009c98  0000b024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009c98  08009c98  0000ac98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009c9c  08009c9c  0000ac9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000024  20040000  08009ca0  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000684  20040024  08009cc4  0000b024  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200406a8  08009cc4  0000b6a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b024  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a563  00000000  00000000  0000b054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000035b1  00000000  00000000  000255b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016f8  00000000  00000000  00028b68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011e8  00000000  00000000  0002a260  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ce27  00000000  00000000  0002b448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ce35  00000000  00000000  0005826f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010dd98  00000000  00000000  000750a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00182e3c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006128  00000000  00000000  00182e80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  00188fa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	@ (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	@ (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	20040024 	.word	0x20040024
 80001d8:	00000000 	.word	0x00000000
 80001dc:	08009b30 	.word	0x08009b30

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	@ (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	@ (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	@ (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20040028 	.word	0x20040028
 80001f8:	08009b30 	.word	0x08009b30

080001fc <__aeabi_uldivmod>:
 80001fc:	b953      	cbnz	r3, 8000214 <__aeabi_uldivmod+0x18>
 80001fe:	b94a      	cbnz	r2, 8000214 <__aeabi_uldivmod+0x18>
 8000200:	2900      	cmp	r1, #0
 8000202:	bf08      	it	eq
 8000204:	2800      	cmpeq	r0, #0
 8000206:	bf1c      	itt	ne
 8000208:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 800020c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000210:	f000 b988 	b.w	8000524 <__aeabi_idiv0>
 8000214:	f1ad 0c08 	sub.w	ip, sp, #8
 8000218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800021c:	f000 f806 	bl	800022c <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4770      	bx	lr

0800022c <__udivmoddi4>:
 800022c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000230:	9d08      	ldr	r5, [sp, #32]
 8000232:	468e      	mov	lr, r1
 8000234:	4604      	mov	r4, r0
 8000236:	4688      	mov	r8, r1
 8000238:	2b00      	cmp	r3, #0
 800023a:	d14a      	bne.n	80002d2 <__udivmoddi4+0xa6>
 800023c:	428a      	cmp	r2, r1
 800023e:	4617      	mov	r7, r2
 8000240:	d962      	bls.n	8000308 <__udivmoddi4+0xdc>
 8000242:	fab2 f682 	clz	r6, r2
 8000246:	b14e      	cbz	r6, 800025c <__udivmoddi4+0x30>
 8000248:	f1c6 0320 	rsb	r3, r6, #32
 800024c:	fa01 f806 	lsl.w	r8, r1, r6
 8000250:	fa20 f303 	lsr.w	r3, r0, r3
 8000254:	40b7      	lsls	r7, r6
 8000256:	ea43 0808 	orr.w	r8, r3, r8
 800025a:	40b4      	lsls	r4, r6
 800025c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000260:	fa1f fc87 	uxth.w	ip, r7
 8000264:	fbb8 f1fe 	udiv	r1, r8, lr
 8000268:	0c23      	lsrs	r3, r4, #16
 800026a:	fb0e 8811 	mls	r8, lr, r1, r8
 800026e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000272:	fb01 f20c 	mul.w	r2, r1, ip
 8000276:	429a      	cmp	r2, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x62>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000280:	f080 80ea 	bcs.w	8000458 <__udivmoddi4+0x22c>
 8000284:	429a      	cmp	r2, r3
 8000286:	f240 80e7 	bls.w	8000458 <__udivmoddi4+0x22c>
 800028a:	3902      	subs	r1, #2
 800028c:	443b      	add	r3, r7
 800028e:	1a9a      	subs	r2, r3, r2
 8000290:	b2a3      	uxth	r3, r4
 8000292:	fbb2 f0fe 	udiv	r0, r2, lr
 8000296:	fb0e 2210 	mls	r2, lr, r0, r2
 800029a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800029e:	fb00 fc0c 	mul.w	ip, r0, ip
 80002a2:	459c      	cmp	ip, r3
 80002a4:	d909      	bls.n	80002ba <__udivmoddi4+0x8e>
 80002a6:	18fb      	adds	r3, r7, r3
 80002a8:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002ac:	f080 80d6 	bcs.w	800045c <__udivmoddi4+0x230>
 80002b0:	459c      	cmp	ip, r3
 80002b2:	f240 80d3 	bls.w	800045c <__udivmoddi4+0x230>
 80002b6:	443b      	add	r3, r7
 80002b8:	3802      	subs	r0, #2
 80002ba:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002be:	eba3 030c 	sub.w	r3, r3, ip
 80002c2:	2100      	movs	r1, #0
 80002c4:	b11d      	cbz	r5, 80002ce <__udivmoddi4+0xa2>
 80002c6:	40f3      	lsrs	r3, r6
 80002c8:	2200      	movs	r2, #0
 80002ca:	e9c5 3200 	strd	r3, r2, [r5]
 80002ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d905      	bls.n	80002e2 <__udivmoddi4+0xb6>
 80002d6:	b10d      	cbz	r5, 80002dc <__udivmoddi4+0xb0>
 80002d8:	e9c5 0100 	strd	r0, r1, [r5]
 80002dc:	2100      	movs	r1, #0
 80002de:	4608      	mov	r0, r1
 80002e0:	e7f5      	b.n	80002ce <__udivmoddi4+0xa2>
 80002e2:	fab3 f183 	clz	r1, r3
 80002e6:	2900      	cmp	r1, #0
 80002e8:	d146      	bne.n	8000378 <__udivmoddi4+0x14c>
 80002ea:	4573      	cmp	r3, lr
 80002ec:	d302      	bcc.n	80002f4 <__udivmoddi4+0xc8>
 80002ee:	4282      	cmp	r2, r0
 80002f0:	f200 8105 	bhi.w	80004fe <__udivmoddi4+0x2d2>
 80002f4:	1a84      	subs	r4, r0, r2
 80002f6:	eb6e 0203 	sbc.w	r2, lr, r3
 80002fa:	2001      	movs	r0, #1
 80002fc:	4690      	mov	r8, r2
 80002fe:	2d00      	cmp	r5, #0
 8000300:	d0e5      	beq.n	80002ce <__udivmoddi4+0xa2>
 8000302:	e9c5 4800 	strd	r4, r8, [r5]
 8000306:	e7e2      	b.n	80002ce <__udivmoddi4+0xa2>
 8000308:	2a00      	cmp	r2, #0
 800030a:	f000 8090 	beq.w	800042e <__udivmoddi4+0x202>
 800030e:	fab2 f682 	clz	r6, r2
 8000312:	2e00      	cmp	r6, #0
 8000314:	f040 80a4 	bne.w	8000460 <__udivmoddi4+0x234>
 8000318:	1a8a      	subs	r2, r1, r2
 800031a:	0c03      	lsrs	r3, r0, #16
 800031c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000320:	b280      	uxth	r0, r0
 8000322:	b2bc      	uxth	r4, r7
 8000324:	2101      	movs	r1, #1
 8000326:	fbb2 fcfe 	udiv	ip, r2, lr
 800032a:	fb0e 221c 	mls	r2, lr, ip, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb04 f20c 	mul.w	r2, r4, ip
 8000336:	429a      	cmp	r2, r3
 8000338:	d907      	bls.n	800034a <__udivmoddi4+0x11e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000340:	d202      	bcs.n	8000348 <__udivmoddi4+0x11c>
 8000342:	429a      	cmp	r2, r3
 8000344:	f200 80e0 	bhi.w	8000508 <__udivmoddi4+0x2dc>
 8000348:	46c4      	mov	ip, r8
 800034a:	1a9b      	subs	r3, r3, r2
 800034c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000350:	fb0e 3312 	mls	r3, lr, r2, r3
 8000354:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000358:	fb02 f404 	mul.w	r4, r2, r4
 800035c:	429c      	cmp	r4, r3
 800035e:	d907      	bls.n	8000370 <__udivmoddi4+0x144>
 8000360:	18fb      	adds	r3, r7, r3
 8000362:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000366:	d202      	bcs.n	800036e <__udivmoddi4+0x142>
 8000368:	429c      	cmp	r4, r3
 800036a:	f200 80ca 	bhi.w	8000502 <__udivmoddi4+0x2d6>
 800036e:	4602      	mov	r2, r0
 8000370:	1b1b      	subs	r3, r3, r4
 8000372:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000376:	e7a5      	b.n	80002c4 <__udivmoddi4+0x98>
 8000378:	f1c1 0620 	rsb	r6, r1, #32
 800037c:	408b      	lsls	r3, r1
 800037e:	fa22 f706 	lsr.w	r7, r2, r6
 8000382:	431f      	orrs	r7, r3
 8000384:	fa0e f401 	lsl.w	r4, lr, r1
 8000388:	fa20 f306 	lsr.w	r3, r0, r6
 800038c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000390:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000394:	4323      	orrs	r3, r4
 8000396:	fa00 f801 	lsl.w	r8, r0, r1
 800039a:	fa1f fc87 	uxth.w	ip, r7
 800039e:	fbbe f0f9 	udiv	r0, lr, r9
 80003a2:	0c1c      	lsrs	r4, r3, #16
 80003a4:	fb09 ee10 	mls	lr, r9, r0, lr
 80003a8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003ac:	fb00 fe0c 	mul.w	lr, r0, ip
 80003b0:	45a6      	cmp	lr, r4
 80003b2:	fa02 f201 	lsl.w	r2, r2, r1
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x1a0>
 80003b8:	193c      	adds	r4, r7, r4
 80003ba:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003be:	f080 809c 	bcs.w	80004fa <__udivmoddi4+0x2ce>
 80003c2:	45a6      	cmp	lr, r4
 80003c4:	f240 8099 	bls.w	80004fa <__udivmoddi4+0x2ce>
 80003c8:	3802      	subs	r0, #2
 80003ca:	443c      	add	r4, r7
 80003cc:	eba4 040e 	sub.w	r4, r4, lr
 80003d0:	fa1f fe83 	uxth.w	lr, r3
 80003d4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003d8:	fb09 4413 	mls	r4, r9, r3, r4
 80003dc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003e0:	fb03 fc0c 	mul.w	ip, r3, ip
 80003e4:	45a4      	cmp	ip, r4
 80003e6:	d908      	bls.n	80003fa <__udivmoddi4+0x1ce>
 80003e8:	193c      	adds	r4, r7, r4
 80003ea:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003ee:	f080 8082 	bcs.w	80004f6 <__udivmoddi4+0x2ca>
 80003f2:	45a4      	cmp	ip, r4
 80003f4:	d97f      	bls.n	80004f6 <__udivmoddi4+0x2ca>
 80003f6:	3b02      	subs	r3, #2
 80003f8:	443c      	add	r4, r7
 80003fa:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003fe:	eba4 040c 	sub.w	r4, r4, ip
 8000402:	fba0 ec02 	umull	lr, ip, r0, r2
 8000406:	4564      	cmp	r4, ip
 8000408:	4673      	mov	r3, lr
 800040a:	46e1      	mov	r9, ip
 800040c:	d362      	bcc.n	80004d4 <__udivmoddi4+0x2a8>
 800040e:	d05f      	beq.n	80004d0 <__udivmoddi4+0x2a4>
 8000410:	b15d      	cbz	r5, 800042a <__udivmoddi4+0x1fe>
 8000412:	ebb8 0203 	subs.w	r2, r8, r3
 8000416:	eb64 0409 	sbc.w	r4, r4, r9
 800041a:	fa04 f606 	lsl.w	r6, r4, r6
 800041e:	fa22 f301 	lsr.w	r3, r2, r1
 8000422:	431e      	orrs	r6, r3
 8000424:	40cc      	lsrs	r4, r1
 8000426:	e9c5 6400 	strd	r6, r4, [r5]
 800042a:	2100      	movs	r1, #0
 800042c:	e74f      	b.n	80002ce <__udivmoddi4+0xa2>
 800042e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000432:	0c01      	lsrs	r1, r0, #16
 8000434:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000438:	b280      	uxth	r0, r0
 800043a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800043e:	463b      	mov	r3, r7
 8000440:	4638      	mov	r0, r7
 8000442:	463c      	mov	r4, r7
 8000444:	46b8      	mov	r8, r7
 8000446:	46be      	mov	lr, r7
 8000448:	2620      	movs	r6, #32
 800044a:	fbb1 f1f7 	udiv	r1, r1, r7
 800044e:	eba2 0208 	sub.w	r2, r2, r8
 8000452:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000456:	e766      	b.n	8000326 <__udivmoddi4+0xfa>
 8000458:	4601      	mov	r1, r0
 800045a:	e718      	b.n	800028e <__udivmoddi4+0x62>
 800045c:	4610      	mov	r0, r2
 800045e:	e72c      	b.n	80002ba <__udivmoddi4+0x8e>
 8000460:	f1c6 0220 	rsb	r2, r6, #32
 8000464:	fa2e f302 	lsr.w	r3, lr, r2
 8000468:	40b7      	lsls	r7, r6
 800046a:	40b1      	lsls	r1, r6
 800046c:	fa20 f202 	lsr.w	r2, r0, r2
 8000470:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000474:	430a      	orrs	r2, r1
 8000476:	fbb3 f8fe 	udiv	r8, r3, lr
 800047a:	b2bc      	uxth	r4, r7
 800047c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000480:	0c11      	lsrs	r1, r2, #16
 8000482:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000486:	fb08 f904 	mul.w	r9, r8, r4
 800048a:	40b0      	lsls	r0, r6
 800048c:	4589      	cmp	r9, r1
 800048e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000492:	b280      	uxth	r0, r0
 8000494:	d93e      	bls.n	8000514 <__udivmoddi4+0x2e8>
 8000496:	1879      	adds	r1, r7, r1
 8000498:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 800049c:	d201      	bcs.n	80004a2 <__udivmoddi4+0x276>
 800049e:	4589      	cmp	r9, r1
 80004a0:	d81f      	bhi.n	80004e2 <__udivmoddi4+0x2b6>
 80004a2:	eba1 0109 	sub.w	r1, r1, r9
 80004a6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004aa:	fb09 f804 	mul.w	r8, r9, r4
 80004ae:	fb0e 1119 	mls	r1, lr, r9, r1
 80004b2:	b292      	uxth	r2, r2
 80004b4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004b8:	4542      	cmp	r2, r8
 80004ba:	d229      	bcs.n	8000510 <__udivmoddi4+0x2e4>
 80004bc:	18ba      	adds	r2, r7, r2
 80004be:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004c2:	d2c4      	bcs.n	800044e <__udivmoddi4+0x222>
 80004c4:	4542      	cmp	r2, r8
 80004c6:	d2c2      	bcs.n	800044e <__udivmoddi4+0x222>
 80004c8:	f1a9 0102 	sub.w	r1, r9, #2
 80004cc:	443a      	add	r2, r7
 80004ce:	e7be      	b.n	800044e <__udivmoddi4+0x222>
 80004d0:	45f0      	cmp	r8, lr
 80004d2:	d29d      	bcs.n	8000410 <__udivmoddi4+0x1e4>
 80004d4:	ebbe 0302 	subs.w	r3, lr, r2
 80004d8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004dc:	3801      	subs	r0, #1
 80004de:	46e1      	mov	r9, ip
 80004e0:	e796      	b.n	8000410 <__udivmoddi4+0x1e4>
 80004e2:	eba7 0909 	sub.w	r9, r7, r9
 80004e6:	4449      	add	r1, r9
 80004e8:	f1a8 0c02 	sub.w	ip, r8, #2
 80004ec:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f0:	fb09 f804 	mul.w	r8, r9, r4
 80004f4:	e7db      	b.n	80004ae <__udivmoddi4+0x282>
 80004f6:	4673      	mov	r3, lr
 80004f8:	e77f      	b.n	80003fa <__udivmoddi4+0x1ce>
 80004fa:	4650      	mov	r0, sl
 80004fc:	e766      	b.n	80003cc <__udivmoddi4+0x1a0>
 80004fe:	4608      	mov	r0, r1
 8000500:	e6fd      	b.n	80002fe <__udivmoddi4+0xd2>
 8000502:	443b      	add	r3, r7
 8000504:	3a02      	subs	r2, #2
 8000506:	e733      	b.n	8000370 <__udivmoddi4+0x144>
 8000508:	f1ac 0c02 	sub.w	ip, ip, #2
 800050c:	443b      	add	r3, r7
 800050e:	e71c      	b.n	800034a <__udivmoddi4+0x11e>
 8000510:	4649      	mov	r1, r9
 8000512:	e79c      	b.n	800044e <__udivmoddi4+0x222>
 8000514:	eba1 0109 	sub.w	r1, r1, r9
 8000518:	46c4      	mov	ip, r8
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	e7c4      	b.n	80004ae <__udivmoddi4+0x282>

08000524 <__aeabi_idiv0>:
 8000524:	4770      	bx	lr
 8000526:	bf00      	nop

08000528 <HAL_UART_RxCpltCallback>:
/* USER CODE BEGIN 0 */

uint8_t audio_received = 0; //flag to indicate when the first set buffer full of audio is recieved
uint8_t audio_buffer[CHUNK_SIZE * 2]; // double the size of the chunk size for ping pong buffer

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000528:	b580      	push	{r7, lr}
 800052a:	b084      	sub	sp, #16
 800052c:	af02      	add	r7, sp, #8
 800052e:	6078      	str	r0, [r7, #4]
	if(audio_received == 0) {
 8000530:	4b0e      	ldr	r3, [pc, #56]	@ (800056c <HAL_UART_RxCpltCallback+0x44>)
 8000532:	781b      	ldrb	r3, [r3, #0]
 8000534:	2b00      	cmp	r3, #0
 8000536:	d115      	bne.n	8000564 <HAL_UART_RxCpltCallback+0x3c>
		HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, audio_buffer, CHUNK_SIZE * 2, DAC_ALIGN_8B_R);
 8000538:	2308      	movs	r3, #8
 800053a:	9300      	str	r3, [sp, #0]
 800053c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000540:	4a0b      	ldr	r2, [pc, #44]	@ (8000570 <HAL_UART_RxCpltCallback+0x48>)
 8000542:	2100      	movs	r1, #0
 8000544:	480b      	ldr	r0, [pc, #44]	@ (8000574 <HAL_UART_RxCpltCallback+0x4c>)
 8000546:	f001 f8e3 	bl	8001710 <HAL_DAC_Start_DMA>
		HAL_TIM_Base_Start(&htim2);
 800054a:	480b      	ldr	r0, [pc, #44]	@ (8000578 <HAL_UART_RxCpltCallback+0x50>)
 800054c:	f004 fb1c 	bl	8004b88 <HAL_TIM_Base_Start>
	    HAL_UART_Receive_DMA(&hlpuart1, audio_buffer + CHUNK_SIZE, CHUNK_SIZE);
 8000550:	4b0a      	ldr	r3, [pc, #40]	@ (800057c <HAL_UART_RxCpltCallback+0x54>)
 8000552:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000556:	4619      	mov	r1, r3
 8000558:	4809      	ldr	r0, [pc, #36]	@ (8000580 <HAL_UART_RxCpltCallback+0x58>)
 800055a:	f004 feed 	bl	8005338 <HAL_UART_Receive_DMA>
		audio_received = 1;
 800055e:	4b03      	ldr	r3, [pc, #12]	@ (800056c <HAL_UART_RxCpltCallback+0x44>)
 8000560:	2201      	movs	r2, #1
 8000562:	701a      	strb	r2, [r3, #0]
	}
}
 8000564:	bf00      	nop
 8000566:	3708      	adds	r7, #8
 8000568:	46bd      	mov	sp, r7
 800056a:	bd80      	pop	{r7, pc}
 800056c:	20040258 	.word	0x20040258
 8000570:	2004025c 	.word	0x2004025c
 8000574:	20040040 	.word	0x20040040
 8000578:	2004020c 	.word	0x2004020c
 800057c:	2004045c 	.word	0x2004045c
 8000580:	200400b4 	.word	0x200400b4

08000584 <HAL_DAC_ConvCpltCallbackCh1>:

void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef* hdac) {
 8000584:	b580      	push	{r7, lr}
 8000586:	b082      	sub	sp, #8
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&hlpuart1, "S", 1, 1000);
 800058c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000590:	2201      	movs	r2, #1
 8000592:	4907      	ldr	r1, [pc, #28]	@ (80005b0 <HAL_DAC_ConvCpltCallbackCh1+0x2c>)
 8000594:	4807      	ldr	r0, [pc, #28]	@ (80005b4 <HAL_DAC_ConvCpltCallbackCh1+0x30>)
 8000596:	f004 fe41 	bl	800521c <HAL_UART_Transmit>
    HAL_UART_Receive_DMA(&hlpuart1, audio_buffer + CHUNK_SIZE, CHUNK_SIZE);
 800059a:	4b07      	ldr	r3, [pc, #28]	@ (80005b8 <HAL_DAC_ConvCpltCallbackCh1+0x34>)
 800059c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80005a0:	4619      	mov	r1, r3
 80005a2:	4804      	ldr	r0, [pc, #16]	@ (80005b4 <HAL_DAC_ConvCpltCallbackCh1+0x30>)
 80005a4:	f004 fec8 	bl	8005338 <HAL_UART_Receive_DMA>
}
 80005a8:	bf00      	nop
 80005aa:	3708      	adds	r7, #8
 80005ac:	46bd      	mov	sp, r7
 80005ae:	bd80      	pop	{r7, pc}
 80005b0:	08009b48 	.word	0x08009b48
 80005b4:	200400b4 	.word	0x200400b4
 80005b8:	2004045c 	.word	0x2004045c

080005bc <HAL_DAC_ConvHalfCpltCallbackCh1>:

void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef* hdac) {
 80005bc:	b580      	push	{r7, lr}
 80005be:	b082      	sub	sp, #8
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&hlpuart1, "S", 1, 1000);
 80005c4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80005c8:	2201      	movs	r2, #1
 80005ca:	4907      	ldr	r1, [pc, #28]	@ (80005e8 <HAL_DAC_ConvHalfCpltCallbackCh1+0x2c>)
 80005cc:	4807      	ldr	r0, [pc, #28]	@ (80005ec <HAL_DAC_ConvHalfCpltCallbackCh1+0x30>)
 80005ce:	f004 fe25 	bl	800521c <HAL_UART_Transmit>
    HAL_UART_Receive_DMA(&hlpuart1, audio_buffer, CHUNK_SIZE);
 80005d2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80005d6:	4906      	ldr	r1, [pc, #24]	@ (80005f0 <HAL_DAC_ConvHalfCpltCallbackCh1+0x34>)
 80005d8:	4804      	ldr	r0, [pc, #16]	@ (80005ec <HAL_DAC_ConvHalfCpltCallbackCh1+0x30>)
 80005da:	f004 fead 	bl	8005338 <HAL_UART_Receive_DMA>
}
 80005de:	bf00      	nop
 80005e0:	3708      	adds	r7, #8
 80005e2:	46bd      	mov	sp, r7
 80005e4:	bd80      	pop	{r7, pc}
 80005e6:	bf00      	nop
 80005e8:	08009b48 	.word	0x08009b48
 80005ec:	200400b4 	.word	0x200400b4
 80005f0:	2004025c 	.word	0x2004025c

080005f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	f5ad 6dd0 	sub.w	sp, sp, #1664	@ 0x680
 80005fa:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005fc:	f000 febb 	bl	8001376 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000600:	f000 f88c 	bl	800071c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000604:	f000 fa1a 	bl	8000a3c <MX_GPIO_Init>
  MX_DMA_Init();
 8000608:	f000 f9e6 	bl	80009d8 <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 800060c:	f000 f90c 	bl	8000828 <MX_LPUART1_UART_Init>
  MX_DAC1_Init();
 8000610:	f000 f8d6 	bl	80007c0 <MX_DAC1_Init>
  MX_TIM2_Init();
 8000614:	f000 f992 	bl	800093c <MX_TIM2_Init>
  MX_SPI2_Init();
 8000618:	f000 f952 	bl	80008c0 <MX_SPI2_Init>
  MX_FATFS_Init();
 800061c:	f006 fa9e 	bl	8006b5c <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */

  HAL_Delay(1000); //a short delay is important to let the SD card settle
 8000620:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000624:	f000 ff1c 	bl	8001460 <HAL_Delay>
  FATFS FatFs; 	//Fatfs handle
  FIL fil; 		//File handle
  FRESULT fres; //Result after operations

  //Open the file system
  fres = f_mount(&FatFs, "", 1); //1=mount now
 8000628:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 800062c:	2201      	movs	r2, #1
 800062e:	4938      	ldr	r1, [pc, #224]	@ (8000710 <main+0x11c>)
 8000630:	4618      	mov	r0, r3
 8000632:	f008 fd1b 	bl	800906c <f_mount>
 8000636:	4603      	mov	r3, r0
 8000638:	f887 3677 	strb.w	r3, [r7, #1655]	@ 0x677
  if (fres != FR_OK) {
 800063c:	f897 3677 	ldrb.w	r3, [r7, #1655]	@ 0x677
 8000640:	2b00      	cmp	r3, #0
 8000642:	d001      	beq.n	8000648 <main+0x54>
	while(1);
 8000644:	bf00      	nop
 8000646:	e7fd      	b.n	8000644 <main+0x50>
  //Let's get some statistics from the SD card
  DWORD free_clusters, free_sectors, total_sectors;

  FATFS* getFreeFs;

  fres = f_getfree("", &free_clusters, &getFreeFs);
 8000648:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800064c:	f507 7301 	add.w	r3, r7, #516	@ 0x204
 8000650:	4619      	mov	r1, r3
 8000652:	482f      	ldr	r0, [pc, #188]	@ (8000710 <main+0x11c>)
 8000654:	f009 f8f1 	bl	800983a <f_getfree>
 8000658:	4603      	mov	r3, r0
 800065a:	f887 3677 	strb.w	r3, [r7, #1655]	@ 0x677
  if (fres != FR_OK) {
 800065e:	f897 3677 	ldrb.w	r3, [r7, #1655]	@ 0x677
 8000662:	2b00      	cmp	r3, #0
 8000664:	d001      	beq.n	800066a <main+0x76>
	while(1);
 8000666:	bf00      	nop
 8000668:	e7fd      	b.n	8000666 <main+0x72>
  }

  //Formula comes from ChaN's documentation
  total_sectors = (getFreeFs->n_fatent - 2) * getFreeFs->csize;
 800066a:	f507 63cf 	add.w	r3, r7, #1656	@ 0x678
 800066e:	f5a3 638f 	sub.w	r3, r3, #1144	@ 0x478
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	695b      	ldr	r3, [r3, #20]
 8000676:	3b02      	subs	r3, #2
 8000678:	f507 62cf 	add.w	r2, r7, #1656	@ 0x678
 800067c:	f5a2 628f 	sub.w	r2, r2, #1144	@ 0x478
 8000680:	6812      	ldr	r2, [r2, #0]
 8000682:	8952      	ldrh	r2, [r2, #10]
 8000684:	fb02 f303 	mul.w	r3, r2, r3
 8000688:	f8c7 3670 	str.w	r3, [r7, #1648]	@ 0x670
  free_sectors = free_clusters * getFreeFs->csize;
 800068c:	f507 63cf 	add.w	r3, r7, #1656	@ 0x678
 8000690:	f5a3 638f 	sub.w	r3, r3, #1144	@ 0x478
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	895b      	ldrh	r3, [r3, #10]
 8000698:	461a      	mov	r2, r3
 800069a:	f507 63cf 	add.w	r3, r7, #1656	@ 0x678
 800069e:	f2a3 4374 	subw	r3, r3, #1140	@ 0x474
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	fb02 f303 	mul.w	r3, r2, r3
 80006a8:	f8c7 366c 	str.w	r3, [r7, #1644]	@ 0x66c

  //Now let's try to open file "test.txt"
  fres = f_open(&fil, "clap2.raw", FA_READ);
 80006ac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80006b0:	2201      	movs	r2, #1
 80006b2:	4918      	ldr	r1, [pc, #96]	@ (8000714 <main+0x120>)
 80006b4:	4618      	mov	r0, r3
 80006b6:	f008 fd1f 	bl	80090f8 <f_open>
 80006ba:	4603      	mov	r3, r0
 80006bc:	f887 3677 	strb.w	r3, [r7, #1655]	@ 0x677
  if (fres != FR_OK) {
 80006c0:	f897 3677 	ldrb.w	r3, [r7, #1655]	@ 0x677
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d001      	beq.n	80006cc <main+0xd8>
	while(1);
 80006c8:	bf00      	nop
 80006ca:	e7fd      	b.n	80006c8 <main+0xd4>
  //Read 30 bytes from "test.txt" on the SD card
  BYTE readBuf[CHUNK_SIZE];

  //We can either use f_read OR f_gets to get data out of files
  //f_gets is a wrapper on f_read that does some string formatting for us
  TCHAR* rres = f_gets((TCHAR*)readBuf, CHUNK_SIZE, &fil);
 80006cc:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80006d0:	463b      	mov	r3, r7
 80006d2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80006d6:	4618      	mov	r0, r3
 80006d8:	f009 f964 	bl	80099a4 <f_gets>
 80006dc:	f8c7 0668 	str.w	r0, [r7, #1640]	@ 0x668
  if(rres != 0) {
 80006e0:	f8d7 3668 	ldr.w	r3, [r7, #1640]	@ 0x668
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d002      	beq.n	80006ee <main+0xfa>
	HAL_Delay(100);
 80006e8:	2064      	movs	r0, #100	@ 0x64
 80006ea:	f000 feb9 	bl	8001460 <HAL_Delay>
  }

  //Be a tidy kiwi - don't forget to close your file!
  f_close(&fil);
 80006ee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80006f2:	4618      	mov	r0, r3
 80006f4:	f009 f877 	bl	80097e6 <f_close>

  // fill the entire buffer to start
	HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, readBuf, CHUNK_SIZE, DAC_ALIGN_8B_R);
 80006f8:	463a      	mov	r2, r7
 80006fa:	2308      	movs	r3, #8
 80006fc:	9300      	str	r3, [sp, #0]
 80006fe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000702:	2100      	movs	r1, #0
 8000704:	4804      	ldr	r0, [pc, #16]	@ (8000718 <main+0x124>)
 8000706:	f001 f803 	bl	8001710 <HAL_DAC_Start_DMA>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800070a:	bf00      	nop
 800070c:	e7fd      	b.n	800070a <main+0x116>
 800070e:	bf00      	nop
 8000710:	08009b4c 	.word	0x08009b4c
 8000714:	08009b50 	.word	0x08009b50
 8000718:	20040040 	.word	0x20040040

0800071c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b096      	sub	sp, #88	@ 0x58
 8000720:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000722:	f107 0314 	add.w	r3, r7, #20
 8000726:	2244      	movs	r2, #68	@ 0x44
 8000728:	2100      	movs	r1, #0
 800072a:	4618      	mov	r0, r3
 800072c:	f009 f9d3 	bl	8009ad6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000730:	463b      	mov	r3, r7
 8000732:	2200      	movs	r2, #0
 8000734:	601a      	str	r2, [r3, #0]
 8000736:	605a      	str	r2, [r3, #4]
 8000738:	609a      	str	r2, [r3, #8]
 800073a:	60da      	str	r2, [r3, #12]
 800073c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 800073e:	2000      	movs	r0, #0
 8000740:	f001 ff8a 	bl	8002658 <HAL_PWREx_ControlVoltageScaling>
 8000744:	4603      	mov	r3, r0
 8000746:	2b00      	cmp	r3, #0
 8000748:	d001      	beq.n	800074e <SystemClock_Config+0x32>
  {
    Error_Handler();
 800074a:	f000 fb9d 	bl	8000e88 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800074e:	2310      	movs	r3, #16
 8000750:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000752:	2301      	movs	r3, #1
 8000754:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000756:	2300      	movs	r3, #0
 8000758:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800075a:	2360      	movs	r3, #96	@ 0x60
 800075c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800075e:	2302      	movs	r3, #2
 8000760:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000762:	2301      	movs	r3, #1
 8000764:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000766:	2301      	movs	r3, #1
 8000768:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 800076a:	233c      	movs	r3, #60	@ 0x3c
 800076c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800076e:	2302      	movs	r3, #2
 8000770:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000772:	2302      	movs	r3, #2
 8000774:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000776:	2302      	movs	r3, #2
 8000778:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800077a:	f107 0314 	add.w	r3, r7, #20
 800077e:	4618      	mov	r0, r3
 8000780:	f002 f81e 	bl	80027c0 <HAL_RCC_OscConfig>
 8000784:	4603      	mov	r3, r0
 8000786:	2b00      	cmp	r3, #0
 8000788:	d001      	beq.n	800078e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800078a:	f000 fb7d 	bl	8000e88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800078e:	230f      	movs	r3, #15
 8000790:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000792:	2303      	movs	r3, #3
 8000794:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000796:	2300      	movs	r3, #0
 8000798:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800079a:	2300      	movs	r3, #0
 800079c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800079e:	2300      	movs	r3, #0
 80007a0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80007a2:	463b      	mov	r3, r7
 80007a4:	2105      	movs	r1, #5
 80007a6:	4618      	mov	r0, r3
 80007a8:	f002 fc24 	bl	8002ff4 <HAL_RCC_ClockConfig>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d001      	beq.n	80007b6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80007b2:	f000 fb69 	bl	8000e88 <Error_Handler>
  }
}
 80007b6:	bf00      	nop
 80007b8:	3758      	adds	r7, #88	@ 0x58
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bd80      	pop	{r7, pc}
	...

080007c0 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b08a      	sub	sp, #40	@ 0x28
 80007c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80007c6:	463b      	mov	r3, r7
 80007c8:	2228      	movs	r2, #40	@ 0x28
 80007ca:	2100      	movs	r1, #0
 80007cc:	4618      	mov	r0, r3
 80007ce:	f009 f982 	bl	8009ad6 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80007d2:	4b13      	ldr	r3, [pc, #76]	@ (8000820 <MX_DAC1_Init+0x60>)
 80007d4:	4a13      	ldr	r2, [pc, #76]	@ (8000824 <MX_DAC1_Init+0x64>)
 80007d6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80007d8:	4811      	ldr	r0, [pc, #68]	@ (8000820 <MX_DAC1_Init+0x60>)
 80007da:	f000 ff76 	bl	80016ca <HAL_DAC_Init>
 80007de:	4603      	mov	r3, r0
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d001      	beq.n	80007e8 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80007e4:	f000 fb50 	bl	8000e88 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80007e8:	2300      	movs	r3, #0
 80007ea:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 80007ec:	230a      	movs	r3, #10
 80007ee:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80007f0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80007f4:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80007f6:	2300      	movs	r3, #0
 80007f8:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80007fa:	2300      	movs	r3, #0
 80007fc:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80007fe:	2300      	movs	r3, #0
 8000800:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000802:	463b      	mov	r3, r7
 8000804:	2200      	movs	r2, #0
 8000806:	4619      	mov	r1, r3
 8000808:	4805      	ldr	r0, [pc, #20]	@ (8000820 <MX_DAC1_Init+0x60>)
 800080a:	f001 f857 	bl	80018bc <HAL_DAC_ConfigChannel>
 800080e:	4603      	mov	r3, r0
 8000810:	2b00      	cmp	r3, #0
 8000812:	d001      	beq.n	8000818 <MX_DAC1_Init+0x58>
  {
    Error_Handler();
 8000814:	f000 fb38 	bl	8000e88 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000818:	bf00      	nop
 800081a:	3728      	adds	r7, #40	@ 0x28
 800081c:	46bd      	mov	sp, r7
 800081e:	bd80      	pop	{r7, pc}
 8000820:	20040040 	.word	0x20040040
 8000824:	40007400 	.word	0x40007400

08000828 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800082c:	4b22      	ldr	r3, [pc, #136]	@ (80008b8 <MX_LPUART1_UART_Init+0x90>)
 800082e:	4a23      	ldr	r2, [pc, #140]	@ (80008bc <MX_LPUART1_UART_Init+0x94>)
 8000830:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 460800;
 8000832:	4b21      	ldr	r3, [pc, #132]	@ (80008b8 <MX_LPUART1_UART_Init+0x90>)
 8000834:	f44f 22e1 	mov.w	r2, #460800	@ 0x70800
 8000838:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800083a:	4b1f      	ldr	r3, [pc, #124]	@ (80008b8 <MX_LPUART1_UART_Init+0x90>)
 800083c:	2200      	movs	r2, #0
 800083e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000840:	4b1d      	ldr	r3, [pc, #116]	@ (80008b8 <MX_LPUART1_UART_Init+0x90>)
 8000842:	2200      	movs	r2, #0
 8000844:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000846:	4b1c      	ldr	r3, [pc, #112]	@ (80008b8 <MX_LPUART1_UART_Init+0x90>)
 8000848:	2200      	movs	r2, #0
 800084a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800084c:	4b1a      	ldr	r3, [pc, #104]	@ (80008b8 <MX_LPUART1_UART_Init+0x90>)
 800084e:	220c      	movs	r2, #12
 8000850:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000852:	4b19      	ldr	r3, [pc, #100]	@ (80008b8 <MX_LPUART1_UART_Init+0x90>)
 8000854:	2200      	movs	r2, #0
 8000856:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000858:	4b17      	ldr	r3, [pc, #92]	@ (80008b8 <MX_LPUART1_UART_Init+0x90>)
 800085a:	2200      	movs	r2, #0
 800085c:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800085e:	4b16      	ldr	r3, [pc, #88]	@ (80008b8 <MX_LPUART1_UART_Init+0x90>)
 8000860:	2200      	movs	r2, #0
 8000862:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000864:	4b14      	ldr	r3, [pc, #80]	@ (80008b8 <MX_LPUART1_UART_Init+0x90>)
 8000866:	2200      	movs	r2, #0
 8000868:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 800086a:	4b13      	ldr	r3, [pc, #76]	@ (80008b8 <MX_LPUART1_UART_Init+0x90>)
 800086c:	2200      	movs	r2, #0
 800086e:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000870:	4811      	ldr	r0, [pc, #68]	@ (80008b8 <MX_LPUART1_UART_Init+0x90>)
 8000872:	f004 fc83 	bl	800517c <HAL_UART_Init>
 8000876:	4603      	mov	r3, r0
 8000878:	2b00      	cmp	r3, #0
 800087a:	d001      	beq.n	8000880 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 800087c:	f000 fb04 	bl	8000e88 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000880:	2100      	movs	r1, #0
 8000882:	480d      	ldr	r0, [pc, #52]	@ (80008b8 <MX_LPUART1_UART_Init+0x90>)
 8000884:	f006 f8a0 	bl	80069c8 <HAL_UARTEx_SetTxFifoThreshold>
 8000888:	4603      	mov	r3, r0
 800088a:	2b00      	cmp	r3, #0
 800088c:	d001      	beq.n	8000892 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 800088e:	f000 fafb 	bl	8000e88 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000892:	2100      	movs	r1, #0
 8000894:	4808      	ldr	r0, [pc, #32]	@ (80008b8 <MX_LPUART1_UART_Init+0x90>)
 8000896:	f006 f8d5 	bl	8006a44 <HAL_UARTEx_SetRxFifoThreshold>
 800089a:	4603      	mov	r3, r0
 800089c:	2b00      	cmp	r3, #0
 800089e:	d001      	beq.n	80008a4 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 80008a0:	f000 faf2 	bl	8000e88 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80008a4:	4804      	ldr	r0, [pc, #16]	@ (80008b8 <MX_LPUART1_UART_Init+0x90>)
 80008a6:	f006 f856 	bl	8006956 <HAL_UARTEx_DisableFifoMode>
 80008aa:	4603      	mov	r3, r0
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d001      	beq.n	80008b4 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 80008b0:	f000 faea 	bl	8000e88 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80008b4:	bf00      	nop
 80008b6:	bd80      	pop	{r7, pc}
 80008b8:	200400b4 	.word	0x200400b4
 80008bc:	40008000 	.word	0x40008000

080008c0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80008c4:	4b1b      	ldr	r3, [pc, #108]	@ (8000934 <MX_SPI2_Init+0x74>)
 80008c6:	4a1c      	ldr	r2, [pc, #112]	@ (8000938 <MX_SPI2_Init+0x78>)
 80008c8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80008ca:	4b1a      	ldr	r3, [pc, #104]	@ (8000934 <MX_SPI2_Init+0x74>)
 80008cc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80008d0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80008d2:	4b18      	ldr	r3, [pc, #96]	@ (8000934 <MX_SPI2_Init+0x74>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80008d8:	4b16      	ldr	r3, [pc, #88]	@ (8000934 <MX_SPI2_Init+0x74>)
 80008da:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80008de:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008e0:	4b14      	ldr	r3, [pc, #80]	@ (8000934 <MX_SPI2_Init+0x74>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008e6:	4b13      	ldr	r3, [pc, #76]	@ (8000934 <MX_SPI2_Init+0x74>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80008ec:	4b11      	ldr	r3, [pc, #68]	@ (8000934 <MX_SPI2_Init+0x74>)
 80008ee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80008f2:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80008f4:	4b0f      	ldr	r3, [pc, #60]	@ (8000934 <MX_SPI2_Init+0x74>)
 80008f6:	2218      	movs	r2, #24
 80008f8:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008fa:	4b0e      	ldr	r3, [pc, #56]	@ (8000934 <MX_SPI2_Init+0x74>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000900:	4b0c      	ldr	r3, [pc, #48]	@ (8000934 <MX_SPI2_Init+0x74>)
 8000902:	2200      	movs	r2, #0
 8000904:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000906:	4b0b      	ldr	r3, [pc, #44]	@ (8000934 <MX_SPI2_Init+0x74>)
 8000908:	2200      	movs	r2, #0
 800090a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 800090c:	4b09      	ldr	r3, [pc, #36]	@ (8000934 <MX_SPI2_Init+0x74>)
 800090e:	2207      	movs	r2, #7
 8000910:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000912:	4b08      	ldr	r3, [pc, #32]	@ (8000934 <MX_SPI2_Init+0x74>)
 8000914:	2200      	movs	r2, #0
 8000916:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000918:	4b06      	ldr	r3, [pc, #24]	@ (8000934 <MX_SPI2_Init+0x74>)
 800091a:	2208      	movs	r2, #8
 800091c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800091e:	4805      	ldr	r0, [pc, #20]	@ (8000934 <MX_SPI2_Init+0x74>)
 8000920:	f003 fb3e 	bl	8003fa0 <HAL_SPI_Init>
 8000924:	4603      	mov	r3, r0
 8000926:	2b00      	cmp	r3, #0
 8000928:	d001      	beq.n	800092e <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800092a:	f000 faad 	bl	8000e88 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800092e:	bf00      	nop
 8000930:	bd80      	pop	{r7, pc}
 8000932:	bf00      	nop
 8000934:	200401a8 	.word	0x200401a8
 8000938:	40003800 	.word	0x40003800

0800093c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b088      	sub	sp, #32
 8000940:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000942:	f107 0310 	add.w	r3, r7, #16
 8000946:	2200      	movs	r2, #0
 8000948:	601a      	str	r2, [r3, #0]
 800094a:	605a      	str	r2, [r3, #4]
 800094c:	609a      	str	r2, [r3, #8]
 800094e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000950:	1d3b      	adds	r3, r7, #4
 8000952:	2200      	movs	r2, #0
 8000954:	601a      	str	r2, [r3, #0]
 8000956:	605a      	str	r2, [r3, #4]
 8000958:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800095a:	4b1e      	ldr	r3, [pc, #120]	@ (80009d4 <MX_TIM2_Init+0x98>)
 800095c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000960:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000962:	4b1c      	ldr	r3, [pc, #112]	@ (80009d4 <MX_TIM2_Init+0x98>)
 8000964:	2200      	movs	r2, #0
 8000966:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000968:	4b1a      	ldr	r3, [pc, #104]	@ (80009d4 <MX_TIM2_Init+0x98>)
 800096a:	2200      	movs	r2, #0
 800096c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2499;
 800096e:	4b19      	ldr	r3, [pc, #100]	@ (80009d4 <MX_TIM2_Init+0x98>)
 8000970:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8000974:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000976:	4b17      	ldr	r3, [pc, #92]	@ (80009d4 <MX_TIM2_Init+0x98>)
 8000978:	2200      	movs	r2, #0
 800097a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800097c:	4b15      	ldr	r3, [pc, #84]	@ (80009d4 <MX_TIM2_Init+0x98>)
 800097e:	2200      	movs	r2, #0
 8000980:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000982:	4814      	ldr	r0, [pc, #80]	@ (80009d4 <MX_TIM2_Init+0x98>)
 8000984:	f004 f8a8 	bl	8004ad8 <HAL_TIM_Base_Init>
 8000988:	4603      	mov	r3, r0
 800098a:	2b00      	cmp	r3, #0
 800098c:	d001      	beq.n	8000992 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800098e:	f000 fa7b 	bl	8000e88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000992:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000996:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000998:	f107 0310 	add.w	r3, r7, #16
 800099c:	4619      	mov	r1, r3
 800099e:	480d      	ldr	r0, [pc, #52]	@ (80009d4 <MX_TIM2_Init+0x98>)
 80009a0:	f004 f95a 	bl	8004c58 <HAL_TIM_ConfigClockSource>
 80009a4:	4603      	mov	r3, r0
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d001      	beq.n	80009ae <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80009aa:	f000 fa6d 	bl	8000e88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80009ae:	2320      	movs	r3, #32
 80009b0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009b2:	2300      	movs	r3, #0
 80009b4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80009b6:	1d3b      	adds	r3, r7, #4
 80009b8:	4619      	mov	r1, r3
 80009ba:	4806      	ldr	r0, [pc, #24]	@ (80009d4 <MX_TIM2_Init+0x98>)
 80009bc:	f004 fb56 	bl	800506c <HAL_TIMEx_MasterConfigSynchronization>
 80009c0:	4603      	mov	r3, r0
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d001      	beq.n	80009ca <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80009c6:	f000 fa5f 	bl	8000e88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80009ca:	bf00      	nop
 80009cc:	3720      	adds	r7, #32
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	2004020c 	.word	0x2004020c

080009d8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b082      	sub	sp, #8
 80009dc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80009de:	4b16      	ldr	r3, [pc, #88]	@ (8000a38 <MX_DMA_Init+0x60>)
 80009e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80009e2:	4a15      	ldr	r2, [pc, #84]	@ (8000a38 <MX_DMA_Init+0x60>)
 80009e4:	f043 0304 	orr.w	r3, r3, #4
 80009e8:	6493      	str	r3, [r2, #72]	@ 0x48
 80009ea:	4b13      	ldr	r3, [pc, #76]	@ (8000a38 <MX_DMA_Init+0x60>)
 80009ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80009ee:	f003 0304 	and.w	r3, r3, #4
 80009f2:	607b      	str	r3, [r7, #4]
 80009f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80009f6:	4b10      	ldr	r3, [pc, #64]	@ (8000a38 <MX_DMA_Init+0x60>)
 80009f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80009fa:	4a0f      	ldr	r2, [pc, #60]	@ (8000a38 <MX_DMA_Init+0x60>)
 80009fc:	f043 0301 	orr.w	r3, r3, #1
 8000a00:	6493      	str	r3, [r2, #72]	@ 0x48
 8000a02:	4b0d      	ldr	r3, [pc, #52]	@ (8000a38 <MX_DMA_Init+0x60>)
 8000a04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000a06:	f003 0301 	and.w	r3, r3, #1
 8000a0a:	603b      	str	r3, [r7, #0]
 8000a0c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000a0e:	2200      	movs	r2, #0
 8000a10:	2100      	movs	r1, #0
 8000a12:	200b      	movs	r0, #11
 8000a14:	f000 fe23 	bl	800165e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000a18:	200b      	movs	r0, #11
 8000a1a:	f000 fe3c 	bl	8001696 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000a1e:	2200      	movs	r2, #0
 8000a20:	2100      	movs	r1, #0
 8000a22:	200c      	movs	r0, #12
 8000a24:	f000 fe1b 	bl	800165e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000a28:	200c      	movs	r0, #12
 8000a2a:	f000 fe34 	bl	8001696 <HAL_NVIC_EnableIRQ>

}
 8000a2e:	bf00      	nop
 8000a30:	3708      	adds	r7, #8
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	40021000 	.word	0x40021000

08000a3c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b08e      	sub	sp, #56	@ 0x38
 8000a40:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a42:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a46:	2200      	movs	r2, #0
 8000a48:	601a      	str	r2, [r3, #0]
 8000a4a:	605a      	str	r2, [r3, #4]
 8000a4c:	609a      	str	r2, [r3, #8]
 8000a4e:	60da      	str	r2, [r3, #12]
 8000a50:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000a52:	4bb2      	ldr	r3, [pc, #712]	@ (8000d1c <MX_GPIO_Init+0x2e0>)
 8000a54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a56:	4ab1      	ldr	r2, [pc, #708]	@ (8000d1c <MX_GPIO_Init+0x2e0>)
 8000a58:	f043 0310 	orr.w	r3, r3, #16
 8000a5c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a5e:	4baf      	ldr	r3, [pc, #700]	@ (8000d1c <MX_GPIO_Init+0x2e0>)
 8000a60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a62:	f003 0310 	and.w	r3, r3, #16
 8000a66:	623b      	str	r3, [r7, #32]
 8000a68:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a6a:	4bac      	ldr	r3, [pc, #688]	@ (8000d1c <MX_GPIO_Init+0x2e0>)
 8000a6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a6e:	4aab      	ldr	r2, [pc, #684]	@ (8000d1c <MX_GPIO_Init+0x2e0>)
 8000a70:	f043 0304 	orr.w	r3, r3, #4
 8000a74:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a76:	4ba9      	ldr	r3, [pc, #676]	@ (8000d1c <MX_GPIO_Init+0x2e0>)
 8000a78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a7a:	f003 0304 	and.w	r3, r3, #4
 8000a7e:	61fb      	str	r3, [r7, #28]
 8000a80:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a82:	4ba6      	ldr	r3, [pc, #664]	@ (8000d1c <MX_GPIO_Init+0x2e0>)
 8000a84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a86:	4aa5      	ldr	r2, [pc, #660]	@ (8000d1c <MX_GPIO_Init+0x2e0>)
 8000a88:	f043 0320 	orr.w	r3, r3, #32
 8000a8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a8e:	4ba3      	ldr	r3, [pc, #652]	@ (8000d1c <MX_GPIO_Init+0x2e0>)
 8000a90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a92:	f003 0320 	and.w	r3, r3, #32
 8000a96:	61bb      	str	r3, [r7, #24]
 8000a98:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a9a:	4ba0      	ldr	r3, [pc, #640]	@ (8000d1c <MX_GPIO_Init+0x2e0>)
 8000a9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a9e:	4a9f      	ldr	r2, [pc, #636]	@ (8000d1c <MX_GPIO_Init+0x2e0>)
 8000aa0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000aa4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000aa6:	4b9d      	ldr	r3, [pc, #628]	@ (8000d1c <MX_GPIO_Init+0x2e0>)
 8000aa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aaa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000aae:	617b      	str	r3, [r7, #20]
 8000ab0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ab2:	4b9a      	ldr	r3, [pc, #616]	@ (8000d1c <MX_GPIO_Init+0x2e0>)
 8000ab4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ab6:	4a99      	ldr	r2, [pc, #612]	@ (8000d1c <MX_GPIO_Init+0x2e0>)
 8000ab8:	f043 0301 	orr.w	r3, r3, #1
 8000abc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000abe:	4b97      	ldr	r3, [pc, #604]	@ (8000d1c <MX_GPIO_Init+0x2e0>)
 8000ac0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ac2:	f003 0301 	and.w	r3, r3, #1
 8000ac6:	613b      	str	r3, [r7, #16]
 8000ac8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aca:	4b94      	ldr	r3, [pc, #592]	@ (8000d1c <MX_GPIO_Init+0x2e0>)
 8000acc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ace:	4a93      	ldr	r2, [pc, #588]	@ (8000d1c <MX_GPIO_Init+0x2e0>)
 8000ad0:	f043 0302 	orr.w	r3, r3, #2
 8000ad4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ad6:	4b91      	ldr	r3, [pc, #580]	@ (8000d1c <MX_GPIO_Init+0x2e0>)
 8000ad8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ada:	f003 0302 	and.w	r3, r3, #2
 8000ade:	60fb      	str	r3, [r7, #12]
 8000ae0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ae2:	4b8e      	ldr	r3, [pc, #568]	@ (8000d1c <MX_GPIO_Init+0x2e0>)
 8000ae4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ae6:	4a8d      	ldr	r2, [pc, #564]	@ (8000d1c <MX_GPIO_Init+0x2e0>)
 8000ae8:	f043 0308 	orr.w	r3, r3, #8
 8000aec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000aee:	4b8b      	ldr	r3, [pc, #556]	@ (8000d1c <MX_GPIO_Init+0x2e0>)
 8000af0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000af2:	f003 0308 	and.w	r3, r3, #8
 8000af6:	60bb      	str	r3, [r7, #8]
 8000af8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000afa:	4b88      	ldr	r3, [pc, #544]	@ (8000d1c <MX_GPIO_Init+0x2e0>)
 8000afc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000afe:	4a87      	ldr	r2, [pc, #540]	@ (8000d1c <MX_GPIO_Init+0x2e0>)
 8000b00:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000b04:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b06:	4b85      	ldr	r3, [pc, #532]	@ (8000d1c <MX_GPIO_Init+0x2e0>)
 8000b08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000b0e:	607b      	str	r3, [r7, #4]
 8000b10:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8000b12:	f001 fe45 	bl	80027a0 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 8000b16:	2200      	movs	r2, #0
 8000b18:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b1c:	4880      	ldr	r0, [pc, #512]	@ (8000d20 <MX_GPIO_Init+0x2e4>)
 8000b1e:	f001 fd63 	bl	80025e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000b22:	230c      	movs	r3, #12
 8000b24:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b26:	2302      	movs	r3, #2
 8000b28:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8000b32:	230d      	movs	r3, #13
 8000b34:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000b36:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b3a:	4619      	mov	r1, r3
 8000b3c:	4879      	ldr	r0, [pc, #484]	@ (8000d24 <MX_GPIO_Init+0x2e8>)
 8000b3e:	f001 fbc1 	bl	80022c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000b42:	2307      	movs	r3, #7
 8000b44:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b46:	2312      	movs	r3, #18
 8000b48:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b4e:	2303      	movs	r3, #3
 8000b50:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000b52:	2304      	movs	r3, #4
 8000b54:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000b56:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b5a:	4619      	mov	r1, r3
 8000b5c:	4872      	ldr	r0, [pc, #456]	@ (8000d28 <MX_GPIO_Init+0x2ec>)
 8000b5e:	f001 fbb1 	bl	80022c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000b62:	2380      	movs	r3, #128	@ 0x80
 8000b64:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b66:	2302      	movs	r3, #2
 8000b68:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8000b72:	230d      	movs	r3, #13
 8000b74:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000b76:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b7a:	4619      	mov	r1, r3
 8000b7c:	486a      	ldr	r0, [pc, #424]	@ (8000d28 <MX_GPIO_Init+0x2ec>)
 8000b7e:	f001 fba1 	bl	80022c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC3 PC4
                           PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4
 8000b82:	233b      	movs	r3, #59	@ 0x3b
 8000b84:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000b86:	230b      	movs	r3, #11
 8000b88:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b92:	4619      	mov	r1, r3
 8000b94:	4865      	ldr	r0, [pc, #404]	@ (8000d2c <MX_GPIO_Init+0x2f0>)
 8000b96:	f001 fb95 	bl	80022c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8000b9a:	230a      	movs	r3, #10
 8000b9c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000b9e:	230b      	movs	r3, #11
 8000ba0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ba6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000baa:	4619      	mov	r1, r3
 8000bac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bb0:	f001 fb88 	bl	80022c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000bb4:	23e0      	movs	r3, #224	@ 0xe0
 8000bb6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bb8:	2302      	movs	r3, #2
 8000bba:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bc0:	2303      	movs	r3, #3
 8000bc2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000bc4:	2305      	movs	r3, #5
 8000bc6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bc8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bcc:	4619      	mov	r1, r3
 8000bce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bd2:	f001 fb77 	bl	80022c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bda:	2302      	movs	r3, #2
 8000bdc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bde:	2300      	movs	r3, #0
 8000be0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be2:	2300      	movs	r3, #0
 8000be4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000be6:	2302      	movs	r3, #2
 8000be8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bee:	4619      	mov	r1, r3
 8000bf0:	484b      	ldr	r0, [pc, #300]	@ (8000d20 <MX_GPIO_Init+0x2e4>)
 8000bf2:	f001 fb67 	bl	80022c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000bf6:	2302      	movs	r3, #2
 8000bf8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000bfa:	230b      	movs	r3, #11
 8000bfc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c02:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c06:	4619      	mov	r1, r3
 8000c08:	4845      	ldr	r0, [pc, #276]	@ (8000d20 <MX_GPIO_Init+0x2e4>)
 8000c0a:	f001 fb5b 	bl	80022c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 8000c0e:	2344      	movs	r3, #68	@ 0x44
 8000c10:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c12:	2303      	movs	r3, #3
 8000c14:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c16:	2300      	movs	r3, #0
 8000c18:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c1a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c1e:	4619      	mov	r1, r3
 8000c20:	483f      	ldr	r0, [pc, #252]	@ (8000d20 <MX_GPIO_Init+0x2e4>)
 8000c22:	f001 fb4f 	bl	80022c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8000c26:	f44f 537e 	mov.w	r3, #16256	@ 0x3f80
 8000c2a:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c2c:	2302      	movs	r3, #2
 8000c2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c30:	2300      	movs	r3, #0
 8000c32:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c34:	2300      	movs	r3, #0
 8000c36:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000c38:	2301      	movs	r3, #1
 8000c3a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c3c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c40:	4619      	mov	r1, r3
 8000c42:	4838      	ldr	r0, [pc, #224]	@ (8000d24 <MX_GPIO_Init+0x2e8>)
 8000c44:	f001 fb3e 	bl	80022c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000c48:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000c4c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c4e:	2302      	movs	r3, #2
 8000c50:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c52:	2300      	movs	r3, #0
 8000c54:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c56:	2300      	movs	r3, #0
 8000c58:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 8000c5a:	2303      	movs	r3, #3
 8000c5c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c5e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c62:	4619      	mov	r1, r3
 8000c64:	482f      	ldr	r0, [pc, #188]	@ (8000d24 <MX_GPIO_Init+0x2e8>)
 8000c66:	f001 fb2d 	bl	80022c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CS_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 8000c6a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c6e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c70:	2301      	movs	r3, #1
 8000c72:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c74:	2300      	movs	r3, #0
 8000c76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 8000c7c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c80:	4619      	mov	r1, r3
 8000c82:	4827      	ldr	r0, [pc, #156]	@ (8000d20 <MX_GPIO_Init+0x2e4>)
 8000c84:	f001 fb1e 	bl	80022c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000c88:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000c8c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c8e:	2302      	movs	r3, #2
 8000c90:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c92:	2300      	movs	r3, #0
 8000c94:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c96:	2300      	movs	r3, #0
 8000c98:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8000c9a:	230e      	movs	r3, #14
 8000c9c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c9e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ca2:	4619      	mov	r1, r3
 8000ca4:	481e      	ldr	r0, [pc, #120]	@ (8000d20 <MX_GPIO_Init+0x2e4>)
 8000ca6:	f001 fb0d 	bl	80022c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000caa:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000cae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cb0:	2302      	movs	r3, #2
 8000cb2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cb8:	2303      	movs	r3, #3
 8000cba:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000cbc:	2307      	movs	r3, #7
 8000cbe:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000cc0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cc4:	4619      	mov	r1, r3
 8000cc6:	481a      	ldr	r0, [pc, #104]	@ (8000d30 <MX_GPIO_Init+0x2f4>)
 8000cc8:	f001 fafc 	bl	80022c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000ccc:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000cd0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cd2:	2302      	movs	r3, #2
 8000cd4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8000cde:	2302      	movs	r3, #2
 8000ce0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ce2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ce6:	4619      	mov	r1, r3
 8000ce8:	4811      	ldr	r0, [pc, #68]	@ (8000d30 <MX_GPIO_Init+0x2f4>)
 8000cea:	f001 faeb 	bl	80022c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000cee:	2340      	movs	r3, #64	@ 0x40
 8000cf0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cf2:	2302      	movs	r3, #2
 8000cf4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8000cfe:	230d      	movs	r3, #13
 8000d00:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d02:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d06:	4619      	mov	r1, r3
 8000d08:	4808      	ldr	r0, [pc, #32]	@ (8000d2c <MX_GPIO_Init+0x2f0>)
 8000d0a:	f001 fadb 	bl	80022c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000d0e:	2380      	movs	r3, #128	@ 0x80
 8000d10:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d12:	2302      	movs	r3, #2
 8000d14:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d16:	2300      	movs	r3, #0
 8000d18:	e00c      	b.n	8000d34 <MX_GPIO_Init+0x2f8>
 8000d1a:	bf00      	nop
 8000d1c:	40021000 	.word	0x40021000
 8000d20:	48000400 	.word	0x48000400
 8000d24:	48001000 	.word	0x48001000
 8000d28:	48001400 	.word	0x48001400
 8000d2c:	48000800 	.word	0x48000800
 8000d30:	48000c00 	.word	0x48000c00
 8000d34:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d36:	2300      	movs	r3, #0
 8000d38:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000d3a:	2302      	movs	r3, #2
 8000d3c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d3e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d42:	4619      	mov	r1, r3
 8000d44:	484c      	ldr	r0, [pc, #304]	@ (8000e78 <MX_GPIO_Init+0x43c>)
 8000d46:	f001 fabd 	bl	80022c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000d4a:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8000d4e:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d50:	2302      	movs	r3, #2
 8000d52:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d54:	2300      	movs	r3, #0
 8000d56:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d58:	2303      	movs	r3, #3
 8000d5a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8000d5c:	230c      	movs	r3, #12
 8000d5e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d60:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d64:	4619      	mov	r1, r3
 8000d66:	4844      	ldr	r0, [pc, #272]	@ (8000e78 <MX_GPIO_Init+0x43c>)
 8000d68:	f001 faac 	bl	80022c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 8000d6c:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8000d70:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d72:	2302      	movs	r3, #2
 8000d74:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d76:	2300      	movs	r3, #0
 8000d78:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d7a:	2303      	movs	r3, #3
 8000d7c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000d7e:	230a      	movs	r3, #10
 8000d80:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d82:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d86:	4619      	mov	r1, r3
 8000d88:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d8c:	f001 fa9a 	bl	80022c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000d90:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000d94:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d96:	2300      	movs	r3, #0
 8000d98:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d9e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000da2:	4619      	mov	r1, r3
 8000da4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000da8:	f001 fa8c 	bl	80022c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000dac:	2301      	movs	r3, #1
 8000dae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000db0:	2302      	movs	r3, #2
 8000db2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db4:	2300      	movs	r3, #0
 8000db6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000db8:	2303      	movs	r3, #3
 8000dba:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000dbc:	2309      	movs	r3, #9
 8000dbe:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000dc0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	482d      	ldr	r0, [pc, #180]	@ (8000e7c <MX_GPIO_Init+0x440>)
 8000dc8:	f001 fa7c 	bl	80022c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000dcc:	2304      	movs	r3, #4
 8000dce:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dd0:	2302      	movs	r3, #2
 8000dd2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dd8:	2303      	movs	r3, #3
 8000dda:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8000ddc:	230c      	movs	r3, #12
 8000dde:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000de0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000de4:	4619      	mov	r1, r3
 8000de6:	4825      	ldr	r0, [pc, #148]	@ (8000e7c <MX_GPIO_Init+0x440>)
 8000de8:	f001 fa6c 	bl	80022c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8000dec:	2378      	movs	r3, #120	@ 0x78
 8000dee:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df0:	2302      	movs	r3, #2
 8000df2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df4:	2300      	movs	r3, #0
 8000df6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000df8:	2303      	movs	r3, #3
 8000dfa:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000dfc:	2307      	movs	r3, #7
 8000dfe:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e00:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e04:	4619      	mov	r1, r3
 8000e06:	481d      	ldr	r0, [pc, #116]	@ (8000e7c <MX_GPIO_Init+0x440>)
 8000e08:	f001 fa5c 	bl	80022c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8000e0c:	2338      	movs	r3, #56	@ 0x38
 8000e0e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e10:	2302      	movs	r3, #2
 8000e12:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e14:	2300      	movs	r3, #0
 8000e16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e18:	2303      	movs	r3, #3
 8000e1a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000e1c:	2306      	movs	r3, #6
 8000e1e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e20:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e24:	4619      	mov	r1, r3
 8000e26:	4816      	ldr	r0, [pc, #88]	@ (8000e80 <MX_GPIO_Init+0x444>)
 8000e28:	f001 fa4c 	bl	80022c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000e2c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000e30:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e32:	2312      	movs	r3, #18
 8000e34:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e36:	2300      	movs	r3, #0
 8000e38:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e3a:	2303      	movs	r3, #3
 8000e3c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000e3e:	2304      	movs	r3, #4
 8000e40:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e42:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e46:	4619      	mov	r1, r3
 8000e48:	480d      	ldr	r0, [pc, #52]	@ (8000e80 <MX_GPIO_Init+0x444>)
 8000e4a:	f001 fa3b 	bl	80022c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e52:	2302      	movs	r3, #2
 8000e54:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e56:	2300      	movs	r3, #0
 8000e58:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8000e5e:	2302      	movs	r3, #2
 8000e60:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e62:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e66:	4619      	mov	r1, r3
 8000e68:	4806      	ldr	r0, [pc, #24]	@ (8000e84 <MX_GPIO_Init+0x448>)
 8000e6a:	f001 fa2b 	bl	80022c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000e6e:	bf00      	nop
 8000e70:	3738      	adds	r7, #56	@ 0x38
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	48000800 	.word	0x48000800
 8000e7c:	48000c00 	.word	0x48000c00
 8000e80:	48000400 	.word	0x48000400
 8000e84:	48001000 	.word	0x48001000

08000e88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e8c:	b672      	cpsid	i
}
 8000e8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e90:	bf00      	nop
 8000e92:	e7fd      	b.n	8000e90 <Error_Handler+0x8>

08000e94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e94:	b480      	push	{r7}
 8000e96:	b083      	sub	sp, #12
 8000e98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e9a:	4b0f      	ldr	r3, [pc, #60]	@ (8000ed8 <HAL_MspInit+0x44>)
 8000e9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e9e:	4a0e      	ldr	r2, [pc, #56]	@ (8000ed8 <HAL_MspInit+0x44>)
 8000ea0:	f043 0301 	orr.w	r3, r3, #1
 8000ea4:	6613      	str	r3, [r2, #96]	@ 0x60
 8000ea6:	4b0c      	ldr	r3, [pc, #48]	@ (8000ed8 <HAL_MspInit+0x44>)
 8000ea8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000eaa:	f003 0301 	and.w	r3, r3, #1
 8000eae:	607b      	str	r3, [r7, #4]
 8000eb0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000eb2:	4b09      	ldr	r3, [pc, #36]	@ (8000ed8 <HAL_MspInit+0x44>)
 8000eb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000eb6:	4a08      	ldr	r2, [pc, #32]	@ (8000ed8 <HAL_MspInit+0x44>)
 8000eb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ebc:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ebe:	4b06      	ldr	r3, [pc, #24]	@ (8000ed8 <HAL_MspInit+0x44>)
 8000ec0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ec2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ec6:	603b      	str	r3, [r7, #0]
 8000ec8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000eca:	bf00      	nop
 8000ecc:	370c      	adds	r7, #12
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop
 8000ed8:	40021000 	.word	0x40021000

08000edc <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b08a      	sub	sp, #40	@ 0x28
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ee4:	f107 0314 	add.w	r3, r7, #20
 8000ee8:	2200      	movs	r2, #0
 8000eea:	601a      	str	r2, [r3, #0]
 8000eec:	605a      	str	r2, [r3, #4]
 8000eee:	609a      	str	r2, [r3, #8]
 8000ef0:	60da      	str	r2, [r3, #12]
 8000ef2:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	4a2a      	ldr	r2, [pc, #168]	@ (8000fa4 <HAL_DAC_MspInit+0xc8>)
 8000efa:	4293      	cmp	r3, r2
 8000efc:	d14e      	bne.n	8000f9c <HAL_DAC_MspInit+0xc0>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8000efe:	4b2a      	ldr	r3, [pc, #168]	@ (8000fa8 <HAL_DAC_MspInit+0xcc>)
 8000f00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f02:	4a29      	ldr	r2, [pc, #164]	@ (8000fa8 <HAL_DAC_MspInit+0xcc>)
 8000f04:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8000f08:	6593      	str	r3, [r2, #88]	@ 0x58
 8000f0a:	4b27      	ldr	r3, [pc, #156]	@ (8000fa8 <HAL_DAC_MspInit+0xcc>)
 8000f0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f0e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000f12:	613b      	str	r3, [r7, #16]
 8000f14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f16:	4b24      	ldr	r3, [pc, #144]	@ (8000fa8 <HAL_DAC_MspInit+0xcc>)
 8000f18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f1a:	4a23      	ldr	r2, [pc, #140]	@ (8000fa8 <HAL_DAC_MspInit+0xcc>)
 8000f1c:	f043 0301 	orr.w	r3, r3, #1
 8000f20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f22:	4b21      	ldr	r3, [pc, #132]	@ (8000fa8 <HAL_DAC_MspInit+0xcc>)
 8000f24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f26:	f003 0301 	and.w	r3, r3, #1
 8000f2a:	60fb      	str	r3, [r7, #12]
 8000f2c:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000f2e:	2310      	movs	r3, #16
 8000f30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f32:	2303      	movs	r3, #3
 8000f34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f36:	2300      	movs	r3, #0
 8000f38:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f3a:	f107 0314 	add.w	r3, r7, #20
 8000f3e:	4619      	mov	r1, r3
 8000f40:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f44:	f001 f9be 	bl	80022c4 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel2;
 8000f48:	4b18      	ldr	r3, [pc, #96]	@ (8000fac <HAL_DAC_MspInit+0xd0>)
 8000f4a:	4a19      	ldr	r2, [pc, #100]	@ (8000fb0 <HAL_DAC_MspInit+0xd4>)
 8000f4c:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CH1;
 8000f4e:	4b17      	ldr	r3, [pc, #92]	@ (8000fac <HAL_DAC_MspInit+0xd0>)
 8000f50:	2206      	movs	r2, #6
 8000f52:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000f54:	4b15      	ldr	r3, [pc, #84]	@ (8000fac <HAL_DAC_MspInit+0xd0>)
 8000f56:	2210      	movs	r2, #16
 8000f58:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f5a:	4b14      	ldr	r3, [pc, #80]	@ (8000fac <HAL_DAC_MspInit+0xd0>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000f60:	4b12      	ldr	r3, [pc, #72]	@ (8000fac <HAL_DAC_MspInit+0xd0>)
 8000f62:	2280      	movs	r2, #128	@ 0x80
 8000f64:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000f66:	4b11      	ldr	r3, [pc, #68]	@ (8000fac <HAL_DAC_MspInit+0xd0>)
 8000f68:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000f6c:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000f6e:	4b0f      	ldr	r3, [pc, #60]	@ (8000fac <HAL_DAC_MspInit+0xd0>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8000f74:	4b0d      	ldr	r3, [pc, #52]	@ (8000fac <HAL_DAC_MspInit+0xd0>)
 8000f76:	2220      	movs	r2, #32
 8000f78:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8000f7a:	4b0c      	ldr	r3, [pc, #48]	@ (8000fac <HAL_DAC_MspInit+0xd0>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8000f80:	480a      	ldr	r0, [pc, #40]	@ (8000fac <HAL_DAC_MspInit+0xd0>)
 8000f82:	f000 fe71 	bl	8001c68 <HAL_DMA_Init>
 8000f86:	4603      	mov	r3, r0
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d001      	beq.n	8000f90 <HAL_DAC_MspInit+0xb4>
    {
      Error_Handler();
 8000f8c:	f7ff ff7c 	bl	8000e88 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	4a06      	ldr	r2, [pc, #24]	@ (8000fac <HAL_DAC_MspInit+0xd0>)
 8000f94:	609a      	str	r2, [r3, #8]
 8000f96:	4a05      	ldr	r2, [pc, #20]	@ (8000fac <HAL_DAC_MspInit+0xd0>)
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8000f9c:	bf00      	nop
 8000f9e:	3728      	adds	r7, #40	@ 0x28
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	40007400 	.word	0x40007400
 8000fa8:	40021000 	.word	0x40021000
 8000fac:	20040054 	.word	0x20040054
 8000fb0:	4002001c 	.word	0x4002001c

08000fb4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b0ae      	sub	sp, #184	@ 0xb8
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fbc:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	601a      	str	r2, [r3, #0]
 8000fc4:	605a      	str	r2, [r3, #4]
 8000fc6:	609a      	str	r2, [r3, #8]
 8000fc8:	60da      	str	r2, [r3, #12]
 8000fca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fcc:	f107 0310 	add.w	r3, r7, #16
 8000fd0:	2294      	movs	r2, #148	@ 0x94
 8000fd2:	2100      	movs	r1, #0
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f008 fd7e 	bl	8009ad6 <memset>
  if(huart->Instance==LPUART1)
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	4a3b      	ldr	r2, [pc, #236]	@ (80010cc <HAL_UART_MspInit+0x118>)
 8000fe0:	4293      	cmp	r3, r2
 8000fe2:	d16f      	bne.n	80010c4 <HAL_UART_MspInit+0x110>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000fe4:	2320      	movs	r3, #32
 8000fe6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fec:	f107 0310 	add.w	r3, r7, #16
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f002 fabd 	bl	8003570 <HAL_RCCEx_PeriphCLKConfig>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d001      	beq.n	8001000 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000ffc:	f7ff ff44 	bl	8000e88 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001000:	4b33      	ldr	r3, [pc, #204]	@ (80010d0 <HAL_UART_MspInit+0x11c>)
 8001002:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001004:	4a32      	ldr	r2, [pc, #200]	@ (80010d0 <HAL_UART_MspInit+0x11c>)
 8001006:	f043 0301 	orr.w	r3, r3, #1
 800100a:	65d3      	str	r3, [r2, #92]	@ 0x5c
 800100c:	4b30      	ldr	r3, [pc, #192]	@ (80010d0 <HAL_UART_MspInit+0x11c>)
 800100e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001010:	f003 0301 	and.w	r3, r3, #1
 8001014:	60fb      	str	r3, [r7, #12]
 8001016:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001018:	4b2d      	ldr	r3, [pc, #180]	@ (80010d0 <HAL_UART_MspInit+0x11c>)
 800101a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800101c:	4a2c      	ldr	r2, [pc, #176]	@ (80010d0 <HAL_UART_MspInit+0x11c>)
 800101e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001022:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001024:	4b2a      	ldr	r3, [pc, #168]	@ (80010d0 <HAL_UART_MspInit+0x11c>)
 8001026:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001028:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800102c:	60bb      	str	r3, [r7, #8]
 800102e:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8001030:	f001 fbb6 	bl	80027a0 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001034:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001038:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800103c:	2302      	movs	r3, #2
 800103e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001042:	2300      	movs	r3, #0
 8001044:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001048:	2303      	movs	r3, #3
 800104a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 800104e:	2308      	movs	r3, #8
 8001050:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001054:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001058:	4619      	mov	r1, r3
 800105a:	481e      	ldr	r0, [pc, #120]	@ (80010d4 <HAL_UART_MspInit+0x120>)
 800105c:	f001 f932 	bl	80022c4 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel1;
 8001060:	4b1d      	ldr	r3, [pc, #116]	@ (80010d8 <HAL_UART_MspInit+0x124>)
 8001062:	4a1e      	ldr	r2, [pc, #120]	@ (80010dc <HAL_UART_MspInit+0x128>)
 8001064:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 8001066:	4b1c      	ldr	r3, [pc, #112]	@ (80010d8 <HAL_UART_MspInit+0x124>)
 8001068:	2222      	movs	r2, #34	@ 0x22
 800106a:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800106c:	4b1a      	ldr	r3, [pc, #104]	@ (80010d8 <HAL_UART_MspInit+0x124>)
 800106e:	2200      	movs	r2, #0
 8001070:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001072:	4b19      	ldr	r3, [pc, #100]	@ (80010d8 <HAL_UART_MspInit+0x124>)
 8001074:	2200      	movs	r2, #0
 8001076:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001078:	4b17      	ldr	r3, [pc, #92]	@ (80010d8 <HAL_UART_MspInit+0x124>)
 800107a:	2280      	movs	r2, #128	@ 0x80
 800107c:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800107e:	4b16      	ldr	r3, [pc, #88]	@ (80010d8 <HAL_UART_MspInit+0x124>)
 8001080:	2200      	movs	r2, #0
 8001082:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001084:	4b14      	ldr	r3, [pc, #80]	@ (80010d8 <HAL_UART_MspInit+0x124>)
 8001086:	2200      	movs	r2, #0
 8001088:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 800108a:	4b13      	ldr	r3, [pc, #76]	@ (80010d8 <HAL_UART_MspInit+0x124>)
 800108c:	2200      	movs	r2, #0
 800108e:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001090:	4b11      	ldr	r3, [pc, #68]	@ (80010d8 <HAL_UART_MspInit+0x124>)
 8001092:	2200      	movs	r2, #0
 8001094:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8001096:	4810      	ldr	r0, [pc, #64]	@ (80010d8 <HAL_UART_MspInit+0x124>)
 8001098:	f000 fde6 	bl	8001c68 <HAL_DMA_Init>
 800109c:	4603      	mov	r3, r0
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d001      	beq.n	80010a6 <HAL_UART_MspInit+0xf2>
    {
      Error_Handler();
 80010a2:	f7ff fef1 	bl	8000e88 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_lpuart1_rx);
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	4a0b      	ldr	r2, [pc, #44]	@ (80010d8 <HAL_UART_MspInit+0x124>)
 80010aa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80010ae:	4a0a      	ldr	r2, [pc, #40]	@ (80010d8 <HAL_UART_MspInit+0x124>)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 80010b4:	2200      	movs	r2, #0
 80010b6:	2100      	movs	r1, #0
 80010b8:	2046      	movs	r0, #70	@ 0x46
 80010ba:	f000 fad0 	bl	800165e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 80010be:	2046      	movs	r0, #70	@ 0x46
 80010c0:	f000 fae9 	bl	8001696 <HAL_NVIC_EnableIRQ>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 80010c4:	bf00      	nop
 80010c6:	37b8      	adds	r7, #184	@ 0xb8
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	40008000 	.word	0x40008000
 80010d0:	40021000 	.word	0x40021000
 80010d4:	48001800 	.word	0x48001800
 80010d8:	20040148 	.word	0x20040148
 80010dc:	40020008 	.word	0x40020008

080010e0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b08a      	sub	sp, #40	@ 0x28
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010e8:	f107 0314 	add.w	r3, r7, #20
 80010ec:	2200      	movs	r2, #0
 80010ee:	601a      	str	r2, [r3, #0]
 80010f0:	605a      	str	r2, [r3, #4]
 80010f2:	609a      	str	r2, [r3, #8]
 80010f4:	60da      	str	r2, [r3, #12]
 80010f6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	4a25      	ldr	r2, [pc, #148]	@ (8001194 <HAL_SPI_MspInit+0xb4>)
 80010fe:	4293      	cmp	r3, r2
 8001100:	d144      	bne.n	800118c <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001102:	4b25      	ldr	r3, [pc, #148]	@ (8001198 <HAL_SPI_MspInit+0xb8>)
 8001104:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001106:	4a24      	ldr	r2, [pc, #144]	@ (8001198 <HAL_SPI_MspInit+0xb8>)
 8001108:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800110c:	6593      	str	r3, [r2, #88]	@ 0x58
 800110e:	4b22      	ldr	r3, [pc, #136]	@ (8001198 <HAL_SPI_MspInit+0xb8>)
 8001110:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001112:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001116:	613b      	str	r3, [r7, #16]
 8001118:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800111a:	4b1f      	ldr	r3, [pc, #124]	@ (8001198 <HAL_SPI_MspInit+0xb8>)
 800111c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800111e:	4a1e      	ldr	r2, [pc, #120]	@ (8001198 <HAL_SPI_MspInit+0xb8>)
 8001120:	f043 0304 	orr.w	r3, r3, #4
 8001124:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001126:	4b1c      	ldr	r3, [pc, #112]	@ (8001198 <HAL_SPI_MspInit+0xb8>)
 8001128:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800112a:	f003 0304 	and.w	r3, r3, #4
 800112e:	60fb      	str	r3, [r7, #12]
 8001130:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001132:	4b19      	ldr	r3, [pc, #100]	@ (8001198 <HAL_SPI_MspInit+0xb8>)
 8001134:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001136:	4a18      	ldr	r2, [pc, #96]	@ (8001198 <HAL_SPI_MspInit+0xb8>)
 8001138:	f043 0302 	orr.w	r3, r3, #2
 800113c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800113e:	4b16      	ldr	r3, [pc, #88]	@ (8001198 <HAL_SPI_MspInit+0xb8>)
 8001140:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001142:	f003 0302 	and.w	r3, r3, #2
 8001146:	60bb      	str	r3, [r7, #8]
 8001148:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800114a:	2304      	movs	r3, #4
 800114c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800114e:	2302      	movs	r3, #2
 8001150:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001152:	2300      	movs	r3, #0
 8001154:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001156:	2303      	movs	r3, #3
 8001158:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800115a:	2305      	movs	r3, #5
 800115c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800115e:	f107 0314 	add.w	r3, r7, #20
 8001162:	4619      	mov	r1, r3
 8001164:	480d      	ldr	r0, [pc, #52]	@ (800119c <HAL_SPI_MspInit+0xbc>)
 8001166:	f001 f8ad 	bl	80022c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 800116a:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 800116e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001170:	2302      	movs	r3, #2
 8001172:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001174:	2300      	movs	r3, #0
 8001176:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001178:	2303      	movs	r3, #3
 800117a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800117c:	2305      	movs	r3, #5
 800117e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001180:	f107 0314 	add.w	r3, r7, #20
 8001184:	4619      	mov	r1, r3
 8001186:	4806      	ldr	r0, [pc, #24]	@ (80011a0 <HAL_SPI_MspInit+0xc0>)
 8001188:	f001 f89c 	bl	80022c4 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 800118c:	bf00      	nop
 800118e:	3728      	adds	r7, #40	@ 0x28
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	40003800 	.word	0x40003800
 8001198:	40021000 	.word	0x40021000
 800119c:	48000800 	.word	0x48000800
 80011a0:	48000400 	.word	0x48000400

080011a4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b08a      	sub	sp, #40	@ 0x28
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011ac:	f107 0314 	add.w	r3, r7, #20
 80011b0:	2200      	movs	r2, #0
 80011b2:	601a      	str	r2, [r3, #0]
 80011b4:	605a      	str	r2, [r3, #4]
 80011b6:	609a      	str	r2, [r3, #8]
 80011b8:	60da      	str	r2, [r3, #12]
 80011ba:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80011c4:	d145      	bne.n	8001252 <HAL_TIM_Base_MspInit+0xae>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80011c6:	4b25      	ldr	r3, [pc, #148]	@ (800125c <HAL_TIM_Base_MspInit+0xb8>)
 80011c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011ca:	4a24      	ldr	r2, [pc, #144]	@ (800125c <HAL_TIM_Base_MspInit+0xb8>)
 80011cc:	f043 0301 	orr.w	r3, r3, #1
 80011d0:	6593      	str	r3, [r2, #88]	@ 0x58
 80011d2:	4b22      	ldr	r3, [pc, #136]	@ (800125c <HAL_TIM_Base_MspInit+0xb8>)
 80011d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011d6:	f003 0301 	and.w	r3, r3, #1
 80011da:	613b      	str	r3, [r7, #16]
 80011dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011de:	4b1f      	ldr	r3, [pc, #124]	@ (800125c <HAL_TIM_Base_MspInit+0xb8>)
 80011e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011e2:	4a1e      	ldr	r2, [pc, #120]	@ (800125c <HAL_TIM_Base_MspInit+0xb8>)
 80011e4:	f043 0301 	orr.w	r3, r3, #1
 80011e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011ea:	4b1c      	ldr	r3, [pc, #112]	@ (800125c <HAL_TIM_Base_MspInit+0xb8>)
 80011ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ee:	f003 0301 	and.w	r3, r3, #1
 80011f2:	60fb      	str	r3, [r7, #12]
 80011f4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011f6:	4b19      	ldr	r3, [pc, #100]	@ (800125c <HAL_TIM_Base_MspInit+0xb8>)
 80011f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011fa:	4a18      	ldr	r2, [pc, #96]	@ (800125c <HAL_TIM_Base_MspInit+0xb8>)
 80011fc:	f043 0302 	orr.w	r3, r3, #2
 8001200:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001202:	4b16      	ldr	r3, [pc, #88]	@ (800125c <HAL_TIM_Base_MspInit+0xb8>)
 8001204:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001206:	f003 0302 	and.w	r3, r3, #2
 800120a:	60bb      	str	r3, [r7, #8]
 800120c:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800120e:	2301      	movs	r3, #1
 8001210:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001212:	2302      	movs	r3, #2
 8001214:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001216:	2300      	movs	r3, #0
 8001218:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800121a:	2300      	movs	r3, #0
 800121c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800121e:	2301      	movs	r3, #1
 8001220:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001222:	f107 0314 	add.w	r3, r7, #20
 8001226:	4619      	mov	r1, r3
 8001228:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800122c:	f001 f84a 	bl	80022c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001230:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001234:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001236:	2302      	movs	r3, #2
 8001238:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800123a:	2300      	movs	r3, #0
 800123c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800123e:	2300      	movs	r3, #0
 8001240:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001242:	2301      	movs	r3, #1
 8001244:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001246:	f107 0314 	add.w	r3, r7, #20
 800124a:	4619      	mov	r1, r3
 800124c:	4804      	ldr	r0, [pc, #16]	@ (8001260 <HAL_TIM_Base_MspInit+0xbc>)
 800124e:	f001 f839 	bl	80022c4 <HAL_GPIO_Init>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001252:	bf00      	nop
 8001254:	3728      	adds	r7, #40	@ 0x28
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	40021000 	.word	0x40021000
 8001260:	48000400 	.word	0x48000400

08001264 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001268:	bf00      	nop
 800126a:	e7fd      	b.n	8001268 <NMI_Handler+0x4>

0800126c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800126c:	b480      	push	{r7}
 800126e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001270:	bf00      	nop
 8001272:	e7fd      	b.n	8001270 <HardFault_Handler+0x4>

08001274 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001278:	bf00      	nop
 800127a:	e7fd      	b.n	8001278 <MemManage_Handler+0x4>

0800127c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001280:	bf00      	nop
 8001282:	e7fd      	b.n	8001280 <BusFault_Handler+0x4>

08001284 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001288:	bf00      	nop
 800128a:	e7fd      	b.n	8001288 <UsageFault_Handler+0x4>

0800128c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001290:	bf00      	nop
 8001292:	46bd      	mov	sp, r7
 8001294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001298:	4770      	bx	lr

0800129a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800129a:	b480      	push	{r7}
 800129c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800129e:	bf00      	nop
 80012a0:	46bd      	mov	sp, r7
 80012a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a6:	4770      	bx	lr

080012a8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012a8:	b480      	push	{r7}
 80012aa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012ac:	bf00      	nop
 80012ae:	46bd      	mov	sp, r7
 80012b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b4:	4770      	bx	lr

080012b6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012b6:	b580      	push	{r7, lr}
 80012b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012ba:	f000 f8b1 	bl	8001420 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012be:	bf00      	nop
 80012c0:	bd80      	pop	{r7, pc}
	...

080012c4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 80012c8:	4802      	ldr	r0, [pc, #8]	@ (80012d4 <DMA1_Channel1_IRQHandler+0x10>)
 80012ca:	f000 feab 	bl	8002024 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80012ce:	bf00      	nop
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	20040148 	.word	0x20040148

080012d8 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 80012dc:	4802      	ldr	r0, [pc, #8]	@ (80012e8 <DMA1_Channel2_IRQHandler+0x10>)
 80012de:	f000 fea1 	bl	8002024 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80012e2:	bf00      	nop
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	20040054 	.word	0x20040054

080012ec <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 80012f0:	4802      	ldr	r0, [pc, #8]	@ (80012fc <LPUART1_IRQHandler+0x10>)
 80012f2:	f004 f86d 	bl	80053d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 80012f6:	bf00      	nop
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	200400b4 	.word	0x200400b4

08001300 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001300:	b480      	push	{r7}
 8001302:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001304:	4b06      	ldr	r3, [pc, #24]	@ (8001320 <SystemInit+0x20>)
 8001306:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800130a:	4a05      	ldr	r2, [pc, #20]	@ (8001320 <SystemInit+0x20>)
 800130c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001310:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001314:	bf00      	nop
 8001316:	46bd      	mov	sp, r7
 8001318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131c:	4770      	bx	lr
 800131e:	bf00      	nop
 8001320:	e000ed00 	.word	0xe000ed00

08001324 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001324:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800135c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001328:	f7ff ffea 	bl	8001300 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800132c:	480c      	ldr	r0, [pc, #48]	@ (8001360 <LoopForever+0x6>)
  ldr r1, =_edata
 800132e:	490d      	ldr	r1, [pc, #52]	@ (8001364 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001330:	4a0d      	ldr	r2, [pc, #52]	@ (8001368 <LoopForever+0xe>)
  movs r3, #0
 8001332:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001334:	e002      	b.n	800133c <LoopCopyDataInit>

08001336 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001336:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001338:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800133a:	3304      	adds	r3, #4

0800133c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800133c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800133e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001340:	d3f9      	bcc.n	8001336 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001342:	4a0a      	ldr	r2, [pc, #40]	@ (800136c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001344:	4c0a      	ldr	r4, [pc, #40]	@ (8001370 <LoopForever+0x16>)
  movs r3, #0
 8001346:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001348:	e001      	b.n	800134e <LoopFillZerobss>

0800134a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800134a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800134c:	3204      	adds	r2, #4

0800134e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800134e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001350:	d3fb      	bcc.n	800134a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001352:	f008 fbc9 	bl	8009ae8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001356:	f7ff f94d 	bl	80005f4 <main>

0800135a <LoopForever>:

LoopForever:
    b LoopForever
 800135a:	e7fe      	b.n	800135a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800135c:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001360:	20040000 	.word	0x20040000
  ldr r1, =_edata
 8001364:	20040024 	.word	0x20040024
  ldr r2, =_sidata
 8001368:	08009ca0 	.word	0x08009ca0
  ldr r2, =_sbss
 800136c:	20040024 	.word	0x20040024
  ldr r4, =_ebss
 8001370:	200406a8 	.word	0x200406a8

08001374 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001374:	e7fe      	b.n	8001374 <ADC1_IRQHandler>

08001376 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001376:	b580      	push	{r7, lr}
 8001378:	b082      	sub	sp, #8
 800137a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800137c:	2300      	movs	r3, #0
 800137e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001380:	2003      	movs	r0, #3
 8001382:	f000 f961 	bl	8001648 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001386:	2000      	movs	r0, #0
 8001388:	f000 f80e 	bl	80013a8 <HAL_InitTick>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d002      	beq.n	8001398 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001392:	2301      	movs	r3, #1
 8001394:	71fb      	strb	r3, [r7, #7]
 8001396:	e001      	b.n	800139c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001398:	f7ff fd7c 	bl	8000e94 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800139c:	79fb      	ldrb	r3, [r7, #7]
}
 800139e:	4618      	mov	r0, r3
 80013a0:	3708      	adds	r7, #8
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
	...

080013a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b084      	sub	sp, #16
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80013b0:	2300      	movs	r3, #0
 80013b2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80013b4:	4b17      	ldr	r3, [pc, #92]	@ (8001414 <HAL_InitTick+0x6c>)
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d023      	beq.n	8001404 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80013bc:	4b16      	ldr	r3, [pc, #88]	@ (8001418 <HAL_InitTick+0x70>)
 80013be:	681a      	ldr	r2, [r3, #0]
 80013c0:	4b14      	ldr	r3, [pc, #80]	@ (8001414 <HAL_InitTick+0x6c>)
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	4619      	mov	r1, r3
 80013c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80013ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80013d2:	4618      	mov	r0, r3
 80013d4:	f000 f96d 	bl	80016b2 <HAL_SYSTICK_Config>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d10f      	bne.n	80013fe <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	2b0f      	cmp	r3, #15
 80013e2:	d809      	bhi.n	80013f8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013e4:	2200      	movs	r2, #0
 80013e6:	6879      	ldr	r1, [r7, #4]
 80013e8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80013ec:	f000 f937 	bl	800165e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80013f0:	4a0a      	ldr	r2, [pc, #40]	@ (800141c <HAL_InitTick+0x74>)
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	6013      	str	r3, [r2, #0]
 80013f6:	e007      	b.n	8001408 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80013f8:	2301      	movs	r3, #1
 80013fa:	73fb      	strb	r3, [r7, #15]
 80013fc:	e004      	b.n	8001408 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80013fe:	2301      	movs	r3, #1
 8001400:	73fb      	strb	r3, [r7, #15]
 8001402:	e001      	b.n	8001408 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001404:	2301      	movs	r3, #1
 8001406:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001408:	7bfb      	ldrb	r3, [r7, #15]
}
 800140a:	4618      	mov	r0, r3
 800140c:	3710      	adds	r7, #16
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	20040008 	.word	0x20040008
 8001418:	20040000 	.word	0x20040000
 800141c:	20040004 	.word	0x20040004

08001420 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001424:	4b06      	ldr	r3, [pc, #24]	@ (8001440 <HAL_IncTick+0x20>)
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	461a      	mov	r2, r3
 800142a:	4b06      	ldr	r3, [pc, #24]	@ (8001444 <HAL_IncTick+0x24>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	4413      	add	r3, r2
 8001430:	4a04      	ldr	r2, [pc, #16]	@ (8001444 <HAL_IncTick+0x24>)
 8001432:	6013      	str	r3, [r2, #0]
}
 8001434:	bf00      	nop
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr
 800143e:	bf00      	nop
 8001440:	20040008 	.word	0x20040008
 8001444:	2004065c 	.word	0x2004065c

08001448 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001448:	b480      	push	{r7}
 800144a:	af00      	add	r7, sp, #0
  return uwTick;
 800144c:	4b03      	ldr	r3, [pc, #12]	@ (800145c <HAL_GetTick+0x14>)
 800144e:	681b      	ldr	r3, [r3, #0]
}
 8001450:	4618      	mov	r0, r3
 8001452:	46bd      	mov	sp, r7
 8001454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001458:	4770      	bx	lr
 800145a:	bf00      	nop
 800145c:	2004065c 	.word	0x2004065c

08001460 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b084      	sub	sp, #16
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001468:	f7ff ffee 	bl	8001448 <HAL_GetTick>
 800146c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001478:	d005      	beq.n	8001486 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800147a:	4b0a      	ldr	r3, [pc, #40]	@ (80014a4 <HAL_Delay+0x44>)
 800147c:	781b      	ldrb	r3, [r3, #0]
 800147e:	461a      	mov	r2, r3
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	4413      	add	r3, r2
 8001484:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001486:	bf00      	nop
 8001488:	f7ff ffde 	bl	8001448 <HAL_GetTick>
 800148c:	4602      	mov	r2, r0
 800148e:	68bb      	ldr	r3, [r7, #8]
 8001490:	1ad3      	subs	r3, r2, r3
 8001492:	68fa      	ldr	r2, [r7, #12]
 8001494:	429a      	cmp	r2, r3
 8001496:	d8f7      	bhi.n	8001488 <HAL_Delay+0x28>
  {
  }
}
 8001498:	bf00      	nop
 800149a:	bf00      	nop
 800149c:	3710      	adds	r7, #16
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	20040008 	.word	0x20040008

080014a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014a8:	b480      	push	{r7}
 80014aa:	b085      	sub	sp, #20
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	f003 0307 	and.w	r3, r3, #7
 80014b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014b8:	4b0c      	ldr	r3, [pc, #48]	@ (80014ec <__NVIC_SetPriorityGrouping+0x44>)
 80014ba:	68db      	ldr	r3, [r3, #12]
 80014bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014be:	68ba      	ldr	r2, [r7, #8]
 80014c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80014c4:	4013      	ands	r3, r2
 80014c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014cc:	68bb      	ldr	r3, [r7, #8]
 80014ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80014d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014da:	4a04      	ldr	r2, [pc, #16]	@ (80014ec <__NVIC_SetPriorityGrouping+0x44>)
 80014dc:	68bb      	ldr	r3, [r7, #8]
 80014de:	60d3      	str	r3, [r2, #12]
}
 80014e0:	bf00      	nop
 80014e2:	3714      	adds	r7, #20
 80014e4:	46bd      	mov	sp, r7
 80014e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ea:	4770      	bx	lr
 80014ec:	e000ed00 	.word	0xe000ed00

080014f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014f0:	b480      	push	{r7}
 80014f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014f4:	4b04      	ldr	r3, [pc, #16]	@ (8001508 <__NVIC_GetPriorityGrouping+0x18>)
 80014f6:	68db      	ldr	r3, [r3, #12]
 80014f8:	0a1b      	lsrs	r3, r3, #8
 80014fa:	f003 0307 	and.w	r3, r3, #7
}
 80014fe:	4618      	mov	r0, r3
 8001500:	46bd      	mov	sp, r7
 8001502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001506:	4770      	bx	lr
 8001508:	e000ed00 	.word	0xe000ed00

0800150c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800150c:	b480      	push	{r7}
 800150e:	b083      	sub	sp, #12
 8001510:	af00      	add	r7, sp, #0
 8001512:	4603      	mov	r3, r0
 8001514:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001516:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800151a:	2b00      	cmp	r3, #0
 800151c:	db0b      	blt.n	8001536 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800151e:	79fb      	ldrb	r3, [r7, #7]
 8001520:	f003 021f 	and.w	r2, r3, #31
 8001524:	4907      	ldr	r1, [pc, #28]	@ (8001544 <__NVIC_EnableIRQ+0x38>)
 8001526:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800152a:	095b      	lsrs	r3, r3, #5
 800152c:	2001      	movs	r0, #1
 800152e:	fa00 f202 	lsl.w	r2, r0, r2
 8001532:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001536:	bf00      	nop
 8001538:	370c      	adds	r7, #12
 800153a:	46bd      	mov	sp, r7
 800153c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001540:	4770      	bx	lr
 8001542:	bf00      	nop
 8001544:	e000e100 	.word	0xe000e100

08001548 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001548:	b480      	push	{r7}
 800154a:	b083      	sub	sp, #12
 800154c:	af00      	add	r7, sp, #0
 800154e:	4603      	mov	r3, r0
 8001550:	6039      	str	r1, [r7, #0]
 8001552:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001554:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001558:	2b00      	cmp	r3, #0
 800155a:	db0a      	blt.n	8001572 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	b2da      	uxtb	r2, r3
 8001560:	490c      	ldr	r1, [pc, #48]	@ (8001594 <__NVIC_SetPriority+0x4c>)
 8001562:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001566:	0112      	lsls	r2, r2, #4
 8001568:	b2d2      	uxtb	r2, r2
 800156a:	440b      	add	r3, r1
 800156c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001570:	e00a      	b.n	8001588 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	b2da      	uxtb	r2, r3
 8001576:	4908      	ldr	r1, [pc, #32]	@ (8001598 <__NVIC_SetPriority+0x50>)
 8001578:	79fb      	ldrb	r3, [r7, #7]
 800157a:	f003 030f 	and.w	r3, r3, #15
 800157e:	3b04      	subs	r3, #4
 8001580:	0112      	lsls	r2, r2, #4
 8001582:	b2d2      	uxtb	r2, r2
 8001584:	440b      	add	r3, r1
 8001586:	761a      	strb	r2, [r3, #24]
}
 8001588:	bf00      	nop
 800158a:	370c      	adds	r7, #12
 800158c:	46bd      	mov	sp, r7
 800158e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001592:	4770      	bx	lr
 8001594:	e000e100 	.word	0xe000e100
 8001598:	e000ed00 	.word	0xe000ed00

0800159c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800159c:	b480      	push	{r7}
 800159e:	b089      	sub	sp, #36	@ 0x24
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	60f8      	str	r0, [r7, #12]
 80015a4:	60b9      	str	r1, [r7, #8]
 80015a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	f003 0307 	and.w	r3, r3, #7
 80015ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015b0:	69fb      	ldr	r3, [r7, #28]
 80015b2:	f1c3 0307 	rsb	r3, r3, #7
 80015b6:	2b04      	cmp	r3, #4
 80015b8:	bf28      	it	cs
 80015ba:	2304      	movcs	r3, #4
 80015bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015be:	69fb      	ldr	r3, [r7, #28]
 80015c0:	3304      	adds	r3, #4
 80015c2:	2b06      	cmp	r3, #6
 80015c4:	d902      	bls.n	80015cc <NVIC_EncodePriority+0x30>
 80015c6:	69fb      	ldr	r3, [r7, #28]
 80015c8:	3b03      	subs	r3, #3
 80015ca:	e000      	b.n	80015ce <NVIC_EncodePriority+0x32>
 80015cc:	2300      	movs	r3, #0
 80015ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015d0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80015d4:	69bb      	ldr	r3, [r7, #24]
 80015d6:	fa02 f303 	lsl.w	r3, r2, r3
 80015da:	43da      	mvns	r2, r3
 80015dc:	68bb      	ldr	r3, [r7, #8]
 80015de:	401a      	ands	r2, r3
 80015e0:	697b      	ldr	r3, [r7, #20]
 80015e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015e4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80015e8:	697b      	ldr	r3, [r7, #20]
 80015ea:	fa01 f303 	lsl.w	r3, r1, r3
 80015ee:	43d9      	mvns	r1, r3
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015f4:	4313      	orrs	r3, r2
         );
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	3724      	adds	r7, #36	@ 0x24
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr
	...

08001604 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b082      	sub	sp, #8
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	3b01      	subs	r3, #1
 8001610:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001614:	d301      	bcc.n	800161a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001616:	2301      	movs	r3, #1
 8001618:	e00f      	b.n	800163a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800161a:	4a0a      	ldr	r2, [pc, #40]	@ (8001644 <SysTick_Config+0x40>)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	3b01      	subs	r3, #1
 8001620:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001622:	210f      	movs	r1, #15
 8001624:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001628:	f7ff ff8e 	bl	8001548 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800162c:	4b05      	ldr	r3, [pc, #20]	@ (8001644 <SysTick_Config+0x40>)
 800162e:	2200      	movs	r2, #0
 8001630:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001632:	4b04      	ldr	r3, [pc, #16]	@ (8001644 <SysTick_Config+0x40>)
 8001634:	2207      	movs	r2, #7
 8001636:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001638:	2300      	movs	r3, #0
}
 800163a:	4618      	mov	r0, r3
 800163c:	3708      	adds	r7, #8
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	e000e010 	.word	0xe000e010

08001648 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b082      	sub	sp, #8
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001650:	6878      	ldr	r0, [r7, #4]
 8001652:	f7ff ff29 	bl	80014a8 <__NVIC_SetPriorityGrouping>
}
 8001656:	bf00      	nop
 8001658:	3708      	adds	r7, #8
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}

0800165e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800165e:	b580      	push	{r7, lr}
 8001660:	b086      	sub	sp, #24
 8001662:	af00      	add	r7, sp, #0
 8001664:	4603      	mov	r3, r0
 8001666:	60b9      	str	r1, [r7, #8]
 8001668:	607a      	str	r2, [r7, #4]
 800166a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800166c:	2300      	movs	r3, #0
 800166e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001670:	f7ff ff3e 	bl	80014f0 <__NVIC_GetPriorityGrouping>
 8001674:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001676:	687a      	ldr	r2, [r7, #4]
 8001678:	68b9      	ldr	r1, [r7, #8]
 800167a:	6978      	ldr	r0, [r7, #20]
 800167c:	f7ff ff8e 	bl	800159c <NVIC_EncodePriority>
 8001680:	4602      	mov	r2, r0
 8001682:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001686:	4611      	mov	r1, r2
 8001688:	4618      	mov	r0, r3
 800168a:	f7ff ff5d 	bl	8001548 <__NVIC_SetPriority>
}
 800168e:	bf00      	nop
 8001690:	3718      	adds	r7, #24
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}

08001696 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001696:	b580      	push	{r7, lr}
 8001698:	b082      	sub	sp, #8
 800169a:	af00      	add	r7, sp, #0
 800169c:	4603      	mov	r3, r0
 800169e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80016a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016a4:	4618      	mov	r0, r3
 80016a6:	f7ff ff31 	bl	800150c <__NVIC_EnableIRQ>
}
 80016aa:	bf00      	nop
 80016ac:	3708      	adds	r7, #8
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}

080016b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016b2:	b580      	push	{r7, lr}
 80016b4:	b082      	sub	sp, #8
 80016b6:	af00      	add	r7, sp, #0
 80016b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016ba:	6878      	ldr	r0, [r7, #4]
 80016bc:	f7ff ffa2 	bl	8001604 <SysTick_Config>
 80016c0:	4603      	mov	r3, r0
}
 80016c2:	4618      	mov	r0, r3
 80016c4:	3708      	adds	r7, #8
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}

080016ca <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80016ca:	b580      	push	{r7, lr}
 80016cc:	b082      	sub	sp, #8
 80016ce:	af00      	add	r7, sp, #0
 80016d0:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d101      	bne.n	80016dc <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 80016d8:	2301      	movs	r3, #1
 80016da:	e014      	b.n	8001706 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	791b      	ldrb	r3, [r3, #4]
 80016e0:	b2db      	uxtb	r3, r3
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d105      	bne.n	80016f2 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	2200      	movs	r2, #0
 80016ea:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80016ec:	6878      	ldr	r0, [r7, #4]
 80016ee:	f7ff fbf5 	bl	8000edc <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	2202      	movs	r2, #2
 80016f6:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	2200      	movs	r2, #0
 80016fc:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	2201      	movs	r2, #1
 8001702:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8001704:	2300      	movs	r3, #0
}
 8001706:	4618      	mov	r0, r3
 8001708:	3708      	adds	r7, #8
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
	...

08001710 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b086      	sub	sp, #24
 8001714:	af00      	add	r7, sp, #0
 8001716:	60f8      	str	r0, [r7, #12]
 8001718:	60b9      	str	r1, [r7, #8]
 800171a:	607a      	str	r2, [r7, #4]
 800171c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 800171e:	2300      	movs	r3, #0
 8001720:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	795b      	ldrb	r3, [r3, #5]
 8001726:	2b01      	cmp	r3, #1
 8001728:	d101      	bne.n	800172e <HAL_DAC_Start_DMA+0x1e>
 800172a:	2302      	movs	r3, #2
 800172c:	e0ab      	b.n	8001886 <HAL_DAC_Start_DMA+0x176>
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	2201      	movs	r2, #1
 8001732:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	2202      	movs	r2, #2
 8001738:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 800173a:	68bb      	ldr	r3, [r7, #8]
 800173c:	2b00      	cmp	r3, #0
 800173e:	d12f      	bne.n	80017a0 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	689b      	ldr	r3, [r3, #8]
 8001744:	4a52      	ldr	r2, [pc, #328]	@ (8001890 <HAL_DAC_Start_DMA+0x180>)
 8001746:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	689b      	ldr	r3, [r3, #8]
 800174c:	4a51      	ldr	r2, [pc, #324]	@ (8001894 <HAL_DAC_Start_DMA+0x184>)
 800174e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	689b      	ldr	r3, [r3, #8]
 8001754:	4a50      	ldr	r2, [pc, #320]	@ (8001898 <HAL_DAC_Start_DMA+0x188>)
 8001756:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	681a      	ldr	r2, [r3, #0]
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001766:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8001768:	6a3b      	ldr	r3, [r7, #32]
 800176a:	2b08      	cmp	r3, #8
 800176c:	d013      	beq.n	8001796 <HAL_DAC_Start_DMA+0x86>
 800176e:	6a3b      	ldr	r3, [r7, #32]
 8001770:	2b08      	cmp	r3, #8
 8001772:	d845      	bhi.n	8001800 <HAL_DAC_Start_DMA+0xf0>
 8001774:	6a3b      	ldr	r3, [r7, #32]
 8001776:	2b00      	cmp	r3, #0
 8001778:	d003      	beq.n	8001782 <HAL_DAC_Start_DMA+0x72>
 800177a:	6a3b      	ldr	r3, [r7, #32]
 800177c:	2b04      	cmp	r3, #4
 800177e:	d005      	beq.n	800178c <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8001780:	e03e      	b.n	8001800 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	3308      	adds	r3, #8
 8001788:	613b      	str	r3, [r7, #16]
        break;
 800178a:	e03c      	b.n	8001806 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	330c      	adds	r3, #12
 8001792:	613b      	str	r3, [r7, #16]
        break;
 8001794:	e037      	b.n	8001806 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	3310      	adds	r3, #16
 800179c:	613b      	str	r3, [r7, #16]
        break;
 800179e:	e032      	b.n	8001806 <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	68db      	ldr	r3, [r3, #12]
 80017a4:	4a3d      	ldr	r2, [pc, #244]	@ (800189c <HAL_DAC_Start_DMA+0x18c>)
 80017a6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	68db      	ldr	r3, [r3, #12]
 80017ac:	4a3c      	ldr	r2, [pc, #240]	@ (80018a0 <HAL_DAC_Start_DMA+0x190>)
 80017ae:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	68db      	ldr	r3, [r3, #12]
 80017b4:	4a3b      	ldr	r2, [pc, #236]	@ (80018a4 <HAL_DAC_Start_DMA+0x194>)
 80017b6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	681a      	ldr	r2, [r3, #0]
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80017c6:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 80017c8:	6a3b      	ldr	r3, [r7, #32]
 80017ca:	2b08      	cmp	r3, #8
 80017cc:	d013      	beq.n	80017f6 <HAL_DAC_Start_DMA+0xe6>
 80017ce:	6a3b      	ldr	r3, [r7, #32]
 80017d0:	2b08      	cmp	r3, #8
 80017d2:	d817      	bhi.n	8001804 <HAL_DAC_Start_DMA+0xf4>
 80017d4:	6a3b      	ldr	r3, [r7, #32]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d003      	beq.n	80017e2 <HAL_DAC_Start_DMA+0xd2>
 80017da:	6a3b      	ldr	r3, [r7, #32]
 80017dc:	2b04      	cmp	r3, #4
 80017de:	d005      	beq.n	80017ec <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 80017e0:	e010      	b.n	8001804 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	3314      	adds	r3, #20
 80017e8:	613b      	str	r3, [r7, #16]
        break;
 80017ea:	e00c      	b.n	8001806 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	3318      	adds	r3, #24
 80017f2:	613b      	str	r3, [r7, #16]
        break;
 80017f4:	e007      	b.n	8001806 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	331c      	adds	r3, #28
 80017fc:	613b      	str	r3, [r7, #16]
        break;
 80017fe:	e002      	b.n	8001806 <HAL_DAC_Start_DMA+0xf6>
        break;
 8001800:	bf00      	nop
 8001802:	e000      	b.n	8001806 <HAL_DAC_Start_DMA+0xf6>
        break;
 8001804:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8001806:	68bb      	ldr	r3, [r7, #8]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d111      	bne.n	8001830 <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	681a      	ldr	r2, [r3, #0]
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800181a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	6898      	ldr	r0, [r3, #8]
 8001820:	6879      	ldr	r1, [r7, #4]
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	693a      	ldr	r2, [r7, #16]
 8001826:	f000 fac7 	bl	8001db8 <HAL_DMA_Start_IT>
 800182a:	4603      	mov	r3, r0
 800182c:	75fb      	strb	r3, [r7, #23]
 800182e:	e010      	b.n	8001852 <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	681a      	ldr	r2, [r3, #0]
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 800183e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	68d8      	ldr	r0, [r3, #12]
 8001844:	6879      	ldr	r1, [r7, #4]
 8001846:	683b      	ldr	r3, [r7, #0]
 8001848:	693a      	ldr	r2, [r7, #16]
 800184a:	f000 fab5 	bl	8001db8 <HAL_DMA_Start_IT>
 800184e:	4603      	mov	r3, r0
 8001850:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	2200      	movs	r2, #0
 8001856:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8001858:	7dfb      	ldrb	r3, [r7, #23]
 800185a:	2b00      	cmp	r3, #0
 800185c:	d10c      	bne.n	8001878 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	6819      	ldr	r1, [r3, #0]
 8001864:	68bb      	ldr	r3, [r7, #8]
 8001866:	f003 0310 	and.w	r3, r3, #16
 800186a:	2201      	movs	r2, #1
 800186c:	409a      	lsls	r2, r3
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	430a      	orrs	r2, r1
 8001874:	601a      	str	r2, [r3, #0]
 8001876:	e005      	b.n	8001884 <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	691b      	ldr	r3, [r3, #16]
 800187c:	f043 0204 	orr.w	r2, r3, #4
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8001884:	7dfb      	ldrb	r3, [r7, #23]
}
 8001886:	4618      	mov	r0, r3
 8001888:	3718      	adds	r7, #24
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	08001b55 	.word	0x08001b55
 8001894:	08001b77 	.word	0x08001b77
 8001898:	08001b93 	.word	0x08001b93
 800189c:	08001bfd 	.word	0x08001bfd
 80018a0:	08001c1f 	.word	0x08001c1f
 80018a4:	08001c3b 	.word	0x08001c3b

080018a8 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80018a8:	b480      	push	{r7}
 80018aa:	b083      	sub	sp, #12
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 80018b0:	bf00      	nop
 80018b2:	370c      	adds	r7, #12
 80018b4:	46bd      	mov	sp, r7
 80018b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ba:	4770      	bx	lr

080018bc <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b088      	sub	sp, #32
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	60f8      	str	r0, [r7, #12]
 80018c4:	60b9      	str	r1, [r7, #8]
 80018c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 80018c8:	2300      	movs	r3, #0
 80018ca:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	795b      	ldrb	r3, [r3, #5]
 80018d0:	2b01      	cmp	r3, #1
 80018d2:	d101      	bne.n	80018d8 <HAL_DAC_ConfigChannel+0x1c>
 80018d4:	2302      	movs	r3, #2
 80018d6:	e137      	b.n	8001b48 <HAL_DAC_ConfigChannel+0x28c>
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	2201      	movs	r2, #1
 80018dc:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	2202      	movs	r2, #2
 80018e2:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80018e4:	68bb      	ldr	r3, [r7, #8]
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	2b04      	cmp	r3, #4
 80018ea:	f040 8081 	bne.w	80019f0 <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80018ee:	f7ff fdab 	bl	8001448 <HAL_GetTick>
 80018f2:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d140      	bne.n	800197c <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80018fa:	e018      	b.n	800192e <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80018fc:	f7ff fda4 	bl	8001448 <HAL_GetTick>
 8001900:	4602      	mov	r2, r0
 8001902:	69bb      	ldr	r3, [r7, #24]
 8001904:	1ad3      	subs	r3, r2, r3
 8001906:	2b01      	cmp	r3, #1
 8001908:	d911      	bls.n	800192e <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001910:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001914:	2b00      	cmp	r3, #0
 8001916:	d00a      	beq.n	800192e <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	691b      	ldr	r3, [r3, #16]
 800191c:	f043 0208 	orr.w	r2, r3, #8
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	2203      	movs	r2, #3
 8001928:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800192a:	2303      	movs	r3, #3
 800192c:	e10c      	b.n	8001b48 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001934:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001938:	2b00      	cmp	r3, #0
 800193a:	d1df      	bne.n	80018fc <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 800193c:	2001      	movs	r0, #1
 800193e:	f7ff fd8f 	bl	8001460 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	68ba      	ldr	r2, [r7, #8]
 8001948:	69d2      	ldr	r2, [r2, #28]
 800194a:	641a      	str	r2, [r3, #64]	@ 0x40
 800194c:	e023      	b.n	8001996 <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800194e:	f7ff fd7b 	bl	8001448 <HAL_GetTick>
 8001952:	4602      	mov	r2, r0
 8001954:	69bb      	ldr	r3, [r7, #24]
 8001956:	1ad3      	subs	r3, r2, r3
 8001958:	2b01      	cmp	r3, #1
 800195a:	d90f      	bls.n	800197c <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001962:	2b00      	cmp	r3, #0
 8001964:	da0a      	bge.n	800197c <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	691b      	ldr	r3, [r3, #16]
 800196a:	f043 0208 	orr.w	r2, r3, #8
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	2203      	movs	r2, #3
 8001976:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8001978:	2303      	movs	r3, #3
 800197a:	e0e5      	b.n	8001b48 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001982:	2b00      	cmp	r3, #0
 8001984:	dbe3      	blt.n	800194e <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 8001986:	2001      	movs	r0, #1
 8001988:	f7ff fd6a 	bl	8001460 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	68ba      	ldr	r2, [r7, #8]
 8001992:	69d2      	ldr	r2, [r2, #28]
 8001994:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	f003 0310 	and.w	r3, r3, #16
 80019a2:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 80019a6:	fa01 f303 	lsl.w	r3, r1, r3
 80019aa:	43db      	mvns	r3, r3
 80019ac:	ea02 0103 	and.w	r1, r2, r3
 80019b0:	68bb      	ldr	r3, [r7, #8]
 80019b2:	6a1a      	ldr	r2, [r3, #32]
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	f003 0310 	and.w	r3, r3, #16
 80019ba:	409a      	lsls	r2, r3
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	430a      	orrs	r2, r1
 80019c2:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	f003 0310 	and.w	r3, r3, #16
 80019d0:	21ff      	movs	r1, #255	@ 0xff
 80019d2:	fa01 f303 	lsl.w	r3, r1, r3
 80019d6:	43db      	mvns	r3, r3
 80019d8:	ea02 0103 	and.w	r1, r2, r3
 80019dc:	68bb      	ldr	r3, [r7, #8]
 80019de:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	f003 0310 	and.w	r3, r3, #16
 80019e6:	409a      	lsls	r2, r3
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	430a      	orrs	r2, r1
 80019ee:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80019f0:	68bb      	ldr	r3, [r7, #8]
 80019f2:	695b      	ldr	r3, [r3, #20]
 80019f4:	2b01      	cmp	r3, #1
 80019f6:	d11d      	bne.n	8001a34 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019fe:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	f003 0310 	and.w	r3, r3, #16
 8001a06:	221f      	movs	r2, #31
 8001a08:	fa02 f303 	lsl.w	r3, r2, r3
 8001a0c:	43db      	mvns	r3, r3
 8001a0e:	69fa      	ldr	r2, [r7, #28]
 8001a10:	4013      	ands	r3, r2
 8001a12:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8001a14:	68bb      	ldr	r3, [r7, #8]
 8001a16:	699b      	ldr	r3, [r3, #24]
 8001a18:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	f003 0310 	and.w	r3, r3, #16
 8001a20:	697a      	ldr	r2, [r7, #20]
 8001a22:	fa02 f303 	lsl.w	r3, r2, r3
 8001a26:	69fa      	ldr	r2, [r7, #28]
 8001a28:	4313      	orrs	r3, r2
 8001a2a:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	69fa      	ldr	r2, [r7, #28]
 8001a32:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a3a:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	f003 0310 	and.w	r3, r3, #16
 8001a42:	2207      	movs	r2, #7
 8001a44:	fa02 f303 	lsl.w	r3, r2, r3
 8001a48:	43db      	mvns	r3, r3
 8001a4a:	69fa      	ldr	r2, [r7, #28]
 8001a4c:	4013      	ands	r3, r2
 8001a4e:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8001a50:	68bb      	ldr	r3, [r7, #8]
 8001a52:	685a      	ldr	r2, [r3, #4]
 8001a54:	68bb      	ldr	r3, [r7, #8]
 8001a56:	68db      	ldr	r3, [r3, #12]
 8001a58:	431a      	orrs	r2, r3
 8001a5a:	68bb      	ldr	r3, [r7, #8]
 8001a5c:	691b      	ldr	r3, [r3, #16]
 8001a5e:	4313      	orrs	r3, r2
 8001a60:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	f003 0310 	and.w	r3, r3, #16
 8001a68:	697a      	ldr	r2, [r7, #20]
 8001a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a6e:	69fa      	ldr	r2, [r7, #28]
 8001a70:	4313      	orrs	r3, r2
 8001a72:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	69fa      	ldr	r2, [r7, #28]
 8001a7a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	6819      	ldr	r1, [r3, #0]
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	f003 0310 	and.w	r3, r3, #16
 8001a88:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a90:	43da      	mvns	r2, r3
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	400a      	ands	r2, r1
 8001a98:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	f003 0310 	and.w	r3, r3, #16
 8001aa8:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8001aac:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab0:	43db      	mvns	r3, r3
 8001ab2:	69fa      	ldr	r2, [r7, #28]
 8001ab4:	4013      	ands	r3, r2
 8001ab6:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8001ab8:	68bb      	ldr	r3, [r7, #8]
 8001aba:	689b      	ldr	r3, [r3, #8]
 8001abc:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	f003 0310 	and.w	r3, r3, #16
 8001ac4:	697a      	ldr	r2, [r7, #20]
 8001ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8001aca:	69fa      	ldr	r2, [r7, #28]
 8001acc:	4313      	orrs	r3, r2
 8001ace:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 8001ad0:	68bb      	ldr	r3, [r7, #8]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001ad8:	d104      	bne.n	8001ae4 <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 8001ada:	69fb      	ldr	r3, [r7, #28]
 8001adc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001ae0:	61fb      	str	r3, [r7, #28]
 8001ae2:	e018      	b.n	8001b16 <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d104      	bne.n	8001af6 <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 8001aec:	69fb      	ldr	r3, [r7, #28]
 8001aee:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8001af2:	61fb      	str	r3, [r7, #28]
 8001af4:	e00f      	b.n	8001b16 <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 8001af6:	f001 fc43 	bl	8003380 <HAL_RCC_GetHCLKFreq>
 8001afa:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8001afc:	693b      	ldr	r3, [r7, #16]
 8001afe:	4a14      	ldr	r2, [pc, #80]	@ (8001b50 <HAL_DAC_ConfigChannel+0x294>)
 8001b00:	4293      	cmp	r3, r2
 8001b02:	d904      	bls.n	8001b0e <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 8001b04:	69fb      	ldr	r3, [r7, #28]
 8001b06:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001b0a:	61fb      	str	r3, [r7, #28]
 8001b0c:	e003      	b.n	8001b16 <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 8001b0e:	69fb      	ldr	r3, [r7, #28]
 8001b10:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8001b14:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	69fa      	ldr	r2, [r7, #28]
 8001b1c:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	6819      	ldr	r1, [r3, #0]
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	f003 0310 	and.w	r3, r3, #16
 8001b2a:	22c0      	movs	r2, #192	@ 0xc0
 8001b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b30:	43da      	mvns	r2, r3
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	400a      	ands	r2, r1
 8001b38:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	2201      	movs	r2, #1
 8001b3e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	2200      	movs	r2, #0
 8001b44:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001b46:	2300      	movs	r3, #0
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	3720      	adds	r7, #32
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	04c4b400 	.word	0x04c4b400

08001b54 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b084      	sub	sp, #16
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b60:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8001b62:	68f8      	ldr	r0, [r7, #12]
 8001b64:	f7fe fd0e 	bl	8000584 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	711a      	strb	r2, [r3, #4]
}
 8001b6e:	bf00      	nop
 8001b70:	3710      	adds	r7, #16
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}

08001b76 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8001b76:	b580      	push	{r7, lr}
 8001b78:	b084      	sub	sp, #16
 8001b7a:	af00      	add	r7, sp, #0
 8001b7c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b82:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8001b84:	68f8      	ldr	r0, [r7, #12]
 8001b86:	f7fe fd19 	bl	80005bc <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8001b8a:	bf00      	nop
 8001b8c:	3710      	adds	r7, #16
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}

08001b92 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8001b92:	b580      	push	{r7, lr}
 8001b94:	b084      	sub	sp, #16
 8001b96:	af00      	add	r7, sp, #0
 8001b98:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b9e:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	691b      	ldr	r3, [r3, #16]
 8001ba4:	f043 0204 	orr.w	r2, r3, #4
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8001bac:	68f8      	ldr	r0, [r7, #12]
 8001bae:	f7ff fe7b 	bl	80018a8 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	711a      	strb	r2, [r3, #4]
}
 8001bb8:	bf00      	nop
 8001bba:	3710      	adds	r7, #16
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bd80      	pop	{r7, pc}

08001bc0 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b083      	sub	sp, #12
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8001bc8:	bf00      	nop
 8001bca:	370c      	adds	r7, #12
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd2:	4770      	bx	lr

08001bd4 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b083      	sub	sp, #12
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8001bdc:	bf00      	nop
 8001bde:	370c      	adds	r7, #12
 8001be0:	46bd      	mov	sp, r7
 8001be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be6:	4770      	bx	lr

08001be8 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b083      	sub	sp, #12
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8001bf0:	bf00      	nop
 8001bf2:	370c      	adds	r7, #12
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfa:	4770      	bx	lr

08001bfc <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b084      	sub	sp, #16
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c08:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8001c0a:	68f8      	ldr	r0, [r7, #12]
 8001c0c:	f7ff ffd8 	bl	8001bc0 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	2201      	movs	r2, #1
 8001c14:	711a      	strb	r2, [r3, #4]
}
 8001c16:	bf00      	nop
 8001c18:	3710      	adds	r7, #16
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}

08001c1e <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8001c1e:	b580      	push	{r7, lr}
 8001c20:	b084      	sub	sp, #16
 8001c22:	af00      	add	r7, sp, #0
 8001c24:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c2a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8001c2c:	68f8      	ldr	r0, [r7, #12]
 8001c2e:	f7ff ffd1 	bl	8001bd4 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8001c32:	bf00      	nop
 8001c34:	3710      	adds	r7, #16
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}

08001c3a <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8001c3a:	b580      	push	{r7, lr}
 8001c3c:	b084      	sub	sp, #16
 8001c3e:	af00      	add	r7, sp, #0
 8001c40:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c46:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	691b      	ldr	r3, [r3, #16]
 8001c4c:	f043 0204 	orr.w	r2, r3, #4
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8001c54:	68f8      	ldr	r0, [r7, #12]
 8001c56:	f7ff ffc7 	bl	8001be8 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	2201      	movs	r2, #1
 8001c5e:	711a      	strb	r2, [r3, #4]
}
 8001c60:	bf00      	nop
 8001c62:	3710      	adds	r7, #16
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}

08001c68 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b084      	sub	sp, #16
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d101      	bne.n	8001c7a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001c76:	2301      	movs	r3, #1
 8001c78:	e08d      	b.n	8001d96 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	461a      	mov	r2, r3
 8001c80:	4b47      	ldr	r3, [pc, #284]	@ (8001da0 <HAL_DMA_Init+0x138>)
 8001c82:	429a      	cmp	r2, r3
 8001c84:	d80f      	bhi.n	8001ca6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	461a      	mov	r2, r3
 8001c8c:	4b45      	ldr	r3, [pc, #276]	@ (8001da4 <HAL_DMA_Init+0x13c>)
 8001c8e:	4413      	add	r3, r2
 8001c90:	4a45      	ldr	r2, [pc, #276]	@ (8001da8 <HAL_DMA_Init+0x140>)
 8001c92:	fba2 2303 	umull	r2, r3, r2, r3
 8001c96:	091b      	lsrs	r3, r3, #4
 8001c98:	009a      	lsls	r2, r3, #2
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	4a42      	ldr	r2, [pc, #264]	@ (8001dac <HAL_DMA_Init+0x144>)
 8001ca2:	641a      	str	r2, [r3, #64]	@ 0x40
 8001ca4:	e00e      	b.n	8001cc4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	461a      	mov	r2, r3
 8001cac:	4b40      	ldr	r3, [pc, #256]	@ (8001db0 <HAL_DMA_Init+0x148>)
 8001cae:	4413      	add	r3, r2
 8001cb0:	4a3d      	ldr	r2, [pc, #244]	@ (8001da8 <HAL_DMA_Init+0x140>)
 8001cb2:	fba2 2303 	umull	r2, r3, r2, r3
 8001cb6:	091b      	lsrs	r3, r3, #4
 8001cb8:	009a      	lsls	r2, r3, #2
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	4a3c      	ldr	r2, [pc, #240]	@ (8001db4 <HAL_DMA_Init+0x14c>)
 8001cc2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2202      	movs	r2, #2
 8001cc8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001cda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001cde:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001ce8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	691b      	ldr	r3, [r3, #16]
 8001cee:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cf4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	699b      	ldr	r3, [r3, #24]
 8001cfa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d00:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6a1b      	ldr	r3, [r3, #32]
 8001d06:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001d08:	68fa      	ldr	r2, [r7, #12]
 8001d0a:	4313      	orrs	r3, r2
 8001d0c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	68fa      	ldr	r2, [r7, #12]
 8001d14:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001d16:	6878      	ldr	r0, [r7, #4]
 8001d18:	f000 fa72 	bl	8002200 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	689b      	ldr	r3, [r3, #8]
 8001d20:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001d24:	d102      	bne.n	8001d2c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2200      	movs	r2, #0
 8001d2a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	685a      	ldr	r2, [r3, #4]
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d34:	b2d2      	uxtb	r2, r2
 8001d36:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d3c:	687a      	ldr	r2, [r7, #4]
 8001d3e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001d40:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d010      	beq.n	8001d6c <HAL_DMA_Init+0x104>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	2b04      	cmp	r3, #4
 8001d50:	d80c      	bhi.n	8001d6c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001d52:	6878      	ldr	r0, [r7, #4]
 8001d54:	f000 fa92 	bl	800227c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d64:	687a      	ldr	r2, [r7, #4]
 8001d66:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001d68:	605a      	str	r2, [r3, #4]
 8001d6a:	e008      	b.n	8001d7e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	2200      	movs	r2, #0
 8001d70:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2200      	movs	r2, #0
 8001d76:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	2200      	movs	r2, #0
 8001d82:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	2201      	movs	r2, #1
 8001d88:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2200      	movs	r2, #0
 8001d90:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001d94:	2300      	movs	r3, #0
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	3710      	adds	r7, #16
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	40020407 	.word	0x40020407
 8001da4:	bffdfff8 	.word	0xbffdfff8
 8001da8:	cccccccd 	.word	0xcccccccd
 8001dac:	40020000 	.word	0x40020000
 8001db0:	bffdfbf8 	.word	0xbffdfbf8
 8001db4:	40020400 	.word	0x40020400

08001db8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b086      	sub	sp, #24
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	60f8      	str	r0, [r7, #12]
 8001dc0:	60b9      	str	r1, [r7, #8]
 8001dc2:	607a      	str	r2, [r7, #4]
 8001dc4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001dd0:	2b01      	cmp	r3, #1
 8001dd2:	d101      	bne.n	8001dd8 <HAL_DMA_Start_IT+0x20>
 8001dd4:	2302      	movs	r3, #2
 8001dd6:	e066      	b.n	8001ea6 <HAL_DMA_Start_IT+0xee>
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	2201      	movs	r2, #1
 8001ddc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001de6:	b2db      	uxtb	r3, r3
 8001de8:	2b01      	cmp	r3, #1
 8001dea:	d155      	bne.n	8001e98 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	2202      	movs	r2, #2
 8001df0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	2200      	movs	r2, #0
 8001df8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	681a      	ldr	r2, [r3, #0]
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f022 0201 	bic.w	r2, r2, #1
 8001e08:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	687a      	ldr	r2, [r7, #4]
 8001e0e:	68b9      	ldr	r1, [r7, #8]
 8001e10:	68f8      	ldr	r0, [r7, #12]
 8001e12:	f000 f9b6 	bl	8002182 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d008      	beq.n	8001e30 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	681a      	ldr	r2, [r3, #0]
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f042 020e 	orr.w	r2, r2, #14
 8001e2c:	601a      	str	r2, [r3, #0]
 8001e2e:	e00f      	b.n	8001e50 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	681a      	ldr	r2, [r3, #0]
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f022 0204 	bic.w	r2, r2, #4
 8001e3e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	681a      	ldr	r2, [r3, #0]
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f042 020a 	orr.w	r2, r2, #10
 8001e4e:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d007      	beq.n	8001e6e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e62:	681a      	ldr	r2, [r3, #0]
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e68:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001e6c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d007      	beq.n	8001e86 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e7a:	681a      	ldr	r2, [r3, #0]
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e80:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001e84:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	681a      	ldr	r2, [r3, #0]
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f042 0201 	orr.w	r2, r2, #1
 8001e94:	601a      	str	r2, [r3, #0]
 8001e96:	e005      	b.n	8001ea4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001ea0:	2302      	movs	r3, #2
 8001ea2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001ea4:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	3718      	adds	r7, #24
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}

08001eae <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001eae:	b480      	push	{r7}
 8001eb0:	b085      	sub	sp, #20
 8001eb2:	af00      	add	r7, sp, #0
 8001eb4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001ec0:	b2db      	uxtb	r3, r3
 8001ec2:	2b02      	cmp	r3, #2
 8001ec4:	d008      	beq.n	8001ed8 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2204      	movs	r2, #4
 8001eca:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2200      	movs	r2, #0
 8001ed0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	e040      	b.n	8001f5a <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	681a      	ldr	r2, [r3, #0]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f022 020e 	bic.w	r2, r2, #14
 8001ee6:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001eec:	681a      	ldr	r2, [r3, #0]
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ef2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001ef6:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f022 0201 	bic.w	r2, r2, #1
 8001f06:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f0c:	f003 021c 	and.w	r2, r3, #28
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f14:	2101      	movs	r1, #1
 8001f16:	fa01 f202 	lsl.w	r2, r1, r2
 8001f1a:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f20:	687a      	ldr	r2, [r7, #4]
 8001f22:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001f24:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d00c      	beq.n	8001f48 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f32:	681a      	ldr	r2, [r3, #0]
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f38:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001f3c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f42:	687a      	ldr	r2, [r7, #4]
 8001f44:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001f46:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2201      	movs	r2, #1
 8001f4c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2200      	movs	r2, #0
 8001f54:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8001f58:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	3714      	adds	r7, #20
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f64:	4770      	bx	lr

08001f66 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001f66:	b580      	push	{r7, lr}
 8001f68:	b084      	sub	sp, #16
 8001f6a:	af00      	add	r7, sp, #0
 8001f6c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001f78:	b2db      	uxtb	r3, r3
 8001f7a:	2b02      	cmp	r3, #2
 8001f7c:	d005      	beq.n	8001f8a <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	2204      	movs	r2, #4
 8001f82:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001f84:	2301      	movs	r3, #1
 8001f86:	73fb      	strb	r3, [r7, #15]
 8001f88:	e047      	b.n	800201a <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	681a      	ldr	r2, [r3, #0]
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f022 020e 	bic.w	r2, r2, #14
 8001f98:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	681a      	ldr	r2, [r3, #0]
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f022 0201 	bic.w	r2, r2, #1
 8001fa8:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001fae:	681a      	ldr	r2, [r3, #0]
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001fb4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001fb8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fbe:	f003 021c 	and.w	r2, r3, #28
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fc6:	2101      	movs	r1, #1
 8001fc8:	fa01 f202 	lsl.w	r2, r1, r2
 8001fcc:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fd2:	687a      	ldr	r2, [r7, #4]
 8001fd4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001fd6:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d00c      	beq.n	8001ffa <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fe4:	681a      	ldr	r2, [r3, #0]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fea:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001fee:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ff4:	687a      	ldr	r2, [r7, #4]
 8001ff6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001ff8:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2201      	movs	r2, #1
 8001ffe:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	2200      	movs	r2, #0
 8002006:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800200e:	2b00      	cmp	r3, #0
 8002010:	d003      	beq.n	800201a <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002016:	6878      	ldr	r0, [r7, #4]
 8002018:	4798      	blx	r3
    }
  }
  return status;
 800201a:	7bfb      	ldrb	r3, [r7, #15]
}
 800201c:	4618      	mov	r0, r3
 800201e:	3710      	adds	r7, #16
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}

08002024 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b084      	sub	sp, #16
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002040:	f003 031c 	and.w	r3, r3, #28
 8002044:	2204      	movs	r2, #4
 8002046:	409a      	lsls	r2, r3
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	4013      	ands	r3, r2
 800204c:	2b00      	cmp	r3, #0
 800204e:	d026      	beq.n	800209e <HAL_DMA_IRQHandler+0x7a>
 8002050:	68bb      	ldr	r3, [r7, #8]
 8002052:	f003 0304 	and.w	r3, r3, #4
 8002056:	2b00      	cmp	r3, #0
 8002058:	d021      	beq.n	800209e <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f003 0320 	and.w	r3, r3, #32
 8002064:	2b00      	cmp	r3, #0
 8002066:	d107      	bne.n	8002078 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	681a      	ldr	r2, [r3, #0]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f022 0204 	bic.w	r2, r2, #4
 8002076:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800207c:	f003 021c 	and.w	r2, r3, #28
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002084:	2104      	movs	r1, #4
 8002086:	fa01 f202 	lsl.w	r2, r1, r2
 800208a:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002090:	2b00      	cmp	r3, #0
 8002092:	d071      	beq.n	8002178 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002098:	6878      	ldr	r0, [r7, #4]
 800209a:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800209c:	e06c      	b.n	8002178 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020a2:	f003 031c 	and.w	r3, r3, #28
 80020a6:	2202      	movs	r2, #2
 80020a8:	409a      	lsls	r2, r3
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	4013      	ands	r3, r2
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d02e      	beq.n	8002110 <HAL_DMA_IRQHandler+0xec>
 80020b2:	68bb      	ldr	r3, [r7, #8]
 80020b4:	f003 0302 	and.w	r3, r3, #2
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d029      	beq.n	8002110 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f003 0320 	and.w	r3, r3, #32
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d10b      	bne.n	80020e2 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	681a      	ldr	r2, [r3, #0]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f022 020a 	bic.w	r2, r2, #10
 80020d8:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2201      	movs	r2, #1
 80020de:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020e6:	f003 021c 	and.w	r2, r3, #28
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ee:	2102      	movs	r1, #2
 80020f0:	fa01 f202 	lsl.w	r2, r1, r2
 80020f4:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2200      	movs	r2, #0
 80020fa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002102:	2b00      	cmp	r3, #0
 8002104:	d038      	beq.n	8002178 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800210a:	6878      	ldr	r0, [r7, #4]
 800210c:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800210e:	e033      	b.n	8002178 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002114:	f003 031c 	and.w	r3, r3, #28
 8002118:	2208      	movs	r2, #8
 800211a:	409a      	lsls	r2, r3
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	4013      	ands	r3, r2
 8002120:	2b00      	cmp	r3, #0
 8002122:	d02a      	beq.n	800217a <HAL_DMA_IRQHandler+0x156>
 8002124:	68bb      	ldr	r3, [r7, #8]
 8002126:	f003 0308 	and.w	r3, r3, #8
 800212a:	2b00      	cmp	r3, #0
 800212c:	d025      	beq.n	800217a <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	681a      	ldr	r2, [r3, #0]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f022 020e 	bic.w	r2, r2, #14
 800213c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002142:	f003 021c 	and.w	r2, r3, #28
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800214a:	2101      	movs	r1, #1
 800214c:	fa01 f202 	lsl.w	r2, r1, r2
 8002150:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	2201      	movs	r2, #1
 8002156:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2201      	movs	r2, #1
 800215c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2200      	movs	r2, #0
 8002164:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800216c:	2b00      	cmp	r3, #0
 800216e:	d004      	beq.n	800217a <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002174:	6878      	ldr	r0, [r7, #4]
 8002176:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002178:	bf00      	nop
 800217a:	bf00      	nop
}
 800217c:	3710      	adds	r7, #16
 800217e:	46bd      	mov	sp, r7
 8002180:	bd80      	pop	{r7, pc}

08002182 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002182:	b480      	push	{r7}
 8002184:	b085      	sub	sp, #20
 8002186:	af00      	add	r7, sp, #0
 8002188:	60f8      	str	r0, [r7, #12]
 800218a:	60b9      	str	r1, [r7, #8]
 800218c:	607a      	str	r2, [r7, #4]
 800218e:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002194:	68fa      	ldr	r2, [r7, #12]
 8002196:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002198:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d004      	beq.n	80021ac <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021a6:	68fa      	ldr	r2, [r7, #12]
 80021a8:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80021aa:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021b0:	f003 021c 	and.w	r2, r3, #28
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021b8:	2101      	movs	r1, #1
 80021ba:	fa01 f202 	lsl.w	r2, r1, r2
 80021be:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	683a      	ldr	r2, [r7, #0]
 80021c6:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	689b      	ldr	r3, [r3, #8]
 80021cc:	2b10      	cmp	r3, #16
 80021ce:	d108      	bne.n	80021e2 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	687a      	ldr	r2, [r7, #4]
 80021d6:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	68ba      	ldr	r2, [r7, #8]
 80021de:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80021e0:	e007      	b.n	80021f2 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	68ba      	ldr	r2, [r7, #8]
 80021e8:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	687a      	ldr	r2, [r7, #4]
 80021f0:	60da      	str	r2, [r3, #12]
}
 80021f2:	bf00      	nop
 80021f4:	3714      	adds	r7, #20
 80021f6:	46bd      	mov	sp, r7
 80021f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fc:	4770      	bx	lr
	...

08002200 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002200:	b480      	push	{r7}
 8002202:	b085      	sub	sp, #20
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	461a      	mov	r2, r3
 800220e:	4b17      	ldr	r3, [pc, #92]	@ (800226c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8002210:	429a      	cmp	r2, r3
 8002212:	d80a      	bhi.n	800222a <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002218:	089b      	lsrs	r3, r3, #2
 800221a:	009b      	lsls	r3, r3, #2
 800221c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002220:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8002224:	687a      	ldr	r2, [r7, #4]
 8002226:	6493      	str	r3, [r2, #72]	@ 0x48
 8002228:	e007      	b.n	800223a <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800222e:	089b      	lsrs	r3, r3, #2
 8002230:	009a      	lsls	r2, r3, #2
 8002232:	4b0f      	ldr	r3, [pc, #60]	@ (8002270 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8002234:	4413      	add	r3, r2
 8002236:	687a      	ldr	r2, [r7, #4]
 8002238:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	b2db      	uxtb	r3, r3
 8002240:	3b08      	subs	r3, #8
 8002242:	4a0c      	ldr	r2, [pc, #48]	@ (8002274 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8002244:	fba2 2303 	umull	r2, r3, r2, r3
 8002248:	091b      	lsrs	r3, r3, #4
 800224a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	4a0a      	ldr	r2, [pc, #40]	@ (8002278 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8002250:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	f003 031f 	and.w	r3, r3, #31
 8002258:	2201      	movs	r2, #1
 800225a:	409a      	lsls	r2, r3
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8002260:	bf00      	nop
 8002262:	3714      	adds	r7, #20
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr
 800226c:	40020407 	.word	0x40020407
 8002270:	4002081c 	.word	0x4002081c
 8002274:	cccccccd 	.word	0xcccccccd
 8002278:	40020880 	.word	0x40020880

0800227c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800227c:	b480      	push	{r7}
 800227e:	b085      	sub	sp, #20
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	b2db      	uxtb	r3, r3
 800228a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800228c:	68fa      	ldr	r2, [r7, #12]
 800228e:	4b0b      	ldr	r3, [pc, #44]	@ (80022bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002290:	4413      	add	r3, r2
 8002292:	009b      	lsls	r3, r3, #2
 8002294:	461a      	mov	r2, r3
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	4a08      	ldr	r2, [pc, #32]	@ (80022c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800229e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	3b01      	subs	r3, #1
 80022a4:	f003 0303 	and.w	r3, r3, #3
 80022a8:	2201      	movs	r2, #1
 80022aa:	409a      	lsls	r2, r3
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80022b0:	bf00      	nop
 80022b2:	3714      	adds	r7, #20
 80022b4:	46bd      	mov	sp, r7
 80022b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ba:	4770      	bx	lr
 80022bc:	1000823f 	.word	0x1000823f
 80022c0:	40020940 	.word	0x40020940

080022c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022c4:	b480      	push	{r7}
 80022c6:	b087      	sub	sp, #28
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
 80022cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80022ce:	2300      	movs	r3, #0
 80022d0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022d2:	e166      	b.n	80025a2 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	681a      	ldr	r2, [r3, #0]
 80022d8:	2101      	movs	r1, #1
 80022da:	697b      	ldr	r3, [r7, #20]
 80022dc:	fa01 f303 	lsl.w	r3, r1, r3
 80022e0:	4013      	ands	r3, r2
 80022e2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	f000 8158 	beq.w	800259c <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	f003 0303 	and.w	r3, r3, #3
 80022f4:	2b01      	cmp	r3, #1
 80022f6:	d005      	beq.n	8002304 <HAL_GPIO_Init+0x40>
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	f003 0303 	and.w	r3, r3, #3
 8002300:	2b02      	cmp	r3, #2
 8002302:	d130      	bne.n	8002366 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	689b      	ldr	r3, [r3, #8]
 8002308:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800230a:	697b      	ldr	r3, [r7, #20]
 800230c:	005b      	lsls	r3, r3, #1
 800230e:	2203      	movs	r2, #3
 8002310:	fa02 f303 	lsl.w	r3, r2, r3
 8002314:	43db      	mvns	r3, r3
 8002316:	693a      	ldr	r2, [r7, #16]
 8002318:	4013      	ands	r3, r2
 800231a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	68da      	ldr	r2, [r3, #12]
 8002320:	697b      	ldr	r3, [r7, #20]
 8002322:	005b      	lsls	r3, r3, #1
 8002324:	fa02 f303 	lsl.w	r3, r2, r3
 8002328:	693a      	ldr	r2, [r7, #16]
 800232a:	4313      	orrs	r3, r2
 800232c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	693a      	ldr	r2, [r7, #16]
 8002332:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800233a:	2201      	movs	r2, #1
 800233c:	697b      	ldr	r3, [r7, #20]
 800233e:	fa02 f303 	lsl.w	r3, r2, r3
 8002342:	43db      	mvns	r3, r3
 8002344:	693a      	ldr	r2, [r7, #16]
 8002346:	4013      	ands	r3, r2
 8002348:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	685b      	ldr	r3, [r3, #4]
 800234e:	091b      	lsrs	r3, r3, #4
 8002350:	f003 0201 	and.w	r2, r3, #1
 8002354:	697b      	ldr	r3, [r7, #20]
 8002356:	fa02 f303 	lsl.w	r3, r2, r3
 800235a:	693a      	ldr	r2, [r7, #16]
 800235c:	4313      	orrs	r3, r2
 800235e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	693a      	ldr	r2, [r7, #16]
 8002364:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	685b      	ldr	r3, [r3, #4]
 800236a:	f003 0303 	and.w	r3, r3, #3
 800236e:	2b03      	cmp	r3, #3
 8002370:	d017      	beq.n	80023a2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	68db      	ldr	r3, [r3, #12]
 8002376:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002378:	697b      	ldr	r3, [r7, #20]
 800237a:	005b      	lsls	r3, r3, #1
 800237c:	2203      	movs	r2, #3
 800237e:	fa02 f303 	lsl.w	r3, r2, r3
 8002382:	43db      	mvns	r3, r3
 8002384:	693a      	ldr	r2, [r7, #16]
 8002386:	4013      	ands	r3, r2
 8002388:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	689a      	ldr	r2, [r3, #8]
 800238e:	697b      	ldr	r3, [r7, #20]
 8002390:	005b      	lsls	r3, r3, #1
 8002392:	fa02 f303 	lsl.w	r3, r2, r3
 8002396:	693a      	ldr	r2, [r7, #16]
 8002398:	4313      	orrs	r3, r2
 800239a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	693a      	ldr	r2, [r7, #16]
 80023a0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	f003 0303 	and.w	r3, r3, #3
 80023aa:	2b02      	cmp	r3, #2
 80023ac:	d123      	bne.n	80023f6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	08da      	lsrs	r2, r3, #3
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	3208      	adds	r2, #8
 80023b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023ba:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80023bc:	697b      	ldr	r3, [r7, #20]
 80023be:	f003 0307 	and.w	r3, r3, #7
 80023c2:	009b      	lsls	r3, r3, #2
 80023c4:	220f      	movs	r2, #15
 80023c6:	fa02 f303 	lsl.w	r3, r2, r3
 80023ca:	43db      	mvns	r3, r3
 80023cc:	693a      	ldr	r2, [r7, #16]
 80023ce:	4013      	ands	r3, r2
 80023d0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	691a      	ldr	r2, [r3, #16]
 80023d6:	697b      	ldr	r3, [r7, #20]
 80023d8:	f003 0307 	and.w	r3, r3, #7
 80023dc:	009b      	lsls	r3, r3, #2
 80023de:	fa02 f303 	lsl.w	r3, r2, r3
 80023e2:	693a      	ldr	r2, [r7, #16]
 80023e4:	4313      	orrs	r3, r2
 80023e6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80023e8:	697b      	ldr	r3, [r7, #20]
 80023ea:	08da      	lsrs	r2, r3, #3
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	3208      	adds	r2, #8
 80023f0:	6939      	ldr	r1, [r7, #16]
 80023f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80023fc:	697b      	ldr	r3, [r7, #20]
 80023fe:	005b      	lsls	r3, r3, #1
 8002400:	2203      	movs	r2, #3
 8002402:	fa02 f303 	lsl.w	r3, r2, r3
 8002406:	43db      	mvns	r3, r3
 8002408:	693a      	ldr	r2, [r7, #16]
 800240a:	4013      	ands	r3, r2
 800240c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	f003 0203 	and.w	r2, r3, #3
 8002416:	697b      	ldr	r3, [r7, #20]
 8002418:	005b      	lsls	r3, r3, #1
 800241a:	fa02 f303 	lsl.w	r3, r2, r3
 800241e:	693a      	ldr	r2, [r7, #16]
 8002420:	4313      	orrs	r3, r2
 8002422:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	693a      	ldr	r2, [r7, #16]
 8002428:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002432:	2b00      	cmp	r3, #0
 8002434:	f000 80b2 	beq.w	800259c <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002438:	4b61      	ldr	r3, [pc, #388]	@ (80025c0 <HAL_GPIO_Init+0x2fc>)
 800243a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800243c:	4a60      	ldr	r2, [pc, #384]	@ (80025c0 <HAL_GPIO_Init+0x2fc>)
 800243e:	f043 0301 	orr.w	r3, r3, #1
 8002442:	6613      	str	r3, [r2, #96]	@ 0x60
 8002444:	4b5e      	ldr	r3, [pc, #376]	@ (80025c0 <HAL_GPIO_Init+0x2fc>)
 8002446:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002448:	f003 0301 	and.w	r3, r3, #1
 800244c:	60bb      	str	r3, [r7, #8]
 800244e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002450:	4a5c      	ldr	r2, [pc, #368]	@ (80025c4 <HAL_GPIO_Init+0x300>)
 8002452:	697b      	ldr	r3, [r7, #20]
 8002454:	089b      	lsrs	r3, r3, #2
 8002456:	3302      	adds	r3, #2
 8002458:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800245c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800245e:	697b      	ldr	r3, [r7, #20]
 8002460:	f003 0303 	and.w	r3, r3, #3
 8002464:	009b      	lsls	r3, r3, #2
 8002466:	220f      	movs	r2, #15
 8002468:	fa02 f303 	lsl.w	r3, r2, r3
 800246c:	43db      	mvns	r3, r3
 800246e:	693a      	ldr	r2, [r7, #16]
 8002470:	4013      	ands	r3, r2
 8002472:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800247a:	d02b      	beq.n	80024d4 <HAL_GPIO_Init+0x210>
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	4a52      	ldr	r2, [pc, #328]	@ (80025c8 <HAL_GPIO_Init+0x304>)
 8002480:	4293      	cmp	r3, r2
 8002482:	d025      	beq.n	80024d0 <HAL_GPIO_Init+0x20c>
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	4a51      	ldr	r2, [pc, #324]	@ (80025cc <HAL_GPIO_Init+0x308>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d01f      	beq.n	80024cc <HAL_GPIO_Init+0x208>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	4a50      	ldr	r2, [pc, #320]	@ (80025d0 <HAL_GPIO_Init+0x30c>)
 8002490:	4293      	cmp	r3, r2
 8002492:	d019      	beq.n	80024c8 <HAL_GPIO_Init+0x204>
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	4a4f      	ldr	r2, [pc, #316]	@ (80025d4 <HAL_GPIO_Init+0x310>)
 8002498:	4293      	cmp	r3, r2
 800249a:	d013      	beq.n	80024c4 <HAL_GPIO_Init+0x200>
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	4a4e      	ldr	r2, [pc, #312]	@ (80025d8 <HAL_GPIO_Init+0x314>)
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d00d      	beq.n	80024c0 <HAL_GPIO_Init+0x1fc>
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	4a4d      	ldr	r2, [pc, #308]	@ (80025dc <HAL_GPIO_Init+0x318>)
 80024a8:	4293      	cmp	r3, r2
 80024aa:	d007      	beq.n	80024bc <HAL_GPIO_Init+0x1f8>
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	4a4c      	ldr	r2, [pc, #304]	@ (80025e0 <HAL_GPIO_Init+0x31c>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d101      	bne.n	80024b8 <HAL_GPIO_Init+0x1f4>
 80024b4:	2307      	movs	r3, #7
 80024b6:	e00e      	b.n	80024d6 <HAL_GPIO_Init+0x212>
 80024b8:	2308      	movs	r3, #8
 80024ba:	e00c      	b.n	80024d6 <HAL_GPIO_Init+0x212>
 80024bc:	2306      	movs	r3, #6
 80024be:	e00a      	b.n	80024d6 <HAL_GPIO_Init+0x212>
 80024c0:	2305      	movs	r3, #5
 80024c2:	e008      	b.n	80024d6 <HAL_GPIO_Init+0x212>
 80024c4:	2304      	movs	r3, #4
 80024c6:	e006      	b.n	80024d6 <HAL_GPIO_Init+0x212>
 80024c8:	2303      	movs	r3, #3
 80024ca:	e004      	b.n	80024d6 <HAL_GPIO_Init+0x212>
 80024cc:	2302      	movs	r3, #2
 80024ce:	e002      	b.n	80024d6 <HAL_GPIO_Init+0x212>
 80024d0:	2301      	movs	r3, #1
 80024d2:	e000      	b.n	80024d6 <HAL_GPIO_Init+0x212>
 80024d4:	2300      	movs	r3, #0
 80024d6:	697a      	ldr	r2, [r7, #20]
 80024d8:	f002 0203 	and.w	r2, r2, #3
 80024dc:	0092      	lsls	r2, r2, #2
 80024de:	4093      	lsls	r3, r2
 80024e0:	693a      	ldr	r2, [r7, #16]
 80024e2:	4313      	orrs	r3, r2
 80024e4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80024e6:	4937      	ldr	r1, [pc, #220]	@ (80025c4 <HAL_GPIO_Init+0x300>)
 80024e8:	697b      	ldr	r3, [r7, #20]
 80024ea:	089b      	lsrs	r3, r3, #2
 80024ec:	3302      	adds	r3, #2
 80024ee:	693a      	ldr	r2, [r7, #16]
 80024f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80024f4:	4b3b      	ldr	r3, [pc, #236]	@ (80025e4 <HAL_GPIO_Init+0x320>)
 80024f6:	689b      	ldr	r3, [r3, #8]
 80024f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	43db      	mvns	r3, r3
 80024fe:	693a      	ldr	r2, [r7, #16]
 8002500:	4013      	ands	r3, r2
 8002502:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800250c:	2b00      	cmp	r3, #0
 800250e:	d003      	beq.n	8002518 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002510:	693a      	ldr	r2, [r7, #16]
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	4313      	orrs	r3, r2
 8002516:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002518:	4a32      	ldr	r2, [pc, #200]	@ (80025e4 <HAL_GPIO_Init+0x320>)
 800251a:	693b      	ldr	r3, [r7, #16]
 800251c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800251e:	4b31      	ldr	r3, [pc, #196]	@ (80025e4 <HAL_GPIO_Init+0x320>)
 8002520:	68db      	ldr	r3, [r3, #12]
 8002522:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	43db      	mvns	r3, r3
 8002528:	693a      	ldr	r2, [r7, #16]
 800252a:	4013      	ands	r3, r2
 800252c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002536:	2b00      	cmp	r3, #0
 8002538:	d003      	beq.n	8002542 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800253a:	693a      	ldr	r2, [r7, #16]
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	4313      	orrs	r3, r2
 8002540:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002542:	4a28      	ldr	r2, [pc, #160]	@ (80025e4 <HAL_GPIO_Init+0x320>)
 8002544:	693b      	ldr	r3, [r7, #16]
 8002546:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002548:	4b26      	ldr	r3, [pc, #152]	@ (80025e4 <HAL_GPIO_Init+0x320>)
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	43db      	mvns	r3, r3
 8002552:	693a      	ldr	r2, [r7, #16]
 8002554:	4013      	ands	r3, r2
 8002556:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002560:	2b00      	cmp	r3, #0
 8002562:	d003      	beq.n	800256c <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002564:	693a      	ldr	r2, [r7, #16]
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	4313      	orrs	r3, r2
 800256a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800256c:	4a1d      	ldr	r2, [pc, #116]	@ (80025e4 <HAL_GPIO_Init+0x320>)
 800256e:	693b      	ldr	r3, [r7, #16]
 8002570:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002572:	4b1c      	ldr	r3, [pc, #112]	@ (80025e4 <HAL_GPIO_Init+0x320>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	43db      	mvns	r3, r3
 800257c:	693a      	ldr	r2, [r7, #16]
 800257e:	4013      	ands	r3, r2
 8002580:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800258a:	2b00      	cmp	r3, #0
 800258c:	d003      	beq.n	8002596 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800258e:	693a      	ldr	r2, [r7, #16]
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	4313      	orrs	r3, r2
 8002594:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002596:	4a13      	ldr	r2, [pc, #76]	@ (80025e4 <HAL_GPIO_Init+0x320>)
 8002598:	693b      	ldr	r3, [r7, #16]
 800259a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800259c:	697b      	ldr	r3, [r7, #20]
 800259e:	3301      	adds	r3, #1
 80025a0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	681a      	ldr	r2, [r3, #0]
 80025a6:	697b      	ldr	r3, [r7, #20]
 80025a8:	fa22 f303 	lsr.w	r3, r2, r3
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	f47f ae91 	bne.w	80022d4 <HAL_GPIO_Init+0x10>
  }
}
 80025b2:	bf00      	nop
 80025b4:	bf00      	nop
 80025b6:	371c      	adds	r7, #28
 80025b8:	46bd      	mov	sp, r7
 80025ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025be:	4770      	bx	lr
 80025c0:	40021000 	.word	0x40021000
 80025c4:	40010000 	.word	0x40010000
 80025c8:	48000400 	.word	0x48000400
 80025cc:	48000800 	.word	0x48000800
 80025d0:	48000c00 	.word	0x48000c00
 80025d4:	48001000 	.word	0x48001000
 80025d8:	48001400 	.word	0x48001400
 80025dc:	48001800 	.word	0x48001800
 80025e0:	48001c00 	.word	0x48001c00
 80025e4:	40010400 	.word	0x40010400

080025e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b083      	sub	sp, #12
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
 80025f0:	460b      	mov	r3, r1
 80025f2:	807b      	strh	r3, [r7, #2]
 80025f4:	4613      	mov	r3, r2
 80025f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80025f8:	787b      	ldrb	r3, [r7, #1]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d003      	beq.n	8002606 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80025fe:	887a      	ldrh	r2, [r7, #2]
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002604:	e002      	b.n	800260c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002606:	887a      	ldrh	r2, [r7, #2]
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800260c:	bf00      	nop
 800260e:	370c      	adds	r7, #12
 8002610:	46bd      	mov	sp, r7
 8002612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002616:	4770      	bx	lr

08002618 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002618:	b480      	push	{r7}
 800261a:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800261c:	4b0d      	ldr	r3, [pc, #52]	@ (8002654 <HAL_PWREx_GetVoltageRange+0x3c>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002624:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002628:	d102      	bne.n	8002630 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 800262a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800262e:	e00b      	b.n	8002648 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8002630:	4b08      	ldr	r3, [pc, #32]	@ (8002654 <HAL_PWREx_GetVoltageRange+0x3c>)
 8002632:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002636:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800263a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800263e:	d102      	bne.n	8002646 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8002640:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002644:	e000      	b.n	8002648 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8002646:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8002648:	4618      	mov	r0, r3
 800264a:	46bd      	mov	sp, r7
 800264c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002650:	4770      	bx	lr
 8002652:	bf00      	nop
 8002654:	40007000 	.word	0x40007000

08002658 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002658:	b480      	push	{r7}
 800265a:	b085      	sub	sp, #20
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d141      	bne.n	80026ea <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002666:	4b4b      	ldr	r3, [pc, #300]	@ (8002794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800266e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002672:	d131      	bne.n	80026d8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002674:	4b47      	ldr	r3, [pc, #284]	@ (8002794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002676:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800267a:	4a46      	ldr	r2, [pc, #280]	@ (8002794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800267c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002680:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002684:	4b43      	ldr	r3, [pc, #268]	@ (8002794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800268c:	4a41      	ldr	r2, [pc, #260]	@ (8002794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800268e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002692:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002694:	4b40      	ldr	r3, [pc, #256]	@ (8002798 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	2232      	movs	r2, #50	@ 0x32
 800269a:	fb02 f303 	mul.w	r3, r2, r3
 800269e:	4a3f      	ldr	r2, [pc, #252]	@ (800279c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80026a0:	fba2 2303 	umull	r2, r3, r2, r3
 80026a4:	0c9b      	lsrs	r3, r3, #18
 80026a6:	3301      	adds	r3, #1
 80026a8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80026aa:	e002      	b.n	80026b2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	3b01      	subs	r3, #1
 80026b0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80026b2:	4b38      	ldr	r3, [pc, #224]	@ (8002794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026b4:	695b      	ldr	r3, [r3, #20]
 80026b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80026be:	d102      	bne.n	80026c6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d1f2      	bne.n	80026ac <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80026c6:	4b33      	ldr	r3, [pc, #204]	@ (8002794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026c8:	695b      	ldr	r3, [r3, #20]
 80026ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80026d2:	d158      	bne.n	8002786 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80026d4:	2303      	movs	r3, #3
 80026d6:	e057      	b.n	8002788 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80026d8:	4b2e      	ldr	r3, [pc, #184]	@ (8002794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80026de:	4a2d      	ldr	r2, [pc, #180]	@ (8002794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80026e4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80026e8:	e04d      	b.n	8002786 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80026f0:	d141      	bne.n	8002776 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80026f2:	4b28      	ldr	r3, [pc, #160]	@ (8002794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80026fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80026fe:	d131      	bne.n	8002764 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002700:	4b24      	ldr	r3, [pc, #144]	@ (8002794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002702:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002706:	4a23      	ldr	r2, [pc, #140]	@ (8002794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002708:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800270c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002710:	4b20      	ldr	r3, [pc, #128]	@ (8002794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002718:	4a1e      	ldr	r2, [pc, #120]	@ (8002794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800271a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800271e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002720:	4b1d      	ldr	r3, [pc, #116]	@ (8002798 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	2232      	movs	r2, #50	@ 0x32
 8002726:	fb02 f303 	mul.w	r3, r2, r3
 800272a:	4a1c      	ldr	r2, [pc, #112]	@ (800279c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800272c:	fba2 2303 	umull	r2, r3, r2, r3
 8002730:	0c9b      	lsrs	r3, r3, #18
 8002732:	3301      	adds	r3, #1
 8002734:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002736:	e002      	b.n	800273e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	3b01      	subs	r3, #1
 800273c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800273e:	4b15      	ldr	r3, [pc, #84]	@ (8002794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002740:	695b      	ldr	r3, [r3, #20]
 8002742:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002746:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800274a:	d102      	bne.n	8002752 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d1f2      	bne.n	8002738 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002752:	4b10      	ldr	r3, [pc, #64]	@ (8002794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002754:	695b      	ldr	r3, [r3, #20]
 8002756:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800275a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800275e:	d112      	bne.n	8002786 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002760:	2303      	movs	r3, #3
 8002762:	e011      	b.n	8002788 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002764:	4b0b      	ldr	r3, [pc, #44]	@ (8002794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002766:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800276a:	4a0a      	ldr	r2, [pc, #40]	@ (8002794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800276c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002770:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002774:	e007      	b.n	8002786 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002776:	4b07      	ldr	r3, [pc, #28]	@ (8002794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800277e:	4a05      	ldr	r2, [pc, #20]	@ (8002794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002780:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002784:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002786:	2300      	movs	r3, #0
}
 8002788:	4618      	mov	r0, r3
 800278a:	3714      	adds	r7, #20
 800278c:	46bd      	mov	sp, r7
 800278e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002792:	4770      	bx	lr
 8002794:	40007000 	.word	0x40007000
 8002798:	20040000 	.word	0x20040000
 800279c:	431bde83 	.word	0x431bde83

080027a0 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80027a0:	b480      	push	{r7}
 80027a2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80027a4:	4b05      	ldr	r3, [pc, #20]	@ (80027bc <HAL_PWREx_EnableVddIO2+0x1c>)
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	4a04      	ldr	r2, [pc, #16]	@ (80027bc <HAL_PWREx_EnableVddIO2+0x1c>)
 80027aa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80027ae:	6053      	str	r3, [r2, #4]
}
 80027b0:	bf00      	nop
 80027b2:	46bd      	mov	sp, r7
 80027b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b8:	4770      	bx	lr
 80027ba:	bf00      	nop
 80027bc:	40007000 	.word	0x40007000

080027c0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b088      	sub	sp, #32
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d102      	bne.n	80027d4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80027ce:	2301      	movs	r3, #1
 80027d0:	f000 bc08 	b.w	8002fe4 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80027d4:	4b96      	ldr	r3, [pc, #600]	@ (8002a30 <HAL_RCC_OscConfig+0x270>)
 80027d6:	689b      	ldr	r3, [r3, #8]
 80027d8:	f003 030c 	and.w	r3, r3, #12
 80027dc:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80027de:	4b94      	ldr	r3, [pc, #592]	@ (8002a30 <HAL_RCC_OscConfig+0x270>)
 80027e0:	68db      	ldr	r3, [r3, #12]
 80027e2:	f003 0303 	and.w	r3, r3, #3
 80027e6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f003 0310 	and.w	r3, r3, #16
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	f000 80e4 	beq.w	80029be <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80027f6:	69bb      	ldr	r3, [r7, #24]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d007      	beq.n	800280c <HAL_RCC_OscConfig+0x4c>
 80027fc:	69bb      	ldr	r3, [r7, #24]
 80027fe:	2b0c      	cmp	r3, #12
 8002800:	f040 808b 	bne.w	800291a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	2b01      	cmp	r3, #1
 8002808:	f040 8087 	bne.w	800291a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800280c:	4b88      	ldr	r3, [pc, #544]	@ (8002a30 <HAL_RCC_OscConfig+0x270>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f003 0302 	and.w	r3, r3, #2
 8002814:	2b00      	cmp	r3, #0
 8002816:	d005      	beq.n	8002824 <HAL_RCC_OscConfig+0x64>
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	699b      	ldr	r3, [r3, #24]
 800281c:	2b00      	cmp	r3, #0
 800281e:	d101      	bne.n	8002824 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002820:	2301      	movs	r3, #1
 8002822:	e3df      	b.n	8002fe4 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6a1a      	ldr	r2, [r3, #32]
 8002828:	4b81      	ldr	r3, [pc, #516]	@ (8002a30 <HAL_RCC_OscConfig+0x270>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f003 0308 	and.w	r3, r3, #8
 8002830:	2b00      	cmp	r3, #0
 8002832:	d004      	beq.n	800283e <HAL_RCC_OscConfig+0x7e>
 8002834:	4b7e      	ldr	r3, [pc, #504]	@ (8002a30 <HAL_RCC_OscConfig+0x270>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800283c:	e005      	b.n	800284a <HAL_RCC_OscConfig+0x8a>
 800283e:	4b7c      	ldr	r3, [pc, #496]	@ (8002a30 <HAL_RCC_OscConfig+0x270>)
 8002840:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002844:	091b      	lsrs	r3, r3, #4
 8002846:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800284a:	4293      	cmp	r3, r2
 800284c:	d223      	bcs.n	8002896 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6a1b      	ldr	r3, [r3, #32]
 8002852:	4618      	mov	r0, r3
 8002854:	f000 fdcc 	bl	80033f0 <RCC_SetFlashLatencyFromMSIRange>
 8002858:	4603      	mov	r3, r0
 800285a:	2b00      	cmp	r3, #0
 800285c:	d001      	beq.n	8002862 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800285e:	2301      	movs	r3, #1
 8002860:	e3c0      	b.n	8002fe4 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002862:	4b73      	ldr	r3, [pc, #460]	@ (8002a30 <HAL_RCC_OscConfig+0x270>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4a72      	ldr	r2, [pc, #456]	@ (8002a30 <HAL_RCC_OscConfig+0x270>)
 8002868:	f043 0308 	orr.w	r3, r3, #8
 800286c:	6013      	str	r3, [r2, #0]
 800286e:	4b70      	ldr	r3, [pc, #448]	@ (8002a30 <HAL_RCC_OscConfig+0x270>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6a1b      	ldr	r3, [r3, #32]
 800287a:	496d      	ldr	r1, [pc, #436]	@ (8002a30 <HAL_RCC_OscConfig+0x270>)
 800287c:	4313      	orrs	r3, r2
 800287e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002880:	4b6b      	ldr	r3, [pc, #428]	@ (8002a30 <HAL_RCC_OscConfig+0x270>)
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	69db      	ldr	r3, [r3, #28]
 800288c:	021b      	lsls	r3, r3, #8
 800288e:	4968      	ldr	r1, [pc, #416]	@ (8002a30 <HAL_RCC_OscConfig+0x270>)
 8002890:	4313      	orrs	r3, r2
 8002892:	604b      	str	r3, [r1, #4]
 8002894:	e025      	b.n	80028e2 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002896:	4b66      	ldr	r3, [pc, #408]	@ (8002a30 <HAL_RCC_OscConfig+0x270>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4a65      	ldr	r2, [pc, #404]	@ (8002a30 <HAL_RCC_OscConfig+0x270>)
 800289c:	f043 0308 	orr.w	r3, r3, #8
 80028a0:	6013      	str	r3, [r2, #0]
 80028a2:	4b63      	ldr	r3, [pc, #396]	@ (8002a30 <HAL_RCC_OscConfig+0x270>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6a1b      	ldr	r3, [r3, #32]
 80028ae:	4960      	ldr	r1, [pc, #384]	@ (8002a30 <HAL_RCC_OscConfig+0x270>)
 80028b0:	4313      	orrs	r3, r2
 80028b2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80028b4:	4b5e      	ldr	r3, [pc, #376]	@ (8002a30 <HAL_RCC_OscConfig+0x270>)
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	69db      	ldr	r3, [r3, #28]
 80028c0:	021b      	lsls	r3, r3, #8
 80028c2:	495b      	ldr	r1, [pc, #364]	@ (8002a30 <HAL_RCC_OscConfig+0x270>)
 80028c4:	4313      	orrs	r3, r2
 80028c6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80028c8:	69bb      	ldr	r3, [r7, #24]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d109      	bne.n	80028e2 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6a1b      	ldr	r3, [r3, #32]
 80028d2:	4618      	mov	r0, r3
 80028d4:	f000 fd8c 	bl	80033f0 <RCC_SetFlashLatencyFromMSIRange>
 80028d8:	4603      	mov	r3, r0
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d001      	beq.n	80028e2 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	e380      	b.n	8002fe4 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80028e2:	f000 fcc1 	bl	8003268 <HAL_RCC_GetSysClockFreq>
 80028e6:	4602      	mov	r2, r0
 80028e8:	4b51      	ldr	r3, [pc, #324]	@ (8002a30 <HAL_RCC_OscConfig+0x270>)
 80028ea:	689b      	ldr	r3, [r3, #8]
 80028ec:	091b      	lsrs	r3, r3, #4
 80028ee:	f003 030f 	and.w	r3, r3, #15
 80028f2:	4950      	ldr	r1, [pc, #320]	@ (8002a34 <HAL_RCC_OscConfig+0x274>)
 80028f4:	5ccb      	ldrb	r3, [r1, r3]
 80028f6:	f003 031f 	and.w	r3, r3, #31
 80028fa:	fa22 f303 	lsr.w	r3, r2, r3
 80028fe:	4a4e      	ldr	r2, [pc, #312]	@ (8002a38 <HAL_RCC_OscConfig+0x278>)
 8002900:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002902:	4b4e      	ldr	r3, [pc, #312]	@ (8002a3c <HAL_RCC_OscConfig+0x27c>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4618      	mov	r0, r3
 8002908:	f7fe fd4e 	bl	80013a8 <HAL_InitTick>
 800290c:	4603      	mov	r3, r0
 800290e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002910:	7bfb      	ldrb	r3, [r7, #15]
 8002912:	2b00      	cmp	r3, #0
 8002914:	d052      	beq.n	80029bc <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002916:	7bfb      	ldrb	r3, [r7, #15]
 8002918:	e364      	b.n	8002fe4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	699b      	ldr	r3, [r3, #24]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d032      	beq.n	8002988 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002922:	4b43      	ldr	r3, [pc, #268]	@ (8002a30 <HAL_RCC_OscConfig+0x270>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4a42      	ldr	r2, [pc, #264]	@ (8002a30 <HAL_RCC_OscConfig+0x270>)
 8002928:	f043 0301 	orr.w	r3, r3, #1
 800292c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800292e:	f7fe fd8b 	bl	8001448 <HAL_GetTick>
 8002932:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002934:	e008      	b.n	8002948 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002936:	f7fe fd87 	bl	8001448 <HAL_GetTick>
 800293a:	4602      	mov	r2, r0
 800293c:	693b      	ldr	r3, [r7, #16]
 800293e:	1ad3      	subs	r3, r2, r3
 8002940:	2b02      	cmp	r3, #2
 8002942:	d901      	bls.n	8002948 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002944:	2303      	movs	r3, #3
 8002946:	e34d      	b.n	8002fe4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002948:	4b39      	ldr	r3, [pc, #228]	@ (8002a30 <HAL_RCC_OscConfig+0x270>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f003 0302 	and.w	r3, r3, #2
 8002950:	2b00      	cmp	r3, #0
 8002952:	d0f0      	beq.n	8002936 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002954:	4b36      	ldr	r3, [pc, #216]	@ (8002a30 <HAL_RCC_OscConfig+0x270>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a35      	ldr	r2, [pc, #212]	@ (8002a30 <HAL_RCC_OscConfig+0x270>)
 800295a:	f043 0308 	orr.w	r3, r3, #8
 800295e:	6013      	str	r3, [r2, #0]
 8002960:	4b33      	ldr	r3, [pc, #204]	@ (8002a30 <HAL_RCC_OscConfig+0x270>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6a1b      	ldr	r3, [r3, #32]
 800296c:	4930      	ldr	r1, [pc, #192]	@ (8002a30 <HAL_RCC_OscConfig+0x270>)
 800296e:	4313      	orrs	r3, r2
 8002970:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002972:	4b2f      	ldr	r3, [pc, #188]	@ (8002a30 <HAL_RCC_OscConfig+0x270>)
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	69db      	ldr	r3, [r3, #28]
 800297e:	021b      	lsls	r3, r3, #8
 8002980:	492b      	ldr	r1, [pc, #172]	@ (8002a30 <HAL_RCC_OscConfig+0x270>)
 8002982:	4313      	orrs	r3, r2
 8002984:	604b      	str	r3, [r1, #4]
 8002986:	e01a      	b.n	80029be <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002988:	4b29      	ldr	r3, [pc, #164]	@ (8002a30 <HAL_RCC_OscConfig+0x270>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a28      	ldr	r2, [pc, #160]	@ (8002a30 <HAL_RCC_OscConfig+0x270>)
 800298e:	f023 0301 	bic.w	r3, r3, #1
 8002992:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002994:	f7fe fd58 	bl	8001448 <HAL_GetTick>
 8002998:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800299a:	e008      	b.n	80029ae <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800299c:	f7fe fd54 	bl	8001448 <HAL_GetTick>
 80029a0:	4602      	mov	r2, r0
 80029a2:	693b      	ldr	r3, [r7, #16]
 80029a4:	1ad3      	subs	r3, r2, r3
 80029a6:	2b02      	cmp	r3, #2
 80029a8:	d901      	bls.n	80029ae <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80029aa:	2303      	movs	r3, #3
 80029ac:	e31a      	b.n	8002fe4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80029ae:	4b20      	ldr	r3, [pc, #128]	@ (8002a30 <HAL_RCC_OscConfig+0x270>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f003 0302 	and.w	r3, r3, #2
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d1f0      	bne.n	800299c <HAL_RCC_OscConfig+0x1dc>
 80029ba:	e000      	b.n	80029be <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80029bc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f003 0301 	and.w	r3, r3, #1
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d073      	beq.n	8002ab2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80029ca:	69bb      	ldr	r3, [r7, #24]
 80029cc:	2b08      	cmp	r3, #8
 80029ce:	d005      	beq.n	80029dc <HAL_RCC_OscConfig+0x21c>
 80029d0:	69bb      	ldr	r3, [r7, #24]
 80029d2:	2b0c      	cmp	r3, #12
 80029d4:	d10e      	bne.n	80029f4 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80029d6:	697b      	ldr	r3, [r7, #20]
 80029d8:	2b03      	cmp	r3, #3
 80029da:	d10b      	bne.n	80029f4 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029dc:	4b14      	ldr	r3, [pc, #80]	@ (8002a30 <HAL_RCC_OscConfig+0x270>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d063      	beq.n	8002ab0 <HAL_RCC_OscConfig+0x2f0>
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d15f      	bne.n	8002ab0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80029f0:	2301      	movs	r3, #1
 80029f2:	e2f7      	b.n	8002fe4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029fc:	d106      	bne.n	8002a0c <HAL_RCC_OscConfig+0x24c>
 80029fe:	4b0c      	ldr	r3, [pc, #48]	@ (8002a30 <HAL_RCC_OscConfig+0x270>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4a0b      	ldr	r2, [pc, #44]	@ (8002a30 <HAL_RCC_OscConfig+0x270>)
 8002a04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a08:	6013      	str	r3, [r2, #0]
 8002a0a:	e025      	b.n	8002a58 <HAL_RCC_OscConfig+0x298>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002a14:	d114      	bne.n	8002a40 <HAL_RCC_OscConfig+0x280>
 8002a16:	4b06      	ldr	r3, [pc, #24]	@ (8002a30 <HAL_RCC_OscConfig+0x270>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4a05      	ldr	r2, [pc, #20]	@ (8002a30 <HAL_RCC_OscConfig+0x270>)
 8002a1c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a20:	6013      	str	r3, [r2, #0]
 8002a22:	4b03      	ldr	r3, [pc, #12]	@ (8002a30 <HAL_RCC_OscConfig+0x270>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4a02      	ldr	r2, [pc, #8]	@ (8002a30 <HAL_RCC_OscConfig+0x270>)
 8002a28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a2c:	6013      	str	r3, [r2, #0]
 8002a2e:	e013      	b.n	8002a58 <HAL_RCC_OscConfig+0x298>
 8002a30:	40021000 	.word	0x40021000
 8002a34:	08009ba0 	.word	0x08009ba0
 8002a38:	20040000 	.word	0x20040000
 8002a3c:	20040004 	.word	0x20040004
 8002a40:	4ba0      	ldr	r3, [pc, #640]	@ (8002cc4 <HAL_RCC_OscConfig+0x504>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4a9f      	ldr	r2, [pc, #636]	@ (8002cc4 <HAL_RCC_OscConfig+0x504>)
 8002a46:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a4a:	6013      	str	r3, [r2, #0]
 8002a4c:	4b9d      	ldr	r3, [pc, #628]	@ (8002cc4 <HAL_RCC_OscConfig+0x504>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a9c      	ldr	r2, [pc, #624]	@ (8002cc4 <HAL_RCC_OscConfig+0x504>)
 8002a52:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a56:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d013      	beq.n	8002a88 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a60:	f7fe fcf2 	bl	8001448 <HAL_GetTick>
 8002a64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a66:	e008      	b.n	8002a7a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a68:	f7fe fcee 	bl	8001448 <HAL_GetTick>
 8002a6c:	4602      	mov	r2, r0
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	1ad3      	subs	r3, r2, r3
 8002a72:	2b64      	cmp	r3, #100	@ 0x64
 8002a74:	d901      	bls.n	8002a7a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002a76:	2303      	movs	r3, #3
 8002a78:	e2b4      	b.n	8002fe4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a7a:	4b92      	ldr	r3, [pc, #584]	@ (8002cc4 <HAL_RCC_OscConfig+0x504>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d0f0      	beq.n	8002a68 <HAL_RCC_OscConfig+0x2a8>
 8002a86:	e014      	b.n	8002ab2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a88:	f7fe fcde 	bl	8001448 <HAL_GetTick>
 8002a8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a8e:	e008      	b.n	8002aa2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a90:	f7fe fcda 	bl	8001448 <HAL_GetTick>
 8002a94:	4602      	mov	r2, r0
 8002a96:	693b      	ldr	r3, [r7, #16]
 8002a98:	1ad3      	subs	r3, r2, r3
 8002a9a:	2b64      	cmp	r3, #100	@ 0x64
 8002a9c:	d901      	bls.n	8002aa2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002a9e:	2303      	movs	r3, #3
 8002aa0:	e2a0      	b.n	8002fe4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002aa2:	4b88      	ldr	r3, [pc, #544]	@ (8002cc4 <HAL_RCC_OscConfig+0x504>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d1f0      	bne.n	8002a90 <HAL_RCC_OscConfig+0x2d0>
 8002aae:	e000      	b.n	8002ab2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ab0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f003 0302 	and.w	r3, r3, #2
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d060      	beq.n	8002b80 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002abe:	69bb      	ldr	r3, [r7, #24]
 8002ac0:	2b04      	cmp	r3, #4
 8002ac2:	d005      	beq.n	8002ad0 <HAL_RCC_OscConfig+0x310>
 8002ac4:	69bb      	ldr	r3, [r7, #24]
 8002ac6:	2b0c      	cmp	r3, #12
 8002ac8:	d119      	bne.n	8002afe <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002aca:	697b      	ldr	r3, [r7, #20]
 8002acc:	2b02      	cmp	r3, #2
 8002ace:	d116      	bne.n	8002afe <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ad0:	4b7c      	ldr	r3, [pc, #496]	@ (8002cc4 <HAL_RCC_OscConfig+0x504>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d005      	beq.n	8002ae8 <HAL_RCC_OscConfig+0x328>
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	68db      	ldr	r3, [r3, #12]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d101      	bne.n	8002ae8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	e27d      	b.n	8002fe4 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ae8:	4b76      	ldr	r3, [pc, #472]	@ (8002cc4 <HAL_RCC_OscConfig+0x504>)
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	691b      	ldr	r3, [r3, #16]
 8002af4:	061b      	lsls	r3, r3, #24
 8002af6:	4973      	ldr	r1, [pc, #460]	@ (8002cc4 <HAL_RCC_OscConfig+0x504>)
 8002af8:	4313      	orrs	r3, r2
 8002afa:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002afc:	e040      	b.n	8002b80 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	68db      	ldr	r3, [r3, #12]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d023      	beq.n	8002b4e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b06:	4b6f      	ldr	r3, [pc, #444]	@ (8002cc4 <HAL_RCC_OscConfig+0x504>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4a6e      	ldr	r2, [pc, #440]	@ (8002cc4 <HAL_RCC_OscConfig+0x504>)
 8002b0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b10:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b12:	f7fe fc99 	bl	8001448 <HAL_GetTick>
 8002b16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b18:	e008      	b.n	8002b2c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b1a:	f7fe fc95 	bl	8001448 <HAL_GetTick>
 8002b1e:	4602      	mov	r2, r0
 8002b20:	693b      	ldr	r3, [r7, #16]
 8002b22:	1ad3      	subs	r3, r2, r3
 8002b24:	2b02      	cmp	r3, #2
 8002b26:	d901      	bls.n	8002b2c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002b28:	2303      	movs	r3, #3
 8002b2a:	e25b      	b.n	8002fe4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b2c:	4b65      	ldr	r3, [pc, #404]	@ (8002cc4 <HAL_RCC_OscConfig+0x504>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d0f0      	beq.n	8002b1a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b38:	4b62      	ldr	r3, [pc, #392]	@ (8002cc4 <HAL_RCC_OscConfig+0x504>)
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	691b      	ldr	r3, [r3, #16]
 8002b44:	061b      	lsls	r3, r3, #24
 8002b46:	495f      	ldr	r1, [pc, #380]	@ (8002cc4 <HAL_RCC_OscConfig+0x504>)
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	604b      	str	r3, [r1, #4]
 8002b4c:	e018      	b.n	8002b80 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b4e:	4b5d      	ldr	r3, [pc, #372]	@ (8002cc4 <HAL_RCC_OscConfig+0x504>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4a5c      	ldr	r2, [pc, #368]	@ (8002cc4 <HAL_RCC_OscConfig+0x504>)
 8002b54:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002b58:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b5a:	f7fe fc75 	bl	8001448 <HAL_GetTick>
 8002b5e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b60:	e008      	b.n	8002b74 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b62:	f7fe fc71 	bl	8001448 <HAL_GetTick>
 8002b66:	4602      	mov	r2, r0
 8002b68:	693b      	ldr	r3, [r7, #16]
 8002b6a:	1ad3      	subs	r3, r2, r3
 8002b6c:	2b02      	cmp	r3, #2
 8002b6e:	d901      	bls.n	8002b74 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002b70:	2303      	movs	r3, #3
 8002b72:	e237      	b.n	8002fe4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b74:	4b53      	ldr	r3, [pc, #332]	@ (8002cc4 <HAL_RCC_OscConfig+0x504>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d1f0      	bne.n	8002b62 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f003 0308 	and.w	r3, r3, #8
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d03c      	beq.n	8002c06 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	695b      	ldr	r3, [r3, #20]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d01c      	beq.n	8002bce <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b94:	4b4b      	ldr	r3, [pc, #300]	@ (8002cc4 <HAL_RCC_OscConfig+0x504>)
 8002b96:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b9a:	4a4a      	ldr	r2, [pc, #296]	@ (8002cc4 <HAL_RCC_OscConfig+0x504>)
 8002b9c:	f043 0301 	orr.w	r3, r3, #1
 8002ba0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ba4:	f7fe fc50 	bl	8001448 <HAL_GetTick>
 8002ba8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002baa:	e008      	b.n	8002bbe <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bac:	f7fe fc4c 	bl	8001448 <HAL_GetTick>
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	693b      	ldr	r3, [r7, #16]
 8002bb4:	1ad3      	subs	r3, r2, r3
 8002bb6:	2b02      	cmp	r3, #2
 8002bb8:	d901      	bls.n	8002bbe <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002bba:	2303      	movs	r3, #3
 8002bbc:	e212      	b.n	8002fe4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002bbe:	4b41      	ldr	r3, [pc, #260]	@ (8002cc4 <HAL_RCC_OscConfig+0x504>)
 8002bc0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002bc4:	f003 0302 	and.w	r3, r3, #2
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d0ef      	beq.n	8002bac <HAL_RCC_OscConfig+0x3ec>
 8002bcc:	e01b      	b.n	8002c06 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002bce:	4b3d      	ldr	r3, [pc, #244]	@ (8002cc4 <HAL_RCC_OscConfig+0x504>)
 8002bd0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002bd4:	4a3b      	ldr	r2, [pc, #236]	@ (8002cc4 <HAL_RCC_OscConfig+0x504>)
 8002bd6:	f023 0301 	bic.w	r3, r3, #1
 8002bda:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bde:	f7fe fc33 	bl	8001448 <HAL_GetTick>
 8002be2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002be4:	e008      	b.n	8002bf8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002be6:	f7fe fc2f 	bl	8001448 <HAL_GetTick>
 8002bea:	4602      	mov	r2, r0
 8002bec:	693b      	ldr	r3, [r7, #16]
 8002bee:	1ad3      	subs	r3, r2, r3
 8002bf0:	2b02      	cmp	r3, #2
 8002bf2:	d901      	bls.n	8002bf8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002bf4:	2303      	movs	r3, #3
 8002bf6:	e1f5      	b.n	8002fe4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002bf8:	4b32      	ldr	r3, [pc, #200]	@ (8002cc4 <HAL_RCC_OscConfig+0x504>)
 8002bfa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002bfe:	f003 0302 	and.w	r3, r3, #2
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d1ef      	bne.n	8002be6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f003 0304 	and.w	r3, r3, #4
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	f000 80a6 	beq.w	8002d60 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c14:	2300      	movs	r3, #0
 8002c16:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002c18:	4b2a      	ldr	r3, [pc, #168]	@ (8002cc4 <HAL_RCC_OscConfig+0x504>)
 8002c1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d10d      	bne.n	8002c40 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c24:	4b27      	ldr	r3, [pc, #156]	@ (8002cc4 <HAL_RCC_OscConfig+0x504>)
 8002c26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c28:	4a26      	ldr	r2, [pc, #152]	@ (8002cc4 <HAL_RCC_OscConfig+0x504>)
 8002c2a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c2e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c30:	4b24      	ldr	r3, [pc, #144]	@ (8002cc4 <HAL_RCC_OscConfig+0x504>)
 8002c32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c34:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c38:	60bb      	str	r3, [r7, #8]
 8002c3a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c40:	4b21      	ldr	r3, [pc, #132]	@ (8002cc8 <HAL_RCC_OscConfig+0x508>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d118      	bne.n	8002c7e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c4c:	4b1e      	ldr	r3, [pc, #120]	@ (8002cc8 <HAL_RCC_OscConfig+0x508>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a1d      	ldr	r2, [pc, #116]	@ (8002cc8 <HAL_RCC_OscConfig+0x508>)
 8002c52:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c56:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c58:	f7fe fbf6 	bl	8001448 <HAL_GetTick>
 8002c5c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c5e:	e008      	b.n	8002c72 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c60:	f7fe fbf2 	bl	8001448 <HAL_GetTick>
 8002c64:	4602      	mov	r2, r0
 8002c66:	693b      	ldr	r3, [r7, #16]
 8002c68:	1ad3      	subs	r3, r2, r3
 8002c6a:	2b02      	cmp	r3, #2
 8002c6c:	d901      	bls.n	8002c72 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002c6e:	2303      	movs	r3, #3
 8002c70:	e1b8      	b.n	8002fe4 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c72:	4b15      	ldr	r3, [pc, #84]	@ (8002cc8 <HAL_RCC_OscConfig+0x508>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d0f0      	beq.n	8002c60 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	689b      	ldr	r3, [r3, #8]
 8002c82:	2b01      	cmp	r3, #1
 8002c84:	d108      	bne.n	8002c98 <HAL_RCC_OscConfig+0x4d8>
 8002c86:	4b0f      	ldr	r3, [pc, #60]	@ (8002cc4 <HAL_RCC_OscConfig+0x504>)
 8002c88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c8c:	4a0d      	ldr	r2, [pc, #52]	@ (8002cc4 <HAL_RCC_OscConfig+0x504>)
 8002c8e:	f043 0301 	orr.w	r3, r3, #1
 8002c92:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002c96:	e029      	b.n	8002cec <HAL_RCC_OscConfig+0x52c>
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	689b      	ldr	r3, [r3, #8]
 8002c9c:	2b05      	cmp	r3, #5
 8002c9e:	d115      	bne.n	8002ccc <HAL_RCC_OscConfig+0x50c>
 8002ca0:	4b08      	ldr	r3, [pc, #32]	@ (8002cc4 <HAL_RCC_OscConfig+0x504>)
 8002ca2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ca6:	4a07      	ldr	r2, [pc, #28]	@ (8002cc4 <HAL_RCC_OscConfig+0x504>)
 8002ca8:	f043 0304 	orr.w	r3, r3, #4
 8002cac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002cb0:	4b04      	ldr	r3, [pc, #16]	@ (8002cc4 <HAL_RCC_OscConfig+0x504>)
 8002cb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cb6:	4a03      	ldr	r2, [pc, #12]	@ (8002cc4 <HAL_RCC_OscConfig+0x504>)
 8002cb8:	f043 0301 	orr.w	r3, r3, #1
 8002cbc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002cc0:	e014      	b.n	8002cec <HAL_RCC_OscConfig+0x52c>
 8002cc2:	bf00      	nop
 8002cc4:	40021000 	.word	0x40021000
 8002cc8:	40007000 	.word	0x40007000
 8002ccc:	4b9d      	ldr	r3, [pc, #628]	@ (8002f44 <HAL_RCC_OscConfig+0x784>)
 8002cce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cd2:	4a9c      	ldr	r2, [pc, #624]	@ (8002f44 <HAL_RCC_OscConfig+0x784>)
 8002cd4:	f023 0301 	bic.w	r3, r3, #1
 8002cd8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002cdc:	4b99      	ldr	r3, [pc, #612]	@ (8002f44 <HAL_RCC_OscConfig+0x784>)
 8002cde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ce2:	4a98      	ldr	r2, [pc, #608]	@ (8002f44 <HAL_RCC_OscConfig+0x784>)
 8002ce4:	f023 0304 	bic.w	r3, r3, #4
 8002ce8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	689b      	ldr	r3, [r3, #8]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d016      	beq.n	8002d22 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cf4:	f7fe fba8 	bl	8001448 <HAL_GetTick>
 8002cf8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002cfa:	e00a      	b.n	8002d12 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cfc:	f7fe fba4 	bl	8001448 <HAL_GetTick>
 8002d00:	4602      	mov	r2, r0
 8002d02:	693b      	ldr	r3, [r7, #16]
 8002d04:	1ad3      	subs	r3, r2, r3
 8002d06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d901      	bls.n	8002d12 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002d0e:	2303      	movs	r3, #3
 8002d10:	e168      	b.n	8002fe4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d12:	4b8c      	ldr	r3, [pc, #560]	@ (8002f44 <HAL_RCC_OscConfig+0x784>)
 8002d14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d18:	f003 0302 	and.w	r3, r3, #2
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d0ed      	beq.n	8002cfc <HAL_RCC_OscConfig+0x53c>
 8002d20:	e015      	b.n	8002d4e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d22:	f7fe fb91 	bl	8001448 <HAL_GetTick>
 8002d26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d28:	e00a      	b.n	8002d40 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d2a:	f7fe fb8d 	bl	8001448 <HAL_GetTick>
 8002d2e:	4602      	mov	r2, r0
 8002d30:	693b      	ldr	r3, [r7, #16]
 8002d32:	1ad3      	subs	r3, r2, r3
 8002d34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d901      	bls.n	8002d40 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002d3c:	2303      	movs	r3, #3
 8002d3e:	e151      	b.n	8002fe4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d40:	4b80      	ldr	r3, [pc, #512]	@ (8002f44 <HAL_RCC_OscConfig+0x784>)
 8002d42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d46:	f003 0302 	and.w	r3, r3, #2
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d1ed      	bne.n	8002d2a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002d4e:	7ffb      	ldrb	r3, [r7, #31]
 8002d50:	2b01      	cmp	r3, #1
 8002d52:	d105      	bne.n	8002d60 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d54:	4b7b      	ldr	r3, [pc, #492]	@ (8002f44 <HAL_RCC_OscConfig+0x784>)
 8002d56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d58:	4a7a      	ldr	r2, [pc, #488]	@ (8002f44 <HAL_RCC_OscConfig+0x784>)
 8002d5a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d5e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f003 0320 	and.w	r3, r3, #32
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d03c      	beq.n	8002de6 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d01c      	beq.n	8002dae <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002d74:	4b73      	ldr	r3, [pc, #460]	@ (8002f44 <HAL_RCC_OscConfig+0x784>)
 8002d76:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002d7a:	4a72      	ldr	r2, [pc, #456]	@ (8002f44 <HAL_RCC_OscConfig+0x784>)
 8002d7c:	f043 0301 	orr.w	r3, r3, #1
 8002d80:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d84:	f7fe fb60 	bl	8001448 <HAL_GetTick>
 8002d88:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002d8a:	e008      	b.n	8002d9e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002d8c:	f7fe fb5c 	bl	8001448 <HAL_GetTick>
 8002d90:	4602      	mov	r2, r0
 8002d92:	693b      	ldr	r3, [r7, #16]
 8002d94:	1ad3      	subs	r3, r2, r3
 8002d96:	2b02      	cmp	r3, #2
 8002d98:	d901      	bls.n	8002d9e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002d9a:	2303      	movs	r3, #3
 8002d9c:	e122      	b.n	8002fe4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002d9e:	4b69      	ldr	r3, [pc, #420]	@ (8002f44 <HAL_RCC_OscConfig+0x784>)
 8002da0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002da4:	f003 0302 	and.w	r3, r3, #2
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d0ef      	beq.n	8002d8c <HAL_RCC_OscConfig+0x5cc>
 8002dac:	e01b      	b.n	8002de6 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002dae:	4b65      	ldr	r3, [pc, #404]	@ (8002f44 <HAL_RCC_OscConfig+0x784>)
 8002db0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002db4:	4a63      	ldr	r2, [pc, #396]	@ (8002f44 <HAL_RCC_OscConfig+0x784>)
 8002db6:	f023 0301 	bic.w	r3, r3, #1
 8002dba:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dbe:	f7fe fb43 	bl	8001448 <HAL_GetTick>
 8002dc2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002dc4:	e008      	b.n	8002dd8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002dc6:	f7fe fb3f 	bl	8001448 <HAL_GetTick>
 8002dca:	4602      	mov	r2, r0
 8002dcc:	693b      	ldr	r3, [r7, #16]
 8002dce:	1ad3      	subs	r3, r2, r3
 8002dd0:	2b02      	cmp	r3, #2
 8002dd2:	d901      	bls.n	8002dd8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002dd4:	2303      	movs	r3, #3
 8002dd6:	e105      	b.n	8002fe4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002dd8:	4b5a      	ldr	r3, [pc, #360]	@ (8002f44 <HAL_RCC_OscConfig+0x784>)
 8002dda:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002dde:	f003 0302 	and.w	r3, r3, #2
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d1ef      	bne.n	8002dc6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	f000 80f9 	beq.w	8002fe2 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002df4:	2b02      	cmp	r3, #2
 8002df6:	f040 80cf 	bne.w	8002f98 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002dfa:	4b52      	ldr	r3, [pc, #328]	@ (8002f44 <HAL_RCC_OscConfig+0x784>)
 8002dfc:	68db      	ldr	r3, [r3, #12]
 8002dfe:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e00:	697b      	ldr	r3, [r7, #20]
 8002e02:	f003 0203 	and.w	r2, r3, #3
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e0a:	429a      	cmp	r2, r3
 8002e0c:	d12c      	bne.n	8002e68 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002e0e:	697b      	ldr	r3, [r7, #20]
 8002e10:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e18:	3b01      	subs	r3, #1
 8002e1a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e1c:	429a      	cmp	r2, r3
 8002e1e:	d123      	bne.n	8002e68 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e20:	697b      	ldr	r3, [r7, #20]
 8002e22:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e2a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002e2c:	429a      	cmp	r2, r3
 8002e2e:	d11b      	bne.n	8002e68 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002e30:	697b      	ldr	r3, [r7, #20]
 8002e32:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e3a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e3c:	429a      	cmp	r2, r3
 8002e3e:	d113      	bne.n	8002e68 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002e40:	697b      	ldr	r3, [r7, #20]
 8002e42:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e4a:	085b      	lsrs	r3, r3, #1
 8002e4c:	3b01      	subs	r3, #1
 8002e4e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002e50:	429a      	cmp	r2, r3
 8002e52:	d109      	bne.n	8002e68 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002e54:	697b      	ldr	r3, [r7, #20]
 8002e56:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e5e:	085b      	lsrs	r3, r3, #1
 8002e60:	3b01      	subs	r3, #1
 8002e62:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002e64:	429a      	cmp	r2, r3
 8002e66:	d071      	beq.n	8002f4c <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002e68:	69bb      	ldr	r3, [r7, #24]
 8002e6a:	2b0c      	cmp	r3, #12
 8002e6c:	d068      	beq.n	8002f40 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002e6e:	4b35      	ldr	r3, [pc, #212]	@ (8002f44 <HAL_RCC_OscConfig+0x784>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d105      	bne.n	8002e86 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002e7a:	4b32      	ldr	r3, [pc, #200]	@ (8002f44 <HAL_RCC_OscConfig+0x784>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d001      	beq.n	8002e8a <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8002e86:	2301      	movs	r3, #1
 8002e88:	e0ac      	b.n	8002fe4 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002e8a:	4b2e      	ldr	r3, [pc, #184]	@ (8002f44 <HAL_RCC_OscConfig+0x784>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	4a2d      	ldr	r2, [pc, #180]	@ (8002f44 <HAL_RCC_OscConfig+0x784>)
 8002e90:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002e94:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002e96:	f7fe fad7 	bl	8001448 <HAL_GetTick>
 8002e9a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e9c:	e008      	b.n	8002eb0 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e9e:	f7fe fad3 	bl	8001448 <HAL_GetTick>
 8002ea2:	4602      	mov	r2, r0
 8002ea4:	693b      	ldr	r3, [r7, #16]
 8002ea6:	1ad3      	subs	r3, r2, r3
 8002ea8:	2b02      	cmp	r3, #2
 8002eaa:	d901      	bls.n	8002eb0 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8002eac:	2303      	movs	r3, #3
 8002eae:	e099      	b.n	8002fe4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002eb0:	4b24      	ldr	r3, [pc, #144]	@ (8002f44 <HAL_RCC_OscConfig+0x784>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d1f0      	bne.n	8002e9e <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ebc:	4b21      	ldr	r3, [pc, #132]	@ (8002f44 <HAL_RCC_OscConfig+0x784>)
 8002ebe:	68da      	ldr	r2, [r3, #12]
 8002ec0:	4b21      	ldr	r3, [pc, #132]	@ (8002f48 <HAL_RCC_OscConfig+0x788>)
 8002ec2:	4013      	ands	r3, r2
 8002ec4:	687a      	ldr	r2, [r7, #4]
 8002ec6:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002ec8:	687a      	ldr	r2, [r7, #4]
 8002eca:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002ecc:	3a01      	subs	r2, #1
 8002ece:	0112      	lsls	r2, r2, #4
 8002ed0:	4311      	orrs	r1, r2
 8002ed2:	687a      	ldr	r2, [r7, #4]
 8002ed4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002ed6:	0212      	lsls	r2, r2, #8
 8002ed8:	4311      	orrs	r1, r2
 8002eda:	687a      	ldr	r2, [r7, #4]
 8002edc:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002ede:	0852      	lsrs	r2, r2, #1
 8002ee0:	3a01      	subs	r2, #1
 8002ee2:	0552      	lsls	r2, r2, #21
 8002ee4:	4311      	orrs	r1, r2
 8002ee6:	687a      	ldr	r2, [r7, #4]
 8002ee8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002eea:	0852      	lsrs	r2, r2, #1
 8002eec:	3a01      	subs	r2, #1
 8002eee:	0652      	lsls	r2, r2, #25
 8002ef0:	4311      	orrs	r1, r2
 8002ef2:	687a      	ldr	r2, [r7, #4]
 8002ef4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002ef6:	06d2      	lsls	r2, r2, #27
 8002ef8:	430a      	orrs	r2, r1
 8002efa:	4912      	ldr	r1, [pc, #72]	@ (8002f44 <HAL_RCC_OscConfig+0x784>)
 8002efc:	4313      	orrs	r3, r2
 8002efe:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002f00:	4b10      	ldr	r3, [pc, #64]	@ (8002f44 <HAL_RCC_OscConfig+0x784>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a0f      	ldr	r2, [pc, #60]	@ (8002f44 <HAL_RCC_OscConfig+0x784>)
 8002f06:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002f0a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002f0c:	4b0d      	ldr	r3, [pc, #52]	@ (8002f44 <HAL_RCC_OscConfig+0x784>)
 8002f0e:	68db      	ldr	r3, [r3, #12]
 8002f10:	4a0c      	ldr	r2, [pc, #48]	@ (8002f44 <HAL_RCC_OscConfig+0x784>)
 8002f12:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002f16:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002f18:	f7fe fa96 	bl	8001448 <HAL_GetTick>
 8002f1c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f1e:	e008      	b.n	8002f32 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f20:	f7fe fa92 	bl	8001448 <HAL_GetTick>
 8002f24:	4602      	mov	r2, r0
 8002f26:	693b      	ldr	r3, [r7, #16]
 8002f28:	1ad3      	subs	r3, r2, r3
 8002f2a:	2b02      	cmp	r3, #2
 8002f2c:	d901      	bls.n	8002f32 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8002f2e:	2303      	movs	r3, #3
 8002f30:	e058      	b.n	8002fe4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f32:	4b04      	ldr	r3, [pc, #16]	@ (8002f44 <HAL_RCC_OscConfig+0x784>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d0f0      	beq.n	8002f20 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002f3e:	e050      	b.n	8002fe2 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002f40:	2301      	movs	r3, #1
 8002f42:	e04f      	b.n	8002fe4 <HAL_RCC_OscConfig+0x824>
 8002f44:	40021000 	.word	0x40021000
 8002f48:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f4c:	4b27      	ldr	r3, [pc, #156]	@ (8002fec <HAL_RCC_OscConfig+0x82c>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d144      	bne.n	8002fe2 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002f58:	4b24      	ldr	r3, [pc, #144]	@ (8002fec <HAL_RCC_OscConfig+0x82c>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4a23      	ldr	r2, [pc, #140]	@ (8002fec <HAL_RCC_OscConfig+0x82c>)
 8002f5e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002f62:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002f64:	4b21      	ldr	r3, [pc, #132]	@ (8002fec <HAL_RCC_OscConfig+0x82c>)
 8002f66:	68db      	ldr	r3, [r3, #12]
 8002f68:	4a20      	ldr	r2, [pc, #128]	@ (8002fec <HAL_RCC_OscConfig+0x82c>)
 8002f6a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002f6e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002f70:	f7fe fa6a 	bl	8001448 <HAL_GetTick>
 8002f74:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f76:	e008      	b.n	8002f8a <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f78:	f7fe fa66 	bl	8001448 <HAL_GetTick>
 8002f7c:	4602      	mov	r2, r0
 8002f7e:	693b      	ldr	r3, [r7, #16]
 8002f80:	1ad3      	subs	r3, r2, r3
 8002f82:	2b02      	cmp	r3, #2
 8002f84:	d901      	bls.n	8002f8a <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8002f86:	2303      	movs	r3, #3
 8002f88:	e02c      	b.n	8002fe4 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f8a:	4b18      	ldr	r3, [pc, #96]	@ (8002fec <HAL_RCC_OscConfig+0x82c>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d0f0      	beq.n	8002f78 <HAL_RCC_OscConfig+0x7b8>
 8002f96:	e024      	b.n	8002fe2 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002f98:	69bb      	ldr	r3, [r7, #24]
 8002f9a:	2b0c      	cmp	r3, #12
 8002f9c:	d01f      	beq.n	8002fde <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f9e:	4b13      	ldr	r3, [pc, #76]	@ (8002fec <HAL_RCC_OscConfig+0x82c>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4a12      	ldr	r2, [pc, #72]	@ (8002fec <HAL_RCC_OscConfig+0x82c>)
 8002fa4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002fa8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002faa:	f7fe fa4d 	bl	8001448 <HAL_GetTick>
 8002fae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002fb0:	e008      	b.n	8002fc4 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fb2:	f7fe fa49 	bl	8001448 <HAL_GetTick>
 8002fb6:	4602      	mov	r2, r0
 8002fb8:	693b      	ldr	r3, [r7, #16]
 8002fba:	1ad3      	subs	r3, r2, r3
 8002fbc:	2b02      	cmp	r3, #2
 8002fbe:	d901      	bls.n	8002fc4 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8002fc0:	2303      	movs	r3, #3
 8002fc2:	e00f      	b.n	8002fe4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002fc4:	4b09      	ldr	r3, [pc, #36]	@ (8002fec <HAL_RCC_OscConfig+0x82c>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d1f0      	bne.n	8002fb2 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002fd0:	4b06      	ldr	r3, [pc, #24]	@ (8002fec <HAL_RCC_OscConfig+0x82c>)
 8002fd2:	68da      	ldr	r2, [r3, #12]
 8002fd4:	4905      	ldr	r1, [pc, #20]	@ (8002fec <HAL_RCC_OscConfig+0x82c>)
 8002fd6:	4b06      	ldr	r3, [pc, #24]	@ (8002ff0 <HAL_RCC_OscConfig+0x830>)
 8002fd8:	4013      	ands	r3, r2
 8002fda:	60cb      	str	r3, [r1, #12]
 8002fdc:	e001      	b.n	8002fe2 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002fde:	2301      	movs	r3, #1
 8002fe0:	e000      	b.n	8002fe4 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8002fe2:	2300      	movs	r3, #0
}
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	3720      	adds	r7, #32
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	bd80      	pop	{r7, pc}
 8002fec:	40021000 	.word	0x40021000
 8002ff0:	feeefffc 	.word	0xfeeefffc

08002ff4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b086      	sub	sp, #24
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
 8002ffc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002ffe:	2300      	movs	r3, #0
 8003000:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d101      	bne.n	800300c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003008:	2301      	movs	r3, #1
 800300a:	e11d      	b.n	8003248 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800300c:	4b90      	ldr	r3, [pc, #576]	@ (8003250 <HAL_RCC_ClockConfig+0x25c>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f003 030f 	and.w	r3, r3, #15
 8003014:	683a      	ldr	r2, [r7, #0]
 8003016:	429a      	cmp	r2, r3
 8003018:	d910      	bls.n	800303c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800301a:	4b8d      	ldr	r3, [pc, #564]	@ (8003250 <HAL_RCC_ClockConfig+0x25c>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f023 020f 	bic.w	r2, r3, #15
 8003022:	498b      	ldr	r1, [pc, #556]	@ (8003250 <HAL_RCC_ClockConfig+0x25c>)
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	4313      	orrs	r3, r2
 8003028:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800302a:	4b89      	ldr	r3, [pc, #548]	@ (8003250 <HAL_RCC_ClockConfig+0x25c>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f003 030f 	and.w	r3, r3, #15
 8003032:	683a      	ldr	r2, [r7, #0]
 8003034:	429a      	cmp	r2, r3
 8003036:	d001      	beq.n	800303c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003038:	2301      	movs	r3, #1
 800303a:	e105      	b.n	8003248 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f003 0302 	and.w	r3, r3, #2
 8003044:	2b00      	cmp	r3, #0
 8003046:	d010      	beq.n	800306a <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	689a      	ldr	r2, [r3, #8]
 800304c:	4b81      	ldr	r3, [pc, #516]	@ (8003254 <HAL_RCC_ClockConfig+0x260>)
 800304e:	689b      	ldr	r3, [r3, #8]
 8003050:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003054:	429a      	cmp	r2, r3
 8003056:	d908      	bls.n	800306a <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003058:	4b7e      	ldr	r3, [pc, #504]	@ (8003254 <HAL_RCC_ClockConfig+0x260>)
 800305a:	689b      	ldr	r3, [r3, #8]
 800305c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	689b      	ldr	r3, [r3, #8]
 8003064:	497b      	ldr	r1, [pc, #492]	@ (8003254 <HAL_RCC_ClockConfig+0x260>)
 8003066:	4313      	orrs	r3, r2
 8003068:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f003 0301 	and.w	r3, r3, #1
 8003072:	2b00      	cmp	r3, #0
 8003074:	d079      	beq.n	800316a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	2b03      	cmp	r3, #3
 800307c:	d11e      	bne.n	80030bc <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800307e:	4b75      	ldr	r3, [pc, #468]	@ (8003254 <HAL_RCC_ClockConfig+0x260>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003086:	2b00      	cmp	r3, #0
 8003088:	d101      	bne.n	800308e <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 800308a:	2301      	movs	r3, #1
 800308c:	e0dc      	b.n	8003248 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800308e:	f000 fa09 	bl	80034a4 <RCC_GetSysClockFreqFromPLLSource>
 8003092:	4603      	mov	r3, r0
 8003094:	4a70      	ldr	r2, [pc, #448]	@ (8003258 <HAL_RCC_ClockConfig+0x264>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d946      	bls.n	8003128 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800309a:	4b6e      	ldr	r3, [pc, #440]	@ (8003254 <HAL_RCC_ClockConfig+0x260>)
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d140      	bne.n	8003128 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80030a6:	4b6b      	ldr	r3, [pc, #428]	@ (8003254 <HAL_RCC_ClockConfig+0x260>)
 80030a8:	689b      	ldr	r3, [r3, #8]
 80030aa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80030ae:	4a69      	ldr	r2, [pc, #420]	@ (8003254 <HAL_RCC_ClockConfig+0x260>)
 80030b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80030b4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80030b6:	2380      	movs	r3, #128	@ 0x80
 80030b8:	617b      	str	r3, [r7, #20]
 80030ba:	e035      	b.n	8003128 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	2b02      	cmp	r3, #2
 80030c2:	d107      	bne.n	80030d4 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80030c4:	4b63      	ldr	r3, [pc, #396]	@ (8003254 <HAL_RCC_ClockConfig+0x260>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d115      	bne.n	80030fc <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80030d0:	2301      	movs	r3, #1
 80030d2:	e0b9      	b.n	8003248 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d107      	bne.n	80030ec <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80030dc:	4b5d      	ldr	r3, [pc, #372]	@ (8003254 <HAL_RCC_ClockConfig+0x260>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f003 0302 	and.w	r3, r3, #2
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d109      	bne.n	80030fc <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80030e8:	2301      	movs	r3, #1
 80030ea:	e0ad      	b.n	8003248 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80030ec:	4b59      	ldr	r3, [pc, #356]	@ (8003254 <HAL_RCC_ClockConfig+0x260>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d101      	bne.n	80030fc <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80030f8:	2301      	movs	r3, #1
 80030fa:	e0a5      	b.n	8003248 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80030fc:	f000 f8b4 	bl	8003268 <HAL_RCC_GetSysClockFreq>
 8003100:	4603      	mov	r3, r0
 8003102:	4a55      	ldr	r2, [pc, #340]	@ (8003258 <HAL_RCC_ClockConfig+0x264>)
 8003104:	4293      	cmp	r3, r2
 8003106:	d90f      	bls.n	8003128 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003108:	4b52      	ldr	r3, [pc, #328]	@ (8003254 <HAL_RCC_ClockConfig+0x260>)
 800310a:	689b      	ldr	r3, [r3, #8]
 800310c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003110:	2b00      	cmp	r3, #0
 8003112:	d109      	bne.n	8003128 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003114:	4b4f      	ldr	r3, [pc, #316]	@ (8003254 <HAL_RCC_ClockConfig+0x260>)
 8003116:	689b      	ldr	r3, [r3, #8]
 8003118:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800311c:	4a4d      	ldr	r2, [pc, #308]	@ (8003254 <HAL_RCC_ClockConfig+0x260>)
 800311e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003122:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003124:	2380      	movs	r3, #128	@ 0x80
 8003126:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003128:	4b4a      	ldr	r3, [pc, #296]	@ (8003254 <HAL_RCC_ClockConfig+0x260>)
 800312a:	689b      	ldr	r3, [r3, #8]
 800312c:	f023 0203 	bic.w	r2, r3, #3
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	4947      	ldr	r1, [pc, #284]	@ (8003254 <HAL_RCC_ClockConfig+0x260>)
 8003136:	4313      	orrs	r3, r2
 8003138:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800313a:	f7fe f985 	bl	8001448 <HAL_GetTick>
 800313e:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003140:	e00a      	b.n	8003158 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003142:	f7fe f981 	bl	8001448 <HAL_GetTick>
 8003146:	4602      	mov	r2, r0
 8003148:	693b      	ldr	r3, [r7, #16]
 800314a:	1ad3      	subs	r3, r2, r3
 800314c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003150:	4293      	cmp	r3, r2
 8003152:	d901      	bls.n	8003158 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8003154:	2303      	movs	r3, #3
 8003156:	e077      	b.n	8003248 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003158:	4b3e      	ldr	r3, [pc, #248]	@ (8003254 <HAL_RCC_ClockConfig+0x260>)
 800315a:	689b      	ldr	r3, [r3, #8]
 800315c:	f003 020c 	and.w	r2, r3, #12
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	009b      	lsls	r3, r3, #2
 8003166:	429a      	cmp	r2, r3
 8003168:	d1eb      	bne.n	8003142 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 800316a:	697b      	ldr	r3, [r7, #20]
 800316c:	2b80      	cmp	r3, #128	@ 0x80
 800316e:	d105      	bne.n	800317c <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003170:	4b38      	ldr	r3, [pc, #224]	@ (8003254 <HAL_RCC_ClockConfig+0x260>)
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	4a37      	ldr	r2, [pc, #220]	@ (8003254 <HAL_RCC_ClockConfig+0x260>)
 8003176:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800317a:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f003 0302 	and.w	r3, r3, #2
 8003184:	2b00      	cmp	r3, #0
 8003186:	d010      	beq.n	80031aa <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	689a      	ldr	r2, [r3, #8]
 800318c:	4b31      	ldr	r3, [pc, #196]	@ (8003254 <HAL_RCC_ClockConfig+0x260>)
 800318e:	689b      	ldr	r3, [r3, #8]
 8003190:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003194:	429a      	cmp	r2, r3
 8003196:	d208      	bcs.n	80031aa <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003198:	4b2e      	ldr	r3, [pc, #184]	@ (8003254 <HAL_RCC_ClockConfig+0x260>)
 800319a:	689b      	ldr	r3, [r3, #8]
 800319c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	689b      	ldr	r3, [r3, #8]
 80031a4:	492b      	ldr	r1, [pc, #172]	@ (8003254 <HAL_RCC_ClockConfig+0x260>)
 80031a6:	4313      	orrs	r3, r2
 80031a8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80031aa:	4b29      	ldr	r3, [pc, #164]	@ (8003250 <HAL_RCC_ClockConfig+0x25c>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f003 030f 	and.w	r3, r3, #15
 80031b2:	683a      	ldr	r2, [r7, #0]
 80031b4:	429a      	cmp	r2, r3
 80031b6:	d210      	bcs.n	80031da <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031b8:	4b25      	ldr	r3, [pc, #148]	@ (8003250 <HAL_RCC_ClockConfig+0x25c>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f023 020f 	bic.w	r2, r3, #15
 80031c0:	4923      	ldr	r1, [pc, #140]	@ (8003250 <HAL_RCC_ClockConfig+0x25c>)
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	4313      	orrs	r3, r2
 80031c6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80031c8:	4b21      	ldr	r3, [pc, #132]	@ (8003250 <HAL_RCC_ClockConfig+0x25c>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f003 030f 	and.w	r3, r3, #15
 80031d0:	683a      	ldr	r2, [r7, #0]
 80031d2:	429a      	cmp	r2, r3
 80031d4:	d001      	beq.n	80031da <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
 80031d8:	e036      	b.n	8003248 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f003 0304 	and.w	r3, r3, #4
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d008      	beq.n	80031f8 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80031e6:	4b1b      	ldr	r3, [pc, #108]	@ (8003254 <HAL_RCC_ClockConfig+0x260>)
 80031e8:	689b      	ldr	r3, [r3, #8]
 80031ea:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	68db      	ldr	r3, [r3, #12]
 80031f2:	4918      	ldr	r1, [pc, #96]	@ (8003254 <HAL_RCC_ClockConfig+0x260>)
 80031f4:	4313      	orrs	r3, r2
 80031f6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f003 0308 	and.w	r3, r3, #8
 8003200:	2b00      	cmp	r3, #0
 8003202:	d009      	beq.n	8003218 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003204:	4b13      	ldr	r3, [pc, #76]	@ (8003254 <HAL_RCC_ClockConfig+0x260>)
 8003206:	689b      	ldr	r3, [r3, #8]
 8003208:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	691b      	ldr	r3, [r3, #16]
 8003210:	00db      	lsls	r3, r3, #3
 8003212:	4910      	ldr	r1, [pc, #64]	@ (8003254 <HAL_RCC_ClockConfig+0x260>)
 8003214:	4313      	orrs	r3, r2
 8003216:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003218:	f000 f826 	bl	8003268 <HAL_RCC_GetSysClockFreq>
 800321c:	4602      	mov	r2, r0
 800321e:	4b0d      	ldr	r3, [pc, #52]	@ (8003254 <HAL_RCC_ClockConfig+0x260>)
 8003220:	689b      	ldr	r3, [r3, #8]
 8003222:	091b      	lsrs	r3, r3, #4
 8003224:	f003 030f 	and.w	r3, r3, #15
 8003228:	490c      	ldr	r1, [pc, #48]	@ (800325c <HAL_RCC_ClockConfig+0x268>)
 800322a:	5ccb      	ldrb	r3, [r1, r3]
 800322c:	f003 031f 	and.w	r3, r3, #31
 8003230:	fa22 f303 	lsr.w	r3, r2, r3
 8003234:	4a0a      	ldr	r2, [pc, #40]	@ (8003260 <HAL_RCC_ClockConfig+0x26c>)
 8003236:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003238:	4b0a      	ldr	r3, [pc, #40]	@ (8003264 <HAL_RCC_ClockConfig+0x270>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4618      	mov	r0, r3
 800323e:	f7fe f8b3 	bl	80013a8 <HAL_InitTick>
 8003242:	4603      	mov	r3, r0
 8003244:	73fb      	strb	r3, [r7, #15]

  return status;
 8003246:	7bfb      	ldrb	r3, [r7, #15]
}
 8003248:	4618      	mov	r0, r3
 800324a:	3718      	adds	r7, #24
 800324c:	46bd      	mov	sp, r7
 800324e:	bd80      	pop	{r7, pc}
 8003250:	40022000 	.word	0x40022000
 8003254:	40021000 	.word	0x40021000
 8003258:	04c4b400 	.word	0x04c4b400
 800325c:	08009ba0 	.word	0x08009ba0
 8003260:	20040000 	.word	0x20040000
 8003264:	20040004 	.word	0x20040004

08003268 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003268:	b480      	push	{r7}
 800326a:	b089      	sub	sp, #36	@ 0x24
 800326c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800326e:	2300      	movs	r3, #0
 8003270:	61fb      	str	r3, [r7, #28]
 8003272:	2300      	movs	r3, #0
 8003274:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003276:	4b3e      	ldr	r3, [pc, #248]	@ (8003370 <HAL_RCC_GetSysClockFreq+0x108>)
 8003278:	689b      	ldr	r3, [r3, #8]
 800327a:	f003 030c 	and.w	r3, r3, #12
 800327e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003280:	4b3b      	ldr	r3, [pc, #236]	@ (8003370 <HAL_RCC_GetSysClockFreq+0x108>)
 8003282:	68db      	ldr	r3, [r3, #12]
 8003284:	f003 0303 	and.w	r3, r3, #3
 8003288:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800328a:	693b      	ldr	r3, [r7, #16]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d005      	beq.n	800329c <HAL_RCC_GetSysClockFreq+0x34>
 8003290:	693b      	ldr	r3, [r7, #16]
 8003292:	2b0c      	cmp	r3, #12
 8003294:	d121      	bne.n	80032da <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	2b01      	cmp	r3, #1
 800329a:	d11e      	bne.n	80032da <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800329c:	4b34      	ldr	r3, [pc, #208]	@ (8003370 <HAL_RCC_GetSysClockFreq+0x108>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f003 0308 	and.w	r3, r3, #8
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d107      	bne.n	80032b8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80032a8:	4b31      	ldr	r3, [pc, #196]	@ (8003370 <HAL_RCC_GetSysClockFreq+0x108>)
 80032aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80032ae:	0a1b      	lsrs	r3, r3, #8
 80032b0:	f003 030f 	and.w	r3, r3, #15
 80032b4:	61fb      	str	r3, [r7, #28]
 80032b6:	e005      	b.n	80032c4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80032b8:	4b2d      	ldr	r3, [pc, #180]	@ (8003370 <HAL_RCC_GetSysClockFreq+0x108>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	091b      	lsrs	r3, r3, #4
 80032be:	f003 030f 	and.w	r3, r3, #15
 80032c2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80032c4:	4a2b      	ldr	r2, [pc, #172]	@ (8003374 <HAL_RCC_GetSysClockFreq+0x10c>)
 80032c6:	69fb      	ldr	r3, [r7, #28]
 80032c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032cc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80032ce:	693b      	ldr	r3, [r7, #16]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d10d      	bne.n	80032f0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80032d4:	69fb      	ldr	r3, [r7, #28]
 80032d6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80032d8:	e00a      	b.n	80032f0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	2b04      	cmp	r3, #4
 80032de:	d102      	bne.n	80032e6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80032e0:	4b25      	ldr	r3, [pc, #148]	@ (8003378 <HAL_RCC_GetSysClockFreq+0x110>)
 80032e2:	61bb      	str	r3, [r7, #24]
 80032e4:	e004      	b.n	80032f0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80032e6:	693b      	ldr	r3, [r7, #16]
 80032e8:	2b08      	cmp	r3, #8
 80032ea:	d101      	bne.n	80032f0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80032ec:	4b23      	ldr	r3, [pc, #140]	@ (800337c <HAL_RCC_GetSysClockFreq+0x114>)
 80032ee:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80032f0:	693b      	ldr	r3, [r7, #16]
 80032f2:	2b0c      	cmp	r3, #12
 80032f4:	d134      	bne.n	8003360 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80032f6:	4b1e      	ldr	r3, [pc, #120]	@ (8003370 <HAL_RCC_GetSysClockFreq+0x108>)
 80032f8:	68db      	ldr	r3, [r3, #12]
 80032fa:	f003 0303 	and.w	r3, r3, #3
 80032fe:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	2b02      	cmp	r3, #2
 8003304:	d003      	beq.n	800330e <HAL_RCC_GetSysClockFreq+0xa6>
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	2b03      	cmp	r3, #3
 800330a:	d003      	beq.n	8003314 <HAL_RCC_GetSysClockFreq+0xac>
 800330c:	e005      	b.n	800331a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800330e:	4b1a      	ldr	r3, [pc, #104]	@ (8003378 <HAL_RCC_GetSysClockFreq+0x110>)
 8003310:	617b      	str	r3, [r7, #20]
      break;
 8003312:	e005      	b.n	8003320 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003314:	4b19      	ldr	r3, [pc, #100]	@ (800337c <HAL_RCC_GetSysClockFreq+0x114>)
 8003316:	617b      	str	r3, [r7, #20]
      break;
 8003318:	e002      	b.n	8003320 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800331a:	69fb      	ldr	r3, [r7, #28]
 800331c:	617b      	str	r3, [r7, #20]
      break;
 800331e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003320:	4b13      	ldr	r3, [pc, #76]	@ (8003370 <HAL_RCC_GetSysClockFreq+0x108>)
 8003322:	68db      	ldr	r3, [r3, #12]
 8003324:	091b      	lsrs	r3, r3, #4
 8003326:	f003 030f 	and.w	r3, r3, #15
 800332a:	3301      	adds	r3, #1
 800332c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800332e:	4b10      	ldr	r3, [pc, #64]	@ (8003370 <HAL_RCC_GetSysClockFreq+0x108>)
 8003330:	68db      	ldr	r3, [r3, #12]
 8003332:	0a1b      	lsrs	r3, r3, #8
 8003334:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003338:	697a      	ldr	r2, [r7, #20]
 800333a:	fb03 f202 	mul.w	r2, r3, r2
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	fbb2 f3f3 	udiv	r3, r2, r3
 8003344:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003346:	4b0a      	ldr	r3, [pc, #40]	@ (8003370 <HAL_RCC_GetSysClockFreq+0x108>)
 8003348:	68db      	ldr	r3, [r3, #12]
 800334a:	0e5b      	lsrs	r3, r3, #25
 800334c:	f003 0303 	and.w	r3, r3, #3
 8003350:	3301      	adds	r3, #1
 8003352:	005b      	lsls	r3, r3, #1
 8003354:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003356:	697a      	ldr	r2, [r7, #20]
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	fbb2 f3f3 	udiv	r3, r2, r3
 800335e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003360:	69bb      	ldr	r3, [r7, #24]
}
 8003362:	4618      	mov	r0, r3
 8003364:	3724      	adds	r7, #36	@ 0x24
 8003366:	46bd      	mov	sp, r7
 8003368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336c:	4770      	bx	lr
 800336e:	bf00      	nop
 8003370:	40021000 	.word	0x40021000
 8003374:	08009bb8 	.word	0x08009bb8
 8003378:	00f42400 	.word	0x00f42400
 800337c:	007a1200 	.word	0x007a1200

08003380 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003380:	b480      	push	{r7}
 8003382:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003384:	4b03      	ldr	r3, [pc, #12]	@ (8003394 <HAL_RCC_GetHCLKFreq+0x14>)
 8003386:	681b      	ldr	r3, [r3, #0]
}
 8003388:	4618      	mov	r0, r3
 800338a:	46bd      	mov	sp, r7
 800338c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003390:	4770      	bx	lr
 8003392:	bf00      	nop
 8003394:	20040000 	.word	0x20040000

08003398 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800339c:	f7ff fff0 	bl	8003380 <HAL_RCC_GetHCLKFreq>
 80033a0:	4602      	mov	r2, r0
 80033a2:	4b06      	ldr	r3, [pc, #24]	@ (80033bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80033a4:	689b      	ldr	r3, [r3, #8]
 80033a6:	0a1b      	lsrs	r3, r3, #8
 80033a8:	f003 0307 	and.w	r3, r3, #7
 80033ac:	4904      	ldr	r1, [pc, #16]	@ (80033c0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80033ae:	5ccb      	ldrb	r3, [r1, r3]
 80033b0:	f003 031f 	and.w	r3, r3, #31
 80033b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033b8:	4618      	mov	r0, r3
 80033ba:	bd80      	pop	{r7, pc}
 80033bc:	40021000 	.word	0x40021000
 80033c0:	08009bb0 	.word	0x08009bb0

080033c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80033c8:	f7ff ffda 	bl	8003380 <HAL_RCC_GetHCLKFreq>
 80033cc:	4602      	mov	r2, r0
 80033ce:	4b06      	ldr	r3, [pc, #24]	@ (80033e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80033d0:	689b      	ldr	r3, [r3, #8]
 80033d2:	0adb      	lsrs	r3, r3, #11
 80033d4:	f003 0307 	and.w	r3, r3, #7
 80033d8:	4904      	ldr	r1, [pc, #16]	@ (80033ec <HAL_RCC_GetPCLK2Freq+0x28>)
 80033da:	5ccb      	ldrb	r3, [r1, r3]
 80033dc:	f003 031f 	and.w	r3, r3, #31
 80033e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033e4:	4618      	mov	r0, r3
 80033e6:	bd80      	pop	{r7, pc}
 80033e8:	40021000 	.word	0x40021000
 80033ec:	08009bb0 	.word	0x08009bb0

080033f0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b086      	sub	sp, #24
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80033f8:	2300      	movs	r3, #0
 80033fa:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80033fc:	4b27      	ldr	r3, [pc, #156]	@ (800349c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80033fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003400:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003404:	2b00      	cmp	r3, #0
 8003406:	d003      	beq.n	8003410 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003408:	f7ff f906 	bl	8002618 <HAL_PWREx_GetVoltageRange>
 800340c:	6178      	str	r0, [r7, #20]
 800340e:	e014      	b.n	800343a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003410:	4b22      	ldr	r3, [pc, #136]	@ (800349c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003412:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003414:	4a21      	ldr	r2, [pc, #132]	@ (800349c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003416:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800341a:	6593      	str	r3, [r2, #88]	@ 0x58
 800341c:	4b1f      	ldr	r3, [pc, #124]	@ (800349c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800341e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003420:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003424:	60fb      	str	r3, [r7, #12]
 8003426:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003428:	f7ff f8f6 	bl	8002618 <HAL_PWREx_GetVoltageRange>
 800342c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800342e:	4b1b      	ldr	r3, [pc, #108]	@ (800349c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003430:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003432:	4a1a      	ldr	r2, [pc, #104]	@ (800349c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003434:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003438:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800343a:	697b      	ldr	r3, [r7, #20]
 800343c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003440:	d10b      	bne.n	800345a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2b80      	cmp	r3, #128	@ 0x80
 8003446:	d913      	bls.n	8003470 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2ba0      	cmp	r3, #160	@ 0xa0
 800344c:	d902      	bls.n	8003454 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800344e:	2302      	movs	r3, #2
 8003450:	613b      	str	r3, [r7, #16]
 8003452:	e00d      	b.n	8003470 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003454:	2301      	movs	r3, #1
 8003456:	613b      	str	r3, [r7, #16]
 8003458:	e00a      	b.n	8003470 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2b7f      	cmp	r3, #127	@ 0x7f
 800345e:	d902      	bls.n	8003466 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8003460:	2302      	movs	r3, #2
 8003462:	613b      	str	r3, [r7, #16]
 8003464:	e004      	b.n	8003470 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2b70      	cmp	r3, #112	@ 0x70
 800346a:	d101      	bne.n	8003470 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800346c:	2301      	movs	r3, #1
 800346e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003470:	4b0b      	ldr	r3, [pc, #44]	@ (80034a0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f023 020f 	bic.w	r2, r3, #15
 8003478:	4909      	ldr	r1, [pc, #36]	@ (80034a0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800347a:	693b      	ldr	r3, [r7, #16]
 800347c:	4313      	orrs	r3, r2
 800347e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003480:	4b07      	ldr	r3, [pc, #28]	@ (80034a0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f003 030f 	and.w	r3, r3, #15
 8003488:	693a      	ldr	r2, [r7, #16]
 800348a:	429a      	cmp	r2, r3
 800348c:	d001      	beq.n	8003492 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 800348e:	2301      	movs	r3, #1
 8003490:	e000      	b.n	8003494 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8003492:	2300      	movs	r3, #0
}
 8003494:	4618      	mov	r0, r3
 8003496:	3718      	adds	r7, #24
 8003498:	46bd      	mov	sp, r7
 800349a:	bd80      	pop	{r7, pc}
 800349c:	40021000 	.word	0x40021000
 80034a0:	40022000 	.word	0x40022000

080034a4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80034a4:	b480      	push	{r7}
 80034a6:	b087      	sub	sp, #28
 80034a8:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80034aa:	4b2d      	ldr	r3, [pc, #180]	@ (8003560 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80034ac:	68db      	ldr	r3, [r3, #12]
 80034ae:	f003 0303 	and.w	r3, r3, #3
 80034b2:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	2b03      	cmp	r3, #3
 80034b8:	d00b      	beq.n	80034d2 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	2b03      	cmp	r3, #3
 80034be:	d825      	bhi.n	800350c <RCC_GetSysClockFreqFromPLLSource+0x68>
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	2b01      	cmp	r3, #1
 80034c4:	d008      	beq.n	80034d8 <RCC_GetSysClockFreqFromPLLSource+0x34>
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	2b02      	cmp	r3, #2
 80034ca:	d11f      	bne.n	800350c <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80034cc:	4b25      	ldr	r3, [pc, #148]	@ (8003564 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80034ce:	613b      	str	r3, [r7, #16]
    break;
 80034d0:	e01f      	b.n	8003512 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80034d2:	4b25      	ldr	r3, [pc, #148]	@ (8003568 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80034d4:	613b      	str	r3, [r7, #16]
    break;
 80034d6:	e01c      	b.n	8003512 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80034d8:	4b21      	ldr	r3, [pc, #132]	@ (8003560 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f003 0308 	and.w	r3, r3, #8
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d107      	bne.n	80034f4 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80034e4:	4b1e      	ldr	r3, [pc, #120]	@ (8003560 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80034e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034ea:	0a1b      	lsrs	r3, r3, #8
 80034ec:	f003 030f 	and.w	r3, r3, #15
 80034f0:	617b      	str	r3, [r7, #20]
 80034f2:	e005      	b.n	8003500 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80034f4:	4b1a      	ldr	r3, [pc, #104]	@ (8003560 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	091b      	lsrs	r3, r3, #4
 80034fa:	f003 030f 	and.w	r3, r3, #15
 80034fe:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8003500:	4a1a      	ldr	r2, [pc, #104]	@ (800356c <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003508:	613b      	str	r3, [r7, #16]
    break;
 800350a:	e002      	b.n	8003512 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 800350c:	2300      	movs	r3, #0
 800350e:	613b      	str	r3, [r7, #16]
    break;
 8003510:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003512:	4b13      	ldr	r3, [pc, #76]	@ (8003560 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003514:	68db      	ldr	r3, [r3, #12]
 8003516:	091b      	lsrs	r3, r3, #4
 8003518:	f003 030f 	and.w	r3, r3, #15
 800351c:	3301      	adds	r3, #1
 800351e:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003520:	4b0f      	ldr	r3, [pc, #60]	@ (8003560 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003522:	68db      	ldr	r3, [r3, #12]
 8003524:	0a1b      	lsrs	r3, r3, #8
 8003526:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800352a:	693a      	ldr	r2, [r7, #16]
 800352c:	fb03 f202 	mul.w	r2, r3, r2
 8003530:	68bb      	ldr	r3, [r7, #8]
 8003532:	fbb2 f3f3 	udiv	r3, r2, r3
 8003536:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003538:	4b09      	ldr	r3, [pc, #36]	@ (8003560 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800353a:	68db      	ldr	r3, [r3, #12]
 800353c:	0e5b      	lsrs	r3, r3, #25
 800353e:	f003 0303 	and.w	r3, r3, #3
 8003542:	3301      	adds	r3, #1
 8003544:	005b      	lsls	r3, r3, #1
 8003546:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8003548:	693a      	ldr	r2, [r7, #16]
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003550:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8003552:	683b      	ldr	r3, [r7, #0]
}
 8003554:	4618      	mov	r0, r3
 8003556:	371c      	adds	r7, #28
 8003558:	46bd      	mov	sp, r7
 800355a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355e:	4770      	bx	lr
 8003560:	40021000 	.word	0x40021000
 8003564:	00f42400 	.word	0x00f42400
 8003568:	007a1200 	.word	0x007a1200
 800356c:	08009bb8 	.word	0x08009bb8

08003570 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b086      	sub	sp, #24
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003578:	2300      	movs	r3, #0
 800357a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800357c:	2300      	movs	r3, #0
 800357e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003588:	2b00      	cmp	r3, #0
 800358a:	d040      	beq.n	800360e <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003590:	2b80      	cmp	r3, #128	@ 0x80
 8003592:	d02a      	beq.n	80035ea <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003594:	2b80      	cmp	r3, #128	@ 0x80
 8003596:	d825      	bhi.n	80035e4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003598:	2b60      	cmp	r3, #96	@ 0x60
 800359a:	d026      	beq.n	80035ea <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800359c:	2b60      	cmp	r3, #96	@ 0x60
 800359e:	d821      	bhi.n	80035e4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80035a0:	2b40      	cmp	r3, #64	@ 0x40
 80035a2:	d006      	beq.n	80035b2 <HAL_RCCEx_PeriphCLKConfig+0x42>
 80035a4:	2b40      	cmp	r3, #64	@ 0x40
 80035a6:	d81d      	bhi.n	80035e4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d009      	beq.n	80035c0 <HAL_RCCEx_PeriphCLKConfig+0x50>
 80035ac:	2b20      	cmp	r3, #32
 80035ae:	d010      	beq.n	80035d2 <HAL_RCCEx_PeriphCLKConfig+0x62>
 80035b0:	e018      	b.n	80035e4 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80035b2:	4b89      	ldr	r3, [pc, #548]	@ (80037d8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80035b4:	68db      	ldr	r3, [r3, #12]
 80035b6:	4a88      	ldr	r2, [pc, #544]	@ (80037d8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80035b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035bc:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80035be:	e015      	b.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	3304      	adds	r3, #4
 80035c4:	2100      	movs	r1, #0
 80035c6:	4618      	mov	r0, r3
 80035c8:	f000 fb02 	bl	8003bd0 <RCCEx_PLLSAI1_Config>
 80035cc:	4603      	mov	r3, r0
 80035ce:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80035d0:	e00c      	b.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	3320      	adds	r3, #32
 80035d6:	2100      	movs	r1, #0
 80035d8:	4618      	mov	r0, r3
 80035da:	f000 fbed 	bl	8003db8 <RCCEx_PLLSAI2_Config>
 80035de:	4603      	mov	r3, r0
 80035e0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80035e2:	e003      	b.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80035e4:	2301      	movs	r3, #1
 80035e6:	74fb      	strb	r3, [r7, #19]
      break;
 80035e8:	e000      	b.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 80035ea:	bf00      	nop
    }

    if(ret == HAL_OK)
 80035ec:	7cfb      	ldrb	r3, [r7, #19]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d10b      	bne.n	800360a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80035f2:	4b79      	ldr	r3, [pc, #484]	@ (80037d8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80035f4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80035f8:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003600:	4975      	ldr	r1, [pc, #468]	@ (80037d8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003602:	4313      	orrs	r3, r2
 8003604:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8003608:	e001      	b.n	800360e <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800360a:	7cfb      	ldrb	r3, [r7, #19]
 800360c:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003616:	2b00      	cmp	r3, #0
 8003618:	d047      	beq.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800361e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003622:	d030      	beq.n	8003686 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003624:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003628:	d82a      	bhi.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800362a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800362e:	d02a      	beq.n	8003686 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003630:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003634:	d824      	bhi.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003636:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800363a:	d008      	beq.n	800364e <HAL_RCCEx_PeriphCLKConfig+0xde>
 800363c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003640:	d81e      	bhi.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003642:	2b00      	cmp	r3, #0
 8003644:	d00a      	beq.n	800365c <HAL_RCCEx_PeriphCLKConfig+0xec>
 8003646:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800364a:	d010      	beq.n	800366e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800364c:	e018      	b.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800364e:	4b62      	ldr	r3, [pc, #392]	@ (80037d8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003650:	68db      	ldr	r3, [r3, #12]
 8003652:	4a61      	ldr	r2, [pc, #388]	@ (80037d8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003654:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003658:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800365a:	e015      	b.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	3304      	adds	r3, #4
 8003660:	2100      	movs	r1, #0
 8003662:	4618      	mov	r0, r3
 8003664:	f000 fab4 	bl	8003bd0 <RCCEx_PLLSAI1_Config>
 8003668:	4603      	mov	r3, r0
 800366a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800366c:	e00c      	b.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	3320      	adds	r3, #32
 8003672:	2100      	movs	r1, #0
 8003674:	4618      	mov	r0, r3
 8003676:	f000 fb9f 	bl	8003db8 <RCCEx_PLLSAI2_Config>
 800367a:	4603      	mov	r3, r0
 800367c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800367e:	e003      	b.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003680:	2301      	movs	r3, #1
 8003682:	74fb      	strb	r3, [r7, #19]
      break;
 8003684:	e000      	b.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8003686:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003688:	7cfb      	ldrb	r3, [r7, #19]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d10b      	bne.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800368e:	4b52      	ldr	r3, [pc, #328]	@ (80037d8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003690:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003694:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800369c:	494e      	ldr	r1, [pc, #312]	@ (80037d8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800369e:	4313      	orrs	r3, r2
 80036a0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80036a4:	e001      	b.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036a6:	7cfb      	ldrb	r3, [r7, #19]
 80036a8:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	f000 809f 	beq.w	80037f6 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036b8:	2300      	movs	r3, #0
 80036ba:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80036bc:	4b46      	ldr	r3, [pc, #280]	@ (80037d8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80036be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d101      	bne.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80036c8:	2301      	movs	r3, #1
 80036ca:	e000      	b.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80036cc:	2300      	movs	r3, #0
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d00d      	beq.n	80036ee <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036d2:	4b41      	ldr	r3, [pc, #260]	@ (80037d8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80036d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036d6:	4a40      	ldr	r2, [pc, #256]	@ (80037d8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80036d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036dc:	6593      	str	r3, [r2, #88]	@ 0x58
 80036de:	4b3e      	ldr	r3, [pc, #248]	@ (80037d8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80036e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036e6:	60bb      	str	r3, [r7, #8]
 80036e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036ea:	2301      	movs	r3, #1
 80036ec:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80036ee:	4b3b      	ldr	r3, [pc, #236]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4a3a      	ldr	r2, [pc, #232]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80036f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036f8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80036fa:	f7fd fea5 	bl	8001448 <HAL_GetTick>
 80036fe:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003700:	e009      	b.n	8003716 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003702:	f7fd fea1 	bl	8001448 <HAL_GetTick>
 8003706:	4602      	mov	r2, r0
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	1ad3      	subs	r3, r2, r3
 800370c:	2b02      	cmp	r3, #2
 800370e:	d902      	bls.n	8003716 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8003710:	2303      	movs	r3, #3
 8003712:	74fb      	strb	r3, [r7, #19]
        break;
 8003714:	e005      	b.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003716:	4b31      	ldr	r3, [pc, #196]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800371e:	2b00      	cmp	r3, #0
 8003720:	d0ef      	beq.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8003722:	7cfb      	ldrb	r3, [r7, #19]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d15b      	bne.n	80037e0 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003728:	4b2b      	ldr	r3, [pc, #172]	@ (80037d8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800372a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800372e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003732:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003734:	697b      	ldr	r3, [r7, #20]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d01f      	beq.n	800377a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003740:	697a      	ldr	r2, [r7, #20]
 8003742:	429a      	cmp	r2, r3
 8003744:	d019      	beq.n	800377a <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003746:	4b24      	ldr	r3, [pc, #144]	@ (80037d8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003748:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800374c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003750:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003752:	4b21      	ldr	r3, [pc, #132]	@ (80037d8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003754:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003758:	4a1f      	ldr	r2, [pc, #124]	@ (80037d8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800375a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800375e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003762:	4b1d      	ldr	r3, [pc, #116]	@ (80037d8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003764:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003768:	4a1b      	ldr	r2, [pc, #108]	@ (80037d8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800376a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800376e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003772:	4a19      	ldr	r2, [pc, #100]	@ (80037d8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003774:	697b      	ldr	r3, [r7, #20]
 8003776:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800377a:	697b      	ldr	r3, [r7, #20]
 800377c:	f003 0301 	and.w	r3, r3, #1
 8003780:	2b00      	cmp	r3, #0
 8003782:	d016      	beq.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003784:	f7fd fe60 	bl	8001448 <HAL_GetTick>
 8003788:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800378a:	e00b      	b.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800378c:	f7fd fe5c 	bl	8001448 <HAL_GetTick>
 8003790:	4602      	mov	r2, r0
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	1ad3      	subs	r3, r2, r3
 8003796:	f241 3288 	movw	r2, #5000	@ 0x1388
 800379a:	4293      	cmp	r3, r2
 800379c:	d902      	bls.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 800379e:	2303      	movs	r3, #3
 80037a0:	74fb      	strb	r3, [r7, #19]
            break;
 80037a2:	e006      	b.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80037a4:	4b0c      	ldr	r3, [pc, #48]	@ (80037d8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80037a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037aa:	f003 0302 	and.w	r3, r3, #2
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d0ec      	beq.n	800378c <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 80037b2:	7cfb      	ldrb	r3, [r7, #19]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d10c      	bne.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80037b8:	4b07      	ldr	r3, [pc, #28]	@ (80037d8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80037ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037be:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037c8:	4903      	ldr	r1, [pc, #12]	@ (80037d8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80037ca:	4313      	orrs	r3, r2
 80037cc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80037d0:	e008      	b.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80037d2:	7cfb      	ldrb	r3, [r7, #19]
 80037d4:	74bb      	strb	r3, [r7, #18]
 80037d6:	e005      	b.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x274>
 80037d8:	40021000 	.word	0x40021000
 80037dc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037e0:	7cfb      	ldrb	r3, [r7, #19]
 80037e2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80037e4:	7c7b      	ldrb	r3, [r7, #17]
 80037e6:	2b01      	cmp	r3, #1
 80037e8:	d105      	bne.n	80037f6 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037ea:	4ba0      	ldr	r3, [pc, #640]	@ (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80037ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037ee:	4a9f      	ldr	r2, [pc, #636]	@ (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80037f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80037f4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f003 0301 	and.w	r3, r3, #1
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d00a      	beq.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003802:	4b9a      	ldr	r3, [pc, #616]	@ (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003804:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003808:	f023 0203 	bic.w	r2, r3, #3
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003810:	4996      	ldr	r1, [pc, #600]	@ (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003812:	4313      	orrs	r3, r2
 8003814:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f003 0302 	and.w	r3, r3, #2
 8003820:	2b00      	cmp	r3, #0
 8003822:	d00a      	beq.n	800383a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003824:	4b91      	ldr	r3, [pc, #580]	@ (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003826:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800382a:	f023 020c 	bic.w	r2, r3, #12
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003832:	498e      	ldr	r1, [pc, #568]	@ (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003834:	4313      	orrs	r3, r2
 8003836:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f003 0304 	and.w	r3, r3, #4
 8003842:	2b00      	cmp	r3, #0
 8003844:	d00a      	beq.n	800385c <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003846:	4b89      	ldr	r3, [pc, #548]	@ (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003848:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800384c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003854:	4985      	ldr	r1, [pc, #532]	@ (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003856:	4313      	orrs	r3, r2
 8003858:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f003 0308 	and.w	r3, r3, #8
 8003864:	2b00      	cmp	r3, #0
 8003866:	d00a      	beq.n	800387e <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003868:	4b80      	ldr	r3, [pc, #512]	@ (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800386a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800386e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003876:	497d      	ldr	r1, [pc, #500]	@ (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003878:	4313      	orrs	r3, r2
 800387a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f003 0310 	and.w	r3, r3, #16
 8003886:	2b00      	cmp	r3, #0
 8003888:	d00a      	beq.n	80038a0 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800388a:	4b78      	ldr	r3, [pc, #480]	@ (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800388c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003890:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003898:	4974      	ldr	r1, [pc, #464]	@ (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800389a:	4313      	orrs	r3, r2
 800389c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f003 0320 	and.w	r3, r3, #32
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d00a      	beq.n	80038c2 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80038ac:	4b6f      	ldr	r3, [pc, #444]	@ (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038b2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038ba:	496c      	ldr	r1, [pc, #432]	@ (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038bc:	4313      	orrs	r3, r2
 80038be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d00a      	beq.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80038ce:	4b67      	ldr	r3, [pc, #412]	@ (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038d4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80038dc:	4963      	ldr	r1, [pc, #396]	@ (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038de:	4313      	orrs	r3, r2
 80038e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d00a      	beq.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80038f0:	4b5e      	ldr	r3, [pc, #376]	@ (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038f6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80038fe:	495b      	ldr	r1, [pc, #364]	@ (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003900:	4313      	orrs	r3, r2
 8003902:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800390e:	2b00      	cmp	r3, #0
 8003910:	d00a      	beq.n	8003928 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003912:	4b56      	ldr	r3, [pc, #344]	@ (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003914:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003918:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003920:	4952      	ldr	r1, [pc, #328]	@ (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003922:	4313      	orrs	r3, r2
 8003924:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003930:	2b00      	cmp	r3, #0
 8003932:	d00a      	beq.n	800394a <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003934:	4b4d      	ldr	r3, [pc, #308]	@ (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003936:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800393a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003942:	494a      	ldr	r1, [pc, #296]	@ (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003944:	4313      	orrs	r3, r2
 8003946:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003952:	2b00      	cmp	r3, #0
 8003954:	d00a      	beq.n	800396c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003956:	4b45      	ldr	r3, [pc, #276]	@ (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003958:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800395c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003964:	4941      	ldr	r1, [pc, #260]	@ (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003966:	4313      	orrs	r3, r2
 8003968:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003974:	2b00      	cmp	r3, #0
 8003976:	d00a      	beq.n	800398e <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003978:	4b3c      	ldr	r3, [pc, #240]	@ (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800397a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800397e:	f023 0203 	bic.w	r2, r3, #3
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003986:	4939      	ldr	r1, [pc, #228]	@ (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003988:	4313      	orrs	r3, r2
 800398a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003996:	2b00      	cmp	r3, #0
 8003998:	d028      	beq.n	80039ec <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800399a:	4b34      	ldr	r3, [pc, #208]	@ (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800399c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039a0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80039a8:	4930      	ldr	r1, [pc, #192]	@ (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80039aa:	4313      	orrs	r3, r2
 80039ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80039b4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80039b8:	d106      	bne.n	80039c8 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80039ba:	4b2c      	ldr	r3, [pc, #176]	@ (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80039bc:	68db      	ldr	r3, [r3, #12]
 80039be:	4a2b      	ldr	r2, [pc, #172]	@ (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80039c0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80039c4:	60d3      	str	r3, [r2, #12]
 80039c6:	e011      	b.n	80039ec <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80039cc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80039d0:	d10c      	bne.n	80039ec <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	3304      	adds	r3, #4
 80039d6:	2101      	movs	r1, #1
 80039d8:	4618      	mov	r0, r3
 80039da:	f000 f8f9 	bl	8003bd0 <RCCEx_PLLSAI1_Config>
 80039de:	4603      	mov	r3, r0
 80039e0:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80039e2:	7cfb      	ldrb	r3, [r7, #19]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d001      	beq.n	80039ec <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 80039e8:	7cfb      	ldrb	r3, [r7, #19]
 80039ea:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d04d      	beq.n	8003a94 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80039fc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003a00:	d108      	bne.n	8003a14 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8003a02:	4b1a      	ldr	r3, [pc, #104]	@ (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003a04:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003a08:	4a18      	ldr	r2, [pc, #96]	@ (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003a0a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003a0e:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8003a12:	e012      	b.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8003a14:	4b15      	ldr	r3, [pc, #84]	@ (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003a16:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003a1a:	4a14      	ldr	r2, [pc, #80]	@ (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003a1c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003a20:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8003a24:	4b11      	ldr	r3, [pc, #68]	@ (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003a26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a2a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003a32:	490e      	ldr	r1, [pc, #56]	@ (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003a34:	4313      	orrs	r3, r2
 8003a36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003a3e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003a42:	d106      	bne.n	8003a52 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003a44:	4b09      	ldr	r3, [pc, #36]	@ (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003a46:	68db      	ldr	r3, [r3, #12]
 8003a48:	4a08      	ldr	r2, [pc, #32]	@ (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003a4a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003a4e:	60d3      	str	r3, [r2, #12]
 8003a50:	e020      	b.n	8003a94 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003a56:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003a5a:	d109      	bne.n	8003a70 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003a5c:	4b03      	ldr	r3, [pc, #12]	@ (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003a5e:	68db      	ldr	r3, [r3, #12]
 8003a60:	4a02      	ldr	r2, [pc, #8]	@ (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003a62:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a66:	60d3      	str	r3, [r2, #12]
 8003a68:	e014      	b.n	8003a94 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8003a6a:	bf00      	nop
 8003a6c:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003a74:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003a78:	d10c      	bne.n	8003a94 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	3304      	adds	r3, #4
 8003a7e:	2101      	movs	r1, #1
 8003a80:	4618      	mov	r0, r3
 8003a82:	f000 f8a5 	bl	8003bd0 <RCCEx_PLLSAI1_Config>
 8003a86:	4603      	mov	r3, r0
 8003a88:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003a8a:	7cfb      	ldrb	r3, [r7, #19]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d001      	beq.n	8003a94 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8003a90:	7cfb      	ldrb	r3, [r7, #19]
 8003a92:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d028      	beq.n	8003af2 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003aa0:	4b4a      	ldr	r3, [pc, #296]	@ (8003bcc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003aa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003aa6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003aae:	4947      	ldr	r1, [pc, #284]	@ (8003bcc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003aba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003abe:	d106      	bne.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ac0:	4b42      	ldr	r3, [pc, #264]	@ (8003bcc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ac2:	68db      	ldr	r3, [r3, #12]
 8003ac4:	4a41      	ldr	r2, [pc, #260]	@ (8003bcc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ac6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003aca:	60d3      	str	r3, [r2, #12]
 8003acc:	e011      	b.n	8003af2 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003ad2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003ad6:	d10c      	bne.n	8003af2 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	3304      	adds	r3, #4
 8003adc:	2101      	movs	r1, #1
 8003ade:	4618      	mov	r0, r3
 8003ae0:	f000 f876 	bl	8003bd0 <RCCEx_PLLSAI1_Config>
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003ae8:	7cfb      	ldrb	r3, [r7, #19]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d001      	beq.n	8003af2 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8003aee:	7cfb      	ldrb	r3, [r7, #19]
 8003af0:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d01e      	beq.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003afe:	4b33      	ldr	r3, [pc, #204]	@ (8003bcc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003b00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b04:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b0e:	492f      	ldr	r1, [pc, #188]	@ (8003bcc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003b10:	4313      	orrs	r3, r2
 8003b12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b1c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003b20:	d10c      	bne.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	3304      	adds	r3, #4
 8003b26:	2102      	movs	r1, #2
 8003b28:	4618      	mov	r0, r3
 8003b2a:	f000 f851 	bl	8003bd0 <RCCEx_PLLSAI1_Config>
 8003b2e:	4603      	mov	r3, r0
 8003b30:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003b32:	7cfb      	ldrb	r3, [r7, #19]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d001      	beq.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8003b38:	7cfb      	ldrb	r3, [r7, #19]
 8003b3a:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d00b      	beq.n	8003b60 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003b48:	4b20      	ldr	r3, [pc, #128]	@ (8003bcc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003b4a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003b4e:	f023 0204 	bic.w	r2, r3, #4
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003b58:	491c      	ldr	r1, [pc, #112]	@ (8003bcc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d00b      	beq.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003b6c:	4b17      	ldr	r3, [pc, #92]	@ (8003bcc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003b6e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003b72:	f023 0218 	bic.w	r2, r3, #24
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b7c:	4913      	ldr	r1, [pc, #76]	@ (8003bcc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d017      	beq.n	8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003b90:	4b0e      	ldr	r3, [pc, #56]	@ (8003bcc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003b92:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003b96:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003ba0:	490a      	ldr	r1, [pc, #40]	@ (8003bcc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003bae:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003bb2:	d105      	bne.n	8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003bb4:	4b05      	ldr	r3, [pc, #20]	@ (8003bcc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003bb6:	68db      	ldr	r3, [r3, #12]
 8003bb8:	4a04      	ldr	r2, [pc, #16]	@ (8003bcc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003bba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003bbe:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003bc0:	7cbb      	ldrb	r3, [r7, #18]
}
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	3718      	adds	r7, #24
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bd80      	pop	{r7, pc}
 8003bca:	bf00      	nop
 8003bcc:	40021000 	.word	0x40021000

08003bd0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b084      	sub	sp, #16
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
 8003bd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003bda:	2300      	movs	r3, #0
 8003bdc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003bde:	4b72      	ldr	r3, [pc, #456]	@ (8003da8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003be0:	68db      	ldr	r3, [r3, #12]
 8003be2:	f003 0303 	and.w	r3, r3, #3
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d00e      	beq.n	8003c08 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003bea:	4b6f      	ldr	r3, [pc, #444]	@ (8003da8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003bec:	68db      	ldr	r3, [r3, #12]
 8003bee:	f003 0203 	and.w	r2, r3, #3
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	429a      	cmp	r2, r3
 8003bf8:	d103      	bne.n	8003c02 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
       ||
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d142      	bne.n	8003c88 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8003c02:	2301      	movs	r3, #1
 8003c04:	73fb      	strb	r3, [r7, #15]
 8003c06:	e03f      	b.n	8003c88 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	2b03      	cmp	r3, #3
 8003c0e:	d018      	beq.n	8003c42 <RCCEx_PLLSAI1_Config+0x72>
 8003c10:	2b03      	cmp	r3, #3
 8003c12:	d825      	bhi.n	8003c60 <RCCEx_PLLSAI1_Config+0x90>
 8003c14:	2b01      	cmp	r3, #1
 8003c16:	d002      	beq.n	8003c1e <RCCEx_PLLSAI1_Config+0x4e>
 8003c18:	2b02      	cmp	r3, #2
 8003c1a:	d009      	beq.n	8003c30 <RCCEx_PLLSAI1_Config+0x60>
 8003c1c:	e020      	b.n	8003c60 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003c1e:	4b62      	ldr	r3, [pc, #392]	@ (8003da8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f003 0302 	and.w	r3, r3, #2
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d11d      	bne.n	8003c66 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c2e:	e01a      	b.n	8003c66 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003c30:	4b5d      	ldr	r3, [pc, #372]	@ (8003da8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d116      	bne.n	8003c6a <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c40:	e013      	b.n	8003c6a <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003c42:	4b59      	ldr	r3, [pc, #356]	@ (8003da8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d10f      	bne.n	8003c6e <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003c4e:	4b56      	ldr	r3, [pc, #344]	@ (8003da8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d109      	bne.n	8003c6e <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003c5e:	e006      	b.n	8003c6e <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8003c60:	2301      	movs	r3, #1
 8003c62:	73fb      	strb	r3, [r7, #15]
      break;
 8003c64:	e004      	b.n	8003c70 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003c66:	bf00      	nop
 8003c68:	e002      	b.n	8003c70 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003c6a:	bf00      	nop
 8003c6c:	e000      	b.n	8003c70 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003c6e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003c70:	7bfb      	ldrb	r3, [r7, #15]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d108      	bne.n	8003c88 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8003c76:	4b4c      	ldr	r3, [pc, #304]	@ (8003da8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003c78:	68db      	ldr	r3, [r3, #12]
 8003c7a:	f023 0203 	bic.w	r2, r3, #3
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	4949      	ldr	r1, [pc, #292]	@ (8003da8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003c84:	4313      	orrs	r3, r2
 8003c86:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003c88:	7bfb      	ldrb	r3, [r7, #15]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	f040 8086 	bne.w	8003d9c <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003c90:	4b45      	ldr	r3, [pc, #276]	@ (8003da8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a44      	ldr	r2, [pc, #272]	@ (8003da8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003c96:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003c9a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c9c:	f7fd fbd4 	bl	8001448 <HAL_GetTick>
 8003ca0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003ca2:	e009      	b.n	8003cb8 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003ca4:	f7fd fbd0 	bl	8001448 <HAL_GetTick>
 8003ca8:	4602      	mov	r2, r0
 8003caa:	68bb      	ldr	r3, [r7, #8]
 8003cac:	1ad3      	subs	r3, r2, r3
 8003cae:	2b02      	cmp	r3, #2
 8003cb0:	d902      	bls.n	8003cb8 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8003cb2:	2303      	movs	r3, #3
 8003cb4:	73fb      	strb	r3, [r7, #15]
        break;
 8003cb6:	e005      	b.n	8003cc4 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003cb8:	4b3b      	ldr	r3, [pc, #236]	@ (8003da8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d1ef      	bne.n	8003ca4 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8003cc4:	7bfb      	ldrb	r3, [r7, #15]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d168      	bne.n	8003d9c <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d113      	bne.n	8003cf8 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003cd0:	4b35      	ldr	r3, [pc, #212]	@ (8003da8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003cd2:	691a      	ldr	r2, [r3, #16]
 8003cd4:	4b35      	ldr	r3, [pc, #212]	@ (8003dac <RCCEx_PLLSAI1_Config+0x1dc>)
 8003cd6:	4013      	ands	r3, r2
 8003cd8:	687a      	ldr	r2, [r7, #4]
 8003cda:	6892      	ldr	r2, [r2, #8]
 8003cdc:	0211      	lsls	r1, r2, #8
 8003cde:	687a      	ldr	r2, [r7, #4]
 8003ce0:	68d2      	ldr	r2, [r2, #12]
 8003ce2:	06d2      	lsls	r2, r2, #27
 8003ce4:	4311      	orrs	r1, r2
 8003ce6:	687a      	ldr	r2, [r7, #4]
 8003ce8:	6852      	ldr	r2, [r2, #4]
 8003cea:	3a01      	subs	r2, #1
 8003cec:	0112      	lsls	r2, r2, #4
 8003cee:	430a      	orrs	r2, r1
 8003cf0:	492d      	ldr	r1, [pc, #180]	@ (8003da8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003cf2:	4313      	orrs	r3, r2
 8003cf4:	610b      	str	r3, [r1, #16]
 8003cf6:	e02d      	b.n	8003d54 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	2b01      	cmp	r3, #1
 8003cfc:	d115      	bne.n	8003d2a <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003cfe:	4b2a      	ldr	r3, [pc, #168]	@ (8003da8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003d00:	691a      	ldr	r2, [r3, #16]
 8003d02:	4b2b      	ldr	r3, [pc, #172]	@ (8003db0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d04:	4013      	ands	r3, r2
 8003d06:	687a      	ldr	r2, [r7, #4]
 8003d08:	6892      	ldr	r2, [r2, #8]
 8003d0a:	0211      	lsls	r1, r2, #8
 8003d0c:	687a      	ldr	r2, [r7, #4]
 8003d0e:	6912      	ldr	r2, [r2, #16]
 8003d10:	0852      	lsrs	r2, r2, #1
 8003d12:	3a01      	subs	r2, #1
 8003d14:	0552      	lsls	r2, r2, #21
 8003d16:	4311      	orrs	r1, r2
 8003d18:	687a      	ldr	r2, [r7, #4]
 8003d1a:	6852      	ldr	r2, [r2, #4]
 8003d1c:	3a01      	subs	r2, #1
 8003d1e:	0112      	lsls	r2, r2, #4
 8003d20:	430a      	orrs	r2, r1
 8003d22:	4921      	ldr	r1, [pc, #132]	@ (8003da8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003d24:	4313      	orrs	r3, r2
 8003d26:	610b      	str	r3, [r1, #16]
 8003d28:	e014      	b.n	8003d54 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003d2a:	4b1f      	ldr	r3, [pc, #124]	@ (8003da8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003d2c:	691a      	ldr	r2, [r3, #16]
 8003d2e:	4b21      	ldr	r3, [pc, #132]	@ (8003db4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d30:	4013      	ands	r3, r2
 8003d32:	687a      	ldr	r2, [r7, #4]
 8003d34:	6892      	ldr	r2, [r2, #8]
 8003d36:	0211      	lsls	r1, r2, #8
 8003d38:	687a      	ldr	r2, [r7, #4]
 8003d3a:	6952      	ldr	r2, [r2, #20]
 8003d3c:	0852      	lsrs	r2, r2, #1
 8003d3e:	3a01      	subs	r2, #1
 8003d40:	0652      	lsls	r2, r2, #25
 8003d42:	4311      	orrs	r1, r2
 8003d44:	687a      	ldr	r2, [r7, #4]
 8003d46:	6852      	ldr	r2, [r2, #4]
 8003d48:	3a01      	subs	r2, #1
 8003d4a:	0112      	lsls	r2, r2, #4
 8003d4c:	430a      	orrs	r2, r1
 8003d4e:	4916      	ldr	r1, [pc, #88]	@ (8003da8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003d50:	4313      	orrs	r3, r2
 8003d52:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003d54:	4b14      	ldr	r3, [pc, #80]	@ (8003da8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4a13      	ldr	r2, [pc, #76]	@ (8003da8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003d5a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003d5e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d60:	f7fd fb72 	bl	8001448 <HAL_GetTick>
 8003d64:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003d66:	e009      	b.n	8003d7c <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003d68:	f7fd fb6e 	bl	8001448 <HAL_GetTick>
 8003d6c:	4602      	mov	r2, r0
 8003d6e:	68bb      	ldr	r3, [r7, #8]
 8003d70:	1ad3      	subs	r3, r2, r3
 8003d72:	2b02      	cmp	r3, #2
 8003d74:	d902      	bls.n	8003d7c <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8003d76:	2303      	movs	r3, #3
 8003d78:	73fb      	strb	r3, [r7, #15]
          break;
 8003d7a:	e005      	b.n	8003d88 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003d7c:	4b0a      	ldr	r3, [pc, #40]	@ (8003da8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d0ef      	beq.n	8003d68 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8003d88:	7bfb      	ldrb	r3, [r7, #15]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d106      	bne.n	8003d9c <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003d8e:	4b06      	ldr	r3, [pc, #24]	@ (8003da8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003d90:	691a      	ldr	r2, [r3, #16]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	699b      	ldr	r3, [r3, #24]
 8003d96:	4904      	ldr	r1, [pc, #16]	@ (8003da8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003d9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d9e:	4618      	mov	r0, r3
 8003da0:	3710      	adds	r7, #16
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bd80      	pop	{r7, pc}
 8003da6:	bf00      	nop
 8003da8:	40021000 	.word	0x40021000
 8003dac:	07ff800f 	.word	0x07ff800f
 8003db0:	ff9f800f 	.word	0xff9f800f
 8003db4:	f9ff800f 	.word	0xf9ff800f

08003db8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b084      	sub	sp, #16
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
 8003dc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003dc6:	4b72      	ldr	r3, [pc, #456]	@ (8003f90 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003dc8:	68db      	ldr	r3, [r3, #12]
 8003dca:	f003 0303 	and.w	r3, r3, #3
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d00e      	beq.n	8003df0 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003dd2:	4b6f      	ldr	r3, [pc, #444]	@ (8003f90 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003dd4:	68db      	ldr	r3, [r3, #12]
 8003dd6:	f003 0203 	and.w	r2, r3, #3
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	429a      	cmp	r2, r3
 8003de0:	d103      	bne.n	8003dea <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
       ||
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d142      	bne.n	8003e70 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8003dea:	2301      	movs	r3, #1
 8003dec:	73fb      	strb	r3, [r7, #15]
 8003dee:	e03f      	b.n	8003e70 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	2b03      	cmp	r3, #3
 8003df6:	d018      	beq.n	8003e2a <RCCEx_PLLSAI2_Config+0x72>
 8003df8:	2b03      	cmp	r3, #3
 8003dfa:	d825      	bhi.n	8003e48 <RCCEx_PLLSAI2_Config+0x90>
 8003dfc:	2b01      	cmp	r3, #1
 8003dfe:	d002      	beq.n	8003e06 <RCCEx_PLLSAI2_Config+0x4e>
 8003e00:	2b02      	cmp	r3, #2
 8003e02:	d009      	beq.n	8003e18 <RCCEx_PLLSAI2_Config+0x60>
 8003e04:	e020      	b.n	8003e48 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003e06:	4b62      	ldr	r3, [pc, #392]	@ (8003f90 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f003 0302 	and.w	r3, r3, #2
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d11d      	bne.n	8003e4e <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8003e12:	2301      	movs	r3, #1
 8003e14:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e16:	e01a      	b.n	8003e4e <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003e18:	4b5d      	ldr	r3, [pc, #372]	@ (8003f90 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d116      	bne.n	8003e52 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8003e24:	2301      	movs	r3, #1
 8003e26:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e28:	e013      	b.n	8003e52 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003e2a:	4b59      	ldr	r3, [pc, #356]	@ (8003f90 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d10f      	bne.n	8003e56 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003e36:	4b56      	ldr	r3, [pc, #344]	@ (8003f90 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d109      	bne.n	8003e56 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8003e42:	2301      	movs	r3, #1
 8003e44:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003e46:	e006      	b.n	8003e56 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8003e48:	2301      	movs	r3, #1
 8003e4a:	73fb      	strb	r3, [r7, #15]
      break;
 8003e4c:	e004      	b.n	8003e58 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003e4e:	bf00      	nop
 8003e50:	e002      	b.n	8003e58 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003e52:	bf00      	nop
 8003e54:	e000      	b.n	8003e58 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003e56:	bf00      	nop
    }

    if(status == HAL_OK)
 8003e58:	7bfb      	ldrb	r3, [r7, #15]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d108      	bne.n	8003e70 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8003e5e:	4b4c      	ldr	r3, [pc, #304]	@ (8003f90 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003e60:	68db      	ldr	r3, [r3, #12]
 8003e62:	f023 0203 	bic.w	r2, r3, #3
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4949      	ldr	r1, [pc, #292]	@ (8003f90 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003e6c:	4313      	orrs	r3, r2
 8003e6e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003e70:	7bfb      	ldrb	r3, [r7, #15]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	f040 8086 	bne.w	8003f84 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003e78:	4b45      	ldr	r3, [pc, #276]	@ (8003f90 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4a44      	ldr	r2, [pc, #272]	@ (8003f90 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003e7e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e82:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e84:	f7fd fae0 	bl	8001448 <HAL_GetTick>
 8003e88:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003e8a:	e009      	b.n	8003ea0 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003e8c:	f7fd fadc 	bl	8001448 <HAL_GetTick>
 8003e90:	4602      	mov	r2, r0
 8003e92:	68bb      	ldr	r3, [r7, #8]
 8003e94:	1ad3      	subs	r3, r2, r3
 8003e96:	2b02      	cmp	r3, #2
 8003e98:	d902      	bls.n	8003ea0 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8003e9a:	2303      	movs	r3, #3
 8003e9c:	73fb      	strb	r3, [r7, #15]
        break;
 8003e9e:	e005      	b.n	8003eac <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003ea0:	4b3b      	ldr	r3, [pc, #236]	@ (8003f90 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d1ef      	bne.n	8003e8c <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8003eac:	7bfb      	ldrb	r3, [r7, #15]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d168      	bne.n	8003f84 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d113      	bne.n	8003ee0 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003eb8:	4b35      	ldr	r3, [pc, #212]	@ (8003f90 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003eba:	695a      	ldr	r2, [r3, #20]
 8003ebc:	4b35      	ldr	r3, [pc, #212]	@ (8003f94 <RCCEx_PLLSAI2_Config+0x1dc>)
 8003ebe:	4013      	ands	r3, r2
 8003ec0:	687a      	ldr	r2, [r7, #4]
 8003ec2:	6892      	ldr	r2, [r2, #8]
 8003ec4:	0211      	lsls	r1, r2, #8
 8003ec6:	687a      	ldr	r2, [r7, #4]
 8003ec8:	68d2      	ldr	r2, [r2, #12]
 8003eca:	06d2      	lsls	r2, r2, #27
 8003ecc:	4311      	orrs	r1, r2
 8003ece:	687a      	ldr	r2, [r7, #4]
 8003ed0:	6852      	ldr	r2, [r2, #4]
 8003ed2:	3a01      	subs	r2, #1
 8003ed4:	0112      	lsls	r2, r2, #4
 8003ed6:	430a      	orrs	r2, r1
 8003ed8:	492d      	ldr	r1, [pc, #180]	@ (8003f90 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003eda:	4313      	orrs	r3, r2
 8003edc:	614b      	str	r3, [r1, #20]
 8003ede:	e02d      	b.n	8003f3c <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	2b01      	cmp	r3, #1
 8003ee4:	d115      	bne.n	8003f12 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003ee6:	4b2a      	ldr	r3, [pc, #168]	@ (8003f90 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003ee8:	695a      	ldr	r2, [r3, #20]
 8003eea:	4b2b      	ldr	r3, [pc, #172]	@ (8003f98 <RCCEx_PLLSAI2_Config+0x1e0>)
 8003eec:	4013      	ands	r3, r2
 8003eee:	687a      	ldr	r2, [r7, #4]
 8003ef0:	6892      	ldr	r2, [r2, #8]
 8003ef2:	0211      	lsls	r1, r2, #8
 8003ef4:	687a      	ldr	r2, [r7, #4]
 8003ef6:	6912      	ldr	r2, [r2, #16]
 8003ef8:	0852      	lsrs	r2, r2, #1
 8003efa:	3a01      	subs	r2, #1
 8003efc:	0552      	lsls	r2, r2, #21
 8003efe:	4311      	orrs	r1, r2
 8003f00:	687a      	ldr	r2, [r7, #4]
 8003f02:	6852      	ldr	r2, [r2, #4]
 8003f04:	3a01      	subs	r2, #1
 8003f06:	0112      	lsls	r2, r2, #4
 8003f08:	430a      	orrs	r2, r1
 8003f0a:	4921      	ldr	r1, [pc, #132]	@ (8003f90 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	614b      	str	r3, [r1, #20]
 8003f10:	e014      	b.n	8003f3c <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003f12:	4b1f      	ldr	r3, [pc, #124]	@ (8003f90 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003f14:	695a      	ldr	r2, [r3, #20]
 8003f16:	4b21      	ldr	r3, [pc, #132]	@ (8003f9c <RCCEx_PLLSAI2_Config+0x1e4>)
 8003f18:	4013      	ands	r3, r2
 8003f1a:	687a      	ldr	r2, [r7, #4]
 8003f1c:	6892      	ldr	r2, [r2, #8]
 8003f1e:	0211      	lsls	r1, r2, #8
 8003f20:	687a      	ldr	r2, [r7, #4]
 8003f22:	6952      	ldr	r2, [r2, #20]
 8003f24:	0852      	lsrs	r2, r2, #1
 8003f26:	3a01      	subs	r2, #1
 8003f28:	0652      	lsls	r2, r2, #25
 8003f2a:	4311      	orrs	r1, r2
 8003f2c:	687a      	ldr	r2, [r7, #4]
 8003f2e:	6852      	ldr	r2, [r2, #4]
 8003f30:	3a01      	subs	r2, #1
 8003f32:	0112      	lsls	r2, r2, #4
 8003f34:	430a      	orrs	r2, r1
 8003f36:	4916      	ldr	r1, [pc, #88]	@ (8003f90 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003f38:	4313      	orrs	r3, r2
 8003f3a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003f3c:	4b14      	ldr	r3, [pc, #80]	@ (8003f90 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	4a13      	ldr	r2, [pc, #76]	@ (8003f90 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003f42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f46:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f48:	f7fd fa7e 	bl	8001448 <HAL_GetTick>
 8003f4c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003f4e:	e009      	b.n	8003f64 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003f50:	f7fd fa7a 	bl	8001448 <HAL_GetTick>
 8003f54:	4602      	mov	r2, r0
 8003f56:	68bb      	ldr	r3, [r7, #8]
 8003f58:	1ad3      	subs	r3, r2, r3
 8003f5a:	2b02      	cmp	r3, #2
 8003f5c:	d902      	bls.n	8003f64 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8003f5e:	2303      	movs	r3, #3
 8003f60:	73fb      	strb	r3, [r7, #15]
          break;
 8003f62:	e005      	b.n	8003f70 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003f64:	4b0a      	ldr	r3, [pc, #40]	@ (8003f90 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d0ef      	beq.n	8003f50 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8003f70:	7bfb      	ldrb	r3, [r7, #15]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d106      	bne.n	8003f84 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003f76:	4b06      	ldr	r3, [pc, #24]	@ (8003f90 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003f78:	695a      	ldr	r2, [r3, #20]
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	699b      	ldr	r3, [r3, #24]
 8003f7e:	4904      	ldr	r1, [pc, #16]	@ (8003f90 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003f80:	4313      	orrs	r3, r2
 8003f82:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003f84:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	3710      	adds	r7, #16
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}
 8003f8e:	bf00      	nop
 8003f90:	40021000 	.word	0x40021000
 8003f94:	07ff800f 	.word	0x07ff800f
 8003f98:	ff9f800f 	.word	0xff9f800f
 8003f9c:	f9ff800f 	.word	0xf9ff800f

08003fa0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b084      	sub	sp, #16
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d101      	bne.n	8003fb2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003fae:	2301      	movs	r3, #1
 8003fb0:	e095      	b.n	80040de <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d108      	bne.n	8003fcc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	685b      	ldr	r3, [r3, #4]
 8003fbe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003fc2:	d009      	beq.n	8003fd8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	61da      	str	r2, [r3, #28]
 8003fca:	e005      	b.n	8003fd8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003fe4:	b2db      	uxtb	r3, r3
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d106      	bne.n	8003ff8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2200      	movs	r2, #0
 8003fee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003ff2:	6878      	ldr	r0, [r7, #4]
 8003ff4:	f7fd f874 	bl	80010e0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2202      	movs	r2, #2
 8003ffc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	681a      	ldr	r2, [r3, #0]
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800400e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	68db      	ldr	r3, [r3, #12]
 8004014:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004018:	d902      	bls.n	8004020 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800401a:	2300      	movs	r3, #0
 800401c:	60fb      	str	r3, [r7, #12]
 800401e:	e002      	b.n	8004026 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004020:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004024:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	68db      	ldr	r3, [r3, #12]
 800402a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800402e:	d007      	beq.n	8004040 <HAL_SPI_Init+0xa0>
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	68db      	ldr	r3, [r3, #12]
 8004034:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004038:	d002      	beq.n	8004040 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2200      	movs	r2, #0
 800403e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	685b      	ldr	r3, [r3, #4]
 8004044:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	689b      	ldr	r3, [r3, #8]
 800404c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004050:	431a      	orrs	r2, r3
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	691b      	ldr	r3, [r3, #16]
 8004056:	f003 0302 	and.w	r3, r3, #2
 800405a:	431a      	orrs	r2, r3
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	695b      	ldr	r3, [r3, #20]
 8004060:	f003 0301 	and.w	r3, r3, #1
 8004064:	431a      	orrs	r2, r3
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	699b      	ldr	r3, [r3, #24]
 800406a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800406e:	431a      	orrs	r2, r3
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	69db      	ldr	r3, [r3, #28]
 8004074:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004078:	431a      	orrs	r2, r3
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6a1b      	ldr	r3, [r3, #32]
 800407e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004082:	ea42 0103 	orr.w	r1, r2, r3
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800408a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	430a      	orrs	r2, r1
 8004094:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	699b      	ldr	r3, [r3, #24]
 800409a:	0c1b      	lsrs	r3, r3, #16
 800409c:	f003 0204 	and.w	r2, r3, #4
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040a4:	f003 0310 	and.w	r3, r3, #16
 80040a8:	431a      	orrs	r2, r3
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040ae:	f003 0308 	and.w	r3, r3, #8
 80040b2:	431a      	orrs	r2, r3
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	68db      	ldr	r3, [r3, #12]
 80040b8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80040bc:	ea42 0103 	orr.w	r1, r2, r3
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	430a      	orrs	r2, r1
 80040cc:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2200      	movs	r2, #0
 80040d2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2201      	movs	r2, #1
 80040d8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80040dc:	2300      	movs	r3, #0
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3710      	adds	r7, #16
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}

080040e6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040e6:	b580      	push	{r7, lr}
 80040e8:	b088      	sub	sp, #32
 80040ea:	af00      	add	r7, sp, #0
 80040ec:	60f8      	str	r0, [r7, #12]
 80040ee:	60b9      	str	r1, [r7, #8]
 80040f0:	603b      	str	r3, [r7, #0]
 80040f2:	4613      	mov	r3, r2
 80040f4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80040f6:	f7fd f9a7 	bl	8001448 <HAL_GetTick>
 80040fa:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80040fc:	88fb      	ldrh	r3, [r7, #6]
 80040fe:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004106:	b2db      	uxtb	r3, r3
 8004108:	2b01      	cmp	r3, #1
 800410a:	d001      	beq.n	8004110 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800410c:	2302      	movs	r3, #2
 800410e:	e15c      	b.n	80043ca <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8004110:	68bb      	ldr	r3, [r7, #8]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d002      	beq.n	800411c <HAL_SPI_Transmit+0x36>
 8004116:	88fb      	ldrh	r3, [r7, #6]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d101      	bne.n	8004120 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800411c:	2301      	movs	r3, #1
 800411e:	e154      	b.n	80043ca <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004126:	2b01      	cmp	r3, #1
 8004128:	d101      	bne.n	800412e <HAL_SPI_Transmit+0x48>
 800412a:	2302      	movs	r3, #2
 800412c:	e14d      	b.n	80043ca <HAL_SPI_Transmit+0x2e4>
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	2201      	movs	r2, #1
 8004132:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	2203      	movs	r2, #3
 800413a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	2200      	movs	r2, #0
 8004142:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	68ba      	ldr	r2, [r7, #8]
 8004148:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	88fa      	ldrh	r2, [r7, #6]
 800414e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	88fa      	ldrh	r2, [r7, #6]
 8004154:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	2200      	movs	r2, #0
 800415a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	2200      	movs	r2, #0
 8004160:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	2200      	movs	r2, #0
 8004168:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	2200      	movs	r2, #0
 8004170:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	2200      	movs	r2, #0
 8004176:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	689b      	ldr	r3, [r3, #8]
 800417c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004180:	d10f      	bne.n	80041a2 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	681a      	ldr	r2, [r3, #0]
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004190:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	681a      	ldr	r2, [r3, #0]
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80041a0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041ac:	2b40      	cmp	r3, #64	@ 0x40
 80041ae:	d007      	beq.n	80041c0 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	681a      	ldr	r2, [r3, #0]
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80041be:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	68db      	ldr	r3, [r3, #12]
 80041c4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80041c8:	d952      	bls.n	8004270 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d002      	beq.n	80041d8 <HAL_SPI_Transmit+0xf2>
 80041d2:	8b7b      	ldrh	r3, [r7, #26]
 80041d4:	2b01      	cmp	r3, #1
 80041d6:	d145      	bne.n	8004264 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041dc:	881a      	ldrh	r2, [r3, #0]
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041e8:	1c9a      	adds	r2, r3, #2
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041f2:	b29b      	uxth	r3, r3
 80041f4:	3b01      	subs	r3, #1
 80041f6:	b29a      	uxth	r2, r3
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80041fc:	e032      	b.n	8004264 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	689b      	ldr	r3, [r3, #8]
 8004204:	f003 0302 	and.w	r3, r3, #2
 8004208:	2b02      	cmp	r3, #2
 800420a:	d112      	bne.n	8004232 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004210:	881a      	ldrh	r2, [r3, #0]
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800421c:	1c9a      	adds	r2, r3, #2
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004226:	b29b      	uxth	r3, r3
 8004228:	3b01      	subs	r3, #1
 800422a:	b29a      	uxth	r2, r3
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004230:	e018      	b.n	8004264 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004232:	f7fd f909 	bl	8001448 <HAL_GetTick>
 8004236:	4602      	mov	r2, r0
 8004238:	69fb      	ldr	r3, [r7, #28]
 800423a:	1ad3      	subs	r3, r2, r3
 800423c:	683a      	ldr	r2, [r7, #0]
 800423e:	429a      	cmp	r2, r3
 8004240:	d803      	bhi.n	800424a <HAL_SPI_Transmit+0x164>
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004248:	d102      	bne.n	8004250 <HAL_SPI_Transmit+0x16a>
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d109      	bne.n	8004264 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	2201      	movs	r2, #1
 8004254:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	2200      	movs	r2, #0
 800425c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004260:	2303      	movs	r3, #3
 8004262:	e0b2      	b.n	80043ca <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004268:	b29b      	uxth	r3, r3
 800426a:	2b00      	cmp	r3, #0
 800426c:	d1c7      	bne.n	80041fe <HAL_SPI_Transmit+0x118>
 800426e:	e083      	b.n	8004378 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	685b      	ldr	r3, [r3, #4]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d002      	beq.n	800427e <HAL_SPI_Transmit+0x198>
 8004278:	8b7b      	ldrh	r3, [r7, #26]
 800427a:	2b01      	cmp	r3, #1
 800427c:	d177      	bne.n	800436e <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004282:	b29b      	uxth	r3, r3
 8004284:	2b01      	cmp	r3, #1
 8004286:	d912      	bls.n	80042ae <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800428c:	881a      	ldrh	r2, [r3, #0]
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004298:	1c9a      	adds	r2, r3, #2
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042a2:	b29b      	uxth	r3, r3
 80042a4:	3b02      	subs	r3, #2
 80042a6:	b29a      	uxth	r2, r3
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80042ac:	e05f      	b.n	800436e <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	330c      	adds	r3, #12
 80042b8:	7812      	ldrb	r2, [r2, #0]
 80042ba:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042c0:	1c5a      	adds	r2, r3, #1
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042ca:	b29b      	uxth	r3, r3
 80042cc:	3b01      	subs	r3, #1
 80042ce:	b29a      	uxth	r2, r3
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80042d4:	e04b      	b.n	800436e <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	689b      	ldr	r3, [r3, #8]
 80042dc:	f003 0302 	and.w	r3, r3, #2
 80042e0:	2b02      	cmp	r3, #2
 80042e2:	d12b      	bne.n	800433c <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042e8:	b29b      	uxth	r3, r3
 80042ea:	2b01      	cmp	r3, #1
 80042ec:	d912      	bls.n	8004314 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042f2:	881a      	ldrh	r2, [r3, #0]
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042fe:	1c9a      	adds	r2, r3, #2
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004308:	b29b      	uxth	r3, r3
 800430a:	3b02      	subs	r3, #2
 800430c:	b29a      	uxth	r2, r3
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004312:	e02c      	b.n	800436e <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	330c      	adds	r3, #12
 800431e:	7812      	ldrb	r2, [r2, #0]
 8004320:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004326:	1c5a      	adds	r2, r3, #1
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004330:	b29b      	uxth	r3, r3
 8004332:	3b01      	subs	r3, #1
 8004334:	b29a      	uxth	r2, r3
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800433a:	e018      	b.n	800436e <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800433c:	f7fd f884 	bl	8001448 <HAL_GetTick>
 8004340:	4602      	mov	r2, r0
 8004342:	69fb      	ldr	r3, [r7, #28]
 8004344:	1ad3      	subs	r3, r2, r3
 8004346:	683a      	ldr	r2, [r7, #0]
 8004348:	429a      	cmp	r2, r3
 800434a:	d803      	bhi.n	8004354 <HAL_SPI_Transmit+0x26e>
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004352:	d102      	bne.n	800435a <HAL_SPI_Transmit+0x274>
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d109      	bne.n	800436e <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	2201      	movs	r2, #1
 800435e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	2200      	movs	r2, #0
 8004366:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800436a:	2303      	movs	r3, #3
 800436c:	e02d      	b.n	80043ca <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004372:	b29b      	uxth	r3, r3
 8004374:	2b00      	cmp	r3, #0
 8004376:	d1ae      	bne.n	80042d6 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004378:	69fa      	ldr	r2, [r7, #28]
 800437a:	6839      	ldr	r1, [r7, #0]
 800437c:	68f8      	ldr	r0, [r7, #12]
 800437e:	f000 fb65 	bl	8004a4c <SPI_EndRxTxTransaction>
 8004382:	4603      	mov	r3, r0
 8004384:	2b00      	cmp	r3, #0
 8004386:	d002      	beq.n	800438e <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	2220      	movs	r2, #32
 800438c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	689b      	ldr	r3, [r3, #8]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d10a      	bne.n	80043ac <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004396:	2300      	movs	r3, #0
 8004398:	617b      	str	r3, [r7, #20]
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	68db      	ldr	r3, [r3, #12]
 80043a0:	617b      	str	r3, [r7, #20]
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	689b      	ldr	r3, [r3, #8]
 80043a8:	617b      	str	r3, [r7, #20]
 80043aa:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	2201      	movs	r2, #1
 80043b0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	2200      	movs	r2, #0
 80043b8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d001      	beq.n	80043c8 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80043c4:	2301      	movs	r3, #1
 80043c6:	e000      	b.n	80043ca <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80043c8:	2300      	movs	r3, #0
  }
}
 80043ca:	4618      	mov	r0, r3
 80043cc:	3720      	adds	r7, #32
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bd80      	pop	{r7, pc}

080043d2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80043d2:	b580      	push	{r7, lr}
 80043d4:	b08a      	sub	sp, #40	@ 0x28
 80043d6:	af00      	add	r7, sp, #0
 80043d8:	60f8      	str	r0, [r7, #12]
 80043da:	60b9      	str	r1, [r7, #8]
 80043dc:	607a      	str	r2, [r7, #4]
 80043de:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80043e0:	2301      	movs	r3, #1
 80043e2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80043e4:	f7fd f830 	bl	8001448 <HAL_GetTick>
 80043e8:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80043f0:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80043f8:	887b      	ldrh	r3, [r7, #2]
 80043fa:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 80043fc:	887b      	ldrh	r3, [r7, #2]
 80043fe:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004400:	7ffb      	ldrb	r3, [r7, #31]
 8004402:	2b01      	cmp	r3, #1
 8004404:	d00c      	beq.n	8004420 <HAL_SPI_TransmitReceive+0x4e>
 8004406:	69bb      	ldr	r3, [r7, #24]
 8004408:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800440c:	d106      	bne.n	800441c <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	689b      	ldr	r3, [r3, #8]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d102      	bne.n	800441c <HAL_SPI_TransmitReceive+0x4a>
 8004416:	7ffb      	ldrb	r3, [r7, #31]
 8004418:	2b04      	cmp	r3, #4
 800441a:	d001      	beq.n	8004420 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800441c:	2302      	movs	r3, #2
 800441e:	e1f3      	b.n	8004808 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004420:	68bb      	ldr	r3, [r7, #8]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d005      	beq.n	8004432 <HAL_SPI_TransmitReceive+0x60>
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d002      	beq.n	8004432 <HAL_SPI_TransmitReceive+0x60>
 800442c:	887b      	ldrh	r3, [r7, #2]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d101      	bne.n	8004436 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8004432:	2301      	movs	r3, #1
 8004434:	e1e8      	b.n	8004808 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800443c:	2b01      	cmp	r3, #1
 800443e:	d101      	bne.n	8004444 <HAL_SPI_TransmitReceive+0x72>
 8004440:	2302      	movs	r3, #2
 8004442:	e1e1      	b.n	8004808 <HAL_SPI_TransmitReceive+0x436>
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2201      	movs	r2, #1
 8004448:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004452:	b2db      	uxtb	r3, r3
 8004454:	2b04      	cmp	r3, #4
 8004456:	d003      	beq.n	8004460 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	2205      	movs	r2, #5
 800445c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	2200      	movs	r2, #0
 8004464:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	687a      	ldr	r2, [r7, #4]
 800446a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	887a      	ldrh	r2, [r7, #2]
 8004470:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	887a      	ldrh	r2, [r7, #2]
 8004478:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	68ba      	ldr	r2, [r7, #8]
 8004480:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	887a      	ldrh	r2, [r7, #2]
 8004486:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	887a      	ldrh	r2, [r7, #2]
 800448c:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	2200      	movs	r2, #0
 8004492:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	2200      	movs	r2, #0
 8004498:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	68db      	ldr	r3, [r3, #12]
 800449e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80044a2:	d802      	bhi.n	80044aa <HAL_SPI_TransmitReceive+0xd8>
 80044a4:	8abb      	ldrh	r3, [r7, #20]
 80044a6:	2b01      	cmp	r3, #1
 80044a8:	d908      	bls.n	80044bc <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	685a      	ldr	r2, [r3, #4]
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80044b8:	605a      	str	r2, [r3, #4]
 80044ba:	e007      	b.n	80044cc <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	685a      	ldr	r2, [r3, #4]
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80044ca:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044d6:	2b40      	cmp	r3, #64	@ 0x40
 80044d8:	d007      	beq.n	80044ea <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	681a      	ldr	r2, [r3, #0]
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80044e8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	68db      	ldr	r3, [r3, #12]
 80044ee:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80044f2:	f240 8083 	bls.w	80045fc <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d002      	beq.n	8004504 <HAL_SPI_TransmitReceive+0x132>
 80044fe:	8afb      	ldrh	r3, [r7, #22]
 8004500:	2b01      	cmp	r3, #1
 8004502:	d16f      	bne.n	80045e4 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004508:	881a      	ldrh	r2, [r3, #0]
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004514:	1c9a      	adds	r2, r3, #2
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800451e:	b29b      	uxth	r3, r3
 8004520:	3b01      	subs	r3, #1
 8004522:	b29a      	uxth	r2, r3
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004528:	e05c      	b.n	80045e4 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	689b      	ldr	r3, [r3, #8]
 8004530:	f003 0302 	and.w	r3, r3, #2
 8004534:	2b02      	cmp	r3, #2
 8004536:	d11b      	bne.n	8004570 <HAL_SPI_TransmitReceive+0x19e>
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800453c:	b29b      	uxth	r3, r3
 800453e:	2b00      	cmp	r3, #0
 8004540:	d016      	beq.n	8004570 <HAL_SPI_TransmitReceive+0x19e>
 8004542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004544:	2b01      	cmp	r3, #1
 8004546:	d113      	bne.n	8004570 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800454c:	881a      	ldrh	r2, [r3, #0]
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004558:	1c9a      	adds	r2, r3, #2
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004562:	b29b      	uxth	r3, r3
 8004564:	3b01      	subs	r3, #1
 8004566:	b29a      	uxth	r2, r3
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800456c:	2300      	movs	r3, #0
 800456e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	689b      	ldr	r3, [r3, #8]
 8004576:	f003 0301 	and.w	r3, r3, #1
 800457a:	2b01      	cmp	r3, #1
 800457c:	d11c      	bne.n	80045b8 <HAL_SPI_TransmitReceive+0x1e6>
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004584:	b29b      	uxth	r3, r3
 8004586:	2b00      	cmp	r3, #0
 8004588:	d016      	beq.n	80045b8 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	68da      	ldr	r2, [r3, #12]
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004594:	b292      	uxth	r2, r2
 8004596:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800459c:	1c9a      	adds	r2, r3, #2
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80045a8:	b29b      	uxth	r3, r3
 80045aa:	3b01      	subs	r3, #1
 80045ac:	b29a      	uxth	r2, r3
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80045b4:	2301      	movs	r3, #1
 80045b6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80045b8:	f7fc ff46 	bl	8001448 <HAL_GetTick>
 80045bc:	4602      	mov	r2, r0
 80045be:	6a3b      	ldr	r3, [r7, #32]
 80045c0:	1ad3      	subs	r3, r2, r3
 80045c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80045c4:	429a      	cmp	r2, r3
 80045c6:	d80d      	bhi.n	80045e4 <HAL_SPI_TransmitReceive+0x212>
 80045c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045ca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80045ce:	d009      	beq.n	80045e4 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	2201      	movs	r2, #1
 80045d4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	2200      	movs	r2, #0
 80045dc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80045e0:	2303      	movs	r3, #3
 80045e2:	e111      	b.n	8004808 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045e8:	b29b      	uxth	r3, r3
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d19d      	bne.n	800452a <HAL_SPI_TransmitReceive+0x158>
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80045f4:	b29b      	uxth	r3, r3
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d197      	bne.n	800452a <HAL_SPI_TransmitReceive+0x158>
 80045fa:	e0e5      	b.n	80047c8 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	685b      	ldr	r3, [r3, #4]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d003      	beq.n	800460c <HAL_SPI_TransmitReceive+0x23a>
 8004604:	8afb      	ldrh	r3, [r7, #22]
 8004606:	2b01      	cmp	r3, #1
 8004608:	f040 80d1 	bne.w	80047ae <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004610:	b29b      	uxth	r3, r3
 8004612:	2b01      	cmp	r3, #1
 8004614:	d912      	bls.n	800463c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800461a:	881a      	ldrh	r2, [r3, #0]
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004626:	1c9a      	adds	r2, r3, #2
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004630:	b29b      	uxth	r3, r3
 8004632:	3b02      	subs	r3, #2
 8004634:	b29a      	uxth	r2, r3
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800463a:	e0b8      	b.n	80047ae <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	330c      	adds	r3, #12
 8004646:	7812      	ldrb	r2, [r2, #0]
 8004648:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800464e:	1c5a      	adds	r2, r3, #1
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004658:	b29b      	uxth	r3, r3
 800465a:	3b01      	subs	r3, #1
 800465c:	b29a      	uxth	r2, r3
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004662:	e0a4      	b.n	80047ae <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	689b      	ldr	r3, [r3, #8]
 800466a:	f003 0302 	and.w	r3, r3, #2
 800466e:	2b02      	cmp	r3, #2
 8004670:	d134      	bne.n	80046dc <HAL_SPI_TransmitReceive+0x30a>
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004676:	b29b      	uxth	r3, r3
 8004678:	2b00      	cmp	r3, #0
 800467a:	d02f      	beq.n	80046dc <HAL_SPI_TransmitReceive+0x30a>
 800467c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800467e:	2b01      	cmp	r3, #1
 8004680:	d12c      	bne.n	80046dc <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004686:	b29b      	uxth	r3, r3
 8004688:	2b01      	cmp	r3, #1
 800468a:	d912      	bls.n	80046b2 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004690:	881a      	ldrh	r2, [r3, #0]
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800469c:	1c9a      	adds	r2, r3, #2
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80046a6:	b29b      	uxth	r3, r3
 80046a8:	3b02      	subs	r3, #2
 80046aa:	b29a      	uxth	r2, r3
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80046b0:	e012      	b.n	80046d8 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	330c      	adds	r3, #12
 80046bc:	7812      	ldrb	r2, [r2, #0]
 80046be:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046c4:	1c5a      	adds	r2, r3, #1
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80046ce:	b29b      	uxth	r3, r3
 80046d0:	3b01      	subs	r3, #1
 80046d2:	b29a      	uxth	r2, r3
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80046d8:	2300      	movs	r3, #0
 80046da:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	689b      	ldr	r3, [r3, #8]
 80046e2:	f003 0301 	and.w	r3, r3, #1
 80046e6:	2b01      	cmp	r3, #1
 80046e8:	d148      	bne.n	800477c <HAL_SPI_TransmitReceive+0x3aa>
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80046f0:	b29b      	uxth	r3, r3
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d042      	beq.n	800477c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80046fc:	b29b      	uxth	r3, r3
 80046fe:	2b01      	cmp	r3, #1
 8004700:	d923      	bls.n	800474a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	68da      	ldr	r2, [r3, #12]
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800470c:	b292      	uxth	r2, r2
 800470e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004714:	1c9a      	adds	r2, r3, #2
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004720:	b29b      	uxth	r3, r3
 8004722:	3b02      	subs	r3, #2
 8004724:	b29a      	uxth	r2, r3
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004732:	b29b      	uxth	r3, r3
 8004734:	2b01      	cmp	r3, #1
 8004736:	d81f      	bhi.n	8004778 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	685a      	ldr	r2, [r3, #4]
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004746:	605a      	str	r2, [r3, #4]
 8004748:	e016      	b.n	8004778 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f103 020c 	add.w	r2, r3, #12
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004756:	7812      	ldrb	r2, [r2, #0]
 8004758:	b2d2      	uxtb	r2, r2
 800475a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004760:	1c5a      	adds	r2, r3, #1
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800476c:	b29b      	uxth	r3, r3
 800476e:	3b01      	subs	r3, #1
 8004770:	b29a      	uxth	r2, r3
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004778:	2301      	movs	r3, #1
 800477a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800477c:	f7fc fe64 	bl	8001448 <HAL_GetTick>
 8004780:	4602      	mov	r2, r0
 8004782:	6a3b      	ldr	r3, [r7, #32]
 8004784:	1ad3      	subs	r3, r2, r3
 8004786:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004788:	429a      	cmp	r2, r3
 800478a:	d803      	bhi.n	8004794 <HAL_SPI_TransmitReceive+0x3c2>
 800478c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800478e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004792:	d102      	bne.n	800479a <HAL_SPI_TransmitReceive+0x3c8>
 8004794:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004796:	2b00      	cmp	r3, #0
 8004798:	d109      	bne.n	80047ae <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	2201      	movs	r2, #1
 800479e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	2200      	movs	r2, #0
 80047a6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80047aa:	2303      	movs	r3, #3
 80047ac:	e02c      	b.n	8004808 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047b2:	b29b      	uxth	r3, r3
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	f47f af55 	bne.w	8004664 <HAL_SPI_TransmitReceive+0x292>
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80047c0:	b29b      	uxth	r3, r3
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	f47f af4e 	bne.w	8004664 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80047c8:	6a3a      	ldr	r2, [r7, #32]
 80047ca:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80047cc:	68f8      	ldr	r0, [r7, #12]
 80047ce:	f000 f93d 	bl	8004a4c <SPI_EndRxTxTransaction>
 80047d2:	4603      	mov	r3, r0
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d008      	beq.n	80047ea <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	2220      	movs	r2, #32
 80047dc:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	2200      	movs	r2, #0
 80047e2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80047e6:	2301      	movs	r3, #1
 80047e8:	e00e      	b.n	8004808 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	2201      	movs	r2, #1
 80047ee:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	2200      	movs	r2, #0
 80047f6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d001      	beq.n	8004806 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8004802:	2301      	movs	r3, #1
 8004804:	e000      	b.n	8004808 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8004806:	2300      	movs	r3, #0
  }
}
 8004808:	4618      	mov	r0, r3
 800480a:	3728      	adds	r7, #40	@ 0x28
 800480c:	46bd      	mov	sp, r7
 800480e:	bd80      	pop	{r7, pc}

08004810 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b088      	sub	sp, #32
 8004814:	af00      	add	r7, sp, #0
 8004816:	60f8      	str	r0, [r7, #12]
 8004818:	60b9      	str	r1, [r7, #8]
 800481a:	603b      	str	r3, [r7, #0]
 800481c:	4613      	mov	r3, r2
 800481e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004820:	f7fc fe12 	bl	8001448 <HAL_GetTick>
 8004824:	4602      	mov	r2, r0
 8004826:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004828:	1a9b      	subs	r3, r3, r2
 800482a:	683a      	ldr	r2, [r7, #0]
 800482c:	4413      	add	r3, r2
 800482e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004830:	f7fc fe0a 	bl	8001448 <HAL_GetTick>
 8004834:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004836:	4b39      	ldr	r3, [pc, #228]	@ (800491c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	015b      	lsls	r3, r3, #5
 800483c:	0d1b      	lsrs	r3, r3, #20
 800483e:	69fa      	ldr	r2, [r7, #28]
 8004840:	fb02 f303 	mul.w	r3, r2, r3
 8004844:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004846:	e054      	b.n	80048f2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800484e:	d050      	beq.n	80048f2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004850:	f7fc fdfa 	bl	8001448 <HAL_GetTick>
 8004854:	4602      	mov	r2, r0
 8004856:	69bb      	ldr	r3, [r7, #24]
 8004858:	1ad3      	subs	r3, r2, r3
 800485a:	69fa      	ldr	r2, [r7, #28]
 800485c:	429a      	cmp	r2, r3
 800485e:	d902      	bls.n	8004866 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004860:	69fb      	ldr	r3, [r7, #28]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d13d      	bne.n	80048e2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	685a      	ldr	r2, [r3, #4]
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004874:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800487e:	d111      	bne.n	80048a4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	689b      	ldr	r3, [r3, #8]
 8004884:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004888:	d004      	beq.n	8004894 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	689b      	ldr	r3, [r3, #8]
 800488e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004892:	d107      	bne.n	80048a4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	681a      	ldr	r2, [r3, #0]
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80048a2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80048ac:	d10f      	bne.n	80048ce <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	681a      	ldr	r2, [r3, #0]
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80048bc:	601a      	str	r2, [r3, #0]
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	681a      	ldr	r2, [r3, #0]
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80048cc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	2201      	movs	r2, #1
 80048d2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	2200      	movs	r2, #0
 80048da:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80048de:	2303      	movs	r3, #3
 80048e0:	e017      	b.n	8004912 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80048e2:	697b      	ldr	r3, [r7, #20]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d101      	bne.n	80048ec <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80048e8:	2300      	movs	r3, #0
 80048ea:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80048ec:	697b      	ldr	r3, [r7, #20]
 80048ee:	3b01      	subs	r3, #1
 80048f0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	689a      	ldr	r2, [r3, #8]
 80048f8:	68bb      	ldr	r3, [r7, #8]
 80048fa:	4013      	ands	r3, r2
 80048fc:	68ba      	ldr	r2, [r7, #8]
 80048fe:	429a      	cmp	r2, r3
 8004900:	bf0c      	ite	eq
 8004902:	2301      	moveq	r3, #1
 8004904:	2300      	movne	r3, #0
 8004906:	b2db      	uxtb	r3, r3
 8004908:	461a      	mov	r2, r3
 800490a:	79fb      	ldrb	r3, [r7, #7]
 800490c:	429a      	cmp	r2, r3
 800490e:	d19b      	bne.n	8004848 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004910:	2300      	movs	r3, #0
}
 8004912:	4618      	mov	r0, r3
 8004914:	3720      	adds	r7, #32
 8004916:	46bd      	mov	sp, r7
 8004918:	bd80      	pop	{r7, pc}
 800491a:	bf00      	nop
 800491c:	20040000 	.word	0x20040000

08004920 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b08a      	sub	sp, #40	@ 0x28
 8004924:	af00      	add	r7, sp, #0
 8004926:	60f8      	str	r0, [r7, #12]
 8004928:	60b9      	str	r1, [r7, #8]
 800492a:	607a      	str	r2, [r7, #4]
 800492c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800492e:	2300      	movs	r3, #0
 8004930:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004932:	f7fc fd89 	bl	8001448 <HAL_GetTick>
 8004936:	4602      	mov	r2, r0
 8004938:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800493a:	1a9b      	subs	r3, r3, r2
 800493c:	683a      	ldr	r2, [r7, #0]
 800493e:	4413      	add	r3, r2
 8004940:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004942:	f7fc fd81 	bl	8001448 <HAL_GetTick>
 8004946:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	330c      	adds	r3, #12
 800494e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004950:	4b3d      	ldr	r3, [pc, #244]	@ (8004a48 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004952:	681a      	ldr	r2, [r3, #0]
 8004954:	4613      	mov	r3, r2
 8004956:	009b      	lsls	r3, r3, #2
 8004958:	4413      	add	r3, r2
 800495a:	00da      	lsls	r2, r3, #3
 800495c:	1ad3      	subs	r3, r2, r3
 800495e:	0d1b      	lsrs	r3, r3, #20
 8004960:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004962:	fb02 f303 	mul.w	r3, r2, r3
 8004966:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004968:	e060      	b.n	8004a2c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800496a:	68bb      	ldr	r3, [r7, #8]
 800496c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004970:	d107      	bne.n	8004982 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d104      	bne.n	8004982 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004978:	69fb      	ldr	r3, [r7, #28]
 800497a:	781b      	ldrb	r3, [r3, #0]
 800497c:	b2db      	uxtb	r3, r3
 800497e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004980:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004988:	d050      	beq.n	8004a2c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800498a:	f7fc fd5d 	bl	8001448 <HAL_GetTick>
 800498e:	4602      	mov	r2, r0
 8004990:	6a3b      	ldr	r3, [r7, #32]
 8004992:	1ad3      	subs	r3, r2, r3
 8004994:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004996:	429a      	cmp	r2, r3
 8004998:	d902      	bls.n	80049a0 <SPI_WaitFifoStateUntilTimeout+0x80>
 800499a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800499c:	2b00      	cmp	r3, #0
 800499e:	d13d      	bne.n	8004a1c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	685a      	ldr	r2, [r3, #4]
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80049ae:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	685b      	ldr	r3, [r3, #4]
 80049b4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80049b8:	d111      	bne.n	80049de <SPI_WaitFifoStateUntilTimeout+0xbe>
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	689b      	ldr	r3, [r3, #8]
 80049be:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80049c2:	d004      	beq.n	80049ce <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	689b      	ldr	r3, [r3, #8]
 80049c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049cc:	d107      	bne.n	80049de <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	681a      	ldr	r2, [r3, #0]
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80049dc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80049e6:	d10f      	bne.n	8004a08 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	681a      	ldr	r2, [r3, #0]
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80049f6:	601a      	str	r2, [r3, #0]
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	681a      	ldr	r2, [r3, #0]
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004a06:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	2201      	movs	r2, #1
 8004a0c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	2200      	movs	r2, #0
 8004a14:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004a18:	2303      	movs	r3, #3
 8004a1a:	e010      	b.n	8004a3e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004a1c:	69bb      	ldr	r3, [r7, #24]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d101      	bne.n	8004a26 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004a22:	2300      	movs	r3, #0
 8004a24:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8004a26:	69bb      	ldr	r3, [r7, #24]
 8004a28:	3b01      	subs	r3, #1
 8004a2a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	689a      	ldr	r2, [r3, #8]
 8004a32:	68bb      	ldr	r3, [r7, #8]
 8004a34:	4013      	ands	r3, r2
 8004a36:	687a      	ldr	r2, [r7, #4]
 8004a38:	429a      	cmp	r2, r3
 8004a3a:	d196      	bne.n	800496a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004a3c:	2300      	movs	r3, #0
}
 8004a3e:	4618      	mov	r0, r3
 8004a40:	3728      	adds	r7, #40	@ 0x28
 8004a42:	46bd      	mov	sp, r7
 8004a44:	bd80      	pop	{r7, pc}
 8004a46:	bf00      	nop
 8004a48:	20040000 	.word	0x20040000

08004a4c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b086      	sub	sp, #24
 8004a50:	af02      	add	r7, sp, #8
 8004a52:	60f8      	str	r0, [r7, #12]
 8004a54:	60b9      	str	r1, [r7, #8]
 8004a56:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	9300      	str	r3, [sp, #0]
 8004a5c:	68bb      	ldr	r3, [r7, #8]
 8004a5e:	2200      	movs	r2, #0
 8004a60:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004a64:	68f8      	ldr	r0, [r7, #12]
 8004a66:	f7ff ff5b 	bl	8004920 <SPI_WaitFifoStateUntilTimeout>
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d007      	beq.n	8004a80 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a74:	f043 0220 	orr.w	r2, r3, #32
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004a7c:	2303      	movs	r3, #3
 8004a7e:	e027      	b.n	8004ad0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	9300      	str	r3, [sp, #0]
 8004a84:	68bb      	ldr	r3, [r7, #8]
 8004a86:	2200      	movs	r2, #0
 8004a88:	2180      	movs	r1, #128	@ 0x80
 8004a8a:	68f8      	ldr	r0, [r7, #12]
 8004a8c:	f7ff fec0 	bl	8004810 <SPI_WaitFlagStateUntilTimeout>
 8004a90:	4603      	mov	r3, r0
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d007      	beq.n	8004aa6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a9a:	f043 0220 	orr.w	r2, r3, #32
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004aa2:	2303      	movs	r3, #3
 8004aa4:	e014      	b.n	8004ad0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	9300      	str	r3, [sp, #0]
 8004aaa:	68bb      	ldr	r3, [r7, #8]
 8004aac:	2200      	movs	r2, #0
 8004aae:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004ab2:	68f8      	ldr	r0, [r7, #12]
 8004ab4:	f7ff ff34 	bl	8004920 <SPI_WaitFifoStateUntilTimeout>
 8004ab8:	4603      	mov	r3, r0
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d007      	beq.n	8004ace <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ac2:	f043 0220 	orr.w	r2, r3, #32
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004aca:	2303      	movs	r3, #3
 8004acc:	e000      	b.n	8004ad0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004ace:	2300      	movs	r3, #0
}
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	3710      	adds	r7, #16
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	bd80      	pop	{r7, pc}

08004ad8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b082      	sub	sp, #8
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d101      	bne.n	8004aea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	e049      	b.n	8004b7e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004af0:	b2db      	uxtb	r3, r3
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d106      	bne.n	8004b04 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2200      	movs	r2, #0
 8004afa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004afe:	6878      	ldr	r0, [r7, #4]
 8004b00:	f7fc fb50 	bl	80011a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2202      	movs	r2, #2
 8004b08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681a      	ldr	r2, [r3, #0]
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	3304      	adds	r3, #4
 8004b14:	4619      	mov	r1, r3
 8004b16:	4610      	mov	r0, r2
 8004b18:	f000 f968 	bl	8004dec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2201      	movs	r2, #1
 8004b20:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2201      	movs	r2, #1
 8004b28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2201      	movs	r2, #1
 8004b30:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2201      	movs	r2, #1
 8004b38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2201      	movs	r2, #1
 8004b40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2201      	movs	r2, #1
 8004b48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2201      	movs	r2, #1
 8004b50:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2201      	movs	r2, #1
 8004b58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2201      	movs	r2, #1
 8004b60:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2201      	movs	r2, #1
 8004b68:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2201      	movs	r2, #1
 8004b70:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2201      	movs	r2, #1
 8004b78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004b7c:	2300      	movs	r3, #0
}
 8004b7e:	4618      	mov	r0, r3
 8004b80:	3708      	adds	r7, #8
 8004b82:	46bd      	mov	sp, r7
 8004b84:	bd80      	pop	{r7, pc}
	...

08004b88 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004b88:	b480      	push	{r7}
 8004b8a:	b085      	sub	sp, #20
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b96:	b2db      	uxtb	r3, r3
 8004b98:	2b01      	cmp	r3, #1
 8004b9a:	d001      	beq.n	8004ba0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	e047      	b.n	8004c30 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2202      	movs	r2, #2
 8004ba4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4a23      	ldr	r2, [pc, #140]	@ (8004c3c <HAL_TIM_Base_Start+0xb4>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d01d      	beq.n	8004bee <HAL_TIM_Base_Start+0x66>
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bba:	d018      	beq.n	8004bee <HAL_TIM_Base_Start+0x66>
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	4a1f      	ldr	r2, [pc, #124]	@ (8004c40 <HAL_TIM_Base_Start+0xb8>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d013      	beq.n	8004bee <HAL_TIM_Base_Start+0x66>
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	4a1e      	ldr	r2, [pc, #120]	@ (8004c44 <HAL_TIM_Base_Start+0xbc>)
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d00e      	beq.n	8004bee <HAL_TIM_Base_Start+0x66>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	4a1c      	ldr	r2, [pc, #112]	@ (8004c48 <HAL_TIM_Base_Start+0xc0>)
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d009      	beq.n	8004bee <HAL_TIM_Base_Start+0x66>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	4a1b      	ldr	r2, [pc, #108]	@ (8004c4c <HAL_TIM_Base_Start+0xc4>)
 8004be0:	4293      	cmp	r3, r2
 8004be2:	d004      	beq.n	8004bee <HAL_TIM_Base_Start+0x66>
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	4a19      	ldr	r2, [pc, #100]	@ (8004c50 <HAL_TIM_Base_Start+0xc8>)
 8004bea:	4293      	cmp	r3, r2
 8004bec:	d115      	bne.n	8004c1a <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	689a      	ldr	r2, [r3, #8]
 8004bf4:	4b17      	ldr	r3, [pc, #92]	@ (8004c54 <HAL_TIM_Base_Start+0xcc>)
 8004bf6:	4013      	ands	r3, r2
 8004bf8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	2b06      	cmp	r3, #6
 8004bfe:	d015      	beq.n	8004c2c <HAL_TIM_Base_Start+0xa4>
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c06:	d011      	beq.n	8004c2c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	681a      	ldr	r2, [r3, #0]
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f042 0201 	orr.w	r2, r2, #1
 8004c16:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c18:	e008      	b.n	8004c2c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	681a      	ldr	r2, [r3, #0]
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f042 0201 	orr.w	r2, r2, #1
 8004c28:	601a      	str	r2, [r3, #0]
 8004c2a:	e000      	b.n	8004c2e <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c2c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004c2e:	2300      	movs	r3, #0
}
 8004c30:	4618      	mov	r0, r3
 8004c32:	3714      	adds	r7, #20
 8004c34:	46bd      	mov	sp, r7
 8004c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3a:	4770      	bx	lr
 8004c3c:	40012c00 	.word	0x40012c00
 8004c40:	40000400 	.word	0x40000400
 8004c44:	40000800 	.word	0x40000800
 8004c48:	40000c00 	.word	0x40000c00
 8004c4c:	40013400 	.word	0x40013400
 8004c50:	40014000 	.word	0x40014000
 8004c54:	00010007 	.word	0x00010007

08004c58 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b084      	sub	sp, #16
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
 8004c60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c62:	2300      	movs	r3, #0
 8004c64:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c6c:	2b01      	cmp	r3, #1
 8004c6e:	d101      	bne.n	8004c74 <HAL_TIM_ConfigClockSource+0x1c>
 8004c70:	2302      	movs	r3, #2
 8004c72:	e0b6      	b.n	8004de2 <HAL_TIM_ConfigClockSource+0x18a>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2201      	movs	r2, #1
 8004c78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2202      	movs	r2, #2
 8004c80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	689b      	ldr	r3, [r3, #8]
 8004c8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004c8c:	68bb      	ldr	r3, [r7, #8]
 8004c8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c92:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004c96:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c98:	68bb      	ldr	r3, [r7, #8]
 8004c9a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004c9e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	68ba      	ldr	r2, [r7, #8]
 8004ca6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004cb0:	d03e      	beq.n	8004d30 <HAL_TIM_ConfigClockSource+0xd8>
 8004cb2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004cb6:	f200 8087 	bhi.w	8004dc8 <HAL_TIM_ConfigClockSource+0x170>
 8004cba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004cbe:	f000 8086 	beq.w	8004dce <HAL_TIM_ConfigClockSource+0x176>
 8004cc2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004cc6:	d87f      	bhi.n	8004dc8 <HAL_TIM_ConfigClockSource+0x170>
 8004cc8:	2b70      	cmp	r3, #112	@ 0x70
 8004cca:	d01a      	beq.n	8004d02 <HAL_TIM_ConfigClockSource+0xaa>
 8004ccc:	2b70      	cmp	r3, #112	@ 0x70
 8004cce:	d87b      	bhi.n	8004dc8 <HAL_TIM_ConfigClockSource+0x170>
 8004cd0:	2b60      	cmp	r3, #96	@ 0x60
 8004cd2:	d050      	beq.n	8004d76 <HAL_TIM_ConfigClockSource+0x11e>
 8004cd4:	2b60      	cmp	r3, #96	@ 0x60
 8004cd6:	d877      	bhi.n	8004dc8 <HAL_TIM_ConfigClockSource+0x170>
 8004cd8:	2b50      	cmp	r3, #80	@ 0x50
 8004cda:	d03c      	beq.n	8004d56 <HAL_TIM_ConfigClockSource+0xfe>
 8004cdc:	2b50      	cmp	r3, #80	@ 0x50
 8004cde:	d873      	bhi.n	8004dc8 <HAL_TIM_ConfigClockSource+0x170>
 8004ce0:	2b40      	cmp	r3, #64	@ 0x40
 8004ce2:	d058      	beq.n	8004d96 <HAL_TIM_ConfigClockSource+0x13e>
 8004ce4:	2b40      	cmp	r3, #64	@ 0x40
 8004ce6:	d86f      	bhi.n	8004dc8 <HAL_TIM_ConfigClockSource+0x170>
 8004ce8:	2b30      	cmp	r3, #48	@ 0x30
 8004cea:	d064      	beq.n	8004db6 <HAL_TIM_ConfigClockSource+0x15e>
 8004cec:	2b30      	cmp	r3, #48	@ 0x30
 8004cee:	d86b      	bhi.n	8004dc8 <HAL_TIM_ConfigClockSource+0x170>
 8004cf0:	2b20      	cmp	r3, #32
 8004cf2:	d060      	beq.n	8004db6 <HAL_TIM_ConfigClockSource+0x15e>
 8004cf4:	2b20      	cmp	r3, #32
 8004cf6:	d867      	bhi.n	8004dc8 <HAL_TIM_ConfigClockSource+0x170>
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d05c      	beq.n	8004db6 <HAL_TIM_ConfigClockSource+0x15e>
 8004cfc:	2b10      	cmp	r3, #16
 8004cfe:	d05a      	beq.n	8004db6 <HAL_TIM_ConfigClockSource+0x15e>
 8004d00:	e062      	b.n	8004dc8 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004d12:	f000 f98b 	bl	800502c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	689b      	ldr	r3, [r3, #8]
 8004d1c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004d1e:	68bb      	ldr	r3, [r7, #8]
 8004d20:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004d24:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	68ba      	ldr	r2, [r7, #8]
 8004d2c:	609a      	str	r2, [r3, #8]
      break;
 8004d2e:	e04f      	b.n	8004dd0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004d40:	f000 f974 	bl	800502c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	689a      	ldr	r2, [r3, #8]
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004d52:	609a      	str	r2, [r3, #8]
      break;
 8004d54:	e03c      	b.n	8004dd0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d62:	461a      	mov	r2, r3
 8004d64:	f000 f8e8 	bl	8004f38 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	2150      	movs	r1, #80	@ 0x50
 8004d6e:	4618      	mov	r0, r3
 8004d70:	f000 f941 	bl	8004ff6 <TIM_ITRx_SetConfig>
      break;
 8004d74:	e02c      	b.n	8004dd0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d82:	461a      	mov	r2, r3
 8004d84:	f000 f907 	bl	8004f96 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	2160      	movs	r1, #96	@ 0x60
 8004d8e:	4618      	mov	r0, r3
 8004d90:	f000 f931 	bl	8004ff6 <TIM_ITRx_SetConfig>
      break;
 8004d94:	e01c      	b.n	8004dd0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004da2:	461a      	mov	r2, r3
 8004da4:	f000 f8c8 	bl	8004f38 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	2140      	movs	r1, #64	@ 0x40
 8004dae:	4618      	mov	r0, r3
 8004db0:	f000 f921 	bl	8004ff6 <TIM_ITRx_SetConfig>
      break;
 8004db4:	e00c      	b.n	8004dd0 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681a      	ldr	r2, [r3, #0]
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	4619      	mov	r1, r3
 8004dc0:	4610      	mov	r0, r2
 8004dc2:	f000 f918 	bl	8004ff6 <TIM_ITRx_SetConfig>
      break;
 8004dc6:	e003      	b.n	8004dd0 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004dc8:	2301      	movs	r3, #1
 8004dca:	73fb      	strb	r3, [r7, #15]
      break;
 8004dcc:	e000      	b.n	8004dd0 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004dce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2201      	movs	r2, #1
 8004dd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2200      	movs	r2, #0
 8004ddc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004de0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004de2:	4618      	mov	r0, r3
 8004de4:	3710      	adds	r7, #16
 8004de6:	46bd      	mov	sp, r7
 8004de8:	bd80      	pop	{r7, pc}
	...

08004dec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004dec:	b480      	push	{r7}
 8004dee:	b085      	sub	sp, #20
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
 8004df4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	4a46      	ldr	r2, [pc, #280]	@ (8004f18 <TIM_Base_SetConfig+0x12c>)
 8004e00:	4293      	cmp	r3, r2
 8004e02:	d013      	beq.n	8004e2c <TIM_Base_SetConfig+0x40>
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e0a:	d00f      	beq.n	8004e2c <TIM_Base_SetConfig+0x40>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	4a43      	ldr	r2, [pc, #268]	@ (8004f1c <TIM_Base_SetConfig+0x130>)
 8004e10:	4293      	cmp	r3, r2
 8004e12:	d00b      	beq.n	8004e2c <TIM_Base_SetConfig+0x40>
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	4a42      	ldr	r2, [pc, #264]	@ (8004f20 <TIM_Base_SetConfig+0x134>)
 8004e18:	4293      	cmp	r3, r2
 8004e1a:	d007      	beq.n	8004e2c <TIM_Base_SetConfig+0x40>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	4a41      	ldr	r2, [pc, #260]	@ (8004f24 <TIM_Base_SetConfig+0x138>)
 8004e20:	4293      	cmp	r3, r2
 8004e22:	d003      	beq.n	8004e2c <TIM_Base_SetConfig+0x40>
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	4a40      	ldr	r2, [pc, #256]	@ (8004f28 <TIM_Base_SetConfig+0x13c>)
 8004e28:	4293      	cmp	r3, r2
 8004e2a:	d108      	bne.n	8004e3e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	685b      	ldr	r3, [r3, #4]
 8004e38:	68fa      	ldr	r2, [r7, #12]
 8004e3a:	4313      	orrs	r3, r2
 8004e3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	4a35      	ldr	r2, [pc, #212]	@ (8004f18 <TIM_Base_SetConfig+0x12c>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d01f      	beq.n	8004e86 <TIM_Base_SetConfig+0x9a>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e4c:	d01b      	beq.n	8004e86 <TIM_Base_SetConfig+0x9a>
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	4a32      	ldr	r2, [pc, #200]	@ (8004f1c <TIM_Base_SetConfig+0x130>)
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d017      	beq.n	8004e86 <TIM_Base_SetConfig+0x9a>
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	4a31      	ldr	r2, [pc, #196]	@ (8004f20 <TIM_Base_SetConfig+0x134>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d013      	beq.n	8004e86 <TIM_Base_SetConfig+0x9a>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	4a30      	ldr	r2, [pc, #192]	@ (8004f24 <TIM_Base_SetConfig+0x138>)
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d00f      	beq.n	8004e86 <TIM_Base_SetConfig+0x9a>
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	4a2f      	ldr	r2, [pc, #188]	@ (8004f28 <TIM_Base_SetConfig+0x13c>)
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	d00b      	beq.n	8004e86 <TIM_Base_SetConfig+0x9a>
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	4a2e      	ldr	r2, [pc, #184]	@ (8004f2c <TIM_Base_SetConfig+0x140>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d007      	beq.n	8004e86 <TIM_Base_SetConfig+0x9a>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	4a2d      	ldr	r2, [pc, #180]	@ (8004f30 <TIM_Base_SetConfig+0x144>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d003      	beq.n	8004e86 <TIM_Base_SetConfig+0x9a>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	4a2c      	ldr	r2, [pc, #176]	@ (8004f34 <TIM_Base_SetConfig+0x148>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d108      	bne.n	8004e98 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e8c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	68db      	ldr	r3, [r3, #12]
 8004e92:	68fa      	ldr	r2, [r7, #12]
 8004e94:	4313      	orrs	r3, r2
 8004e96:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	695b      	ldr	r3, [r3, #20]
 8004ea2:	4313      	orrs	r3, r2
 8004ea4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	68fa      	ldr	r2, [r7, #12]
 8004eaa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	689a      	ldr	r2, [r3, #8]
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	681a      	ldr	r2, [r3, #0]
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	4a16      	ldr	r2, [pc, #88]	@ (8004f18 <TIM_Base_SetConfig+0x12c>)
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d00f      	beq.n	8004ee4 <TIM_Base_SetConfig+0xf8>
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	4a18      	ldr	r2, [pc, #96]	@ (8004f28 <TIM_Base_SetConfig+0x13c>)
 8004ec8:	4293      	cmp	r3, r2
 8004eca:	d00b      	beq.n	8004ee4 <TIM_Base_SetConfig+0xf8>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	4a17      	ldr	r2, [pc, #92]	@ (8004f2c <TIM_Base_SetConfig+0x140>)
 8004ed0:	4293      	cmp	r3, r2
 8004ed2:	d007      	beq.n	8004ee4 <TIM_Base_SetConfig+0xf8>
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	4a16      	ldr	r2, [pc, #88]	@ (8004f30 <TIM_Base_SetConfig+0x144>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d003      	beq.n	8004ee4 <TIM_Base_SetConfig+0xf8>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	4a15      	ldr	r2, [pc, #84]	@ (8004f34 <TIM_Base_SetConfig+0x148>)
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d103      	bne.n	8004eec <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	691a      	ldr	r2, [r3, #16]
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2201      	movs	r2, #1
 8004ef0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	691b      	ldr	r3, [r3, #16]
 8004ef6:	f003 0301 	and.w	r3, r3, #1
 8004efa:	2b01      	cmp	r3, #1
 8004efc:	d105      	bne.n	8004f0a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	691b      	ldr	r3, [r3, #16]
 8004f02:	f023 0201 	bic.w	r2, r3, #1
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	611a      	str	r2, [r3, #16]
  }
}
 8004f0a:	bf00      	nop
 8004f0c:	3714      	adds	r7, #20
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f14:	4770      	bx	lr
 8004f16:	bf00      	nop
 8004f18:	40012c00 	.word	0x40012c00
 8004f1c:	40000400 	.word	0x40000400
 8004f20:	40000800 	.word	0x40000800
 8004f24:	40000c00 	.word	0x40000c00
 8004f28:	40013400 	.word	0x40013400
 8004f2c:	40014000 	.word	0x40014000
 8004f30:	40014400 	.word	0x40014400
 8004f34:	40014800 	.word	0x40014800

08004f38 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f38:	b480      	push	{r7}
 8004f3a:	b087      	sub	sp, #28
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	60f8      	str	r0, [r7, #12]
 8004f40:	60b9      	str	r1, [r7, #8]
 8004f42:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	6a1b      	ldr	r3, [r3, #32]
 8004f48:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	6a1b      	ldr	r3, [r3, #32]
 8004f4e:	f023 0201 	bic.w	r2, r3, #1
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	699b      	ldr	r3, [r3, #24]
 8004f5a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f5c:	693b      	ldr	r3, [r7, #16]
 8004f5e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004f62:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	011b      	lsls	r3, r3, #4
 8004f68:	693a      	ldr	r2, [r7, #16]
 8004f6a:	4313      	orrs	r3, r2
 8004f6c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f6e:	697b      	ldr	r3, [r7, #20]
 8004f70:	f023 030a 	bic.w	r3, r3, #10
 8004f74:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004f76:	697a      	ldr	r2, [r7, #20]
 8004f78:	68bb      	ldr	r3, [r7, #8]
 8004f7a:	4313      	orrs	r3, r2
 8004f7c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	693a      	ldr	r2, [r7, #16]
 8004f82:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	697a      	ldr	r2, [r7, #20]
 8004f88:	621a      	str	r2, [r3, #32]
}
 8004f8a:	bf00      	nop
 8004f8c:	371c      	adds	r7, #28
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f94:	4770      	bx	lr

08004f96 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f96:	b480      	push	{r7}
 8004f98:	b087      	sub	sp, #28
 8004f9a:	af00      	add	r7, sp, #0
 8004f9c:	60f8      	str	r0, [r7, #12]
 8004f9e:	60b9      	str	r1, [r7, #8]
 8004fa0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	6a1b      	ldr	r3, [r3, #32]
 8004fa6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	6a1b      	ldr	r3, [r3, #32]
 8004fac:	f023 0210 	bic.w	r2, r3, #16
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	699b      	ldr	r3, [r3, #24]
 8004fb8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004fba:	693b      	ldr	r3, [r7, #16]
 8004fbc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004fc0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	031b      	lsls	r3, r3, #12
 8004fc6:	693a      	ldr	r2, [r7, #16]
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004fcc:	697b      	ldr	r3, [r7, #20]
 8004fce:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004fd2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004fd4:	68bb      	ldr	r3, [r7, #8]
 8004fd6:	011b      	lsls	r3, r3, #4
 8004fd8:	697a      	ldr	r2, [r7, #20]
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	693a      	ldr	r2, [r7, #16]
 8004fe2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	697a      	ldr	r2, [r7, #20]
 8004fe8:	621a      	str	r2, [r3, #32]
}
 8004fea:	bf00      	nop
 8004fec:	371c      	adds	r7, #28
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff4:	4770      	bx	lr

08004ff6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004ff6:	b480      	push	{r7}
 8004ff8:	b085      	sub	sp, #20
 8004ffa:	af00      	add	r7, sp, #0
 8004ffc:	6078      	str	r0, [r7, #4]
 8004ffe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	689b      	ldr	r3, [r3, #8]
 8005004:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800500c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800500e:	683a      	ldr	r2, [r7, #0]
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	4313      	orrs	r3, r2
 8005014:	f043 0307 	orr.w	r3, r3, #7
 8005018:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	68fa      	ldr	r2, [r7, #12]
 800501e:	609a      	str	r2, [r3, #8]
}
 8005020:	bf00      	nop
 8005022:	3714      	adds	r7, #20
 8005024:	46bd      	mov	sp, r7
 8005026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502a:	4770      	bx	lr

0800502c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800502c:	b480      	push	{r7}
 800502e:	b087      	sub	sp, #28
 8005030:	af00      	add	r7, sp, #0
 8005032:	60f8      	str	r0, [r7, #12]
 8005034:	60b9      	str	r1, [r7, #8]
 8005036:	607a      	str	r2, [r7, #4]
 8005038:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	689b      	ldr	r3, [r3, #8]
 800503e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005046:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	021a      	lsls	r2, r3, #8
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	431a      	orrs	r2, r3
 8005050:	68bb      	ldr	r3, [r7, #8]
 8005052:	4313      	orrs	r3, r2
 8005054:	697a      	ldr	r2, [r7, #20]
 8005056:	4313      	orrs	r3, r2
 8005058:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	697a      	ldr	r2, [r7, #20]
 800505e:	609a      	str	r2, [r3, #8]
}
 8005060:	bf00      	nop
 8005062:	371c      	adds	r7, #28
 8005064:	46bd      	mov	sp, r7
 8005066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506a:	4770      	bx	lr

0800506c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800506c:	b480      	push	{r7}
 800506e:	b085      	sub	sp, #20
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
 8005074:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800507c:	2b01      	cmp	r3, #1
 800507e:	d101      	bne.n	8005084 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005080:	2302      	movs	r3, #2
 8005082:	e068      	b.n	8005156 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2201      	movs	r2, #1
 8005088:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2202      	movs	r2, #2
 8005090:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	685b      	ldr	r3, [r3, #4]
 800509a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	689b      	ldr	r3, [r3, #8]
 80050a2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	4a2e      	ldr	r2, [pc, #184]	@ (8005164 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80050aa:	4293      	cmp	r3, r2
 80050ac:	d004      	beq.n	80050b8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	4a2d      	ldr	r2, [pc, #180]	@ (8005168 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80050b4:	4293      	cmp	r3, r2
 80050b6:	d108      	bne.n	80050ca <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80050be:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	685b      	ldr	r3, [r3, #4]
 80050c4:	68fa      	ldr	r2, [r7, #12]
 80050c6:	4313      	orrs	r3, r2
 80050c8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050d0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	68fa      	ldr	r2, [r7, #12]
 80050d8:	4313      	orrs	r3, r2
 80050da:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	68fa      	ldr	r2, [r7, #12]
 80050e2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4a1e      	ldr	r2, [pc, #120]	@ (8005164 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d01d      	beq.n	800512a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050f6:	d018      	beq.n	800512a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	4a1b      	ldr	r2, [pc, #108]	@ (800516c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80050fe:	4293      	cmp	r3, r2
 8005100:	d013      	beq.n	800512a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	4a1a      	ldr	r2, [pc, #104]	@ (8005170 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005108:	4293      	cmp	r3, r2
 800510a:	d00e      	beq.n	800512a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4a18      	ldr	r2, [pc, #96]	@ (8005174 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d009      	beq.n	800512a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	4a13      	ldr	r2, [pc, #76]	@ (8005168 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800511c:	4293      	cmp	r3, r2
 800511e:	d004      	beq.n	800512a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4a14      	ldr	r2, [pc, #80]	@ (8005178 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005126:	4293      	cmp	r3, r2
 8005128:	d10c      	bne.n	8005144 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800512a:	68bb      	ldr	r3, [r7, #8]
 800512c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005130:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005132:	683b      	ldr	r3, [r7, #0]
 8005134:	689b      	ldr	r3, [r3, #8]
 8005136:	68ba      	ldr	r2, [r7, #8]
 8005138:	4313      	orrs	r3, r2
 800513a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	68ba      	ldr	r2, [r7, #8]
 8005142:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2201      	movs	r2, #1
 8005148:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2200      	movs	r2, #0
 8005150:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005154:	2300      	movs	r3, #0
}
 8005156:	4618      	mov	r0, r3
 8005158:	3714      	adds	r7, #20
 800515a:	46bd      	mov	sp, r7
 800515c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005160:	4770      	bx	lr
 8005162:	bf00      	nop
 8005164:	40012c00 	.word	0x40012c00
 8005168:	40013400 	.word	0x40013400
 800516c:	40000400 	.word	0x40000400
 8005170:	40000800 	.word	0x40000800
 8005174:	40000c00 	.word	0x40000c00
 8005178:	40014000 	.word	0x40014000

0800517c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	b082      	sub	sp, #8
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d101      	bne.n	800518e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800518a:	2301      	movs	r3, #1
 800518c:	e042      	b.n	8005214 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005194:	2b00      	cmp	r3, #0
 8005196:	d106      	bne.n	80051a6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2200      	movs	r2, #0
 800519c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80051a0:	6878      	ldr	r0, [r7, #4]
 80051a2:	f7fb ff07 	bl	8000fb4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	2224      	movs	r2, #36	@ 0x24
 80051aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	681a      	ldr	r2, [r3, #0]
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f022 0201 	bic.w	r2, r2, #1
 80051bc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d002      	beq.n	80051cc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80051c6:	6878      	ldr	r0, [r7, #4]
 80051c8:	f000 ff6a 	bl	80060a0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80051cc:	6878      	ldr	r0, [r7, #4]
 80051ce:	f000 fc6b 	bl	8005aa8 <UART_SetConfig>
 80051d2:	4603      	mov	r3, r0
 80051d4:	2b01      	cmp	r3, #1
 80051d6:	d101      	bne.n	80051dc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80051d8:	2301      	movs	r3, #1
 80051da:	e01b      	b.n	8005214 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	685a      	ldr	r2, [r3, #4]
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80051ea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	689a      	ldr	r2, [r3, #8]
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80051fa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	681a      	ldr	r2, [r3, #0]
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f042 0201 	orr.w	r2, r2, #1
 800520a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800520c:	6878      	ldr	r0, [r7, #4]
 800520e:	f000 ffe9 	bl	80061e4 <UART_CheckIdleState>
 8005212:	4603      	mov	r3, r0
}
 8005214:	4618      	mov	r0, r3
 8005216:	3708      	adds	r7, #8
 8005218:	46bd      	mov	sp, r7
 800521a:	bd80      	pop	{r7, pc}

0800521c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800521c:	b580      	push	{r7, lr}
 800521e:	b08a      	sub	sp, #40	@ 0x28
 8005220:	af02      	add	r7, sp, #8
 8005222:	60f8      	str	r0, [r7, #12]
 8005224:	60b9      	str	r1, [r7, #8]
 8005226:	603b      	str	r3, [r7, #0]
 8005228:	4613      	mov	r3, r2
 800522a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005232:	2b20      	cmp	r3, #32
 8005234:	d17b      	bne.n	800532e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8005236:	68bb      	ldr	r3, [r7, #8]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d002      	beq.n	8005242 <HAL_UART_Transmit+0x26>
 800523c:	88fb      	ldrh	r3, [r7, #6]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d101      	bne.n	8005246 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005242:	2301      	movs	r3, #1
 8005244:	e074      	b.n	8005330 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	2200      	movs	r2, #0
 800524a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	2221      	movs	r2, #33	@ 0x21
 8005252:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005256:	f7fc f8f7 	bl	8001448 <HAL_GetTick>
 800525a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	88fa      	ldrh	r2, [r7, #6]
 8005260:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	88fa      	ldrh	r2, [r7, #6]
 8005268:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	689b      	ldr	r3, [r3, #8]
 8005270:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005274:	d108      	bne.n	8005288 <HAL_UART_Transmit+0x6c>
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	691b      	ldr	r3, [r3, #16]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d104      	bne.n	8005288 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800527e:	2300      	movs	r3, #0
 8005280:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005282:	68bb      	ldr	r3, [r7, #8]
 8005284:	61bb      	str	r3, [r7, #24]
 8005286:	e003      	b.n	8005290 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005288:	68bb      	ldr	r3, [r7, #8]
 800528a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800528c:	2300      	movs	r3, #0
 800528e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005290:	e030      	b.n	80052f4 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	9300      	str	r3, [sp, #0]
 8005296:	697b      	ldr	r3, [r7, #20]
 8005298:	2200      	movs	r2, #0
 800529a:	2180      	movs	r1, #128	@ 0x80
 800529c:	68f8      	ldr	r0, [r7, #12]
 800529e:	f001 f84b 	bl	8006338 <UART_WaitOnFlagUntilTimeout>
 80052a2:	4603      	mov	r3, r0
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d005      	beq.n	80052b4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	2220      	movs	r2, #32
 80052ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80052b0:	2303      	movs	r3, #3
 80052b2:	e03d      	b.n	8005330 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80052b4:	69fb      	ldr	r3, [r7, #28]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d10b      	bne.n	80052d2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80052ba:	69bb      	ldr	r3, [r7, #24]
 80052bc:	881a      	ldrh	r2, [r3, #0]
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80052c6:	b292      	uxth	r2, r2
 80052c8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80052ca:	69bb      	ldr	r3, [r7, #24]
 80052cc:	3302      	adds	r3, #2
 80052ce:	61bb      	str	r3, [r7, #24]
 80052d0:	e007      	b.n	80052e2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80052d2:	69fb      	ldr	r3, [r7, #28]
 80052d4:	781a      	ldrb	r2, [r3, #0]
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80052dc:	69fb      	ldr	r3, [r7, #28]
 80052de:	3301      	adds	r3, #1
 80052e0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80052e8:	b29b      	uxth	r3, r3
 80052ea:	3b01      	subs	r3, #1
 80052ec:	b29a      	uxth	r2, r3
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80052fa:	b29b      	uxth	r3, r3
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d1c8      	bne.n	8005292 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005300:	683b      	ldr	r3, [r7, #0]
 8005302:	9300      	str	r3, [sp, #0]
 8005304:	697b      	ldr	r3, [r7, #20]
 8005306:	2200      	movs	r2, #0
 8005308:	2140      	movs	r1, #64	@ 0x40
 800530a:	68f8      	ldr	r0, [r7, #12]
 800530c:	f001 f814 	bl	8006338 <UART_WaitOnFlagUntilTimeout>
 8005310:	4603      	mov	r3, r0
 8005312:	2b00      	cmp	r3, #0
 8005314:	d005      	beq.n	8005322 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	2220      	movs	r2, #32
 800531a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800531e:	2303      	movs	r3, #3
 8005320:	e006      	b.n	8005330 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	2220      	movs	r2, #32
 8005326:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800532a:	2300      	movs	r3, #0
 800532c:	e000      	b.n	8005330 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800532e:	2302      	movs	r3, #2
  }
}
 8005330:	4618      	mov	r0, r3
 8005332:	3720      	adds	r7, #32
 8005334:	46bd      	mov	sp, r7
 8005336:	bd80      	pop	{r7, pc}

08005338 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005338:	b580      	push	{r7, lr}
 800533a:	b08a      	sub	sp, #40	@ 0x28
 800533c:	af00      	add	r7, sp, #0
 800533e:	60f8      	str	r0, [r7, #12]
 8005340:	60b9      	str	r1, [r7, #8]
 8005342:	4613      	mov	r3, r2
 8005344:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800534c:	2b20      	cmp	r3, #32
 800534e:	d137      	bne.n	80053c0 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8005350:	68bb      	ldr	r3, [r7, #8]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d002      	beq.n	800535c <HAL_UART_Receive_DMA+0x24>
 8005356:	88fb      	ldrh	r3, [r7, #6]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d101      	bne.n	8005360 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800535c:	2301      	movs	r3, #1
 800535e:	e030      	b.n	80053c2 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	2200      	movs	r2, #0
 8005364:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	4a18      	ldr	r2, [pc, #96]	@ (80053cc <HAL_UART_Receive_DMA+0x94>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d01f      	beq.n	80053b0 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	685b      	ldr	r3, [r3, #4]
 8005376:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800537a:	2b00      	cmp	r3, #0
 800537c:	d018      	beq.n	80053b0 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005384:	697b      	ldr	r3, [r7, #20]
 8005386:	e853 3f00 	ldrex	r3, [r3]
 800538a:	613b      	str	r3, [r7, #16]
   return(result);
 800538c:	693b      	ldr	r3, [r7, #16]
 800538e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005392:	627b      	str	r3, [r7, #36]	@ 0x24
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	461a      	mov	r2, r3
 800539a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800539c:	623b      	str	r3, [r7, #32]
 800539e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053a0:	69f9      	ldr	r1, [r7, #28]
 80053a2:	6a3a      	ldr	r2, [r7, #32]
 80053a4:	e841 2300 	strex	r3, r2, [r1]
 80053a8:	61bb      	str	r3, [r7, #24]
   return(result);
 80053aa:	69bb      	ldr	r3, [r7, #24]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d1e6      	bne.n	800537e <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80053b0:	88fb      	ldrh	r3, [r7, #6]
 80053b2:	461a      	mov	r2, r3
 80053b4:	68b9      	ldr	r1, [r7, #8]
 80053b6:	68f8      	ldr	r0, [r7, #12]
 80053b8:	f001 f82c 	bl	8006414 <UART_Start_Receive_DMA>
 80053bc:	4603      	mov	r3, r0
 80053be:	e000      	b.n	80053c2 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80053c0:	2302      	movs	r3, #2
  }
}
 80053c2:	4618      	mov	r0, r3
 80053c4:	3728      	adds	r7, #40	@ 0x28
 80053c6:	46bd      	mov	sp, r7
 80053c8:	bd80      	pop	{r7, pc}
 80053ca:	bf00      	nop
 80053cc:	40008000 	.word	0x40008000

080053d0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b0ba      	sub	sp, #232	@ 0xe8
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	69db      	ldr	r3, [r3, #28]
 80053de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	689b      	ldr	r3, [r3, #8]
 80053f2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80053f6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80053fa:	f640 030f 	movw	r3, #2063	@ 0x80f
 80053fe:	4013      	ands	r3, r2
 8005400:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8005404:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005408:	2b00      	cmp	r3, #0
 800540a:	d11b      	bne.n	8005444 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800540c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005410:	f003 0320 	and.w	r3, r3, #32
 8005414:	2b00      	cmp	r3, #0
 8005416:	d015      	beq.n	8005444 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005418:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800541c:	f003 0320 	and.w	r3, r3, #32
 8005420:	2b00      	cmp	r3, #0
 8005422:	d105      	bne.n	8005430 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005424:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005428:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800542c:	2b00      	cmp	r3, #0
 800542e:	d009      	beq.n	8005444 <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005434:	2b00      	cmp	r3, #0
 8005436:	f000 8300 	beq.w	8005a3a <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800543e:	6878      	ldr	r0, [r7, #4]
 8005440:	4798      	blx	r3
      }
      return;
 8005442:	e2fa      	b.n	8005a3a <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 8005444:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005448:	2b00      	cmp	r3, #0
 800544a:	f000 8123 	beq.w	8005694 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800544e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8005452:	4b8d      	ldr	r3, [pc, #564]	@ (8005688 <HAL_UART_IRQHandler+0x2b8>)
 8005454:	4013      	ands	r3, r2
 8005456:	2b00      	cmp	r3, #0
 8005458:	d106      	bne.n	8005468 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800545a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800545e:	4b8b      	ldr	r3, [pc, #556]	@ (800568c <HAL_UART_IRQHandler+0x2bc>)
 8005460:	4013      	ands	r3, r2
 8005462:	2b00      	cmp	r3, #0
 8005464:	f000 8116 	beq.w	8005694 <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005468:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800546c:	f003 0301 	and.w	r3, r3, #1
 8005470:	2b00      	cmp	r3, #0
 8005472:	d011      	beq.n	8005498 <HAL_UART_IRQHandler+0xc8>
 8005474:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005478:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800547c:	2b00      	cmp	r3, #0
 800547e:	d00b      	beq.n	8005498 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	2201      	movs	r2, #1
 8005486:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800548e:	f043 0201 	orr.w	r2, r3, #1
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005498:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800549c:	f003 0302 	and.w	r3, r3, #2
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d011      	beq.n	80054c8 <HAL_UART_IRQHandler+0xf8>
 80054a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80054a8:	f003 0301 	and.w	r3, r3, #1
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d00b      	beq.n	80054c8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	2202      	movs	r2, #2
 80054b6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054be:	f043 0204 	orr.w	r2, r3, #4
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80054c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054cc:	f003 0304 	and.w	r3, r3, #4
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d011      	beq.n	80054f8 <HAL_UART_IRQHandler+0x128>
 80054d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80054d8:	f003 0301 	and.w	r3, r3, #1
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d00b      	beq.n	80054f8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	2204      	movs	r2, #4
 80054e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054ee:	f043 0202 	orr.w	r2, r3, #2
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 80054f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054fc:	f003 0308 	and.w	r3, r3, #8
 8005500:	2b00      	cmp	r3, #0
 8005502:	d017      	beq.n	8005534 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005504:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005508:	f003 0320 	and.w	r3, r3, #32
 800550c:	2b00      	cmp	r3, #0
 800550e:	d105      	bne.n	800551c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005510:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8005514:	4b5c      	ldr	r3, [pc, #368]	@ (8005688 <HAL_UART_IRQHandler+0x2b8>)
 8005516:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005518:	2b00      	cmp	r3, #0
 800551a:	d00b      	beq.n	8005534 <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	2208      	movs	r2, #8
 8005522:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800552a:	f043 0208 	orr.w	r2, r3, #8
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005534:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005538:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800553c:	2b00      	cmp	r3, #0
 800553e:	d012      	beq.n	8005566 <HAL_UART_IRQHandler+0x196>
 8005540:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005544:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005548:	2b00      	cmp	r3, #0
 800554a:	d00c      	beq.n	8005566 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005554:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800555c:	f043 0220 	orr.w	r2, r3, #32
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800556c:	2b00      	cmp	r3, #0
 800556e:	f000 8266 	beq.w	8005a3e <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005572:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005576:	f003 0320 	and.w	r3, r3, #32
 800557a:	2b00      	cmp	r3, #0
 800557c:	d013      	beq.n	80055a6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800557e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005582:	f003 0320 	and.w	r3, r3, #32
 8005586:	2b00      	cmp	r3, #0
 8005588:	d105      	bne.n	8005596 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800558a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800558e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005592:	2b00      	cmp	r3, #0
 8005594:	d007      	beq.n	80055a6 <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800559a:	2b00      	cmp	r3, #0
 800559c:	d003      	beq.n	80055a6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055a2:	6878      	ldr	r0, [r7, #4]
 80055a4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055ac:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	689b      	ldr	r3, [r3, #8]
 80055b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055ba:	2b40      	cmp	r3, #64	@ 0x40
 80055bc:	d005      	beq.n	80055ca <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80055be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80055c2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d054      	beq.n	8005674 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80055ca:	6878      	ldr	r0, [r7, #4]
 80055cc:	f001 f809 	bl	80065e2 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	689b      	ldr	r3, [r3, #8]
 80055d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055da:	2b40      	cmp	r3, #64	@ 0x40
 80055dc:	d146      	bne.n	800566c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	3308      	adds	r3, #8
 80055e4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80055ec:	e853 3f00 	ldrex	r3, [r3]
 80055f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80055f4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80055f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80055fc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	3308      	adds	r3, #8
 8005606:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800560a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800560e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005612:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005616:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800561a:	e841 2300 	strex	r3, r2, [r1]
 800561e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005622:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005626:	2b00      	cmp	r3, #0
 8005628:	d1d9      	bne.n	80055de <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005630:	2b00      	cmp	r3, #0
 8005632:	d017      	beq.n	8005664 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800563a:	4a15      	ldr	r2, [pc, #84]	@ (8005690 <HAL_UART_IRQHandler+0x2c0>)
 800563c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005644:	4618      	mov	r0, r3
 8005646:	f7fc fc8e 	bl	8001f66 <HAL_DMA_Abort_IT>
 800564a:	4603      	mov	r3, r0
 800564c:	2b00      	cmp	r3, #0
 800564e:	d019      	beq.n	8005684 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005656:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005658:	687a      	ldr	r2, [r7, #4]
 800565a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800565e:	4610      	mov	r0, r2
 8005660:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005662:	e00f      	b.n	8005684 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005664:	6878      	ldr	r0, [r7, #4]
 8005666:	f000 fa09 	bl	8005a7c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800566a:	e00b      	b.n	8005684 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800566c:	6878      	ldr	r0, [r7, #4]
 800566e:	f000 fa05 	bl	8005a7c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005672:	e007      	b.n	8005684 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005674:	6878      	ldr	r0, [r7, #4]
 8005676:	f000 fa01 	bl	8005a7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2200      	movs	r2, #0
 800567e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8005682:	e1dc      	b.n	8005a3e <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005684:	bf00      	nop
    return;
 8005686:	e1da      	b.n	8005a3e <HAL_UART_IRQHandler+0x66e>
 8005688:	10000001 	.word	0x10000001
 800568c:	04000120 	.word	0x04000120
 8005690:	08006899 	.word	0x08006899

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005698:	2b01      	cmp	r3, #1
 800569a:	f040 8170 	bne.w	800597e <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800569e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056a2:	f003 0310 	and.w	r3, r3, #16
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	f000 8169 	beq.w	800597e <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80056ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056b0:	f003 0310 	and.w	r3, r3, #16
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	f000 8162 	beq.w	800597e <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	2210      	movs	r2, #16
 80056c0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	689b      	ldr	r3, [r3, #8]
 80056c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056cc:	2b40      	cmp	r3, #64	@ 0x40
 80056ce:	f040 80d8 	bne.w	8005882 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	685b      	ldr	r3, [r3, #4]
 80056dc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80056e0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	f000 80af 	beq.w	8005848 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80056f0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80056f4:	429a      	cmp	r2, r3
 80056f6:	f080 80a7 	bcs.w	8005848 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005700:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f003 0320 	and.w	r3, r3, #32
 8005712:	2b00      	cmp	r3, #0
 8005714:	f040 8087 	bne.w	8005826 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005720:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005724:	e853 3f00 	ldrex	r3, [r3]
 8005728:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800572c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005730:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005734:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	461a      	mov	r2, r3
 800573e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005742:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005746:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800574a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800574e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005752:	e841 2300 	strex	r3, r2, [r1]
 8005756:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800575a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800575e:	2b00      	cmp	r3, #0
 8005760:	d1da      	bne.n	8005718 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	3308      	adds	r3, #8
 8005768:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800576a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800576c:	e853 3f00 	ldrex	r3, [r3]
 8005770:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005772:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005774:	f023 0301 	bic.w	r3, r3, #1
 8005778:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	3308      	adds	r3, #8
 8005782:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005786:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800578a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800578c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800578e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005792:	e841 2300 	strex	r3, r2, [r1]
 8005796:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005798:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800579a:	2b00      	cmp	r3, #0
 800579c:	d1e1      	bne.n	8005762 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	3308      	adds	r3, #8
 80057a4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057a6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80057a8:	e853 3f00 	ldrex	r3, [r3]
 80057ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80057ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80057b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80057b4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	3308      	adds	r3, #8
 80057be:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80057c2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80057c4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057c6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80057c8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80057ca:	e841 2300 	strex	r3, r2, [r1]
 80057ce:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80057d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d1e3      	bne.n	800579e <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2220      	movs	r2, #32
 80057da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2200      	movs	r2, #0
 80057e2:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80057ec:	e853 3f00 	ldrex	r3, [r3]
 80057f0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80057f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80057f4:	f023 0310 	bic.w	r3, r3, #16
 80057f8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	461a      	mov	r2, r3
 8005802:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005806:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005808:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800580a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800580c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800580e:	e841 2300 	strex	r3, r2, [r1]
 8005812:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005814:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005816:	2b00      	cmp	r3, #0
 8005818:	d1e4      	bne.n	80057e4 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005820:	4618      	mov	r0, r3
 8005822:	f7fc fb44 	bl	8001eae <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2202      	movs	r2, #2
 800582a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005838:	b29b      	uxth	r3, r3
 800583a:	1ad3      	subs	r3, r2, r3
 800583c:	b29b      	uxth	r3, r3
 800583e:	4619      	mov	r1, r3
 8005840:	6878      	ldr	r0, [r7, #4]
 8005842:	f000 f925 	bl	8005a90 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005846:	e0fc      	b.n	8005a42 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800584e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005852:	429a      	cmp	r2, r3
 8005854:	f040 80f5 	bne.w	8005a42 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f003 0320 	and.w	r3, r3, #32
 8005866:	2b20      	cmp	r3, #32
 8005868:	f040 80eb 	bne.w	8005a42 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2202      	movs	r2, #2
 8005870:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005878:	4619      	mov	r1, r3
 800587a:	6878      	ldr	r0, [r7, #4]
 800587c:	f000 f908 	bl	8005a90 <HAL_UARTEx_RxEventCallback>
      return;
 8005880:	e0df      	b.n	8005a42 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800588e:	b29b      	uxth	r3, r3
 8005890:	1ad3      	subs	r3, r2, r3
 8005892:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800589c:	b29b      	uxth	r3, r3
 800589e:	2b00      	cmp	r3, #0
 80058a0:	f000 80d1 	beq.w	8005a46 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 80058a4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	f000 80cc 	beq.w	8005a46 <HAL_UART_IRQHandler+0x676>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058b6:	e853 3f00 	ldrex	r3, [r3]
 80058ba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80058bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058be:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80058c2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	461a      	mov	r2, r3
 80058cc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80058d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80058d2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058d4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80058d6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80058d8:	e841 2300 	strex	r3, r2, [r1]
 80058dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80058de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d1e4      	bne.n	80058ae <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	3308      	adds	r3, #8
 80058ea:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058ee:	e853 3f00 	ldrex	r3, [r3]
 80058f2:	623b      	str	r3, [r7, #32]
   return(result);
 80058f4:	6a3b      	ldr	r3, [r7, #32]
 80058f6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80058fa:	f023 0301 	bic.w	r3, r3, #1
 80058fe:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	3308      	adds	r3, #8
 8005908:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800590c:	633a      	str	r2, [r7, #48]	@ 0x30
 800590e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005910:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005912:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005914:	e841 2300 	strex	r3, r2, [r1]
 8005918:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800591a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800591c:	2b00      	cmp	r3, #0
 800591e:	d1e1      	bne.n	80058e4 <HAL_UART_IRQHandler+0x514>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2220      	movs	r2, #32
 8005924:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2200      	movs	r2, #0
 800592c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2200      	movs	r2, #0
 8005932:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800593a:	693b      	ldr	r3, [r7, #16]
 800593c:	e853 3f00 	ldrex	r3, [r3]
 8005940:	60fb      	str	r3, [r7, #12]
   return(result);
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	f023 0310 	bic.w	r3, r3, #16
 8005948:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	461a      	mov	r2, r3
 8005952:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005956:	61fb      	str	r3, [r7, #28]
 8005958:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800595a:	69b9      	ldr	r1, [r7, #24]
 800595c:	69fa      	ldr	r2, [r7, #28]
 800595e:	e841 2300 	strex	r3, r2, [r1]
 8005962:	617b      	str	r3, [r7, #20]
   return(result);
 8005964:	697b      	ldr	r3, [r7, #20]
 8005966:	2b00      	cmp	r3, #0
 8005968:	d1e4      	bne.n	8005934 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2202      	movs	r2, #2
 800596e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005970:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005974:	4619      	mov	r1, r3
 8005976:	6878      	ldr	r0, [r7, #4]
 8005978:	f000 f88a 	bl	8005a90 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800597c:	e063      	b.n	8005a46 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800597e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005982:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005986:	2b00      	cmp	r3, #0
 8005988:	d00e      	beq.n	80059a8 <HAL_UART_IRQHandler+0x5d8>
 800598a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800598e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005992:	2b00      	cmp	r3, #0
 8005994:	d008      	beq.n	80059a8 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800599e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80059a0:	6878      	ldr	r0, [r7, #4]
 80059a2:	f000 ffba 	bl	800691a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80059a6:	e051      	b.n	8005a4c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80059a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d014      	beq.n	80059de <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80059b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d105      	bne.n	80059cc <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80059c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80059c4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d008      	beq.n	80059de <HAL_UART_IRQHandler+0x60e>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d03a      	beq.n	8005a4a <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80059d8:	6878      	ldr	r0, [r7, #4]
 80059da:	4798      	blx	r3
    }
    return;
 80059dc:	e035      	b.n	8005a4a <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80059de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d009      	beq.n	80059fe <HAL_UART_IRQHandler+0x62e>
 80059ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d003      	beq.n	80059fe <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 80059f6:	6878      	ldr	r0, [r7, #4]
 80059f8:	f000 ff64 	bl	80068c4 <UART_EndTransmit_IT>
    return;
 80059fc:	e026      	b.n	8005a4c <HAL_UART_IRQHandler+0x67c>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80059fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a02:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d009      	beq.n	8005a1e <HAL_UART_IRQHandler+0x64e>
 8005a0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a0e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d003      	beq.n	8005a1e <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005a16:	6878      	ldr	r0, [r7, #4]
 8005a18:	f000 ff93 	bl	8006942 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005a1c:	e016      	b.n	8005a4c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005a1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a22:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d010      	beq.n	8005a4c <HAL_UART_IRQHandler+0x67c>
 8005a2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	da0c      	bge.n	8005a4c <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005a32:	6878      	ldr	r0, [r7, #4]
 8005a34:	f000 ff7b 	bl	800692e <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005a38:	e008      	b.n	8005a4c <HAL_UART_IRQHandler+0x67c>
      return;
 8005a3a:	bf00      	nop
 8005a3c:	e006      	b.n	8005a4c <HAL_UART_IRQHandler+0x67c>
    return;
 8005a3e:	bf00      	nop
 8005a40:	e004      	b.n	8005a4c <HAL_UART_IRQHandler+0x67c>
      return;
 8005a42:	bf00      	nop
 8005a44:	e002      	b.n	8005a4c <HAL_UART_IRQHandler+0x67c>
      return;
 8005a46:	bf00      	nop
 8005a48:	e000      	b.n	8005a4c <HAL_UART_IRQHandler+0x67c>
    return;
 8005a4a:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 8005a4c:	37e8      	adds	r7, #232	@ 0xe8
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	bd80      	pop	{r7, pc}
 8005a52:	bf00      	nop

08005a54 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005a54:	b480      	push	{r7}
 8005a56:	b083      	sub	sp, #12
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005a5c:	bf00      	nop
 8005a5e:	370c      	adds	r7, #12
 8005a60:	46bd      	mov	sp, r7
 8005a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a66:	4770      	bx	lr

08005a68 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005a68:	b480      	push	{r7}
 8005a6a:	b083      	sub	sp, #12
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8005a70:	bf00      	nop
 8005a72:	370c      	adds	r7, #12
 8005a74:	46bd      	mov	sp, r7
 8005a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7a:	4770      	bx	lr

08005a7c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005a7c:	b480      	push	{r7}
 8005a7e:	b083      	sub	sp, #12
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005a84:	bf00      	nop
 8005a86:	370c      	adds	r7, #12
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8e:	4770      	bx	lr

08005a90 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005a90:	b480      	push	{r7}
 8005a92:	b083      	sub	sp, #12
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	6078      	str	r0, [r7, #4]
 8005a98:	460b      	mov	r3, r1
 8005a9a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005a9c:	bf00      	nop
 8005a9e:	370c      	adds	r7, #12
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa6:	4770      	bx	lr

08005aa8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005aa8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005aac:	b08c      	sub	sp, #48	@ 0x30
 8005aae:	af00      	add	r7, sp, #0
 8005ab0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005ab8:	697b      	ldr	r3, [r7, #20]
 8005aba:	689a      	ldr	r2, [r3, #8]
 8005abc:	697b      	ldr	r3, [r7, #20]
 8005abe:	691b      	ldr	r3, [r3, #16]
 8005ac0:	431a      	orrs	r2, r3
 8005ac2:	697b      	ldr	r3, [r7, #20]
 8005ac4:	695b      	ldr	r3, [r3, #20]
 8005ac6:	431a      	orrs	r2, r3
 8005ac8:	697b      	ldr	r3, [r7, #20]
 8005aca:	69db      	ldr	r3, [r3, #28]
 8005acc:	4313      	orrs	r3, r2
 8005ace:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005ad0:	697b      	ldr	r3, [r7, #20]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	681a      	ldr	r2, [r3, #0]
 8005ad6:	4baa      	ldr	r3, [pc, #680]	@ (8005d80 <UART_SetConfig+0x2d8>)
 8005ad8:	4013      	ands	r3, r2
 8005ada:	697a      	ldr	r2, [r7, #20]
 8005adc:	6812      	ldr	r2, [r2, #0]
 8005ade:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005ae0:	430b      	orrs	r3, r1
 8005ae2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ae4:	697b      	ldr	r3, [r7, #20]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	685b      	ldr	r3, [r3, #4]
 8005aea:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005aee:	697b      	ldr	r3, [r7, #20]
 8005af0:	68da      	ldr	r2, [r3, #12]
 8005af2:	697b      	ldr	r3, [r7, #20]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	430a      	orrs	r2, r1
 8005af8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005afa:	697b      	ldr	r3, [r7, #20]
 8005afc:	699b      	ldr	r3, [r3, #24]
 8005afe:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005b00:	697b      	ldr	r3, [r7, #20]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	4a9f      	ldr	r2, [pc, #636]	@ (8005d84 <UART_SetConfig+0x2dc>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d004      	beq.n	8005b14 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005b0a:	697b      	ldr	r3, [r7, #20]
 8005b0c:	6a1b      	ldr	r3, [r3, #32]
 8005b0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b10:	4313      	orrs	r3, r2
 8005b12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005b14:	697b      	ldr	r3, [r7, #20]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	689b      	ldr	r3, [r3, #8]
 8005b1a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8005b1e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8005b22:	697a      	ldr	r2, [r7, #20]
 8005b24:	6812      	ldr	r2, [r2, #0]
 8005b26:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005b28:	430b      	orrs	r3, r1
 8005b2a:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005b2c:	697b      	ldr	r3, [r7, #20]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b32:	f023 010f 	bic.w	r1, r3, #15
 8005b36:	697b      	ldr	r3, [r7, #20]
 8005b38:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005b3a:	697b      	ldr	r3, [r7, #20]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	430a      	orrs	r2, r1
 8005b40:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005b42:	697b      	ldr	r3, [r7, #20]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	4a90      	ldr	r2, [pc, #576]	@ (8005d88 <UART_SetConfig+0x2e0>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d125      	bne.n	8005b98 <UART_SetConfig+0xf0>
 8005b4c:	4b8f      	ldr	r3, [pc, #572]	@ (8005d8c <UART_SetConfig+0x2e4>)
 8005b4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b52:	f003 0303 	and.w	r3, r3, #3
 8005b56:	2b03      	cmp	r3, #3
 8005b58:	d81a      	bhi.n	8005b90 <UART_SetConfig+0xe8>
 8005b5a:	a201      	add	r2, pc, #4	@ (adr r2, 8005b60 <UART_SetConfig+0xb8>)
 8005b5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b60:	08005b71 	.word	0x08005b71
 8005b64:	08005b81 	.word	0x08005b81
 8005b68:	08005b79 	.word	0x08005b79
 8005b6c:	08005b89 	.word	0x08005b89
 8005b70:	2301      	movs	r3, #1
 8005b72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b76:	e116      	b.n	8005da6 <UART_SetConfig+0x2fe>
 8005b78:	2302      	movs	r3, #2
 8005b7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b7e:	e112      	b.n	8005da6 <UART_SetConfig+0x2fe>
 8005b80:	2304      	movs	r3, #4
 8005b82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b86:	e10e      	b.n	8005da6 <UART_SetConfig+0x2fe>
 8005b88:	2308      	movs	r3, #8
 8005b8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b8e:	e10a      	b.n	8005da6 <UART_SetConfig+0x2fe>
 8005b90:	2310      	movs	r3, #16
 8005b92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b96:	e106      	b.n	8005da6 <UART_SetConfig+0x2fe>
 8005b98:	697b      	ldr	r3, [r7, #20]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	4a7c      	ldr	r2, [pc, #496]	@ (8005d90 <UART_SetConfig+0x2e8>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d138      	bne.n	8005c14 <UART_SetConfig+0x16c>
 8005ba2:	4b7a      	ldr	r3, [pc, #488]	@ (8005d8c <UART_SetConfig+0x2e4>)
 8005ba4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ba8:	f003 030c 	and.w	r3, r3, #12
 8005bac:	2b0c      	cmp	r3, #12
 8005bae:	d82d      	bhi.n	8005c0c <UART_SetConfig+0x164>
 8005bb0:	a201      	add	r2, pc, #4	@ (adr r2, 8005bb8 <UART_SetConfig+0x110>)
 8005bb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bb6:	bf00      	nop
 8005bb8:	08005bed 	.word	0x08005bed
 8005bbc:	08005c0d 	.word	0x08005c0d
 8005bc0:	08005c0d 	.word	0x08005c0d
 8005bc4:	08005c0d 	.word	0x08005c0d
 8005bc8:	08005bfd 	.word	0x08005bfd
 8005bcc:	08005c0d 	.word	0x08005c0d
 8005bd0:	08005c0d 	.word	0x08005c0d
 8005bd4:	08005c0d 	.word	0x08005c0d
 8005bd8:	08005bf5 	.word	0x08005bf5
 8005bdc:	08005c0d 	.word	0x08005c0d
 8005be0:	08005c0d 	.word	0x08005c0d
 8005be4:	08005c0d 	.word	0x08005c0d
 8005be8:	08005c05 	.word	0x08005c05
 8005bec:	2300      	movs	r3, #0
 8005bee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005bf2:	e0d8      	b.n	8005da6 <UART_SetConfig+0x2fe>
 8005bf4:	2302      	movs	r3, #2
 8005bf6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005bfa:	e0d4      	b.n	8005da6 <UART_SetConfig+0x2fe>
 8005bfc:	2304      	movs	r3, #4
 8005bfe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c02:	e0d0      	b.n	8005da6 <UART_SetConfig+0x2fe>
 8005c04:	2308      	movs	r3, #8
 8005c06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c0a:	e0cc      	b.n	8005da6 <UART_SetConfig+0x2fe>
 8005c0c:	2310      	movs	r3, #16
 8005c0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c12:	e0c8      	b.n	8005da6 <UART_SetConfig+0x2fe>
 8005c14:	697b      	ldr	r3, [r7, #20]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	4a5e      	ldr	r2, [pc, #376]	@ (8005d94 <UART_SetConfig+0x2ec>)
 8005c1a:	4293      	cmp	r3, r2
 8005c1c:	d125      	bne.n	8005c6a <UART_SetConfig+0x1c2>
 8005c1e:	4b5b      	ldr	r3, [pc, #364]	@ (8005d8c <UART_SetConfig+0x2e4>)
 8005c20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c24:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005c28:	2b30      	cmp	r3, #48	@ 0x30
 8005c2a:	d016      	beq.n	8005c5a <UART_SetConfig+0x1b2>
 8005c2c:	2b30      	cmp	r3, #48	@ 0x30
 8005c2e:	d818      	bhi.n	8005c62 <UART_SetConfig+0x1ba>
 8005c30:	2b20      	cmp	r3, #32
 8005c32:	d00a      	beq.n	8005c4a <UART_SetConfig+0x1a2>
 8005c34:	2b20      	cmp	r3, #32
 8005c36:	d814      	bhi.n	8005c62 <UART_SetConfig+0x1ba>
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d002      	beq.n	8005c42 <UART_SetConfig+0x19a>
 8005c3c:	2b10      	cmp	r3, #16
 8005c3e:	d008      	beq.n	8005c52 <UART_SetConfig+0x1aa>
 8005c40:	e00f      	b.n	8005c62 <UART_SetConfig+0x1ba>
 8005c42:	2300      	movs	r3, #0
 8005c44:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c48:	e0ad      	b.n	8005da6 <UART_SetConfig+0x2fe>
 8005c4a:	2302      	movs	r3, #2
 8005c4c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c50:	e0a9      	b.n	8005da6 <UART_SetConfig+0x2fe>
 8005c52:	2304      	movs	r3, #4
 8005c54:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c58:	e0a5      	b.n	8005da6 <UART_SetConfig+0x2fe>
 8005c5a:	2308      	movs	r3, #8
 8005c5c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c60:	e0a1      	b.n	8005da6 <UART_SetConfig+0x2fe>
 8005c62:	2310      	movs	r3, #16
 8005c64:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c68:	e09d      	b.n	8005da6 <UART_SetConfig+0x2fe>
 8005c6a:	697b      	ldr	r3, [r7, #20]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	4a4a      	ldr	r2, [pc, #296]	@ (8005d98 <UART_SetConfig+0x2f0>)
 8005c70:	4293      	cmp	r3, r2
 8005c72:	d125      	bne.n	8005cc0 <UART_SetConfig+0x218>
 8005c74:	4b45      	ldr	r3, [pc, #276]	@ (8005d8c <UART_SetConfig+0x2e4>)
 8005c76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c7a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005c7e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005c80:	d016      	beq.n	8005cb0 <UART_SetConfig+0x208>
 8005c82:	2bc0      	cmp	r3, #192	@ 0xc0
 8005c84:	d818      	bhi.n	8005cb8 <UART_SetConfig+0x210>
 8005c86:	2b80      	cmp	r3, #128	@ 0x80
 8005c88:	d00a      	beq.n	8005ca0 <UART_SetConfig+0x1f8>
 8005c8a:	2b80      	cmp	r3, #128	@ 0x80
 8005c8c:	d814      	bhi.n	8005cb8 <UART_SetConfig+0x210>
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d002      	beq.n	8005c98 <UART_SetConfig+0x1f0>
 8005c92:	2b40      	cmp	r3, #64	@ 0x40
 8005c94:	d008      	beq.n	8005ca8 <UART_SetConfig+0x200>
 8005c96:	e00f      	b.n	8005cb8 <UART_SetConfig+0x210>
 8005c98:	2300      	movs	r3, #0
 8005c9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c9e:	e082      	b.n	8005da6 <UART_SetConfig+0x2fe>
 8005ca0:	2302      	movs	r3, #2
 8005ca2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ca6:	e07e      	b.n	8005da6 <UART_SetConfig+0x2fe>
 8005ca8:	2304      	movs	r3, #4
 8005caa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cae:	e07a      	b.n	8005da6 <UART_SetConfig+0x2fe>
 8005cb0:	2308      	movs	r3, #8
 8005cb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cb6:	e076      	b.n	8005da6 <UART_SetConfig+0x2fe>
 8005cb8:	2310      	movs	r3, #16
 8005cba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cbe:	e072      	b.n	8005da6 <UART_SetConfig+0x2fe>
 8005cc0:	697b      	ldr	r3, [r7, #20]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	4a35      	ldr	r2, [pc, #212]	@ (8005d9c <UART_SetConfig+0x2f4>)
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d12a      	bne.n	8005d20 <UART_SetConfig+0x278>
 8005cca:	4b30      	ldr	r3, [pc, #192]	@ (8005d8c <UART_SetConfig+0x2e4>)
 8005ccc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005cd0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005cd4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005cd8:	d01a      	beq.n	8005d10 <UART_SetConfig+0x268>
 8005cda:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005cde:	d81b      	bhi.n	8005d18 <UART_SetConfig+0x270>
 8005ce0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ce4:	d00c      	beq.n	8005d00 <UART_SetConfig+0x258>
 8005ce6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005cea:	d815      	bhi.n	8005d18 <UART_SetConfig+0x270>
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d003      	beq.n	8005cf8 <UART_SetConfig+0x250>
 8005cf0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005cf4:	d008      	beq.n	8005d08 <UART_SetConfig+0x260>
 8005cf6:	e00f      	b.n	8005d18 <UART_SetConfig+0x270>
 8005cf8:	2300      	movs	r3, #0
 8005cfa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cfe:	e052      	b.n	8005da6 <UART_SetConfig+0x2fe>
 8005d00:	2302      	movs	r3, #2
 8005d02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d06:	e04e      	b.n	8005da6 <UART_SetConfig+0x2fe>
 8005d08:	2304      	movs	r3, #4
 8005d0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d0e:	e04a      	b.n	8005da6 <UART_SetConfig+0x2fe>
 8005d10:	2308      	movs	r3, #8
 8005d12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d16:	e046      	b.n	8005da6 <UART_SetConfig+0x2fe>
 8005d18:	2310      	movs	r3, #16
 8005d1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d1e:	e042      	b.n	8005da6 <UART_SetConfig+0x2fe>
 8005d20:	697b      	ldr	r3, [r7, #20]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	4a17      	ldr	r2, [pc, #92]	@ (8005d84 <UART_SetConfig+0x2dc>)
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d13a      	bne.n	8005da0 <UART_SetConfig+0x2f8>
 8005d2a:	4b18      	ldr	r3, [pc, #96]	@ (8005d8c <UART_SetConfig+0x2e4>)
 8005d2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d30:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005d34:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005d38:	d01a      	beq.n	8005d70 <UART_SetConfig+0x2c8>
 8005d3a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005d3e:	d81b      	bhi.n	8005d78 <UART_SetConfig+0x2d0>
 8005d40:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005d44:	d00c      	beq.n	8005d60 <UART_SetConfig+0x2b8>
 8005d46:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005d4a:	d815      	bhi.n	8005d78 <UART_SetConfig+0x2d0>
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d003      	beq.n	8005d58 <UART_SetConfig+0x2b0>
 8005d50:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d54:	d008      	beq.n	8005d68 <UART_SetConfig+0x2c0>
 8005d56:	e00f      	b.n	8005d78 <UART_SetConfig+0x2d0>
 8005d58:	2300      	movs	r3, #0
 8005d5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d5e:	e022      	b.n	8005da6 <UART_SetConfig+0x2fe>
 8005d60:	2302      	movs	r3, #2
 8005d62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d66:	e01e      	b.n	8005da6 <UART_SetConfig+0x2fe>
 8005d68:	2304      	movs	r3, #4
 8005d6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d6e:	e01a      	b.n	8005da6 <UART_SetConfig+0x2fe>
 8005d70:	2308      	movs	r3, #8
 8005d72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d76:	e016      	b.n	8005da6 <UART_SetConfig+0x2fe>
 8005d78:	2310      	movs	r3, #16
 8005d7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d7e:	e012      	b.n	8005da6 <UART_SetConfig+0x2fe>
 8005d80:	cfff69f3 	.word	0xcfff69f3
 8005d84:	40008000 	.word	0x40008000
 8005d88:	40013800 	.word	0x40013800
 8005d8c:	40021000 	.word	0x40021000
 8005d90:	40004400 	.word	0x40004400
 8005d94:	40004800 	.word	0x40004800
 8005d98:	40004c00 	.word	0x40004c00
 8005d9c:	40005000 	.word	0x40005000
 8005da0:	2310      	movs	r3, #16
 8005da2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005da6:	697b      	ldr	r3, [r7, #20]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	4aae      	ldr	r2, [pc, #696]	@ (8006064 <UART_SetConfig+0x5bc>)
 8005dac:	4293      	cmp	r3, r2
 8005dae:	f040 8097 	bne.w	8005ee0 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005db2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005db6:	2b08      	cmp	r3, #8
 8005db8:	d823      	bhi.n	8005e02 <UART_SetConfig+0x35a>
 8005dba:	a201      	add	r2, pc, #4	@ (adr r2, 8005dc0 <UART_SetConfig+0x318>)
 8005dbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dc0:	08005de5 	.word	0x08005de5
 8005dc4:	08005e03 	.word	0x08005e03
 8005dc8:	08005ded 	.word	0x08005ded
 8005dcc:	08005e03 	.word	0x08005e03
 8005dd0:	08005df3 	.word	0x08005df3
 8005dd4:	08005e03 	.word	0x08005e03
 8005dd8:	08005e03 	.word	0x08005e03
 8005ddc:	08005e03 	.word	0x08005e03
 8005de0:	08005dfb 	.word	0x08005dfb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005de4:	f7fd fad8 	bl	8003398 <HAL_RCC_GetPCLK1Freq>
 8005de8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005dea:	e010      	b.n	8005e0e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005dec:	4b9e      	ldr	r3, [pc, #632]	@ (8006068 <UART_SetConfig+0x5c0>)
 8005dee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005df0:	e00d      	b.n	8005e0e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005df2:	f7fd fa39 	bl	8003268 <HAL_RCC_GetSysClockFreq>
 8005df6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005df8:	e009      	b.n	8005e0e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005dfa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005dfe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005e00:	e005      	b.n	8005e0e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8005e02:	2300      	movs	r3, #0
 8005e04:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005e06:	2301      	movs	r3, #1
 8005e08:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005e0c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	f000 8130 	beq.w	8006076 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005e16:	697b      	ldr	r3, [r7, #20]
 8005e18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e1a:	4a94      	ldr	r2, [pc, #592]	@ (800606c <UART_SetConfig+0x5c4>)
 8005e1c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005e20:	461a      	mov	r2, r3
 8005e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e24:	fbb3 f3f2 	udiv	r3, r3, r2
 8005e28:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005e2a:	697b      	ldr	r3, [r7, #20]
 8005e2c:	685a      	ldr	r2, [r3, #4]
 8005e2e:	4613      	mov	r3, r2
 8005e30:	005b      	lsls	r3, r3, #1
 8005e32:	4413      	add	r3, r2
 8005e34:	69ba      	ldr	r2, [r7, #24]
 8005e36:	429a      	cmp	r2, r3
 8005e38:	d305      	bcc.n	8005e46 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005e3a:	697b      	ldr	r3, [r7, #20]
 8005e3c:	685b      	ldr	r3, [r3, #4]
 8005e3e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005e40:	69ba      	ldr	r2, [r7, #24]
 8005e42:	429a      	cmp	r2, r3
 8005e44:	d903      	bls.n	8005e4e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8005e46:	2301      	movs	r3, #1
 8005e48:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005e4c:	e113      	b.n	8006076 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005e4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e50:	2200      	movs	r2, #0
 8005e52:	60bb      	str	r3, [r7, #8]
 8005e54:	60fa      	str	r2, [r7, #12]
 8005e56:	697b      	ldr	r3, [r7, #20]
 8005e58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e5a:	4a84      	ldr	r2, [pc, #528]	@ (800606c <UART_SetConfig+0x5c4>)
 8005e5c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005e60:	b29b      	uxth	r3, r3
 8005e62:	2200      	movs	r2, #0
 8005e64:	603b      	str	r3, [r7, #0]
 8005e66:	607a      	str	r2, [r7, #4]
 8005e68:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e6c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005e70:	f7fa f9c4 	bl	80001fc <__aeabi_uldivmod>
 8005e74:	4602      	mov	r2, r0
 8005e76:	460b      	mov	r3, r1
 8005e78:	4610      	mov	r0, r2
 8005e7a:	4619      	mov	r1, r3
 8005e7c:	f04f 0200 	mov.w	r2, #0
 8005e80:	f04f 0300 	mov.w	r3, #0
 8005e84:	020b      	lsls	r3, r1, #8
 8005e86:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005e8a:	0202      	lsls	r2, r0, #8
 8005e8c:	6979      	ldr	r1, [r7, #20]
 8005e8e:	6849      	ldr	r1, [r1, #4]
 8005e90:	0849      	lsrs	r1, r1, #1
 8005e92:	2000      	movs	r0, #0
 8005e94:	460c      	mov	r4, r1
 8005e96:	4605      	mov	r5, r0
 8005e98:	eb12 0804 	adds.w	r8, r2, r4
 8005e9c:	eb43 0905 	adc.w	r9, r3, r5
 8005ea0:	697b      	ldr	r3, [r7, #20]
 8005ea2:	685b      	ldr	r3, [r3, #4]
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	469a      	mov	sl, r3
 8005ea8:	4693      	mov	fp, r2
 8005eaa:	4652      	mov	r2, sl
 8005eac:	465b      	mov	r3, fp
 8005eae:	4640      	mov	r0, r8
 8005eb0:	4649      	mov	r1, r9
 8005eb2:	f7fa f9a3 	bl	80001fc <__aeabi_uldivmod>
 8005eb6:	4602      	mov	r2, r0
 8005eb8:	460b      	mov	r3, r1
 8005eba:	4613      	mov	r3, r2
 8005ebc:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005ebe:	6a3b      	ldr	r3, [r7, #32]
 8005ec0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005ec4:	d308      	bcc.n	8005ed8 <UART_SetConfig+0x430>
 8005ec6:	6a3b      	ldr	r3, [r7, #32]
 8005ec8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005ecc:	d204      	bcs.n	8005ed8 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005ece:	697b      	ldr	r3, [r7, #20]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	6a3a      	ldr	r2, [r7, #32]
 8005ed4:	60da      	str	r2, [r3, #12]
 8005ed6:	e0ce      	b.n	8006076 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005ed8:	2301      	movs	r3, #1
 8005eda:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005ede:	e0ca      	b.n	8006076 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005ee0:	697b      	ldr	r3, [r7, #20]
 8005ee2:	69db      	ldr	r3, [r3, #28]
 8005ee4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ee8:	d166      	bne.n	8005fb8 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8005eea:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005eee:	2b08      	cmp	r3, #8
 8005ef0:	d827      	bhi.n	8005f42 <UART_SetConfig+0x49a>
 8005ef2:	a201      	add	r2, pc, #4	@ (adr r2, 8005ef8 <UART_SetConfig+0x450>)
 8005ef4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ef8:	08005f1d 	.word	0x08005f1d
 8005efc:	08005f25 	.word	0x08005f25
 8005f00:	08005f2d 	.word	0x08005f2d
 8005f04:	08005f43 	.word	0x08005f43
 8005f08:	08005f33 	.word	0x08005f33
 8005f0c:	08005f43 	.word	0x08005f43
 8005f10:	08005f43 	.word	0x08005f43
 8005f14:	08005f43 	.word	0x08005f43
 8005f18:	08005f3b 	.word	0x08005f3b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005f1c:	f7fd fa3c 	bl	8003398 <HAL_RCC_GetPCLK1Freq>
 8005f20:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005f22:	e014      	b.n	8005f4e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005f24:	f7fd fa4e 	bl	80033c4 <HAL_RCC_GetPCLK2Freq>
 8005f28:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005f2a:	e010      	b.n	8005f4e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005f2c:	4b4e      	ldr	r3, [pc, #312]	@ (8006068 <UART_SetConfig+0x5c0>)
 8005f2e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005f30:	e00d      	b.n	8005f4e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005f32:	f7fd f999 	bl	8003268 <HAL_RCC_GetSysClockFreq>
 8005f36:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005f38:	e009      	b.n	8005f4e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005f3a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005f3e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005f40:	e005      	b.n	8005f4e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8005f42:	2300      	movs	r3, #0
 8005f44:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005f46:	2301      	movs	r3, #1
 8005f48:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005f4c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	f000 8090 	beq.w	8006076 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005f56:	697b      	ldr	r3, [r7, #20]
 8005f58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f5a:	4a44      	ldr	r2, [pc, #272]	@ (800606c <UART_SetConfig+0x5c4>)
 8005f5c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005f60:	461a      	mov	r2, r3
 8005f62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f64:	fbb3 f3f2 	udiv	r3, r3, r2
 8005f68:	005a      	lsls	r2, r3, #1
 8005f6a:	697b      	ldr	r3, [r7, #20]
 8005f6c:	685b      	ldr	r3, [r3, #4]
 8005f6e:	085b      	lsrs	r3, r3, #1
 8005f70:	441a      	add	r2, r3
 8005f72:	697b      	ldr	r3, [r7, #20]
 8005f74:	685b      	ldr	r3, [r3, #4]
 8005f76:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f7a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005f7c:	6a3b      	ldr	r3, [r7, #32]
 8005f7e:	2b0f      	cmp	r3, #15
 8005f80:	d916      	bls.n	8005fb0 <UART_SetConfig+0x508>
 8005f82:	6a3b      	ldr	r3, [r7, #32]
 8005f84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f88:	d212      	bcs.n	8005fb0 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005f8a:	6a3b      	ldr	r3, [r7, #32]
 8005f8c:	b29b      	uxth	r3, r3
 8005f8e:	f023 030f 	bic.w	r3, r3, #15
 8005f92:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005f94:	6a3b      	ldr	r3, [r7, #32]
 8005f96:	085b      	lsrs	r3, r3, #1
 8005f98:	b29b      	uxth	r3, r3
 8005f9a:	f003 0307 	and.w	r3, r3, #7
 8005f9e:	b29a      	uxth	r2, r3
 8005fa0:	8bfb      	ldrh	r3, [r7, #30]
 8005fa2:	4313      	orrs	r3, r2
 8005fa4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005fa6:	697b      	ldr	r3, [r7, #20]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	8bfa      	ldrh	r2, [r7, #30]
 8005fac:	60da      	str	r2, [r3, #12]
 8005fae:	e062      	b.n	8006076 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005fb0:	2301      	movs	r3, #1
 8005fb2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005fb6:	e05e      	b.n	8006076 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005fb8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005fbc:	2b08      	cmp	r3, #8
 8005fbe:	d828      	bhi.n	8006012 <UART_SetConfig+0x56a>
 8005fc0:	a201      	add	r2, pc, #4	@ (adr r2, 8005fc8 <UART_SetConfig+0x520>)
 8005fc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fc6:	bf00      	nop
 8005fc8:	08005fed 	.word	0x08005fed
 8005fcc:	08005ff5 	.word	0x08005ff5
 8005fd0:	08005ffd 	.word	0x08005ffd
 8005fd4:	08006013 	.word	0x08006013
 8005fd8:	08006003 	.word	0x08006003
 8005fdc:	08006013 	.word	0x08006013
 8005fe0:	08006013 	.word	0x08006013
 8005fe4:	08006013 	.word	0x08006013
 8005fe8:	0800600b 	.word	0x0800600b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005fec:	f7fd f9d4 	bl	8003398 <HAL_RCC_GetPCLK1Freq>
 8005ff0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005ff2:	e014      	b.n	800601e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005ff4:	f7fd f9e6 	bl	80033c4 <HAL_RCC_GetPCLK2Freq>
 8005ff8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005ffa:	e010      	b.n	800601e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005ffc:	4b1a      	ldr	r3, [pc, #104]	@ (8006068 <UART_SetConfig+0x5c0>)
 8005ffe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006000:	e00d      	b.n	800601e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006002:	f7fd f931 	bl	8003268 <HAL_RCC_GetSysClockFreq>
 8006006:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006008:	e009      	b.n	800601e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800600a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800600e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006010:	e005      	b.n	800601e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8006012:	2300      	movs	r3, #0
 8006014:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006016:	2301      	movs	r3, #1
 8006018:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800601c:	bf00      	nop
    }

    if (pclk != 0U)
 800601e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006020:	2b00      	cmp	r3, #0
 8006022:	d028      	beq.n	8006076 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006024:	697b      	ldr	r3, [r7, #20]
 8006026:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006028:	4a10      	ldr	r2, [pc, #64]	@ (800606c <UART_SetConfig+0x5c4>)
 800602a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800602e:	461a      	mov	r2, r3
 8006030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006032:	fbb3 f2f2 	udiv	r2, r3, r2
 8006036:	697b      	ldr	r3, [r7, #20]
 8006038:	685b      	ldr	r3, [r3, #4]
 800603a:	085b      	lsrs	r3, r3, #1
 800603c:	441a      	add	r2, r3
 800603e:	697b      	ldr	r3, [r7, #20]
 8006040:	685b      	ldr	r3, [r3, #4]
 8006042:	fbb2 f3f3 	udiv	r3, r2, r3
 8006046:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006048:	6a3b      	ldr	r3, [r7, #32]
 800604a:	2b0f      	cmp	r3, #15
 800604c:	d910      	bls.n	8006070 <UART_SetConfig+0x5c8>
 800604e:	6a3b      	ldr	r3, [r7, #32]
 8006050:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006054:	d20c      	bcs.n	8006070 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006056:	6a3b      	ldr	r3, [r7, #32]
 8006058:	b29a      	uxth	r2, r3
 800605a:	697b      	ldr	r3, [r7, #20]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	60da      	str	r2, [r3, #12]
 8006060:	e009      	b.n	8006076 <UART_SetConfig+0x5ce>
 8006062:	bf00      	nop
 8006064:	40008000 	.word	0x40008000
 8006068:	00f42400 	.word	0x00f42400
 800606c:	08009be8 	.word	0x08009be8
      }
      else
      {
        ret = HAL_ERROR;
 8006070:	2301      	movs	r3, #1
 8006072:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006076:	697b      	ldr	r3, [r7, #20]
 8006078:	2201      	movs	r2, #1
 800607a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800607e:	697b      	ldr	r3, [r7, #20]
 8006080:	2201      	movs	r2, #1
 8006082:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006086:	697b      	ldr	r3, [r7, #20]
 8006088:	2200      	movs	r2, #0
 800608a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800608c:	697b      	ldr	r3, [r7, #20]
 800608e:	2200      	movs	r2, #0
 8006090:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006092:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8006096:	4618      	mov	r0, r3
 8006098:	3730      	adds	r7, #48	@ 0x30
 800609a:	46bd      	mov	sp, r7
 800609c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080060a0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80060a0:	b480      	push	{r7}
 80060a2:	b083      	sub	sp, #12
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060ac:	f003 0308 	and.w	r3, r3, #8
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d00a      	beq.n	80060ca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	685b      	ldr	r3, [r3, #4]
 80060ba:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	430a      	orrs	r2, r1
 80060c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060ce:	f003 0301 	and.w	r3, r3, #1
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d00a      	beq.n	80060ec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	685b      	ldr	r3, [r3, #4]
 80060dc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	430a      	orrs	r2, r1
 80060ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060f0:	f003 0302 	and.w	r3, r3, #2
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d00a      	beq.n	800610e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	685b      	ldr	r3, [r3, #4]
 80060fe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	430a      	orrs	r2, r1
 800610c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006112:	f003 0304 	and.w	r3, r3, #4
 8006116:	2b00      	cmp	r3, #0
 8006118:	d00a      	beq.n	8006130 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	685b      	ldr	r3, [r3, #4]
 8006120:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	430a      	orrs	r2, r1
 800612e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006134:	f003 0310 	and.w	r3, r3, #16
 8006138:	2b00      	cmp	r3, #0
 800613a:	d00a      	beq.n	8006152 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	689b      	ldr	r3, [r3, #8]
 8006142:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	430a      	orrs	r2, r1
 8006150:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006156:	f003 0320 	and.w	r3, r3, #32
 800615a:	2b00      	cmp	r3, #0
 800615c:	d00a      	beq.n	8006174 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	689b      	ldr	r3, [r3, #8]
 8006164:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	430a      	orrs	r2, r1
 8006172:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006178:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800617c:	2b00      	cmp	r3, #0
 800617e:	d01a      	beq.n	80061b6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	685b      	ldr	r3, [r3, #4]
 8006186:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	430a      	orrs	r2, r1
 8006194:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800619a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800619e:	d10a      	bne.n	80061b6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	685b      	ldr	r3, [r3, #4]
 80061a6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	430a      	orrs	r2, r1
 80061b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d00a      	beq.n	80061d8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	685b      	ldr	r3, [r3, #4]
 80061c8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	430a      	orrs	r2, r1
 80061d6:	605a      	str	r2, [r3, #4]
  }
}
 80061d8:	bf00      	nop
 80061da:	370c      	adds	r7, #12
 80061dc:	46bd      	mov	sp, r7
 80061de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e2:	4770      	bx	lr

080061e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80061e4:	b580      	push	{r7, lr}
 80061e6:	b098      	sub	sp, #96	@ 0x60
 80061e8:	af02      	add	r7, sp, #8
 80061ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2200      	movs	r2, #0
 80061f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80061f4:	f7fb f928 	bl	8001448 <HAL_GetTick>
 80061f8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f003 0308 	and.w	r3, r3, #8
 8006204:	2b08      	cmp	r3, #8
 8006206:	d12f      	bne.n	8006268 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006208:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800620c:	9300      	str	r3, [sp, #0]
 800620e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006210:	2200      	movs	r2, #0
 8006212:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006216:	6878      	ldr	r0, [r7, #4]
 8006218:	f000 f88e 	bl	8006338 <UART_WaitOnFlagUntilTimeout>
 800621c:	4603      	mov	r3, r0
 800621e:	2b00      	cmp	r3, #0
 8006220:	d022      	beq.n	8006268 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006228:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800622a:	e853 3f00 	ldrex	r3, [r3]
 800622e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006230:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006232:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006236:	653b      	str	r3, [r7, #80]	@ 0x50
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	461a      	mov	r2, r3
 800623e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006240:	647b      	str	r3, [r7, #68]	@ 0x44
 8006242:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006244:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006246:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006248:	e841 2300 	strex	r3, r2, [r1]
 800624c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800624e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006250:	2b00      	cmp	r3, #0
 8006252:	d1e6      	bne.n	8006222 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2220      	movs	r2, #32
 8006258:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2200      	movs	r2, #0
 8006260:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006264:	2303      	movs	r3, #3
 8006266:	e063      	b.n	8006330 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f003 0304 	and.w	r3, r3, #4
 8006272:	2b04      	cmp	r3, #4
 8006274:	d149      	bne.n	800630a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006276:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800627a:	9300      	str	r3, [sp, #0]
 800627c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800627e:	2200      	movs	r2, #0
 8006280:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006284:	6878      	ldr	r0, [r7, #4]
 8006286:	f000 f857 	bl	8006338 <UART_WaitOnFlagUntilTimeout>
 800628a:	4603      	mov	r3, r0
 800628c:	2b00      	cmp	r3, #0
 800628e:	d03c      	beq.n	800630a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006298:	e853 3f00 	ldrex	r3, [r3]
 800629c:	623b      	str	r3, [r7, #32]
   return(result);
 800629e:	6a3b      	ldr	r3, [r7, #32]
 80062a0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80062a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	461a      	mov	r2, r3
 80062ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80062ae:	633b      	str	r3, [r7, #48]	@ 0x30
 80062b0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062b2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80062b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80062b6:	e841 2300 	strex	r3, r2, [r1]
 80062ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80062bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d1e6      	bne.n	8006290 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	3308      	adds	r3, #8
 80062c8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062ca:	693b      	ldr	r3, [r7, #16]
 80062cc:	e853 3f00 	ldrex	r3, [r3]
 80062d0:	60fb      	str	r3, [r7, #12]
   return(result);
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	f023 0301 	bic.w	r3, r3, #1
 80062d8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	3308      	adds	r3, #8
 80062e0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80062e2:	61fa      	str	r2, [r7, #28]
 80062e4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062e6:	69b9      	ldr	r1, [r7, #24]
 80062e8:	69fa      	ldr	r2, [r7, #28]
 80062ea:	e841 2300 	strex	r3, r2, [r1]
 80062ee:	617b      	str	r3, [r7, #20]
   return(result);
 80062f0:	697b      	ldr	r3, [r7, #20]
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d1e5      	bne.n	80062c2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2220      	movs	r2, #32
 80062fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2200      	movs	r2, #0
 8006302:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006306:	2303      	movs	r3, #3
 8006308:	e012      	b.n	8006330 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	2220      	movs	r2, #32
 800630e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	2220      	movs	r2, #32
 8006316:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2200      	movs	r2, #0
 800631e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2200      	movs	r2, #0
 8006324:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	2200      	movs	r2, #0
 800632a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800632e:	2300      	movs	r3, #0
}
 8006330:	4618      	mov	r0, r3
 8006332:	3758      	adds	r7, #88	@ 0x58
 8006334:	46bd      	mov	sp, r7
 8006336:	bd80      	pop	{r7, pc}

08006338 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006338:	b580      	push	{r7, lr}
 800633a:	b084      	sub	sp, #16
 800633c:	af00      	add	r7, sp, #0
 800633e:	60f8      	str	r0, [r7, #12]
 8006340:	60b9      	str	r1, [r7, #8]
 8006342:	603b      	str	r3, [r7, #0]
 8006344:	4613      	mov	r3, r2
 8006346:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006348:	e04f      	b.n	80063ea <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800634a:	69bb      	ldr	r3, [r7, #24]
 800634c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006350:	d04b      	beq.n	80063ea <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006352:	f7fb f879 	bl	8001448 <HAL_GetTick>
 8006356:	4602      	mov	r2, r0
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	1ad3      	subs	r3, r2, r3
 800635c:	69ba      	ldr	r2, [r7, #24]
 800635e:	429a      	cmp	r2, r3
 8006360:	d302      	bcc.n	8006368 <UART_WaitOnFlagUntilTimeout+0x30>
 8006362:	69bb      	ldr	r3, [r7, #24]
 8006364:	2b00      	cmp	r3, #0
 8006366:	d101      	bne.n	800636c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006368:	2303      	movs	r3, #3
 800636a:	e04e      	b.n	800640a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f003 0304 	and.w	r3, r3, #4
 8006376:	2b00      	cmp	r3, #0
 8006378:	d037      	beq.n	80063ea <UART_WaitOnFlagUntilTimeout+0xb2>
 800637a:	68bb      	ldr	r3, [r7, #8]
 800637c:	2b80      	cmp	r3, #128	@ 0x80
 800637e:	d034      	beq.n	80063ea <UART_WaitOnFlagUntilTimeout+0xb2>
 8006380:	68bb      	ldr	r3, [r7, #8]
 8006382:	2b40      	cmp	r3, #64	@ 0x40
 8006384:	d031      	beq.n	80063ea <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	69db      	ldr	r3, [r3, #28]
 800638c:	f003 0308 	and.w	r3, r3, #8
 8006390:	2b08      	cmp	r3, #8
 8006392:	d110      	bne.n	80063b6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	2208      	movs	r2, #8
 800639a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800639c:	68f8      	ldr	r0, [r7, #12]
 800639e:	f000 f920 	bl	80065e2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	2208      	movs	r2, #8
 80063a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	2200      	movs	r2, #0
 80063ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80063b2:	2301      	movs	r3, #1
 80063b4:	e029      	b.n	800640a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	69db      	ldr	r3, [r3, #28]
 80063bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80063c0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80063c4:	d111      	bne.n	80063ea <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80063ce:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80063d0:	68f8      	ldr	r0, [r7, #12]
 80063d2:	f000 f906 	bl	80065e2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	2220      	movs	r2, #32
 80063da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	2200      	movs	r2, #0
 80063e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80063e6:	2303      	movs	r3, #3
 80063e8:	e00f      	b.n	800640a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	69da      	ldr	r2, [r3, #28]
 80063f0:	68bb      	ldr	r3, [r7, #8]
 80063f2:	4013      	ands	r3, r2
 80063f4:	68ba      	ldr	r2, [r7, #8]
 80063f6:	429a      	cmp	r2, r3
 80063f8:	bf0c      	ite	eq
 80063fa:	2301      	moveq	r3, #1
 80063fc:	2300      	movne	r3, #0
 80063fe:	b2db      	uxtb	r3, r3
 8006400:	461a      	mov	r2, r3
 8006402:	79fb      	ldrb	r3, [r7, #7]
 8006404:	429a      	cmp	r2, r3
 8006406:	d0a0      	beq.n	800634a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006408:	2300      	movs	r3, #0
}
 800640a:	4618      	mov	r0, r3
 800640c:	3710      	adds	r7, #16
 800640e:	46bd      	mov	sp, r7
 8006410:	bd80      	pop	{r7, pc}
	...

08006414 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006414:	b580      	push	{r7, lr}
 8006416:	b096      	sub	sp, #88	@ 0x58
 8006418:	af00      	add	r7, sp, #0
 800641a:	60f8      	str	r0, [r7, #12]
 800641c:	60b9      	str	r1, [r7, #8]
 800641e:	4613      	mov	r3, r2
 8006420:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	68ba      	ldr	r2, [r7, #8]
 8006426:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	88fa      	ldrh	r2, [r7, #6]
 800642c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	2200      	movs	r2, #0
 8006434:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	2222      	movs	r2, #34	@ 0x22
 800643c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006446:	2b00      	cmp	r3, #0
 8006448:	d02d      	beq.n	80064a6 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006450:	4a40      	ldr	r2, [pc, #256]	@ (8006554 <UART_Start_Receive_DMA+0x140>)
 8006452:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800645a:	4a3f      	ldr	r2, [pc, #252]	@ (8006558 <UART_Start_Receive_DMA+0x144>)
 800645c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006464:	4a3d      	ldr	r2, [pc, #244]	@ (800655c <UART_Start_Receive_DMA+0x148>)
 8006466:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800646e:	2200      	movs	r2, #0
 8006470:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	3324      	adds	r3, #36	@ 0x24
 800647e:	4619      	mov	r1, r3
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006484:	461a      	mov	r2, r3
 8006486:	88fb      	ldrh	r3, [r7, #6]
 8006488:	f7fb fc96 	bl	8001db8 <HAL_DMA_Start_IT>
 800648c:	4603      	mov	r3, r0
 800648e:	2b00      	cmp	r3, #0
 8006490:	d009      	beq.n	80064a6 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	2210      	movs	r2, #16
 8006496:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	2220      	movs	r2, #32
 800649e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 80064a2:	2301      	movs	r3, #1
 80064a4:	e051      	b.n	800654a <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	691b      	ldr	r3, [r3, #16]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d018      	beq.n	80064e0 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80064b6:	e853 3f00 	ldrex	r3, [r3]
 80064ba:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80064bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80064c2:	657b      	str	r3, [r7, #84]	@ 0x54
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	461a      	mov	r2, r3
 80064ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80064cc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80064ce:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064d0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80064d2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80064d4:	e841 2300 	strex	r3, r2, [r1]
 80064d8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80064da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d1e6      	bne.n	80064ae <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	3308      	adds	r3, #8
 80064e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064ea:	e853 3f00 	ldrex	r3, [r3]
 80064ee:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80064f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064f2:	f043 0301 	orr.w	r3, r3, #1
 80064f6:	653b      	str	r3, [r7, #80]	@ 0x50
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	3308      	adds	r3, #8
 80064fe:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006500:	637a      	str	r2, [r7, #52]	@ 0x34
 8006502:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006504:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006506:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006508:	e841 2300 	strex	r3, r2, [r1]
 800650c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800650e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006510:	2b00      	cmp	r3, #0
 8006512:	d1e5      	bne.n	80064e0 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	3308      	adds	r3, #8
 800651a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800651c:	697b      	ldr	r3, [r7, #20]
 800651e:	e853 3f00 	ldrex	r3, [r3]
 8006522:	613b      	str	r3, [r7, #16]
   return(result);
 8006524:	693b      	ldr	r3, [r7, #16]
 8006526:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800652a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	3308      	adds	r3, #8
 8006532:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006534:	623a      	str	r2, [r7, #32]
 8006536:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006538:	69f9      	ldr	r1, [r7, #28]
 800653a:	6a3a      	ldr	r2, [r7, #32]
 800653c:	e841 2300 	strex	r3, r2, [r1]
 8006540:	61bb      	str	r3, [r7, #24]
   return(result);
 8006542:	69bb      	ldr	r3, [r7, #24]
 8006544:	2b00      	cmp	r3, #0
 8006546:	d1e5      	bne.n	8006514 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8006548:	2300      	movs	r3, #0
}
 800654a:	4618      	mov	r0, r3
 800654c:	3758      	adds	r7, #88	@ 0x58
 800654e:	46bd      	mov	sp, r7
 8006550:	bd80      	pop	{r7, pc}
 8006552:	bf00      	nop
 8006554:	080066af 	.word	0x080066af
 8006558:	080067db 	.word	0x080067db
 800655c:	08006819 	.word	0x08006819

08006560 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006560:	b480      	push	{r7}
 8006562:	b08f      	sub	sp, #60	@ 0x3c
 8006564:	af00      	add	r7, sp, #0
 8006566:	6078      	str	r0, [r7, #4]
#if defined(USART_CR1_FIFOEN)
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800656e:	6a3b      	ldr	r3, [r7, #32]
 8006570:	e853 3f00 	ldrex	r3, [r3]
 8006574:	61fb      	str	r3, [r7, #28]
   return(result);
 8006576:	69fb      	ldr	r3, [r7, #28]
 8006578:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800657c:	637b      	str	r3, [r7, #52]	@ 0x34
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	461a      	mov	r2, r3
 8006584:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006586:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006588:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800658a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800658c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800658e:	e841 2300 	strex	r3, r2, [r1]
 8006592:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006596:	2b00      	cmp	r3, #0
 8006598:	d1e6      	bne.n	8006568 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	3308      	adds	r3, #8
 80065a0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	e853 3f00 	ldrex	r3, [r3]
 80065a8:	60bb      	str	r3, [r7, #8]
   return(result);
 80065aa:	68bb      	ldr	r3, [r7, #8]
 80065ac:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80065b0:	633b      	str	r3, [r7, #48]	@ 0x30
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	3308      	adds	r3, #8
 80065b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80065ba:	61ba      	str	r2, [r7, #24]
 80065bc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065be:	6979      	ldr	r1, [r7, #20]
 80065c0:	69ba      	ldr	r2, [r7, #24]
 80065c2:	e841 2300 	strex	r3, r2, [r1]
 80065c6:	613b      	str	r3, [r7, #16]
   return(result);
 80065c8:	693b      	ldr	r3, [r7, #16]
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d1e5      	bne.n	800659a <UART_EndTxTransfer+0x3a>
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2220      	movs	r2, #32
 80065d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 80065d6:	bf00      	nop
 80065d8:	373c      	adds	r7, #60	@ 0x3c
 80065da:	46bd      	mov	sp, r7
 80065dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e0:	4770      	bx	lr

080065e2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80065e2:	b480      	push	{r7}
 80065e4:	b095      	sub	sp, #84	@ 0x54
 80065e6:	af00      	add	r7, sp, #0
 80065e8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065f2:	e853 3f00 	ldrex	r3, [r3]
 80065f6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80065f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065fa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80065fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	461a      	mov	r2, r3
 8006606:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006608:	643b      	str	r3, [r7, #64]	@ 0x40
 800660a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800660c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800660e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006610:	e841 2300 	strex	r3, r2, [r1]
 8006614:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006616:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006618:	2b00      	cmp	r3, #0
 800661a:	d1e6      	bne.n	80065ea <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	3308      	adds	r3, #8
 8006622:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006624:	6a3b      	ldr	r3, [r7, #32]
 8006626:	e853 3f00 	ldrex	r3, [r3]
 800662a:	61fb      	str	r3, [r7, #28]
   return(result);
 800662c:	69fb      	ldr	r3, [r7, #28]
 800662e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006632:	f023 0301 	bic.w	r3, r3, #1
 8006636:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	3308      	adds	r3, #8
 800663e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006640:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006642:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006644:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006646:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006648:	e841 2300 	strex	r3, r2, [r1]
 800664c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800664e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006650:	2b00      	cmp	r3, #0
 8006652:	d1e3      	bne.n	800661c <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006658:	2b01      	cmp	r3, #1
 800665a:	d118      	bne.n	800668e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	e853 3f00 	ldrex	r3, [r3]
 8006668:	60bb      	str	r3, [r7, #8]
   return(result);
 800666a:	68bb      	ldr	r3, [r7, #8]
 800666c:	f023 0310 	bic.w	r3, r3, #16
 8006670:	647b      	str	r3, [r7, #68]	@ 0x44
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	461a      	mov	r2, r3
 8006678:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800667a:	61bb      	str	r3, [r7, #24]
 800667c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800667e:	6979      	ldr	r1, [r7, #20]
 8006680:	69ba      	ldr	r2, [r7, #24]
 8006682:	e841 2300 	strex	r3, r2, [r1]
 8006686:	613b      	str	r3, [r7, #16]
   return(result);
 8006688:	693b      	ldr	r3, [r7, #16]
 800668a:	2b00      	cmp	r3, #0
 800668c:	d1e6      	bne.n	800665c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	2220      	movs	r2, #32
 8006692:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	2200      	movs	r2, #0
 800669a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2200      	movs	r2, #0
 80066a0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80066a2:	bf00      	nop
 80066a4:	3754      	adds	r7, #84	@ 0x54
 80066a6:	46bd      	mov	sp, r7
 80066a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ac:	4770      	bx	lr

080066ae <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80066ae:	b580      	push	{r7, lr}
 80066b0:	b09c      	sub	sp, #112	@ 0x70
 80066b2:	af00      	add	r7, sp, #0
 80066b4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066ba:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f003 0320 	and.w	r3, r3, #32
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d171      	bne.n	80067ae <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 80066ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80066cc:	2200      	movs	r2, #0
 80066ce:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80066d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066da:	e853 3f00 	ldrex	r3, [r3]
 80066de:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80066e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80066e2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80066e6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80066e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	461a      	mov	r2, r3
 80066ee:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80066f0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80066f2:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066f4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80066f6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80066f8:	e841 2300 	strex	r3, r2, [r1]
 80066fc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80066fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006700:	2b00      	cmp	r3, #0
 8006702:	d1e6      	bne.n	80066d2 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006704:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	3308      	adds	r3, #8
 800670a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800670c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800670e:	e853 3f00 	ldrex	r3, [r3]
 8006712:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006714:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006716:	f023 0301 	bic.w	r3, r3, #1
 800671a:	667b      	str	r3, [r7, #100]	@ 0x64
 800671c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	3308      	adds	r3, #8
 8006722:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006724:	647a      	str	r2, [r7, #68]	@ 0x44
 8006726:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006728:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800672a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800672c:	e841 2300 	strex	r3, r2, [r1]
 8006730:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006732:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006734:	2b00      	cmp	r3, #0
 8006736:	d1e5      	bne.n	8006704 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006738:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	3308      	adds	r3, #8
 800673e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006742:	e853 3f00 	ldrex	r3, [r3]
 8006746:	623b      	str	r3, [r7, #32]
   return(result);
 8006748:	6a3b      	ldr	r3, [r7, #32]
 800674a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800674e:	663b      	str	r3, [r7, #96]	@ 0x60
 8006750:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	3308      	adds	r3, #8
 8006756:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006758:	633a      	str	r2, [r7, #48]	@ 0x30
 800675a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800675c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800675e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006760:	e841 2300 	strex	r3, r2, [r1]
 8006764:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006766:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006768:	2b00      	cmp	r3, #0
 800676a:	d1e5      	bne.n	8006738 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800676c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800676e:	2220      	movs	r2, #32
 8006770:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006774:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006776:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006778:	2b01      	cmp	r3, #1
 800677a:	d118      	bne.n	80067ae <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800677c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006782:	693b      	ldr	r3, [r7, #16]
 8006784:	e853 3f00 	ldrex	r3, [r3]
 8006788:	60fb      	str	r3, [r7, #12]
   return(result);
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	f023 0310 	bic.w	r3, r3, #16
 8006790:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006792:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	461a      	mov	r2, r3
 8006798:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800679a:	61fb      	str	r3, [r7, #28]
 800679c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800679e:	69b9      	ldr	r1, [r7, #24]
 80067a0:	69fa      	ldr	r2, [r7, #28]
 80067a2:	e841 2300 	strex	r3, r2, [r1]
 80067a6:	617b      	str	r3, [r7, #20]
   return(result);
 80067a8:	697b      	ldr	r3, [r7, #20]
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d1e6      	bne.n	800677c <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80067ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80067b0:	2200      	movs	r2, #0
 80067b2:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80067b4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80067b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80067b8:	2b01      	cmp	r3, #1
 80067ba:	d107      	bne.n	80067cc <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80067bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80067be:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80067c2:	4619      	mov	r1, r3
 80067c4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80067c6:	f7ff f963 	bl	8005a90 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80067ca:	e002      	b.n	80067d2 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80067cc:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80067ce:	f7f9 feab 	bl	8000528 <HAL_UART_RxCpltCallback>
}
 80067d2:	bf00      	nop
 80067d4:	3770      	adds	r7, #112	@ 0x70
 80067d6:	46bd      	mov	sp, r7
 80067d8:	bd80      	pop	{r7, pc}

080067da <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80067da:	b580      	push	{r7, lr}
 80067dc:	b084      	sub	sp, #16
 80067de:	af00      	add	r7, sp, #0
 80067e0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067e6:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	2201      	movs	r2, #1
 80067ec:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80067f2:	2b01      	cmp	r3, #1
 80067f4:	d109      	bne.n	800680a <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80067fc:	085b      	lsrs	r3, r3, #1
 80067fe:	b29b      	uxth	r3, r3
 8006800:	4619      	mov	r1, r3
 8006802:	68f8      	ldr	r0, [r7, #12]
 8006804:	f7ff f944 	bl	8005a90 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006808:	e002      	b.n	8006810 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800680a:	68f8      	ldr	r0, [r7, #12]
 800680c:	f7ff f92c 	bl	8005a68 <HAL_UART_RxHalfCpltCallback>
}
 8006810:	bf00      	nop
 8006812:	3710      	adds	r7, #16
 8006814:	46bd      	mov	sp, r7
 8006816:	bd80      	pop	{r7, pc}

08006818 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006818:	b580      	push	{r7, lr}
 800681a:	b086      	sub	sp, #24
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006824:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8006826:	697b      	ldr	r3, [r7, #20]
 8006828:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800682c:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800682e:	697b      	ldr	r3, [r7, #20]
 8006830:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006834:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8006836:	697b      	ldr	r3, [r7, #20]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	689b      	ldr	r3, [r3, #8]
 800683c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006840:	2b80      	cmp	r3, #128	@ 0x80
 8006842:	d109      	bne.n	8006858 <UART_DMAError+0x40>
 8006844:	693b      	ldr	r3, [r7, #16]
 8006846:	2b21      	cmp	r3, #33	@ 0x21
 8006848:	d106      	bne.n	8006858 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800684a:	697b      	ldr	r3, [r7, #20]
 800684c:	2200      	movs	r2, #0
 800684e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8006852:	6978      	ldr	r0, [r7, #20]
 8006854:	f7ff fe84 	bl	8006560 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8006858:	697b      	ldr	r3, [r7, #20]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	689b      	ldr	r3, [r3, #8]
 800685e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006862:	2b40      	cmp	r3, #64	@ 0x40
 8006864:	d109      	bne.n	800687a <UART_DMAError+0x62>
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	2b22      	cmp	r3, #34	@ 0x22
 800686a:	d106      	bne.n	800687a <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800686c:	697b      	ldr	r3, [r7, #20]
 800686e:	2200      	movs	r2, #0
 8006870:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8006874:	6978      	ldr	r0, [r7, #20]
 8006876:	f7ff feb4 	bl	80065e2 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800687a:	697b      	ldr	r3, [r7, #20]
 800687c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006880:	f043 0210 	orr.w	r2, r3, #16
 8006884:	697b      	ldr	r3, [r7, #20]
 8006886:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800688a:	6978      	ldr	r0, [r7, #20]
 800688c:	f7ff f8f6 	bl	8005a7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006890:	bf00      	nop
 8006892:	3718      	adds	r7, #24
 8006894:	46bd      	mov	sp, r7
 8006896:	bd80      	pop	{r7, pc}

08006898 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006898:	b580      	push	{r7, lr}
 800689a:	b084      	sub	sp, #16
 800689c:	af00      	add	r7, sp, #0
 800689e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068a4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	2200      	movs	r2, #0
 80068aa:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	2200      	movs	r2, #0
 80068b2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80068b6:	68f8      	ldr	r0, [r7, #12]
 80068b8:	f7ff f8e0 	bl	8005a7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80068bc:	bf00      	nop
 80068be:	3710      	adds	r7, #16
 80068c0:	46bd      	mov	sp, r7
 80068c2:	bd80      	pop	{r7, pc}

080068c4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80068c4:	b580      	push	{r7, lr}
 80068c6:	b088      	sub	sp, #32
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	e853 3f00 	ldrex	r3, [r3]
 80068d8:	60bb      	str	r3, [r7, #8]
   return(result);
 80068da:	68bb      	ldr	r3, [r7, #8]
 80068dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80068e0:	61fb      	str	r3, [r7, #28]
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	461a      	mov	r2, r3
 80068e8:	69fb      	ldr	r3, [r7, #28]
 80068ea:	61bb      	str	r3, [r7, #24]
 80068ec:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068ee:	6979      	ldr	r1, [r7, #20]
 80068f0:	69ba      	ldr	r2, [r7, #24]
 80068f2:	e841 2300 	strex	r3, r2, [r1]
 80068f6:	613b      	str	r3, [r7, #16]
   return(result);
 80068f8:	693b      	ldr	r3, [r7, #16]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d1e6      	bne.n	80068cc <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	2220      	movs	r2, #32
 8006902:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2200      	movs	r2, #0
 800690a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800690c:	6878      	ldr	r0, [r7, #4]
 800690e:	f7ff f8a1 	bl	8005a54 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006912:	bf00      	nop
 8006914:	3720      	adds	r7, #32
 8006916:	46bd      	mov	sp, r7
 8006918:	bd80      	pop	{r7, pc}

0800691a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800691a:	b480      	push	{r7}
 800691c:	b083      	sub	sp, #12
 800691e:	af00      	add	r7, sp, #0
 8006920:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006922:	bf00      	nop
 8006924:	370c      	adds	r7, #12
 8006926:	46bd      	mov	sp, r7
 8006928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692c:	4770      	bx	lr

0800692e <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800692e:	b480      	push	{r7}
 8006930:	b083      	sub	sp, #12
 8006932:	af00      	add	r7, sp, #0
 8006934:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8006936:	bf00      	nop
 8006938:	370c      	adds	r7, #12
 800693a:	46bd      	mov	sp, r7
 800693c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006940:	4770      	bx	lr

08006942 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8006942:	b480      	push	{r7}
 8006944:	b083      	sub	sp, #12
 8006946:	af00      	add	r7, sp, #0
 8006948:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800694a:	bf00      	nop
 800694c:	370c      	adds	r7, #12
 800694e:	46bd      	mov	sp, r7
 8006950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006954:	4770      	bx	lr

08006956 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006956:	b480      	push	{r7}
 8006958:	b085      	sub	sp, #20
 800695a:	af00      	add	r7, sp, #0
 800695c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006964:	2b01      	cmp	r3, #1
 8006966:	d101      	bne.n	800696c <HAL_UARTEx_DisableFifoMode+0x16>
 8006968:	2302      	movs	r3, #2
 800696a:	e027      	b.n	80069bc <HAL_UARTEx_DisableFifoMode+0x66>
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	2201      	movs	r2, #1
 8006970:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2224      	movs	r2, #36	@ 0x24
 8006978:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	681a      	ldr	r2, [r3, #0]
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	f022 0201 	bic.w	r2, r2, #1
 8006992:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800699a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	2200      	movs	r2, #0
 80069a0:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	68fa      	ldr	r2, [r7, #12]
 80069a8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	2220      	movs	r2, #32
 80069ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	2200      	movs	r2, #0
 80069b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80069ba:	2300      	movs	r3, #0
}
 80069bc:	4618      	mov	r0, r3
 80069be:	3714      	adds	r7, #20
 80069c0:	46bd      	mov	sp, r7
 80069c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c6:	4770      	bx	lr

080069c8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b084      	sub	sp, #16
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
 80069d0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80069d8:	2b01      	cmp	r3, #1
 80069da:	d101      	bne.n	80069e0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80069dc:	2302      	movs	r3, #2
 80069de:	e02d      	b.n	8006a3c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2201      	movs	r2, #1
 80069e4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2224      	movs	r2, #36	@ 0x24
 80069ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	681a      	ldr	r2, [r3, #0]
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f022 0201 	bic.w	r2, r2, #1
 8006a06:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	689b      	ldr	r3, [r3, #8]
 8006a0e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	683a      	ldr	r2, [r7, #0]
 8006a18:	430a      	orrs	r2, r1
 8006a1a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006a1c:	6878      	ldr	r0, [r7, #4]
 8006a1e:	f000 f84f 	bl	8006ac0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	68fa      	ldr	r2, [r7, #12]
 8006a28:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	2220      	movs	r2, #32
 8006a2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	2200      	movs	r2, #0
 8006a36:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006a3a:	2300      	movs	r3, #0
}
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	3710      	adds	r7, #16
 8006a40:	46bd      	mov	sp, r7
 8006a42:	bd80      	pop	{r7, pc}

08006a44 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	b084      	sub	sp, #16
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
 8006a4c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006a54:	2b01      	cmp	r3, #1
 8006a56:	d101      	bne.n	8006a5c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006a58:	2302      	movs	r3, #2
 8006a5a:	e02d      	b.n	8006ab8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2201      	movs	r2, #1
 8006a60:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2224      	movs	r2, #36	@ 0x24
 8006a68:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	681a      	ldr	r2, [r3, #0]
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	f022 0201 	bic.w	r2, r2, #1
 8006a82:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	689b      	ldr	r3, [r3, #8]
 8006a8a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	683a      	ldr	r2, [r7, #0]
 8006a94:	430a      	orrs	r2, r1
 8006a96:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006a98:	6878      	ldr	r0, [r7, #4]
 8006a9a:	f000 f811 	bl	8006ac0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	68fa      	ldr	r2, [r7, #12]
 8006aa4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	2220      	movs	r2, #32
 8006aaa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006ab6:	2300      	movs	r3, #0
}
 8006ab8:	4618      	mov	r0, r3
 8006aba:	3710      	adds	r7, #16
 8006abc:	46bd      	mov	sp, r7
 8006abe:	bd80      	pop	{r7, pc}

08006ac0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006ac0:	b480      	push	{r7}
 8006ac2:	b085      	sub	sp, #20
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d108      	bne.n	8006ae2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2201      	movs	r2, #1
 8006ad4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	2201      	movs	r2, #1
 8006adc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006ae0:	e031      	b.n	8006b46 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006ae2:	2308      	movs	r3, #8
 8006ae4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006ae6:	2308      	movs	r3, #8
 8006ae8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	689b      	ldr	r3, [r3, #8]
 8006af0:	0e5b      	lsrs	r3, r3, #25
 8006af2:	b2db      	uxtb	r3, r3
 8006af4:	f003 0307 	and.w	r3, r3, #7
 8006af8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	689b      	ldr	r3, [r3, #8]
 8006b00:	0f5b      	lsrs	r3, r3, #29
 8006b02:	b2db      	uxtb	r3, r3
 8006b04:	f003 0307 	and.w	r3, r3, #7
 8006b08:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006b0a:	7bbb      	ldrb	r3, [r7, #14]
 8006b0c:	7b3a      	ldrb	r2, [r7, #12]
 8006b0e:	4911      	ldr	r1, [pc, #68]	@ (8006b54 <UARTEx_SetNbDataToProcess+0x94>)
 8006b10:	5c8a      	ldrb	r2, [r1, r2]
 8006b12:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006b16:	7b3a      	ldrb	r2, [r7, #12]
 8006b18:	490f      	ldr	r1, [pc, #60]	@ (8006b58 <UARTEx_SetNbDataToProcess+0x98>)
 8006b1a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006b1c:	fb93 f3f2 	sdiv	r3, r3, r2
 8006b20:	b29a      	uxth	r2, r3
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006b28:	7bfb      	ldrb	r3, [r7, #15]
 8006b2a:	7b7a      	ldrb	r2, [r7, #13]
 8006b2c:	4909      	ldr	r1, [pc, #36]	@ (8006b54 <UARTEx_SetNbDataToProcess+0x94>)
 8006b2e:	5c8a      	ldrb	r2, [r1, r2]
 8006b30:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006b34:	7b7a      	ldrb	r2, [r7, #13]
 8006b36:	4908      	ldr	r1, [pc, #32]	@ (8006b58 <UARTEx_SetNbDataToProcess+0x98>)
 8006b38:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006b3a:	fb93 f3f2 	sdiv	r3, r3, r2
 8006b3e:	b29a      	uxth	r2, r3
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006b46:	bf00      	nop
 8006b48:	3714      	adds	r7, #20
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b50:	4770      	bx	lr
 8006b52:	bf00      	nop
 8006b54:	08009c00 	.word	0x08009c00
 8006b58:	08009c08 	.word	0x08009c08

08006b5c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8006b60:	4904      	ldr	r1, [pc, #16]	@ (8006b74 <MX_FATFS_Init+0x18>)
 8006b62:	4805      	ldr	r0, [pc, #20]	@ (8006b78 <MX_FATFS_Init+0x1c>)
 8006b64:	f002 ffa8 	bl	8009ab8 <FATFS_LinkDriver>
 8006b68:	4603      	mov	r3, r0
 8006b6a:	461a      	mov	r2, r3
 8006b6c:	4b03      	ldr	r3, [pc, #12]	@ (8006b7c <MX_FATFS_Init+0x20>)
 8006b6e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8006b70:	bf00      	nop
 8006b72:	bd80      	pop	{r7, pc}
 8006b74:	20040664 	.word	0x20040664
 8006b78:	2004000c 	.word	0x2004000c
 8006b7c:	20040660 	.word	0x20040660

08006b80 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8006b80:	b480      	push	{r7}
 8006b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8006b84:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8006b86:	4618      	mov	r0, r3
 8006b88:	46bd      	mov	sp, r7
 8006b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8e:	4770      	bx	lr

08006b90 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8006b90:	b580      	push	{r7, lr}
 8006b92:	b082      	sub	sp, #8
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	4603      	mov	r3, r0
 8006b98:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    return USER_SPI_initialize(pdrv);
 8006b9a:	79fb      	ldrb	r3, [r7, #7]
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	f000 f9d7 	bl	8006f50 <USER_SPI_initialize>
 8006ba2:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	3708      	adds	r7, #8
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	bd80      	pop	{r7, pc}

08006bac <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8006bac:	b580      	push	{r7, lr}
 8006bae:	b082      	sub	sp, #8
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	4603      	mov	r3, r0
 8006bb4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 8006bb6:	79fb      	ldrb	r3, [r7, #7]
 8006bb8:	4618      	mov	r0, r3
 8006bba:	f000 fab3 	bl	8007124 <USER_SPI_status>
 8006bbe:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8006bc0:	4618      	mov	r0, r3
 8006bc2:	3708      	adds	r7, #8
 8006bc4:	46bd      	mov	sp, r7
 8006bc6:	bd80      	pop	{r7, pc}

08006bc8 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8006bc8:	b580      	push	{r7, lr}
 8006bca:	b084      	sub	sp, #16
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	60b9      	str	r1, [r7, #8]
 8006bd0:	607a      	str	r2, [r7, #4]
 8006bd2:	603b      	str	r3, [r7, #0]
 8006bd4:	4603      	mov	r3, r0
 8006bd6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 8006bd8:	7bf8      	ldrb	r0, [r7, #15]
 8006bda:	683b      	ldr	r3, [r7, #0]
 8006bdc:	687a      	ldr	r2, [r7, #4]
 8006bde:	68b9      	ldr	r1, [r7, #8]
 8006be0:	f000 fab6 	bl	8007150 <USER_SPI_read>
 8006be4:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8006be6:	4618      	mov	r0, r3
 8006be8:	3710      	adds	r7, #16
 8006bea:	46bd      	mov	sp, r7
 8006bec:	bd80      	pop	{r7, pc}

08006bee <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8006bee:	b580      	push	{r7, lr}
 8006bf0:	b084      	sub	sp, #16
 8006bf2:	af00      	add	r7, sp, #0
 8006bf4:	60b9      	str	r1, [r7, #8]
 8006bf6:	607a      	str	r2, [r7, #4]
 8006bf8:	603b      	str	r3, [r7, #0]
 8006bfa:	4603      	mov	r3, r0
 8006bfc:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 8006bfe:	7bf8      	ldrb	r0, [r7, #15]
 8006c00:	683b      	ldr	r3, [r7, #0]
 8006c02:	687a      	ldr	r2, [r7, #4]
 8006c04:	68b9      	ldr	r1, [r7, #8]
 8006c06:	f000 fb09 	bl	800721c <USER_SPI_write>
 8006c0a:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	3710      	adds	r7, #16
 8006c10:	46bd      	mov	sp, r7
 8006c12:	bd80      	pop	{r7, pc}

08006c14 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8006c14:	b580      	push	{r7, lr}
 8006c16:	b082      	sub	sp, #8
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	4603      	mov	r3, r0
 8006c1c:	603a      	str	r2, [r7, #0]
 8006c1e:	71fb      	strb	r3, [r7, #7]
 8006c20:	460b      	mov	r3, r1
 8006c22:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 8006c24:	79b9      	ldrb	r1, [r7, #6]
 8006c26:	79fb      	ldrb	r3, [r7, #7]
 8006c28:	683a      	ldr	r2, [r7, #0]
 8006c2a:	4618      	mov	r0, r3
 8006c2c:	f000 fb72 	bl	8007314 <USER_SPI_ioctl>
 8006c30:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8006c32:	4618      	mov	r0, r3
 8006c34:	3708      	adds	r7, #8
 8006c36:	46bd      	mov	sp, r7
 8006c38:	bd80      	pop	{r7, pc}
	...

08006c3c <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	b082      	sub	sp, #8
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8006c44:	f7fa fc00 	bl	8001448 <HAL_GetTick>
 8006c48:	4603      	mov	r3, r0
 8006c4a:	4a04      	ldr	r2, [pc, #16]	@ (8006c5c <SPI_Timer_On+0x20>)
 8006c4c:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8006c4e:	4a04      	ldr	r2, [pc, #16]	@ (8006c60 <SPI_Timer_On+0x24>)
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	6013      	str	r3, [r2, #0]
}
 8006c54:	bf00      	nop
 8006c56:	3708      	adds	r7, #8
 8006c58:	46bd      	mov	sp, r7
 8006c5a:	bd80      	pop	{r7, pc}
 8006c5c:	2004066c 	.word	0x2004066c
 8006c60:	20040670 	.word	0x20040670

08006c64 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8006c64:	b580      	push	{r7, lr}
 8006c66:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8006c68:	f7fa fbee 	bl	8001448 <HAL_GetTick>
 8006c6c:	4602      	mov	r2, r0
 8006c6e:	4b06      	ldr	r3, [pc, #24]	@ (8006c88 <SPI_Timer_Status+0x24>)
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	1ad2      	subs	r2, r2, r3
 8006c74:	4b05      	ldr	r3, [pc, #20]	@ (8006c8c <SPI_Timer_Status+0x28>)
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	429a      	cmp	r2, r3
 8006c7a:	bf34      	ite	cc
 8006c7c:	2301      	movcc	r3, #1
 8006c7e:	2300      	movcs	r3, #0
 8006c80:	b2db      	uxtb	r3, r3
}
 8006c82:	4618      	mov	r0, r3
 8006c84:	bd80      	pop	{r7, pc}
 8006c86:	bf00      	nop
 8006c88:	2004066c 	.word	0x2004066c
 8006c8c:	20040670 	.word	0x20040670

08006c90 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8006c90:	b580      	push	{r7, lr}
 8006c92:	b086      	sub	sp, #24
 8006c94:	af02      	add	r7, sp, #8
 8006c96:	4603      	mov	r3, r0
 8006c98:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8006c9a:	f107 020f 	add.w	r2, r7, #15
 8006c9e:	1df9      	adds	r1, r7, #7
 8006ca0:	2332      	movs	r3, #50	@ 0x32
 8006ca2:	9300      	str	r3, [sp, #0]
 8006ca4:	2301      	movs	r3, #1
 8006ca6:	4804      	ldr	r0, [pc, #16]	@ (8006cb8 <xchg_spi+0x28>)
 8006ca8:	f7fd fb93 	bl	80043d2 <HAL_SPI_TransmitReceive>
    return rxDat;
 8006cac:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cae:	4618      	mov	r0, r3
 8006cb0:	3710      	adds	r7, #16
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	bd80      	pop	{r7, pc}
 8006cb6:	bf00      	nop
 8006cb8:	200401a8 	.word	0x200401a8

08006cbc <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8006cbc:	b590      	push	{r4, r7, lr}
 8006cbe:	b085      	sub	sp, #20
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	6078      	str	r0, [r7, #4]
 8006cc4:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8006cc6:	2300      	movs	r3, #0
 8006cc8:	60fb      	str	r3, [r7, #12]
 8006cca:	e00a      	b.n	8006ce2 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8006ccc:	687a      	ldr	r2, [r7, #4]
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	18d4      	adds	r4, r2, r3
 8006cd2:	20ff      	movs	r0, #255	@ 0xff
 8006cd4:	f7ff ffdc 	bl	8006c90 <xchg_spi>
 8006cd8:	4603      	mov	r3, r0
 8006cda:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	3301      	adds	r3, #1
 8006ce0:	60fb      	str	r3, [r7, #12]
 8006ce2:	68fa      	ldr	r2, [r7, #12]
 8006ce4:	683b      	ldr	r3, [r7, #0]
 8006ce6:	429a      	cmp	r2, r3
 8006ce8:	d3f0      	bcc.n	8006ccc <rcvr_spi_multi+0x10>
	}
}
 8006cea:	bf00      	nop
 8006cec:	bf00      	nop
 8006cee:	3714      	adds	r7, #20
 8006cf0:	46bd      	mov	sp, r7
 8006cf2:	bd90      	pop	{r4, r7, pc}

08006cf4 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	b082      	sub	sp, #8
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
 8006cfc:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 8006cfe:	683b      	ldr	r3, [r7, #0]
 8006d00:	b29a      	uxth	r2, r3
 8006d02:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006d06:	6879      	ldr	r1, [r7, #4]
 8006d08:	4803      	ldr	r0, [pc, #12]	@ (8006d18 <xmit_spi_multi+0x24>)
 8006d0a:	f7fd f9ec 	bl	80040e6 <HAL_SPI_Transmit>
}
 8006d0e:	bf00      	nop
 8006d10:	3708      	adds	r7, #8
 8006d12:	46bd      	mov	sp, r7
 8006d14:	bd80      	pop	{r7, pc}
 8006d16:	bf00      	nop
 8006d18:	200401a8 	.word	0x200401a8

08006d1c <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	b086      	sub	sp, #24
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8006d24:	f7fa fb90 	bl	8001448 <HAL_GetTick>
 8006d28:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8006d2e:	20ff      	movs	r0, #255	@ 0xff
 8006d30:	f7ff ffae 	bl	8006c90 <xchg_spi>
 8006d34:	4603      	mov	r3, r0
 8006d36:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8006d38:	7bfb      	ldrb	r3, [r7, #15]
 8006d3a:	2bff      	cmp	r3, #255	@ 0xff
 8006d3c:	d007      	beq.n	8006d4e <wait_ready+0x32>
 8006d3e:	f7fa fb83 	bl	8001448 <HAL_GetTick>
 8006d42:	4602      	mov	r2, r0
 8006d44:	697b      	ldr	r3, [r7, #20]
 8006d46:	1ad3      	subs	r3, r2, r3
 8006d48:	693a      	ldr	r2, [r7, #16]
 8006d4a:	429a      	cmp	r2, r3
 8006d4c:	d8ef      	bhi.n	8006d2e <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8006d4e:	7bfb      	ldrb	r3, [r7, #15]
 8006d50:	2bff      	cmp	r3, #255	@ 0xff
 8006d52:	bf0c      	ite	eq
 8006d54:	2301      	moveq	r3, #1
 8006d56:	2300      	movne	r3, #0
 8006d58:	b2db      	uxtb	r3, r3
}
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	3718      	adds	r7, #24
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	bd80      	pop	{r7, pc}
	...

08006d64 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8006d64:	b580      	push	{r7, lr}
 8006d66:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8006d68:	2201      	movs	r2, #1
 8006d6a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8006d6e:	4804      	ldr	r0, [pc, #16]	@ (8006d80 <despiselect+0x1c>)
 8006d70:	f7fb fc3a 	bl	80025e8 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8006d74:	20ff      	movs	r0, #255	@ 0xff
 8006d76:	f7ff ff8b 	bl	8006c90 <xchg_spi>

}
 8006d7a:	bf00      	nop
 8006d7c:	bd80      	pop	{r7, pc}
 8006d7e:	bf00      	nop
 8006d80:	48000400 	.word	0x48000400

08006d84 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8006d84:	b580      	push	{r7, lr}
 8006d86:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8006d88:	2200      	movs	r2, #0
 8006d8a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8006d8e:	480a      	ldr	r0, [pc, #40]	@ (8006db8 <spiselect+0x34>)
 8006d90:	f7fb fc2a 	bl	80025e8 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8006d94:	20ff      	movs	r0, #255	@ 0xff
 8006d96:	f7ff ff7b 	bl	8006c90 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8006d9a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8006d9e:	f7ff ffbd 	bl	8006d1c <wait_ready>
 8006da2:	4603      	mov	r3, r0
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d001      	beq.n	8006dac <spiselect+0x28>
 8006da8:	2301      	movs	r3, #1
 8006daa:	e002      	b.n	8006db2 <spiselect+0x2e>

	despiselect();
 8006dac:	f7ff ffda 	bl	8006d64 <despiselect>
	return 0;	/* Timeout */
 8006db0:	2300      	movs	r3, #0
}
 8006db2:	4618      	mov	r0, r3
 8006db4:	bd80      	pop	{r7, pc}
 8006db6:	bf00      	nop
 8006db8:	48000400 	.word	0x48000400

08006dbc <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8006dbc:	b580      	push	{r7, lr}
 8006dbe:	b084      	sub	sp, #16
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	6078      	str	r0, [r7, #4]
 8006dc4:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8006dc6:	20c8      	movs	r0, #200	@ 0xc8
 8006dc8:	f7ff ff38 	bl	8006c3c <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8006dcc:	20ff      	movs	r0, #255	@ 0xff
 8006dce:	f7ff ff5f 	bl	8006c90 <xchg_spi>
 8006dd2:	4603      	mov	r3, r0
 8006dd4:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8006dd6:	7bfb      	ldrb	r3, [r7, #15]
 8006dd8:	2bff      	cmp	r3, #255	@ 0xff
 8006dda:	d104      	bne.n	8006de6 <rcvr_datablock+0x2a>
 8006ddc:	f7ff ff42 	bl	8006c64 <SPI_Timer_Status>
 8006de0:	4603      	mov	r3, r0
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d1f2      	bne.n	8006dcc <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8006de6:	7bfb      	ldrb	r3, [r7, #15]
 8006de8:	2bfe      	cmp	r3, #254	@ 0xfe
 8006dea:	d001      	beq.n	8006df0 <rcvr_datablock+0x34>
 8006dec:	2300      	movs	r3, #0
 8006dee:	e00a      	b.n	8006e06 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8006df0:	6839      	ldr	r1, [r7, #0]
 8006df2:	6878      	ldr	r0, [r7, #4]
 8006df4:	f7ff ff62 	bl	8006cbc <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8006df8:	20ff      	movs	r0, #255	@ 0xff
 8006dfa:	f7ff ff49 	bl	8006c90 <xchg_spi>
 8006dfe:	20ff      	movs	r0, #255	@ 0xff
 8006e00:	f7ff ff46 	bl	8006c90 <xchg_spi>

	return 1;						/* Function succeeded */
 8006e04:	2301      	movs	r3, #1
}
 8006e06:	4618      	mov	r0, r3
 8006e08:	3710      	adds	r7, #16
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	bd80      	pop	{r7, pc}

08006e0e <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8006e0e:	b580      	push	{r7, lr}
 8006e10:	b084      	sub	sp, #16
 8006e12:	af00      	add	r7, sp, #0
 8006e14:	6078      	str	r0, [r7, #4]
 8006e16:	460b      	mov	r3, r1
 8006e18:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8006e1a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8006e1e:	f7ff ff7d 	bl	8006d1c <wait_ready>
 8006e22:	4603      	mov	r3, r0
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d101      	bne.n	8006e2c <xmit_datablock+0x1e>
 8006e28:	2300      	movs	r3, #0
 8006e2a:	e01e      	b.n	8006e6a <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8006e2c:	78fb      	ldrb	r3, [r7, #3]
 8006e2e:	4618      	mov	r0, r3
 8006e30:	f7ff ff2e 	bl	8006c90 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8006e34:	78fb      	ldrb	r3, [r7, #3]
 8006e36:	2bfd      	cmp	r3, #253	@ 0xfd
 8006e38:	d016      	beq.n	8006e68 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8006e3a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006e3e:	6878      	ldr	r0, [r7, #4]
 8006e40:	f7ff ff58 	bl	8006cf4 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8006e44:	20ff      	movs	r0, #255	@ 0xff
 8006e46:	f7ff ff23 	bl	8006c90 <xchg_spi>
 8006e4a:	20ff      	movs	r0, #255	@ 0xff
 8006e4c:	f7ff ff20 	bl	8006c90 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8006e50:	20ff      	movs	r0, #255	@ 0xff
 8006e52:	f7ff ff1d 	bl	8006c90 <xchg_spi>
 8006e56:	4603      	mov	r3, r0
 8006e58:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8006e5a:	7bfb      	ldrb	r3, [r7, #15]
 8006e5c:	f003 031f 	and.w	r3, r3, #31
 8006e60:	2b05      	cmp	r3, #5
 8006e62:	d001      	beq.n	8006e68 <xmit_datablock+0x5a>
 8006e64:	2300      	movs	r3, #0
 8006e66:	e000      	b.n	8006e6a <xmit_datablock+0x5c>
	}
	return 1;
 8006e68:	2301      	movs	r3, #1
}
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	3710      	adds	r7, #16
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	bd80      	pop	{r7, pc}

08006e72 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8006e72:	b580      	push	{r7, lr}
 8006e74:	b084      	sub	sp, #16
 8006e76:	af00      	add	r7, sp, #0
 8006e78:	4603      	mov	r3, r0
 8006e7a:	6039      	str	r1, [r7, #0]
 8006e7c:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8006e7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	da0e      	bge.n	8006ea4 <send_cmd+0x32>
		cmd &= 0x7F;
 8006e86:	79fb      	ldrb	r3, [r7, #7]
 8006e88:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006e8c:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8006e8e:	2100      	movs	r1, #0
 8006e90:	2037      	movs	r0, #55	@ 0x37
 8006e92:	f7ff ffee 	bl	8006e72 <send_cmd>
 8006e96:	4603      	mov	r3, r0
 8006e98:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8006e9a:	7bbb      	ldrb	r3, [r7, #14]
 8006e9c:	2b01      	cmp	r3, #1
 8006e9e:	d901      	bls.n	8006ea4 <send_cmd+0x32>
 8006ea0:	7bbb      	ldrb	r3, [r7, #14]
 8006ea2:	e051      	b.n	8006f48 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8006ea4:	79fb      	ldrb	r3, [r7, #7]
 8006ea6:	2b0c      	cmp	r3, #12
 8006ea8:	d008      	beq.n	8006ebc <send_cmd+0x4a>
		despiselect();
 8006eaa:	f7ff ff5b 	bl	8006d64 <despiselect>
		if (!spiselect()) return 0xFF;
 8006eae:	f7ff ff69 	bl	8006d84 <spiselect>
 8006eb2:	4603      	mov	r3, r0
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d101      	bne.n	8006ebc <send_cmd+0x4a>
 8006eb8:	23ff      	movs	r3, #255	@ 0xff
 8006eba:	e045      	b.n	8006f48 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8006ebc:	79fb      	ldrb	r3, [r7, #7]
 8006ebe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006ec2:	b2db      	uxtb	r3, r3
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	f7ff fee3 	bl	8006c90 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8006eca:	683b      	ldr	r3, [r7, #0]
 8006ecc:	0e1b      	lsrs	r3, r3, #24
 8006ece:	b2db      	uxtb	r3, r3
 8006ed0:	4618      	mov	r0, r3
 8006ed2:	f7ff fedd 	bl	8006c90 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8006ed6:	683b      	ldr	r3, [r7, #0]
 8006ed8:	0c1b      	lsrs	r3, r3, #16
 8006eda:	b2db      	uxtb	r3, r3
 8006edc:	4618      	mov	r0, r3
 8006ede:	f7ff fed7 	bl	8006c90 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8006ee2:	683b      	ldr	r3, [r7, #0]
 8006ee4:	0a1b      	lsrs	r3, r3, #8
 8006ee6:	b2db      	uxtb	r3, r3
 8006ee8:	4618      	mov	r0, r3
 8006eea:	f7ff fed1 	bl	8006c90 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	b2db      	uxtb	r3, r3
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	f7ff fecc 	bl	8006c90 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8006ef8:	2301      	movs	r3, #1
 8006efa:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8006efc:	79fb      	ldrb	r3, [r7, #7]
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d101      	bne.n	8006f06 <send_cmd+0x94>
 8006f02:	2395      	movs	r3, #149	@ 0x95
 8006f04:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8006f06:	79fb      	ldrb	r3, [r7, #7]
 8006f08:	2b08      	cmp	r3, #8
 8006f0a:	d101      	bne.n	8006f10 <send_cmd+0x9e>
 8006f0c:	2387      	movs	r3, #135	@ 0x87
 8006f0e:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8006f10:	7bfb      	ldrb	r3, [r7, #15]
 8006f12:	4618      	mov	r0, r3
 8006f14:	f7ff febc 	bl	8006c90 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8006f18:	79fb      	ldrb	r3, [r7, #7]
 8006f1a:	2b0c      	cmp	r3, #12
 8006f1c:	d102      	bne.n	8006f24 <send_cmd+0xb2>
 8006f1e:	20ff      	movs	r0, #255	@ 0xff
 8006f20:	f7ff feb6 	bl	8006c90 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8006f24:	230a      	movs	r3, #10
 8006f26:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8006f28:	20ff      	movs	r0, #255	@ 0xff
 8006f2a:	f7ff feb1 	bl	8006c90 <xchg_spi>
 8006f2e:	4603      	mov	r3, r0
 8006f30:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8006f32:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	da05      	bge.n	8006f46 <send_cmd+0xd4>
 8006f3a:	7bfb      	ldrb	r3, [r7, #15]
 8006f3c:	3b01      	subs	r3, #1
 8006f3e:	73fb      	strb	r3, [r7, #15]
 8006f40:	7bfb      	ldrb	r3, [r7, #15]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d1f0      	bne.n	8006f28 <send_cmd+0xb6>

	return res;							/* Return received response */
 8006f46:	7bbb      	ldrb	r3, [r7, #14]
}
 8006f48:	4618      	mov	r0, r3
 8006f4a:	3710      	adds	r7, #16
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	bd80      	pop	{r7, pc}

08006f50 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8006f50:	b590      	push	{r4, r7, lr}
 8006f52:	b085      	sub	sp, #20
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	4603      	mov	r3, r0
 8006f58:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8006f5a:	79fb      	ldrb	r3, [r7, #7]
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d001      	beq.n	8006f64 <USER_SPI_initialize+0x14>
 8006f60:	2301      	movs	r3, #1
 8006f62:	e0d4      	b.n	800710e <USER_SPI_initialize+0x1be>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8006f64:	4b6c      	ldr	r3, [pc, #432]	@ (8007118 <USER_SPI_initialize+0x1c8>)
 8006f66:	781b      	ldrb	r3, [r3, #0]
 8006f68:	b2db      	uxtb	r3, r3
 8006f6a:	f003 0302 	and.w	r3, r3, #2
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d003      	beq.n	8006f7a <USER_SPI_initialize+0x2a>
 8006f72:	4b69      	ldr	r3, [pc, #420]	@ (8007118 <USER_SPI_initialize+0x1c8>)
 8006f74:	781b      	ldrb	r3, [r3, #0]
 8006f76:	b2db      	uxtb	r3, r3
 8006f78:	e0c9      	b.n	800710e <USER_SPI_initialize+0x1be>

	FCLK_SLOW();
 8006f7a:	4b68      	ldr	r3, [pc, #416]	@ (800711c <USER_SPI_initialize+0x1cc>)
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	681a      	ldr	r2, [r3, #0]
 8006f80:	4b66      	ldr	r3, [pc, #408]	@ (800711c <USER_SPI_initialize+0x1cc>)
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	f042 0238 	orr.w	r2, r2, #56	@ 0x38
 8006f88:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8006f8a:	230a      	movs	r3, #10
 8006f8c:	73fb      	strb	r3, [r7, #15]
 8006f8e:	e005      	b.n	8006f9c <USER_SPI_initialize+0x4c>
 8006f90:	20ff      	movs	r0, #255	@ 0xff
 8006f92:	f7ff fe7d 	bl	8006c90 <xchg_spi>
 8006f96:	7bfb      	ldrb	r3, [r7, #15]
 8006f98:	3b01      	subs	r3, #1
 8006f9a:	73fb      	strb	r3, [r7, #15]
 8006f9c:	7bfb      	ldrb	r3, [r7, #15]
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d1f6      	bne.n	8006f90 <USER_SPI_initialize+0x40>

	ty = 0;
 8006fa2:	2300      	movs	r3, #0
 8006fa4:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8006fa6:	2100      	movs	r1, #0
 8006fa8:	2000      	movs	r0, #0
 8006faa:	f7ff ff62 	bl	8006e72 <send_cmd>
 8006fae:	4603      	mov	r3, r0
 8006fb0:	2b01      	cmp	r3, #1
 8006fb2:	f040 808b 	bne.w	80070cc <USER_SPI_initialize+0x17c>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8006fb6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8006fba:	f7ff fe3f 	bl	8006c3c <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8006fbe:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8006fc2:	2008      	movs	r0, #8
 8006fc4:	f7ff ff55 	bl	8006e72 <send_cmd>
 8006fc8:	4603      	mov	r3, r0
 8006fca:	2b01      	cmp	r3, #1
 8006fcc:	d151      	bne.n	8007072 <USER_SPI_initialize+0x122>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8006fce:	2300      	movs	r3, #0
 8006fd0:	73fb      	strb	r3, [r7, #15]
 8006fd2:	e00d      	b.n	8006ff0 <USER_SPI_initialize+0xa0>
 8006fd4:	7bfc      	ldrb	r4, [r7, #15]
 8006fd6:	20ff      	movs	r0, #255	@ 0xff
 8006fd8:	f7ff fe5a 	bl	8006c90 <xchg_spi>
 8006fdc:	4603      	mov	r3, r0
 8006fde:	461a      	mov	r2, r3
 8006fe0:	f104 0310 	add.w	r3, r4, #16
 8006fe4:	443b      	add	r3, r7
 8006fe6:	f803 2c08 	strb.w	r2, [r3, #-8]
 8006fea:	7bfb      	ldrb	r3, [r7, #15]
 8006fec:	3301      	adds	r3, #1
 8006fee:	73fb      	strb	r3, [r7, #15]
 8006ff0:	7bfb      	ldrb	r3, [r7, #15]
 8006ff2:	2b03      	cmp	r3, #3
 8006ff4:	d9ee      	bls.n	8006fd4 <USER_SPI_initialize+0x84>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8006ff6:	7abb      	ldrb	r3, [r7, #10]
 8006ff8:	2b01      	cmp	r3, #1
 8006ffa:	d167      	bne.n	80070cc <USER_SPI_initialize+0x17c>
 8006ffc:	7afb      	ldrb	r3, [r7, #11]
 8006ffe:	2baa      	cmp	r3, #170	@ 0xaa
 8007000:	d164      	bne.n	80070cc <USER_SPI_initialize+0x17c>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8007002:	bf00      	nop
 8007004:	f7ff fe2e 	bl	8006c64 <SPI_Timer_Status>
 8007008:	4603      	mov	r3, r0
 800700a:	2b00      	cmp	r3, #0
 800700c:	d007      	beq.n	800701e <USER_SPI_initialize+0xce>
 800700e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8007012:	20a9      	movs	r0, #169	@ 0xa9
 8007014:	f7ff ff2d 	bl	8006e72 <send_cmd>
 8007018:	4603      	mov	r3, r0
 800701a:	2b00      	cmp	r3, #0
 800701c:	d1f2      	bne.n	8007004 <USER_SPI_initialize+0xb4>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 800701e:	f7ff fe21 	bl	8006c64 <SPI_Timer_Status>
 8007022:	4603      	mov	r3, r0
 8007024:	2b00      	cmp	r3, #0
 8007026:	d051      	beq.n	80070cc <USER_SPI_initialize+0x17c>
 8007028:	2100      	movs	r1, #0
 800702a:	203a      	movs	r0, #58	@ 0x3a
 800702c:	f7ff ff21 	bl	8006e72 <send_cmd>
 8007030:	4603      	mov	r3, r0
 8007032:	2b00      	cmp	r3, #0
 8007034:	d14a      	bne.n	80070cc <USER_SPI_initialize+0x17c>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8007036:	2300      	movs	r3, #0
 8007038:	73fb      	strb	r3, [r7, #15]
 800703a:	e00d      	b.n	8007058 <USER_SPI_initialize+0x108>
 800703c:	7bfc      	ldrb	r4, [r7, #15]
 800703e:	20ff      	movs	r0, #255	@ 0xff
 8007040:	f7ff fe26 	bl	8006c90 <xchg_spi>
 8007044:	4603      	mov	r3, r0
 8007046:	461a      	mov	r2, r3
 8007048:	f104 0310 	add.w	r3, r4, #16
 800704c:	443b      	add	r3, r7
 800704e:	f803 2c08 	strb.w	r2, [r3, #-8]
 8007052:	7bfb      	ldrb	r3, [r7, #15]
 8007054:	3301      	adds	r3, #1
 8007056:	73fb      	strb	r3, [r7, #15]
 8007058:	7bfb      	ldrb	r3, [r7, #15]
 800705a:	2b03      	cmp	r3, #3
 800705c:	d9ee      	bls.n	800703c <USER_SPI_initialize+0xec>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 800705e:	7a3b      	ldrb	r3, [r7, #8]
 8007060:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007064:	2b00      	cmp	r3, #0
 8007066:	d001      	beq.n	800706c <USER_SPI_initialize+0x11c>
 8007068:	230c      	movs	r3, #12
 800706a:	e000      	b.n	800706e <USER_SPI_initialize+0x11e>
 800706c:	2304      	movs	r3, #4
 800706e:	737b      	strb	r3, [r7, #13]
 8007070:	e02c      	b.n	80070cc <USER_SPI_initialize+0x17c>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8007072:	2100      	movs	r1, #0
 8007074:	20a9      	movs	r0, #169	@ 0xa9
 8007076:	f7ff fefc 	bl	8006e72 <send_cmd>
 800707a:	4603      	mov	r3, r0
 800707c:	2b01      	cmp	r3, #1
 800707e:	d804      	bhi.n	800708a <USER_SPI_initialize+0x13a>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8007080:	2302      	movs	r3, #2
 8007082:	737b      	strb	r3, [r7, #13]
 8007084:	23a9      	movs	r3, #169	@ 0xa9
 8007086:	73bb      	strb	r3, [r7, #14]
 8007088:	e003      	b.n	8007092 <USER_SPI_initialize+0x142>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 800708a:	2301      	movs	r3, #1
 800708c:	737b      	strb	r3, [r7, #13]
 800708e:	2301      	movs	r3, #1
 8007090:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8007092:	bf00      	nop
 8007094:	f7ff fde6 	bl	8006c64 <SPI_Timer_Status>
 8007098:	4603      	mov	r3, r0
 800709a:	2b00      	cmp	r3, #0
 800709c:	d007      	beq.n	80070ae <USER_SPI_initialize+0x15e>
 800709e:	7bbb      	ldrb	r3, [r7, #14]
 80070a0:	2100      	movs	r1, #0
 80070a2:	4618      	mov	r0, r3
 80070a4:	f7ff fee5 	bl	8006e72 <send_cmd>
 80070a8:	4603      	mov	r3, r0
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d1f2      	bne.n	8007094 <USER_SPI_initialize+0x144>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 80070ae:	f7ff fdd9 	bl	8006c64 <SPI_Timer_Status>
 80070b2:	4603      	mov	r3, r0
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d007      	beq.n	80070c8 <USER_SPI_initialize+0x178>
 80070b8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80070bc:	2010      	movs	r0, #16
 80070be:	f7ff fed8 	bl	8006e72 <send_cmd>
 80070c2:	4603      	mov	r3, r0
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d001      	beq.n	80070cc <USER_SPI_initialize+0x17c>
				ty = 0;
 80070c8:	2300      	movs	r3, #0
 80070ca:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 80070cc:	4a14      	ldr	r2, [pc, #80]	@ (8007120 <USER_SPI_initialize+0x1d0>)
 80070ce:	7b7b      	ldrb	r3, [r7, #13]
 80070d0:	7013      	strb	r3, [r2, #0]
	despiselect();
 80070d2:	f7ff fe47 	bl	8006d64 <despiselect>

	if (ty) {			/* OK */
 80070d6:	7b7b      	ldrb	r3, [r7, #13]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d012      	beq.n	8007102 <USER_SPI_initialize+0x1b2>
		FCLK_FAST();			/* Set fast clock */
 80070dc:	4b0f      	ldr	r3, [pc, #60]	@ (800711c <USER_SPI_initialize+0x1cc>)
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 80070e6:	4b0d      	ldr	r3, [pc, #52]	@ (800711c <USER_SPI_initialize+0x1cc>)
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f042 0218 	orr.w	r2, r2, #24
 80070ee:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 80070f0:	4b09      	ldr	r3, [pc, #36]	@ (8007118 <USER_SPI_initialize+0x1c8>)
 80070f2:	781b      	ldrb	r3, [r3, #0]
 80070f4:	b2db      	uxtb	r3, r3
 80070f6:	f023 0301 	bic.w	r3, r3, #1
 80070fa:	b2da      	uxtb	r2, r3
 80070fc:	4b06      	ldr	r3, [pc, #24]	@ (8007118 <USER_SPI_initialize+0x1c8>)
 80070fe:	701a      	strb	r2, [r3, #0]
 8007100:	e002      	b.n	8007108 <USER_SPI_initialize+0x1b8>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8007102:	4b05      	ldr	r3, [pc, #20]	@ (8007118 <USER_SPI_initialize+0x1c8>)
 8007104:	2201      	movs	r2, #1
 8007106:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8007108:	4b03      	ldr	r3, [pc, #12]	@ (8007118 <USER_SPI_initialize+0x1c8>)
 800710a:	781b      	ldrb	r3, [r3, #0]
 800710c:	b2db      	uxtb	r3, r3
}
 800710e:	4618      	mov	r0, r3
 8007110:	3714      	adds	r7, #20
 8007112:	46bd      	mov	sp, r7
 8007114:	bd90      	pop	{r4, r7, pc}
 8007116:	bf00      	nop
 8007118:	20040020 	.word	0x20040020
 800711c:	200401a8 	.word	0x200401a8
 8007120:	20040668 	.word	0x20040668

08007124 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8007124:	b480      	push	{r7}
 8007126:	b083      	sub	sp, #12
 8007128:	af00      	add	r7, sp, #0
 800712a:	4603      	mov	r3, r0
 800712c:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 800712e:	79fb      	ldrb	r3, [r7, #7]
 8007130:	2b00      	cmp	r3, #0
 8007132:	d001      	beq.n	8007138 <USER_SPI_status+0x14>
 8007134:	2301      	movs	r3, #1
 8007136:	e002      	b.n	800713e <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8007138:	4b04      	ldr	r3, [pc, #16]	@ (800714c <USER_SPI_status+0x28>)
 800713a:	781b      	ldrb	r3, [r3, #0]
 800713c:	b2db      	uxtb	r3, r3
}
 800713e:	4618      	mov	r0, r3
 8007140:	370c      	adds	r7, #12
 8007142:	46bd      	mov	sp, r7
 8007144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007148:	4770      	bx	lr
 800714a:	bf00      	nop
 800714c:	20040020 	.word	0x20040020

08007150 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8007150:	b580      	push	{r7, lr}
 8007152:	b084      	sub	sp, #16
 8007154:	af00      	add	r7, sp, #0
 8007156:	60b9      	str	r1, [r7, #8]
 8007158:	607a      	str	r2, [r7, #4]
 800715a:	603b      	str	r3, [r7, #0]
 800715c:	4603      	mov	r3, r0
 800715e:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8007160:	7bfb      	ldrb	r3, [r7, #15]
 8007162:	2b00      	cmp	r3, #0
 8007164:	d102      	bne.n	800716c <USER_SPI_read+0x1c>
 8007166:	683b      	ldr	r3, [r7, #0]
 8007168:	2b00      	cmp	r3, #0
 800716a:	d101      	bne.n	8007170 <USER_SPI_read+0x20>
 800716c:	2304      	movs	r3, #4
 800716e:	e04d      	b.n	800720c <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8007170:	4b28      	ldr	r3, [pc, #160]	@ (8007214 <USER_SPI_read+0xc4>)
 8007172:	781b      	ldrb	r3, [r3, #0]
 8007174:	b2db      	uxtb	r3, r3
 8007176:	f003 0301 	and.w	r3, r3, #1
 800717a:	2b00      	cmp	r3, #0
 800717c:	d001      	beq.n	8007182 <USER_SPI_read+0x32>
 800717e:	2303      	movs	r3, #3
 8007180:	e044      	b.n	800720c <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8007182:	4b25      	ldr	r3, [pc, #148]	@ (8007218 <USER_SPI_read+0xc8>)
 8007184:	781b      	ldrb	r3, [r3, #0]
 8007186:	f003 0308 	and.w	r3, r3, #8
 800718a:	2b00      	cmp	r3, #0
 800718c:	d102      	bne.n	8007194 <USER_SPI_read+0x44>
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	025b      	lsls	r3, r3, #9
 8007192:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8007194:	683b      	ldr	r3, [r7, #0]
 8007196:	2b01      	cmp	r3, #1
 8007198:	d111      	bne.n	80071be <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 800719a:	6879      	ldr	r1, [r7, #4]
 800719c:	2011      	movs	r0, #17
 800719e:	f7ff fe68 	bl	8006e72 <send_cmd>
 80071a2:	4603      	mov	r3, r0
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d129      	bne.n	80071fc <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 80071a8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80071ac:	68b8      	ldr	r0, [r7, #8]
 80071ae:	f7ff fe05 	bl	8006dbc <rcvr_datablock>
 80071b2:	4603      	mov	r3, r0
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d021      	beq.n	80071fc <USER_SPI_read+0xac>
			count = 0;
 80071b8:	2300      	movs	r3, #0
 80071ba:	603b      	str	r3, [r7, #0]
 80071bc:	e01e      	b.n	80071fc <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 80071be:	6879      	ldr	r1, [r7, #4]
 80071c0:	2012      	movs	r0, #18
 80071c2:	f7ff fe56 	bl	8006e72 <send_cmd>
 80071c6:	4603      	mov	r3, r0
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d117      	bne.n	80071fc <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 80071cc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80071d0:	68b8      	ldr	r0, [r7, #8]
 80071d2:	f7ff fdf3 	bl	8006dbc <rcvr_datablock>
 80071d6:	4603      	mov	r3, r0
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d00a      	beq.n	80071f2 <USER_SPI_read+0xa2>
				buff += 512;
 80071dc:	68bb      	ldr	r3, [r7, #8]
 80071de:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80071e2:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	3b01      	subs	r3, #1
 80071e8:	603b      	str	r3, [r7, #0]
 80071ea:	683b      	ldr	r3, [r7, #0]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d1ed      	bne.n	80071cc <USER_SPI_read+0x7c>
 80071f0:	e000      	b.n	80071f4 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 80071f2:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 80071f4:	2100      	movs	r1, #0
 80071f6:	200c      	movs	r0, #12
 80071f8:	f7ff fe3b 	bl	8006e72 <send_cmd>
		}
	}
	despiselect();
 80071fc:	f7ff fdb2 	bl	8006d64 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	2b00      	cmp	r3, #0
 8007204:	bf14      	ite	ne
 8007206:	2301      	movne	r3, #1
 8007208:	2300      	moveq	r3, #0
 800720a:	b2db      	uxtb	r3, r3
}
 800720c:	4618      	mov	r0, r3
 800720e:	3710      	adds	r7, #16
 8007210:	46bd      	mov	sp, r7
 8007212:	bd80      	pop	{r7, pc}
 8007214:	20040020 	.word	0x20040020
 8007218:	20040668 	.word	0x20040668

0800721c <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 800721c:	b580      	push	{r7, lr}
 800721e:	b084      	sub	sp, #16
 8007220:	af00      	add	r7, sp, #0
 8007222:	60b9      	str	r1, [r7, #8]
 8007224:	607a      	str	r2, [r7, #4]
 8007226:	603b      	str	r3, [r7, #0]
 8007228:	4603      	mov	r3, r0
 800722a:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800722c:	7bfb      	ldrb	r3, [r7, #15]
 800722e:	2b00      	cmp	r3, #0
 8007230:	d102      	bne.n	8007238 <USER_SPI_write+0x1c>
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	2b00      	cmp	r3, #0
 8007236:	d101      	bne.n	800723c <USER_SPI_write+0x20>
 8007238:	2304      	movs	r3, #4
 800723a:	e063      	b.n	8007304 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 800723c:	4b33      	ldr	r3, [pc, #204]	@ (800730c <USER_SPI_write+0xf0>)
 800723e:	781b      	ldrb	r3, [r3, #0]
 8007240:	b2db      	uxtb	r3, r3
 8007242:	f003 0301 	and.w	r3, r3, #1
 8007246:	2b00      	cmp	r3, #0
 8007248:	d001      	beq.n	800724e <USER_SPI_write+0x32>
 800724a:	2303      	movs	r3, #3
 800724c:	e05a      	b.n	8007304 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 800724e:	4b2f      	ldr	r3, [pc, #188]	@ (800730c <USER_SPI_write+0xf0>)
 8007250:	781b      	ldrb	r3, [r3, #0]
 8007252:	b2db      	uxtb	r3, r3
 8007254:	f003 0304 	and.w	r3, r3, #4
 8007258:	2b00      	cmp	r3, #0
 800725a:	d001      	beq.n	8007260 <USER_SPI_write+0x44>
 800725c:	2302      	movs	r3, #2
 800725e:	e051      	b.n	8007304 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8007260:	4b2b      	ldr	r3, [pc, #172]	@ (8007310 <USER_SPI_write+0xf4>)
 8007262:	781b      	ldrb	r3, [r3, #0]
 8007264:	f003 0308 	and.w	r3, r3, #8
 8007268:	2b00      	cmp	r3, #0
 800726a:	d102      	bne.n	8007272 <USER_SPI_write+0x56>
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	025b      	lsls	r3, r3, #9
 8007270:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8007272:	683b      	ldr	r3, [r7, #0]
 8007274:	2b01      	cmp	r3, #1
 8007276:	d110      	bne.n	800729a <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8007278:	6879      	ldr	r1, [r7, #4]
 800727a:	2018      	movs	r0, #24
 800727c:	f7ff fdf9 	bl	8006e72 <send_cmd>
 8007280:	4603      	mov	r3, r0
 8007282:	2b00      	cmp	r3, #0
 8007284:	d136      	bne.n	80072f4 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8007286:	21fe      	movs	r1, #254	@ 0xfe
 8007288:	68b8      	ldr	r0, [r7, #8]
 800728a:	f7ff fdc0 	bl	8006e0e <xmit_datablock>
 800728e:	4603      	mov	r3, r0
 8007290:	2b00      	cmp	r3, #0
 8007292:	d02f      	beq.n	80072f4 <USER_SPI_write+0xd8>
			count = 0;
 8007294:	2300      	movs	r3, #0
 8007296:	603b      	str	r3, [r7, #0]
 8007298:	e02c      	b.n	80072f4 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 800729a:	4b1d      	ldr	r3, [pc, #116]	@ (8007310 <USER_SPI_write+0xf4>)
 800729c:	781b      	ldrb	r3, [r3, #0]
 800729e:	f003 0306 	and.w	r3, r3, #6
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d003      	beq.n	80072ae <USER_SPI_write+0x92>
 80072a6:	6839      	ldr	r1, [r7, #0]
 80072a8:	2097      	movs	r0, #151	@ 0x97
 80072aa:	f7ff fde2 	bl	8006e72 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 80072ae:	6879      	ldr	r1, [r7, #4]
 80072b0:	2019      	movs	r0, #25
 80072b2:	f7ff fdde 	bl	8006e72 <send_cmd>
 80072b6:	4603      	mov	r3, r0
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d11b      	bne.n	80072f4 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 80072bc:	21fc      	movs	r1, #252	@ 0xfc
 80072be:	68b8      	ldr	r0, [r7, #8]
 80072c0:	f7ff fda5 	bl	8006e0e <xmit_datablock>
 80072c4:	4603      	mov	r3, r0
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d00a      	beq.n	80072e0 <USER_SPI_write+0xc4>
				buff += 512;
 80072ca:	68bb      	ldr	r3, [r7, #8]
 80072cc:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80072d0:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80072d2:	683b      	ldr	r3, [r7, #0]
 80072d4:	3b01      	subs	r3, #1
 80072d6:	603b      	str	r3, [r7, #0]
 80072d8:	683b      	ldr	r3, [r7, #0]
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d1ee      	bne.n	80072bc <USER_SPI_write+0xa0>
 80072de:	e000      	b.n	80072e2 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 80072e0:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 80072e2:	21fd      	movs	r1, #253	@ 0xfd
 80072e4:	2000      	movs	r0, #0
 80072e6:	f7ff fd92 	bl	8006e0e <xmit_datablock>
 80072ea:	4603      	mov	r3, r0
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d101      	bne.n	80072f4 <USER_SPI_write+0xd8>
 80072f0:	2301      	movs	r3, #1
 80072f2:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 80072f4:	f7ff fd36 	bl	8006d64 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	bf14      	ite	ne
 80072fe:	2301      	movne	r3, #1
 8007300:	2300      	moveq	r3, #0
 8007302:	b2db      	uxtb	r3, r3
}
 8007304:	4618      	mov	r0, r3
 8007306:	3710      	adds	r7, #16
 8007308:	46bd      	mov	sp, r7
 800730a:	bd80      	pop	{r7, pc}
 800730c:	20040020 	.word	0x20040020
 8007310:	20040668 	.word	0x20040668

08007314 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8007314:	b580      	push	{r7, lr}
 8007316:	b08c      	sub	sp, #48	@ 0x30
 8007318:	af00      	add	r7, sp, #0
 800731a:	4603      	mov	r3, r0
 800731c:	603a      	str	r2, [r7, #0]
 800731e:	71fb      	strb	r3, [r7, #7]
 8007320:	460b      	mov	r3, r1
 8007322:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8007324:	79fb      	ldrb	r3, [r7, #7]
 8007326:	2b00      	cmp	r3, #0
 8007328:	d001      	beq.n	800732e <USER_SPI_ioctl+0x1a>
 800732a:	2304      	movs	r3, #4
 800732c:	e15a      	b.n	80075e4 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800732e:	4baf      	ldr	r3, [pc, #700]	@ (80075ec <USER_SPI_ioctl+0x2d8>)
 8007330:	781b      	ldrb	r3, [r3, #0]
 8007332:	b2db      	uxtb	r3, r3
 8007334:	f003 0301 	and.w	r3, r3, #1
 8007338:	2b00      	cmp	r3, #0
 800733a:	d001      	beq.n	8007340 <USER_SPI_ioctl+0x2c>
 800733c:	2303      	movs	r3, #3
 800733e:	e151      	b.n	80075e4 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8007340:	2301      	movs	r3, #1
 8007342:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 8007346:	79bb      	ldrb	r3, [r7, #6]
 8007348:	2b04      	cmp	r3, #4
 800734a:	f200 8136 	bhi.w	80075ba <USER_SPI_ioctl+0x2a6>
 800734e:	a201      	add	r2, pc, #4	@ (adr r2, 8007354 <USER_SPI_ioctl+0x40>)
 8007350:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007354:	08007369 	.word	0x08007369
 8007358:	0800737d 	.word	0x0800737d
 800735c:	080075bb 	.word	0x080075bb
 8007360:	08007429 	.word	0x08007429
 8007364:	0800751f 	.word	0x0800751f
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8007368:	f7ff fd0c 	bl	8006d84 <spiselect>
 800736c:	4603      	mov	r3, r0
 800736e:	2b00      	cmp	r3, #0
 8007370:	f000 8127 	beq.w	80075c2 <USER_SPI_ioctl+0x2ae>
 8007374:	2300      	movs	r3, #0
 8007376:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 800737a:	e122      	b.n	80075c2 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 800737c:	2100      	movs	r1, #0
 800737e:	2009      	movs	r0, #9
 8007380:	f7ff fd77 	bl	8006e72 <send_cmd>
 8007384:	4603      	mov	r3, r0
 8007386:	2b00      	cmp	r3, #0
 8007388:	f040 811d 	bne.w	80075c6 <USER_SPI_ioctl+0x2b2>
 800738c:	f107 030c 	add.w	r3, r7, #12
 8007390:	2110      	movs	r1, #16
 8007392:	4618      	mov	r0, r3
 8007394:	f7ff fd12 	bl	8006dbc <rcvr_datablock>
 8007398:	4603      	mov	r3, r0
 800739a:	2b00      	cmp	r3, #0
 800739c:	f000 8113 	beq.w	80075c6 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 80073a0:	7b3b      	ldrb	r3, [r7, #12]
 80073a2:	099b      	lsrs	r3, r3, #6
 80073a4:	b2db      	uxtb	r3, r3
 80073a6:	2b01      	cmp	r3, #1
 80073a8:	d111      	bne.n	80073ce <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 80073aa:	7d7b      	ldrb	r3, [r7, #21]
 80073ac:	461a      	mov	r2, r3
 80073ae:	7d3b      	ldrb	r3, [r7, #20]
 80073b0:	021b      	lsls	r3, r3, #8
 80073b2:	4413      	add	r3, r2
 80073b4:	461a      	mov	r2, r3
 80073b6:	7cfb      	ldrb	r3, [r7, #19]
 80073b8:	041b      	lsls	r3, r3, #16
 80073ba:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 80073be:	4413      	add	r3, r2
 80073c0:	3301      	adds	r3, #1
 80073c2:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 80073c4:	69fb      	ldr	r3, [r7, #28]
 80073c6:	029a      	lsls	r2, r3, #10
 80073c8:	683b      	ldr	r3, [r7, #0]
 80073ca:	601a      	str	r2, [r3, #0]
 80073cc:	e028      	b.n	8007420 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80073ce:	7c7b      	ldrb	r3, [r7, #17]
 80073d0:	f003 030f 	and.w	r3, r3, #15
 80073d4:	b2da      	uxtb	r2, r3
 80073d6:	7dbb      	ldrb	r3, [r7, #22]
 80073d8:	09db      	lsrs	r3, r3, #7
 80073da:	b2db      	uxtb	r3, r3
 80073dc:	4413      	add	r3, r2
 80073de:	b2da      	uxtb	r2, r3
 80073e0:	7d7b      	ldrb	r3, [r7, #21]
 80073e2:	005b      	lsls	r3, r3, #1
 80073e4:	b2db      	uxtb	r3, r3
 80073e6:	f003 0306 	and.w	r3, r3, #6
 80073ea:	b2db      	uxtb	r3, r3
 80073ec:	4413      	add	r3, r2
 80073ee:	b2db      	uxtb	r3, r3
 80073f0:	3302      	adds	r3, #2
 80073f2:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 80073f6:	7d3b      	ldrb	r3, [r7, #20]
 80073f8:	099b      	lsrs	r3, r3, #6
 80073fa:	b2db      	uxtb	r3, r3
 80073fc:	461a      	mov	r2, r3
 80073fe:	7cfb      	ldrb	r3, [r7, #19]
 8007400:	009b      	lsls	r3, r3, #2
 8007402:	441a      	add	r2, r3
 8007404:	7cbb      	ldrb	r3, [r7, #18]
 8007406:	029b      	lsls	r3, r3, #10
 8007408:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800740c:	4413      	add	r3, r2
 800740e:	3301      	adds	r3, #1
 8007410:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8007412:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007416:	3b09      	subs	r3, #9
 8007418:	69fa      	ldr	r2, [r7, #28]
 800741a:	409a      	lsls	r2, r3
 800741c:	683b      	ldr	r3, [r7, #0]
 800741e:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8007420:	2300      	movs	r3, #0
 8007422:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8007426:	e0ce      	b.n	80075c6 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8007428:	4b71      	ldr	r3, [pc, #452]	@ (80075f0 <USER_SPI_ioctl+0x2dc>)
 800742a:	781b      	ldrb	r3, [r3, #0]
 800742c:	f003 0304 	and.w	r3, r3, #4
 8007430:	2b00      	cmp	r3, #0
 8007432:	d031      	beq.n	8007498 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8007434:	2100      	movs	r1, #0
 8007436:	208d      	movs	r0, #141	@ 0x8d
 8007438:	f7ff fd1b 	bl	8006e72 <send_cmd>
 800743c:	4603      	mov	r3, r0
 800743e:	2b00      	cmp	r3, #0
 8007440:	f040 80c3 	bne.w	80075ca <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8007444:	20ff      	movs	r0, #255	@ 0xff
 8007446:	f7ff fc23 	bl	8006c90 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 800744a:	f107 030c 	add.w	r3, r7, #12
 800744e:	2110      	movs	r1, #16
 8007450:	4618      	mov	r0, r3
 8007452:	f7ff fcb3 	bl	8006dbc <rcvr_datablock>
 8007456:	4603      	mov	r3, r0
 8007458:	2b00      	cmp	r3, #0
 800745a:	f000 80b6 	beq.w	80075ca <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 800745e:	2330      	movs	r3, #48	@ 0x30
 8007460:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8007464:	e007      	b.n	8007476 <USER_SPI_ioctl+0x162>
 8007466:	20ff      	movs	r0, #255	@ 0xff
 8007468:	f7ff fc12 	bl	8006c90 <xchg_spi>
 800746c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007470:	3b01      	subs	r3, #1
 8007472:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8007476:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800747a:	2b00      	cmp	r3, #0
 800747c:	d1f3      	bne.n	8007466 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 800747e:	7dbb      	ldrb	r3, [r7, #22]
 8007480:	091b      	lsrs	r3, r3, #4
 8007482:	b2db      	uxtb	r3, r3
 8007484:	461a      	mov	r2, r3
 8007486:	2310      	movs	r3, #16
 8007488:	fa03 f202 	lsl.w	r2, r3, r2
 800748c:	683b      	ldr	r3, [r7, #0]
 800748e:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8007490:	2300      	movs	r3, #0
 8007492:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8007496:	e098      	b.n	80075ca <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8007498:	2100      	movs	r1, #0
 800749a:	2009      	movs	r0, #9
 800749c:	f7ff fce9 	bl	8006e72 <send_cmd>
 80074a0:	4603      	mov	r3, r0
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	f040 8091 	bne.w	80075ca <USER_SPI_ioctl+0x2b6>
 80074a8:	f107 030c 	add.w	r3, r7, #12
 80074ac:	2110      	movs	r1, #16
 80074ae:	4618      	mov	r0, r3
 80074b0:	f7ff fc84 	bl	8006dbc <rcvr_datablock>
 80074b4:	4603      	mov	r3, r0
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	f000 8087 	beq.w	80075ca <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 80074bc:	4b4c      	ldr	r3, [pc, #304]	@ (80075f0 <USER_SPI_ioctl+0x2dc>)
 80074be:	781b      	ldrb	r3, [r3, #0]
 80074c0:	f003 0302 	and.w	r3, r3, #2
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d012      	beq.n	80074ee <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 80074c8:	7dbb      	ldrb	r3, [r7, #22]
 80074ca:	005b      	lsls	r3, r3, #1
 80074cc:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 80074d0:	7dfa      	ldrb	r2, [r7, #23]
 80074d2:	09d2      	lsrs	r2, r2, #7
 80074d4:	b2d2      	uxtb	r2, r2
 80074d6:	4413      	add	r3, r2
 80074d8:	1c5a      	adds	r2, r3, #1
 80074da:	7e7b      	ldrb	r3, [r7, #25]
 80074dc:	099b      	lsrs	r3, r3, #6
 80074de:	b2db      	uxtb	r3, r3
 80074e0:	3b01      	subs	r3, #1
 80074e2:	fa02 f303 	lsl.w	r3, r2, r3
 80074e6:	461a      	mov	r2, r3
 80074e8:	683b      	ldr	r3, [r7, #0]
 80074ea:	601a      	str	r2, [r3, #0]
 80074ec:	e013      	b.n	8007516 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 80074ee:	7dbb      	ldrb	r3, [r7, #22]
 80074f0:	109b      	asrs	r3, r3, #2
 80074f2:	b29b      	uxth	r3, r3
 80074f4:	f003 031f 	and.w	r3, r3, #31
 80074f8:	3301      	adds	r3, #1
 80074fa:	7dfa      	ldrb	r2, [r7, #23]
 80074fc:	00d2      	lsls	r2, r2, #3
 80074fe:	f002 0218 	and.w	r2, r2, #24
 8007502:	7df9      	ldrb	r1, [r7, #23]
 8007504:	0949      	lsrs	r1, r1, #5
 8007506:	b2c9      	uxtb	r1, r1
 8007508:	440a      	add	r2, r1
 800750a:	3201      	adds	r2, #1
 800750c:	fb02 f303 	mul.w	r3, r2, r3
 8007510:	461a      	mov	r2, r3
 8007512:	683b      	ldr	r3, [r7, #0]
 8007514:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8007516:	2300      	movs	r3, #0
 8007518:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 800751c:	e055      	b.n	80075ca <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800751e:	4b34      	ldr	r3, [pc, #208]	@ (80075f0 <USER_SPI_ioctl+0x2dc>)
 8007520:	781b      	ldrb	r3, [r3, #0]
 8007522:	f003 0306 	and.w	r3, r3, #6
 8007526:	2b00      	cmp	r3, #0
 8007528:	d051      	beq.n	80075ce <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800752a:	f107 020c 	add.w	r2, r7, #12
 800752e:	79fb      	ldrb	r3, [r7, #7]
 8007530:	210b      	movs	r1, #11
 8007532:	4618      	mov	r0, r3
 8007534:	f7ff feee 	bl	8007314 <USER_SPI_ioctl>
 8007538:	4603      	mov	r3, r0
 800753a:	2b00      	cmp	r3, #0
 800753c:	d149      	bne.n	80075d2 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800753e:	7b3b      	ldrb	r3, [r7, #12]
 8007540:	099b      	lsrs	r3, r3, #6
 8007542:	b2db      	uxtb	r3, r3
 8007544:	2b00      	cmp	r3, #0
 8007546:	d104      	bne.n	8007552 <USER_SPI_ioctl+0x23e>
 8007548:	7dbb      	ldrb	r3, [r7, #22]
 800754a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800754e:	2b00      	cmp	r3, #0
 8007550:	d041      	beq.n	80075d6 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8007552:	683b      	ldr	r3, [r7, #0]
 8007554:	623b      	str	r3, [r7, #32]
 8007556:	6a3b      	ldr	r3, [r7, #32]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800755c:	6a3b      	ldr	r3, [r7, #32]
 800755e:	685b      	ldr	r3, [r3, #4]
 8007560:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 8007562:	4b23      	ldr	r3, [pc, #140]	@ (80075f0 <USER_SPI_ioctl+0x2dc>)
 8007564:	781b      	ldrb	r3, [r3, #0]
 8007566:	f003 0308 	and.w	r3, r3, #8
 800756a:	2b00      	cmp	r3, #0
 800756c:	d105      	bne.n	800757a <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 800756e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007570:	025b      	lsls	r3, r3, #9
 8007572:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007576:	025b      	lsls	r3, r3, #9
 8007578:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 800757a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800757c:	2020      	movs	r0, #32
 800757e:	f7ff fc78 	bl	8006e72 <send_cmd>
 8007582:	4603      	mov	r3, r0
 8007584:	2b00      	cmp	r3, #0
 8007586:	d128      	bne.n	80075da <USER_SPI_ioctl+0x2c6>
 8007588:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800758a:	2021      	movs	r0, #33	@ 0x21
 800758c:	f7ff fc71 	bl	8006e72 <send_cmd>
 8007590:	4603      	mov	r3, r0
 8007592:	2b00      	cmp	r3, #0
 8007594:	d121      	bne.n	80075da <USER_SPI_ioctl+0x2c6>
 8007596:	2100      	movs	r1, #0
 8007598:	2026      	movs	r0, #38	@ 0x26
 800759a:	f7ff fc6a 	bl	8006e72 <send_cmd>
 800759e:	4603      	mov	r3, r0
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d11a      	bne.n	80075da <USER_SPI_ioctl+0x2c6>
 80075a4:	f247 5030 	movw	r0, #30000	@ 0x7530
 80075a8:	f7ff fbb8 	bl	8006d1c <wait_ready>
 80075ac:	4603      	mov	r3, r0
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d013      	beq.n	80075da <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 80075b2:	2300      	movs	r3, #0
 80075b4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 80075b8:	e00f      	b.n	80075da <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 80075ba:	2304      	movs	r3, #4
 80075bc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80075c0:	e00c      	b.n	80075dc <USER_SPI_ioctl+0x2c8>
		break;
 80075c2:	bf00      	nop
 80075c4:	e00a      	b.n	80075dc <USER_SPI_ioctl+0x2c8>
		break;
 80075c6:	bf00      	nop
 80075c8:	e008      	b.n	80075dc <USER_SPI_ioctl+0x2c8>
		break;
 80075ca:	bf00      	nop
 80075cc:	e006      	b.n	80075dc <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80075ce:	bf00      	nop
 80075d0:	e004      	b.n	80075dc <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80075d2:	bf00      	nop
 80075d4:	e002      	b.n	80075dc <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80075d6:	bf00      	nop
 80075d8:	e000      	b.n	80075dc <USER_SPI_ioctl+0x2c8>
		break;
 80075da:	bf00      	nop
	}

	despiselect();
 80075dc:	f7ff fbc2 	bl	8006d64 <despiselect>

	return res;
 80075e0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80075e4:	4618      	mov	r0, r3
 80075e6:	3730      	adds	r7, #48	@ 0x30
 80075e8:	46bd      	mov	sp, r7
 80075ea:	bd80      	pop	{r7, pc}
 80075ec:	20040020 	.word	0x20040020
 80075f0:	20040668 	.word	0x20040668

080075f4 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80075f4:	b580      	push	{r7, lr}
 80075f6:	b084      	sub	sp, #16
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	4603      	mov	r3, r0
 80075fc:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80075fe:	79fb      	ldrb	r3, [r7, #7]
 8007600:	4a08      	ldr	r2, [pc, #32]	@ (8007624 <disk_status+0x30>)
 8007602:	009b      	lsls	r3, r3, #2
 8007604:	4413      	add	r3, r2
 8007606:	685b      	ldr	r3, [r3, #4]
 8007608:	685b      	ldr	r3, [r3, #4]
 800760a:	79fa      	ldrb	r2, [r7, #7]
 800760c:	4905      	ldr	r1, [pc, #20]	@ (8007624 <disk_status+0x30>)
 800760e:	440a      	add	r2, r1
 8007610:	7a12      	ldrb	r2, [r2, #8]
 8007612:	4610      	mov	r0, r2
 8007614:	4798      	blx	r3
 8007616:	4603      	mov	r3, r0
 8007618:	73fb      	strb	r3, [r7, #15]
  return stat;
 800761a:	7bfb      	ldrb	r3, [r7, #15]
}
 800761c:	4618      	mov	r0, r3
 800761e:	3710      	adds	r7, #16
 8007620:	46bd      	mov	sp, r7
 8007622:	bd80      	pop	{r7, pc}
 8007624:	2004069c 	.word	0x2004069c

08007628 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8007628:	b580      	push	{r7, lr}
 800762a:	b084      	sub	sp, #16
 800762c:	af00      	add	r7, sp, #0
 800762e:	4603      	mov	r3, r0
 8007630:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8007632:	2300      	movs	r3, #0
 8007634:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8007636:	79fb      	ldrb	r3, [r7, #7]
 8007638:	4a0d      	ldr	r2, [pc, #52]	@ (8007670 <disk_initialize+0x48>)
 800763a:	5cd3      	ldrb	r3, [r2, r3]
 800763c:	2b00      	cmp	r3, #0
 800763e:	d111      	bne.n	8007664 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8007640:	79fb      	ldrb	r3, [r7, #7]
 8007642:	4a0b      	ldr	r2, [pc, #44]	@ (8007670 <disk_initialize+0x48>)
 8007644:	2101      	movs	r1, #1
 8007646:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8007648:	79fb      	ldrb	r3, [r7, #7]
 800764a:	4a09      	ldr	r2, [pc, #36]	@ (8007670 <disk_initialize+0x48>)
 800764c:	009b      	lsls	r3, r3, #2
 800764e:	4413      	add	r3, r2
 8007650:	685b      	ldr	r3, [r3, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	79fa      	ldrb	r2, [r7, #7]
 8007656:	4906      	ldr	r1, [pc, #24]	@ (8007670 <disk_initialize+0x48>)
 8007658:	440a      	add	r2, r1
 800765a:	7a12      	ldrb	r2, [r2, #8]
 800765c:	4610      	mov	r0, r2
 800765e:	4798      	blx	r3
 8007660:	4603      	mov	r3, r0
 8007662:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8007664:	7bfb      	ldrb	r3, [r7, #15]
}
 8007666:	4618      	mov	r0, r3
 8007668:	3710      	adds	r7, #16
 800766a:	46bd      	mov	sp, r7
 800766c:	bd80      	pop	{r7, pc}
 800766e:	bf00      	nop
 8007670:	2004069c 	.word	0x2004069c

08007674 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8007674:	b590      	push	{r4, r7, lr}
 8007676:	b087      	sub	sp, #28
 8007678:	af00      	add	r7, sp, #0
 800767a:	60b9      	str	r1, [r7, #8]
 800767c:	607a      	str	r2, [r7, #4]
 800767e:	603b      	str	r3, [r7, #0]
 8007680:	4603      	mov	r3, r0
 8007682:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8007684:	7bfb      	ldrb	r3, [r7, #15]
 8007686:	4a0a      	ldr	r2, [pc, #40]	@ (80076b0 <disk_read+0x3c>)
 8007688:	009b      	lsls	r3, r3, #2
 800768a:	4413      	add	r3, r2
 800768c:	685b      	ldr	r3, [r3, #4]
 800768e:	689c      	ldr	r4, [r3, #8]
 8007690:	7bfb      	ldrb	r3, [r7, #15]
 8007692:	4a07      	ldr	r2, [pc, #28]	@ (80076b0 <disk_read+0x3c>)
 8007694:	4413      	add	r3, r2
 8007696:	7a18      	ldrb	r0, [r3, #8]
 8007698:	683b      	ldr	r3, [r7, #0]
 800769a:	687a      	ldr	r2, [r7, #4]
 800769c:	68b9      	ldr	r1, [r7, #8]
 800769e:	47a0      	blx	r4
 80076a0:	4603      	mov	r3, r0
 80076a2:	75fb      	strb	r3, [r7, #23]
  return res;
 80076a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80076a6:	4618      	mov	r0, r3
 80076a8:	371c      	adds	r7, #28
 80076aa:	46bd      	mov	sp, r7
 80076ac:	bd90      	pop	{r4, r7, pc}
 80076ae:	bf00      	nop
 80076b0:	2004069c 	.word	0x2004069c

080076b4 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80076b4:	b590      	push	{r4, r7, lr}
 80076b6:	b087      	sub	sp, #28
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	60b9      	str	r1, [r7, #8]
 80076bc:	607a      	str	r2, [r7, #4]
 80076be:	603b      	str	r3, [r7, #0]
 80076c0:	4603      	mov	r3, r0
 80076c2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80076c4:	7bfb      	ldrb	r3, [r7, #15]
 80076c6:	4a0a      	ldr	r2, [pc, #40]	@ (80076f0 <disk_write+0x3c>)
 80076c8:	009b      	lsls	r3, r3, #2
 80076ca:	4413      	add	r3, r2
 80076cc:	685b      	ldr	r3, [r3, #4]
 80076ce:	68dc      	ldr	r4, [r3, #12]
 80076d0:	7bfb      	ldrb	r3, [r7, #15]
 80076d2:	4a07      	ldr	r2, [pc, #28]	@ (80076f0 <disk_write+0x3c>)
 80076d4:	4413      	add	r3, r2
 80076d6:	7a18      	ldrb	r0, [r3, #8]
 80076d8:	683b      	ldr	r3, [r7, #0]
 80076da:	687a      	ldr	r2, [r7, #4]
 80076dc:	68b9      	ldr	r1, [r7, #8]
 80076de:	47a0      	blx	r4
 80076e0:	4603      	mov	r3, r0
 80076e2:	75fb      	strb	r3, [r7, #23]
  return res;
 80076e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80076e6:	4618      	mov	r0, r3
 80076e8:	371c      	adds	r7, #28
 80076ea:	46bd      	mov	sp, r7
 80076ec:	bd90      	pop	{r4, r7, pc}
 80076ee:	bf00      	nop
 80076f0:	2004069c 	.word	0x2004069c

080076f4 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80076f4:	b580      	push	{r7, lr}
 80076f6:	b084      	sub	sp, #16
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	4603      	mov	r3, r0
 80076fc:	603a      	str	r2, [r7, #0]
 80076fe:	71fb      	strb	r3, [r7, #7]
 8007700:	460b      	mov	r3, r1
 8007702:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8007704:	79fb      	ldrb	r3, [r7, #7]
 8007706:	4a09      	ldr	r2, [pc, #36]	@ (800772c <disk_ioctl+0x38>)
 8007708:	009b      	lsls	r3, r3, #2
 800770a:	4413      	add	r3, r2
 800770c:	685b      	ldr	r3, [r3, #4]
 800770e:	691b      	ldr	r3, [r3, #16]
 8007710:	79fa      	ldrb	r2, [r7, #7]
 8007712:	4906      	ldr	r1, [pc, #24]	@ (800772c <disk_ioctl+0x38>)
 8007714:	440a      	add	r2, r1
 8007716:	7a10      	ldrb	r0, [r2, #8]
 8007718:	79b9      	ldrb	r1, [r7, #6]
 800771a:	683a      	ldr	r2, [r7, #0]
 800771c:	4798      	blx	r3
 800771e:	4603      	mov	r3, r0
 8007720:	73fb      	strb	r3, [r7, #15]
  return res;
 8007722:	7bfb      	ldrb	r3, [r7, #15]
}
 8007724:	4618      	mov	r0, r3
 8007726:	3710      	adds	r7, #16
 8007728:	46bd      	mov	sp, r7
 800772a:	bd80      	pop	{r7, pc}
 800772c:	2004069c 	.word	0x2004069c

08007730 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8007730:	b480      	push	{r7}
 8007732:	b085      	sub	sp, #20
 8007734:	af00      	add	r7, sp, #0
 8007736:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	3301      	adds	r3, #1
 800773c:	781b      	ldrb	r3, [r3, #0]
 800773e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8007740:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007744:	021b      	lsls	r3, r3, #8
 8007746:	b21a      	sxth	r2, r3
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	781b      	ldrb	r3, [r3, #0]
 800774c:	b21b      	sxth	r3, r3
 800774e:	4313      	orrs	r3, r2
 8007750:	b21b      	sxth	r3, r3
 8007752:	81fb      	strh	r3, [r7, #14]
	return rv;
 8007754:	89fb      	ldrh	r3, [r7, #14]
}
 8007756:	4618      	mov	r0, r3
 8007758:	3714      	adds	r7, #20
 800775a:	46bd      	mov	sp, r7
 800775c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007760:	4770      	bx	lr

08007762 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8007762:	b480      	push	{r7}
 8007764:	b085      	sub	sp, #20
 8007766:	af00      	add	r7, sp, #0
 8007768:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	3303      	adds	r3, #3
 800776e:	781b      	ldrb	r3, [r3, #0]
 8007770:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	021b      	lsls	r3, r3, #8
 8007776:	687a      	ldr	r2, [r7, #4]
 8007778:	3202      	adds	r2, #2
 800777a:	7812      	ldrb	r2, [r2, #0]
 800777c:	4313      	orrs	r3, r2
 800777e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	021b      	lsls	r3, r3, #8
 8007784:	687a      	ldr	r2, [r7, #4]
 8007786:	3201      	adds	r2, #1
 8007788:	7812      	ldrb	r2, [r2, #0]
 800778a:	4313      	orrs	r3, r2
 800778c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	021b      	lsls	r3, r3, #8
 8007792:	687a      	ldr	r2, [r7, #4]
 8007794:	7812      	ldrb	r2, [r2, #0]
 8007796:	4313      	orrs	r3, r2
 8007798:	60fb      	str	r3, [r7, #12]
	return rv;
 800779a:	68fb      	ldr	r3, [r7, #12]
}
 800779c:	4618      	mov	r0, r3
 800779e:	3714      	adds	r7, #20
 80077a0:	46bd      	mov	sp, r7
 80077a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a6:	4770      	bx	lr

080077a8 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80077a8:	b480      	push	{r7}
 80077aa:	b083      	sub	sp, #12
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
 80077b0:	460b      	mov	r3, r1
 80077b2:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	1c5a      	adds	r2, r3, #1
 80077b8:	607a      	str	r2, [r7, #4]
 80077ba:	887a      	ldrh	r2, [r7, #2]
 80077bc:	b2d2      	uxtb	r2, r2
 80077be:	701a      	strb	r2, [r3, #0]
 80077c0:	887b      	ldrh	r3, [r7, #2]
 80077c2:	0a1b      	lsrs	r3, r3, #8
 80077c4:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	1c5a      	adds	r2, r3, #1
 80077ca:	607a      	str	r2, [r7, #4]
 80077cc:	887a      	ldrh	r2, [r7, #2]
 80077ce:	b2d2      	uxtb	r2, r2
 80077d0:	701a      	strb	r2, [r3, #0]
}
 80077d2:	bf00      	nop
 80077d4:	370c      	adds	r7, #12
 80077d6:	46bd      	mov	sp, r7
 80077d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077dc:	4770      	bx	lr

080077de <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80077de:	b480      	push	{r7}
 80077e0:	b083      	sub	sp, #12
 80077e2:	af00      	add	r7, sp, #0
 80077e4:	6078      	str	r0, [r7, #4]
 80077e6:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	1c5a      	adds	r2, r3, #1
 80077ec:	607a      	str	r2, [r7, #4]
 80077ee:	683a      	ldr	r2, [r7, #0]
 80077f0:	b2d2      	uxtb	r2, r2
 80077f2:	701a      	strb	r2, [r3, #0]
 80077f4:	683b      	ldr	r3, [r7, #0]
 80077f6:	0a1b      	lsrs	r3, r3, #8
 80077f8:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	1c5a      	adds	r2, r3, #1
 80077fe:	607a      	str	r2, [r7, #4]
 8007800:	683a      	ldr	r2, [r7, #0]
 8007802:	b2d2      	uxtb	r2, r2
 8007804:	701a      	strb	r2, [r3, #0]
 8007806:	683b      	ldr	r3, [r7, #0]
 8007808:	0a1b      	lsrs	r3, r3, #8
 800780a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	1c5a      	adds	r2, r3, #1
 8007810:	607a      	str	r2, [r7, #4]
 8007812:	683a      	ldr	r2, [r7, #0]
 8007814:	b2d2      	uxtb	r2, r2
 8007816:	701a      	strb	r2, [r3, #0]
 8007818:	683b      	ldr	r3, [r7, #0]
 800781a:	0a1b      	lsrs	r3, r3, #8
 800781c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	1c5a      	adds	r2, r3, #1
 8007822:	607a      	str	r2, [r7, #4]
 8007824:	683a      	ldr	r2, [r7, #0]
 8007826:	b2d2      	uxtb	r2, r2
 8007828:	701a      	strb	r2, [r3, #0]
}
 800782a:	bf00      	nop
 800782c:	370c      	adds	r7, #12
 800782e:	46bd      	mov	sp, r7
 8007830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007834:	4770      	bx	lr

08007836 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8007836:	b480      	push	{r7}
 8007838:	b087      	sub	sp, #28
 800783a:	af00      	add	r7, sp, #0
 800783c:	60f8      	str	r0, [r7, #12]
 800783e:	60b9      	str	r1, [r7, #8]
 8007840:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8007846:	68bb      	ldr	r3, [r7, #8]
 8007848:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	2b00      	cmp	r3, #0
 800784e:	d00d      	beq.n	800786c <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8007850:	693a      	ldr	r2, [r7, #16]
 8007852:	1c53      	adds	r3, r2, #1
 8007854:	613b      	str	r3, [r7, #16]
 8007856:	697b      	ldr	r3, [r7, #20]
 8007858:	1c59      	adds	r1, r3, #1
 800785a:	6179      	str	r1, [r7, #20]
 800785c:	7812      	ldrb	r2, [r2, #0]
 800785e:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	3b01      	subs	r3, #1
 8007864:	607b      	str	r3, [r7, #4]
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	2b00      	cmp	r3, #0
 800786a:	d1f1      	bne.n	8007850 <mem_cpy+0x1a>
	}
}
 800786c:	bf00      	nop
 800786e:	371c      	adds	r7, #28
 8007870:	46bd      	mov	sp, r7
 8007872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007876:	4770      	bx	lr

08007878 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8007878:	b480      	push	{r7}
 800787a:	b087      	sub	sp, #28
 800787c:	af00      	add	r7, sp, #0
 800787e:	60f8      	str	r0, [r7, #12]
 8007880:	60b9      	str	r1, [r7, #8]
 8007882:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8007888:	697b      	ldr	r3, [r7, #20]
 800788a:	1c5a      	adds	r2, r3, #1
 800788c:	617a      	str	r2, [r7, #20]
 800788e:	68ba      	ldr	r2, [r7, #8]
 8007890:	b2d2      	uxtb	r2, r2
 8007892:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	3b01      	subs	r3, #1
 8007898:	607b      	str	r3, [r7, #4]
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	2b00      	cmp	r3, #0
 800789e:	d1f3      	bne.n	8007888 <mem_set+0x10>
}
 80078a0:	bf00      	nop
 80078a2:	bf00      	nop
 80078a4:	371c      	adds	r7, #28
 80078a6:	46bd      	mov	sp, r7
 80078a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ac:	4770      	bx	lr

080078ae <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80078ae:	b480      	push	{r7}
 80078b0:	b089      	sub	sp, #36	@ 0x24
 80078b2:	af00      	add	r7, sp, #0
 80078b4:	60f8      	str	r0, [r7, #12]
 80078b6:	60b9      	str	r1, [r7, #8]
 80078b8:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	61fb      	str	r3, [r7, #28]
 80078be:	68bb      	ldr	r3, [r7, #8]
 80078c0:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80078c2:	2300      	movs	r3, #0
 80078c4:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80078c6:	69fb      	ldr	r3, [r7, #28]
 80078c8:	1c5a      	adds	r2, r3, #1
 80078ca:	61fa      	str	r2, [r7, #28]
 80078cc:	781b      	ldrb	r3, [r3, #0]
 80078ce:	4619      	mov	r1, r3
 80078d0:	69bb      	ldr	r3, [r7, #24]
 80078d2:	1c5a      	adds	r2, r3, #1
 80078d4:	61ba      	str	r2, [r7, #24]
 80078d6:	781b      	ldrb	r3, [r3, #0]
 80078d8:	1acb      	subs	r3, r1, r3
 80078da:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	3b01      	subs	r3, #1
 80078e0:	607b      	str	r3, [r7, #4]
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d002      	beq.n	80078ee <mem_cmp+0x40>
 80078e8:	697b      	ldr	r3, [r7, #20]
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d0eb      	beq.n	80078c6 <mem_cmp+0x18>

	return r;
 80078ee:	697b      	ldr	r3, [r7, #20]
}
 80078f0:	4618      	mov	r0, r3
 80078f2:	3724      	adds	r7, #36	@ 0x24
 80078f4:	46bd      	mov	sp, r7
 80078f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fa:	4770      	bx	lr

080078fc <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80078fc:	b480      	push	{r7}
 80078fe:	b083      	sub	sp, #12
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
 8007904:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8007906:	e002      	b.n	800790e <chk_chr+0x12>
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	3301      	adds	r3, #1
 800790c:	607b      	str	r3, [r7, #4]
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	781b      	ldrb	r3, [r3, #0]
 8007912:	2b00      	cmp	r3, #0
 8007914:	d005      	beq.n	8007922 <chk_chr+0x26>
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	781b      	ldrb	r3, [r3, #0]
 800791a:	461a      	mov	r2, r3
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	4293      	cmp	r3, r2
 8007920:	d1f2      	bne.n	8007908 <chk_chr+0xc>
	return *str;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	781b      	ldrb	r3, [r3, #0]
}
 8007926:	4618      	mov	r0, r3
 8007928:	370c      	adds	r7, #12
 800792a:	46bd      	mov	sp, r7
 800792c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007930:	4770      	bx	lr
	...

08007934 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007934:	b480      	push	{r7}
 8007936:	b085      	sub	sp, #20
 8007938:	af00      	add	r7, sp, #0
 800793a:	6078      	str	r0, [r7, #4]
 800793c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800793e:	2300      	movs	r3, #0
 8007940:	60bb      	str	r3, [r7, #8]
 8007942:	68bb      	ldr	r3, [r7, #8]
 8007944:	60fb      	str	r3, [r7, #12]
 8007946:	e029      	b.n	800799c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8007948:	4a27      	ldr	r2, [pc, #156]	@ (80079e8 <chk_lock+0xb4>)
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	011b      	lsls	r3, r3, #4
 800794e:	4413      	add	r3, r2
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	2b00      	cmp	r3, #0
 8007954:	d01d      	beq.n	8007992 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007956:	4a24      	ldr	r2, [pc, #144]	@ (80079e8 <chk_lock+0xb4>)
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	011b      	lsls	r3, r3, #4
 800795c:	4413      	add	r3, r2
 800795e:	681a      	ldr	r2, [r3, #0]
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	429a      	cmp	r2, r3
 8007966:	d116      	bne.n	8007996 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8007968:	4a1f      	ldr	r2, [pc, #124]	@ (80079e8 <chk_lock+0xb4>)
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	011b      	lsls	r3, r3, #4
 800796e:	4413      	add	r3, r2
 8007970:	3304      	adds	r3, #4
 8007972:	681a      	ldr	r2, [r3, #0]
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007978:	429a      	cmp	r2, r3
 800797a:	d10c      	bne.n	8007996 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800797c:	4a1a      	ldr	r2, [pc, #104]	@ (80079e8 <chk_lock+0xb4>)
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	011b      	lsls	r3, r3, #4
 8007982:	4413      	add	r3, r2
 8007984:	3308      	adds	r3, #8
 8007986:	681a      	ldr	r2, [r3, #0]
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800798c:	429a      	cmp	r2, r3
 800798e:	d102      	bne.n	8007996 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8007990:	e007      	b.n	80079a2 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8007992:	2301      	movs	r3, #1
 8007994:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	3301      	adds	r3, #1
 800799a:	60fb      	str	r3, [r7, #12]
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	2b01      	cmp	r3, #1
 80079a0:	d9d2      	bls.n	8007948 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	2b02      	cmp	r3, #2
 80079a6:	d109      	bne.n	80079bc <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80079a8:	68bb      	ldr	r3, [r7, #8]
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d102      	bne.n	80079b4 <chk_lock+0x80>
 80079ae:	683b      	ldr	r3, [r7, #0]
 80079b0:	2b02      	cmp	r3, #2
 80079b2:	d101      	bne.n	80079b8 <chk_lock+0x84>
 80079b4:	2300      	movs	r3, #0
 80079b6:	e010      	b.n	80079da <chk_lock+0xa6>
 80079b8:	2312      	movs	r3, #18
 80079ba:	e00e      	b.n	80079da <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80079bc:	683b      	ldr	r3, [r7, #0]
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d108      	bne.n	80079d4 <chk_lock+0xa0>
 80079c2:	4a09      	ldr	r2, [pc, #36]	@ (80079e8 <chk_lock+0xb4>)
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	011b      	lsls	r3, r3, #4
 80079c8:	4413      	add	r3, r2
 80079ca:	330c      	adds	r3, #12
 80079cc:	881b      	ldrh	r3, [r3, #0]
 80079ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80079d2:	d101      	bne.n	80079d8 <chk_lock+0xa4>
 80079d4:	2310      	movs	r3, #16
 80079d6:	e000      	b.n	80079da <chk_lock+0xa6>
 80079d8:	2300      	movs	r3, #0
}
 80079da:	4618      	mov	r0, r3
 80079dc:	3714      	adds	r7, #20
 80079de:	46bd      	mov	sp, r7
 80079e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e4:	4770      	bx	lr
 80079e6:	bf00      	nop
 80079e8:	2004067c 	.word	0x2004067c

080079ec <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80079ec:	b480      	push	{r7}
 80079ee:	b083      	sub	sp, #12
 80079f0:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80079f2:	2300      	movs	r3, #0
 80079f4:	607b      	str	r3, [r7, #4]
 80079f6:	e002      	b.n	80079fe <enq_lock+0x12>
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	3301      	adds	r3, #1
 80079fc:	607b      	str	r3, [r7, #4]
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	2b01      	cmp	r3, #1
 8007a02:	d806      	bhi.n	8007a12 <enq_lock+0x26>
 8007a04:	4a09      	ldr	r2, [pc, #36]	@ (8007a2c <enq_lock+0x40>)
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	011b      	lsls	r3, r3, #4
 8007a0a:	4413      	add	r3, r2
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d1f2      	bne.n	80079f8 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	2b02      	cmp	r3, #2
 8007a16:	bf14      	ite	ne
 8007a18:	2301      	movne	r3, #1
 8007a1a:	2300      	moveq	r3, #0
 8007a1c:	b2db      	uxtb	r3, r3
}
 8007a1e:	4618      	mov	r0, r3
 8007a20:	370c      	adds	r7, #12
 8007a22:	46bd      	mov	sp, r7
 8007a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a28:	4770      	bx	lr
 8007a2a:	bf00      	nop
 8007a2c:	2004067c 	.word	0x2004067c

08007a30 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007a30:	b480      	push	{r7}
 8007a32:	b085      	sub	sp, #20
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
 8007a38:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	60fb      	str	r3, [r7, #12]
 8007a3e:	e01f      	b.n	8007a80 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8007a40:	4a41      	ldr	r2, [pc, #260]	@ (8007b48 <inc_lock+0x118>)
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	011b      	lsls	r3, r3, #4
 8007a46:	4413      	add	r3, r2
 8007a48:	681a      	ldr	r2, [r3, #0]
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	429a      	cmp	r2, r3
 8007a50:	d113      	bne.n	8007a7a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8007a52:	4a3d      	ldr	r2, [pc, #244]	@ (8007b48 <inc_lock+0x118>)
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	011b      	lsls	r3, r3, #4
 8007a58:	4413      	add	r3, r2
 8007a5a:	3304      	adds	r3, #4
 8007a5c:	681a      	ldr	r2, [r3, #0]
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8007a62:	429a      	cmp	r2, r3
 8007a64:	d109      	bne.n	8007a7a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8007a66:	4a38      	ldr	r2, [pc, #224]	@ (8007b48 <inc_lock+0x118>)
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	011b      	lsls	r3, r3, #4
 8007a6c:	4413      	add	r3, r2
 8007a6e:	3308      	adds	r3, #8
 8007a70:	681a      	ldr	r2, [r3, #0]
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8007a76:	429a      	cmp	r2, r3
 8007a78:	d006      	beq.n	8007a88 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	3301      	adds	r3, #1
 8007a7e:	60fb      	str	r3, [r7, #12]
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	2b01      	cmp	r3, #1
 8007a84:	d9dc      	bls.n	8007a40 <inc_lock+0x10>
 8007a86:	e000      	b.n	8007a8a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8007a88:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	2b02      	cmp	r3, #2
 8007a8e:	d132      	bne.n	8007af6 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007a90:	2300      	movs	r3, #0
 8007a92:	60fb      	str	r3, [r7, #12]
 8007a94:	e002      	b.n	8007a9c <inc_lock+0x6c>
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	3301      	adds	r3, #1
 8007a9a:	60fb      	str	r3, [r7, #12]
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	2b01      	cmp	r3, #1
 8007aa0:	d806      	bhi.n	8007ab0 <inc_lock+0x80>
 8007aa2:	4a29      	ldr	r2, [pc, #164]	@ (8007b48 <inc_lock+0x118>)
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	011b      	lsls	r3, r3, #4
 8007aa8:	4413      	add	r3, r2
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d1f2      	bne.n	8007a96 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	2b02      	cmp	r3, #2
 8007ab4:	d101      	bne.n	8007aba <inc_lock+0x8a>
 8007ab6:	2300      	movs	r3, #0
 8007ab8:	e040      	b.n	8007b3c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681a      	ldr	r2, [r3, #0]
 8007abe:	4922      	ldr	r1, [pc, #136]	@ (8007b48 <inc_lock+0x118>)
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	011b      	lsls	r3, r3, #4
 8007ac4:	440b      	add	r3, r1
 8007ac6:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	689a      	ldr	r2, [r3, #8]
 8007acc:	491e      	ldr	r1, [pc, #120]	@ (8007b48 <inc_lock+0x118>)
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	011b      	lsls	r3, r3, #4
 8007ad2:	440b      	add	r3, r1
 8007ad4:	3304      	adds	r3, #4
 8007ad6:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	695a      	ldr	r2, [r3, #20]
 8007adc:	491a      	ldr	r1, [pc, #104]	@ (8007b48 <inc_lock+0x118>)
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	011b      	lsls	r3, r3, #4
 8007ae2:	440b      	add	r3, r1
 8007ae4:	3308      	adds	r3, #8
 8007ae6:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8007ae8:	4a17      	ldr	r2, [pc, #92]	@ (8007b48 <inc_lock+0x118>)
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	011b      	lsls	r3, r3, #4
 8007aee:	4413      	add	r3, r2
 8007af0:	330c      	adds	r3, #12
 8007af2:	2200      	movs	r2, #0
 8007af4:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8007af6:	683b      	ldr	r3, [r7, #0]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d009      	beq.n	8007b10 <inc_lock+0xe0>
 8007afc:	4a12      	ldr	r2, [pc, #72]	@ (8007b48 <inc_lock+0x118>)
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	011b      	lsls	r3, r3, #4
 8007b02:	4413      	add	r3, r2
 8007b04:	330c      	adds	r3, #12
 8007b06:	881b      	ldrh	r3, [r3, #0]
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d001      	beq.n	8007b10 <inc_lock+0xe0>
 8007b0c:	2300      	movs	r3, #0
 8007b0e:	e015      	b.n	8007b3c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8007b10:	683b      	ldr	r3, [r7, #0]
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d108      	bne.n	8007b28 <inc_lock+0xf8>
 8007b16:	4a0c      	ldr	r2, [pc, #48]	@ (8007b48 <inc_lock+0x118>)
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	011b      	lsls	r3, r3, #4
 8007b1c:	4413      	add	r3, r2
 8007b1e:	330c      	adds	r3, #12
 8007b20:	881b      	ldrh	r3, [r3, #0]
 8007b22:	3301      	adds	r3, #1
 8007b24:	b29a      	uxth	r2, r3
 8007b26:	e001      	b.n	8007b2c <inc_lock+0xfc>
 8007b28:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007b2c:	4906      	ldr	r1, [pc, #24]	@ (8007b48 <inc_lock+0x118>)
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	011b      	lsls	r3, r3, #4
 8007b32:	440b      	add	r3, r1
 8007b34:	330c      	adds	r3, #12
 8007b36:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	3301      	adds	r3, #1
}
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	3714      	adds	r7, #20
 8007b40:	46bd      	mov	sp, r7
 8007b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b46:	4770      	bx	lr
 8007b48:	2004067c 	.word	0x2004067c

08007b4c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	b085      	sub	sp, #20
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	3b01      	subs	r3, #1
 8007b58:	607b      	str	r3, [r7, #4]
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	2b01      	cmp	r3, #1
 8007b5e:	d825      	bhi.n	8007bac <dec_lock+0x60>
		n = Files[i].ctr;
 8007b60:	4a17      	ldr	r2, [pc, #92]	@ (8007bc0 <dec_lock+0x74>)
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	011b      	lsls	r3, r3, #4
 8007b66:	4413      	add	r3, r2
 8007b68:	330c      	adds	r3, #12
 8007b6a:	881b      	ldrh	r3, [r3, #0]
 8007b6c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8007b6e:	89fb      	ldrh	r3, [r7, #14]
 8007b70:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b74:	d101      	bne.n	8007b7a <dec_lock+0x2e>
 8007b76:	2300      	movs	r3, #0
 8007b78:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8007b7a:	89fb      	ldrh	r3, [r7, #14]
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d002      	beq.n	8007b86 <dec_lock+0x3a>
 8007b80:	89fb      	ldrh	r3, [r7, #14]
 8007b82:	3b01      	subs	r3, #1
 8007b84:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8007b86:	4a0e      	ldr	r2, [pc, #56]	@ (8007bc0 <dec_lock+0x74>)
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	011b      	lsls	r3, r3, #4
 8007b8c:	4413      	add	r3, r2
 8007b8e:	330c      	adds	r3, #12
 8007b90:	89fa      	ldrh	r2, [r7, #14]
 8007b92:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8007b94:	89fb      	ldrh	r3, [r7, #14]
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d105      	bne.n	8007ba6 <dec_lock+0x5a>
 8007b9a:	4a09      	ldr	r2, [pc, #36]	@ (8007bc0 <dec_lock+0x74>)
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	011b      	lsls	r3, r3, #4
 8007ba0:	4413      	add	r3, r2
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8007ba6:	2300      	movs	r3, #0
 8007ba8:	737b      	strb	r3, [r7, #13]
 8007baa:	e001      	b.n	8007bb0 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8007bac:	2302      	movs	r3, #2
 8007bae:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8007bb0:	7b7b      	ldrb	r3, [r7, #13]
}
 8007bb2:	4618      	mov	r0, r3
 8007bb4:	3714      	adds	r7, #20
 8007bb6:	46bd      	mov	sp, r7
 8007bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bbc:	4770      	bx	lr
 8007bbe:	bf00      	nop
 8007bc0:	2004067c 	.word	0x2004067c

08007bc4 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8007bc4:	b480      	push	{r7}
 8007bc6:	b085      	sub	sp, #20
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8007bcc:	2300      	movs	r3, #0
 8007bce:	60fb      	str	r3, [r7, #12]
 8007bd0:	e010      	b.n	8007bf4 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8007bd2:	4a0d      	ldr	r2, [pc, #52]	@ (8007c08 <clear_lock+0x44>)
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	011b      	lsls	r3, r3, #4
 8007bd8:	4413      	add	r3, r2
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	687a      	ldr	r2, [r7, #4]
 8007bde:	429a      	cmp	r2, r3
 8007be0:	d105      	bne.n	8007bee <clear_lock+0x2a>
 8007be2:	4a09      	ldr	r2, [pc, #36]	@ (8007c08 <clear_lock+0x44>)
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	011b      	lsls	r3, r3, #4
 8007be8:	4413      	add	r3, r2
 8007bea:	2200      	movs	r2, #0
 8007bec:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	3301      	adds	r3, #1
 8007bf2:	60fb      	str	r3, [r7, #12]
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	2b01      	cmp	r3, #1
 8007bf8:	d9eb      	bls.n	8007bd2 <clear_lock+0xe>
	}
}
 8007bfa:	bf00      	nop
 8007bfc:	bf00      	nop
 8007bfe:	3714      	adds	r7, #20
 8007c00:	46bd      	mov	sp, r7
 8007c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c06:	4770      	bx	lr
 8007c08:	2004067c 	.word	0x2004067c

08007c0c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8007c0c:	b580      	push	{r7, lr}
 8007c0e:	b086      	sub	sp, #24
 8007c10:	af00      	add	r7, sp, #0
 8007c12:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8007c14:	2300      	movs	r3, #0
 8007c16:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	78db      	ldrb	r3, [r3, #3]
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d034      	beq.n	8007c8a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c24:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	7858      	ldrb	r0, [r3, #1]
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007c30:	2301      	movs	r3, #1
 8007c32:	697a      	ldr	r2, [r7, #20]
 8007c34:	f7ff fd3e 	bl	80076b4 <disk_write>
 8007c38:	4603      	mov	r3, r0
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d002      	beq.n	8007c44 <sync_window+0x38>
			res = FR_DISK_ERR;
 8007c3e:	2301      	movs	r3, #1
 8007c40:	73fb      	strb	r3, [r7, #15]
 8007c42:	e022      	b.n	8007c8a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	2200      	movs	r2, #0
 8007c48:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	6a1b      	ldr	r3, [r3, #32]
 8007c4e:	697a      	ldr	r2, [r7, #20]
 8007c50:	1ad2      	subs	r2, r2, r3
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	699b      	ldr	r3, [r3, #24]
 8007c56:	429a      	cmp	r2, r3
 8007c58:	d217      	bcs.n	8007c8a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	789b      	ldrb	r3, [r3, #2]
 8007c5e:	613b      	str	r3, [r7, #16]
 8007c60:	e010      	b.n	8007c84 <sync_window+0x78>
					wsect += fs->fsize;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	699b      	ldr	r3, [r3, #24]
 8007c66:	697a      	ldr	r2, [r7, #20]
 8007c68:	4413      	add	r3, r2
 8007c6a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	7858      	ldrb	r0, [r3, #1]
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007c76:	2301      	movs	r3, #1
 8007c78:	697a      	ldr	r2, [r7, #20]
 8007c7a:	f7ff fd1b 	bl	80076b4 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007c7e:	693b      	ldr	r3, [r7, #16]
 8007c80:	3b01      	subs	r3, #1
 8007c82:	613b      	str	r3, [r7, #16]
 8007c84:	693b      	ldr	r3, [r7, #16]
 8007c86:	2b01      	cmp	r3, #1
 8007c88:	d8eb      	bhi.n	8007c62 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8007c8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c8c:	4618      	mov	r0, r3
 8007c8e:	3718      	adds	r7, #24
 8007c90:	46bd      	mov	sp, r7
 8007c92:	bd80      	pop	{r7, pc}

08007c94 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8007c94:	b580      	push	{r7, lr}
 8007c96:	b084      	sub	sp, #16
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	6078      	str	r0, [r7, #4]
 8007c9c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8007c9e:	2300      	movs	r3, #0
 8007ca0:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ca6:	683a      	ldr	r2, [r7, #0]
 8007ca8:	429a      	cmp	r2, r3
 8007caa:	d01b      	beq.n	8007ce4 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8007cac:	6878      	ldr	r0, [r7, #4]
 8007cae:	f7ff ffad 	bl	8007c0c <sync_window>
 8007cb2:	4603      	mov	r3, r0
 8007cb4:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8007cb6:	7bfb      	ldrb	r3, [r7, #15]
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d113      	bne.n	8007ce4 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	7858      	ldrb	r0, [r3, #1]
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007cc6:	2301      	movs	r3, #1
 8007cc8:	683a      	ldr	r2, [r7, #0]
 8007cca:	f7ff fcd3 	bl	8007674 <disk_read>
 8007cce:	4603      	mov	r3, r0
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d004      	beq.n	8007cde <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8007cd4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007cd8:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8007cda:	2301      	movs	r3, #1
 8007cdc:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	683a      	ldr	r2, [r7, #0]
 8007ce2:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 8007ce4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ce6:	4618      	mov	r0, r3
 8007ce8:	3710      	adds	r7, #16
 8007cea:	46bd      	mov	sp, r7
 8007cec:	bd80      	pop	{r7, pc}
	...

08007cf0 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8007cf0:	b580      	push	{r7, lr}
 8007cf2:	b084      	sub	sp, #16
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8007cf8:	6878      	ldr	r0, [r7, #4]
 8007cfa:	f7ff ff87 	bl	8007c0c <sync_window>
 8007cfe:	4603      	mov	r3, r0
 8007d00:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8007d02:	7bfb      	ldrb	r3, [r7, #15]
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d158      	bne.n	8007dba <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	781b      	ldrb	r3, [r3, #0]
 8007d0c:	2b03      	cmp	r3, #3
 8007d0e:	d148      	bne.n	8007da2 <sync_fs+0xb2>
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	791b      	ldrb	r3, [r3, #4]
 8007d14:	2b01      	cmp	r3, #1
 8007d16:	d144      	bne.n	8007da2 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	3330      	adds	r3, #48	@ 0x30
 8007d1c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007d20:	2100      	movs	r1, #0
 8007d22:	4618      	mov	r0, r3
 8007d24:	f7ff fda8 	bl	8007878 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	3330      	adds	r3, #48	@ 0x30
 8007d2c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8007d30:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8007d34:	4618      	mov	r0, r3
 8007d36:	f7ff fd37 	bl	80077a8 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	3330      	adds	r3, #48	@ 0x30
 8007d3e:	4921      	ldr	r1, [pc, #132]	@ (8007dc4 <sync_fs+0xd4>)
 8007d40:	4618      	mov	r0, r3
 8007d42:	f7ff fd4c 	bl	80077de <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	3330      	adds	r3, #48	@ 0x30
 8007d4a:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8007d4e:	491e      	ldr	r1, [pc, #120]	@ (8007dc8 <sync_fs+0xd8>)
 8007d50:	4618      	mov	r0, r3
 8007d52:	f7ff fd44 	bl	80077de <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	3330      	adds	r3, #48	@ 0x30
 8007d5a:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	691b      	ldr	r3, [r3, #16]
 8007d62:	4619      	mov	r1, r3
 8007d64:	4610      	mov	r0, r2
 8007d66:	f7ff fd3a 	bl	80077de <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	3330      	adds	r3, #48	@ 0x30
 8007d6e:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	68db      	ldr	r3, [r3, #12]
 8007d76:	4619      	mov	r1, r3
 8007d78:	4610      	mov	r0, r2
 8007d7a:	f7ff fd30 	bl	80077de <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	69db      	ldr	r3, [r3, #28]
 8007d82:	1c5a      	adds	r2, r3, #1
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	7858      	ldrb	r0, [r3, #1]
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d96:	2301      	movs	r3, #1
 8007d98:	f7ff fc8c 	bl	80076b4 <disk_write>
			fs->fsi_flag = 0;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	2200      	movs	r2, #0
 8007da0:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	785b      	ldrb	r3, [r3, #1]
 8007da6:	2200      	movs	r2, #0
 8007da8:	2100      	movs	r1, #0
 8007daa:	4618      	mov	r0, r3
 8007dac:	f7ff fca2 	bl	80076f4 <disk_ioctl>
 8007db0:	4603      	mov	r3, r0
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d001      	beq.n	8007dba <sync_fs+0xca>
 8007db6:	2301      	movs	r3, #1
 8007db8:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8007dba:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dbc:	4618      	mov	r0, r3
 8007dbe:	3710      	adds	r7, #16
 8007dc0:	46bd      	mov	sp, r7
 8007dc2:	bd80      	pop	{r7, pc}
 8007dc4:	41615252 	.word	0x41615252
 8007dc8:	61417272 	.word	0x61417272

08007dcc <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8007dcc:	b480      	push	{r7}
 8007dce:	b083      	sub	sp, #12
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	6078      	str	r0, [r7, #4]
 8007dd4:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8007dd6:	683b      	ldr	r3, [r7, #0]
 8007dd8:	3b02      	subs	r3, #2
 8007dda:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	695b      	ldr	r3, [r3, #20]
 8007de0:	3b02      	subs	r3, #2
 8007de2:	683a      	ldr	r2, [r7, #0]
 8007de4:	429a      	cmp	r2, r3
 8007de6:	d301      	bcc.n	8007dec <clust2sect+0x20>
 8007de8:	2300      	movs	r3, #0
 8007dea:	e008      	b.n	8007dfe <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	895b      	ldrh	r3, [r3, #10]
 8007df0:	461a      	mov	r2, r3
 8007df2:	683b      	ldr	r3, [r7, #0]
 8007df4:	fb03 f202 	mul.w	r2, r3, r2
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007dfc:	4413      	add	r3, r2
}
 8007dfe:	4618      	mov	r0, r3
 8007e00:	370c      	adds	r7, #12
 8007e02:	46bd      	mov	sp, r7
 8007e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e08:	4770      	bx	lr

08007e0a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8007e0a:	b580      	push	{r7, lr}
 8007e0c:	b086      	sub	sp, #24
 8007e0e:	af00      	add	r7, sp, #0
 8007e10:	6078      	str	r0, [r7, #4]
 8007e12:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8007e1a:	683b      	ldr	r3, [r7, #0]
 8007e1c:	2b01      	cmp	r3, #1
 8007e1e:	d904      	bls.n	8007e2a <get_fat+0x20>
 8007e20:	693b      	ldr	r3, [r7, #16]
 8007e22:	695b      	ldr	r3, [r3, #20]
 8007e24:	683a      	ldr	r2, [r7, #0]
 8007e26:	429a      	cmp	r2, r3
 8007e28:	d302      	bcc.n	8007e30 <get_fat+0x26>
		val = 1;	/* Internal error */
 8007e2a:	2301      	movs	r3, #1
 8007e2c:	617b      	str	r3, [r7, #20]
 8007e2e:	e08e      	b.n	8007f4e <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8007e30:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007e34:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8007e36:	693b      	ldr	r3, [r7, #16]
 8007e38:	781b      	ldrb	r3, [r3, #0]
 8007e3a:	2b03      	cmp	r3, #3
 8007e3c:	d061      	beq.n	8007f02 <get_fat+0xf8>
 8007e3e:	2b03      	cmp	r3, #3
 8007e40:	dc7b      	bgt.n	8007f3a <get_fat+0x130>
 8007e42:	2b01      	cmp	r3, #1
 8007e44:	d002      	beq.n	8007e4c <get_fat+0x42>
 8007e46:	2b02      	cmp	r3, #2
 8007e48:	d041      	beq.n	8007ece <get_fat+0xc4>
 8007e4a:	e076      	b.n	8007f3a <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8007e4c:	683b      	ldr	r3, [r7, #0]
 8007e4e:	60fb      	str	r3, [r7, #12]
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	085b      	lsrs	r3, r3, #1
 8007e54:	68fa      	ldr	r2, [r7, #12]
 8007e56:	4413      	add	r3, r2
 8007e58:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007e5a:	693b      	ldr	r3, [r7, #16]
 8007e5c:	6a1a      	ldr	r2, [r3, #32]
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	0a5b      	lsrs	r3, r3, #9
 8007e62:	4413      	add	r3, r2
 8007e64:	4619      	mov	r1, r3
 8007e66:	6938      	ldr	r0, [r7, #16]
 8007e68:	f7ff ff14 	bl	8007c94 <move_window>
 8007e6c:	4603      	mov	r3, r0
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d166      	bne.n	8007f40 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	1c5a      	adds	r2, r3, #1
 8007e76:	60fa      	str	r2, [r7, #12]
 8007e78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e7c:	693a      	ldr	r2, [r7, #16]
 8007e7e:	4413      	add	r3, r2
 8007e80:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007e84:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007e86:	693b      	ldr	r3, [r7, #16]
 8007e88:	6a1a      	ldr	r2, [r3, #32]
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	0a5b      	lsrs	r3, r3, #9
 8007e8e:	4413      	add	r3, r2
 8007e90:	4619      	mov	r1, r3
 8007e92:	6938      	ldr	r0, [r7, #16]
 8007e94:	f7ff fefe 	bl	8007c94 <move_window>
 8007e98:	4603      	mov	r3, r0
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d152      	bne.n	8007f44 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ea4:	693a      	ldr	r2, [r7, #16]
 8007ea6:	4413      	add	r3, r2
 8007ea8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007eac:	021b      	lsls	r3, r3, #8
 8007eae:	68ba      	ldr	r2, [r7, #8]
 8007eb0:	4313      	orrs	r3, r2
 8007eb2:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8007eb4:	683b      	ldr	r3, [r7, #0]
 8007eb6:	f003 0301 	and.w	r3, r3, #1
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d002      	beq.n	8007ec4 <get_fat+0xba>
 8007ebe:	68bb      	ldr	r3, [r7, #8]
 8007ec0:	091b      	lsrs	r3, r3, #4
 8007ec2:	e002      	b.n	8007eca <get_fat+0xc0>
 8007ec4:	68bb      	ldr	r3, [r7, #8]
 8007ec6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007eca:	617b      	str	r3, [r7, #20]
			break;
 8007ecc:	e03f      	b.n	8007f4e <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007ece:	693b      	ldr	r3, [r7, #16]
 8007ed0:	6a1a      	ldr	r2, [r3, #32]
 8007ed2:	683b      	ldr	r3, [r7, #0]
 8007ed4:	0a1b      	lsrs	r3, r3, #8
 8007ed6:	4413      	add	r3, r2
 8007ed8:	4619      	mov	r1, r3
 8007eda:	6938      	ldr	r0, [r7, #16]
 8007edc:	f7ff feda 	bl	8007c94 <move_window>
 8007ee0:	4603      	mov	r3, r0
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d130      	bne.n	8007f48 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8007ee6:	693b      	ldr	r3, [r7, #16]
 8007ee8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007eec:	683b      	ldr	r3, [r7, #0]
 8007eee:	005b      	lsls	r3, r3, #1
 8007ef0:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8007ef4:	4413      	add	r3, r2
 8007ef6:	4618      	mov	r0, r3
 8007ef8:	f7ff fc1a 	bl	8007730 <ld_word>
 8007efc:	4603      	mov	r3, r0
 8007efe:	617b      	str	r3, [r7, #20]
			break;
 8007f00:	e025      	b.n	8007f4e <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007f02:	693b      	ldr	r3, [r7, #16]
 8007f04:	6a1a      	ldr	r2, [r3, #32]
 8007f06:	683b      	ldr	r3, [r7, #0]
 8007f08:	09db      	lsrs	r3, r3, #7
 8007f0a:	4413      	add	r3, r2
 8007f0c:	4619      	mov	r1, r3
 8007f0e:	6938      	ldr	r0, [r7, #16]
 8007f10:	f7ff fec0 	bl	8007c94 <move_window>
 8007f14:	4603      	mov	r3, r0
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d118      	bne.n	8007f4c <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8007f1a:	693b      	ldr	r3, [r7, #16]
 8007f1c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007f20:	683b      	ldr	r3, [r7, #0]
 8007f22:	009b      	lsls	r3, r3, #2
 8007f24:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8007f28:	4413      	add	r3, r2
 8007f2a:	4618      	mov	r0, r3
 8007f2c:	f7ff fc19 	bl	8007762 <ld_dword>
 8007f30:	4603      	mov	r3, r0
 8007f32:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8007f36:	617b      	str	r3, [r7, #20]
			break;
 8007f38:	e009      	b.n	8007f4e <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8007f3a:	2301      	movs	r3, #1
 8007f3c:	617b      	str	r3, [r7, #20]
 8007f3e:	e006      	b.n	8007f4e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007f40:	bf00      	nop
 8007f42:	e004      	b.n	8007f4e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007f44:	bf00      	nop
 8007f46:	e002      	b.n	8007f4e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007f48:	bf00      	nop
 8007f4a:	e000      	b.n	8007f4e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007f4c:	bf00      	nop
		}
	}

	return val;
 8007f4e:	697b      	ldr	r3, [r7, #20]
}
 8007f50:	4618      	mov	r0, r3
 8007f52:	3718      	adds	r7, #24
 8007f54:	46bd      	mov	sp, r7
 8007f56:	bd80      	pop	{r7, pc}

08007f58 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8007f58:	b590      	push	{r4, r7, lr}
 8007f5a:	b089      	sub	sp, #36	@ 0x24
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	60f8      	str	r0, [r7, #12]
 8007f60:	60b9      	str	r1, [r7, #8]
 8007f62:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8007f64:	2302      	movs	r3, #2
 8007f66:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8007f68:	68bb      	ldr	r3, [r7, #8]
 8007f6a:	2b01      	cmp	r3, #1
 8007f6c:	f240 80d9 	bls.w	8008122 <put_fat+0x1ca>
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	695b      	ldr	r3, [r3, #20]
 8007f74:	68ba      	ldr	r2, [r7, #8]
 8007f76:	429a      	cmp	r2, r3
 8007f78:	f080 80d3 	bcs.w	8008122 <put_fat+0x1ca>
		switch (fs->fs_type) {
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	781b      	ldrb	r3, [r3, #0]
 8007f80:	2b03      	cmp	r3, #3
 8007f82:	f000 8096 	beq.w	80080b2 <put_fat+0x15a>
 8007f86:	2b03      	cmp	r3, #3
 8007f88:	f300 80cb 	bgt.w	8008122 <put_fat+0x1ca>
 8007f8c:	2b01      	cmp	r3, #1
 8007f8e:	d002      	beq.n	8007f96 <put_fat+0x3e>
 8007f90:	2b02      	cmp	r3, #2
 8007f92:	d06e      	beq.n	8008072 <put_fat+0x11a>
 8007f94:	e0c5      	b.n	8008122 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8007f96:	68bb      	ldr	r3, [r7, #8]
 8007f98:	61bb      	str	r3, [r7, #24]
 8007f9a:	69bb      	ldr	r3, [r7, #24]
 8007f9c:	085b      	lsrs	r3, r3, #1
 8007f9e:	69ba      	ldr	r2, [r7, #24]
 8007fa0:	4413      	add	r3, r2
 8007fa2:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	6a1a      	ldr	r2, [r3, #32]
 8007fa8:	69bb      	ldr	r3, [r7, #24]
 8007faa:	0a5b      	lsrs	r3, r3, #9
 8007fac:	4413      	add	r3, r2
 8007fae:	4619      	mov	r1, r3
 8007fb0:	68f8      	ldr	r0, [r7, #12]
 8007fb2:	f7ff fe6f 	bl	8007c94 <move_window>
 8007fb6:	4603      	mov	r3, r0
 8007fb8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007fba:	7ffb      	ldrb	r3, [r7, #31]
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	f040 80a9 	bne.w	8008114 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007fc8:	69bb      	ldr	r3, [r7, #24]
 8007fca:	1c59      	adds	r1, r3, #1
 8007fcc:	61b9      	str	r1, [r7, #24]
 8007fce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007fd2:	4413      	add	r3, r2
 8007fd4:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8007fd6:	68bb      	ldr	r3, [r7, #8]
 8007fd8:	f003 0301 	and.w	r3, r3, #1
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d00d      	beq.n	8007ffc <put_fat+0xa4>
 8007fe0:	697b      	ldr	r3, [r7, #20]
 8007fe2:	781b      	ldrb	r3, [r3, #0]
 8007fe4:	b25b      	sxtb	r3, r3
 8007fe6:	f003 030f 	and.w	r3, r3, #15
 8007fea:	b25a      	sxtb	r2, r3
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	b25b      	sxtb	r3, r3
 8007ff0:	011b      	lsls	r3, r3, #4
 8007ff2:	b25b      	sxtb	r3, r3
 8007ff4:	4313      	orrs	r3, r2
 8007ff6:	b25b      	sxtb	r3, r3
 8007ff8:	b2db      	uxtb	r3, r3
 8007ffa:	e001      	b.n	8008000 <put_fat+0xa8>
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	b2db      	uxtb	r3, r3
 8008000:	697a      	ldr	r2, [r7, #20]
 8008002:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	2201      	movs	r2, #1
 8008008:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	6a1a      	ldr	r2, [r3, #32]
 800800e:	69bb      	ldr	r3, [r7, #24]
 8008010:	0a5b      	lsrs	r3, r3, #9
 8008012:	4413      	add	r3, r2
 8008014:	4619      	mov	r1, r3
 8008016:	68f8      	ldr	r0, [r7, #12]
 8008018:	f7ff fe3c 	bl	8007c94 <move_window>
 800801c:	4603      	mov	r3, r0
 800801e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008020:	7ffb      	ldrb	r3, [r7, #31]
 8008022:	2b00      	cmp	r3, #0
 8008024:	d178      	bne.n	8008118 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800802c:	69bb      	ldr	r3, [r7, #24]
 800802e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008032:	4413      	add	r3, r2
 8008034:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8008036:	68bb      	ldr	r3, [r7, #8]
 8008038:	f003 0301 	and.w	r3, r3, #1
 800803c:	2b00      	cmp	r3, #0
 800803e:	d003      	beq.n	8008048 <put_fat+0xf0>
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	091b      	lsrs	r3, r3, #4
 8008044:	b2db      	uxtb	r3, r3
 8008046:	e00e      	b.n	8008066 <put_fat+0x10e>
 8008048:	697b      	ldr	r3, [r7, #20]
 800804a:	781b      	ldrb	r3, [r3, #0]
 800804c:	b25b      	sxtb	r3, r3
 800804e:	f023 030f 	bic.w	r3, r3, #15
 8008052:	b25a      	sxtb	r2, r3
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	0a1b      	lsrs	r3, r3, #8
 8008058:	b25b      	sxtb	r3, r3
 800805a:	f003 030f 	and.w	r3, r3, #15
 800805e:	b25b      	sxtb	r3, r3
 8008060:	4313      	orrs	r3, r2
 8008062:	b25b      	sxtb	r3, r3
 8008064:	b2db      	uxtb	r3, r3
 8008066:	697a      	ldr	r2, [r7, #20]
 8008068:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	2201      	movs	r2, #1
 800806e:	70da      	strb	r2, [r3, #3]
			break;
 8008070:	e057      	b.n	8008122 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	6a1a      	ldr	r2, [r3, #32]
 8008076:	68bb      	ldr	r3, [r7, #8]
 8008078:	0a1b      	lsrs	r3, r3, #8
 800807a:	4413      	add	r3, r2
 800807c:	4619      	mov	r1, r3
 800807e:	68f8      	ldr	r0, [r7, #12]
 8008080:	f7ff fe08 	bl	8007c94 <move_window>
 8008084:	4603      	mov	r3, r0
 8008086:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008088:	7ffb      	ldrb	r3, [r7, #31]
 800808a:	2b00      	cmp	r3, #0
 800808c:	d146      	bne.n	800811c <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008094:	68bb      	ldr	r3, [r7, #8]
 8008096:	005b      	lsls	r3, r3, #1
 8008098:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800809c:	4413      	add	r3, r2
 800809e:	687a      	ldr	r2, [r7, #4]
 80080a0:	b292      	uxth	r2, r2
 80080a2:	4611      	mov	r1, r2
 80080a4:	4618      	mov	r0, r3
 80080a6:	f7ff fb7f 	bl	80077a8 <st_word>
			fs->wflag = 1;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	2201      	movs	r2, #1
 80080ae:	70da      	strb	r2, [r3, #3]
			break;
 80080b0:	e037      	b.n	8008122 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	6a1a      	ldr	r2, [r3, #32]
 80080b6:	68bb      	ldr	r3, [r7, #8]
 80080b8:	09db      	lsrs	r3, r3, #7
 80080ba:	4413      	add	r3, r2
 80080bc:	4619      	mov	r1, r3
 80080be:	68f8      	ldr	r0, [r7, #12]
 80080c0:	f7ff fde8 	bl	8007c94 <move_window>
 80080c4:	4603      	mov	r3, r0
 80080c6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80080c8:	7ffb      	ldrb	r3, [r7, #31]
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d128      	bne.n	8008120 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80080da:	68bb      	ldr	r3, [r7, #8]
 80080dc:	009b      	lsls	r3, r3, #2
 80080de:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80080e2:	4413      	add	r3, r2
 80080e4:	4618      	mov	r0, r3
 80080e6:	f7ff fb3c 	bl	8007762 <ld_dword>
 80080ea:	4603      	mov	r3, r0
 80080ec:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80080f0:	4323      	orrs	r3, r4
 80080f2:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80080fa:	68bb      	ldr	r3, [r7, #8]
 80080fc:	009b      	lsls	r3, r3, #2
 80080fe:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8008102:	4413      	add	r3, r2
 8008104:	6879      	ldr	r1, [r7, #4]
 8008106:	4618      	mov	r0, r3
 8008108:	f7ff fb69 	bl	80077de <st_dword>
			fs->wflag = 1;
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	2201      	movs	r2, #1
 8008110:	70da      	strb	r2, [r3, #3]
			break;
 8008112:	e006      	b.n	8008122 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8008114:	bf00      	nop
 8008116:	e004      	b.n	8008122 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8008118:	bf00      	nop
 800811a:	e002      	b.n	8008122 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800811c:	bf00      	nop
 800811e:	e000      	b.n	8008122 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8008120:	bf00      	nop
		}
	}
	return res;
 8008122:	7ffb      	ldrb	r3, [r7, #31]
}
 8008124:	4618      	mov	r0, r3
 8008126:	3724      	adds	r7, #36	@ 0x24
 8008128:	46bd      	mov	sp, r7
 800812a:	bd90      	pop	{r4, r7, pc}

0800812c <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800812c:	b580      	push	{r7, lr}
 800812e:	b088      	sub	sp, #32
 8008130:	af00      	add	r7, sp, #0
 8008132:	60f8      	str	r0, [r7, #12]
 8008134:	60b9      	str	r1, [r7, #8]
 8008136:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8008138:	2300      	movs	r3, #0
 800813a:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8008142:	68bb      	ldr	r3, [r7, #8]
 8008144:	2b01      	cmp	r3, #1
 8008146:	d904      	bls.n	8008152 <remove_chain+0x26>
 8008148:	69bb      	ldr	r3, [r7, #24]
 800814a:	695b      	ldr	r3, [r3, #20]
 800814c:	68ba      	ldr	r2, [r7, #8]
 800814e:	429a      	cmp	r2, r3
 8008150:	d301      	bcc.n	8008156 <remove_chain+0x2a>
 8008152:	2302      	movs	r3, #2
 8008154:	e04b      	b.n	80081ee <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d00c      	beq.n	8008176 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800815c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008160:	6879      	ldr	r1, [r7, #4]
 8008162:	69b8      	ldr	r0, [r7, #24]
 8008164:	f7ff fef8 	bl	8007f58 <put_fat>
 8008168:	4603      	mov	r3, r0
 800816a:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800816c:	7ffb      	ldrb	r3, [r7, #31]
 800816e:	2b00      	cmp	r3, #0
 8008170:	d001      	beq.n	8008176 <remove_chain+0x4a>
 8008172:	7ffb      	ldrb	r3, [r7, #31]
 8008174:	e03b      	b.n	80081ee <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8008176:	68b9      	ldr	r1, [r7, #8]
 8008178:	68f8      	ldr	r0, [r7, #12]
 800817a:	f7ff fe46 	bl	8007e0a <get_fat>
 800817e:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8008180:	697b      	ldr	r3, [r7, #20]
 8008182:	2b00      	cmp	r3, #0
 8008184:	d031      	beq.n	80081ea <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8008186:	697b      	ldr	r3, [r7, #20]
 8008188:	2b01      	cmp	r3, #1
 800818a:	d101      	bne.n	8008190 <remove_chain+0x64>
 800818c:	2302      	movs	r3, #2
 800818e:	e02e      	b.n	80081ee <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8008190:	697b      	ldr	r3, [r7, #20]
 8008192:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008196:	d101      	bne.n	800819c <remove_chain+0x70>
 8008198:	2301      	movs	r3, #1
 800819a:	e028      	b.n	80081ee <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800819c:	2200      	movs	r2, #0
 800819e:	68b9      	ldr	r1, [r7, #8]
 80081a0:	69b8      	ldr	r0, [r7, #24]
 80081a2:	f7ff fed9 	bl	8007f58 <put_fat>
 80081a6:	4603      	mov	r3, r0
 80081a8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 80081aa:	7ffb      	ldrb	r3, [r7, #31]
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d001      	beq.n	80081b4 <remove_chain+0x88>
 80081b0:	7ffb      	ldrb	r3, [r7, #31]
 80081b2:	e01c      	b.n	80081ee <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80081b4:	69bb      	ldr	r3, [r7, #24]
 80081b6:	691a      	ldr	r2, [r3, #16]
 80081b8:	69bb      	ldr	r3, [r7, #24]
 80081ba:	695b      	ldr	r3, [r3, #20]
 80081bc:	3b02      	subs	r3, #2
 80081be:	429a      	cmp	r2, r3
 80081c0:	d20b      	bcs.n	80081da <remove_chain+0xae>
			fs->free_clst++;
 80081c2:	69bb      	ldr	r3, [r7, #24]
 80081c4:	691b      	ldr	r3, [r3, #16]
 80081c6:	1c5a      	adds	r2, r3, #1
 80081c8:	69bb      	ldr	r3, [r7, #24]
 80081ca:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 80081cc:	69bb      	ldr	r3, [r7, #24]
 80081ce:	791b      	ldrb	r3, [r3, #4]
 80081d0:	f043 0301 	orr.w	r3, r3, #1
 80081d4:	b2da      	uxtb	r2, r3
 80081d6:	69bb      	ldr	r3, [r7, #24]
 80081d8:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 80081da:	697b      	ldr	r3, [r7, #20]
 80081dc:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80081de:	69bb      	ldr	r3, [r7, #24]
 80081e0:	695b      	ldr	r3, [r3, #20]
 80081e2:	68ba      	ldr	r2, [r7, #8]
 80081e4:	429a      	cmp	r2, r3
 80081e6:	d3c6      	bcc.n	8008176 <remove_chain+0x4a>
 80081e8:	e000      	b.n	80081ec <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 80081ea:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 80081ec:	2300      	movs	r3, #0
}
 80081ee:	4618      	mov	r0, r3
 80081f0:	3720      	adds	r7, #32
 80081f2:	46bd      	mov	sp, r7
 80081f4:	bd80      	pop	{r7, pc}

080081f6 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 80081f6:	b580      	push	{r7, lr}
 80081f8:	b088      	sub	sp, #32
 80081fa:	af00      	add	r7, sp, #0
 80081fc:	6078      	str	r0, [r7, #4]
 80081fe:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8008206:	683b      	ldr	r3, [r7, #0]
 8008208:	2b00      	cmp	r3, #0
 800820a:	d10d      	bne.n	8008228 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800820c:	693b      	ldr	r3, [r7, #16]
 800820e:	68db      	ldr	r3, [r3, #12]
 8008210:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8008212:	69bb      	ldr	r3, [r7, #24]
 8008214:	2b00      	cmp	r3, #0
 8008216:	d004      	beq.n	8008222 <create_chain+0x2c>
 8008218:	693b      	ldr	r3, [r7, #16]
 800821a:	695b      	ldr	r3, [r3, #20]
 800821c:	69ba      	ldr	r2, [r7, #24]
 800821e:	429a      	cmp	r2, r3
 8008220:	d31b      	bcc.n	800825a <create_chain+0x64>
 8008222:	2301      	movs	r3, #1
 8008224:	61bb      	str	r3, [r7, #24]
 8008226:	e018      	b.n	800825a <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8008228:	6839      	ldr	r1, [r7, #0]
 800822a:	6878      	ldr	r0, [r7, #4]
 800822c:	f7ff fded 	bl	8007e0a <get_fat>
 8008230:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	2b01      	cmp	r3, #1
 8008236:	d801      	bhi.n	800823c <create_chain+0x46>
 8008238:	2301      	movs	r3, #1
 800823a:	e070      	b.n	800831e <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008242:	d101      	bne.n	8008248 <create_chain+0x52>
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	e06a      	b.n	800831e <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8008248:	693b      	ldr	r3, [r7, #16]
 800824a:	695b      	ldr	r3, [r3, #20]
 800824c:	68fa      	ldr	r2, [r7, #12]
 800824e:	429a      	cmp	r2, r3
 8008250:	d201      	bcs.n	8008256 <create_chain+0x60>
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	e063      	b.n	800831e <create_chain+0x128>
		scl = clst;
 8008256:	683b      	ldr	r3, [r7, #0]
 8008258:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800825a:	69bb      	ldr	r3, [r7, #24]
 800825c:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800825e:	69fb      	ldr	r3, [r7, #28]
 8008260:	3301      	adds	r3, #1
 8008262:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8008264:	693b      	ldr	r3, [r7, #16]
 8008266:	695b      	ldr	r3, [r3, #20]
 8008268:	69fa      	ldr	r2, [r7, #28]
 800826a:	429a      	cmp	r2, r3
 800826c:	d307      	bcc.n	800827e <create_chain+0x88>
				ncl = 2;
 800826e:	2302      	movs	r3, #2
 8008270:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8008272:	69fa      	ldr	r2, [r7, #28]
 8008274:	69bb      	ldr	r3, [r7, #24]
 8008276:	429a      	cmp	r2, r3
 8008278:	d901      	bls.n	800827e <create_chain+0x88>
 800827a:	2300      	movs	r3, #0
 800827c:	e04f      	b.n	800831e <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800827e:	69f9      	ldr	r1, [r7, #28]
 8008280:	6878      	ldr	r0, [r7, #4]
 8008282:	f7ff fdc2 	bl	8007e0a <get_fat>
 8008286:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	2b00      	cmp	r3, #0
 800828c:	d00e      	beq.n	80082ac <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	2b01      	cmp	r3, #1
 8008292:	d003      	beq.n	800829c <create_chain+0xa6>
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800829a:	d101      	bne.n	80082a0 <create_chain+0xaa>
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	e03e      	b.n	800831e <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80082a0:	69fa      	ldr	r2, [r7, #28]
 80082a2:	69bb      	ldr	r3, [r7, #24]
 80082a4:	429a      	cmp	r2, r3
 80082a6:	d1da      	bne.n	800825e <create_chain+0x68>
 80082a8:	2300      	movs	r3, #0
 80082aa:	e038      	b.n	800831e <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 80082ac:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80082ae:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80082b2:	69f9      	ldr	r1, [r7, #28]
 80082b4:	6938      	ldr	r0, [r7, #16]
 80082b6:	f7ff fe4f 	bl	8007f58 <put_fat>
 80082ba:	4603      	mov	r3, r0
 80082bc:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80082be:	7dfb      	ldrb	r3, [r7, #23]
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d109      	bne.n	80082d8 <create_chain+0xe2>
 80082c4:	683b      	ldr	r3, [r7, #0]
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d006      	beq.n	80082d8 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80082ca:	69fa      	ldr	r2, [r7, #28]
 80082cc:	6839      	ldr	r1, [r7, #0]
 80082ce:	6938      	ldr	r0, [r7, #16]
 80082d0:	f7ff fe42 	bl	8007f58 <put_fat>
 80082d4:	4603      	mov	r3, r0
 80082d6:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 80082d8:	7dfb      	ldrb	r3, [r7, #23]
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d116      	bne.n	800830c <create_chain+0x116>
		fs->last_clst = ncl;
 80082de:	693b      	ldr	r3, [r7, #16]
 80082e0:	69fa      	ldr	r2, [r7, #28]
 80082e2:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80082e4:	693b      	ldr	r3, [r7, #16]
 80082e6:	691a      	ldr	r2, [r3, #16]
 80082e8:	693b      	ldr	r3, [r7, #16]
 80082ea:	695b      	ldr	r3, [r3, #20]
 80082ec:	3b02      	subs	r3, #2
 80082ee:	429a      	cmp	r2, r3
 80082f0:	d804      	bhi.n	80082fc <create_chain+0x106>
 80082f2:	693b      	ldr	r3, [r7, #16]
 80082f4:	691b      	ldr	r3, [r3, #16]
 80082f6:	1e5a      	subs	r2, r3, #1
 80082f8:	693b      	ldr	r3, [r7, #16]
 80082fa:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 80082fc:	693b      	ldr	r3, [r7, #16]
 80082fe:	791b      	ldrb	r3, [r3, #4]
 8008300:	f043 0301 	orr.w	r3, r3, #1
 8008304:	b2da      	uxtb	r2, r3
 8008306:	693b      	ldr	r3, [r7, #16]
 8008308:	711a      	strb	r2, [r3, #4]
 800830a:	e007      	b.n	800831c <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800830c:	7dfb      	ldrb	r3, [r7, #23]
 800830e:	2b01      	cmp	r3, #1
 8008310:	d102      	bne.n	8008318 <create_chain+0x122>
 8008312:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008316:	e000      	b.n	800831a <create_chain+0x124>
 8008318:	2301      	movs	r3, #1
 800831a:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800831c:	69fb      	ldr	r3, [r7, #28]
}
 800831e:	4618      	mov	r0, r3
 8008320:	3720      	adds	r7, #32
 8008322:	46bd      	mov	sp, r7
 8008324:	bd80      	pop	{r7, pc}

08008326 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8008326:	b480      	push	{r7}
 8008328:	b087      	sub	sp, #28
 800832a:	af00      	add	r7, sp, #0
 800832c:	6078      	str	r0, [r7, #4]
 800832e:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800833a:	3304      	adds	r3, #4
 800833c:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800833e:	683b      	ldr	r3, [r7, #0]
 8008340:	0a5b      	lsrs	r3, r3, #9
 8008342:	68fa      	ldr	r2, [r7, #12]
 8008344:	8952      	ldrh	r2, [r2, #10]
 8008346:	fbb3 f3f2 	udiv	r3, r3, r2
 800834a:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800834c:	693b      	ldr	r3, [r7, #16]
 800834e:	1d1a      	adds	r2, r3, #4
 8008350:	613a      	str	r2, [r7, #16]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8008356:	68bb      	ldr	r3, [r7, #8]
 8008358:	2b00      	cmp	r3, #0
 800835a:	d101      	bne.n	8008360 <clmt_clust+0x3a>
 800835c:	2300      	movs	r3, #0
 800835e:	e010      	b.n	8008382 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8008360:	697a      	ldr	r2, [r7, #20]
 8008362:	68bb      	ldr	r3, [r7, #8]
 8008364:	429a      	cmp	r2, r3
 8008366:	d307      	bcc.n	8008378 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8008368:	697a      	ldr	r2, [r7, #20]
 800836a:	68bb      	ldr	r3, [r7, #8]
 800836c:	1ad3      	subs	r3, r2, r3
 800836e:	617b      	str	r3, [r7, #20]
 8008370:	693b      	ldr	r3, [r7, #16]
 8008372:	3304      	adds	r3, #4
 8008374:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8008376:	e7e9      	b.n	800834c <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8008378:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800837a:	693b      	ldr	r3, [r7, #16]
 800837c:	681a      	ldr	r2, [r3, #0]
 800837e:	697b      	ldr	r3, [r7, #20]
 8008380:	4413      	add	r3, r2
}
 8008382:	4618      	mov	r0, r3
 8008384:	371c      	adds	r7, #28
 8008386:	46bd      	mov	sp, r7
 8008388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800838c:	4770      	bx	lr

0800838e <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800838e:	b580      	push	{r7, lr}
 8008390:	b086      	sub	sp, #24
 8008392:	af00      	add	r7, sp, #0
 8008394:	6078      	str	r0, [r7, #4]
 8008396:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800839e:	683b      	ldr	r3, [r7, #0]
 80083a0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80083a4:	d204      	bcs.n	80083b0 <dir_sdi+0x22>
 80083a6:	683b      	ldr	r3, [r7, #0]
 80083a8:	f003 031f 	and.w	r3, r3, #31
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d001      	beq.n	80083b4 <dir_sdi+0x26>
		return FR_INT_ERR;
 80083b0:	2302      	movs	r3, #2
 80083b2:	e063      	b.n	800847c <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	683a      	ldr	r2, [r7, #0]
 80083b8:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	689b      	ldr	r3, [r3, #8]
 80083be:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80083c0:	697b      	ldr	r3, [r7, #20]
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d106      	bne.n	80083d4 <dir_sdi+0x46>
 80083c6:	693b      	ldr	r3, [r7, #16]
 80083c8:	781b      	ldrb	r3, [r3, #0]
 80083ca:	2b02      	cmp	r3, #2
 80083cc:	d902      	bls.n	80083d4 <dir_sdi+0x46>
		clst = fs->dirbase;
 80083ce:	693b      	ldr	r3, [r7, #16]
 80083d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083d2:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80083d4:	697b      	ldr	r3, [r7, #20]
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d10c      	bne.n	80083f4 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80083da:	683b      	ldr	r3, [r7, #0]
 80083dc:	095b      	lsrs	r3, r3, #5
 80083de:	693a      	ldr	r2, [r7, #16]
 80083e0:	8912      	ldrh	r2, [r2, #8]
 80083e2:	4293      	cmp	r3, r2
 80083e4:	d301      	bcc.n	80083ea <dir_sdi+0x5c>
 80083e6:	2302      	movs	r3, #2
 80083e8:	e048      	b.n	800847c <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 80083ea:	693b      	ldr	r3, [r7, #16]
 80083ec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	61da      	str	r2, [r3, #28]
 80083f2:	e029      	b.n	8008448 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 80083f4:	693b      	ldr	r3, [r7, #16]
 80083f6:	895b      	ldrh	r3, [r3, #10]
 80083f8:	025b      	lsls	r3, r3, #9
 80083fa:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80083fc:	e019      	b.n	8008432 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	6979      	ldr	r1, [r7, #20]
 8008402:	4618      	mov	r0, r3
 8008404:	f7ff fd01 	bl	8007e0a <get_fat>
 8008408:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800840a:	697b      	ldr	r3, [r7, #20]
 800840c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008410:	d101      	bne.n	8008416 <dir_sdi+0x88>
 8008412:	2301      	movs	r3, #1
 8008414:	e032      	b.n	800847c <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8008416:	697b      	ldr	r3, [r7, #20]
 8008418:	2b01      	cmp	r3, #1
 800841a:	d904      	bls.n	8008426 <dir_sdi+0x98>
 800841c:	693b      	ldr	r3, [r7, #16]
 800841e:	695b      	ldr	r3, [r3, #20]
 8008420:	697a      	ldr	r2, [r7, #20]
 8008422:	429a      	cmp	r2, r3
 8008424:	d301      	bcc.n	800842a <dir_sdi+0x9c>
 8008426:	2302      	movs	r3, #2
 8008428:	e028      	b.n	800847c <dir_sdi+0xee>
			ofs -= csz;
 800842a:	683a      	ldr	r2, [r7, #0]
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	1ad3      	subs	r3, r2, r3
 8008430:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8008432:	683a      	ldr	r2, [r7, #0]
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	429a      	cmp	r2, r3
 8008438:	d2e1      	bcs.n	80083fe <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800843a:	6979      	ldr	r1, [r7, #20]
 800843c:	6938      	ldr	r0, [r7, #16]
 800843e:	f7ff fcc5 	bl	8007dcc <clust2sect>
 8008442:	4602      	mov	r2, r0
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	697a      	ldr	r2, [r7, #20]
 800844c:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	69db      	ldr	r3, [r3, #28]
 8008452:	2b00      	cmp	r3, #0
 8008454:	d101      	bne.n	800845a <dir_sdi+0xcc>
 8008456:	2302      	movs	r3, #2
 8008458:	e010      	b.n	800847c <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	69da      	ldr	r2, [r3, #28]
 800845e:	683b      	ldr	r3, [r7, #0]
 8008460:	0a5b      	lsrs	r3, r3, #9
 8008462:	441a      	add	r2, r3
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8008468:	693b      	ldr	r3, [r7, #16]
 800846a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800846e:	683b      	ldr	r3, [r7, #0]
 8008470:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008474:	441a      	add	r2, r3
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800847a:	2300      	movs	r3, #0
}
 800847c:	4618      	mov	r0, r3
 800847e:	3718      	adds	r7, #24
 8008480:	46bd      	mov	sp, r7
 8008482:	bd80      	pop	{r7, pc}

08008484 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8008484:	b580      	push	{r7, lr}
 8008486:	b086      	sub	sp, #24
 8008488:	af00      	add	r7, sp, #0
 800848a:	6078      	str	r0, [r7, #4]
 800848c:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	695b      	ldr	r3, [r3, #20]
 8008498:	3320      	adds	r3, #32
 800849a:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	69db      	ldr	r3, [r3, #28]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d003      	beq.n	80084ac <dir_next+0x28>
 80084a4:	68bb      	ldr	r3, [r7, #8]
 80084a6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80084aa:	d301      	bcc.n	80084b0 <dir_next+0x2c>
 80084ac:	2304      	movs	r3, #4
 80084ae:	e0aa      	b.n	8008606 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80084b0:	68bb      	ldr	r3, [r7, #8]
 80084b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	f040 8098 	bne.w	80085ec <dir_next+0x168>
		dp->sect++;				/* Next sector */
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	69db      	ldr	r3, [r3, #28]
 80084c0:	1c5a      	adds	r2, r3, #1
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	699b      	ldr	r3, [r3, #24]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d10b      	bne.n	80084e6 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80084ce:	68bb      	ldr	r3, [r7, #8]
 80084d0:	095b      	lsrs	r3, r3, #5
 80084d2:	68fa      	ldr	r2, [r7, #12]
 80084d4:	8912      	ldrh	r2, [r2, #8]
 80084d6:	4293      	cmp	r3, r2
 80084d8:	f0c0 8088 	bcc.w	80085ec <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	2200      	movs	r2, #0
 80084e0:	61da      	str	r2, [r3, #28]
 80084e2:	2304      	movs	r3, #4
 80084e4:	e08f      	b.n	8008606 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80084e6:	68bb      	ldr	r3, [r7, #8]
 80084e8:	0a5b      	lsrs	r3, r3, #9
 80084ea:	68fa      	ldr	r2, [r7, #12]
 80084ec:	8952      	ldrh	r2, [r2, #10]
 80084ee:	3a01      	subs	r2, #1
 80084f0:	4013      	ands	r3, r2
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d17a      	bne.n	80085ec <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80084f6:	687a      	ldr	r2, [r7, #4]
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	699b      	ldr	r3, [r3, #24]
 80084fc:	4619      	mov	r1, r3
 80084fe:	4610      	mov	r0, r2
 8008500:	f7ff fc83 	bl	8007e0a <get_fat>
 8008504:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8008506:	697b      	ldr	r3, [r7, #20]
 8008508:	2b01      	cmp	r3, #1
 800850a:	d801      	bhi.n	8008510 <dir_next+0x8c>
 800850c:	2302      	movs	r3, #2
 800850e:	e07a      	b.n	8008606 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8008510:	697b      	ldr	r3, [r7, #20]
 8008512:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008516:	d101      	bne.n	800851c <dir_next+0x98>
 8008518:	2301      	movs	r3, #1
 800851a:	e074      	b.n	8008606 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	695b      	ldr	r3, [r3, #20]
 8008520:	697a      	ldr	r2, [r7, #20]
 8008522:	429a      	cmp	r2, r3
 8008524:	d358      	bcc.n	80085d8 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8008526:	683b      	ldr	r3, [r7, #0]
 8008528:	2b00      	cmp	r3, #0
 800852a:	d104      	bne.n	8008536 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	2200      	movs	r2, #0
 8008530:	61da      	str	r2, [r3, #28]
 8008532:	2304      	movs	r3, #4
 8008534:	e067      	b.n	8008606 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8008536:	687a      	ldr	r2, [r7, #4]
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	699b      	ldr	r3, [r3, #24]
 800853c:	4619      	mov	r1, r3
 800853e:	4610      	mov	r0, r2
 8008540:	f7ff fe59 	bl	80081f6 <create_chain>
 8008544:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8008546:	697b      	ldr	r3, [r7, #20]
 8008548:	2b00      	cmp	r3, #0
 800854a:	d101      	bne.n	8008550 <dir_next+0xcc>
 800854c:	2307      	movs	r3, #7
 800854e:	e05a      	b.n	8008606 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8008550:	697b      	ldr	r3, [r7, #20]
 8008552:	2b01      	cmp	r3, #1
 8008554:	d101      	bne.n	800855a <dir_next+0xd6>
 8008556:	2302      	movs	r3, #2
 8008558:	e055      	b.n	8008606 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800855a:	697b      	ldr	r3, [r7, #20]
 800855c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008560:	d101      	bne.n	8008566 <dir_next+0xe2>
 8008562:	2301      	movs	r3, #1
 8008564:	e04f      	b.n	8008606 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8008566:	68f8      	ldr	r0, [r7, #12]
 8008568:	f7ff fb50 	bl	8007c0c <sync_window>
 800856c:	4603      	mov	r3, r0
 800856e:	2b00      	cmp	r3, #0
 8008570:	d001      	beq.n	8008576 <dir_next+0xf2>
 8008572:	2301      	movs	r3, #1
 8008574:	e047      	b.n	8008606 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	3330      	adds	r3, #48	@ 0x30
 800857a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800857e:	2100      	movs	r1, #0
 8008580:	4618      	mov	r0, r3
 8008582:	f7ff f979 	bl	8007878 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008586:	2300      	movs	r3, #0
 8008588:	613b      	str	r3, [r7, #16]
 800858a:	6979      	ldr	r1, [r7, #20]
 800858c:	68f8      	ldr	r0, [r7, #12]
 800858e:	f7ff fc1d 	bl	8007dcc <clust2sect>
 8008592:	4602      	mov	r2, r0
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	62da      	str	r2, [r3, #44]	@ 0x2c
 8008598:	e012      	b.n	80085c0 <dir_next+0x13c>
						fs->wflag = 1;
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	2201      	movs	r2, #1
 800859e:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80085a0:	68f8      	ldr	r0, [r7, #12]
 80085a2:	f7ff fb33 	bl	8007c0c <sync_window>
 80085a6:	4603      	mov	r3, r0
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d001      	beq.n	80085b0 <dir_next+0x12c>
 80085ac:	2301      	movs	r3, #1
 80085ae:	e02a      	b.n	8008606 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80085b0:	693b      	ldr	r3, [r7, #16]
 80085b2:	3301      	adds	r3, #1
 80085b4:	613b      	str	r3, [r7, #16]
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085ba:	1c5a      	adds	r2, r3, #1
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	62da      	str	r2, [r3, #44]	@ 0x2c
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	895b      	ldrh	r3, [r3, #10]
 80085c4:	461a      	mov	r2, r3
 80085c6:	693b      	ldr	r3, [r7, #16]
 80085c8:	4293      	cmp	r3, r2
 80085ca:	d3e6      	bcc.n	800859a <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085d0:	693b      	ldr	r3, [r7, #16]
 80085d2:	1ad2      	subs	r2, r2, r3
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	697a      	ldr	r2, [r7, #20]
 80085dc:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80085de:	6979      	ldr	r1, [r7, #20]
 80085e0:	68f8      	ldr	r0, [r7, #12]
 80085e2:	f7ff fbf3 	bl	8007dcc <clust2sect>
 80085e6:	4602      	mov	r2, r0
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	68ba      	ldr	r2, [r7, #8]
 80085f0:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80085f8:	68bb      	ldr	r3, [r7, #8]
 80085fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80085fe:	441a      	add	r2, r3
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008604:	2300      	movs	r3, #0
}
 8008606:	4618      	mov	r0, r3
 8008608:	3718      	adds	r7, #24
 800860a:	46bd      	mov	sp, r7
 800860c:	bd80      	pop	{r7, pc}

0800860e <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800860e:	b580      	push	{r7, lr}
 8008610:	b086      	sub	sp, #24
 8008612:	af00      	add	r7, sp, #0
 8008614:	6078      	str	r0, [r7, #4]
 8008616:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800861e:	2100      	movs	r1, #0
 8008620:	6878      	ldr	r0, [r7, #4]
 8008622:	f7ff feb4 	bl	800838e <dir_sdi>
 8008626:	4603      	mov	r3, r0
 8008628:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800862a:	7dfb      	ldrb	r3, [r7, #23]
 800862c:	2b00      	cmp	r3, #0
 800862e:	d12b      	bne.n	8008688 <dir_alloc+0x7a>
		n = 0;
 8008630:	2300      	movs	r3, #0
 8008632:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	69db      	ldr	r3, [r3, #28]
 8008638:	4619      	mov	r1, r3
 800863a:	68f8      	ldr	r0, [r7, #12]
 800863c:	f7ff fb2a 	bl	8007c94 <move_window>
 8008640:	4603      	mov	r3, r0
 8008642:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8008644:	7dfb      	ldrb	r3, [r7, #23]
 8008646:	2b00      	cmp	r3, #0
 8008648:	d11d      	bne.n	8008686 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	6a1b      	ldr	r3, [r3, #32]
 800864e:	781b      	ldrb	r3, [r3, #0]
 8008650:	2be5      	cmp	r3, #229	@ 0xe5
 8008652:	d004      	beq.n	800865e <dir_alloc+0x50>
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	6a1b      	ldr	r3, [r3, #32]
 8008658:	781b      	ldrb	r3, [r3, #0]
 800865a:	2b00      	cmp	r3, #0
 800865c:	d107      	bne.n	800866e <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800865e:	693b      	ldr	r3, [r7, #16]
 8008660:	3301      	adds	r3, #1
 8008662:	613b      	str	r3, [r7, #16]
 8008664:	693a      	ldr	r2, [r7, #16]
 8008666:	683b      	ldr	r3, [r7, #0]
 8008668:	429a      	cmp	r2, r3
 800866a:	d102      	bne.n	8008672 <dir_alloc+0x64>
 800866c:	e00c      	b.n	8008688 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800866e:	2300      	movs	r3, #0
 8008670:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8008672:	2101      	movs	r1, #1
 8008674:	6878      	ldr	r0, [r7, #4]
 8008676:	f7ff ff05 	bl	8008484 <dir_next>
 800867a:	4603      	mov	r3, r0
 800867c:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800867e:	7dfb      	ldrb	r3, [r7, #23]
 8008680:	2b00      	cmp	r3, #0
 8008682:	d0d7      	beq.n	8008634 <dir_alloc+0x26>
 8008684:	e000      	b.n	8008688 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8008686:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8008688:	7dfb      	ldrb	r3, [r7, #23]
 800868a:	2b04      	cmp	r3, #4
 800868c:	d101      	bne.n	8008692 <dir_alloc+0x84>
 800868e:	2307      	movs	r3, #7
 8008690:	75fb      	strb	r3, [r7, #23]
	return res;
 8008692:	7dfb      	ldrb	r3, [r7, #23]
}
 8008694:	4618      	mov	r0, r3
 8008696:	3718      	adds	r7, #24
 8008698:	46bd      	mov	sp, r7
 800869a:	bd80      	pop	{r7, pc}

0800869c <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800869c:	b580      	push	{r7, lr}
 800869e:	b084      	sub	sp, #16
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	6078      	str	r0, [r7, #4]
 80086a4:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80086a6:	683b      	ldr	r3, [r7, #0]
 80086a8:	331a      	adds	r3, #26
 80086aa:	4618      	mov	r0, r3
 80086ac:	f7ff f840 	bl	8007730 <ld_word>
 80086b0:	4603      	mov	r3, r0
 80086b2:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	781b      	ldrb	r3, [r3, #0]
 80086b8:	2b03      	cmp	r3, #3
 80086ba:	d109      	bne.n	80086d0 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80086bc:	683b      	ldr	r3, [r7, #0]
 80086be:	3314      	adds	r3, #20
 80086c0:	4618      	mov	r0, r3
 80086c2:	f7ff f835 	bl	8007730 <ld_word>
 80086c6:	4603      	mov	r3, r0
 80086c8:	041b      	lsls	r3, r3, #16
 80086ca:	68fa      	ldr	r2, [r7, #12]
 80086cc:	4313      	orrs	r3, r2
 80086ce:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80086d0:	68fb      	ldr	r3, [r7, #12]
}
 80086d2:	4618      	mov	r0, r3
 80086d4:	3710      	adds	r7, #16
 80086d6:	46bd      	mov	sp, r7
 80086d8:	bd80      	pop	{r7, pc}

080086da <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80086da:	b580      	push	{r7, lr}
 80086dc:	b084      	sub	sp, #16
 80086de:	af00      	add	r7, sp, #0
 80086e0:	60f8      	str	r0, [r7, #12]
 80086e2:	60b9      	str	r1, [r7, #8]
 80086e4:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80086e6:	68bb      	ldr	r3, [r7, #8]
 80086e8:	331a      	adds	r3, #26
 80086ea:	687a      	ldr	r2, [r7, #4]
 80086ec:	b292      	uxth	r2, r2
 80086ee:	4611      	mov	r1, r2
 80086f0:	4618      	mov	r0, r3
 80086f2:	f7ff f859 	bl	80077a8 <st_word>
	if (fs->fs_type == FS_FAT32) {
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	781b      	ldrb	r3, [r3, #0]
 80086fa:	2b03      	cmp	r3, #3
 80086fc:	d109      	bne.n	8008712 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80086fe:	68bb      	ldr	r3, [r7, #8]
 8008700:	f103 0214 	add.w	r2, r3, #20
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	0c1b      	lsrs	r3, r3, #16
 8008708:	b29b      	uxth	r3, r3
 800870a:	4619      	mov	r1, r3
 800870c:	4610      	mov	r0, r2
 800870e:	f7ff f84b 	bl	80077a8 <st_word>
	}
}
 8008712:	bf00      	nop
 8008714:	3710      	adds	r7, #16
 8008716:	46bd      	mov	sp, r7
 8008718:	bd80      	pop	{r7, pc}

0800871a <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800871a:	b580      	push	{r7, lr}
 800871c:	b086      	sub	sp, #24
 800871e:	af00      	add	r7, sp, #0
 8008720:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8008728:	2100      	movs	r1, #0
 800872a:	6878      	ldr	r0, [r7, #4]
 800872c:	f7ff fe2f 	bl	800838e <dir_sdi>
 8008730:	4603      	mov	r3, r0
 8008732:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8008734:	7dfb      	ldrb	r3, [r7, #23]
 8008736:	2b00      	cmp	r3, #0
 8008738:	d001      	beq.n	800873e <dir_find+0x24>
 800873a:	7dfb      	ldrb	r3, [r7, #23]
 800873c:	e03e      	b.n	80087bc <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	69db      	ldr	r3, [r3, #28]
 8008742:	4619      	mov	r1, r3
 8008744:	6938      	ldr	r0, [r7, #16]
 8008746:	f7ff faa5 	bl	8007c94 <move_window>
 800874a:	4603      	mov	r3, r0
 800874c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800874e:	7dfb      	ldrb	r3, [r7, #23]
 8008750:	2b00      	cmp	r3, #0
 8008752:	d12f      	bne.n	80087b4 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	6a1b      	ldr	r3, [r3, #32]
 8008758:	781b      	ldrb	r3, [r3, #0]
 800875a:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800875c:	7bfb      	ldrb	r3, [r7, #15]
 800875e:	2b00      	cmp	r3, #0
 8008760:	d102      	bne.n	8008768 <dir_find+0x4e>
 8008762:	2304      	movs	r3, #4
 8008764:	75fb      	strb	r3, [r7, #23]
 8008766:	e028      	b.n	80087ba <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	6a1b      	ldr	r3, [r3, #32]
 800876c:	330b      	adds	r3, #11
 800876e:	781b      	ldrb	r3, [r3, #0]
 8008770:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008774:	b2da      	uxtb	r2, r3
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	6a1b      	ldr	r3, [r3, #32]
 800877e:	330b      	adds	r3, #11
 8008780:	781b      	ldrb	r3, [r3, #0]
 8008782:	f003 0308 	and.w	r3, r3, #8
 8008786:	2b00      	cmp	r3, #0
 8008788:	d10a      	bne.n	80087a0 <dir_find+0x86>
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	6a18      	ldr	r0, [r3, #32]
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	3324      	adds	r3, #36	@ 0x24
 8008792:	220b      	movs	r2, #11
 8008794:	4619      	mov	r1, r3
 8008796:	f7ff f88a 	bl	80078ae <mem_cmp>
 800879a:	4603      	mov	r3, r0
 800879c:	2b00      	cmp	r3, #0
 800879e:	d00b      	beq.n	80087b8 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80087a0:	2100      	movs	r1, #0
 80087a2:	6878      	ldr	r0, [r7, #4]
 80087a4:	f7ff fe6e 	bl	8008484 <dir_next>
 80087a8:	4603      	mov	r3, r0
 80087aa:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80087ac:	7dfb      	ldrb	r3, [r7, #23]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d0c5      	beq.n	800873e <dir_find+0x24>
 80087b2:	e002      	b.n	80087ba <dir_find+0xa0>
		if (res != FR_OK) break;
 80087b4:	bf00      	nop
 80087b6:	e000      	b.n	80087ba <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80087b8:	bf00      	nop

	return res;
 80087ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80087bc:	4618      	mov	r0, r3
 80087be:	3718      	adds	r7, #24
 80087c0:	46bd      	mov	sp, r7
 80087c2:	bd80      	pop	{r7, pc}

080087c4 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80087c4:	b580      	push	{r7, lr}
 80087c6:	b084      	sub	sp, #16
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 80087d2:	2101      	movs	r1, #1
 80087d4:	6878      	ldr	r0, [r7, #4]
 80087d6:	f7ff ff1a 	bl	800860e <dir_alloc>
 80087da:	4603      	mov	r3, r0
 80087dc:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 80087de:	7bfb      	ldrb	r3, [r7, #15]
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d11c      	bne.n	800881e <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	69db      	ldr	r3, [r3, #28]
 80087e8:	4619      	mov	r1, r3
 80087ea:	68b8      	ldr	r0, [r7, #8]
 80087ec:	f7ff fa52 	bl	8007c94 <move_window>
 80087f0:	4603      	mov	r3, r0
 80087f2:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80087f4:	7bfb      	ldrb	r3, [r7, #15]
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d111      	bne.n	800881e <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	6a1b      	ldr	r3, [r3, #32]
 80087fe:	2220      	movs	r2, #32
 8008800:	2100      	movs	r1, #0
 8008802:	4618      	mov	r0, r3
 8008804:	f7ff f838 	bl	8007878 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	6a18      	ldr	r0, [r3, #32]
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	3324      	adds	r3, #36	@ 0x24
 8008810:	220b      	movs	r2, #11
 8008812:	4619      	mov	r1, r3
 8008814:	f7ff f80f 	bl	8007836 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8008818:	68bb      	ldr	r3, [r7, #8]
 800881a:	2201      	movs	r2, #1
 800881c:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800881e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008820:	4618      	mov	r0, r3
 8008822:	3710      	adds	r7, #16
 8008824:	46bd      	mov	sp, r7
 8008826:	bd80      	pop	{r7, pc}

08008828 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8008828:	b580      	push	{r7, lr}
 800882a:	b088      	sub	sp, #32
 800882c:	af00      	add	r7, sp, #0
 800882e:	6078      	str	r0, [r7, #4]
 8008830:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8008832:	683b      	ldr	r3, [r7, #0]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	60fb      	str	r3, [r7, #12]
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	3324      	adds	r3, #36	@ 0x24
 800883c:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800883e:	220b      	movs	r2, #11
 8008840:	2120      	movs	r1, #32
 8008842:	68b8      	ldr	r0, [r7, #8]
 8008844:	f7ff f818 	bl	8007878 <mem_set>
	si = i = 0; ni = 8;
 8008848:	2300      	movs	r3, #0
 800884a:	613b      	str	r3, [r7, #16]
 800884c:	693b      	ldr	r3, [r7, #16]
 800884e:	61fb      	str	r3, [r7, #28]
 8008850:	2308      	movs	r3, #8
 8008852:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8008854:	69fb      	ldr	r3, [r7, #28]
 8008856:	1c5a      	adds	r2, r3, #1
 8008858:	61fa      	str	r2, [r7, #28]
 800885a:	68fa      	ldr	r2, [r7, #12]
 800885c:	4413      	add	r3, r2
 800885e:	781b      	ldrb	r3, [r3, #0]
 8008860:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8008862:	7efb      	ldrb	r3, [r7, #27]
 8008864:	2b20      	cmp	r3, #32
 8008866:	d94e      	bls.n	8008906 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8008868:	7efb      	ldrb	r3, [r7, #27]
 800886a:	2b2f      	cmp	r3, #47	@ 0x2f
 800886c:	d006      	beq.n	800887c <create_name+0x54>
 800886e:	7efb      	ldrb	r3, [r7, #27]
 8008870:	2b5c      	cmp	r3, #92	@ 0x5c
 8008872:	d110      	bne.n	8008896 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8008874:	e002      	b.n	800887c <create_name+0x54>
 8008876:	69fb      	ldr	r3, [r7, #28]
 8008878:	3301      	adds	r3, #1
 800887a:	61fb      	str	r3, [r7, #28]
 800887c:	68fa      	ldr	r2, [r7, #12]
 800887e:	69fb      	ldr	r3, [r7, #28]
 8008880:	4413      	add	r3, r2
 8008882:	781b      	ldrb	r3, [r3, #0]
 8008884:	2b2f      	cmp	r3, #47	@ 0x2f
 8008886:	d0f6      	beq.n	8008876 <create_name+0x4e>
 8008888:	68fa      	ldr	r2, [r7, #12]
 800888a:	69fb      	ldr	r3, [r7, #28]
 800888c:	4413      	add	r3, r2
 800888e:	781b      	ldrb	r3, [r3, #0]
 8008890:	2b5c      	cmp	r3, #92	@ 0x5c
 8008892:	d0f0      	beq.n	8008876 <create_name+0x4e>
			break;
 8008894:	e038      	b.n	8008908 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8008896:	7efb      	ldrb	r3, [r7, #27]
 8008898:	2b2e      	cmp	r3, #46	@ 0x2e
 800889a:	d003      	beq.n	80088a4 <create_name+0x7c>
 800889c:	693a      	ldr	r2, [r7, #16]
 800889e:	697b      	ldr	r3, [r7, #20]
 80088a0:	429a      	cmp	r2, r3
 80088a2:	d30c      	bcc.n	80088be <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 80088a4:	697b      	ldr	r3, [r7, #20]
 80088a6:	2b0b      	cmp	r3, #11
 80088a8:	d002      	beq.n	80088b0 <create_name+0x88>
 80088aa:	7efb      	ldrb	r3, [r7, #27]
 80088ac:	2b2e      	cmp	r3, #46	@ 0x2e
 80088ae:	d001      	beq.n	80088b4 <create_name+0x8c>
 80088b0:	2306      	movs	r3, #6
 80088b2:	e044      	b.n	800893e <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 80088b4:	2308      	movs	r3, #8
 80088b6:	613b      	str	r3, [r7, #16]
 80088b8:	230b      	movs	r3, #11
 80088ba:	617b      	str	r3, [r7, #20]
			continue;
 80088bc:	e022      	b.n	8008904 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 80088be:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	da04      	bge.n	80088d0 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 80088c6:	7efb      	ldrb	r3, [r7, #27]
 80088c8:	3b80      	subs	r3, #128	@ 0x80
 80088ca:	4a1f      	ldr	r2, [pc, #124]	@ (8008948 <create_name+0x120>)
 80088cc:	5cd3      	ldrb	r3, [r2, r3]
 80088ce:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 80088d0:	7efb      	ldrb	r3, [r7, #27]
 80088d2:	4619      	mov	r1, r3
 80088d4:	481d      	ldr	r0, [pc, #116]	@ (800894c <create_name+0x124>)
 80088d6:	f7ff f811 	bl	80078fc <chk_chr>
 80088da:	4603      	mov	r3, r0
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d001      	beq.n	80088e4 <create_name+0xbc>
 80088e0:	2306      	movs	r3, #6
 80088e2:	e02c      	b.n	800893e <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 80088e4:	7efb      	ldrb	r3, [r7, #27]
 80088e6:	2b60      	cmp	r3, #96	@ 0x60
 80088e8:	d905      	bls.n	80088f6 <create_name+0xce>
 80088ea:	7efb      	ldrb	r3, [r7, #27]
 80088ec:	2b7a      	cmp	r3, #122	@ 0x7a
 80088ee:	d802      	bhi.n	80088f6 <create_name+0xce>
 80088f0:	7efb      	ldrb	r3, [r7, #27]
 80088f2:	3b20      	subs	r3, #32
 80088f4:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 80088f6:	693b      	ldr	r3, [r7, #16]
 80088f8:	1c5a      	adds	r2, r3, #1
 80088fa:	613a      	str	r2, [r7, #16]
 80088fc:	68ba      	ldr	r2, [r7, #8]
 80088fe:	4413      	add	r3, r2
 8008900:	7efa      	ldrb	r2, [r7, #27]
 8008902:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8008904:	e7a6      	b.n	8008854 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8008906:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8008908:	68fa      	ldr	r2, [r7, #12]
 800890a:	69fb      	ldr	r3, [r7, #28]
 800890c:	441a      	add	r2, r3
 800890e:	683b      	ldr	r3, [r7, #0]
 8008910:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8008912:	693b      	ldr	r3, [r7, #16]
 8008914:	2b00      	cmp	r3, #0
 8008916:	d101      	bne.n	800891c <create_name+0xf4>
 8008918:	2306      	movs	r3, #6
 800891a:	e010      	b.n	800893e <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800891c:	68bb      	ldr	r3, [r7, #8]
 800891e:	781b      	ldrb	r3, [r3, #0]
 8008920:	2be5      	cmp	r3, #229	@ 0xe5
 8008922:	d102      	bne.n	800892a <create_name+0x102>
 8008924:	68bb      	ldr	r3, [r7, #8]
 8008926:	2205      	movs	r2, #5
 8008928:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800892a:	7efb      	ldrb	r3, [r7, #27]
 800892c:	2b20      	cmp	r3, #32
 800892e:	d801      	bhi.n	8008934 <create_name+0x10c>
 8008930:	2204      	movs	r2, #4
 8008932:	e000      	b.n	8008936 <create_name+0x10e>
 8008934:	2200      	movs	r2, #0
 8008936:	68bb      	ldr	r3, [r7, #8]
 8008938:	330b      	adds	r3, #11
 800893a:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800893c:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800893e:	4618      	mov	r0, r3
 8008940:	3720      	adds	r7, #32
 8008942:	46bd      	mov	sp, r7
 8008944:	bd80      	pop	{r7, pc}
 8008946:	bf00      	nop
 8008948:	08009c10 	.word	0x08009c10
 800894c:	08009b5c 	.word	0x08009b5c

08008950 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8008950:	b580      	push	{r7, lr}
 8008952:	b086      	sub	sp, #24
 8008954:	af00      	add	r7, sp, #0
 8008956:	6078      	str	r0, [r7, #4]
 8008958:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800895e:	693b      	ldr	r3, [r7, #16]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8008964:	e002      	b.n	800896c <follow_path+0x1c>
 8008966:	683b      	ldr	r3, [r7, #0]
 8008968:	3301      	adds	r3, #1
 800896a:	603b      	str	r3, [r7, #0]
 800896c:	683b      	ldr	r3, [r7, #0]
 800896e:	781b      	ldrb	r3, [r3, #0]
 8008970:	2b2f      	cmp	r3, #47	@ 0x2f
 8008972:	d0f8      	beq.n	8008966 <follow_path+0x16>
 8008974:	683b      	ldr	r3, [r7, #0]
 8008976:	781b      	ldrb	r3, [r3, #0]
 8008978:	2b5c      	cmp	r3, #92	@ 0x5c
 800897a:	d0f4      	beq.n	8008966 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800897c:	693b      	ldr	r3, [r7, #16]
 800897e:	2200      	movs	r2, #0
 8008980:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8008982:	683b      	ldr	r3, [r7, #0]
 8008984:	781b      	ldrb	r3, [r3, #0]
 8008986:	2b1f      	cmp	r3, #31
 8008988:	d80a      	bhi.n	80089a0 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	2280      	movs	r2, #128	@ 0x80
 800898e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 8008992:	2100      	movs	r1, #0
 8008994:	6878      	ldr	r0, [r7, #4]
 8008996:	f7ff fcfa 	bl	800838e <dir_sdi>
 800899a:	4603      	mov	r3, r0
 800899c:	75fb      	strb	r3, [r7, #23]
 800899e:	e043      	b.n	8008a28 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80089a0:	463b      	mov	r3, r7
 80089a2:	4619      	mov	r1, r3
 80089a4:	6878      	ldr	r0, [r7, #4]
 80089a6:	f7ff ff3f 	bl	8008828 <create_name>
 80089aa:	4603      	mov	r3, r0
 80089ac:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80089ae:	7dfb      	ldrb	r3, [r7, #23]
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d134      	bne.n	8008a1e <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 80089b4:	6878      	ldr	r0, [r7, #4]
 80089b6:	f7ff feb0 	bl	800871a <dir_find>
 80089ba:	4603      	mov	r3, r0
 80089bc:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80089c4:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80089c6:	7dfb      	ldrb	r3, [r7, #23]
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d00a      	beq.n	80089e2 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80089cc:	7dfb      	ldrb	r3, [r7, #23]
 80089ce:	2b04      	cmp	r3, #4
 80089d0:	d127      	bne.n	8008a22 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80089d2:	7afb      	ldrb	r3, [r7, #11]
 80089d4:	f003 0304 	and.w	r3, r3, #4
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d122      	bne.n	8008a22 <follow_path+0xd2>
 80089dc:	2305      	movs	r3, #5
 80089de:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 80089e0:	e01f      	b.n	8008a22 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80089e2:	7afb      	ldrb	r3, [r7, #11]
 80089e4:	f003 0304 	and.w	r3, r3, #4
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d11c      	bne.n	8008a26 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80089ec:	693b      	ldr	r3, [r7, #16]
 80089ee:	799b      	ldrb	r3, [r3, #6]
 80089f0:	f003 0310 	and.w	r3, r3, #16
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d102      	bne.n	80089fe <follow_path+0xae>
				res = FR_NO_PATH; break;
 80089f8:	2305      	movs	r3, #5
 80089fa:	75fb      	strb	r3, [r7, #23]
 80089fc:	e014      	b.n	8008a28 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	695b      	ldr	r3, [r3, #20]
 8008a08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a0c:	4413      	add	r3, r2
 8008a0e:	4619      	mov	r1, r3
 8008a10:	68f8      	ldr	r0, [r7, #12]
 8008a12:	f7ff fe43 	bl	800869c <ld_clust>
 8008a16:	4602      	mov	r2, r0
 8008a18:	693b      	ldr	r3, [r7, #16]
 8008a1a:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008a1c:	e7c0      	b.n	80089a0 <follow_path+0x50>
			if (res != FR_OK) break;
 8008a1e:	bf00      	nop
 8008a20:	e002      	b.n	8008a28 <follow_path+0xd8>
				break;
 8008a22:	bf00      	nop
 8008a24:	e000      	b.n	8008a28 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8008a26:	bf00      	nop
			}
		}
	}

	return res;
 8008a28:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a2a:	4618      	mov	r0, r3
 8008a2c:	3718      	adds	r7, #24
 8008a2e:	46bd      	mov	sp, r7
 8008a30:	bd80      	pop	{r7, pc}

08008a32 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8008a32:	b480      	push	{r7}
 8008a34:	b087      	sub	sp, #28
 8008a36:	af00      	add	r7, sp, #0
 8008a38:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8008a3a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008a3e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d031      	beq.n	8008aac <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	617b      	str	r3, [r7, #20]
 8008a4e:	e002      	b.n	8008a56 <get_ldnumber+0x24>
 8008a50:	697b      	ldr	r3, [r7, #20]
 8008a52:	3301      	adds	r3, #1
 8008a54:	617b      	str	r3, [r7, #20]
 8008a56:	697b      	ldr	r3, [r7, #20]
 8008a58:	781b      	ldrb	r3, [r3, #0]
 8008a5a:	2b20      	cmp	r3, #32
 8008a5c:	d903      	bls.n	8008a66 <get_ldnumber+0x34>
 8008a5e:	697b      	ldr	r3, [r7, #20]
 8008a60:	781b      	ldrb	r3, [r3, #0]
 8008a62:	2b3a      	cmp	r3, #58	@ 0x3a
 8008a64:	d1f4      	bne.n	8008a50 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8008a66:	697b      	ldr	r3, [r7, #20]
 8008a68:	781b      	ldrb	r3, [r3, #0]
 8008a6a:	2b3a      	cmp	r3, #58	@ 0x3a
 8008a6c:	d11c      	bne.n	8008aa8 <get_ldnumber+0x76>
			tp = *path;
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	1c5a      	adds	r2, r3, #1
 8008a78:	60fa      	str	r2, [r7, #12]
 8008a7a:	781b      	ldrb	r3, [r3, #0]
 8008a7c:	3b30      	subs	r3, #48	@ 0x30
 8008a7e:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8008a80:	68bb      	ldr	r3, [r7, #8]
 8008a82:	2b09      	cmp	r3, #9
 8008a84:	d80e      	bhi.n	8008aa4 <get_ldnumber+0x72>
 8008a86:	68fa      	ldr	r2, [r7, #12]
 8008a88:	697b      	ldr	r3, [r7, #20]
 8008a8a:	429a      	cmp	r2, r3
 8008a8c:	d10a      	bne.n	8008aa4 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8008a8e:	68bb      	ldr	r3, [r7, #8]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d107      	bne.n	8008aa4 <get_ldnumber+0x72>
					vol = (int)i;
 8008a94:	68bb      	ldr	r3, [r7, #8]
 8008a96:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8008a98:	697b      	ldr	r3, [r7, #20]
 8008a9a:	3301      	adds	r3, #1
 8008a9c:	617b      	str	r3, [r7, #20]
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	697a      	ldr	r2, [r7, #20]
 8008aa2:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8008aa4:	693b      	ldr	r3, [r7, #16]
 8008aa6:	e002      	b.n	8008aae <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8008aa8:	2300      	movs	r3, #0
 8008aaa:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8008aac:	693b      	ldr	r3, [r7, #16]
}
 8008aae:	4618      	mov	r0, r3
 8008ab0:	371c      	adds	r7, #28
 8008ab2:	46bd      	mov	sp, r7
 8008ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab8:	4770      	bx	lr
	...

08008abc <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8008abc:	b580      	push	{r7, lr}
 8008abe:	b082      	sub	sp, #8
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	6078      	str	r0, [r7, #4]
 8008ac4:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	2200      	movs	r2, #0
 8008aca:	70da      	strb	r2, [r3, #3]
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008ad2:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8008ad4:	6839      	ldr	r1, [r7, #0]
 8008ad6:	6878      	ldr	r0, [r7, #4]
 8008ad8:	f7ff f8dc 	bl	8007c94 <move_window>
 8008adc:	4603      	mov	r3, r0
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d001      	beq.n	8008ae6 <check_fs+0x2a>
 8008ae2:	2304      	movs	r3, #4
 8008ae4:	e038      	b.n	8008b58 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	3330      	adds	r3, #48	@ 0x30
 8008aea:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8008aee:	4618      	mov	r0, r3
 8008af0:	f7fe fe1e 	bl	8007730 <ld_word>
 8008af4:	4603      	mov	r3, r0
 8008af6:	461a      	mov	r2, r3
 8008af8:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8008afc:	429a      	cmp	r2, r3
 8008afe:	d001      	beq.n	8008b04 <check_fs+0x48>
 8008b00:	2303      	movs	r3, #3
 8008b02:	e029      	b.n	8008b58 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008b0a:	2be9      	cmp	r3, #233	@ 0xe9
 8008b0c:	d009      	beq.n	8008b22 <check_fs+0x66>
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008b14:	2beb      	cmp	r3, #235	@ 0xeb
 8008b16:	d11e      	bne.n	8008b56 <check_fs+0x9a>
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8008b1e:	2b90      	cmp	r3, #144	@ 0x90
 8008b20:	d119      	bne.n	8008b56 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	3330      	adds	r3, #48	@ 0x30
 8008b26:	3336      	adds	r3, #54	@ 0x36
 8008b28:	4618      	mov	r0, r3
 8008b2a:	f7fe fe1a 	bl	8007762 <ld_dword>
 8008b2e:	4603      	mov	r3, r0
 8008b30:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8008b34:	4a0a      	ldr	r2, [pc, #40]	@ (8008b60 <check_fs+0xa4>)
 8008b36:	4293      	cmp	r3, r2
 8008b38:	d101      	bne.n	8008b3e <check_fs+0x82>
 8008b3a:	2300      	movs	r3, #0
 8008b3c:	e00c      	b.n	8008b58 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	3330      	adds	r3, #48	@ 0x30
 8008b42:	3352      	adds	r3, #82	@ 0x52
 8008b44:	4618      	mov	r0, r3
 8008b46:	f7fe fe0c 	bl	8007762 <ld_dword>
 8008b4a:	4603      	mov	r3, r0
 8008b4c:	4a05      	ldr	r2, [pc, #20]	@ (8008b64 <check_fs+0xa8>)
 8008b4e:	4293      	cmp	r3, r2
 8008b50:	d101      	bne.n	8008b56 <check_fs+0x9a>
 8008b52:	2300      	movs	r3, #0
 8008b54:	e000      	b.n	8008b58 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8008b56:	2302      	movs	r3, #2
}
 8008b58:	4618      	mov	r0, r3
 8008b5a:	3708      	adds	r7, #8
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	bd80      	pop	{r7, pc}
 8008b60:	00544146 	.word	0x00544146
 8008b64:	33544146 	.word	0x33544146

08008b68 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8008b68:	b580      	push	{r7, lr}
 8008b6a:	b096      	sub	sp, #88	@ 0x58
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	60f8      	str	r0, [r7, #12]
 8008b70:	60b9      	str	r1, [r7, #8]
 8008b72:	4613      	mov	r3, r2
 8008b74:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8008b76:	68bb      	ldr	r3, [r7, #8]
 8008b78:	2200      	movs	r2, #0
 8008b7a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8008b7c:	68f8      	ldr	r0, [r7, #12]
 8008b7e:	f7ff ff58 	bl	8008a32 <get_ldnumber>
 8008b82:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8008b84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	da01      	bge.n	8008b8e <find_volume+0x26>
 8008b8a:	230b      	movs	r3, #11
 8008b8c:	e22d      	b.n	8008fea <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8008b8e:	4aa1      	ldr	r2, [pc, #644]	@ (8008e14 <find_volume+0x2ac>)
 8008b90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008b96:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8008b98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d101      	bne.n	8008ba2 <find_volume+0x3a>
 8008b9e:	230c      	movs	r3, #12
 8008ba0:	e223      	b.n	8008fea <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8008ba2:	68bb      	ldr	r3, [r7, #8]
 8008ba4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008ba6:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8008ba8:	79fb      	ldrb	r3, [r7, #7]
 8008baa:	f023 0301 	bic.w	r3, r3, #1
 8008bae:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8008bb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bb2:	781b      	ldrb	r3, [r3, #0]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d01a      	beq.n	8008bee <find_volume+0x86>
		stat = disk_status(fs->drv);
 8008bb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bba:	785b      	ldrb	r3, [r3, #1]
 8008bbc:	4618      	mov	r0, r3
 8008bbe:	f7fe fd19 	bl	80075f4 <disk_status>
 8008bc2:	4603      	mov	r3, r0
 8008bc4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8008bc8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008bcc:	f003 0301 	and.w	r3, r3, #1
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d10c      	bne.n	8008bee <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8008bd4:	79fb      	ldrb	r3, [r7, #7]
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d007      	beq.n	8008bea <find_volume+0x82>
 8008bda:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008bde:	f003 0304 	and.w	r3, r3, #4
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d001      	beq.n	8008bea <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8008be6:	230a      	movs	r3, #10
 8008be8:	e1ff      	b.n	8008fea <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 8008bea:	2300      	movs	r3, #0
 8008bec:	e1fd      	b.n	8008fea <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8008bee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bf0:	2200      	movs	r2, #0
 8008bf2:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8008bf4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008bf6:	b2da      	uxtb	r2, r3
 8008bf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bfa:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8008bfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bfe:	785b      	ldrb	r3, [r3, #1]
 8008c00:	4618      	mov	r0, r3
 8008c02:	f7fe fd11 	bl	8007628 <disk_initialize>
 8008c06:	4603      	mov	r3, r0
 8008c08:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8008c0c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008c10:	f003 0301 	and.w	r3, r3, #1
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d001      	beq.n	8008c1c <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8008c18:	2303      	movs	r3, #3
 8008c1a:	e1e6      	b.n	8008fea <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8008c1c:	79fb      	ldrb	r3, [r7, #7]
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d007      	beq.n	8008c32 <find_volume+0xca>
 8008c22:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008c26:	f003 0304 	and.w	r3, r3, #4
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d001      	beq.n	8008c32 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8008c2e:	230a      	movs	r3, #10
 8008c30:	e1db      	b.n	8008fea <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8008c32:	2300      	movs	r3, #0
 8008c34:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8008c36:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008c38:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008c3a:	f7ff ff3f 	bl	8008abc <check_fs>
 8008c3e:	4603      	mov	r3, r0
 8008c40:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8008c44:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008c48:	2b02      	cmp	r3, #2
 8008c4a:	d149      	bne.n	8008ce0 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	643b      	str	r3, [r7, #64]	@ 0x40
 8008c50:	e01e      	b.n	8008c90 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8008c52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c54:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008c58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c5a:	011b      	lsls	r3, r3, #4
 8008c5c:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8008c60:	4413      	add	r3, r2
 8008c62:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8008c64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c66:	3304      	adds	r3, #4
 8008c68:	781b      	ldrb	r3, [r3, #0]
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d006      	beq.n	8008c7c <find_volume+0x114>
 8008c6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c70:	3308      	adds	r3, #8
 8008c72:	4618      	mov	r0, r3
 8008c74:	f7fe fd75 	bl	8007762 <ld_dword>
 8008c78:	4602      	mov	r2, r0
 8008c7a:	e000      	b.n	8008c7e <find_volume+0x116>
 8008c7c:	2200      	movs	r2, #0
 8008c7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c80:	009b      	lsls	r3, r3, #2
 8008c82:	3358      	adds	r3, #88	@ 0x58
 8008c84:	443b      	add	r3, r7
 8008c86:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008c8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c8c:	3301      	adds	r3, #1
 8008c8e:	643b      	str	r3, [r7, #64]	@ 0x40
 8008c90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c92:	2b03      	cmp	r3, #3
 8008c94:	d9dd      	bls.n	8008c52 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8008c96:	2300      	movs	r3, #0
 8008c98:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8008c9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d002      	beq.n	8008ca6 <find_volume+0x13e>
 8008ca0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008ca2:	3b01      	subs	r3, #1
 8008ca4:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8008ca6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008ca8:	009b      	lsls	r3, r3, #2
 8008caa:	3358      	adds	r3, #88	@ 0x58
 8008cac:	443b      	add	r3, r7
 8008cae:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8008cb2:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8008cb4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d005      	beq.n	8008cc6 <find_volume+0x15e>
 8008cba:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008cbc:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008cbe:	f7ff fefd 	bl	8008abc <check_fs>
 8008cc2:	4603      	mov	r3, r0
 8008cc4:	e000      	b.n	8008cc8 <find_volume+0x160>
 8008cc6:	2303      	movs	r3, #3
 8008cc8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8008ccc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008cd0:	2b01      	cmp	r3, #1
 8008cd2:	d905      	bls.n	8008ce0 <find_volume+0x178>
 8008cd4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008cd6:	3301      	adds	r3, #1
 8008cd8:	643b      	str	r3, [r7, #64]	@ 0x40
 8008cda:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008cdc:	2b03      	cmp	r3, #3
 8008cde:	d9e2      	bls.n	8008ca6 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8008ce0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008ce4:	2b04      	cmp	r3, #4
 8008ce6:	d101      	bne.n	8008cec <find_volume+0x184>
 8008ce8:	2301      	movs	r3, #1
 8008cea:	e17e      	b.n	8008fea <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8008cec:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008cf0:	2b01      	cmp	r3, #1
 8008cf2:	d901      	bls.n	8008cf8 <find_volume+0x190>
 8008cf4:	230d      	movs	r3, #13
 8008cf6:	e178      	b.n	8008fea <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8008cf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cfa:	3330      	adds	r3, #48	@ 0x30
 8008cfc:	330b      	adds	r3, #11
 8008cfe:	4618      	mov	r0, r3
 8008d00:	f7fe fd16 	bl	8007730 <ld_word>
 8008d04:	4603      	mov	r3, r0
 8008d06:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008d0a:	d001      	beq.n	8008d10 <find_volume+0x1a8>
 8008d0c:	230d      	movs	r3, #13
 8008d0e:	e16c      	b.n	8008fea <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8008d10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d12:	3330      	adds	r3, #48	@ 0x30
 8008d14:	3316      	adds	r3, #22
 8008d16:	4618      	mov	r0, r3
 8008d18:	f7fe fd0a 	bl	8007730 <ld_word>
 8008d1c:	4603      	mov	r3, r0
 8008d1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8008d20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d106      	bne.n	8008d34 <find_volume+0x1cc>
 8008d26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d28:	3330      	adds	r3, #48	@ 0x30
 8008d2a:	3324      	adds	r3, #36	@ 0x24
 8008d2c:	4618      	mov	r0, r3
 8008d2e:	f7fe fd18 	bl	8007762 <ld_dword>
 8008d32:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8008d34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d36:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008d38:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8008d3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d3c:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 8008d40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d42:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8008d44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d46:	789b      	ldrb	r3, [r3, #2]
 8008d48:	2b01      	cmp	r3, #1
 8008d4a:	d005      	beq.n	8008d58 <find_volume+0x1f0>
 8008d4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d4e:	789b      	ldrb	r3, [r3, #2]
 8008d50:	2b02      	cmp	r3, #2
 8008d52:	d001      	beq.n	8008d58 <find_volume+0x1f0>
 8008d54:	230d      	movs	r3, #13
 8008d56:	e148      	b.n	8008fea <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8008d58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d5a:	789b      	ldrb	r3, [r3, #2]
 8008d5c:	461a      	mov	r2, r3
 8008d5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d60:	fb02 f303 	mul.w	r3, r2, r3
 8008d64:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8008d66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d68:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008d6c:	461a      	mov	r2, r3
 8008d6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d70:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8008d72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d74:	895b      	ldrh	r3, [r3, #10]
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d008      	beq.n	8008d8c <find_volume+0x224>
 8008d7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d7c:	895b      	ldrh	r3, [r3, #10]
 8008d7e:	461a      	mov	r2, r3
 8008d80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d82:	895b      	ldrh	r3, [r3, #10]
 8008d84:	3b01      	subs	r3, #1
 8008d86:	4013      	ands	r3, r2
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d001      	beq.n	8008d90 <find_volume+0x228>
 8008d8c:	230d      	movs	r3, #13
 8008d8e:	e12c      	b.n	8008fea <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8008d90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d92:	3330      	adds	r3, #48	@ 0x30
 8008d94:	3311      	adds	r3, #17
 8008d96:	4618      	mov	r0, r3
 8008d98:	f7fe fcca 	bl	8007730 <ld_word>
 8008d9c:	4603      	mov	r3, r0
 8008d9e:	461a      	mov	r2, r3
 8008da0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008da2:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8008da4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008da6:	891b      	ldrh	r3, [r3, #8]
 8008da8:	f003 030f 	and.w	r3, r3, #15
 8008dac:	b29b      	uxth	r3, r3
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d001      	beq.n	8008db6 <find_volume+0x24e>
 8008db2:	230d      	movs	r3, #13
 8008db4:	e119      	b.n	8008fea <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8008db6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008db8:	3330      	adds	r3, #48	@ 0x30
 8008dba:	3313      	adds	r3, #19
 8008dbc:	4618      	mov	r0, r3
 8008dbe:	f7fe fcb7 	bl	8007730 <ld_word>
 8008dc2:	4603      	mov	r3, r0
 8008dc4:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8008dc6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d106      	bne.n	8008dda <find_volume+0x272>
 8008dcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dce:	3330      	adds	r3, #48	@ 0x30
 8008dd0:	3320      	adds	r3, #32
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	f7fe fcc5 	bl	8007762 <ld_dword>
 8008dd8:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8008dda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ddc:	3330      	adds	r3, #48	@ 0x30
 8008dde:	330e      	adds	r3, #14
 8008de0:	4618      	mov	r0, r3
 8008de2:	f7fe fca5 	bl	8007730 <ld_word>
 8008de6:	4603      	mov	r3, r0
 8008de8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8008dea:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d101      	bne.n	8008df4 <find_volume+0x28c>
 8008df0:	230d      	movs	r3, #13
 8008df2:	e0fa      	b.n	8008fea <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8008df4:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8008df6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008df8:	4413      	add	r3, r2
 8008dfa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008dfc:	8912      	ldrh	r2, [r2, #8]
 8008dfe:	0912      	lsrs	r2, r2, #4
 8008e00:	b292      	uxth	r2, r2
 8008e02:	4413      	add	r3, r2
 8008e04:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8008e06:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008e08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e0a:	429a      	cmp	r2, r3
 8008e0c:	d204      	bcs.n	8008e18 <find_volume+0x2b0>
 8008e0e:	230d      	movs	r3, #13
 8008e10:	e0eb      	b.n	8008fea <find_volume+0x482>
 8008e12:	bf00      	nop
 8008e14:	20040674 	.word	0x20040674
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8008e18:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008e1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e1c:	1ad3      	subs	r3, r2, r3
 8008e1e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008e20:	8952      	ldrh	r2, [r2, #10]
 8008e22:	fbb3 f3f2 	udiv	r3, r3, r2
 8008e26:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8008e28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d101      	bne.n	8008e32 <find_volume+0x2ca>
 8008e2e:	230d      	movs	r3, #13
 8008e30:	e0db      	b.n	8008fea <find_volume+0x482>
		fmt = FS_FAT32;
 8008e32:	2303      	movs	r3, #3
 8008e34:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8008e38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e3a:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8008e3e:	4293      	cmp	r3, r2
 8008e40:	d802      	bhi.n	8008e48 <find_volume+0x2e0>
 8008e42:	2302      	movs	r3, #2
 8008e44:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8008e48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e4a:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8008e4e:	4293      	cmp	r3, r2
 8008e50:	d802      	bhi.n	8008e58 <find_volume+0x2f0>
 8008e52:	2301      	movs	r3, #1
 8008e54:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8008e58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e5a:	1c9a      	adds	r2, r3, #2
 8008e5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e5e:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8008e60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e62:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008e64:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8008e66:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8008e68:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008e6a:	441a      	add	r2, r3
 8008e6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e6e:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8008e70:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008e72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e74:	441a      	add	r2, r3
 8008e76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e78:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 8008e7a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008e7e:	2b03      	cmp	r3, #3
 8008e80:	d11e      	bne.n	8008ec0 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8008e82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e84:	3330      	adds	r3, #48	@ 0x30
 8008e86:	332a      	adds	r3, #42	@ 0x2a
 8008e88:	4618      	mov	r0, r3
 8008e8a:	f7fe fc51 	bl	8007730 <ld_word>
 8008e8e:	4603      	mov	r3, r0
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d001      	beq.n	8008e98 <find_volume+0x330>
 8008e94:	230d      	movs	r3, #13
 8008e96:	e0a8      	b.n	8008fea <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8008e98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e9a:	891b      	ldrh	r3, [r3, #8]
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d001      	beq.n	8008ea4 <find_volume+0x33c>
 8008ea0:	230d      	movs	r3, #13
 8008ea2:	e0a2      	b.n	8008fea <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8008ea4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ea6:	3330      	adds	r3, #48	@ 0x30
 8008ea8:	332c      	adds	r3, #44	@ 0x2c
 8008eaa:	4618      	mov	r0, r3
 8008eac:	f7fe fc59 	bl	8007762 <ld_dword>
 8008eb0:	4602      	mov	r2, r0
 8008eb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008eb4:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8008eb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008eb8:	695b      	ldr	r3, [r3, #20]
 8008eba:	009b      	lsls	r3, r3, #2
 8008ebc:	647b      	str	r3, [r7, #68]	@ 0x44
 8008ebe:	e01f      	b.n	8008f00 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8008ec0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ec2:	891b      	ldrh	r3, [r3, #8]
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d101      	bne.n	8008ecc <find_volume+0x364>
 8008ec8:	230d      	movs	r3, #13
 8008eca:	e08e      	b.n	8008fea <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8008ecc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ece:	6a1a      	ldr	r2, [r3, #32]
 8008ed0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008ed2:	441a      	add	r2, r3
 8008ed4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ed6:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8008ed8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008edc:	2b02      	cmp	r3, #2
 8008ede:	d103      	bne.n	8008ee8 <find_volume+0x380>
 8008ee0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ee2:	695b      	ldr	r3, [r3, #20]
 8008ee4:	005b      	lsls	r3, r3, #1
 8008ee6:	e00a      	b.n	8008efe <find_volume+0x396>
 8008ee8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008eea:	695a      	ldr	r2, [r3, #20]
 8008eec:	4613      	mov	r3, r2
 8008eee:	005b      	lsls	r3, r3, #1
 8008ef0:	4413      	add	r3, r2
 8008ef2:	085a      	lsrs	r2, r3, #1
 8008ef4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ef6:	695b      	ldr	r3, [r3, #20]
 8008ef8:	f003 0301 	and.w	r3, r3, #1
 8008efc:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8008efe:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8008f00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f02:	699a      	ldr	r2, [r3, #24]
 8008f04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008f06:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8008f0a:	0a5b      	lsrs	r3, r3, #9
 8008f0c:	429a      	cmp	r2, r3
 8008f0e:	d201      	bcs.n	8008f14 <find_volume+0x3ac>
 8008f10:	230d      	movs	r3, #13
 8008f12:	e06a      	b.n	8008fea <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8008f14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f16:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008f1a:	611a      	str	r2, [r3, #16]
 8008f1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f1e:	691a      	ldr	r2, [r3, #16]
 8008f20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f22:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8008f24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f26:	2280      	movs	r2, #128	@ 0x80
 8008f28:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8008f2a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008f2e:	2b03      	cmp	r3, #3
 8008f30:	d149      	bne.n	8008fc6 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8008f32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f34:	3330      	adds	r3, #48	@ 0x30
 8008f36:	3330      	adds	r3, #48	@ 0x30
 8008f38:	4618      	mov	r0, r3
 8008f3a:	f7fe fbf9 	bl	8007730 <ld_word>
 8008f3e:	4603      	mov	r3, r0
 8008f40:	2b01      	cmp	r3, #1
 8008f42:	d140      	bne.n	8008fc6 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8008f44:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008f46:	3301      	adds	r3, #1
 8008f48:	4619      	mov	r1, r3
 8008f4a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008f4c:	f7fe fea2 	bl	8007c94 <move_window>
 8008f50:	4603      	mov	r3, r0
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d137      	bne.n	8008fc6 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8008f56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f58:	2200      	movs	r2, #0
 8008f5a:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8008f5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f5e:	3330      	adds	r3, #48	@ 0x30
 8008f60:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8008f64:	4618      	mov	r0, r3
 8008f66:	f7fe fbe3 	bl	8007730 <ld_word>
 8008f6a:	4603      	mov	r3, r0
 8008f6c:	461a      	mov	r2, r3
 8008f6e:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8008f72:	429a      	cmp	r2, r3
 8008f74:	d127      	bne.n	8008fc6 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8008f76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f78:	3330      	adds	r3, #48	@ 0x30
 8008f7a:	4618      	mov	r0, r3
 8008f7c:	f7fe fbf1 	bl	8007762 <ld_dword>
 8008f80:	4603      	mov	r3, r0
 8008f82:	4a1c      	ldr	r2, [pc, #112]	@ (8008ff4 <find_volume+0x48c>)
 8008f84:	4293      	cmp	r3, r2
 8008f86:	d11e      	bne.n	8008fc6 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8008f88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f8a:	3330      	adds	r3, #48	@ 0x30
 8008f8c:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8008f90:	4618      	mov	r0, r3
 8008f92:	f7fe fbe6 	bl	8007762 <ld_dword>
 8008f96:	4603      	mov	r3, r0
 8008f98:	4a17      	ldr	r2, [pc, #92]	@ (8008ff8 <find_volume+0x490>)
 8008f9a:	4293      	cmp	r3, r2
 8008f9c:	d113      	bne.n	8008fc6 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8008f9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fa0:	3330      	adds	r3, #48	@ 0x30
 8008fa2:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8008fa6:	4618      	mov	r0, r3
 8008fa8:	f7fe fbdb 	bl	8007762 <ld_dword>
 8008fac:	4602      	mov	r2, r0
 8008fae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fb0:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8008fb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fb4:	3330      	adds	r3, #48	@ 0x30
 8008fb6:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8008fba:	4618      	mov	r0, r3
 8008fbc:	f7fe fbd1 	bl	8007762 <ld_dword>
 8008fc0:	4602      	mov	r2, r0
 8008fc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fc4:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8008fc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fc8:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8008fcc:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8008fce:	4b0b      	ldr	r3, [pc, #44]	@ (8008ffc <find_volume+0x494>)
 8008fd0:	881b      	ldrh	r3, [r3, #0]
 8008fd2:	3301      	adds	r3, #1
 8008fd4:	b29a      	uxth	r2, r3
 8008fd6:	4b09      	ldr	r3, [pc, #36]	@ (8008ffc <find_volume+0x494>)
 8008fd8:	801a      	strh	r2, [r3, #0]
 8008fda:	4b08      	ldr	r3, [pc, #32]	@ (8008ffc <find_volume+0x494>)
 8008fdc:	881a      	ldrh	r2, [r3, #0]
 8008fde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fe0:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8008fe2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008fe4:	f7fe fdee 	bl	8007bc4 <clear_lock>
#endif
	return FR_OK;
 8008fe8:	2300      	movs	r3, #0
}
 8008fea:	4618      	mov	r0, r3
 8008fec:	3758      	adds	r7, #88	@ 0x58
 8008fee:	46bd      	mov	sp, r7
 8008ff0:	bd80      	pop	{r7, pc}
 8008ff2:	bf00      	nop
 8008ff4:	41615252 	.word	0x41615252
 8008ff8:	61417272 	.word	0x61417272
 8008ffc:	20040678 	.word	0x20040678

08009000 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8009000:	b580      	push	{r7, lr}
 8009002:	b084      	sub	sp, #16
 8009004:	af00      	add	r7, sp, #0
 8009006:	6078      	str	r0, [r7, #4]
 8009008:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800900a:	2309      	movs	r3, #9
 800900c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	2b00      	cmp	r3, #0
 8009012:	d01c      	beq.n	800904e <validate+0x4e>
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	2b00      	cmp	r3, #0
 800901a:	d018      	beq.n	800904e <validate+0x4e>
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	781b      	ldrb	r3, [r3, #0]
 8009022:	2b00      	cmp	r3, #0
 8009024:	d013      	beq.n	800904e <validate+0x4e>
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	889a      	ldrh	r2, [r3, #4]
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	88db      	ldrh	r3, [r3, #6]
 8009030:	429a      	cmp	r2, r3
 8009032:	d10c      	bne.n	800904e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	785b      	ldrb	r3, [r3, #1]
 800903a:	4618      	mov	r0, r3
 800903c:	f7fe fada 	bl	80075f4 <disk_status>
 8009040:	4603      	mov	r3, r0
 8009042:	f003 0301 	and.w	r3, r3, #1
 8009046:	2b00      	cmp	r3, #0
 8009048:	d101      	bne.n	800904e <validate+0x4e>
			res = FR_OK;
 800904a:	2300      	movs	r3, #0
 800904c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800904e:	7bfb      	ldrb	r3, [r7, #15]
 8009050:	2b00      	cmp	r3, #0
 8009052:	d102      	bne.n	800905a <validate+0x5a>
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	e000      	b.n	800905c <validate+0x5c>
 800905a:	2300      	movs	r3, #0
 800905c:	683a      	ldr	r2, [r7, #0]
 800905e:	6013      	str	r3, [r2, #0]
	return res;
 8009060:	7bfb      	ldrb	r3, [r7, #15]
}
 8009062:	4618      	mov	r0, r3
 8009064:	3710      	adds	r7, #16
 8009066:	46bd      	mov	sp, r7
 8009068:	bd80      	pop	{r7, pc}
	...

0800906c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800906c:	b580      	push	{r7, lr}
 800906e:	b088      	sub	sp, #32
 8009070:	af00      	add	r7, sp, #0
 8009072:	60f8      	str	r0, [r7, #12]
 8009074:	60b9      	str	r1, [r7, #8]
 8009076:	4613      	mov	r3, r2
 8009078:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800907a:	68bb      	ldr	r3, [r7, #8]
 800907c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800907e:	f107 0310 	add.w	r3, r7, #16
 8009082:	4618      	mov	r0, r3
 8009084:	f7ff fcd5 	bl	8008a32 <get_ldnumber>
 8009088:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800908a:	69fb      	ldr	r3, [r7, #28]
 800908c:	2b00      	cmp	r3, #0
 800908e:	da01      	bge.n	8009094 <f_mount+0x28>
 8009090:	230b      	movs	r3, #11
 8009092:	e02b      	b.n	80090ec <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8009094:	4a17      	ldr	r2, [pc, #92]	@ (80090f4 <f_mount+0x88>)
 8009096:	69fb      	ldr	r3, [r7, #28]
 8009098:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800909c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800909e:	69bb      	ldr	r3, [r7, #24]
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d005      	beq.n	80090b0 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 80090a4:	69b8      	ldr	r0, [r7, #24]
 80090a6:	f7fe fd8d 	bl	8007bc4 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80090aa:	69bb      	ldr	r3, [r7, #24]
 80090ac:	2200      	movs	r2, #0
 80090ae:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d002      	beq.n	80090bc <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	2200      	movs	r2, #0
 80090ba:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80090bc:	68fa      	ldr	r2, [r7, #12]
 80090be:	490d      	ldr	r1, [pc, #52]	@ (80090f4 <f_mount+0x88>)
 80090c0:	69fb      	ldr	r3, [r7, #28]
 80090c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d002      	beq.n	80090d2 <f_mount+0x66>
 80090cc:	79fb      	ldrb	r3, [r7, #7]
 80090ce:	2b01      	cmp	r3, #1
 80090d0:	d001      	beq.n	80090d6 <f_mount+0x6a>
 80090d2:	2300      	movs	r3, #0
 80090d4:	e00a      	b.n	80090ec <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 80090d6:	f107 010c 	add.w	r1, r7, #12
 80090da:	f107 0308 	add.w	r3, r7, #8
 80090de:	2200      	movs	r2, #0
 80090e0:	4618      	mov	r0, r3
 80090e2:	f7ff fd41 	bl	8008b68 <find_volume>
 80090e6:	4603      	mov	r3, r0
 80090e8:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80090ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80090ec:	4618      	mov	r0, r3
 80090ee:	3720      	adds	r7, #32
 80090f0:	46bd      	mov	sp, r7
 80090f2:	bd80      	pop	{r7, pc}
 80090f4:	20040674 	.word	0x20040674

080090f8 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80090f8:	b580      	push	{r7, lr}
 80090fa:	b098      	sub	sp, #96	@ 0x60
 80090fc:	af00      	add	r7, sp, #0
 80090fe:	60f8      	str	r0, [r7, #12]
 8009100:	60b9      	str	r1, [r7, #8]
 8009102:	4613      	mov	r3, r2
 8009104:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	2b00      	cmp	r3, #0
 800910a:	d101      	bne.n	8009110 <f_open+0x18>
 800910c:	2309      	movs	r3, #9
 800910e:	e1a9      	b.n	8009464 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8009110:	79fb      	ldrb	r3, [r7, #7]
 8009112:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009116:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8009118:	79fa      	ldrb	r2, [r7, #7]
 800911a:	f107 0110 	add.w	r1, r7, #16
 800911e:	f107 0308 	add.w	r3, r7, #8
 8009122:	4618      	mov	r0, r3
 8009124:	f7ff fd20 	bl	8008b68 <find_volume>
 8009128:	4603      	mov	r3, r0
 800912a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800912e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009132:	2b00      	cmp	r3, #0
 8009134:	f040 818d 	bne.w	8009452 <f_open+0x35a>
		dj.obj.fs = fs;
 8009138:	693b      	ldr	r3, [r7, #16]
 800913a:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800913c:	68ba      	ldr	r2, [r7, #8]
 800913e:	f107 0314 	add.w	r3, r7, #20
 8009142:	4611      	mov	r1, r2
 8009144:	4618      	mov	r0, r3
 8009146:	f7ff fc03 	bl	8008950 <follow_path>
 800914a:	4603      	mov	r3, r0
 800914c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8009150:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009154:	2b00      	cmp	r3, #0
 8009156:	d118      	bne.n	800918a <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8009158:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800915c:	b25b      	sxtb	r3, r3
 800915e:	2b00      	cmp	r3, #0
 8009160:	da03      	bge.n	800916a <f_open+0x72>
				res = FR_INVALID_NAME;
 8009162:	2306      	movs	r3, #6
 8009164:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8009168:	e00f      	b.n	800918a <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800916a:	79fb      	ldrb	r3, [r7, #7]
 800916c:	2b01      	cmp	r3, #1
 800916e:	bf8c      	ite	hi
 8009170:	2301      	movhi	r3, #1
 8009172:	2300      	movls	r3, #0
 8009174:	b2db      	uxtb	r3, r3
 8009176:	461a      	mov	r2, r3
 8009178:	f107 0314 	add.w	r3, r7, #20
 800917c:	4611      	mov	r1, r2
 800917e:	4618      	mov	r0, r3
 8009180:	f7fe fbd8 	bl	8007934 <chk_lock>
 8009184:	4603      	mov	r3, r0
 8009186:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800918a:	79fb      	ldrb	r3, [r7, #7]
 800918c:	f003 031c 	and.w	r3, r3, #28
 8009190:	2b00      	cmp	r3, #0
 8009192:	d07f      	beq.n	8009294 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8009194:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009198:	2b00      	cmp	r3, #0
 800919a:	d017      	beq.n	80091cc <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800919c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80091a0:	2b04      	cmp	r3, #4
 80091a2:	d10e      	bne.n	80091c2 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80091a4:	f7fe fc22 	bl	80079ec <enq_lock>
 80091a8:	4603      	mov	r3, r0
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d006      	beq.n	80091bc <f_open+0xc4>
 80091ae:	f107 0314 	add.w	r3, r7, #20
 80091b2:	4618      	mov	r0, r3
 80091b4:	f7ff fb06 	bl	80087c4 <dir_register>
 80091b8:	4603      	mov	r3, r0
 80091ba:	e000      	b.n	80091be <f_open+0xc6>
 80091bc:	2312      	movs	r3, #18
 80091be:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80091c2:	79fb      	ldrb	r3, [r7, #7]
 80091c4:	f043 0308 	orr.w	r3, r3, #8
 80091c8:	71fb      	strb	r3, [r7, #7]
 80091ca:	e010      	b.n	80091ee <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80091cc:	7ebb      	ldrb	r3, [r7, #26]
 80091ce:	f003 0311 	and.w	r3, r3, #17
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d003      	beq.n	80091de <f_open+0xe6>
					res = FR_DENIED;
 80091d6:	2307      	movs	r3, #7
 80091d8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 80091dc:	e007      	b.n	80091ee <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80091de:	79fb      	ldrb	r3, [r7, #7]
 80091e0:	f003 0304 	and.w	r3, r3, #4
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d002      	beq.n	80091ee <f_open+0xf6>
 80091e8:	2308      	movs	r3, #8
 80091ea:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80091ee:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d168      	bne.n	80092c8 <f_open+0x1d0>
 80091f6:	79fb      	ldrb	r3, [r7, #7]
 80091f8:	f003 0308 	and.w	r3, r3, #8
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d063      	beq.n	80092c8 <f_open+0x1d0>
				dw = GET_FATTIME();
 8009200:	f7fd fcbe 	bl	8006b80 <get_fattime>
 8009204:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8009206:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009208:	330e      	adds	r3, #14
 800920a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800920c:	4618      	mov	r0, r3
 800920e:	f7fe fae6 	bl	80077de <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8009212:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009214:	3316      	adds	r3, #22
 8009216:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009218:	4618      	mov	r0, r3
 800921a:	f7fe fae0 	bl	80077de <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800921e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009220:	330b      	adds	r3, #11
 8009222:	2220      	movs	r2, #32
 8009224:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8009226:	693b      	ldr	r3, [r7, #16]
 8009228:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800922a:	4611      	mov	r1, r2
 800922c:	4618      	mov	r0, r3
 800922e:	f7ff fa35 	bl	800869c <ld_clust>
 8009232:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8009234:	693b      	ldr	r3, [r7, #16]
 8009236:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009238:	2200      	movs	r2, #0
 800923a:	4618      	mov	r0, r3
 800923c:	f7ff fa4d 	bl	80086da <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8009240:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009242:	331c      	adds	r3, #28
 8009244:	2100      	movs	r1, #0
 8009246:	4618      	mov	r0, r3
 8009248:	f7fe fac9 	bl	80077de <st_dword>
					fs->wflag = 1;
 800924c:	693b      	ldr	r3, [r7, #16]
 800924e:	2201      	movs	r2, #1
 8009250:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8009252:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009254:	2b00      	cmp	r3, #0
 8009256:	d037      	beq.n	80092c8 <f_open+0x1d0>
						dw = fs->winsect;
 8009258:	693b      	ldr	r3, [r7, #16]
 800925a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800925c:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800925e:	f107 0314 	add.w	r3, r7, #20
 8009262:	2200      	movs	r2, #0
 8009264:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8009266:	4618      	mov	r0, r3
 8009268:	f7fe ff60 	bl	800812c <remove_chain>
 800926c:	4603      	mov	r3, r0
 800926e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 8009272:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009276:	2b00      	cmp	r3, #0
 8009278:	d126      	bne.n	80092c8 <f_open+0x1d0>
							res = move_window(fs, dw);
 800927a:	693b      	ldr	r3, [r7, #16]
 800927c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800927e:	4618      	mov	r0, r3
 8009280:	f7fe fd08 	bl	8007c94 <move_window>
 8009284:	4603      	mov	r3, r0
 8009286:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800928a:	693b      	ldr	r3, [r7, #16]
 800928c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800928e:	3a01      	subs	r2, #1
 8009290:	60da      	str	r2, [r3, #12]
 8009292:	e019      	b.n	80092c8 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8009294:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009298:	2b00      	cmp	r3, #0
 800929a:	d115      	bne.n	80092c8 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800929c:	7ebb      	ldrb	r3, [r7, #26]
 800929e:	f003 0310 	and.w	r3, r3, #16
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d003      	beq.n	80092ae <f_open+0x1b6>
					res = FR_NO_FILE;
 80092a6:	2304      	movs	r3, #4
 80092a8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 80092ac:	e00c      	b.n	80092c8 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 80092ae:	79fb      	ldrb	r3, [r7, #7]
 80092b0:	f003 0302 	and.w	r3, r3, #2
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d007      	beq.n	80092c8 <f_open+0x1d0>
 80092b8:	7ebb      	ldrb	r3, [r7, #26]
 80092ba:	f003 0301 	and.w	r3, r3, #1
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d002      	beq.n	80092c8 <f_open+0x1d0>
						res = FR_DENIED;
 80092c2:	2307      	movs	r3, #7
 80092c4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 80092c8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d126      	bne.n	800931e <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80092d0:	79fb      	ldrb	r3, [r7, #7]
 80092d2:	f003 0308 	and.w	r3, r3, #8
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d003      	beq.n	80092e2 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 80092da:	79fb      	ldrb	r3, [r7, #7]
 80092dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80092e0:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80092e2:	693b      	ldr	r3, [r7, #16]
 80092e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 80092ea:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80092f0:	79fb      	ldrb	r3, [r7, #7]
 80092f2:	2b01      	cmp	r3, #1
 80092f4:	bf8c      	ite	hi
 80092f6:	2301      	movhi	r3, #1
 80092f8:	2300      	movls	r3, #0
 80092fa:	b2db      	uxtb	r3, r3
 80092fc:	461a      	mov	r2, r3
 80092fe:	f107 0314 	add.w	r3, r7, #20
 8009302:	4611      	mov	r1, r2
 8009304:	4618      	mov	r0, r3
 8009306:	f7fe fb93 	bl	8007a30 <inc_lock>
 800930a:	4602      	mov	r2, r0
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	691b      	ldr	r3, [r3, #16]
 8009314:	2b00      	cmp	r3, #0
 8009316:	d102      	bne.n	800931e <f_open+0x226>
 8009318:	2302      	movs	r3, #2
 800931a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800931e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009322:	2b00      	cmp	r3, #0
 8009324:	f040 8095 	bne.w	8009452 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8009328:	693b      	ldr	r3, [r7, #16]
 800932a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800932c:	4611      	mov	r1, r2
 800932e:	4618      	mov	r0, r3
 8009330:	f7ff f9b4 	bl	800869c <ld_clust>
 8009334:	4602      	mov	r2, r0
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800933a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800933c:	331c      	adds	r3, #28
 800933e:	4618      	mov	r0, r3
 8009340:	f7fe fa0f 	bl	8007762 <ld_dword>
 8009344:	4602      	mov	r2, r0
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	2200      	movs	r2, #0
 800934e:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8009350:	693a      	ldr	r2, [r7, #16]
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8009356:	693b      	ldr	r3, [r7, #16]
 8009358:	88da      	ldrh	r2, [r3, #6]
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	79fa      	ldrb	r2, [r7, #7]
 8009362:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	2200      	movs	r2, #0
 8009368:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	2200      	movs	r2, #0
 800936e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	2200      	movs	r2, #0
 8009374:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	3330      	adds	r3, #48	@ 0x30
 800937a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800937e:	2100      	movs	r1, #0
 8009380:	4618      	mov	r0, r3
 8009382:	f7fe fa79 	bl	8007878 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8009386:	79fb      	ldrb	r3, [r7, #7]
 8009388:	f003 0320 	and.w	r3, r3, #32
 800938c:	2b00      	cmp	r3, #0
 800938e:	d060      	beq.n	8009452 <f_open+0x35a>
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	68db      	ldr	r3, [r3, #12]
 8009394:	2b00      	cmp	r3, #0
 8009396:	d05c      	beq.n	8009452 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	68da      	ldr	r2, [r3, #12]
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 80093a0:	693b      	ldr	r3, [r7, #16]
 80093a2:	895b      	ldrh	r3, [r3, #10]
 80093a4:	025b      	lsls	r3, r3, #9
 80093a6:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	689b      	ldr	r3, [r3, #8]
 80093ac:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	68db      	ldr	r3, [r3, #12]
 80093b2:	657b      	str	r3, [r7, #84]	@ 0x54
 80093b4:	e016      	b.n	80093e4 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80093ba:	4618      	mov	r0, r3
 80093bc:	f7fe fd25 	bl	8007e0a <get_fat>
 80093c0:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 80093c2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80093c4:	2b01      	cmp	r3, #1
 80093c6:	d802      	bhi.n	80093ce <f_open+0x2d6>
 80093c8:	2302      	movs	r3, #2
 80093ca:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80093ce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80093d0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80093d4:	d102      	bne.n	80093dc <f_open+0x2e4>
 80093d6:	2301      	movs	r3, #1
 80093d8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80093dc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80093de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80093e0:	1ad3      	subs	r3, r2, r3
 80093e2:	657b      	str	r3, [r7, #84]	@ 0x54
 80093e4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d103      	bne.n	80093f4 <f_open+0x2fc>
 80093ec:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80093ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80093f0:	429a      	cmp	r2, r3
 80093f2:	d8e0      	bhi.n	80093b6 <f_open+0x2be>
				}
				fp->clust = clst;
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80093f8:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80093fa:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d127      	bne.n	8009452 <f_open+0x35a>
 8009402:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009404:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009408:	2b00      	cmp	r3, #0
 800940a:	d022      	beq.n	8009452 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800940c:	693b      	ldr	r3, [r7, #16]
 800940e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8009410:	4618      	mov	r0, r3
 8009412:	f7fe fcdb 	bl	8007dcc <clust2sect>
 8009416:	6478      	str	r0, [r7, #68]	@ 0x44
 8009418:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800941a:	2b00      	cmp	r3, #0
 800941c:	d103      	bne.n	8009426 <f_open+0x32e>
						res = FR_INT_ERR;
 800941e:	2302      	movs	r3, #2
 8009420:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8009424:	e015      	b.n	8009452 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8009426:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009428:	0a5a      	lsrs	r2, r3, #9
 800942a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800942c:	441a      	add	r2, r3
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8009432:	693b      	ldr	r3, [r7, #16]
 8009434:	7858      	ldrb	r0, [r3, #1]
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	6a1a      	ldr	r2, [r3, #32]
 8009440:	2301      	movs	r3, #1
 8009442:	f7fe f917 	bl	8007674 <disk_read>
 8009446:	4603      	mov	r3, r0
 8009448:	2b00      	cmp	r3, #0
 800944a:	d002      	beq.n	8009452 <f_open+0x35a>
 800944c:	2301      	movs	r3, #1
 800944e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8009452:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009456:	2b00      	cmp	r3, #0
 8009458:	d002      	beq.n	8009460 <f_open+0x368>
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	2200      	movs	r2, #0
 800945e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8009460:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8009464:	4618      	mov	r0, r3
 8009466:	3760      	adds	r7, #96	@ 0x60
 8009468:	46bd      	mov	sp, r7
 800946a:	bd80      	pop	{r7, pc}

0800946c <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800946c:	b580      	push	{r7, lr}
 800946e:	b08e      	sub	sp, #56	@ 0x38
 8009470:	af00      	add	r7, sp, #0
 8009472:	60f8      	str	r0, [r7, #12]
 8009474:	60b9      	str	r1, [r7, #8]
 8009476:	607a      	str	r2, [r7, #4]
 8009478:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800947a:	68bb      	ldr	r3, [r7, #8]
 800947c:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 800947e:	683b      	ldr	r3, [r7, #0]
 8009480:	2200      	movs	r2, #0
 8009482:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	f107 0214 	add.w	r2, r7, #20
 800948a:	4611      	mov	r1, r2
 800948c:	4618      	mov	r0, r3
 800948e:	f7ff fdb7 	bl	8009000 <validate>
 8009492:	4603      	mov	r3, r0
 8009494:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8009498:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800949c:	2b00      	cmp	r3, #0
 800949e:	d107      	bne.n	80094b0 <f_read+0x44>
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	7d5b      	ldrb	r3, [r3, #21]
 80094a4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80094a8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d002      	beq.n	80094b6 <f_read+0x4a>
 80094b0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80094b4:	e115      	b.n	80096e2 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	7d1b      	ldrb	r3, [r3, #20]
 80094ba:	f003 0301 	and.w	r3, r3, #1
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d101      	bne.n	80094c6 <f_read+0x5a>
 80094c2:	2307      	movs	r3, #7
 80094c4:	e10d      	b.n	80096e2 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	68da      	ldr	r2, [r3, #12]
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	699b      	ldr	r3, [r3, #24]
 80094ce:	1ad3      	subs	r3, r2, r3
 80094d0:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 80094d2:	687a      	ldr	r2, [r7, #4]
 80094d4:	6a3b      	ldr	r3, [r7, #32]
 80094d6:	429a      	cmp	r2, r3
 80094d8:	f240 80fe 	bls.w	80096d8 <f_read+0x26c>
 80094dc:	6a3b      	ldr	r3, [r7, #32]
 80094de:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 80094e0:	e0fa      	b.n	80096d8 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	699b      	ldr	r3, [r3, #24]
 80094e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	f040 80c6 	bne.w	800967c <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	699b      	ldr	r3, [r3, #24]
 80094f4:	0a5b      	lsrs	r3, r3, #9
 80094f6:	697a      	ldr	r2, [r7, #20]
 80094f8:	8952      	ldrh	r2, [r2, #10]
 80094fa:	3a01      	subs	r2, #1
 80094fc:	4013      	ands	r3, r2
 80094fe:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8009500:	69fb      	ldr	r3, [r7, #28]
 8009502:	2b00      	cmp	r3, #0
 8009504:	d12f      	bne.n	8009566 <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	699b      	ldr	r3, [r3, #24]
 800950a:	2b00      	cmp	r3, #0
 800950c:	d103      	bne.n	8009516 <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	689b      	ldr	r3, [r3, #8]
 8009512:	633b      	str	r3, [r7, #48]	@ 0x30
 8009514:	e013      	b.n	800953e <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800951a:	2b00      	cmp	r3, #0
 800951c:	d007      	beq.n	800952e <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	699b      	ldr	r3, [r3, #24]
 8009522:	4619      	mov	r1, r3
 8009524:	68f8      	ldr	r0, [r7, #12]
 8009526:	f7fe fefe 	bl	8008326 <clmt_clust>
 800952a:	6338      	str	r0, [r7, #48]	@ 0x30
 800952c:	e007      	b.n	800953e <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800952e:	68fa      	ldr	r2, [r7, #12]
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	69db      	ldr	r3, [r3, #28]
 8009534:	4619      	mov	r1, r3
 8009536:	4610      	mov	r0, r2
 8009538:	f7fe fc67 	bl	8007e0a <get_fat>
 800953c:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800953e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009540:	2b01      	cmp	r3, #1
 8009542:	d804      	bhi.n	800954e <f_read+0xe2>
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	2202      	movs	r2, #2
 8009548:	755a      	strb	r2, [r3, #21]
 800954a:	2302      	movs	r3, #2
 800954c:	e0c9      	b.n	80096e2 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800954e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009550:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009554:	d104      	bne.n	8009560 <f_read+0xf4>
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	2201      	movs	r2, #1
 800955a:	755a      	strb	r2, [r3, #21]
 800955c:	2301      	movs	r3, #1
 800955e:	e0c0      	b.n	80096e2 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009564:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8009566:	697a      	ldr	r2, [r7, #20]
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	69db      	ldr	r3, [r3, #28]
 800956c:	4619      	mov	r1, r3
 800956e:	4610      	mov	r0, r2
 8009570:	f7fe fc2c 	bl	8007dcc <clust2sect>
 8009574:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8009576:	69bb      	ldr	r3, [r7, #24]
 8009578:	2b00      	cmp	r3, #0
 800957a:	d104      	bne.n	8009586 <f_read+0x11a>
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	2202      	movs	r2, #2
 8009580:	755a      	strb	r2, [r3, #21]
 8009582:	2302      	movs	r3, #2
 8009584:	e0ad      	b.n	80096e2 <f_read+0x276>
			sect += csect;
 8009586:	69ba      	ldr	r2, [r7, #24]
 8009588:	69fb      	ldr	r3, [r7, #28]
 800958a:	4413      	add	r3, r2
 800958c:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	0a5b      	lsrs	r3, r3, #9
 8009592:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8009594:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009596:	2b00      	cmp	r3, #0
 8009598:	d039      	beq.n	800960e <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800959a:	69fa      	ldr	r2, [r7, #28]
 800959c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800959e:	4413      	add	r3, r2
 80095a0:	697a      	ldr	r2, [r7, #20]
 80095a2:	8952      	ldrh	r2, [r2, #10]
 80095a4:	4293      	cmp	r3, r2
 80095a6:	d905      	bls.n	80095b4 <f_read+0x148>
					cc = fs->csize - csect;
 80095a8:	697b      	ldr	r3, [r7, #20]
 80095aa:	895b      	ldrh	r3, [r3, #10]
 80095ac:	461a      	mov	r2, r3
 80095ae:	69fb      	ldr	r3, [r7, #28]
 80095b0:	1ad3      	subs	r3, r2, r3
 80095b2:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80095b4:	697b      	ldr	r3, [r7, #20]
 80095b6:	7858      	ldrb	r0, [r3, #1]
 80095b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095ba:	69ba      	ldr	r2, [r7, #24]
 80095bc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80095be:	f7fe f859 	bl	8007674 <disk_read>
 80095c2:	4603      	mov	r3, r0
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d004      	beq.n	80095d2 <f_read+0x166>
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	2201      	movs	r2, #1
 80095cc:	755a      	strb	r2, [r3, #21]
 80095ce:	2301      	movs	r3, #1
 80095d0:	e087      	b.n	80096e2 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	7d1b      	ldrb	r3, [r3, #20]
 80095d6:	b25b      	sxtb	r3, r3
 80095d8:	2b00      	cmp	r3, #0
 80095da:	da14      	bge.n	8009606 <f_read+0x19a>
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	6a1a      	ldr	r2, [r3, #32]
 80095e0:	69bb      	ldr	r3, [r7, #24]
 80095e2:	1ad3      	subs	r3, r2, r3
 80095e4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80095e6:	429a      	cmp	r2, r3
 80095e8:	d90d      	bls.n	8009606 <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	6a1a      	ldr	r2, [r3, #32]
 80095ee:	69bb      	ldr	r3, [r7, #24]
 80095f0:	1ad3      	subs	r3, r2, r3
 80095f2:	025b      	lsls	r3, r3, #9
 80095f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80095f6:	18d0      	adds	r0, r2, r3
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	3330      	adds	r3, #48	@ 0x30
 80095fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009600:	4619      	mov	r1, r3
 8009602:	f7fe f918 	bl	8007836 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8009606:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009608:	025b      	lsls	r3, r3, #9
 800960a:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 800960c:	e050      	b.n	80096b0 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	6a1b      	ldr	r3, [r3, #32]
 8009612:	69ba      	ldr	r2, [r7, #24]
 8009614:	429a      	cmp	r2, r3
 8009616:	d02e      	beq.n	8009676 <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	7d1b      	ldrb	r3, [r3, #20]
 800961c:	b25b      	sxtb	r3, r3
 800961e:	2b00      	cmp	r3, #0
 8009620:	da18      	bge.n	8009654 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009622:	697b      	ldr	r3, [r7, #20]
 8009624:	7858      	ldrb	r0, [r3, #1]
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	6a1a      	ldr	r2, [r3, #32]
 8009630:	2301      	movs	r3, #1
 8009632:	f7fe f83f 	bl	80076b4 <disk_write>
 8009636:	4603      	mov	r3, r0
 8009638:	2b00      	cmp	r3, #0
 800963a:	d004      	beq.n	8009646 <f_read+0x1da>
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	2201      	movs	r2, #1
 8009640:	755a      	strb	r2, [r3, #21]
 8009642:	2301      	movs	r3, #1
 8009644:	e04d      	b.n	80096e2 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	7d1b      	ldrb	r3, [r3, #20]
 800964a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800964e:	b2da      	uxtb	r2, r3
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8009654:	697b      	ldr	r3, [r7, #20]
 8009656:	7858      	ldrb	r0, [r3, #1]
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800965e:	2301      	movs	r3, #1
 8009660:	69ba      	ldr	r2, [r7, #24]
 8009662:	f7fe f807 	bl	8007674 <disk_read>
 8009666:	4603      	mov	r3, r0
 8009668:	2b00      	cmp	r3, #0
 800966a:	d004      	beq.n	8009676 <f_read+0x20a>
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	2201      	movs	r2, #1
 8009670:	755a      	strb	r2, [r3, #21]
 8009672:	2301      	movs	r3, #1
 8009674:	e035      	b.n	80096e2 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	69ba      	ldr	r2, [r7, #24]
 800967a:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	699b      	ldr	r3, [r3, #24]
 8009680:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009684:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8009688:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800968a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	429a      	cmp	r2, r3
 8009690:	d901      	bls.n	8009696 <f_read+0x22a>
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	699b      	ldr	r3, [r3, #24]
 80096a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80096a4:	4413      	add	r3, r2
 80096a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80096a8:	4619      	mov	r1, r3
 80096aa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80096ac:	f7fe f8c3 	bl	8007836 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 80096b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80096b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096b4:	4413      	add	r3, r2
 80096b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	699a      	ldr	r2, [r3, #24]
 80096bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096be:	441a      	add	r2, r3
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	619a      	str	r2, [r3, #24]
 80096c4:	683b      	ldr	r3, [r7, #0]
 80096c6:	681a      	ldr	r2, [r3, #0]
 80096c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096ca:	441a      	add	r2, r3
 80096cc:	683b      	ldr	r3, [r7, #0]
 80096ce:	601a      	str	r2, [r3, #0]
 80096d0:	687a      	ldr	r2, [r7, #4]
 80096d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096d4:	1ad3      	subs	r3, r2, r3
 80096d6:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	2b00      	cmp	r3, #0
 80096dc:	f47f af01 	bne.w	80094e2 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 80096e0:	2300      	movs	r3, #0
}
 80096e2:	4618      	mov	r0, r3
 80096e4:	3738      	adds	r7, #56	@ 0x38
 80096e6:	46bd      	mov	sp, r7
 80096e8:	bd80      	pop	{r7, pc}

080096ea <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 80096ea:	b580      	push	{r7, lr}
 80096ec:	b086      	sub	sp, #24
 80096ee:	af00      	add	r7, sp, #0
 80096f0:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	f107 0208 	add.w	r2, r7, #8
 80096f8:	4611      	mov	r1, r2
 80096fa:	4618      	mov	r0, r3
 80096fc:	f7ff fc80 	bl	8009000 <validate>
 8009700:	4603      	mov	r3, r0
 8009702:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8009704:	7dfb      	ldrb	r3, [r7, #23]
 8009706:	2b00      	cmp	r3, #0
 8009708:	d168      	bne.n	80097dc <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	7d1b      	ldrb	r3, [r3, #20]
 800970e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009712:	2b00      	cmp	r3, #0
 8009714:	d062      	beq.n	80097dc <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	7d1b      	ldrb	r3, [r3, #20]
 800971a:	b25b      	sxtb	r3, r3
 800971c:	2b00      	cmp	r3, #0
 800971e:	da15      	bge.n	800974c <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8009720:	68bb      	ldr	r3, [r7, #8]
 8009722:	7858      	ldrb	r0, [r3, #1]
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	6a1a      	ldr	r2, [r3, #32]
 800972e:	2301      	movs	r3, #1
 8009730:	f7fd ffc0 	bl	80076b4 <disk_write>
 8009734:	4603      	mov	r3, r0
 8009736:	2b00      	cmp	r3, #0
 8009738:	d001      	beq.n	800973e <f_sync+0x54>
 800973a:	2301      	movs	r3, #1
 800973c:	e04f      	b.n	80097de <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	7d1b      	ldrb	r3, [r3, #20]
 8009742:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009746:	b2da      	uxtb	r2, r3
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800974c:	f7fd fa18 	bl	8006b80 <get_fattime>
 8009750:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8009752:	68ba      	ldr	r2, [r7, #8]
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009758:	4619      	mov	r1, r3
 800975a:	4610      	mov	r0, r2
 800975c:	f7fe fa9a 	bl	8007c94 <move_window>
 8009760:	4603      	mov	r3, r0
 8009762:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8009764:	7dfb      	ldrb	r3, [r7, #23]
 8009766:	2b00      	cmp	r3, #0
 8009768:	d138      	bne.n	80097dc <f_sync+0xf2>
					dir = fp->dir_ptr;
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800976e:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	330b      	adds	r3, #11
 8009774:	781a      	ldrb	r2, [r3, #0]
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	330b      	adds	r3, #11
 800977a:	f042 0220 	orr.w	r2, r2, #32
 800977e:	b2d2      	uxtb	r2, r2
 8009780:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	6818      	ldr	r0, [r3, #0]
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	689b      	ldr	r3, [r3, #8]
 800978a:	461a      	mov	r2, r3
 800978c:	68f9      	ldr	r1, [r7, #12]
 800978e:	f7fe ffa4 	bl	80086da <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	f103 021c 	add.w	r2, r3, #28
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	68db      	ldr	r3, [r3, #12]
 800979c:	4619      	mov	r1, r3
 800979e:	4610      	mov	r0, r2
 80097a0:	f7fe f81d 	bl	80077de <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	3316      	adds	r3, #22
 80097a8:	6939      	ldr	r1, [r7, #16]
 80097aa:	4618      	mov	r0, r3
 80097ac:	f7fe f817 	bl	80077de <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	3312      	adds	r3, #18
 80097b4:	2100      	movs	r1, #0
 80097b6:	4618      	mov	r0, r3
 80097b8:	f7fd fff6 	bl	80077a8 <st_word>
					fs->wflag = 1;
 80097bc:	68bb      	ldr	r3, [r7, #8]
 80097be:	2201      	movs	r2, #1
 80097c0:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 80097c2:	68bb      	ldr	r3, [r7, #8]
 80097c4:	4618      	mov	r0, r3
 80097c6:	f7fe fa93 	bl	8007cf0 <sync_fs>
 80097ca:	4603      	mov	r3, r0
 80097cc:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	7d1b      	ldrb	r3, [r3, #20]
 80097d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80097d6:	b2da      	uxtb	r2, r3
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 80097dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80097de:	4618      	mov	r0, r3
 80097e0:	3718      	adds	r7, #24
 80097e2:	46bd      	mov	sp, r7
 80097e4:	bd80      	pop	{r7, pc}

080097e6 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 80097e6:	b580      	push	{r7, lr}
 80097e8:	b084      	sub	sp, #16
 80097ea:	af00      	add	r7, sp, #0
 80097ec:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80097ee:	6878      	ldr	r0, [r7, #4]
 80097f0:	f7ff ff7b 	bl	80096ea <f_sync>
 80097f4:	4603      	mov	r3, r0
 80097f6:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80097f8:	7bfb      	ldrb	r3, [r7, #15]
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d118      	bne.n	8009830 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	f107 0208 	add.w	r2, r7, #8
 8009804:	4611      	mov	r1, r2
 8009806:	4618      	mov	r0, r3
 8009808:	f7ff fbfa 	bl	8009000 <validate>
 800980c:	4603      	mov	r3, r0
 800980e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8009810:	7bfb      	ldrb	r3, [r7, #15]
 8009812:	2b00      	cmp	r3, #0
 8009814:	d10c      	bne.n	8009830 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	691b      	ldr	r3, [r3, #16]
 800981a:	4618      	mov	r0, r3
 800981c:	f7fe f996 	bl	8007b4c <dec_lock>
 8009820:	4603      	mov	r3, r0
 8009822:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8009824:	7bfb      	ldrb	r3, [r7, #15]
 8009826:	2b00      	cmp	r3, #0
 8009828:	d102      	bne.n	8009830 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	2200      	movs	r2, #0
 800982e:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8009830:	7bfb      	ldrb	r3, [r7, #15]
}
 8009832:	4618      	mov	r0, r3
 8009834:	3710      	adds	r7, #16
 8009836:	46bd      	mov	sp, r7
 8009838:	bd80      	pop	{r7, pc}

0800983a <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 800983a:	b580      	push	{r7, lr}
 800983c:	b092      	sub	sp, #72	@ 0x48
 800983e:	af00      	add	r7, sp, #0
 8009840:	60f8      	str	r0, [r7, #12]
 8009842:	60b9      	str	r1, [r7, #8]
 8009844:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8009846:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 800984a:	f107 030c 	add.w	r3, r7, #12
 800984e:	2200      	movs	r2, #0
 8009850:	4618      	mov	r0, r3
 8009852:	f7ff f989 	bl	8008b68 <find_volume>
 8009856:	4603      	mov	r3, r0
 8009858:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	if (res == FR_OK) {
 800985c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8009860:	2b00      	cmp	r3, #0
 8009862:	f040 8099 	bne.w	8009998 <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 8009866:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 800986c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800986e:	691a      	ldr	r2, [r3, #16]
 8009870:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009872:	695b      	ldr	r3, [r3, #20]
 8009874:	3b02      	subs	r3, #2
 8009876:	429a      	cmp	r2, r3
 8009878:	d804      	bhi.n	8009884 <f_getfree+0x4a>
			*nclst = fs->free_clst;
 800987a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800987c:	691a      	ldr	r2, [r3, #16]
 800987e:	68bb      	ldr	r3, [r7, #8]
 8009880:	601a      	str	r2, [r3, #0]
 8009882:	e089      	b.n	8009998 <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 8009884:	2300      	movs	r3, #0
 8009886:	643b      	str	r3, [r7, #64]	@ 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 8009888:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800988a:	781b      	ldrb	r3, [r3, #0]
 800988c:	2b01      	cmp	r3, #1
 800988e:	d128      	bne.n	80098e2 <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 8009890:	2302      	movs	r3, #2
 8009892:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009894:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009896:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 8009898:	f107 0314 	add.w	r3, r7, #20
 800989c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800989e:	4618      	mov	r0, r3
 80098a0:	f7fe fab3 	bl	8007e0a <get_fat>
 80098a4:	62f8      	str	r0, [r7, #44]	@ 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 80098a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098a8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80098ac:	d103      	bne.n	80098b6 <f_getfree+0x7c>
 80098ae:	2301      	movs	r3, #1
 80098b0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80098b4:	e063      	b.n	800997e <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 80098b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098b8:	2b01      	cmp	r3, #1
 80098ba:	d103      	bne.n	80098c4 <f_getfree+0x8a>
 80098bc:	2302      	movs	r3, #2
 80098be:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80098c2:	e05c      	b.n	800997e <f_getfree+0x144>
					if (stat == 0) nfree++;
 80098c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d102      	bne.n	80098d0 <f_getfree+0x96>
 80098ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80098cc:	3301      	adds	r3, #1
 80098ce:	643b      	str	r3, [r7, #64]	@ 0x40
				} while (++clst < fs->n_fatent);
 80098d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80098d2:	3301      	adds	r3, #1
 80098d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80098d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098d8:	695b      	ldr	r3, [r3, #20]
 80098da:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80098dc:	429a      	cmp	r2, r3
 80098de:	d3db      	bcc.n	8009898 <f_getfree+0x5e>
 80098e0:	e04d      	b.n	800997e <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 80098e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098e4:	695b      	ldr	r3, [r3, #20]
 80098e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80098e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098ea:	6a1b      	ldr	r3, [r3, #32]
 80098ec:	63bb      	str	r3, [r7, #56]	@ 0x38
					i = 0; p = 0;
 80098ee:	2300      	movs	r3, #0
 80098f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80098f2:	2300      	movs	r3, #0
 80098f4:	633b      	str	r3, [r7, #48]	@ 0x30
					do {
						if (i == 0) {
 80098f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d113      	bne.n	8009924 <f_getfree+0xea>
							res = move_window(fs, sect++);
 80098fc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80098fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009900:	1c5a      	adds	r2, r3, #1
 8009902:	63ba      	str	r2, [r7, #56]	@ 0x38
 8009904:	4619      	mov	r1, r3
 8009906:	f7fe f9c5 	bl	8007c94 <move_window>
 800990a:	4603      	mov	r3, r0
 800990c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
							if (res != FR_OK) break;
 8009910:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8009914:	2b00      	cmp	r3, #0
 8009916:	d131      	bne.n	800997c <f_getfree+0x142>
							p = fs->win;
 8009918:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800991a:	3330      	adds	r3, #48	@ 0x30
 800991c:	633b      	str	r3, [r7, #48]	@ 0x30
							i = SS(fs);
 800991e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009922:	637b      	str	r3, [r7, #52]	@ 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 8009924:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009926:	781b      	ldrb	r3, [r3, #0]
 8009928:	2b02      	cmp	r3, #2
 800992a:	d10f      	bne.n	800994c <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 800992c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800992e:	f7fd feff 	bl	8007730 <ld_word>
 8009932:	4603      	mov	r3, r0
 8009934:	2b00      	cmp	r3, #0
 8009936:	d102      	bne.n	800993e <f_getfree+0x104>
 8009938:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800993a:	3301      	adds	r3, #1
 800993c:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 2; i -= 2;
 800993e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009940:	3302      	adds	r3, #2
 8009942:	633b      	str	r3, [r7, #48]	@ 0x30
 8009944:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009946:	3b02      	subs	r3, #2
 8009948:	637b      	str	r3, [r7, #52]	@ 0x34
 800994a:	e010      	b.n	800996e <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 800994c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800994e:	f7fd ff08 	bl	8007762 <ld_dword>
 8009952:	4603      	mov	r3, r0
 8009954:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8009958:	2b00      	cmp	r3, #0
 800995a:	d102      	bne.n	8009962 <f_getfree+0x128>
 800995c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800995e:	3301      	adds	r3, #1
 8009960:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 4; i -= 4;
 8009962:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009964:	3304      	adds	r3, #4
 8009966:	633b      	str	r3, [r7, #48]	@ 0x30
 8009968:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800996a:	3b04      	subs	r3, #4
 800996c:	637b      	str	r3, [r7, #52]	@ 0x34
						}
					} while (--clst);
 800996e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009970:	3b01      	subs	r3, #1
 8009972:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009974:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009976:	2b00      	cmp	r3, #0
 8009978:	d1bd      	bne.n	80098f6 <f_getfree+0xbc>
 800997a:	e000      	b.n	800997e <f_getfree+0x144>
							if (res != FR_OK) break;
 800997c:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 800997e:	68bb      	ldr	r3, [r7, #8]
 8009980:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009982:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 8009984:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009986:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009988:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 800998a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800998c:	791a      	ldrb	r2, [r3, #4]
 800998e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009990:	f042 0201 	orr.w	r2, r2, #1
 8009994:	b2d2      	uxtb	r2, r2
 8009996:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 8009998:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800999c:	4618      	mov	r0, r3
 800999e:	3748      	adds	r7, #72	@ 0x48
 80099a0:	46bd      	mov	sp, r7
 80099a2:	bd80      	pop	{r7, pc}

080099a4 <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 80099a4:	b580      	push	{r7, lr}
 80099a6:	b088      	sub	sp, #32
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	60f8      	str	r0, [r7, #12]
 80099ac:	60b9      	str	r1, [r7, #8]
 80099ae:	607a      	str	r2, [r7, #4]
	int n = 0;
 80099b0:	2300      	movs	r3, #0
 80099b2:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 80099b8:	e01c      	b.n	80099f4 <f_gets+0x50>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 80099ba:	f107 0310 	add.w	r3, r7, #16
 80099be:	f107 0114 	add.w	r1, r7, #20
 80099c2:	2201      	movs	r2, #1
 80099c4:	6878      	ldr	r0, [r7, #4]
 80099c6:	f7ff fd51 	bl	800946c <f_read>
		if (rc != 1) break;
 80099ca:	693b      	ldr	r3, [r7, #16]
 80099cc:	2b01      	cmp	r3, #1
 80099ce:	d117      	bne.n	8009a00 <f_gets+0x5c>
		c = s[0];
 80099d0:	7d3b      	ldrb	r3, [r7, #20]
 80099d2:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 80099d4:	7dfb      	ldrb	r3, [r7, #23]
 80099d6:	2b0d      	cmp	r3, #13
 80099d8:	d00b      	beq.n	80099f2 <f_gets+0x4e>
		*p++ = c;
 80099da:	69bb      	ldr	r3, [r7, #24]
 80099dc:	1c5a      	adds	r2, r3, #1
 80099de:	61ba      	str	r2, [r7, #24]
 80099e0:	7dfa      	ldrb	r2, [r7, #23]
 80099e2:	701a      	strb	r2, [r3, #0]
		n++;
 80099e4:	69fb      	ldr	r3, [r7, #28]
 80099e6:	3301      	adds	r3, #1
 80099e8:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 80099ea:	7dfb      	ldrb	r3, [r7, #23]
 80099ec:	2b0a      	cmp	r3, #10
 80099ee:	d009      	beq.n	8009a04 <f_gets+0x60>
 80099f0:	e000      	b.n	80099f4 <f_gets+0x50>
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 80099f2:	bf00      	nop
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 80099f4:	68bb      	ldr	r3, [r7, #8]
 80099f6:	3b01      	subs	r3, #1
 80099f8:	69fa      	ldr	r2, [r7, #28]
 80099fa:	429a      	cmp	r2, r3
 80099fc:	dbdd      	blt.n	80099ba <f_gets+0x16>
 80099fe:	e002      	b.n	8009a06 <f_gets+0x62>
		if (rc != 1) break;
 8009a00:	bf00      	nop
 8009a02:	e000      	b.n	8009a06 <f_gets+0x62>
		if (c == '\n') break;		/* Break on EOL */
 8009a04:	bf00      	nop
	}
	*p = 0;
 8009a06:	69bb      	ldr	r3, [r7, #24]
 8009a08:	2200      	movs	r2, #0
 8009a0a:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 8009a0c:	69fb      	ldr	r3, [r7, #28]
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d001      	beq.n	8009a16 <f_gets+0x72>
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	e000      	b.n	8009a18 <f_gets+0x74>
 8009a16:	2300      	movs	r3, #0
}
 8009a18:	4618      	mov	r0, r3
 8009a1a:	3720      	adds	r7, #32
 8009a1c:	46bd      	mov	sp, r7
 8009a1e:	bd80      	pop	{r7, pc}

08009a20 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8009a20:	b480      	push	{r7}
 8009a22:	b087      	sub	sp, #28
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	60f8      	str	r0, [r7, #12]
 8009a28:	60b9      	str	r1, [r7, #8]
 8009a2a:	4613      	mov	r3, r2
 8009a2c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8009a2e:	2301      	movs	r3, #1
 8009a30:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8009a32:	2300      	movs	r3, #0
 8009a34:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8009a36:	4b1f      	ldr	r3, [pc, #124]	@ (8009ab4 <FATFS_LinkDriverEx+0x94>)
 8009a38:	7a5b      	ldrb	r3, [r3, #9]
 8009a3a:	b2db      	uxtb	r3, r3
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d131      	bne.n	8009aa4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8009a40:	4b1c      	ldr	r3, [pc, #112]	@ (8009ab4 <FATFS_LinkDriverEx+0x94>)
 8009a42:	7a5b      	ldrb	r3, [r3, #9]
 8009a44:	b2db      	uxtb	r3, r3
 8009a46:	461a      	mov	r2, r3
 8009a48:	4b1a      	ldr	r3, [pc, #104]	@ (8009ab4 <FATFS_LinkDriverEx+0x94>)
 8009a4a:	2100      	movs	r1, #0
 8009a4c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8009a4e:	4b19      	ldr	r3, [pc, #100]	@ (8009ab4 <FATFS_LinkDriverEx+0x94>)
 8009a50:	7a5b      	ldrb	r3, [r3, #9]
 8009a52:	b2db      	uxtb	r3, r3
 8009a54:	4a17      	ldr	r2, [pc, #92]	@ (8009ab4 <FATFS_LinkDriverEx+0x94>)
 8009a56:	009b      	lsls	r3, r3, #2
 8009a58:	4413      	add	r3, r2
 8009a5a:	68fa      	ldr	r2, [r7, #12]
 8009a5c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8009a5e:	4b15      	ldr	r3, [pc, #84]	@ (8009ab4 <FATFS_LinkDriverEx+0x94>)
 8009a60:	7a5b      	ldrb	r3, [r3, #9]
 8009a62:	b2db      	uxtb	r3, r3
 8009a64:	461a      	mov	r2, r3
 8009a66:	4b13      	ldr	r3, [pc, #76]	@ (8009ab4 <FATFS_LinkDriverEx+0x94>)
 8009a68:	4413      	add	r3, r2
 8009a6a:	79fa      	ldrb	r2, [r7, #7]
 8009a6c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8009a6e:	4b11      	ldr	r3, [pc, #68]	@ (8009ab4 <FATFS_LinkDriverEx+0x94>)
 8009a70:	7a5b      	ldrb	r3, [r3, #9]
 8009a72:	b2db      	uxtb	r3, r3
 8009a74:	1c5a      	adds	r2, r3, #1
 8009a76:	b2d1      	uxtb	r1, r2
 8009a78:	4a0e      	ldr	r2, [pc, #56]	@ (8009ab4 <FATFS_LinkDriverEx+0x94>)
 8009a7a:	7251      	strb	r1, [r2, #9]
 8009a7c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8009a7e:	7dbb      	ldrb	r3, [r7, #22]
 8009a80:	3330      	adds	r3, #48	@ 0x30
 8009a82:	b2da      	uxtb	r2, r3
 8009a84:	68bb      	ldr	r3, [r7, #8]
 8009a86:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8009a88:	68bb      	ldr	r3, [r7, #8]
 8009a8a:	3301      	adds	r3, #1
 8009a8c:	223a      	movs	r2, #58	@ 0x3a
 8009a8e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8009a90:	68bb      	ldr	r3, [r7, #8]
 8009a92:	3302      	adds	r3, #2
 8009a94:	222f      	movs	r2, #47	@ 0x2f
 8009a96:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8009a98:	68bb      	ldr	r3, [r7, #8]
 8009a9a:	3303      	adds	r3, #3
 8009a9c:	2200      	movs	r2, #0
 8009a9e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8009aa0:	2300      	movs	r3, #0
 8009aa2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8009aa4:	7dfb      	ldrb	r3, [r7, #23]
}
 8009aa6:	4618      	mov	r0, r3
 8009aa8:	371c      	adds	r7, #28
 8009aaa:	46bd      	mov	sp, r7
 8009aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ab0:	4770      	bx	lr
 8009ab2:	bf00      	nop
 8009ab4:	2004069c 	.word	0x2004069c

08009ab8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8009ab8:	b580      	push	{r7, lr}
 8009aba:	b082      	sub	sp, #8
 8009abc:	af00      	add	r7, sp, #0
 8009abe:	6078      	str	r0, [r7, #4]
 8009ac0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8009ac2:	2200      	movs	r2, #0
 8009ac4:	6839      	ldr	r1, [r7, #0]
 8009ac6:	6878      	ldr	r0, [r7, #4]
 8009ac8:	f7ff ffaa 	bl	8009a20 <FATFS_LinkDriverEx>
 8009acc:	4603      	mov	r3, r0
}
 8009ace:	4618      	mov	r0, r3
 8009ad0:	3708      	adds	r7, #8
 8009ad2:	46bd      	mov	sp, r7
 8009ad4:	bd80      	pop	{r7, pc}

08009ad6 <memset>:
 8009ad6:	4402      	add	r2, r0
 8009ad8:	4603      	mov	r3, r0
 8009ada:	4293      	cmp	r3, r2
 8009adc:	d100      	bne.n	8009ae0 <memset+0xa>
 8009ade:	4770      	bx	lr
 8009ae0:	f803 1b01 	strb.w	r1, [r3], #1
 8009ae4:	e7f9      	b.n	8009ada <memset+0x4>
	...

08009ae8 <__libc_init_array>:
 8009ae8:	b570      	push	{r4, r5, r6, lr}
 8009aea:	4d0d      	ldr	r5, [pc, #52]	@ (8009b20 <__libc_init_array+0x38>)
 8009aec:	4c0d      	ldr	r4, [pc, #52]	@ (8009b24 <__libc_init_array+0x3c>)
 8009aee:	1b64      	subs	r4, r4, r5
 8009af0:	10a4      	asrs	r4, r4, #2
 8009af2:	2600      	movs	r6, #0
 8009af4:	42a6      	cmp	r6, r4
 8009af6:	d109      	bne.n	8009b0c <__libc_init_array+0x24>
 8009af8:	4d0b      	ldr	r5, [pc, #44]	@ (8009b28 <__libc_init_array+0x40>)
 8009afa:	4c0c      	ldr	r4, [pc, #48]	@ (8009b2c <__libc_init_array+0x44>)
 8009afc:	f000 f818 	bl	8009b30 <_init>
 8009b00:	1b64      	subs	r4, r4, r5
 8009b02:	10a4      	asrs	r4, r4, #2
 8009b04:	2600      	movs	r6, #0
 8009b06:	42a6      	cmp	r6, r4
 8009b08:	d105      	bne.n	8009b16 <__libc_init_array+0x2e>
 8009b0a:	bd70      	pop	{r4, r5, r6, pc}
 8009b0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b10:	4798      	blx	r3
 8009b12:	3601      	adds	r6, #1
 8009b14:	e7ee      	b.n	8009af4 <__libc_init_array+0xc>
 8009b16:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b1a:	4798      	blx	r3
 8009b1c:	3601      	adds	r6, #1
 8009b1e:	e7f2      	b.n	8009b06 <__libc_init_array+0x1e>
 8009b20:	08009c98 	.word	0x08009c98
 8009b24:	08009c98 	.word	0x08009c98
 8009b28:	08009c98 	.word	0x08009c98
 8009b2c:	08009c9c 	.word	0x08009c9c

08009b30 <_init>:
 8009b30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b32:	bf00      	nop
 8009b34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b36:	bc08      	pop	{r3}
 8009b38:	469e      	mov	lr, r3
 8009b3a:	4770      	bx	lr

08009b3c <_fini>:
 8009b3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b3e:	bf00      	nop
 8009b40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b42:	bc08      	pop	{r3}
 8009b44:	469e      	mov	lr, r3
 8009b46:	4770      	bx	lr
