Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o F:/uzeyir/projelerim/FPGA_Lesson_projects/FSM_Moore_Code1/FSM_Moore_Code1_imp_isim_beh.exe -prj F:/uzeyir/projelerim/FPGA_Lesson_projects/FSM_Moore_Code1/FSM_Moore_Code1_imp_beh.prj work.FSM_Moore_Code1_imp 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "F:/uzeyir/projelerim/FPGA_Lesson_projects/FSM_Moore_Code1/FSM_Moore_Code1_imp.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity fsm_moore_code1_imp
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 VHDL Units
Built simulation executable F:/uzeyir/projelerim/FPGA_Lesson_projects/FSM_Moore_Code1/FSM_Moore_Code1_imp_isim_beh.exe
Fuse Memory Usage: 28908 KB
Fuse CPU Usage: 546 ms
