<stg><name>bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1</name>


<trans_list>

<trans id="347" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %total_popcount = alloca i32 1

]]></Node>
<StgValue><ssdm name="total_popcount"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %hidden_out, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bn_var, i64 666, i64 33, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bn_mean, i64 666, i64 33, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %layer1_w, i64 666, i64 33, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %input_img, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_img, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i12 0, i12 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:11 %store_ln38 = store i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:12 %store_ln42 = store i5 0, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:13 %store_ln39 = store i10 0, i10 %total_popcount

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:14 %br_ln0 = br void %for.body4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.body4:0 %indvar_flatten_load = load i12 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body4:1 %icmp_ln38 = icmp_eq  i12 %indvar_flatten_load, i12 3200

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body4:2 %add_ln38 = add i12 %indvar_flatten_load, i12 1

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body4:3 %br_ln38 = br i1 %icmp_ln38, void %for.end, void %for.inc40.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.end:1 %j_load = load i5 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.end:2 %i_load = load i8 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.end:5 %icmp_ln42 = icmp_eq  i5 %j_load, i5 25

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.end:6 %select_ln38 = select i1 %icmp_ln42, i5 0, i5 %j_load

]]></Node>
<StgValue><ssdm name="select_ln38"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end:8 %add_ln38_1 = add i8 %i_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln38_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.end:9 %select_ln38_2 = select i1 %icmp_ln42, i8 %add_ln38_1, i8 %i_load

]]></Node>
<StgValue><ssdm name="select_ln38_2"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="8">
<![CDATA[
for.end:11 %zext_ln42 = zext i8 %select_ln38_2

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end:12 %mul_ln42 = mul i12 %zext_ln42, i12 25

]]></Node>
<StgValue><ssdm name="mul_ln42"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.end:125 %add_ln42 = add i5 %select_ln38, i5 1

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.end:126 %icmp_ln42_1 = icmp_eq  i5 %add_ln42, i5 25

]]></Node>
<StgValue><ssdm name="icmp_ln42_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end:147 %br_ln42 = br i1 %icmp_ln42_1, void %new.latch.for.body4.split, void %last.iter.for.body4.split

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.body4.split:0 %store_ln38 = store i12 %add_ln38, i12 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.body4.split:1 %store_ln38 = store i8 %select_ln38_2, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.body4.split:2 %store_ln42 = store i5 %add_ln42, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="73" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end:12 %mul_ln42 = mul i12 %zext_ln42, i12 25

]]></Node>
<StgValue><ssdm name="mul_ln42"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="74" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end:12 %mul_ln42 = mul i12 %zext_ln42, i12 25

]]></Node>
<StgValue><ssdm name="mul_ln42"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="5">
<![CDATA[
for.end:14 %zext_ln42_2 = zext i5 %select_ln38

]]></Node>
<StgValue><ssdm name="zext_ln42_2"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end:16 %add_ln44 = add i12 %zext_ln42_2, i12 %mul_ln42

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="5">
<![CDATA[
for.end:13 %zext_ln42_1 = zext i5 %select_ln38

]]></Node>
<StgValue><ssdm name="zext_ln42_1"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end:16 %add_ln44 = add i12 %zext_ln42_2, i12 %mul_ln42

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="12">
<![CDATA[
for.end:17 %zext_ln44 = zext i12 %add_ln44

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end:18 %layer1_w_addr = getelementptr i32 %layer1_w, i64 0, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="layer1_w_addr"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="2" lat="2">
<core>ROM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="15">
<![CDATA[
for.end:19 %w = load i15 %layer1_w_addr

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end:20 %input_img_addr = getelementptr i32 %input_img, i64 0, i64 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="input_img_addr"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="5">
<![CDATA[
for.end:21 %in = load i5 %input_img_addr

]]></Node>
<StgValue><ssdm name="in"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="8">
<![CDATA[
for.end:10 %zext_ln38 = zext i8 %select_ln38_2

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="2">
<core>ROM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="15">
<![CDATA[
for.end:19 %w = load i15 %layer1_w_addr

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="5">
<![CDATA[
for.end:21 %in = load i5 %input_img_addr

]]></Node>
<StgValue><ssdm name="in"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:22 %xor_ln48 = xor i32 %in, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln48"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:23 %xnor_result = xor i32 %w, i32 %xor_ln48

]]></Node>
<StgValue><ssdm name="xnor_result"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="32">
<![CDATA[
for.end:24 %cnt = trunc i32 %xnor_result

]]></Node>
<StgValue><ssdm name="cnt"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="1">
<![CDATA[
for.end:25 %zext_ln12 = zext i1 %cnt

]]></Node>
<StgValue><ssdm name="zext_ln12"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:26 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.end:27 %select_ln15 = select i1 %cnt, i2 2, i2 1

]]></Node>
<StgValue><ssdm name="select_ln15"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.end:28 %cnt_1 = select i1 %tmp_1, i2 %select_ln15, i2 %zext_ln12

]]></Node>
<StgValue><ssdm name="cnt_1"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:29 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 2

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.end:30 %cnt_2 = add i2 %cnt_1, i2 1

]]></Node>
<StgValue><ssdm name="cnt_2"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.end:31 %cnt_3 = select i1 %tmp_2, i2 %cnt_2, i2 %cnt_1

]]></Node>
<StgValue><ssdm name="cnt_3"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="2">
<![CDATA[
for.end:32 %zext_ln12_1 = zext i2 %cnt_3

]]></Node>
<StgValue><ssdm name="zext_ln12_1"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:33 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.end:34 %add_ln15 = add i3 %zext_ln12_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.end:35 %cnt_4 = select i1 %tmp_3, i3 %add_ln15, i3 %zext_ln12_1

]]></Node>
<StgValue><ssdm name="cnt_4"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:36 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 4

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:39 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 5

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:42 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 6

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:46 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 7

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:49 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 8

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:52 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 9

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:55 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 10

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:58 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 11

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:61 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 12

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:64 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 13

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:67 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 14

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:71 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 15

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:74 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 16

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:77 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 17

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:80 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 18

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:83 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 19

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:86 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 20

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:89 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 21

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:92 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 22

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:95 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 23

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:98 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 24

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:101 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 25

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:104 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 26

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:107 %tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 27

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:110 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 28

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:113 %tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 29

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:116 %tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 30

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end:129 %bn_mean_addr = getelementptr i32 %bn_mean, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="bn_mean_addr"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="2" lat="2">
<core>ROM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="11">
<![CDATA[
for.end:130 %bn_mean_load = load i11 %bn_mean_addr

]]></Node>
<StgValue><ssdm name="bn_mean_load"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end:132 %bn_var_addr = getelementptr i32 %bn_var, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="bn_var_addr"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="2" lat="2">
<core>ROM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="11">
<![CDATA[
for.end:133 %bn_var_load = load i11 %bn_var_addr

]]></Node>
<StgValue><ssdm name="bn_var_load"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end:146 %hidden_out_addr = getelementptr i32 %hidden_out, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="hidden_out_addr"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="133" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.end:37 %cnt_5 = add i3 %cnt_4, i3 1

]]></Node>
<StgValue><ssdm name="cnt_5"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.end:38 %cnt_6 = select i1 %tmp_4, i3 %cnt_5, i3 %cnt_4

]]></Node>
<StgValue><ssdm name="cnt_6"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.end:40 %add_ln15_2 = add i3 %cnt_6, i3 1

]]></Node>
<StgValue><ssdm name="add_ln15_2"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.end:41 %cnt_7 = select i1 %tmp_5, i3 %add_ln15_2, i3 %cnt_6

]]></Node>
<StgValue><ssdm name="cnt_7"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.end:43 %cnt_8 = add i3 %cnt_7, i3 1

]]></Node>
<StgValue><ssdm name="cnt_8"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.end:44 %cnt_9 = select i1 %tmp_6, i3 %cnt_8, i3 %cnt_7

]]></Node>
<StgValue><ssdm name="cnt_9"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="3">
<![CDATA[
for.end:45 %zext_ln12_2 = zext i3 %cnt_9

]]></Node>
<StgValue><ssdm name="zext_ln12_2"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.end:47 %add_ln15_4 = add i4 %zext_ln12_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln15_4"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.end:48 %cnt_10 = select i1 %tmp_7, i4 %add_ln15_4, i4 %zext_ln12_2

]]></Node>
<StgValue><ssdm name="cnt_10"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.end:50 %cnt_11 = add i4 %cnt_10, i4 1

]]></Node>
<StgValue><ssdm name="cnt_11"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="2">
<core>ROM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="11">
<![CDATA[
for.end:130 %bn_mean_load = load i11 %bn_mean_addr

]]></Node>
<StgValue><ssdm name="bn_mean_load"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="2">
<core>ROM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="11">
<![CDATA[
for.end:133 %bn_var_load = load i11 %bn_var_addr

]]></Node>
<StgValue><ssdm name="bn_var_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="145" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.end:51 %cnt_12 = select i1 %tmp_8, i4 %cnt_11, i4 %cnt_10

]]></Node>
<StgValue><ssdm name="cnt_12"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.end:53 %add_ln15_6 = add i4 %cnt_12, i4 1

]]></Node>
<StgValue><ssdm name="add_ln15_6"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.end:54 %cnt_13 = select i1 %tmp_9, i4 %add_ln15_6, i4 %cnt_12

]]></Node>
<StgValue><ssdm name="cnt_13"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.end:56 %cnt_14 = add i4 %cnt_13, i4 1

]]></Node>
<StgValue><ssdm name="cnt_14"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.end:57 %cnt_15 = select i1 %tmp_10, i4 %cnt_14, i4 %cnt_13

]]></Node>
<StgValue><ssdm name="cnt_15"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.end:59 %add_ln15_8 = add i4 %cnt_15, i4 1

]]></Node>
<StgValue><ssdm name="add_ln15_8"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.end:60 %cnt_16 = select i1 %tmp_11, i4 %add_ln15_8, i4 %cnt_15

]]></Node>
<StgValue><ssdm name="cnt_16"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:134 %x_assign = fadd i32 %bn_var_load, i32 1e-05

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="153" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.end:62 %cnt_17 = add i4 %cnt_16, i4 1

]]></Node>
<StgValue><ssdm name="cnt_17"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.end:63 %cnt_18 = select i1 %tmp_12, i4 %cnt_17, i4 %cnt_16

]]></Node>
<StgValue><ssdm name="cnt_18"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.end:65 %add_ln15_10 = add i4 %cnt_18, i4 1

]]></Node>
<StgValue><ssdm name="add_ln15_10"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.end:66 %cnt_19 = select i1 %tmp_13, i4 %add_ln15_10, i4 %cnt_18

]]></Node>
<StgValue><ssdm name="cnt_19"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.end:68 %cnt_20 = add i4 %cnt_19, i4 1

]]></Node>
<StgValue><ssdm name="cnt_20"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.end:69 %cnt_21 = select i1 %tmp_14, i4 %cnt_20, i4 %cnt_19

]]></Node>
<StgValue><ssdm name="cnt_21"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="4">
<![CDATA[
for.end:70 %zext_ln12_3 = zext i4 %cnt_21

]]></Node>
<StgValue><ssdm name="zext_ln12_3"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.end:72 %add_ln15_12 = add i5 %zext_ln12_3, i5 1

]]></Node>
<StgValue><ssdm name="add_ln15_12"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:134 %x_assign = fadd i32 %bn_var_load, i32 1e-05

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="162" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.end:73 %cnt_22 = select i1 %tmp_15, i5 %add_ln15_12, i5 %zext_ln12_3

]]></Node>
<StgValue><ssdm name="cnt_22"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.end:75 %cnt_23 = add i5 %cnt_22, i5 1

]]></Node>
<StgValue><ssdm name="cnt_23"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.end:76 %cnt_24 = select i1 %tmp_16, i5 %cnt_23, i5 %cnt_22

]]></Node>
<StgValue><ssdm name="cnt_24"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.end:78 %add_ln15_14 = add i5 %cnt_24, i5 1

]]></Node>
<StgValue><ssdm name="add_ln15_14"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.end:79 %cnt_25 = select i1 %tmp_17, i5 %add_ln15_14, i5 %cnt_24

]]></Node>
<StgValue><ssdm name="cnt_25"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.end:81 %cnt_26 = add i5 %cnt_25, i5 1

]]></Node>
<StgValue><ssdm name="cnt_26"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.end:82 %cnt_27 = select i1 %tmp_18, i5 %cnt_26, i5 %cnt_25

]]></Node>
<StgValue><ssdm name="cnt_27"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:134 %x_assign = fadd i32 %bn_var_load, i32 1e-05

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="170" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.end:84 %add_ln15_16 = add i5 %cnt_27, i5 1

]]></Node>
<StgValue><ssdm name="add_ln15_16"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.end:85 %cnt_28 = select i1 %tmp_19, i5 %add_ln15_16, i5 %cnt_27

]]></Node>
<StgValue><ssdm name="cnt_28"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.end:87 %cnt_29 = add i5 %cnt_28, i5 1

]]></Node>
<StgValue><ssdm name="cnt_29"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.end:88 %cnt_30 = select i1 %tmp_20, i5 %cnt_29, i5 %cnt_28

]]></Node>
<StgValue><ssdm name="cnt_30"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.end:90 %add_ln15_18 = add i5 %cnt_30, i5 1

]]></Node>
<StgValue><ssdm name="add_ln15_18"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.end:91 %cnt_31 = select i1 %tmp_21, i5 %add_ln15_18, i5 %cnt_30

]]></Node>
<StgValue><ssdm name="cnt_31"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.end:93 %cnt_32 = add i5 %cnt_31, i5 1

]]></Node>
<StgValue><ssdm name="cnt_32"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:134 %x_assign = fadd i32 %bn_var_load, i32 1e-05

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="178" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.end:94 %cnt_33 = select i1 %tmp_22, i5 %cnt_32, i5 %cnt_31

]]></Node>
<StgValue><ssdm name="cnt_33"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.end:96 %add_ln15_20 = add i5 %cnt_33, i5 1

]]></Node>
<StgValue><ssdm name="add_ln15_20"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.end:97 %cnt_34 = select i1 %tmp_23, i5 %add_ln15_20, i5 %cnt_33

]]></Node>
<StgValue><ssdm name="cnt_34"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.end:99 %cnt_35 = add i5 %cnt_34, i5 1

]]></Node>
<StgValue><ssdm name="cnt_35"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.end:100 %cnt_36 = select i1 %tmp_24, i5 %cnt_35, i5 %cnt_34

]]></Node>
<StgValue><ssdm name="cnt_36"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.end:102 %add_ln15_22 = add i5 %cnt_36, i5 1

]]></Node>
<StgValue><ssdm name="add_ln15_22"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.end:103 %cnt_37 = select i1 %tmp_25, i5 %add_ln15_22, i5 %cnt_36

]]></Node>
<StgValue><ssdm name="cnt_37"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:134 %x_assign = fadd i32 %bn_var_load, i32 1e-05

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="186" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.end:105 %cnt_38 = add i5 %cnt_37, i5 1

]]></Node>
<StgValue><ssdm name="cnt_38"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.end:106 %cnt_39 = select i1 %tmp_26, i5 %cnt_38, i5 %cnt_37

]]></Node>
<StgValue><ssdm name="cnt_39"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.end:108 %add_ln15_24 = add i5 %cnt_39, i5 1

]]></Node>
<StgValue><ssdm name="add_ln15_24"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.end:109 %cnt_40 = select i1 %tmp_27, i5 %add_ln15_24, i5 %cnt_39

]]></Node>
<StgValue><ssdm name="cnt_40"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.end:111 %cnt_41 = add i5 %cnt_40, i5 1

]]></Node>
<StgValue><ssdm name="cnt_41"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.end:112 %cnt_42 = select i1 %tmp_28, i5 %cnt_41, i5 %cnt_40

]]></Node>
<StgValue><ssdm name="cnt_42"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.end:114 %add_ln15_26 = add i5 %cnt_42, i5 1

]]></Node>
<StgValue><ssdm name="add_ln15_26"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="12" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:135 %tmp = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="194" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.end:0 %total_popcount_load = load i10 %total_popcount

]]></Node>
<StgValue><ssdm name="total_popcount_load"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.end:7 %select_ln38_1 = select i1 %icmp_ln42, i10 0, i10 %total_popcount_load

]]></Node>
<StgValue><ssdm name="select_ln38_1"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.end:115 %cnt_43 = select i1 %tmp_29, i5 %add_ln15_26, i5 %cnt_42

]]></Node>
<StgValue><ssdm name="cnt_43"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.end:117 %cnt_44 = add i5 %cnt_43, i5 1

]]></Node>
<StgValue><ssdm name="cnt_44"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.end:118 %cnt_45 = select i1 %tmp_30, i5 %cnt_44, i5 %cnt_43

]]></Node>
<StgValue><ssdm name="cnt_45"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="5">
<![CDATA[
for.end:119 %zext_ln12_4 = zext i5 %cnt_45

]]></Node>
<StgValue><ssdm name="zext_ln12_4"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:120 %tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 31

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.end:121 %add_ln15_28 = add i6 %zext_ln12_4, i6 1

]]></Node>
<StgValue><ssdm name="add_ln15_28"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.end:122 %cnt_46 = select i1 %tmp_33, i6 %add_ln15_28, i6 %zext_ln12_4

]]></Node>
<StgValue><ssdm name="cnt_46"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="6">
<![CDATA[
for.end:123 %zext_ln12_5 = zext i6 %cnt_46

]]></Node>
<StgValue><ssdm name="zext_ln12_5"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.end:124 %total_popcount_1 = add i10 %zext_ln12_5, i10 %select_ln38_1

]]></Node>
<StgValue><ssdm name="total_popcount_1"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="11" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:135 %tmp = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.body4.split:3 %store_ln39 = store i10 %total_popcount_1, i10 %total_popcount

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.body4.split:4 %br_ln42 = br void %for.body4

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="208" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="10">
<![CDATA[
for.end:127 %zext_ln42_3 = zext i10 %total_popcount_1

]]></Node>
<StgValue><ssdm name="zext_ln42_3"/></StgValue>
</operation>

<operation id="209" st_id="14" stage="5" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32">
<![CDATA[
for.end:128 %conv = sitofp i32 %zext_ln42_3

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="210" st_id="14" stage="10" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:135 %tmp = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="211" st_id="15" stage="4" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32">
<![CDATA[
for.end:128 %conv = sitofp i32 %zext_ln42_3

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="212" st_id="15" stage="9" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:135 %tmp = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="213" st_id="16" stage="3" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32">
<![CDATA[
for.end:128 %conv = sitofp i32 %zext_ln42_3

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="214" st_id="16" stage="8" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:135 %tmp = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="215" st_id="17" stage="2" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32">
<![CDATA[
for.end:128 %conv = sitofp i32 %zext_ln42_3

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="216" st_id="17" stage="7" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:135 %tmp = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="217" st_id="18" stage="1" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32">
<![CDATA[
for.end:128 %conv = sitofp i32 %zext_ln42_3

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="218" st_id="18" stage="6" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:135 %tmp = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="219" st_id="19" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:131 %sub = fsub i32 %conv, i32 %bn_mean_load

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="220" st_id="19" stage="5" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:135 %tmp = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="221" st_id="20" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:131 %sub = fsub i32 %conv, i32 %bn_mean_load

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="222" st_id="20" stage="4" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:135 %tmp = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="223" st_id="21" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:131 %sub = fsub i32 %conv, i32 %bn_mean_load

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="224" st_id="21" stage="3" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:135 %tmp = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="225" st_id="22" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:131 %sub = fsub i32 %conv, i32 %bn_mean_load

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="226" st_id="22" stage="2" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:135 %tmp = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="227" st_id="23" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:131 %sub = fsub i32 %conv, i32 %bn_mean_load

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="228" st_id="23" stage="1" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:135 %tmp = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="229" st_id="24" stage="12" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:136 %val = fdiv i32 %sub, i32 %tmp

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="230" st_id="25" stage="11" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:136 %val = fdiv i32 %sub, i32 %tmp

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="231" st_id="26" stage="10" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:136 %val = fdiv i32 %sub, i32 %tmp

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="232" st_id="27" stage="9" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:136 %val = fdiv i32 %sub, i32 %tmp

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="233" st_id="28" stage="8" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:136 %val = fdiv i32 %sub, i32 %tmp

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="234" st_id="29" stage="7" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:136 %val = fdiv i32 %sub, i32 %tmp

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="235" st_id="30" stage="6" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:136 %val = fdiv i32 %sub, i32 %tmp

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="236" st_id="31" stage="5" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:136 %val = fdiv i32 %sub, i32 %tmp

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="237" st_id="32" stage="4" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:136 %val = fdiv i32 %sub, i32 %tmp

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="238" st_id="33" stage="3" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:136 %val = fdiv i32 %sub, i32 %tmp

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="239" st_id="34" stage="2" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:136 %val = fdiv i32 %sub, i32 %tmp

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="240" st_id="35" stage="1" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:136 %val = fdiv i32 %sub, i32 %tmp

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="241" st_id="36" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:143 %tmp_31 = fcmp_ogt  i32 %val, i32 0

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="256" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0">
<![CDATA[
for.inc40.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="242" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.end:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LAYER1_VITIS_LOOP_42_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="243" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.end:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3200, i64 3200, i64 3200

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="244" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.end:15 %specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln43"/></StgValue>
</operation>

<operation id="245" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32">
<![CDATA[
for.end:137 %bitcast_ln54 = bitcast i32 %val

]]></Node>
<StgValue><ssdm name="bitcast_ln54"/></StgValue>
</operation>

<operation id="246" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end:138 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln54, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="247" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="23" op_0_bw="32">
<![CDATA[
for.end:139 %trunc_ln54 = trunc i32 %bitcast_ln54

]]></Node>
<StgValue><ssdm name="trunc_ln54"/></StgValue>
</operation>

<operation id="248" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end:140 %icmp_ln54 = icmp_ne  i8 %tmp_s, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="249" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.end:141 %icmp_ln54_1 = icmp_eq  i23 %trunc_ln54, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln54_1"/></StgValue>
</operation>

<operation id="250" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end:142 %or_ln54 = or i1 %icmp_ln54_1, i1 %icmp_ln54

]]></Node>
<StgValue><ssdm name="or_ln54"/></StgValue>
</operation>

<operation id="251" st_id="37" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:143 %tmp_31 = fcmp_ogt  i32 %val, i32 0

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="252" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end:144 %and_ln54 = and i1 %or_ln54, i1 %tmp_31

]]></Node>
<StgValue><ssdm name="and_ln54"/></StgValue>
</operation>

<operation id="253" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:145 %select_ln54 = select i1 %and_ln54, i32 %val, i32 0

]]></Node>
<StgValue><ssdm name="select_ln54"/></StgValue>
</operation>

<operation id="254" st_id="37" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
last.iter.for.body4.split:0 %store_ln54 = store i32 %select_ln54, i7 %hidden_out_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="255" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.body4.split:1 %br_ln42 = br void %new.latch.for.body4.split

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
