INFO: [vitis-run 60-1548] Creating build summary session with primary output F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13\divide_by_13.hlsrun_csim_summary, at 02/11/26 15:07:54
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run csim -work_dir F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13 -config F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg -cmdlineconfig F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Feb 11 15:07:56 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source C:/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'langweil.m' on host 'wfxa4bb6dbb67af.nunet.neu.edu' (Windows NT_amd64 version 10.0) on Wed Feb 11 15:07:57 -0500 2026
INFO: [HLS 200-10] In directory 'F:/EECE4632/HW5/HLS/divide_by_13'
INFO: [HLS 200-2005] Using work_dir F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=divide_by_13.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=divide_by_13.h' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=divide_tb.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(8)
INFO: [HLS 200-10] Adding test bench file 'F:/EECE4632/HW5/HLS/divide_by_13/divide_tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=divide_by_13' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-2-e' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-2-e'
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(5)
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../divide_tb.cpp in debug mode
   Generating csim.exe
In file included from ../../../../divide_tb.cpp:18:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/ap_axi_sdata.h:15:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/ap_int.h:10:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_common.h:658:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_private.h:68:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/hls_half.h:26:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/hls_fpo.h:140:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/Vitis_HLS/2024.1/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
../../../../divide_tb.cpp:55:13: warning: logical not is only applied to the left hand side of this comparison [-Wlogical-not-parentheses]
        if (!(j % 13) != tmp2.data.to_int())
            ^         ~~
../../../../divide_tb.cpp:55:13: note: add parentheses after the '!' to evaluate the comparison first
        if (!(j % 13) != tmp2.data.to_int())
            ^
             (                             )
../../../../divide_tb.cpp:55:13: note: add parentheses around left hand side expression to silence this warning
        if (!(j % 13) != tmp2.data.to_int())
            ^
            (        )
2 warnings generated.
Success: Max's results match
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 400
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 8.075 seconds; peak allocated memory: 246.281 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 12s
