# âš™ï¸ Pipelined RISC-V Processor with Hazard Mitigation

A Verilog implementation of a **five-stage pipenlined RISC-V processor** featuring comprehensive hazard handling through **data forwarding and pipeline stalling**. Demonstrates practical computer architecture concepts by resolving data and control hazards in a modular, synthesizable design.

**Core Architecture**:
- âœ… **Full 5-Stage Pipeline** (IF, ID, EX, MEM, WB) implementing instruction-level parallelism
- âœ… **Dual Hazard Mitigation** with **forwarding** (to eliminate stalls) and **stalling** (for unavoidable hazards)
- âœ… **Modular RTL Design** with clean separation of pipeline registers, hazard units, and datapath
- âœ… **MIPS-like Instruction Set** support for arithmetic, memory, and control-flow operations

---

## ðŸ“– Overview

This project implements an educational, yet production-grade, pipelined processor that realistically simulates the challenges and solutions of modern CPU design. Beyond basic pipelining, it focuses on **hazard resolution**â€”implementing both forwarding (to bypass stalled data) and pipeline stalls (for load-use hazards). The design serves as a comprehensive reference for understanding pipeline optimization, data dependency management, and control logic in hardware description languages.

---

## ðŸš€ Quick Start

### 1. Prerequisites
Ensure you have a Verilog simulator (e.g., ModelSim, Vivado, or Icarus Verilog) installed.

### 2. Clone & Simulate
```bash
git clone https://github.com/yourusername/riscv-pipelined-processor.git
cd riscv-pipelined-processor/code

# Compile top module and testbench (example for Icarus Verilog)
iverilog -o pipeline_top_tb pipeline_top.v pipeline_top_tb.v
vvp pipeline_top_tb
```

### 3. Configure Hazard Handling Mode
The processor supports three hazard mitigation modes. Set the parameter in the testbench or top module:
```verilog
parameter HAZARD_MODE = 2; // 0: Stall-only, 1: Forward-only, 2: Combined
```

---

## ðŸ—ï¸ Pipeline Architecture & Hazard Resolution

The processor implements a classic 5-stage pipeline with dedicated hazard detection and resolution units.

| Stage | Module | Key Responsibility |
| :--- | :--- | :--- |
| **IF** (Instruction Fetch) | `pc`, `inst_mem` | Fetches next instruction, manages PC |
| **ID** (Instruction Decode) | `Decoder`, `reg_file`, `ControlUnit` | Decodes instruction, reads registers, detects hazards |
| **EX** (Execute) | `Alu`, `ForwardingUnit`, `ForwardMux` | Performs ALU operations, forwards data from later stages |
| **MEM** (Memory) | `datamemory` | Accesses data memory for loads/stores |
| **WB** (Write Back) | `memTOregMux` | Writes result back to register file |

### ðŸ” Hazard Handling Units
| Component | Purpose | Key Logic |
| :--- | :--- | :--- |
| **Forwarding Unit** | Bypasses ALU results from EX/MEM or MEM/WB stages to EX stage inputs | Detects RAW dependencies, selects forwarded data |
| **Hazard Detection Unit** | Inserts pipeline stalls for load-use hazards | Monitors ID stage for dependencies with previous LW instructions |

---

## ðŸ“œ Supported Instruction Types

The processor supports a fundamental MIPS-like instruction set across three key formats:

| Type | Example Instructions | Use Case |
| :--- | :--- | :--- |
| **R-Type** | `ADD`, `SUB`, `AND`, `OR`, `SLT` | Register-to-register arithmetic/logic |
| **I-Type** | `LW`, `SW`, `ADDI` | Memory access and immediate operations |
| **B-Type** | `BEQ`, `BNE` | Conditional branch control flow |

---

## ðŸ“Š Performance & Hazard Analysis

| Hazard Mode | CPI Impact | Key Advantage | Best For |
| :--- | :--- | :--- | :--- |
| **Stall-Only** | Higher (more bubbles) | Simple control logic | Educational clarity |
| **Forward-Only** | Reduced | Eliminates most stalls | Performance focus |
| **Combined** | Optimized | Handles all hazard cases | Real-world scenarios |

> The **combined mode** represents the industry-standard approach, using forwarding where possible and stalling only for unavoidable load-use hazards.

---

## ðŸ—‚ï¸ Project Structure

```
/code
â”œâ”€â”€ Core Pipeline/
â”‚   â”œâ”€â”€ pc.v                    # Program Counter with branch logic
â”‚   â”œâ”€â”€ inst_mem.v              # Instruction Memory (ROM)
â”‚   â”œâ”€â”€ Decoder.v               # Instruction Decoder
â”‚   â”œâ”€â”€ reg_file.v              # 32-bit Register File
â”‚   â”œâ”€â”€ ControlUnit.v           # Main Control Unit
â”‚   â”œâ”€â”€ Alu.v                   # Arithmetic Logic Unit
â”‚   â”œâ”€â”€ datamemory.v            # Data Memory (RAM)
â”‚   â””â”€â”€ memTOregMux.v           # Write-back Multiplexer
â”œâ”€â”€ Pipeline Registers/
â”‚   â”œâ”€â”€ IFID.v                  # IF/ID Pipeline Register
â”‚   â”œâ”€â”€ IDEX.v                  # ID/EX Pipeline Register
â”‚   â”œâ”€â”€ EXMEM.v                 # EX/MEM Pipeline Register
â”‚   â””â”€â”€ MEMWB.v                 # MEM/WB Pipeline Register
â”œâ”€â”€ Hazard Handling/
â”‚   â”œâ”€â”€ ForwardingUnit.v        # Data Forwarding Logic
â”‚   â”œâ”€â”€ ForwardMux.v            # Forwarding Multiplexers
â”‚   â””â”€â”€ HazardDetection.v       # Load-Use Stall Logic
â”œâ”€â”€ Testbench/
â”‚   â””â”€â”€ MyTestBench.v           # Comprehensive Testbench
â”œâ”€â”€ AluSrc.v
â”œâ”€â”€ BranchHazard.v
â”œâ”€â”€ InteractionModule.v
â”œâ”€â”€ branchAdder.v
â”œâ”€â”€ branchCondit.v
â”œâ”€â”€ dstRegMux.vhazardrst.v
â”œâ”€â”€ mux1.v
â””â”€â”€ Documentation/
    â”œâ”€â”€ project_report.pdf      # Full Project Report & Analysis
    â””â”€â”€ diagrams/               # RTL Schematics & Block Diagrams
```

---

## ðŸ”§ Synthesis & Implementation

The design is written in synthesizable Verilog and can be targeted for:
- **FPGA Platforms** (Tested with Xilinx Vivado)
- **ASIC Flow** using standard cell libraries
- **Educational Simulation** with ModelSim or Icarus Verilog

The modular design allows for easy experimentation with different hazard handling strategies.

---

## ðŸ‘¥ Contributors

- [Aleeza Rizwan](https://github.com/its-aleezA)
- [Muhammad Ibrahim Abdullah](https://github.com/Ibrahim5570)
- Aina Ajmal
- Aameena Qadeer

---

## ðŸ“œ License

This project is licensed under the MIT License. See the [LICENSE](LICENSE) file for details.

---

> [!NOTE]
> This project is intended for educational purposes in computer architecture, digital design, and RTL verification. It demonstrates real-world pipeline challenges and solutions.
