--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml R_I_CPU_Unit.twx R_I_CPU_Unit.ncd -o R_I_CPU_Unit.twr
R_I_CPU_Unit.pcf -ucf R_I_CPU_Unit_IC.ucf

Design file:              R_I_CPU_Unit.ncd
Physical constraint file: R_I_CPU_Unit.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clkb to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LED<0>      |        12.186(R)|      SLOW  |         6.172(R)|      FAST  |clkb_BUFGP        |   0.000|
LED<1>      |        12.503(R)|      SLOW  |         6.373(R)|      FAST  |clkb_BUFGP        |   0.000|
LED<2>      |        12.142(R)|      SLOW  |         6.289(R)|      FAST  |clkb_BUFGP        |   0.000|
LED<3>      |        12.005(R)|      SLOW  |         6.207(R)|      FAST  |clkb_BUFGP        |   0.000|
LED<4>      |        12.250(R)|      SLOW  |         6.043(R)|      FAST  |clkb_BUFGP        |   0.000|
LED<5>      |        11.960(R)|      SLOW  |         5.963(R)|      FAST  |clkb_BUFGP        |   0.000|
LED<6>      |        11.484(R)|      SLOW  |         5.395(R)|      FAST  |clkb_BUFGP        |   0.000|
LED<7>      |        13.803(R)|      SLOW  |         5.690(R)|      FAST  |clkb_BUFGP        |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clkb
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkb           |    4.148|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sela<0>        |LED<0>         |   10.356|
sela<0>        |LED<1>         |   10.350|
sela<0>        |LED<2>         |    9.366|
sela<0>        |LED<3>         |    8.856|
sela<0>        |LED<4>         |    9.817|
sela<0>        |LED<5>         |   10.368|
sela<0>        |LED<6>         |    9.142|
sela<0>        |LED<7>         |    9.443|
sela<1>        |LED<0>         |   10.726|
sela<1>        |LED<1>         |   11.004|
sela<1>        |LED<2>         |    9.495|
sela<1>        |LED<3>         |    8.848|
sela<1>        |LED<4>         |   10.182|
sela<1>        |LED<5>         |   10.285|
sela<1>        |LED<6>         |    9.043|
sela<1>        |LED<7>         |    9.592|
sela<2>        |LED<0>         |    9.701|
sela<2>        |LED<1>         |   10.411|
sela<2>        |LED<2>         |    9.052|
sela<2>        |LED<3>         |    8.670|
sela<2>        |LED<4>         |    9.725|
sela<2>        |LED<5>         |    9.822|
sela<2>        |LED<6>         |    8.733|
sela<2>        |LED<7>         |    8.616|
sela<3>        |LED<0>         |   12.413|
sela<3>        |LED<1>         |    7.886|
sela<3>        |LED<2>         |    7.511|
sela<3>        |LED<3>         |    7.642|
sela<3>        |LED<4>         |    7.335|
sela<3>        |LED<5>         |    7.335|
sela<3>        |LED<6>         |    6.885|
sela<3>        |LED<7>         |    8.578|
---------------+---------------+---------+


Analysis completed Sat Jun 23 12:33:06 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4615 MB



