# Reading C:/intelFPGA_pro/19.2/modelsim_ase/tcl/vsim/pref.tcl
# do assignments_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap work rtl_work 
# Copying C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/michael/Projects/opensource/FpgaCourse/Basics/Assignments {C:/Users/michael/Projects/opensource/FpgaCourse/Basics/Assignments/assignments.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:00:26 on Sep 13,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/michael/Projects/opensource/FpgaCourse/Basics/Assignments" C:/Users/michael/Projects/opensource/FpgaCourse/Basics/Assignments/assignments.v 
# -- Compiling module assignments
# 
# Top level modules:
# 	assignments
# End time: 10:00:26 on Sep 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Loading project assignmentsTests
