= ELF for the LoongArch™ Architecture
Version 20231102 +
Copyright © Loongson Technology 2023. All rights reserved.

== Abstract

This document describes the use of the ELF binary file format in the Application
Binary Interface (ABI) of the LoongArch Architecture.

== Keywords

LoongArch, ELF, ABI, SysV gABI, ELF header, Relocations

== Version History

[%header,cols="^2,8"]
|====
|Version
^|Description

|20230519
|initial version, derived from the original __LoongArch ELF psABI__ document.

|20231102
|added relocation R_LARCH_CALL36, removed R_LARCH_DELETE / R_LARCH_CFA, and
fixed the uleb128 relocation name.
|====

== Introduction

This specification provides the processor-specific definitions required by
ELF for LoongArch-based systems.

All common ELF definitions referenced in this section
can be found in http://www.sco.com/developers/gabi/latest/contents.html[the latest SysV gABI specification].

== Terms and Abbreviations

**ELF** +
Executable and Linking Format

**SysV gABI** +
Generic System V Application Binary Interface

**PC** +
Program Counter

**GOT** +
Global Offset Table

**PLT** +
Procedure Linkage Table

**TLS** +
Thread-Local Storage

== ELF Header
=== e_machine: Identifies the machine

An object file conforming to this specification must have the value `EM_LOONGARCH (258, 0x102)`.

=== e_flags: Identifies ABI type and version

.ABI-related bits in `e_flags`
[%header,cols="^1,^1,^1,^1"]
|====
| Bit 31 - 8 | Bit 7 - 6   | Bit 5 - 3      | Bit 2 - 0
| (reserved) | ABI version | ABI extension  | Base ABI Modifier
|====

The ABI type of an ELF object is uniquely identified by `EI_CLASS` and `e_flags[7:0]` in its header.

Within this combination, `EI_CLASS` and `e_flags[2:0]` correspond to the **base ABI** type,
where the expression of C integral and pointer types (data model) is uniquely determined by
`EI_CLASS` value, and `e_flags[2:0]` represents additional properties of the base ABI type,
including the FP calling convention.  We refer to `e_flags[2:0]` as the **base ABI modifier**.

As a result, programs in `lp64*` / `ilp32*` ABI should only be encoded with ELF64 / ELF32
object files, respectively.

`0x0` `0x4` `0x5` `0x6` `0x7` are reserved values for `e_flags[2:0]`.

.Base ABI types
[%header,cols="^1m,^1m,^3m,^3"]
|===
|Name
|EI_CLASS | Base ABI Modifier (e_flags[2:0])
|Description

|lp64s | ELFCLASS64 | 0x1
|Uses 64-bit GPRs and the stack for parameter passing.
Data model is `LP64`, where `long` and pointers are 64-bit while `int` is 32-bit.

|lp64f | ELFCLASS64 | 0x2
|Uses 64-bit GPRs, 32-bit FPRs and the stack for parameter passing.
Data model is `LP64`, where `long` and pointers are 64-bit while `int` is 32-bit.

|lp64d | ELFCLASS64 | 0x3
|Uses 64-bit GPRs, 64-bit FPRs and the stack for parameter passing.
Data model is `LP64`, where `long` and pointers are 64-bit while `int` is 32-bit.

|ilp32s | ELFCLASS32 | 0x1
|Uses 32-bit GPRs and the stack for parameter passing.
Data model is `ILP32`, where `int`, `long` and pointers are 32-bit.

|ilp32f | ELFCLASS32 | 0x2
|Uses 32-bit GPRs, 32-bit FPRs and the stack for parameter passing.
Data model is `ILP32`, where `int`, `long` and pointers are 32-bit.

|ilp32d | ELFCLASS32 | 0x3
|Uses 32-bit GPRs, 64-bit FPRs and the stack for parameter passing.
Data model is `ILP32`, where `int`, `long` and pointers are 32-bit.
|===

`e_flags[5:3]` correspond to the ABI extension type.

.ABI extension types
[%header,cols="^1m,^1,^3"]
|===
|Name
|e_flags[5:3]
|Description

|base
|`0x0`
|No extra ABI features.

|
|`0x1` - `0x7`
|(reserved)
|===

[[abi-versioning]]
`e_flags[7:6]` marks the ABI version of an ELF object.

.ABI version
[%header,cols="^1,^1,^5"]
|===
|ABI version
|Value
|Description

|`v0`
|`0x0`
|Stack operands base relocation type.

|`v1`
|`0x1`
|Supporting relocation types directly writing to immediate slots. Can be implemented separately without compatibility with v0.

|
|`0x2` `0x3`
|Reserved.
|===

=== EI_CLASS: File class

.ELF file classes
[%header,cols="^1m,^1m,^3"]
|===
|EI_CLASS
|Value
|Description

|ELFCLASS32
|1
|ELF32 object file

|ELFCLASS64
|2
|ELF64 object file
|===

== Relocations

.ELF relocation types
[%header,cols="^1,^4m,^4,^4"]
|===
|Enum
|ELF reloc type
|Usage
|Detail

|0
|R_LARCH_NONE
|
|

|1
|R_LARCH_32
|Runtime address resolving
|`+*(int32_t *) PC = RtAddr + A+`

|2
|R_LARCH_64
|Runtime address resolving
|`+*(int64_t *) PC = RtAddr + A+`

|3
|R_LARCH_RELATIVE
|Runtime fixup for load-address
|`+*(void **) PC = B + A+`

|4
|R_LARCH_COPY
|Runtime memory copy in executable
|`+memcpy (PC, RtAddr, sizeof (sym))+`

|5
|R_LARCH_JUMP_SLOT
|Runtime PLT supporting
|_implementation-defined_

|6
|R_LARCH_TLS_DTPMOD32
|Runtime relocation for TLS-GD
|`+*(int32_t *) PC = ID of module defining sym+`

|7
|R_LARCH_TLS_DTPMOD64
|Runtime relocation for TLS-GD
|`+*(int64_t *) PC = ID of module defining sym+`

|8
|R_LARCH_TLS_DTPREL32
|Runtime relocation for TLS-GD
|`+*(int32_t *) PC = DTV-relative offset for sym+`

|9
|R_LARCH_TLS_DTPREL64
|Runtime relocation for TLS-GD
|`+*(int64_t *) PC = DTV-relative offset for sym+`

|10
|R_LARCH_TLS_TPREL32
|Runtime relocation for TLE-IE
|`+*(int32_t *) PC = T+`

|11
|R_LARCH_TLS_TPREL64
|Runtime relocation for TLE-IE
|`+*(int64_t *) PC = T+`

|12
|R_LARCH_IRELATIVE
|Runtime local indirect function resolving
|`+*(void **) PC = (((void *)(*)()) (B + A)) ()+`

4+|... Reserved for dynamic linker.

|20
|R_LARCH_MARK_LA
|Mark la.abs
|Load absolute address for static link.

|21
|R_LARCH_MARK_PCREL
|Mark external label branch
|Access PC relative address for static link.

|22
|R_LARCH_SOP_PUSH_PCREL
|Push PC-relative offset
|`+push (S - PC + A)+`

|23
|R_LARCH_SOP_PUSH_ABSOLUTE
|Push constant or absolute address
|`+push (S + A)+`

|24
|R_LARCH_SOP_PUSH_DUP
|Duplicate stack top
|`+opr1 = pop (), push (opr1), push (opr1)+`

|25
|R_LARCH_SOP_PUSH_GPREL
|Push for access GOT entry
|`+push (G)+`

|26
|R_LARCH_SOP_PUSH_TLS_TPREL
|Push for TLS-LE
|`+push (T)+`

|27
|R_LARCH_SOP_PUSH_TLS_GOT
|Push for TLS-IE
|`+push (IE)+`

|28
|R_LARCH_SOP_PUSH_TLS_GD
|Push for TLS-GD
|`+push (GD)+`

|29
|R_LARCH_SOP_PUSH_PLT_PCREL
|Push for external function calling
|`+push (PLT - PC)+`

|30
|R_LARCH_SOP_ASSERT
|Assert stack top
|`+assert (pop ())+`

|31
|R_LARCH_SOP_NOT
|Stack top operation
|`+push (!pop ())+`

|32
|R_LARCH_SOP_SUB
|Stack top operation
|`+opr2 = pop (), opr1 = pop (), push (opr1 - opr2)+`

|33
|R_LARCH_SOP_SL
|Stack top operation
|`+opr2 = pop (), opr1 = pop (), push (opr1 << opr2)+`

|34
|R_LARCH_SOP_SR
|Stack top operation
|`+opr2 = pop (), opr1 = pop (), push (opr1 >> opr2)+`

|35
|R_LARCH_SOP_ADD
|Stack top operation
|`+opr2 = pop (), opr1 = pop (), push (opr1 + opr2)+`

|36
|R_LARCH_SOP_AND
|Stack top operation
|`+opr2 = pop (), opr1 = pop (), push (opr1 & opr2)+`

|37
|R_LARCH_SOP_IF_ELSE
|Stack top operation
|`+opr3 = pop (), opr2 = pop (), opr1 = pop (), push (opr1 ? opr2 : opr3)+`

|38
|R_LARCH_SOP_POP_32_S_10_5
|Instruction imm-field relocation
|`+opr1 = pop (), (*(uint32_t *) PC) [14 ... 10] = opr1 [4 ... 0]+`

with check 5-bit signed overflow

|39
|R_LARCH_SOP_POP_32_U_10_12
|Instruction imm-field relocation
|`+opr1 = pop (), (*(uint32_t *) PC) [21 ... 10] = opr1 [11 ... 0]+`

with check 12-bit unsigned overflow

|40
|R_LARCH_SOP_POP_32_S_10_12
|Instruction imm-field relocation
|`+opr1 = pop (), (*(uint32_t *) PC) [21 ... 10] = opr1 [11 ... 0]+`

with check 12-bit signed overflow

|41
|R_LARCH_SOP_POP_32_S_10_16
|Instruction imm-field relocation
|`+opr1 = pop (), (*(uint32_t *) PC) [25 ... 10] = opr1 [15 ... 0]+`

with check 16-bit signed overflow

|42
|R_LARCH_SOP_POP_32_S_10_16_S2
|Instruction imm-field relocation
|`+opr1 = pop (), (*(uint32_t *) PC) [25 ... 10] = opr1 [17 ... 2]+`

with check 18-bit signed overflow and 4-bit aligned

|43
|R_LARCH_SOP_POP_32_S_5_20
|Instruction imm-field relocation
|`+opr1 = pop (), (*(uint32_t *) PC) [24 ... 5] = opr1 [19 ... 0]+`

with check 20-bit signed overflow

|44
|R_LARCH_SOP_POP_32_S_0_5_10_16_S2
|Instruction imm-field relocation
|`+opr1 = pop (), (*(uint32_t *) PC) [4 ... 0] = opr1 [22 ... 18],+`

`+(*(uint32_t *) PC) [25 ... 10] = opr1 [17 ... 2]+`

with check 23-bit signed overflow and 4-bit aligned

|45
|R_LARCH_SOP_POP_32_S_0_10_10_16_S2
|Instruction imm-field relocation
|`+opr1 = pop (), (*(uint32_t *) PC) [9 ... 0] = opr1 [27 ... 18],+`

`+(*(uint32_t *) PC) [25 ... 10] = opr1 [17 ... 2]+`

with check 28-bit signed overflow and 4-bit aligned

|46
|R_LARCH_SOP_POP_32_U
|Instruction fixup
|`+(*(uint32_t *) PC) = pop ()+`

with check 32-bit unsigned overflow

|47
|R_LARCH_ADD8
|8-bit in-place addition
|`+*(int8_t *) PC += S + A+`

|48
|R_LARCH_ADD16
|16-bit in-place addition
|`+*(int16_t *) PC += S + A+`

|49
|R_LARCH_ADD24
|24-bit in-place addition
|`+*(int24_t *) PC += S + A+`

|50
|R_LARCH_ADD32
|32-bit in-place addition
|`+*(int32_t *) PC += S + A+`

|51
|R_LARCH_ADD64
|64-bit in-place addition
|`+*(int64_t *) PC += S + A+`

|52
|R_LARCH_SUB8
|8-bit in-place subtraction
|`+*(int8_t *) PC -= S + A+`

|53
|R_LARCH_SUB16
|16-bit in-place subtraction
|`+*(int16_t *) PC -= S + A+`

|54
|R_LARCH_SUB24
|24-bit in-place subtraction
|`+*(int24_t *) PC -= S + A+`

|55
|R_LARCH_SUB32
|32-bit in-place subtraction
|`+*(int32_t *) PC -= S + A+`

|56
|R_LARCH_SUB64
|64-bit in-place subtraction
|`+*(int64_t *) PC -= S + A+`

|57
|R_LARCH_GNU_VTINHERIT
|GNU C++ vtable hierarchy
|

|58
|R_LARCH_GNU_VTENTRY
|GNU C++ vtable member usage
|

4+|... Reserved

|64
|R_LARCH_B16
|18-bit PC-relative jump
|`+(*(uint32_t *) PC) [25 ... 10] = (S+A-PC) [17 ... 2]+`

with check 18-bit signed overflow and 4-bit aligned

|65
|R_LARCH_B21
|23-bit PC-relative jump
|`+(*(uint32_t *) PC) [4 ... 0] = (S+A-PC) [22 ... 18],+`

`+(*(uint32_t *) PC) [25 ... 10] = (S+A-PC) [17 ... 2]+`

with check 23-bit signed overflow and 4-bit aligned

|66
|R_LARCH_B26
|28-bit PC-relative jump
|`+(*(uint32_t *) PC) [9 ... 0] = (S+A-PC) [27 ... 18],+`

`+(*(uint32_t *) PC) [25 ... 10] = (S+A-PC) [17 ... 2]+`

with check 28-bit signed overflow and 4-bit aligned

|67
|R_LARCH_ABS_HI20
| [31 ... 12] bits of 32/64-bit absolute address
|`+(*(uint32_t *) PC) [24 ... 5] = (S+A) [31 ... 12]+`

|68
|R_LARCH_ABS_LO12
|[11 ... 0] bits of 32/64-bit absolute address
|`+(*(uint32_t *) PC) [21 ... 10] = (S+A) [11 ... 0]+`

|69
|R_LARCH_ABS64_LO20
|[51 ... 32] bits of 64-bit absolute address
|`+(*(uint32_t *) PC) [24 ... 5] = (S+A) [51 ... 32]+`

|70
|R_LARCH_ABS64_HI12
|[63 ... 52] bits of 64-bit absolute address
|`+(*(uint32_t *) PC) [21 ... 10] = (S+A) [63 ... 52]+`

|71
|R_LARCH_PCALA_HI20
|[31 ... 12] bits of 32/64-bit PC-relative offset
|`+(*(uint32_t *) PC) [24 ... 5] = (((S+A) & ~0xfff) - (PC & ~0xfff)) [31 ... 12]+`

`+Note: The lower 12 bits are not included when calculating the PC-relative offset.+`

|72
|R_LARCH_PCALA_LO12
|[11 ... 0] bits of 32/64-bit address
|`+(*(uint32_t *) PC) [21 ... 10] = (S+A) [11 ... 0]+`

|73
|R_LARCH_PCALA64_LO20
|[51 ... 32] bits of 64-bit PC-relative offset
|`+(*(uint32_t *) PC) [24 ... 5] = (S+A - (PC & ~0xffffffff)) [51 ... 32]+`

|74
|R_LARCH_PCALA64_HI12
|[63 ... 52] bits of 64-bit PC-relative offset
|`+(*(uint32_t *) PC) [21 ... 10] = (S+A - (PC & ~0xffffffff)) [63 ... 52]+`

|75
|R_LARCH_GOT_PC_HI20
|[31 ... 12] bits of 32/64-bit PC-relative offset to GOT entry
|`+(*(uint32_t *) PC) [24 ... 5] = (((GP+G) & ~0xfff) - (PC & ~0xfff)) [31 ... 12]+`

|76
|R_LARCH_GOT_PC_LO12
|[11 ... 0] bits of 32/64-bit GOT entry address
|`+(*(uint32_t *) PC) [21 ... 10] = (GP+G) [11 ... 0]+`

|77
|R_LARCH_GOT64_PC_LO20
|[51 ... 32] bits of 64-bit PC-relative offset to GOT entry
|`+(*(uint32_t *) PC) [24 ... 5] = (GP+G - (PC & ~0xffffffff)) [51 ... 32]+`

|78
|R_LARCH_GOT64_PC_HI12
|[63 ... 52] bits of 64-bit PC-relative offset to GOT entry
|`+(*(uint32_t *) PC) [21 ... 10] = (GP+G - (PC & ~0xffffffff)) [63 ... 52]+`

|79
|R_LARCH_GOT_HI20
|[31 ... 12] bits of 32/64-bit GOT entry absolute address
|`+(*(uint32_t *) PC) [24 ... 5] = (GP+G) [31 ... 12]+`

|80
|R_LARCH_GOT_LO12
|[11 ... 0] bits of 32/64-bit GOT entry absolute address
|`+(*(uint32_t *) PC) [21 ... 10] = (GP+G) [11 ... 0]+`

|81
|R_LARCH_GOT64_LO20
|[51 ... 32] bits of 64-bit GOT entry absolute address
|`+(*(uint32_t *) PC) [24 ... 5] = (GP+G) [51 ... 32]+`

|82
|R_LARCH_GOT64_HI12
|[63 ... 52] bits of 64-bit GOT entry absolute address
|`+(*(uint32_t *) PC) [21 ... 10] = (GP+G) [63 ... 52]+`

|83
|R_LARCH_TLS_LE_HI20
|[31 ... 12] bits of TLS LE 32/64-bit offset from TP register
|`+(*(uint32_t *) PC) [24 ... 5] = T [31 ... 12]+`

|84
|R_LARCH_TLS_LE_LO12
|[11 ... 0] bits of TLS LE 32/64-bit offset from TP register
|`+(*(uint32_t *) PC) [21 ... 10] = T [11 ... 0]+`

|85
|R_LARCH_TLS_LE64_LO20
|[51 ... 32] bits of TLS LE 64-bit offset from TP register
|`+(*(uint32_t *) PC) [24 ... 5] = T [51 ... 32]+`

|86
|R_LARCH_TLS_LE64_HI12
|[63 ... 52] bits of TLS LE 64-bit offset from TP register
|`+(*(uint32_t *) PC) [21 ... 10] = T [63 ... 52]+`

|87
|R_LARCH_TLS_IE_PC_HI20
|[31 ... 12] bits of 32/64-bit PC-relative offset to TLS IE GOT entry
|`+(*(uint32_t *) PC) [24 ... 5] = (((GP+IE) & ~0xfff) - (PC & ~0xfff)) [31 ... 12]+`

|88
|R_LARCH_TLS_IE_PC_LO12
|[11 ... 0] bits of 32/64-bit TLS IE GOT entry address
|`+(*(uint32_t *) PC) [21 ... 10] = (GP+IE) [11 ... 0]+`

|89
|R_LARCH_TLS_IE64_PC_LO20
|[51 ... 32] bits of 64-bit PC-relative offset to TLS IE GOT entry
|`+(*(uint32_t *) PC) [24 ... 5] = (GP+IE - (PC & ~0xffffffff)) [51 ... 32]+`

|90
|R_LARCH_TLS_IE64_PC_HI12
|[63 ... 52] bits of 64-bit PC-relative offset to TLS IE GOT entry
|`+(*(uint32_t *) PC) [21 ... 10] = (GP+IE - (PC & ~0xffffffff)) [63 ... 52]+`

|91
|R_LARCH_TLS_IE_HI20
|[31 ... 12] bits of 32/64-bit TLS IE GOT entry absolute address
|`+(*(uint32_t *) PC) [24 ... 5] = (GP+IE) [31 ... 12]+`

|92
|R_LARCH_TLS_IE_LO12
|[11 ... 0] bits of 32/64-bit TLS IE GOT entry absolute address
|`+(*(uint32_t *) PC) [21 ... 10] = (GP+IE) [11 ... 0]+`

|93
|R_LARCH_TLS_IE64_LO20
|[51 ... 32] bits of 64-bit TLS IE GOT entry absolute address
|`+(*(uint32_t *) PC) [24 ... 5] = (GP+IE) [51 ... 32]+`

|94
|R_LARCH_TLS_IE64_HI12
|[63 ... 52] bits of 64-bit TLS IE GOT entry absolute address
|`+(*(uint32_t *) PC) [21 ... 10] = (GP+IE) [63 ... 52]+`

|95
|R_LARCH_TLS_LD_PC_HI20
|[31 ... 12] bits of 32/64-bit PC-relative offset to TLS LD GOT entry
|`+(*(uint32_t *) PC) [24 ... 5] = (((GP+GD) & ~0xfff) - (PC & ~0xfff)) [31 ... 12]+`

|96
|R_LARCH_TLS_LD_HI20
|[31 ... 12] bits of 32/64-bit TLS LD GOT entry absolute address
|`+(*(uint32_t *) PC) [24 ... 5] = (GP+IE) [31 ... 12]+`

|97
|R_LARCH_TLS_GD_PC_HI20
|[31 ... 12] bits of 32/64-bit PC-relative offset to TLS GD GOT entry
|`+(*(uint32_t *) PC) [24 ... 5] = (((GP+GD) & ~0xfff) - (PC & ~0xfff)) [31 ... 12]+`

|98
|R_LARCH_TLS_GD_HI20
|[31 ... 12] bits of 32/64-bit TLS GD GOT entry absolute address
|`+(*(uint32_t *) PC) [24 ... 5] = (GP+IE) [31 ... 12]+`

|99
|R_LARCH_32_PCREL
|32-bit PC relative
|`+(*(uint32_t *) PC) = (S+A-PC) [31 ... 0]+`

|100
|R_LARCH_RELAX
|Instruction can be relaxed, paired with a normal relocation at the same address
|

|101
|(reserved)
|
|

|102
|R_LARCH_ALIGN
|Alignment statement. The addend indicates the number of bytes occupied by nop instructions at the relocation offset. The alignment boundary is specified by the addend rounded up to the next power of two.
|

|103
|R_LARCH_PCREL20_S2
|22-bit PC-relative offset
|`+(*(uint32_t *) PC) [24 ... 5] = (S + A - PC) [21 ... 2]+`

|104
|(reserved)
|
|

|105
|R_LARCH_ADD6
|low 6-bit in-place addition
|`+(*(int8_t *) PC) += ((S + A) & 0x3f)+`

|106
|R_LARCH_SUB6
|low 6-bit in-place subtraction
|`+(*(int8_t *) PC) -= ((S + A) & 0x3f)+`

|107
|R_LARCH_ADD_ULEB128
|ULEB128 in-place addition
|`+(*(uleb128 *) PC) += S + A+`

|108
|R_LARCH_SUB_ULEB128
|ULEB128 in-place subtraction
|`+(*(uleb128 *) PC) -= S + A+`

|109
|R_LARCH_64_PCREL
|64-bit PC relative
|`+(*(uint64_t *) PC) = (S+A-PC) [63 ... 0]+`

|110
|R_LARCH_CALL36
|Used for medium code model function call instruction sequence pcaddu18i and jirl, these two instructions must adjacent.
|`+(*(uint32_t *) PC) [24 ... 5] = (S+A-PC) [37 ... 18],+`

 `+(*(uint32_t *) (PC+4)) [25 ... 10] = (S+A-PC) [17 ... 2]+`
|===

[bibliography]
== References

* [[[SysVelf]]] __System V Application Binary Interface - DRAFT__,
10 Jun. 2013, http://www.sco.com/developers/gabi/latest/contents.html
