# system info sys on 2023.09.23.19:06:02
system_info:
name,value
DEVICE,EP4CE10F17C8
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1695481534
#
#
# Files generated for sys on 2023.09.23.19:06:02
files:
filepath,kind,attributes,module,is_top
simulation/sys.v,VERILOG,,sys,true
simulation/submodules/sys_CPU.v,VERILOG,,sys_CPU,false
simulation/submodules/sys_RAM.hex,HEX,,sys_RAM,false
simulation/submodules/sys_RAM.v,VERILOG,,sys_RAM,false
simulation/submodules/sys_UART.v,VERILOG,,sys_UART,false
simulation/submodules/sys_mm_interconnect_0.v,VERILOG,,sys_mm_interconnect_0,false
simulation/submodules/sys_irq_mapper.sv,SYSTEM_VERILOG,,sys_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/sys_CPU_cpu.sdc,SDC,,sys_CPU_cpu,false
simulation/submodules/sys_CPU_cpu.v,VERILOG,,sys_CPU_cpu,false
simulation/submodules/sys_CPU_cpu_debug_slave_sysclk.v,VERILOG,,sys_CPU_cpu,false
simulation/submodules/sys_CPU_cpu_debug_slave_tck.v,VERILOG,,sys_CPU_cpu,false
simulation/submodules/sys_CPU_cpu_debug_slave_wrapper.v,VERILOG,,sys_CPU_cpu,false
simulation/submodules/sys_CPU_cpu_nios2_waves.do,OTHER,,sys_CPU_cpu,false
simulation/submodules/sys_CPU_cpu_ociram_default_contents.dat,DAT,,sys_CPU_cpu,false
simulation/submodules/sys_CPU_cpu_ociram_default_contents.hex,HEX,,sys_CPU_cpu,false
simulation/submodules/sys_CPU_cpu_ociram_default_contents.mif,MIF,,sys_CPU_cpu,false
simulation/submodules/sys_CPU_cpu_rf_ram_a.dat,DAT,,sys_CPU_cpu,false
simulation/submodules/sys_CPU_cpu_rf_ram_a.hex,HEX,,sys_CPU_cpu,false
simulation/submodules/sys_CPU_cpu_rf_ram_a.mif,MIF,,sys_CPU_cpu,false
simulation/submodules/sys_CPU_cpu_rf_ram_b.dat,DAT,,sys_CPU_cpu,false
simulation/submodules/sys_CPU_cpu_rf_ram_b.hex,HEX,,sys_CPU_cpu,false
simulation/submodules/sys_CPU_cpu_rf_ram_b.mif,MIF,,sys_CPU_cpu,false
simulation/submodules/sys_CPU_cpu_test_bench.v,VERILOG,,sys_CPU_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/sys_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,sys_mm_interconnect_0_router,false
simulation/submodules/sys_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,sys_mm_interconnect_0_router_001,false
simulation/submodules/sys_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,sys_mm_interconnect_0_router_002,false
simulation/submodules/sys_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,sys_mm_interconnect_0_router_003,false
simulation/submodules/sys_mm_interconnect_0_router_005.sv,SYSTEM_VERILOG,,sys_mm_interconnect_0_router_005,false
simulation/submodules/sys_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,sys_mm_interconnect_0_cmd_demux,false
simulation/submodules/sys_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,sys_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/sys_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,sys_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,sys_mm_interconnect_0_cmd_mux,false
simulation/submodules/sys_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,sys_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,sys_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/sys_mm_interconnect_0_rsp_demux_001.sv,SYSTEM_VERILOG,,sys_mm_interconnect_0_rsp_demux_001,false
simulation/submodules/sys_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,sys_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,sys_mm_interconnect_0_rsp_mux,false
simulation/submodules/sys_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,sys_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,sys_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/sys_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,sys_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
sys.CPU,sys_CPU
sys.CPU.cpu,sys_CPU_cpu
sys.RAM,sys_RAM
sys.UART,sys_UART
sys.mm_interconnect_0,sys_mm_interconnect_0
sys.mm_interconnect_0.CPU_data_master_translator,altera_merlin_master_translator
sys.mm_interconnect_0.CPU_instruction_master_translator,altera_merlin_master_translator
sys.mm_interconnect_0.CPU_debug_mem_slave_translator,altera_merlin_slave_translator
sys.mm_interconnect_0.UART_s1_translator,altera_merlin_slave_translator
sys.mm_interconnect_0.RAM_s2_translator,altera_merlin_slave_translator
sys.mm_interconnect_0.RAM_s1_translator,altera_merlin_slave_translator
sys.mm_interconnect_0.CPU_data_master_agent,altera_merlin_master_agent
sys.mm_interconnect_0.CPU_instruction_master_agent,altera_merlin_master_agent
sys.mm_interconnect_0.CPU_debug_mem_slave_agent,altera_merlin_slave_agent
sys.mm_interconnect_0.UART_s1_agent,altera_merlin_slave_agent
sys.mm_interconnect_0.RAM_s2_agent,altera_merlin_slave_agent
sys.mm_interconnect_0.RAM_s1_agent,altera_merlin_slave_agent
sys.mm_interconnect_0.CPU_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
sys.mm_interconnect_0.UART_s1_agent_rsp_fifo,altera_avalon_sc_fifo
sys.mm_interconnect_0.RAM_s2_agent_rsp_fifo,altera_avalon_sc_fifo
sys.mm_interconnect_0.RAM_s1_agent_rsp_fifo,altera_avalon_sc_fifo
sys.mm_interconnect_0.router,sys_mm_interconnect_0_router
sys.mm_interconnect_0.router_001,sys_mm_interconnect_0_router_001
sys.mm_interconnect_0.router_002,sys_mm_interconnect_0_router_002
sys.mm_interconnect_0.router_003,sys_mm_interconnect_0_router_003
sys.mm_interconnect_0.router_004,sys_mm_interconnect_0_router_003
sys.mm_interconnect_0.router_005,sys_mm_interconnect_0_router_005
sys.mm_interconnect_0.cmd_demux,sys_mm_interconnect_0_cmd_demux
sys.mm_interconnect_0.cmd_demux_001,sys_mm_interconnect_0_cmd_demux_001
sys.mm_interconnect_0.rsp_demux,sys_mm_interconnect_0_cmd_demux_001
sys.mm_interconnect_0.cmd_mux,sys_mm_interconnect_0_cmd_mux
sys.mm_interconnect_0.cmd_mux_001,sys_mm_interconnect_0_cmd_mux_001
sys.mm_interconnect_0.cmd_mux_002,sys_mm_interconnect_0_cmd_mux_001
sys.mm_interconnect_0.cmd_mux_003,sys_mm_interconnect_0_cmd_mux_001
sys.mm_interconnect_0.rsp_demux_001,sys_mm_interconnect_0_rsp_demux_001
sys.mm_interconnect_0.rsp_demux_002,sys_mm_interconnect_0_rsp_demux_001
sys.mm_interconnect_0.rsp_demux_003,sys_mm_interconnect_0_rsp_demux_001
sys.mm_interconnect_0.rsp_mux,sys_mm_interconnect_0_rsp_mux
sys.mm_interconnect_0.rsp_mux_001,sys_mm_interconnect_0_rsp_mux_001
sys.mm_interconnect_0.avalon_st_adapter,sys_mm_interconnect_0_avalon_st_adapter
sys.mm_interconnect_0.avalon_st_adapter.error_adapter_0,sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
sys.mm_interconnect_0.avalon_st_adapter_001,sys_mm_interconnect_0_avalon_st_adapter
sys.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
sys.mm_interconnect_0.avalon_st_adapter_002,sys_mm_interconnect_0_avalon_st_adapter
sys.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
sys.mm_interconnect_0.avalon_st_adapter_003,sys_mm_interconnect_0_avalon_st_adapter
sys.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
sys.irq_mapper,sys_irq_mapper
sys.rst_controller,altera_reset_controller
