<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab1_adder_verilog.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="fourbit_addsub.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="fourbit_addsub.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="fourbit_addsub.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="fourbit_addsub.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="fourbit_addsub.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="fourbit_addsub.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fourbit_addsub.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="fourbit_addsub.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="fourbit_addsub.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="fourbit_addsub.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fourbit_addsub_envsettings.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fourbit_addsub_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fourbit_addsub_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fourbit_addsub_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/fourbit_addsub_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/fourbit_addsub_synthesis.v"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1441998181" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1441998181">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1441999666" xil_pn:in_ck="-8968561115173436415" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1441999666">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fourbit_addsub.v"/>
      <outfile xil_pn:name="full_adder.v"/>
      <outfile xil_pn:name="tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1441998202" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7128511773193751507" xil_pn:start_ts="1441998202">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1441998202" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6041342351747607121" xil_pn:start_ts="1441998202">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1441998202" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7055750982891143215" xil_pn:start_ts="1441998202">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1441999666" xil_pn:in_ck="-8968561115173436415" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1441999666">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fourbit_addsub.v"/>
      <outfile xil_pn:name="full_adder.v"/>
      <outfile xil_pn:name="tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1441999669" xil_pn:in_ck="-8968561115173436415" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3791528889988820795" xil_pn:start_ts="1441999666">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_beh.prj"/>
      <outfile xil_pn:name="tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1443809905" xil_pn:in_ck="1186589553327596325" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6642090573639902274" xil_pn:start_ts="1443809904">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1441999376" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1441999376">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1441999376" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="283318970019121670" xil_pn:start_ts="1441999376">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1441999376" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7055750982891143215" xil_pn:start_ts="1441999376">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1441999376" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1441999376">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1441999376" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6420563916983421252" xil_pn:start_ts="1441999376">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1441999376" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1441999376">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1441999376" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4540311070002199737" xil_pn:start_ts="1441999376">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1441999867" xil_pn:in_ck="-8757490509701958329" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="8681864614095706006" xil_pn:start_ts="1441999862">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="fourbit_addsub.lso"/>
      <outfile xil_pn:name="fourbit_addsub.ngc"/>
      <outfile xil_pn:name="fourbit_addsub.ngr"/>
      <outfile xil_pn:name="fourbit_addsub.prj"/>
      <outfile xil_pn:name="fourbit_addsub.stx"/>
      <outfile xil_pn:name="fourbit_addsub.syr"/>
      <outfile xil_pn:name="fourbit_addsub.xst"/>
      <outfile xil_pn:name="fourbit_addsub_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1441999382" xil_pn:in_ck="-4455526209919119431" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-4680427535686525969" xil_pn:start_ts="1441999382">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1441999385" xil_pn:in_ck="-4424383057253076756" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1013677736639738510" xil_pn:start_ts="1441999382">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="fourbit_addsub.bld"/>
      <outfile xil_pn:name="fourbit_addsub.ngd"/>
      <outfile xil_pn:name="fourbit_addsub_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1441999385" xil_pn:in_ck="-1243607086063495379" xil_pn:name="TRAN_createTimingConstraints" xil_pn:start_ts="1441999385">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1441999881" xil_pn:in_ck="-4455526209919126925" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-8685485058718449055" xil_pn:start_ts="1441999879">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/fourbit_addsub_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/fourbit_addsub_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
