{
  "design": {
    "design_info": {
      "boundary_crc": "0xD5937EA8BCA90CEF",
      "device": "xc7k160tffg676-2",
      "gen_directory": "../../../../NASA_ACQ.gen/sources_1/bd/bd",
      "name": "bd",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1",
      "validated": "true"
    },
    "design_tree": {
      "microblaze_0": "",
      "microblaze_0_local_memory": {
        "dlmb_v10": "",
        "ilmb_v10": "",
        "dlmb_bram_if_cntlr": "",
        "ilmb_bram_if_cntlr": "",
        "lmb_bram": ""
      },
      "microblaze_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {},
        "m06_couplers": {},
        "m07_couplers": {}
      },
      "microblaze_0_axi_intc": "",
      "microblaze_0_xlconcat": "",
      "mdm_1": "",
      "clk_wiz_1": "",
      "rst_clk_wiz_1_100M": "",
      "console": "",
      "Gnd": "",
      "hwicap": "",
      "xadc": "",
      "iic_fpga": "",
      "generic_reg": "",
      "clk_wiz_0": "",
      "clk_wiz_2": "",
      "clk_wiz_3": "",
      "clk_wiz_4": "",
      "clk_wiz_5": "",
      "ospreyUDP": "",
      "marbleBootFlash": ""
    },
    "interface_ports": {
      "console": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0",
        "port_maps": {
          "RxD": {
            "physical_name": "console_rxd",
            "direction": "I"
          },
          "TxD": {
            "physical_name": "console_txd",
            "direction": "O"
          }
        }
      },
      "i2c_fpga": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0",
        "port_maps": {
          "SCL_I": {
            "physical_name": "i2c_fpga_scl_i",
            "direction": "I"
          },
          "SCL_O": {
            "physical_name": "i2c_fpga_scl_o",
            "direction": "O"
          },
          "SCL_T": {
            "physical_name": "i2c_fpga_scl_t",
            "direction": "O"
          },
          "SDA_I": {
            "physical_name": "i2c_fpga_sda_i",
            "direction": "I"
          },
          "SDA_O": {
            "physical_name": "i2c_fpga_sda_o",
            "direction": "O"
          },
          "SDA_T": {
            "physical_name": "i2c_fpga_sda_t",
            "direction": "O"
          }
        }
      },
      "FLASH_SPI": {
        "mode": "Master",
        "vlnv_bus_definition": "OspreyDCS:user:FLASH_SPI:1.1",
        "vlnv": "OspreyDCS:user:FLASH_SPI_rtl:1.1",
        "port_maps": {
          "SCLK": {
            "physical_name": "FLASH_SPI_sclk",
            "direction": "O"
          },
          "CSB": {
            "physical_name": "FLASH_SPI_csb",
            "direction": "O"
          },
          "SO": {
            "physical_name": "FLASH_SPI_so",
            "direction": "O"
          },
          "SI": {
            "physical_name": "FLASH_SPI_si",
            "direction": "I"
          }
        }
      },
      "fastTx": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_4_clk_out1",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "1"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "fastTx_tdata",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "fastTx_tlast",
            "direction": "I"
          },
          "TVALID": {
            "physical_name": "fastTx_tvalid",
            "direction": "I"
          },
          "TREADY": {
            "physical_name": "fastTx_tready",
            "direction": "O"
          }
        }
      },
      "RGMII": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:rgmii:1.0",
        "vlnv": "xilinx.com:interface:rgmii_rtl:1.0",
        "port_maps": {
          "TD": {
            "physical_name": "RGMII_td",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "RD": {
            "physical_name": "RGMII_rd",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "TX_CTL": {
            "physical_name": "RGMII_tx_ctl",
            "direction": "O"
          },
          "RX_CTL": {
            "physical_name": "RGMII_rx_ctl",
            "direction": "I"
          },
          "RXC": {
            "physical_name": "RGMII_rxc",
            "direction": "I"
          },
          "TXC": {
            "physical_name": "RGMII_txc",
            "direction": "O"
          }
        }
      }
    },
    "ports": {
      "ext_reset_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "sysClk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "bd_clk_wiz_1_0_sysClk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "sysReset": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH",
            "value_src": "default"
          }
        }
      },
      "GPIO_STROBES": {
        "direction": "O",
        "left": "63",
        "right": "0"
      },
      "GPIO_OUT": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "GPIO_IN": {
        "direction": "I",
        "left": "2047",
        "right": "0"
      },
      "phy_reset_n": {
        "direction": "O"
      },
      "i2c_fpga_gpo": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "clk51p2": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_0_clk_out1",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "51200000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "clk40p96": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_2_clk_out1",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "40960000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "clk32p768": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_3_clk_out1",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "32768000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "clk125": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "fastTx"
          },
          "CLK_DOMAIN": {
            "value": "/clk_wiz_4_clk_out1",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "CLK20_VCXO": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "bd_CLK20_VCXO",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "20000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "fixedClk200": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_5_clk_out1",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "clk64": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_3_clk_out1",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "64000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "clk32": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "bd_clk_wiz_1_0_sysClk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "32000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "refClk125": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "bd_refClk125",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "startupEOS": {
        "direction": "I"
      },
      "clk51p2locked": {
        "direction": "O"
      },
      "clk40p96locked": {
        "direction": "O"
      },
      "clk64locked": {
        "direction": "O"
      }
    },
    "components": {
      "microblaze_0": {
        "vlnv": "xilinx.com:ip:microblaze:11.0",
        "xci_name": "bd_microblaze_0_0",
        "xci_path": "ip/bd_microblaze_0_0/bd_microblaze_0_0.xci",
        "inst_hier_path": "microblaze_0",
        "parameters": {
          "C_DEBUG_ENABLED": {
            "value": "1"
          },
          "C_D_AXI": {
            "value": "1"
          },
          "C_D_LMB": {
            "value": "1"
          },
          "C_I_LMB": {
            "value": "1"
          },
          "C_USE_BARREL": {
            "value": "1"
          },
          "C_USE_DIV": {
            "value": "1"
          },
          "C_USE_HW_MUL": {
            "value": "1"
          },
          "C_USE_MSR_INSTR": {
            "value": "1"
          },
          "C_USE_PCMP_INSTR": {
            "value": "1"
          }
        },
        "interface_ports": {
          "DLMB": {
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "ILMB": {
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Instruction",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_DP": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            },
            "Instruction": {
              "range": "4G",
              "width": "32"
            }
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "microblaze-le > bd microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "microblaze_0_local_memory": {
        "interface_ports": {
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          }
        },
        "ports": {
          "LMB_Clk": {
            "type": "clk",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "dlmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "bd_dlmb_v10_0",
            "xci_path": "ip/bd_dlmb_v10_0/bd_dlmb_v10_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/dlmb_v10",
            "interface_ports": {
              "LMB_M": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "MirroredMaster",
                "bridges": [
                  "LMB_Sl_0"
                ]
              }
            }
          },
          "ilmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "bd_ilmb_v10_0",
            "xci_path": "ip/bd_ilmb_v10_0/bd_ilmb_v10_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/ilmb_v10",
            "interface_ports": {
              "LMB_M": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "MirroredMaster",
                "bridges": [
                  "LMB_Sl_0"
                ]
              }
            }
          },
          "dlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "bd_dlmb_bram_if_cntlr_0",
            "xci_path": "ip/bd_dlmb_bram_if_cntlr_0/bd_dlmb_bram_if_cntlr_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x00000000 32 > bd microblaze_0_local_memory/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "ilmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "bd_ilmb_bram_if_cntlr_0",
            "xci_path": "ip/bd_ilmb_bram_if_cntlr_0/bd_ilmb_bram_if_cntlr_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/ilmb_bram_if_cntlr",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            }
          },
          "lmb_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "bd_lmb_bram_0",
            "xci_path": "ip/bd_lmb_bram_0/bd_lmb_bram_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/lmb_bram",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_dlmb": {
            "interface_ports": [
              "dlmb_v10/LMB_M",
              "DLMB"
            ]
          },
          "microblaze_0_dlmb_bus": {
            "interface_ports": [
              "dlmb_v10/LMB_Sl_0",
              "dlmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_dlmb_cntlr": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTA"
            ]
          },
          "microblaze_0_ilmb": {
            "interface_ports": [
              "ilmb_v10/LMB_M",
              "ILMB"
            ]
          },
          "microblaze_0_ilmb_bus": {
            "interface_ports": [
              "ilmb_v10/LMB_Sl_0",
              "ilmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_ilmb_cntlr": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTB"
            ]
          }
        },
        "nets": {
          "SYS_Rst_1": {
            "ports": [
              "SYS_Rst",
              "dlmb_v10/SYS_Rst",
              "dlmb_bram_if_cntlr/LMB_Rst",
              "ilmb_v10/SYS_Rst",
              "ilmb_bram_if_cntlr/LMB_Rst"
            ]
          },
          "microblaze_0_Clk": {
            "ports": [
              "LMB_Clk",
              "dlmb_v10/LMB_Clk",
              "dlmb_bram_if_cntlr/LMB_Clk",
              "ilmb_v10/LMB_Clk",
              "ilmb_bram_if_cntlr/LMB_Clk"
            ]
          }
        }
      },
      "microblaze_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/bd_microblaze_0_axi_periph_0/bd_microblaze_0_axi_periph_0.xci",
        "inst_hier_path": "microblaze_0_axi_periph",
        "xci_name": "bd_microblaze_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "8"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "bd_xbar_0",
            "xci_path": "ip/bd_xbar_0/bd_xbar_0.xci",
            "inst_hier_path": "microblaze_0_axi_periph/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "8"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m06_couplers_to_m06_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m07_couplers_to_m07_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m00_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "m02_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "m02_couplers/M_AXI",
              "M02_AXI"
            ]
          },
          "m03_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "m03_couplers/M_AXI",
              "M03_AXI"
            ]
          },
          "m04_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "m04_couplers/M_AXI",
              "M04_AXI"
            ]
          },
          "m05_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "m05_couplers/M_AXI",
              "M05_AXI"
            ]
          },
          "m06_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "m06_couplers/M_AXI",
              "M06_AXI"
            ]
          },
          "m07_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "m07_couplers/M_AXI",
              "M07_AXI"
            ]
          },
          "microblaze_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "microblaze_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m05_couplers/M_ACLK",
              "m06_couplers/M_ACLK",
              "m07_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK"
            ]
          },
          "microblaze_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m05_couplers/M_ARESETN",
              "m06_couplers/M_ARESETN",
              "m07_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN"
            ]
          }
        }
      },
      "microblaze_0_axi_intc": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "xci_name": "bd_microblaze_0_axi_intc_0",
        "xci_path": "ip/bd_microblaze_0_axi_intc_0/bd_microblaze_0_axi_intc_0.xci",
        "inst_hier_path": "microblaze_0_axi_intc",
        "parameters": {
          "C_HAS_FAST": {
            "value": "1"
          }
        }
      },
      "microblaze_0_xlconcat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "bd_microblaze_0_xlconcat_0",
        "xci_path": "ip/bd_microblaze_0_xlconcat_0/bd_microblaze_0_xlconcat_0.xci",
        "inst_hier_path": "microblaze_0_xlconcat"
      },
      "mdm_1": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "xci_name": "bd_mdm_1_0",
        "xci_path": "ip/bd_mdm_1_0/bd_mdm_1_0.xci",
        "inst_hier_path": "mdm_1"
      },
      "clk_wiz_1": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "bd_clk_wiz_1_0",
        "xci_path": "ip/bd_clk_wiz_1_0/bd_clk_wiz_1_0.xci",
        "inst_hier_path": "clk_wiz_1",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "80.0"
          },
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "265.121"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "265.359"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT2_JITTER": {
            "value": "338.714"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "265.359"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "32"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT3_JITTER": {
            "value": "233.189"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "265.359"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "200"
          },
          "CLKOUT3_USED": {
            "value": "false"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFG"
          },
          "CLK_OUT1_PORT": {
            "value": "sysClk"
          },
          "CLK_OUT2_PORT": {
            "value": "clk32"
          },
          "CLK_OUT3_PORT": {
            "value": "clk200"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "32.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "8.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "8.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "25"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "1"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "5"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "PRIM_IN_FREQ": {
            "value": "125"
          },
          "PRIM_SOURCE": {
            "value": "Global_buffer"
          },
          "SECONDARY_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "USE_PHASE_ALIGNMENT": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "true"
          }
        }
      },
      "rst_clk_wiz_1_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "bd_rst_clk_wiz_1_100M_0",
        "xci_path": "ip/bd_rst_clk_wiz_1_100M_0/bd_rst_clk_wiz_1_100M_0.xci",
        "inst_hier_path": "rst_clk_wiz_1_100M"
      },
      "console": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "xci_name": "bd_axi_uartlite_0_0",
        "xci_path": "ip/bd_axi_uartlite_0_0/bd_axi_uartlite_0_0.xci",
        "inst_hier_path": "console",
        "parameters": {
          "C_BAUDRATE": {
            "value": "115200"
          }
        }
      },
      "Gnd": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "bd_xlconstant_0_0",
        "xci_path": "ip/bd_xlconstant_0_0/bd_xlconstant_0_0.xci",
        "inst_hier_path": "Gnd",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "hwicap": {
        "vlnv": "xilinx.com:ip:axi_hwicap:3.0",
        "xci_name": "bd_axi_hwicap_0_0",
        "xci_path": "ip/bd_axi_hwicap_0_0/bd_axi_hwicap_0_0.xci",
        "inst_hier_path": "hwicap"
      },
      "xadc": {
        "vlnv": "xilinx.com:ip:xadc_wiz:3.3",
        "xci_name": "bd_xadc_wiz_0_0",
        "xci_path": "ip/bd_xadc_wiz_0_0/bd_xadc_wiz_0_0.xci",
        "inst_hier_path": "xadc",
        "parameters": {
          "ADC_CONVERSION_RATE": {
            "value": "100"
          },
          "AVERAGE_ENABLE_TEMPERATURE": {
            "value": "true"
          },
          "AVERAGE_ENABLE_VBRAM": {
            "value": "true"
          },
          "AVERAGE_ENABLE_VCCAUX": {
            "value": "true"
          },
          "AVERAGE_ENABLE_VCCINT": {
            "value": "true"
          },
          "CHANNEL_ENABLE_CALIBRATION": {
            "value": "true"
          },
          "CHANNEL_ENABLE_TEMPERATURE": {
            "value": "true"
          },
          "CHANNEL_ENABLE_VBRAM": {
            "value": "true"
          },
          "CHANNEL_ENABLE_VCCAUX": {
            "value": "true"
          },
          "CHANNEL_ENABLE_VCCINT": {
            "value": "true"
          },
          "CHANNEL_ENABLE_VP_VN": {
            "value": "false"
          },
          "EXTERNAL_MUX_CHANNEL": {
            "value": "VP_VN"
          },
          "OT_ALARM": {
            "value": "false"
          },
          "SEQUENCER_MODE": {
            "value": "Continuous"
          },
          "SINGLE_CHANNEL_SELECTION": {
            "value": "TEMPERATURE"
          },
          "USER_TEMP_ALARM": {
            "value": "false"
          },
          "VCCAUX_ALARM": {
            "value": "false"
          },
          "VCCINT_ALARM": {
            "value": "false"
          },
          "XADC_STARUP_SELECTION": {
            "value": "channel_sequencer"
          }
        }
      },
      "iic_fpga": {
        "vlnv": "xilinx.com:ip:axi_iic:2.1",
        "xci_name": "bd_axi_iic_0_0",
        "xci_path": "ip/bd_axi_iic_0_0/bd_axi_iic_0_0.xci",
        "inst_hier_path": "iic_fpga",
        "parameters": {
          "C_SCL_INERTIAL_DELAY": {
            "value": "30"
          },
          "C_SDA_INERTIAL_DELAY": {
            "value": "30"
          }
        }
      },
      "generic_reg": {
        "vlnv": "ospreydcs.com:user:axi_lite_generic_reg_v3_0:1.0",
        "xci_name": "bd_axi_lite_generic_reg_0_0",
        "xci_path": "ip/bd_axi_lite_generic_reg_0_0/bd_axi_lite_generic_reg_0_0.xci",
        "inst_hier_path": "generic_reg",
        "parameters": {
          "C_S_AXI_ADDR_WIDTH": {
            "value": "8"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "bd_clk_wiz_0_0",
        "xci_path": "ip/bd_clk_wiz_0_0/bd_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "304.149"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "265.359"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "51.2"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "32.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "15.625"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "5"
          },
          "PRIM_SOURCE": {
            "value": "Global_buffer"
          },
          "USE_LOCKED": {
            "value": "true"
          }
        }
      },
      "clk_wiz_2": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "bd_clk_wiz_2_0",
        "xci_path": "ip/bd_clk_wiz_2_0/bd_clk_wiz_2_0.xci",
        "inst_hier_path": "clk_wiz_2",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "312.5"
          },
          "CLKOUT1_JITTER": {
            "value": "258.106"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "198.711"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "40.96"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "32.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "31.250"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "25.000"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "PRIM_SOURCE": {
            "value": "Global_buffer"
          },
          "USE_LOCKED": {
            "value": "true"
          }
        }
      },
      "clk_wiz_3": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "bd_clk_wiz_3_0",
        "xci_path": "ip/bd_clk_wiz_3_0/bd_clk_wiz_3_0.xci",
        "inst_hier_path": "clk_wiz_3",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "278.816"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "198.711"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "32.768"
          },
          "CLKOUT2_JITTER": {
            "value": "225.122"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "198.711"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "64"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "32.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "31.250"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "16"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "PRIM_SOURCE": {
            "value": "Global_buffer"
          },
          "USE_LOCKED": {
            "value": "true"
          }
        }
      },
      "clk_wiz_4": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "bd_clk_wiz_4_0",
        "xci_path": "ip/bd_clk_wiz_4_0/bd_clk_wiz_4_0.xci",
        "inst_hier_path": "clk_wiz_4",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "119.348"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "125"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "8.000"
          },
          "PRIM_SOURCE": {
            "value": "Global_buffer"
          },
          "USE_LOCKED": {
            "value": "false"
          }
        }
      },
      "clk_wiz_5": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "bd_clk_wiz_5_0",
        "xci_path": "ip/bd_clk_wiz_5_0/bd_clk_wiz_5_0.xci",
        "inst_hier_path": "clk_wiz_5",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "237.367"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "200"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "5.000"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "ospreyUDP": {
        "vlnv": "user.org:user:ospreyUDP:1.0",
        "xci_name": "bd_ospreyUDP_0_0",
        "xci_path": "ip/bd_ospreyUDP_0_0/bd_ospreyUDP_0_0.xci",
        "inst_hier_path": "ospreyUDP",
        "parameters": {
          "DEBUG_RX_MAC": {
            "value": "false"
          },
          "DEBUG_TX_FAST": {
            "value": "false"
          },
          "DEBUG_TX_MAC": {
            "value": "false"
          },
          "DEBUG_TX_UDP": {
            "value": "false"
          },
          "ENABLE_ICMP_ECHO": {
            "value": "false"
          },
          "RX_FIFO_DEPTH": {
            "value": "16384"
          }
        }
      },
      "marbleBootFlash": {
        "vlnv": "user.org:user:marbleBootFlash:1.0",
        "xci_name": "bd_marbleBootFlash_0_0",
        "xci_path": "ip/bd_marbleBootFlash_0_0/bd_marbleBootFlash_0_0.xci",
        "inst_hier_path": "marbleBootFlash",
        "parameters": {
          "DEBUG": {
            "value": "false"
          }
        }
      }
    },
    "interface_nets": {
      "axi_iic_0_IIC": {
        "interface_ports": [
          "i2c_fpga",
          "iic_fpga/IIC"
        ]
      },
      "axi_uartlite_0_UART": {
        "interface_ports": [
          "console",
          "console/UART"
        ]
      },
      "fastTx_0_1": {
        "interface_ports": [
          "fastTx",
          "ospreyUDP/fastTx"
        ]
      },
      "marbleBootFlash_FLASH_SPI": {
        "interface_ports": [
          "FLASH_SPI",
          "marbleBootFlash/FLASH_SPI"
        ]
      },
      "microblaze_0_axi_dp": {
        "interface_ports": [
          "microblaze_0_axi_periph/S00_AXI",
          "microblaze_0/M_AXI_DP"
        ]
      },
      "microblaze_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M01_AXI",
          "console/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M02_AXI",
          "generic_reg/s_axi"
        ]
      },
      "microblaze_0_axi_periph_M03_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M03_AXI",
          "hwicap/S_AXI_LITE"
        ]
      },
      "microblaze_0_axi_periph_M04_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M04_AXI",
          "xadc/s_axi_lite"
        ]
      },
      "microblaze_0_axi_periph_M05_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M05_AXI",
          "iic_fpga/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M06_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M06_AXI",
          "marbleBootFlash/S_AXI_LITE"
        ]
      },
      "microblaze_0_axi_periph_M07_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M07_AXI",
          "ospreyUDP/S_AXI_LITE"
        ]
      },
      "microblaze_0_debug": {
        "interface_ports": [
          "mdm_1/MBDEBUG_0",
          "microblaze_0/DEBUG"
        ]
      },
      "microblaze_0_dlmb_1": {
        "interface_ports": [
          "microblaze_0/DLMB",
          "microblaze_0_local_memory/DLMB"
        ]
      },
      "microblaze_0_ilmb_1": {
        "interface_ports": [
          "microblaze_0/ILMB",
          "microblaze_0_local_memory/ILMB"
        ]
      },
      "microblaze_0_intc_axi": {
        "interface_ports": [
          "microblaze_0_axi_periph/M00_AXI",
          "microblaze_0_axi_intc/s_axi"
        ]
      },
      "microblaze_0_interrupt": {
        "interface_ports": [
          "microblaze_0_axi_intc/interrupt",
          "microblaze_0/INTERRUPT"
        ]
      },
      "ospreyUDP_0_RGMII": {
        "interface_ports": [
          "RGMII",
          "ospreyUDP/RGMII"
        ]
      }
    },
    "nets": {
      "GPIO_IN_0_1": {
        "ports": [
          "GPIO_IN",
          "generic_reg/GPIO_IN"
        ]
      },
      "Gnd_dout": {
        "ports": [
          "Gnd/dout",
          "microblaze_0_xlconcat/In0",
          "microblaze_0_xlconcat/In1"
        ]
      },
      "axi_lite_generic_reg_0_GPIO_OUT": {
        "ports": [
          "generic_reg/GPIO_OUT",
          "GPIO_OUT"
        ]
      },
      "axi_lite_generic_reg_0_GPIO_STROBES": {
        "ports": [
          "generic_reg/GPIO_STROBES",
          "GPIO_STROBES"
        ]
      },
      "clk_in1_0_1": {
        "ports": [
          "CLK20_VCXO",
          "clk_wiz_5/clk_in1"
        ]
      },
      "clk_in1_0_2": {
        "ports": [
          "refClk125",
          "clk_wiz_1/clk_in1",
          "clk_wiz_4/clk_in1",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "clk51p2"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "clk51p2locked"
        ]
      },
      "clk_wiz_1_clk32": {
        "ports": [
          "clk_wiz_1/clk32",
          "clk_wiz_2/clk_in1",
          "clk_wiz_3/clk_in1",
          "clk32"
        ]
      },
      "clk_wiz_1_locked": {
        "ports": [
          "clk_wiz_1/locked",
          "rst_clk_wiz_1_100M/dcm_locked"
        ]
      },
      "clk_wiz_2_clk_out1": {
        "ports": [
          "clk_wiz_2/clk_out1",
          "clk40p96"
        ]
      },
      "clk_wiz_2_locked": {
        "ports": [
          "clk_wiz_2/locked",
          "clk40p96locked"
        ]
      },
      "clk_wiz_3_clk_out1": {
        "ports": [
          "clk_wiz_3/clk_out1",
          "clk32p768"
        ]
      },
      "clk_wiz_3_clk_out2": {
        "ports": [
          "clk_wiz_3/clk_out2",
          "clk64"
        ]
      },
      "clk_wiz_3_locked": {
        "ports": [
          "clk_wiz_3/locked",
          "clk64locked"
        ]
      },
      "clk_wiz_4_clk_out1": {
        "ports": [
          "clk_wiz_4/clk_out1",
          "clk125",
          "ospreyUDP/clk125"
        ]
      },
      "clk_wiz_5_clk_out1": {
        "ports": [
          "clk_wiz_5/clk_out1",
          "fixedClk200"
        ]
      },
      "eos_in_0_1": {
        "ports": [
          "startupEOS",
          "hwicap/eos_in"
        ]
      },
      "iic_fpga_gpo": {
        "ports": [
          "iic_fpga/gpo",
          "i2c_fpga_gpo"
        ]
      },
      "mdm_1_debug_sys_rst": {
        "ports": [
          "mdm_1/Debug_SYS_Rst",
          "rst_clk_wiz_1_100M/mb_debug_sys_rst",
          "clk_wiz_1/reset",
          "clk_wiz_0/reset",
          "clk_wiz_2/reset",
          "clk_wiz_3/reset",
          "clk_wiz_4/reset"
        ]
      },
      "microblaze_0_Clk": {
        "ports": [
          "clk_wiz_1/sysClk",
          "microblaze_0/Clk",
          "microblaze_0_axi_periph/ACLK",
          "microblaze_0_axi_periph/S00_ACLK",
          "microblaze_0_axi_periph/M00_ACLK",
          "microblaze_0_axi_intc/s_axi_aclk",
          "microblaze_0_axi_intc/processor_clk",
          "microblaze_0_local_memory/LMB_Clk",
          "rst_clk_wiz_1_100M/slowest_sync_clk",
          "console/s_axi_aclk",
          "microblaze_0_axi_periph/M01_ACLK",
          "sysClk",
          "microblaze_0_axi_periph/M02_ACLK",
          "hwicap/s_axi_aclk",
          "microblaze_0_axi_periph/M03_ACLK",
          "xadc/s_axi_aclk",
          "microblaze_0_axi_periph/M04_ACLK",
          "hwicap/icap_clk",
          "iic_fpga/s_axi_aclk",
          "microblaze_0_axi_periph/M05_ACLK",
          "microblaze_0_axi_periph/M06_ACLK",
          "microblaze_0_axi_periph/M07_ACLK",
          "generic_reg/s_axi_aclk",
          "ospreyUDP/s_axi_lite_aclk",
          "marbleBootFlash/s_axi_aclk"
        ]
      },
      "microblaze_0_intr": {
        "ports": [
          "microblaze_0_xlconcat/dout",
          "microblaze_0_axi_intc/intr"
        ]
      },
      "ospreyUDP_0_phy_reset_n": {
        "ports": [
          "ospreyUDP/phy_reset_n",
          "phy_reset_n"
        ]
      },
      "reset_rtl_0_1": {
        "ports": [
          "ext_reset_n",
          "rst_clk_wiz_1_100M/ext_reset_in"
        ]
      },
      "rst_clk_wiz_1_100M_bus_struct_reset": {
        "ports": [
          "rst_clk_wiz_1_100M/bus_struct_reset",
          "microblaze_0_local_memory/SYS_Rst"
        ]
      },
      "rst_clk_wiz_1_100M_mb_reset": {
        "ports": [
          "rst_clk_wiz_1_100M/mb_reset",
          "microblaze_0/Reset",
          "microblaze_0_axi_intc/processor_rst"
        ]
      },
      "rst_clk_wiz_1_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_1_100M/peripheral_aresetn",
          "microblaze_0_axi_periph/ARESETN",
          "microblaze_0_axi_periph/S00_ARESETN",
          "microblaze_0_axi_periph/M00_ARESETN",
          "microblaze_0_axi_intc/s_axi_aresetn",
          "console/s_axi_aresetn",
          "microblaze_0_axi_periph/M01_ARESETN",
          "microblaze_0_axi_periph/M02_ARESETN",
          "hwicap/s_axi_aresetn",
          "microblaze_0_axi_periph/M03_ARESETN",
          "xadc/s_axi_aresetn",
          "microblaze_0_axi_periph/M04_ARESETN",
          "iic_fpga/s_axi_aresetn",
          "microblaze_0_axi_periph/M05_ARESETN",
          "microblaze_0_axi_periph/M06_ARESETN",
          "microblaze_0_axi_periph/M07_ARESETN",
          "generic_reg/s_axi_aresetn",
          "ospreyUDP/s_axi_lite_aresetn",
          "marbleBootFlash/s_axi_aresetn"
        ]
      },
      "rst_clk_wiz_1_100M_peripheral_reset": {
        "ports": [
          "rst_clk_wiz_1_100M/peripheral_reset",
          "sysReset"
        ]
      }
    },
    "addressing": {
      "/microblaze_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_hwicap_0_Reg": {
                "address_block": "/hwicap/S_AXI_LITE/Reg",
                "offset": "0x40200000",
                "range": "64K"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/iic_fpga/S_AXI/Reg",
                "offset": "0x40800000",
                "range": "64K"
              },
              "SEG_axi_lite_generic_reg_0_reg0": {
                "address_block": "/generic_reg/s_axi/reg0",
                "offset": "0x44A00000",
                "range": "64K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/console/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "128K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_marbleBootFlash_0_S_AXI_LITE_reg": {
                "address_block": "/marbleBootFlash/S_AXI_LITE/S_AXI_LITE_reg",
                "offset": "0x44A20000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_LITE_BASEADDR",
                "offset_high_param": "C_S_AXI_LITE_HIGHADDR"
              },
              "SEG_microblaze_0_axi_intc_Reg": {
                "address_block": "/microblaze_0_axi_intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_ospreyUDP_0_S_AXI_LITE_reg": {
                "address_block": "/ospreyUDP/S_AXI_LITE/S_AXI_LITE_reg",
                "offset": "0x44A30000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_LITE_BASEADDR",
                "offset_high_param": "C_S_AXI_LITE_HIGHADDR"
              },
              "SEG_xadc_wiz_0_Reg": {
                "address_block": "/xadc/s_axi_lite/Reg",
                "offset": "0x44A10000",
                "range": "64K"
              }
            }
          },
          "Instruction": {
            "segments": {
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "128K",
                "offset_high_param": "C_HIGHADDR"
              }
            }
          }
        }
      }
    }
  }
}