#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Dec  6 21:10:38 2022
# Process ID: 39644
# Current directory: D:/FHH/study/bachelor/数字电路/prj/project/project_3_FSM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent46440 D:\FHH\study\bachelor\数字电路\prj\project\project_3_FSM\project_3_FSM.xpr
# Log file: D:/FHH/study/bachelor/数字电路/prj/project/project_3_FSM/vivado.log
# Journal file: D:/FHH/study/bachelor/数字电路/prj/project/project_3_FSM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FHH/study/bachelor/数字电路/prj/project/project_3_FSM/project_3_FSM.xpr
INFO: [Project 1-313] Project file moved from 'D:/FHH/大学/个人/数字电路/prj/project/project_3_FSM' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/XILINX/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FHH/study/bachelor/数字电路/prj/project/project_3_FSM/project_3_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_FSM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FHH/study/bachelor/数字电路/prj/project/project_3_FSM/project_3_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_FSM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/study/bachelor/数字电路/prj/project/project_3_FSM/project_3_FSM.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/study/bachelor/数字电路/prj/project/project_3_FSM/project_3_FSM.srcs/sim_1/new/test_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/study/bachelor/数字电路/prj/project/project_3_FSM/project_3_FSM.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FHH/study/bachelor/数字电路/prj/project/project_3_FSM/project_3_FSM.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/XILINX/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto aaf3314d5dd74064ba3457fbc7f38c63 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_FSM_behav xil_defaultlib.test_FSM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.test_FSM
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_FSM_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/FHH/study/bachelor/数字电路/prj/project/project_3_FSM/project_3_FSM.sim/sim_1/behav/xsim/xsim.dir/test_FSM_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Dec  6 21:55:13 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 919.910 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FHH/study/bachelor/数字电路/prj/project/project_3_FSM/project_3_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_FSM_behav -key {Behavioral:sim_1:Functional:test_FSM} -tclbatch {test_FSM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_FSM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_FSM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 929.328 ; gain = 9.418
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project project_3_addition D:/FHH/study/bachelor/prj/project/project_3_addition -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/XILINX/Vivado/2017.4/data/ip'.
file mkdir D:/FHH/study/bachelor/prj/project/project_3_addition/project_3_addition.srcs/sources_1/new
close [ open D:/FHH/study/bachelor/prj/project/project_3_addition/project_3_addition.srcs/sources_1/new/FSM_addition.v w ]
add_files D:/FHH/study/bachelor/prj/project/project_3_addition/project_3_addition.srcs/sources_1/new/FSM_addition.v
update_compile_order -fileset sources_1
file mkdir D:/FHH/study/bachelor/prj/project/project_3_addition/project_3_addition.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/FHH/study/bachelor/prj/project/project_3_addition/project_3_addition.srcs/sim_1/new/test_FSM_addition.v w ]
add_files -fileset sim_1 D:/FHH/study/bachelor/prj/project/project_3_addition/project_3_addition.srcs/sim_1/new/test_FSM_addition.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FHH/study/bachelor/prj/project/project_3_addition/project_3_addition.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_FSM_addition' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FHH/study/bachelor/prj/project/project_3_addition/project_3_addition.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_FSM_addition_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/study/bachelor/prj/project/project_3_addition/project_3_addition.srcs/sim_1/new/test_FSM_addition.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_FSM_addition
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/study/bachelor/prj/project/project_3_addition/project_3_addition.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FHH/study/bachelor/prj/project/project_3_addition/project_3_addition.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/XILINX/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 679351fa36c348d4ae04115a1e112d1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_FSM_addition_behav xil_defaultlib.test_FSM_addition xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <FSM> not found while processing module instance <instance_FSM> [D:/FHH/study/bachelor/prj/project/project_3_addition/project_3_addition.srcs/sim_1/new/test_FSM_addition.v:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/FHH/study/bachelor/prj/project/project_3_addition/project_3_addition.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/FHH/study/bachelor/prj/project/project_3_addition/project_3_addition.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FHH/study/bachelor/prj/project/project_3_addition/project_3_addition.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_FSM_addition' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FHH/study/bachelor/prj/project/project_3_addition/project_3_addition.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_FSM_addition_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FHH/study/bachelor/prj/project/project_3_addition/project_3_addition.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/XILINX/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 679351fa36c348d4ae04115a1e112d1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_FSM_addition_behav xil_defaultlib.test_FSM_addition xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <FSM> not found while processing module instance <instance_FSM> [D:/FHH/study/bachelor/prj/project/project_3_addition/project_3_addition.srcs/sim_1/new/test_FSM_addition.v:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/FHH/study/bachelor/prj/project/project_3_addition/project_3_addition.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/FHH/study/bachelor/prj/project/project_3_addition/project_3_addition.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FHH/study/bachelor/prj/project/project_3_addition/project_3_addition.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_FSM_addition' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FHH/study/bachelor/prj/project/project_3_addition/project_3_addition.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_FSM_addition_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/study/bachelor/prj/project/project_3_addition/project_3_addition.srcs/sources_1/new/FSM_addition.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_addition
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/study/bachelor/prj/project/project_3_addition/project_3_addition.srcs/sim_1/new/test_FSM_addition.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_FSM_addition
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FHH/study/bachelor/prj/project/project_3_addition/project_3_addition.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/XILINX/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 679351fa36c348d4ae04115a1e112d1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_FSM_addition_behav xil_defaultlib.test_FSM_addition xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM_addition
Compiling module xil_defaultlib.test_FSM_addition
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_FSM_addition_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/FHH/study/bachelor/prj/project/project_3_addition/project_3_addition.sim/sim_1/behav/xsim/xsim.dir/test_FSM_addition_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec  7 19:45:50 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 997.926 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FHH/study/bachelor/prj/project/project_3_addition/project_3_addition.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_FSM_addition_behav -key {Behavioral:sim_1:Functional:test_FSM_addition} -tclbatch {test_FSM_addition.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_FSM_addition.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_FSM_addition_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 997.926 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec  7 19:47:47 2022...
