--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml MyULAInterface.twx MyULAInterface.ncd -o MyULAInterface.twr
MyULAInterface.pcf

Design file:              MyULAInterface.ncd
Physical constraint file: MyULAInterface.pcf
Device,package,speed:     xc3s700an,fgg484,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock botaoEntrada
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
entradaUla<0>|    1.257(R)|    0.827(R)|botaoEntrada_IBUF |   0.000|
entradaUla<1>|    0.704(R)|    0.784(R)|botaoEntrada_IBUF |   0.000|
entradaUla<2>|    1.290(R)|    0.856(R)|botaoEntrada_IBUF |   0.000|
entradaUla<3>|    0.145(R)|    0.881(R)|botaoEntrada_IBUF |   0.000|
-------------+------------+------------+------------------+--------+

Clock botaoEntrada to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
ledSelecao<0>|    7.980(R)|botaoEntrada_IBUF |   0.000|
ledSelecao<1>|    7.341(R)|botaoEntrada_IBUF |   0.000|
ledSelecao<2>|    7.888(R)|botaoEntrada_IBUF |   0.000|
ledSelecao<3>|    7.253(R)|botaoEntrada_IBUF |   0.000|
led_Show<0>  |   12.528(R)|botaoEntrada_IBUF |   0.000|
led_Show<1>  |   13.660(R)|botaoEntrada_IBUF |   0.000|
led_Show<2>  |   13.838(R)|botaoEntrada_IBUF |   0.000|
led_Show<3>  |   15.092(R)|botaoEntrada_IBUF |   0.000|
-------------+------------+------------------+--------+

Clock clk_50Mhz to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
led_Show<0> |   15.512(R)|clk_50Mhz_BUFGP   |   0.000|
led_Show<1> |   15.122(R)|clk_50Mhz_BUFGP   |   0.000|
led_Show<2> |   14.839(R)|clk_50Mhz_BUFGP   |   0.000|
led_Show<3> |   15.336(R)|clk_50Mhz_BUFGP   |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock botaoEntrada
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
botaoEntrada   |    2.843|         |         |         |
clk_50Mhz      |    7.309|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_50Mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50Mhz      |    8.704|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
entradaUla<0>  |led_Show<0>    |    7.533|
entradaUla<1>  |led_Show<1>    |    7.904|
entradaUla<2>  |led_Show<2>    |    8.404|
entradaUla<3>  |led_Show<3>    |    7.312|
---------------+---------------+---------+


Analysis completed Sat May  4 14:38:10 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 380 MB



