{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733418653481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733418653482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  5 14:10:53 2024 " "Processing started: Thu Dec  5 14:10:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733418653482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733418653482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memory -c memory --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off memory -c memory --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733418653482 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1733418653586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_tb " "Found entity 1: memory_tb" {  } { { "memory_tb.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/memory/memory_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733418653636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733418653636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file lut_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 lut_rom " "Found entity 1: lut_rom" {  } { { "lut_rom.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/memory/lut_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733418653637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733418653637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/memory/memory.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733418653637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733418653637 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memory " "Elaborating entity \"memory\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733418653681 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 memory.v(13) " "Net \"rom.data_a\" at memory.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "memory.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/memory/memory.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1733418653682 "|memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 memory.v(13) " "Net \"rom.waddr_a\" at memory.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "memory.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/memory/memory.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1733418653682 "|memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 memory.v(13) " "Net \"rom.we_a\" at memory.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "memory.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/memory/memory.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1733418653682 "|memory"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "383 " "Peak virtual memory: 383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733418653705 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  5 14:10:53 2024 " "Processing ended: Thu Dec  5 14:10:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733418653705 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733418653705 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733418653705 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733418653705 ""}
