{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79968,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79989,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000318851,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000228195,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 6.9086e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000228195,
	"finish__design__instance__count__class:buffer": 48,
	"finish__design__instance__area__class:buffer": 376.611,
	"finish__design__instance__count__class:clock_buffer": 20,
	"finish__design__instance__area__class:clock_buffer": 479.21,
	"finish__design__instance__count__class:timing_repair_buffer": 37,
	"finish__design__instance__area__class:timing_repair_buffer": 183.926,
	"finish__design__instance__count__class:clock_inverter": 12,
	"finish__design__instance__area__class:clock_inverter": 83.8304,
	"finish__design__instance__count__class:sequential_cell": 144,
	"finish__design__instance__area__class:sequential_cell": 4163.99,
	"finish__design__instance__count__class:multi_input_combinational_cell": 296,
	"finish__design__instance__area__class:multi_input_combinational_cell": 4190.27,
	"finish__design__instance__count": 557,
	"finish__design__instance__area": 9477.84,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 3.52373,
	"finish__clock__skew__setup": 0.00600256,
	"finish__clock__skew__hold": 0.00600256,
	"finish__timing__drv__max_slew_limit": 0.712312,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.963676,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00223555,
	"finish__power__switching__total": 0.000741761,
	"finish__power__leakage__total": 3.34866e-09,
	"finish__power__total": 0.00297731,
	"finish__design__io": 43,
	"finish__design__die__area": 14979.3,
	"finish__design__core__area": 13988.4,
	"finish__design__instance__count": 737,
	"finish__design__instance__area": 9703.06,
	"finish__design__instance__count__stdcell": 737,
	"finish__design__instance__area__stdcell": 9703.06,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.693649,
	"finish__design__instance__utilization__stdcell": 0.693649,
	"finish__design__rows": 43,
	"finish__design__rows:unithd": 43,
	"finish__design__sites": 11180,
	"finish__design__sites:unithd": 11180,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}