

================================================================
== Vitis HLS Report for 'cyclic_prefix_removal_Pipeline_VITIS_LOOP_9_1'
================================================================
* Date:           Fri May 26 18:16:39 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_38
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.463 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8802|     8802|  88.020 us|  88.020 us|  8802|  8802|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_9_1  |     8800|     8800|         1|          1|          1|  8800|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     33|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      16|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      16|     69|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln9_fu_96_p2                  |         +|   0|  0|  17|          14|           1|
    |ap_condition_120                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln9_fu_90_p2                 |      icmp|   0|  0|  12|          14|          14|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  33|          30|          17|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_done_int             |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1    |   9|          2|   14|         28|
    |i_fu_46                 |   9|          2|   14|         28|
    |in_samples_TDATA_blk_n  |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  36|          8|   30|         60|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |i_fu_46      |  14|   0|   14|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  16|   0|   16|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+-------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  cyclic_prefix_removal_Pipeline_VITIS_LOOP_9_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  cyclic_prefix_removal_Pipeline_VITIS_LOOP_9_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  cyclic_prefix_removal_Pipeline_VITIS_LOOP_9_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  cyclic_prefix_removal_Pipeline_VITIS_LOOP_9_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  cyclic_prefix_removal_Pipeline_VITIS_LOOP_9_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  cyclic_prefix_removal_Pipeline_VITIS_LOOP_9_1|  return value|
|in_samples_TVALID  |   in|    1|        axis|                                     in_samples|       pointer|
|in_samples_TDATA   |   in|   64|        axis|                                     in_samples|       pointer|
|in_samples_TREADY  |  out|    1|        axis|                                     in_samples|       pointer|
|arr_real_address0  |  out|   14|   ap_memory|                                       arr_real|         array|
|arr_real_ce0       |  out|    1|   ap_memory|                                       arr_real|         array|
|arr_real_we0       |  out|    1|   ap_memory|                                       arr_real|         array|
|arr_real_d0        |  out|   32|   ap_memory|                                       arr_real|         array|
|arr_imag_address0  |  out|   14|   ap_memory|                                       arr_imag|         array|
|arr_imag_ce0       |  out|    1|   ap_memory|                                       arr_imag|         array|
|arr_imag_we0       |  out|    1|   ap_memory|                                       arr_imag|         array|
|arr_imag_d0        |  out|   32|   ap_memory|                                       arr_imag|         array|
+-------------------+-----+-----+------------+-----------------------------------------------+--------------+

