<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p560" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_560{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_560{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_560{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_560{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t5_560{left:69px;bottom:1066px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t6_560{left:69px;bottom:1045px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t7_560{left:69px;bottom:986px;letter-spacing:0.12px;}
#t8_560{left:151px;bottom:986px;letter-spacing:0.15px;word-spacing:0.01px;}
#t9_560{left:69px;bottom:965px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#ta_560{left:69px;bottom:949px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tb_560{left:69px;bottom:932px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_560{left:69px;bottom:915px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#td_560{left:69px;bottom:793px;letter-spacing:-0.11px;}
#te_560{left:69px;bottom:185px;letter-spacing:0.15px;}
#tf_560{left:150px;bottom:185px;letter-spacing:0.21px;word-spacing:-0.04px;}
#tg_560{left:69px;bottom:163px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_560{left:69px;bottom:147px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_560{left:69px;bottom:130px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_560{left:69px;bottom:113px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tk_560{left:313px;bottom:878px;letter-spacing:0.11px;word-spacing:0.03px;}
#tl_560{left:399px;bottom:878px;letter-spacing:0.12px;word-spacing:0.03px;}
#tm_560{left:103px;bottom:855px;letter-spacing:-0.13px;word-spacing:0.06px;}
#tn_560{left:508px;bottom:855px;letter-spacing:-0.12px;}
#to_560{left:76px;bottom:831px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tp_560{left:238px;bottom:831px;letter-spacing:-0.13px;}
#tq_560{left:296px;bottom:753px;letter-spacing:0.1px;word-spacing:0.03px;}
#tr_560{left:381px;bottom:753px;letter-spacing:0.12px;}
#ts_560{left:111px;bottom:690px;letter-spacing:-0.12px;}
#tt_560{left:240.4px;bottom:687.6px;letter-spacing:-0.14px;}
#tu_560{left:279.7px;bottom:661.5px;letter-spacing:-0.14px;}
#tv_560{left:312.9px;bottom:657.3px;letter-spacing:-0.12px;word-spacing:-0.77px;}
#tw_560{left:329.8px;bottom:660.4px;letter-spacing:-0.13px;}
#tx_560{left:357.8px;bottom:682.4px;letter-spacing:-0.1px;}
#ty_560{left:548px;bottom:690px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tz_560{left:78px;bottom:626px;letter-spacing:-0.12px;}
#t10_560{left:217px;bottom:626px;}
#t11_560{left:254px;bottom:626px;}
#t12_560{left:296px;bottom:626px;}
#t13_560{left:335px;bottom:626px;}
#t14_560{left:371px;bottom:626px;letter-spacing:-0.11px;}
#t15_560{left:217px;bottom:602px;}
#t16_560{left:254px;bottom:602px;}
#t17_560{left:371px;bottom:602px;letter-spacing:-0.1px;}
#t18_560{left:217px;bottom:577px;}
#t19_560{left:254px;bottom:577px;}
#t1a_560{left:296px;bottom:577px;}
#t1b_560{left:335px;bottom:577px;}
#t1c_560{left:371px;bottom:577px;letter-spacing:-0.1px;}
#t1d_560{left:217px;bottom:553px;}
#t1e_560{left:254px;bottom:553px;}
#t1f_560{left:296px;bottom:553px;}
#t1g_560{left:335px;bottom:553px;}
#t1h_560{left:371px;bottom:553px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1i_560{left:296px;bottom:529px;}
#t1j_560{left:335px;bottom:529px;}
#t1k_560{left:371px;bottom:529px;letter-spacing:-0.11px;}
#t1l_560{left:78px;bottom:504px;letter-spacing:-0.12px;}
#t1m_560{left:217px;bottom:504px;}
#t1n_560{left:254px;bottom:504px;}
#t1o_560{left:296px;bottom:504px;}
#t1p_560{left:371px;bottom:504px;letter-spacing:-0.11px;}
#t1q_560{left:335px;bottom:480px;}
#t1r_560{left:371px;bottom:480px;letter-spacing:-0.12px;}
#t1s_560{left:78px;bottom:455px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1t_560{left:78px;bottom:438px;letter-spacing:-0.15px;}
#t1u_560{left:296px;bottom:455px;}
#t1v_560{left:371px;bottom:455px;letter-spacing:-0.11px;}
#t1w_560{left:371px;bottom:438px;letter-spacing:-0.1px;}
#t1x_560{left:371px;bottom:422px;letter-spacing:-0.11px;}
#t1y_560{left:371px;bottom:405px;letter-spacing:-0.12px;}
#t1z_560{left:335px;bottom:380px;}
#t20_560{left:371px;bottom:380px;letter-spacing:-0.11px;}
#t21_560{left:217px;bottom:356px;}
#t22_560{left:254px;bottom:356px;}
#t23_560{left:371px;bottom:356px;letter-spacing:-0.11px;}
#t24_560{left:371px;bottom:339px;letter-spacing:-0.13px;}
#t25_560{left:78px;bottom:315px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t26_560{left:78px;bottom:298px;letter-spacing:-0.14px;}
#t27_560{left:254px;bottom:315px;}
#t28_560{left:296px;bottom:315px;}
#t29_560{left:335px;bottom:315px;}
#t2a_560{left:371px;bottom:315px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t2b_560{left:78px;bottom:273px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2c_560{left:78px;bottom:257px;letter-spacing:-0.15px;}
#t2d_560{left:254px;bottom:273px;}
#t2e_560{left:296px;bottom:273px;}
#t2f_560{left:335px;bottom:273px;}
#t2g_560{left:371px;bottom:273px;letter-spacing:-0.11px;}
#t2h_560{left:371px;bottom:257px;letter-spacing:-0.11px;}

.s1_560{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_560{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_560{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_560{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_560{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_560{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_560{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_560{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.t.m0_560{transform:matrix(0,-1,1,0,0,0);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts560" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg560Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg560" style="-webkit-user-select: none;"><object width="935" height="1210" data="560/560.svg" type="image/svg+xml" id="pdf560" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_560" class="t s1_560">2-36 </span><span id="t2_560" class="t s1_560">Vol. 2A </span>
<span id="t3_560" class="t s2_560">INSTRUCTION FORMAT </span>
<span id="t4_560" class="t s3_560">Any VEX-encoded GPR instruction with a 66H, F2H, or F3H prefix preceding VEX will #UD. </span>
<span id="t5_560" class="t s3_560">Any VEX-encoded GPR instruction with a REX prefix proceeding VEX will #UD. </span>
<span id="t6_560" class="t s3_560">VEX-encoded GPR instructions are not supported in real and virtual 8086 modes. </span>
<span id="t7_560" class="t s4_560">2.6.1 </span><span id="t8_560" class="t s4_560">Exceptions Type 13 (VEX-Encoded GPR Instructions) </span>
<span id="t9_560" class="t s3_560">The exception conditions applicable to VEX-encoded GPR instruction differs from those of legacy GPR instructions. </span>
<span id="ta_560" class="t s3_560">Table 2-28 lists VEX-encoded GPR instructions. The exception conditions for VEX-encoded GRP instructions are </span>
<span id="tb_560" class="t s3_560">found in Table 2-29 for those instructions which have a default operand size of 32 bits and 16-bit operand size is </span>
<span id="tc_560" class="t s3_560">not encodable. </span>
<span id="td_560" class="t s5_560">(*) - Additional exception restrictions are present - see the Instruction description for details. </span>
<span id="te_560" class="t s6_560">2.7 </span><span id="tf_560" class="t s6_560">INTEL® AVX-512 ENCODING </span>
<span id="tg_560" class="t s3_560">The majority of the Intel AVX-512 family of instructions (operating on 512/256/128-bit vector register operands) </span>
<span id="th_560" class="t s3_560">are encoded using a new prefix (called EVEX). Opmask instructions (operating on opmask register operands) are </span>
<span id="ti_560" class="t s3_560">encoded using the VEX prefix. The EVEX prefix has some parts resembling the instruction encoding scheme using </span>
<span id="tj_560" class="t s3_560">the VEX prefix, and many other capabilities not available with the VEX prefix. </span>
<span id="tk_560" class="t s7_560">Table 2-28. </span><span id="tl_560" class="t s7_560">VEX-Encoded GPR Instructions </span>
<span id="tm_560" class="t s8_560">Exception Class </span><span id="tn_560" class="t s8_560">Instruction </span>
<span id="to_560" class="t s5_560">Type 13 </span><span id="tp_560" class="t s5_560">ANDN, BEXTR, BLSI, BLSMSK, BLSR, BZHI, MULX, PDEP, PEXT, RORX, SARX, SHLX, SHRX </span>
<span id="tq_560" class="t s7_560">Table 2-29. </span><span id="tr_560" class="t s7_560">Type 13 Class Exception Conditions </span>
<span id="ts_560" class="t s8_560">Exception </span>
<span id="tt_560" class="t m0_560 s8_560">Real </span>
<span id="tu_560" class="t m0_560 s8_560">Virtual-8086 </span>
<span id="tv_560" class="t m0_560 s8_560">Protected and </span>
<span id="tw_560" class="t m0_560 s8_560">Compatibility </span>
<span id="tx_560" class="t m0_560 s8_560">64-bit </span>
<span id="ty_560" class="t s8_560">Cause of Exception </span>
<span id="tz_560" class="t s5_560">Invalid Opcode, #UD </span><span id="t10_560" class="t s5_560">X </span><span id="t11_560" class="t s5_560">X </span><span id="t12_560" class="t s5_560">X </span><span id="t13_560" class="t s5_560">X </span><span id="t14_560" class="t s5_560">If BMI1/BMI2 CPUID feature flag is ‘0’. </span>
<span id="t15_560" class="t s5_560">X </span><span id="t16_560" class="t s5_560">X </span><span id="t17_560" class="t s5_560">If a VEX prefix is present. </span>
<span id="t18_560" class="t s5_560">X </span><span id="t19_560" class="t s5_560">X </span><span id="t1a_560" class="t s5_560">X </span><span id="t1b_560" class="t s5_560">X </span><span id="t1c_560" class="t s5_560">If VEX.L = 1. </span>
<span id="t1d_560" class="t s5_560">X </span><span id="t1e_560" class="t s5_560">X </span><span id="t1f_560" class="t s5_560">X </span><span id="t1g_560" class="t s5_560">X </span><span id="t1h_560" class="t s5_560">If preceded by a LOCK prefix (F0H). </span>
<span id="t1i_560" class="t s5_560">X </span><span id="t1j_560" class="t s5_560">X </span><span id="t1k_560" class="t s5_560">If any REX, F2, F3, or 66 prefixes precede a VEX prefix. </span>
<span id="t1l_560" class="t s5_560">Stack, #SS(0) </span><span id="t1m_560" class="t s5_560">X </span><span id="t1n_560" class="t s5_560">X </span><span id="t1o_560" class="t s5_560">X </span><span id="t1p_560" class="t s5_560">For an illegal address in the SS segment. </span>
<span id="t1q_560" class="t s5_560">X </span><span id="t1r_560" class="t s5_560">If a memory address referencing the SS segment is in a non-canonical form. </span>
<span id="t1s_560" class="t s5_560">General Protection, </span>
<span id="t1t_560" class="t s5_560">#GP(0) </span>
<span id="t1u_560" class="t s5_560">X </span><span id="t1v_560" class="t s5_560">For an illegal memory operand effective address in the CS, DS, ES, FS or GS seg- </span>
<span id="t1w_560" class="t s5_560">ments. </span>
<span id="t1x_560" class="t s5_560">If the DS, ES, FS, or GS register is used to access memory and it contains a null </span>
<span id="t1y_560" class="t s5_560">segment selector. </span>
<span id="t1z_560" class="t s5_560">X </span><span id="t20_560" class="t s5_560">If the memory address is in a non-canonical form. </span>
<span id="t21_560" class="t s5_560">X </span><span id="t22_560" class="t s5_560">X </span><span id="t23_560" class="t s5_560">If any part of the operand lies outside the effective address space from 0 to </span>
<span id="t24_560" class="t s5_560">FFFFH. </span>
<span id="t25_560" class="t s5_560">Page Fault #PF(fault- </span>
<span id="t26_560" class="t s5_560">code) </span>
<span id="t27_560" class="t s5_560">X </span><span id="t28_560" class="t s5_560">X </span><span id="t29_560" class="t s5_560">X </span><span id="t2a_560" class="t s5_560">For a page fault. </span>
<span id="t2b_560" class="t s5_560">Alignment Check </span>
<span id="t2c_560" class="t s5_560">#AC(0) </span>
<span id="t2d_560" class="t s5_560">X </span><span id="t2e_560" class="t s5_560">X </span><span id="t2f_560" class="t s5_560">X </span><span id="t2g_560" class="t s5_560">For 2, 4, or 8 byte memory access if alignment checking is enabled and an </span>
<span id="t2h_560" class="t s5_560">unaligned memory access is made while the current privilege level is 3. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
