// Seed: 884057773
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output supply0 id_3;
  output wire id_2;
  inout wire id_1;
  assign #(id_4, 1'b0 == id_4) id_3 = -1;
  wire id_7;
  assign module_1.id_5 = 0;
  wire id_8;
endmodule
module module_1 #(
    parameter id_12 = 32'd87,
    parameter id_7  = 32'd2
) (
    output logic id_0,
    output wand id_1,
    output wire id_2,
    input supply0 id_3,
    input tri1 id_4,
    output uwire id_5,
    input tri0 id_6
    , id_9,
    input uwire _id_7
);
  wire [id_7  ==  id_7 : id_7] id_10;
  wire id_11;
  ;
  logic _id_12[id_7 : 1];
  ;
  final $unsigned(22);
  ;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_9,
      id_9,
      id_11
  );
  wire id_13;
  always @(-1 or posedge 1) id_0 = id_6;
  wire id_14;
  always @(*) if (1) disable id_15;
  logic [1  ==  id_12 : -1] id_16;
  ;
  assign #1 id_15 = id_14;
  wire id_17;
endmodule
