/* Copyright 2019-2022 SiFive, Inc */
/* SPDX-License-Identifier: Apache-2.0 */
/* ----------------------------------- */
/* ----------------------------------- */

#ifndef METAL_PLATFORM_H
#define METAL_PLATFORM_H

/* Assembler is not able to cope with unsigned integer syntax */
#if defined(__ASSEMBLER__)
#define U__(_x_) _x_
#define UL__(_x_) _x_
#else
#define U__(_x_) _x_##U
#define UL__(_x_) _x_##UL
#endif

/* From subsystem_pbus_clock */
#define METAL_FIXED_CLOCK__SUBSYSTEM_PBUS_CLOCK_CLOCK_FREQUENCY UL__(10000000)

/* From subsystem_private_pbus_clock */
#define METAL_FIXED_CLOCK__SUBSYSTEM_PRIVATE_PBUS_CLOCK_CLOCK_FREQUENCY UL__(10000000)

#define METAL_FIXED_CLOCK

/* From testram@20000000 */
#define METAL_SIFIVE_TESTRAM0
#define METAL_SIFIVE_TESTRAM0_20000000_BASE_ADDRESS UL__(536870912)
#define METAL_SIFIVE_TESTRAM0_0_BASE_ADDRESS UL__(536870912)
#define METAL_SIFIVE_TESTRAM0_20000000_SIZE UL__(536870911)
#define METAL_SIFIVE_TESTRAM0_0_SIZE UL__(536870911)

/* From testram@40000000 */
#define METAL_SIFIVE_TESTRAM0
#define METAL_SIFIVE_TESTRAM0_40000000_BASE_ADDRESS UL__(1073741824)
#define METAL_SIFIVE_TESTRAM0_1_BASE_ADDRESS UL__(1073741824)
#define METAL_SIFIVE_TESTRAM0_40000000_SIZE UL__(536870911)
#define METAL_SIFIVE_TESTRAM0_1_SIZE UL__(536870911)

/* From memory@80000000 */
#define METAL_SIFIVE_ACE4_COH_PORT
#define METAL_SIFIVE_ACE4_COH_PORT_80000000_BASE_ADDRESS UL__(2147483648)
#define METAL_SIFIVE_ACE4_COH_PORT_0_BASE_ADDRESS UL__(2147483648)
#define METAL_SIFIVE_ACE4_COH_PORT_80000000_SIZE UL__(68719476736)
#define METAL_SIFIVE_ACE4_COH_PORT_0_SIZE UL__(68719476736)

/* From clint@2000000 */
#define METAL_RISCV_CLINT0_2000000_BASE_ADDRESS UL__(33554432)
#define METAL_RISCV_CLINT0_0_BASE_ADDRESS UL__(33554432)
#define METAL_RISCV_CLINT0_2000000_SIZE UL__(65536)
#define METAL_RISCV_CLINT0_0_SIZE UL__(65536)

#define METAL_RISCV_CLINT0
#define METAL_RISCV_CLINT0_MSIP_BASE UL__(0)
#define METAL_RISCV_CLINT0_MTIMECMP_BASE UL__(16384)
#define METAL_RISCV_CLINT0_MTIME UL__(49144)

/* From interrupt_controller@c000000 */
#define METAL_SIFIVE_PLIC1
#define METAL_SIFIVE_PLIC1_C000000_BASE_ADDRESS UL__(201326592)
#define METAL_SIFIVE_PLIC1_0_BASE_ADDRESS UL__(201326592)
#define METAL_SIFIVE_PLIC1_C000000_SIZE UL__(67108864)
#define METAL_SIFIVE_PLIC1_0_SIZE UL__(67108864)

#define METAL_SIFIVE_PLIC1_C000000_RISCV_MAX_PRIORITY UL__(7)
#define METAL_SIFIVE_PLIC1_0_RISCV_MAX_PRIORITY UL__(7)
#define METAL_SIFIVE_PLIC1_C000000_RISCV_NDEV UL__(141)
#define METAL_SIFIVE_PLIC1_0_RISCV_NDEV UL__(141)

#define METAL_SIFIVE_PLIC1_PRIORITY_BASE UL__(0)
#define METAL_SIFIVE_PLIC1_PENDING_BASE UL__(4096)
#define METAL_SIFIVE_PLIC1_ENABLE_BASE UL__(8192)
#define METAL_SIFIVE_PLIC1_ENABLE_PER_HART UL__(128)
#define METAL_SIFIVE_PLIC1_CLOCK_GATING UL__(2093056)
#define METAL_SIFIVE_PLIC1_CONTEXT_BASE UL__(2097152)
#define METAL_SIFIVE_PLIC1_CONTEXT_PER_HART UL__(4096)
#define METAL_SIFIVE_PLIC1_CONTEXT_THRESHOLD UL__(0)
#define METAL_SIFIVE_PLIC1_CONTEXT_CLAIM UL__(4)

/* From axi4_sys_port@40000000 */
#define METAL_SIFIVE_AXI4_SYS_PORT_40000000_BASE_ADDRESS UL__(1073741824)
#define METAL_SIFIVE_AXI4_SYS_PORT_0_BASE_ADDRESS UL__(1073741824)
#define METAL_SIFIVE_AXI4_SYS_PORT_40000000_SIZE UL__(536870912)
#define METAL_SIFIVE_AXI4_SYS_PORT_0_SIZE UL__(536870912)

/* From bus_error_unit@1700000 */
#define METAL_SIFIVE_BUSERROR0_1700000_BASE_ADDRESS UL__(24117248)
#define METAL_SIFIVE_BUSERROR0_0_BASE_ADDRESS UL__(24117248)
#define METAL_SIFIVE_BUSERROR0_1700000_SIZE UL__(4096)
#define METAL_SIFIVE_BUSERROR0_0_SIZE UL__(4096)

/* From bus_error_unit@1704000 */
#define METAL_SIFIVE_BUSERROR0_1704000_BASE_ADDRESS UL__(24133632)
#define METAL_SIFIVE_BUSERROR0_1_BASE_ADDRESS UL__(24133632)
#define METAL_SIFIVE_BUSERROR0_1704000_SIZE UL__(4096)
#define METAL_SIFIVE_BUSERROR0_1_SIZE UL__(4096)

/* From bus_error_unit@1708000 */
#define METAL_SIFIVE_BUSERROR0_1708000_BASE_ADDRESS UL__(24150016)
#define METAL_SIFIVE_BUSERROR0_2_BASE_ADDRESS UL__(24150016)
#define METAL_SIFIVE_BUSERROR0_1708000_SIZE UL__(4096)
#define METAL_SIFIVE_BUSERROR0_2_SIZE UL__(4096)

/* From bus_error_unit@170c000 */
#define METAL_SIFIVE_BUSERROR0_170C000_BASE_ADDRESS UL__(24166400)
#define METAL_SIFIVE_BUSERROR0_3_BASE_ADDRESS UL__(24166400)
#define METAL_SIFIVE_BUSERROR0_170C000_SIZE UL__(4096)
#define METAL_SIFIVE_BUSERROR0_3_SIZE UL__(4096)

/* From bus_error_unit@1710000 */
#define METAL_SIFIVE_BUSERROR0_1710000_BASE_ADDRESS UL__(24182784)
#define METAL_SIFIVE_BUSERROR0_4_BASE_ADDRESS UL__(24182784)
#define METAL_SIFIVE_BUSERROR0_1710000_SIZE UL__(4096)
#define METAL_SIFIVE_BUSERROR0_4_SIZE UL__(4096)

/* From bus_error_unit@1714000 */
#define METAL_SIFIVE_BUSERROR0_1714000_BASE_ADDRESS UL__(24199168)
#define METAL_SIFIVE_BUSERROR0_5_BASE_ADDRESS UL__(24199168)
#define METAL_SIFIVE_BUSERROR0_1714000_SIZE UL__(4096)
#define METAL_SIFIVE_BUSERROR0_5_SIZE UL__(4096)

/* From bus_error_unit@1718000 */
#define METAL_SIFIVE_BUSERROR0_1718000_BASE_ADDRESS UL__(24215552)
#define METAL_SIFIVE_BUSERROR0_6_BASE_ADDRESS UL__(24215552)
#define METAL_SIFIVE_BUSERROR0_1718000_SIZE UL__(4096)
#define METAL_SIFIVE_BUSERROR0_6_SIZE UL__(4096)

/* From bus_error_unit@171c000 */
#define METAL_SIFIVE_BUSERROR0_171C000_BASE_ADDRESS UL__(24231936)
#define METAL_SIFIVE_BUSERROR0_7_BASE_ADDRESS UL__(24231936)
#define METAL_SIFIVE_BUSERROR0_171C000_SIZE UL__(4096)
#define METAL_SIFIVE_BUSERROR0_7_SIZE UL__(4096)

#define METAL_SIFIVE_BUSERROR0
#define METAL_SIFIVE_BUSERROR0_CAUSE UL__(0)
#define METAL_SIFIVE_BUSERROR0_VALUE UL__(8)
#define METAL_SIFIVE_BUSERROR0_ENABLE UL__(16)
#define METAL_SIFIVE_BUSERROR0_PLATFORM_INTERRUPT UL__(24)
#define METAL_SIFIVE_BUSERROR0_ACCRUED UL__(32)
#define METAL_SIFIVE_BUSERROR0_LOCAL_INTERRUPT UL__(40)

/* From cache_controller@2010000 */
#define METAL_SIFIVE_CCACHE1
#define METAL_SIFIVE_CCACHE1_2010000_BASE_ADDRESS UL__(33619968)
#define METAL_SIFIVE_CCACHE1_0_BASE_ADDRESS UL__(33619968)
#define METAL_SIFIVE_CCACHE1_2010000_SIZE UL__(16384)
#define METAL_SIFIVE_CCACHE1_0_SIZE UL__(16384)

#define METAL_SIFIVE_CCACHE1_CONFIG UL__(0)
#define METAL_SIFIVE_CCACHE1_WAYENABLE UL__(8)
#define METAL_SIFIVE_CCACHE1_ECCINJECTERROR UL__(64)
#define METAL_SIFIVE_CCACHE1_DIRECCFIXLOW UL__(256)
#define METAL_SIFIVE_CCACHE1_DIRECCFIXHIGH UL__(260)
#define METAL_SIFIVE_CCACHE1_DIRECCFIXCOUNT UL__(264)
#define METAL_SIFIVE_CCACHE1_DIRECCFAILLOW UL__(288)
#define METAL_SIFIVE_CCACHE1_DIRECCFAILHIGH UL__(292)
#define METAL_SIFIVE_CCACHE1_DIRECCFAILCOUNT UL__(296)
#define METAL_SIFIVE_CCACHE1_DATECCFIXLOW UL__(320)
#define METAL_SIFIVE_CCACHE1_DATECCFIXHIGH UL__(324)
#define METAL_SIFIVE_CCACHE1_DATECCFIXCOUNT UL__(328)
#define METAL_SIFIVE_CCACHE1_DATECCFAILLOW UL__(352)
#define METAL_SIFIVE_CCACHE1_DATECCFAILHIGH UL__(356)
#define METAL_SIFIVE_CCACHE1_DATECCFAILCOUNT UL__(360)
#define METAL_SIFIVE_CCACHE1_FLUSH64 UL__(512)
#define METAL_SIFIVE_CCACHE1_FLUSH32 UL__(576)
#define METAL_SIFIVE_CCACHE1_WAYMASK0 UL__(2048)
#define METAL_SIFIVE_CCACHE1_CLOCK_GATING UL__(4096)
#define METAL_SIFIVE_CCACHE1_PMEVENTSELECT0 UL__(8192)
#define METAL_SIFIVE_CCACHE1_PMCLIENTFILTER UL__(10240)
#define METAL_SIFIVE_CCACHE1_PMEVENTCOUNTER0 UL__(12288)

/* From error_device@3000 */
#define METAL_SIFIVE_ERROR0_3000_BASE_ADDRESS UL__(12288)
#define METAL_SIFIVE_ERROR0_0_BASE_ADDRESS UL__(12288)
#define METAL_SIFIVE_ERROR0_3000_SIZE UL__(4096)
#define METAL_SIFIVE_ERROR0_0_SIZE UL__(4096)

#define METAL_SIFIVE_ERROR0

/* From global_external_interrupts */

#define METAL_SIFIVE_GLOBAL_EXTERNAL_INTERRUPTS0

/* From l2pf@2030000 */
#define METAL_SIFIVE_L2PF2_2030000_BASE_ADDRESS UL__(33751040)
#define METAL_SIFIVE_L2PF2_0_BASE_ADDRESS UL__(33751040)
#define METAL_SIFIVE_L2PF2_2030000_SIZE UL__(8192)
#define METAL_SIFIVE_L2PF2_0_SIZE UL__(8192)

/* From l2pf@2032000 */
#define METAL_SIFIVE_L2PF2_2032000_BASE_ADDRESS UL__(33759232)
#define METAL_SIFIVE_L2PF2_1_BASE_ADDRESS UL__(33759232)
#define METAL_SIFIVE_L2PF2_2032000_SIZE UL__(8192)
#define METAL_SIFIVE_L2PF2_1_SIZE UL__(8192)

/* From l2pf@2034000 */
#define METAL_SIFIVE_L2PF2_2034000_BASE_ADDRESS UL__(33767424)
#define METAL_SIFIVE_L2PF2_2_BASE_ADDRESS UL__(33767424)
#define METAL_SIFIVE_L2PF2_2034000_SIZE UL__(8192)
#define METAL_SIFIVE_L2PF2_2_SIZE UL__(8192)

/* From l2pf@2036000 */
#define METAL_SIFIVE_L2PF2_2036000_BASE_ADDRESS UL__(33775616)
#define METAL_SIFIVE_L2PF2_3_BASE_ADDRESS UL__(33775616)
#define METAL_SIFIVE_L2PF2_2036000_SIZE UL__(8192)
#define METAL_SIFIVE_L2PF2_3_SIZE UL__(8192)

/* From l2pf@2038000 */
#define METAL_SIFIVE_L2PF2_2038000_BASE_ADDRESS UL__(33783808)
#define METAL_SIFIVE_L2PF2_4_BASE_ADDRESS UL__(33783808)
#define METAL_SIFIVE_L2PF2_2038000_SIZE UL__(8192)
#define METAL_SIFIVE_L2PF2_4_SIZE UL__(8192)

/* From l2pf@203a000 */
#define METAL_SIFIVE_L2PF2_203A000_BASE_ADDRESS UL__(33792000)
#define METAL_SIFIVE_L2PF2_5_BASE_ADDRESS UL__(33792000)
#define METAL_SIFIVE_L2PF2_203A000_SIZE UL__(8192)
#define METAL_SIFIVE_L2PF2_5_SIZE UL__(8192)

/* From l2pf@203c000 */
#define METAL_SIFIVE_L2PF2_203C000_BASE_ADDRESS UL__(33800192)
#define METAL_SIFIVE_L2PF2_6_BASE_ADDRESS UL__(33800192)
#define METAL_SIFIVE_L2PF2_203C000_SIZE UL__(8192)
#define METAL_SIFIVE_L2PF2_6_SIZE UL__(8192)

/* From l2pf@203e000 */
#define METAL_SIFIVE_L2PF2_203E000_BASE_ADDRESS UL__(33808384)
#define METAL_SIFIVE_L2PF2_7_BASE_ADDRESS UL__(33808384)
#define METAL_SIFIVE_L2PF2_203E000_SIZE UL__(8192)
#define METAL_SIFIVE_L2PF2_7_SIZE UL__(8192)

#define METAL_SIFIVE_L2PF2
#define METAL_SIFIVE_L2PF2_BASIC_CONTROL UL__(0)
#define METAL_SIFIVE_L2PF2_USER_CONTROL UL__(4)


/* From pl2@10104000 */
#define METAL_SIFIVE_PL2CACHE0_10104000_BASE_ADDRESS UL__(269500416)
#define METAL_SIFIVE_PL2CACHE0_0_BASE_ADDRESS UL__(269500416)
#define METAL_SIFIVE_PL2CACHE0_10104000_SIZE UL__(16384)
#define METAL_SIFIVE_PL2CACHE0_0_SIZE UL__(16384)

/* From pl2@10108000 */
#define METAL_SIFIVE_PL2CACHE0_10108000_BASE_ADDRESS UL__(269516800)
#define METAL_SIFIVE_PL2CACHE0_1_BASE_ADDRESS UL__(269516800)
#define METAL_SIFIVE_PL2CACHE0_10108000_SIZE UL__(16384)
#define METAL_SIFIVE_PL2CACHE0_1_SIZE UL__(16384)

/* From pl2@1010c000 */
#define METAL_SIFIVE_PL2CACHE0_1010C000_BASE_ADDRESS UL__(269533184)
#define METAL_SIFIVE_PL2CACHE0_2_BASE_ADDRESS UL__(269533184)
#define METAL_SIFIVE_PL2CACHE0_1010C000_SIZE UL__(16384)
#define METAL_SIFIVE_PL2CACHE0_2_SIZE UL__(16384)

/* From pl2@10110000 */
#define METAL_SIFIVE_PL2CACHE0_10110000_BASE_ADDRESS UL__(269549568)
#define METAL_SIFIVE_PL2CACHE0_3_BASE_ADDRESS UL__(269549568)
#define METAL_SIFIVE_PL2CACHE0_10110000_SIZE UL__(16384)
#define METAL_SIFIVE_PL2CACHE0_3_SIZE UL__(16384)

/* From pl2@10114000 */
#define METAL_SIFIVE_PL2CACHE0_10114000_BASE_ADDRESS UL__(269565952)
#define METAL_SIFIVE_PL2CACHE0_4_BASE_ADDRESS UL__(269565952)
#define METAL_SIFIVE_PL2CACHE0_10114000_SIZE UL__(16384)
#define METAL_SIFIVE_PL2CACHE0_4_SIZE UL__(16384)

/* From pl2@10118000 */
#define METAL_SIFIVE_PL2CACHE0_10118000_BASE_ADDRESS UL__(269582336)
#define METAL_SIFIVE_PL2CACHE0_5_BASE_ADDRESS UL__(269582336)
#define METAL_SIFIVE_PL2CACHE0_10118000_SIZE UL__(16384)
#define METAL_SIFIVE_PL2CACHE0_5_SIZE UL__(16384)

/* From pl2@1011c000 */
#define METAL_SIFIVE_PL2CACHE0_1011C000_BASE_ADDRESS UL__(269598720)
#define METAL_SIFIVE_PL2CACHE0_6_BASE_ADDRESS UL__(269598720)
#define METAL_SIFIVE_PL2CACHE0_1011C000_SIZE UL__(16384)
#define METAL_SIFIVE_PL2CACHE0_6_SIZE UL__(16384)

/* From pl2@10120000 */
#define METAL_SIFIVE_PL2CACHE0_10120000_BASE_ADDRESS UL__(269615104)
#define METAL_SIFIVE_PL2CACHE0_7_BASE_ADDRESS UL__(269615104)
#define METAL_SIFIVE_PL2CACHE0_10120000_SIZE UL__(16384)
#define METAL_SIFIVE_PL2CACHE0_7_SIZE UL__(16384)

#define METAL_SIFIVE_PL2CACHE0
#define METAL_SIFIVE_PL2CACHE0_CONFIG UL__(0)
#define METAL_SIFIVE_PL2CACHE0_ECCINJECTERROR UL__(64)
#define METAL_SIFIVE_PL2CACHE0_ECCINJECTERRORDONE UL__(96)
#define METAL_SIFIVE_PL2CACHE0_CFLUSH64 UL__(512)
#define METAL_SIFIVE_PL2CACHE0_FLUSHCOUNT UL__(520)
#define METAL_SIFIVE_PL2CACHE0_PL2CONFIG1 UL__(4096)
#define METAL_SIFIVE_PL2CACHE0_PL2CONFIG0 UL__(4104)
#define METAL_SIFIVE_PL2CACHE0_PMEVENTSELECT0 UL__(8192)
#define METAL_SIFIVE_PL2CACHE0_PMCLIENTFILTER UL__(10240)
#define METAL_SIFIVE_PL2CACHE0_PMEVENTCOUNTER0 UL__(12288)

/* From teststatus@4000 */
#define METAL_SIFIVE_TEST0_4000_BASE_ADDRESS UL__(16384)
#define METAL_SIFIVE_TEST0_0_BASE_ADDRESS UL__(16384)
#define METAL_SIFIVE_TEST0_4000_SIZE UL__(4096)
#define METAL_SIFIVE_TEST0_0_SIZE UL__(4096)

#define METAL_SIFIVE_TEST0
#define METAL_SIFIVE_TEST0_FINISHER_OFFSET UL__(0)

/* From TileMC0@3101000 */
#define METAL_SIFIVE_TMC0_3101000_BASE_ADDRESS UL__(51384320)
#define METAL_SIFIVE_TMC0_0_BASE_ADDRESS UL__(51384320)
#define METAL_SIFIVE_TMC0_3101000_SIZE UL__(4096)
#define METAL_SIFIVE_TMC0_0_SIZE UL__(4096)

/* From TileMC1@3102000 */
#define METAL_SIFIVE_TMC0_3102000_BASE_ADDRESS UL__(51388416)
#define METAL_SIFIVE_TMC0_1_BASE_ADDRESS UL__(51388416)
#define METAL_SIFIVE_TMC0_3102000_SIZE UL__(4096)
#define METAL_SIFIVE_TMC0_1_SIZE UL__(4096)

/* From TileMC2@3103000 */
#define METAL_SIFIVE_TMC0_3103000_BASE_ADDRESS UL__(51392512)
#define METAL_SIFIVE_TMC0_2_BASE_ADDRESS UL__(51392512)
#define METAL_SIFIVE_TMC0_3103000_SIZE UL__(4096)
#define METAL_SIFIVE_TMC0_2_SIZE UL__(4096)

/* From TileMC3@3104000 */
#define METAL_SIFIVE_TMC0_3104000_BASE_ADDRESS UL__(51396608)
#define METAL_SIFIVE_TMC0_3_BASE_ADDRESS UL__(51396608)
#define METAL_SIFIVE_TMC0_3104000_SIZE UL__(4096)
#define METAL_SIFIVE_TMC0_3_SIZE UL__(4096)

/* From TileMC4@3105000 */
#define METAL_SIFIVE_TMC0_3105000_BASE_ADDRESS UL__(51400704)
#define METAL_SIFIVE_TMC0_4_BASE_ADDRESS UL__(51400704)
#define METAL_SIFIVE_TMC0_3105000_SIZE UL__(4096)
#define METAL_SIFIVE_TMC0_4_SIZE UL__(4096)

/* From TileMC5@3106000 */
#define METAL_SIFIVE_TMC0_3106000_BASE_ADDRESS UL__(51404800)
#define METAL_SIFIVE_TMC0_5_BASE_ADDRESS UL__(51404800)
#define METAL_SIFIVE_TMC0_3106000_SIZE UL__(4096)
#define METAL_SIFIVE_TMC0_5_SIZE UL__(4096)

/* From TileMC6@3107000 */
#define METAL_SIFIVE_TMC0_3107000_BASE_ADDRESS UL__(51408896)
#define METAL_SIFIVE_TMC0_6_BASE_ADDRESS UL__(51408896)
#define METAL_SIFIVE_TMC0_3107000_SIZE UL__(4096)
#define METAL_SIFIVE_TMC0_6_SIZE UL__(4096)

/* From TileMC7@3108000 */
#define METAL_SIFIVE_TMC0_3108000_BASE_ADDRESS UL__(51412992)
#define METAL_SIFIVE_TMC0_7_BASE_ADDRESS UL__(51412992)
#define METAL_SIFIVE_TMC0_3108000_SIZE UL__(4096)
#define METAL_SIFIVE_TMC0_7_SIZE UL__(4096)

#define METAL_SIFIVE_TMC0
#define METAL_SIFIVE_TMC0_PGPREP UL__(0)
#define METAL_SIFIVE_TMC0_PG UL__(4)
#define METAL_SIFIVE_TMC0_DEBUG UL__(8)
#define METAL_SIFIVE_TMC0_TILE_DEBUG UL__(12)
#define METAL_SIFIVE_TMC0_RESUMEPC_LO UL__(16)
#define METAL_SIFIVE_TMC0_RESUMEPC_HI UL__(20)
#define METAL_SIFIVE_TMC0_WAKE_MASK UL__(32)

/* From trace_encoder_0@10000000 */
#define METAL_SIFIVE_TRACE0_10000000_BASE_ADDRESS UL__(268435456)
#define METAL_SIFIVE_TRACE0_0_BASE_ADDRESS UL__(268435456)
#define METAL_SIFIVE_TRACE0_10000000_SIZE UL__(4096)
#define METAL_SIFIVE_TRACE0_0_SIZE UL__(4096)

/* From trace_encoder_1@10001000 */
#define METAL_SIFIVE_TRACE0_10001000_BASE_ADDRESS UL__(268439552)
#define METAL_SIFIVE_TRACE0_1_BASE_ADDRESS UL__(268439552)
#define METAL_SIFIVE_TRACE0_10001000_SIZE UL__(4096)
#define METAL_SIFIVE_TRACE0_1_SIZE UL__(4096)

/* From trace_encoder_2@10002000 */
#define METAL_SIFIVE_TRACE0_10002000_BASE_ADDRESS UL__(268443648)
#define METAL_SIFIVE_TRACE0_2_BASE_ADDRESS UL__(268443648)
#define METAL_SIFIVE_TRACE0_10002000_SIZE UL__(4096)
#define METAL_SIFIVE_TRACE0_2_SIZE UL__(4096)

/* From trace_encoder_3@10003000 */
#define METAL_SIFIVE_TRACE0_10003000_BASE_ADDRESS UL__(268447744)
#define METAL_SIFIVE_TRACE0_3_BASE_ADDRESS UL__(268447744)
#define METAL_SIFIVE_TRACE0_10003000_SIZE UL__(4096)
#define METAL_SIFIVE_TRACE0_3_SIZE UL__(4096)

/* From trace_encoder_4@10004000 */
#define METAL_SIFIVE_TRACE0_10004000_BASE_ADDRESS UL__(268451840)
#define METAL_SIFIVE_TRACE0_4_BASE_ADDRESS UL__(268451840)
#define METAL_SIFIVE_TRACE0_10004000_SIZE UL__(4096)
#define METAL_SIFIVE_TRACE0_4_SIZE UL__(4096)

/* From trace_encoder_5@10005000 */
#define METAL_SIFIVE_TRACE0_10005000_BASE_ADDRESS UL__(268455936)
#define METAL_SIFIVE_TRACE0_5_BASE_ADDRESS UL__(268455936)
#define METAL_SIFIVE_TRACE0_10005000_SIZE UL__(4096)
#define METAL_SIFIVE_TRACE0_5_SIZE UL__(4096)

/* From trace_encoder_6@10006000 */
#define METAL_SIFIVE_TRACE0_10006000_BASE_ADDRESS UL__(268460032)
#define METAL_SIFIVE_TRACE0_6_BASE_ADDRESS UL__(268460032)
#define METAL_SIFIVE_TRACE0_10006000_SIZE UL__(4096)
#define METAL_SIFIVE_TRACE0_6_SIZE UL__(4096)

/* From trace_encoder_7@10007000 */
#define METAL_SIFIVE_TRACE0_10007000_BASE_ADDRESS UL__(268464128)
#define METAL_SIFIVE_TRACE0_7_BASE_ADDRESS UL__(268464128)
#define METAL_SIFIVE_TRACE0_10007000_SIZE UL__(4096)
#define METAL_SIFIVE_TRACE0_7_SIZE UL__(4096)

/* From trace_funnel_0@10019000 */
#define METAL_SIFIVE_TRACE0_10019000_BASE_ADDRESS UL__(268537856)
#define METAL_SIFIVE_TRACE0_9_BASE_ADDRESS UL__(268537856)
#define METAL_SIFIVE_TRACE0_10019000_SIZE UL__(4096)
#define METAL_SIFIVE_TRACE0_9_SIZE UL__(4096)

/* From trace_funnel_1@1001a000 */
#define METAL_SIFIVE_TRACE0_1001A000_BASE_ADDRESS UL__(268541952)
#define METAL_SIFIVE_TRACE0_10_BASE_ADDRESS UL__(268541952)
#define METAL_SIFIVE_TRACE0_1001A000_SIZE UL__(4096)
#define METAL_SIFIVE_TRACE0_10_SIZE UL__(4096)

/* From trace_funnel_2@10018000 */
#define METAL_SIFIVE_TRACE0_10018000_BASE_ADDRESS UL__(268533760)
#define METAL_SIFIVE_TRACE0_8_BASE_ADDRESS UL__(268533760)
#define METAL_SIFIVE_TRACE0_10018000_SIZE UL__(4096)
#define METAL_SIFIVE_TRACE0_8_SIZE UL__(4096)

#define METAL_SIFIVE_TRACE0
#define METAL_SIFIVE_TRACE0_TECONTROL UL__(0)
#define METAL_SIFIVE_TRACE0_TEIMPL UL__(4)
#define METAL_SIFIVE_TRACE0_TESINKBASE UL__(16)
#define METAL_SIFIVE_TRACE0_TESINKBASEHIGH UL__(20)
#define METAL_SIFIVE_TRACE0_TESINKBASELIMIT UL__(24)
#define METAL_SIFIVE_TRACE0_TESINKSINKWP UL__(28)
#define METAL_SIFIVE_TRACE0_TESINKSINKRP UL__(32)
#define METAL_SIFIVE_TRACE0_TESINKSINKDATA UL__(36)
#define METAL_SIFIVE_TRACE0_TSCONTROL UL__(64)
#define METAL_SIFIVE_TRACE0_TSLOWER UL__(68)
#define METAL_SIFIVE_TRACE0_TSUPPER UL__(72)
#define METAL_SIFIVE_TRACE0_XTICONTROL UL__(80)
#define METAL_SIFIVE_TRACE0_XTOCONTROL UL__(84)
#define METAL_SIFIVE_TRACE0_WPCONTROL UL__(88)
#define METAL_SIFIVE_TRACE0_ITCTRACEENABLE UL__(96)
#define METAL_SIFIVE_TRACE0_ITCTRIGENABLE UL__(100)
#define METAL_SIFIVE_TRACE0_ITCSTIMULUS UL__(128)
#define METAL_SIFIVE_TRACE0_ATBSINK UL__(3584)
#define METAL_SIFIVE_TRACE0_PBISINK UL__(3840)

/* From subsystemMC@3100000 */
#define METAL_SIFIVE_SMC0_3100000_BASE_ADDRESS UL__(51380224)
#define METAL_SIFIVE_SMC0_0_BASE_ADDRESS UL__(51380224)
#define METAL_SIFIVE_SMC0_3100000_SIZE UL__(4096)
#define METAL_SIFIVE_SMC0_0_SIZE UL__(4096)

#define METAL_SIFIVE_SMC0
#define METAL_SIFIVE_SMC0_PGPREP UL__(0)
#define METAL_SIFIVE_SMC0_PG UL__(4)
#define METAL_SIFIVE_SMC0_DEBUG UL__(8)
#define METAL_SIFIVE_SMC0_CCTIMER UL__(12)
#define METAL_SIFIVE_SMC0_RESUMEPC_LO UL__(16)
#define METAL_SIFIVE_SMC0_RESUMEPC_HI UL__(20)
#define METAL_SIFIVE_SMC0_PMC_SYNC UL__(36)

/* From rom@a000000 */
#define METAL_UCBBAR_CACHEABLE_ZERO0_A000000_BASE_ADDRESS UL__(167772160)
#define METAL_UCBBAR_CACHEABLE_ZERO0_0_BASE_ADDRESS UL__(167772160)
#define METAL_UCBBAR_CACHEABLE_ZERO0_A000000_SIZE UL__(8388608)
#define METAL_UCBBAR_CACHEABLE_ZERO0_0_SIZE UL__(8388608)

#endif /* METAL_PLATFORM_H*/
