(S (NP (NP (DT A) (JJ new) (ADJP (JJ high-level) (NN implementation) (JJ independent)) (JJ functional) (NN fault) (NN model)) (PP (IN for) (NP (NP (NN control) (NNS faults)) (PP (IN in) (NP (NNS microprocessors)))))) (VP (VBZ is) (VP (VBN introduced))) (. .))
(S (NP (DT The) (NN fault) (NN model)) (VP (VP (VBZ is) (VP (VBN based) (PP (IN on) (NP (DT the) (NN instruction) (VBN set))))) (, ,) (CC and) (VP (VBZ is) (VP (VBN specified) (PP (IN as) (NP (NP (DT a) (NN set)) (PP (IN of) (NP (NP (NNS data) (NNS constraints)) (SBAR (S (VP (TO to) (VP (VB be) (VP (VBN satisfied) (PP (IN by) (NP (NN test) (NNS data) (NN generation))))))))))))))) (. .))
(S (NP (PRP We)) (VP (VBP show) (SBAR (IN that) (S (NP (NP (DT the) (JJ high-level) (NN test)) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VBZ satisfies) (NP (DT these) (NNS data) (NNS constraints))))) (, ,)) (VP (MD will) (VP (VB be) (ADJP (JJ sufficient) (S (VP (TO to) (VP (VB guarantee) (NP (NP (DT the) (NN detection)) (PP (IN of) (NP (DT all) (JJ non-redundant) (JJ low) (NN level) (NNS faults))))))))))))) (. .))
(S (NP (DT The) (NN paper)) (VP (VBZ proposes) (NP (NP (NP (DT a) (ADJP (JJ simple) (CC and) (JJ fast)) (ADJP (NN simulation) (VBN based)) (NN method)) (PP (IN of) (S (VP (VBG generating) (NP (NP (NN test) (NNS data)) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VBP satisfy) (NP (NP (DT the) (NNS constraints)) (VP (VBN prescribed) (PP (IN by) (NP (DT the) (VBN proposed) (NN fault) (NN model))))))))))))) (, ,) (CC and) (NP (NP (DT a) (NN method)) (PP (IN of) (S (VP (VBG evaluating) (NP (NP (DT the) (JJ high-level) (NN control) (NN fault) (NN coverage)) (PP (PP (IN for) (NP (DT the) (VBN proposed) (NN fault) (NN model))) (CC and) (PP (IN for) (NP (DT the) (VBN given) (NN test))))))))))) (. .))
(S (S (NP (DT A) (NN method)) (VP (VBZ is) (VP (VBN presented) (PP (IN for) (NP (NP (NN identification)) (PP (IN of) (NP (DT the) (JJ high-level) (NN redundant) (NNS faults)))))))) (, ,) (CC and) (S (NP (PRP it)) (VP (VBZ is) (VP (VBN shown) (SBAR (IN that) (S (NP (NP (DT a) (NN test)) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VBZ provides) (NP (NP (ADJP (CD 100) (NN %)) (NN coverage)) (PP (IN of) (NP (JJ non-redundant) (JJ high-level) (NNS faults))))))) (, ,)) (VP (MD will) (ADVP (RB also)) (VP (VB guarantee) (NP (ADJP (CD 100) (NN %)) (JJ non-redundant) (NNP SAF) (NN coverage)))))) (, ,) (SBAR (IN whereas) (S (NP (NP (DT all) (JJ gate-level) (NNP SAF)) (VP (RB not) (VBN covered) (PP (IN by) (NP (DT the) (NN test))))) (VP (VBP are) (VP (VBN identified) (PP (IN as) (ADJP (NN redundant)))))))))) (. .))
(S (NP (NP (JJ Experimental) (NNS results)) (PP (IN of) (NP (NP (NN test) (NN generation)) (PP (IN for) (NP (NP (DT the) (NN execution) (NN part)) (PP (IN of) (NP (DT a) (NN microprocessor)))))))) (VP (NN support) (NP (NP (DT the) (NNS results)) (VP (VBN presented) (PP (IN in) (NP (DT the) (NN paper)))))) (. .))
