use std::fmt;
use std::fmt::Display;

use once_cell::sync::Lazy;
use crate::cpu::registers::BaseRegister;
use crate::emu_lib::cpu::instruction::{BaseInstruction, ExecutableInstruction, InstructionCommon};
use crate::emu_lib::cpu::z80::Z80;
use crate::emu_lib::io::IO;
use crate::emu_lib::memory::Memory;

static COMMON: Lazy<InstructionCommon> = Lazy::new(|| InstructionCommon::new(2, 10, true));

#[derive(Debug)]
pub struct LD_SP_IX {
    common: InstructionCommon,
}

impl LD_SP_IX {
    pub fn new() -> LD_SP_IX {
        LD_SP_IX {
            common: *COMMON,
        }
    }
}

impl Display for LD_SP_IX {
    fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result {
        write!(f, "LD SP, IX",)
    }
}

impl BaseInstruction for LD_SP_IX {
    fn common(&self) -> &InstructionCommon {
        &self.common
    }
    fn to_bytes(&self) -> Vec<u8> {
        vec![0xdd,0xf9]
    }
}

impl ExecutableInstruction<Z80> for LD_SP_IX {
    fn runner(&mut self, _memory: &mut Memory, cpu: &mut Z80, _: &mut IO) -> Result<(), String> {
        if let Some(BaseRegister::Bit16(ix)) = cpu.registers.other.get("ix") {
            cpu.registers.sp = *ix;
        } else {
            return Err("IX register not found".to_string());
        }
        match cpu.registers.other.get_mut("r") {
            Some(BaseRegister::Bit8(val)) => { *val = val.wrapping_add(1) % 128; },
            _ => return Err("Invalid register".to_string()),
        }
        Ok(())
    }
}

#[cfg(test)]
mod tests {
    use crate::emu_lib::cpu::test::*;
    use crate::emu_lib::cpu::z80::test::*;

    test_z80!("dd f9.json");
    test_instruction_parse!(LD_SP_IX);
}
