#ifndef __c64_h__
#define __c64_h__

#define CHIPREG(o)				\
  o(0x0000, CPU_DDR)				\
  o(0x0001, CPU_PORT)				\
  o(0x0314, IRQ_ADDR)				\
  o(0x0316, BRK_ADDR)				\
  o(0x0318, NMI_ADDR)				\
  o(0xD000, SPRITE0_X)				\
  o(0xD001, SPRITE0_Y)				\
  o(0xD002, SPRITE1_X)				\
  o(0xD003, SPRITE1_Y)				\
  o(0xD004, SPRITE2_X)				\
  o(0xD005, SPRITE2_Y)				\
  o(0xD006, SPRITE3_X)				\
  o(0xD007, SPRITE3_Y)				\
  o(0xD008, SPRITE4_X)				\
  o(0xD009, SPRITE4_Y)				\
  o(0xD00A, SPRITE5_X)				\
  o(0xD00B, SPRITE5_Y)				\
  o(0xD00C, SPRITE6_X)				\
  o(0xD00D, SPRITE6_Y)				\
  o(0xD00E, SPRITE7_X)				\
  o(0xD00F, SPRITE7_Y)				\
  o(0xD010, SPRITE_X8)				\
  o(0xD011, CTRL1)				\
  o(0xD012, RASTER)				\
  o(0xD013, LP_X)				\
  o(0xD014, LP_Y)				\
  o(0xD015, SPRITE_EN)				\
  o(0xD016, CTRL2)				\
  o(0xD017, SPRITE_Y2)				\
  o(0xD018, MEMPTR)				\
  o(0xD019, INTSTS)				\
  o(0xD01A, INTEN)				\
  o(0xD01B, SPRITE_PRI)				\
  o(0xD01C, SPRITE_MC)				\
  o(0xD01D, SPRITE_X2)				\
  o(0xD01E, SPRITE_SPRITE)			\
  o(0xD01F, SPRITE_DATA)			\
  o(0xD020, BORDER_CLR)				\
  o(0xD021, BG0_CLR)				\
  o(0xD022, BG1_CLR)				\
  o(0xD023, BG2_CLR)				\
  o(0xD024, BG3_CLR)				\
  o(0xD025, SPRITE_MC0)				\
  o(0xD026, SPRITE_MC1)				\
  o(0xD027, SPRITE0_CLR)			\
  o(0xD028, SPRITE1_CLR)			\
  o(0xD029, SPRITE2_CLR)			\
  o(0xD02A, SPRITE3_CLR)			\
  o(0xD02B, SPRITE4_CLR)			\
  o(0xD02C, SPRITE5_CLR)			\
  o(0xD02D, SPRITE6_CLR)			\
    o(0xD02E, SPRITE7_CLR)			\
  o(0xD400, SID0_FREQLO)			\
  o(0xD401, SID0_FREQHI)			\
  o(0xD402, SID0_PWMLO)				\
  o(0xD403, SID0_PWMHI)				\
  o(0xD404, SID0_CTL)				\
  o(0xD405, SID0_AD)				\
  o(0xD406, SID0_SR)				\
  o(0xD407, SID1_FREQLO)			\
  o(0xD408, SID1_FREQHI)			\
  o(0xD409, SID1_PWMLO)				\
  o(0xD40A, SID1_PWMHI)				\
  o(0xD40B, SID1_CTL)				\
  o(0xD40C, SID1_AD)				\
  o(0xD40D, SID2_SR)				\
  o(0xD40E, SID2_FREQLO)			\
  o(0xD40F, SID2_FREQHI)			\
  o(0xD410, SID2_PWMLO)				\
  o(0xD411, SID2_PWMHI)				\
  o(0xD412, SID2_CTL)				\
  o(0xD413, SID2_AD)				\
  o(0xD414, SID2_SR)				\
  o(0xD415, SID_FCLO)				\
  o(0xD416, SID_FCHI)				\
  o(0xD417, SID_RES)				\
  o(0xD418, SID_MODEVOL)			\
    o(0xD419, SID_POTX)				\
  o(0xD41A, SID_POTY)				\
  o(0xD41B, SID_OSC3)				\
    o(0xD41C, SID_ENV3)				\
  o(0xDC00, CIA1_PRA)				\
  o(0xDC01, CIA1_PRB)				\
  o(0xDC02, CIA1_DDRA)				\
  o(0xDC03, CIA1_DDRB)				\
  o(0xDC04, CIA1_TALO)				\
  o(0xDC05, CIA1_TAHI)				\
    o(0xDC06, CIA1_TBLO)			\
  o(0xDC07, CIA1_TBHI)				\
  o(0xDC08, CIA1_TOD10THS)			\
  o(0xDC09, CIA1_TODSEC)			\
  o(0xDC0a, CIA1_TODMIN)			\
  o(0xDC0b, CIA1_TODHR)				\
  o(0xDC0c, CIA1_SDR)				\
  o(0xDC0d, CIA1_ICR)				\
  o(0xDC0e, CIA1_CRA)				\
  o(0xDC0f, CIA1_CRB)				\
  o(0xDD00, CIA2_PRA)				\
  o(0xDD01, CIA2_PRB)				\
  o(0xDD02, CIA2_DDRA)				\
  o(0xDD03, CIA2_DDRB)				\
  o(0xDD04, CIA2_TALO)				\
  o(0xDD05, CIA2_TAHI)				\
  o(0xDD06, CIA2_TBLO)				\
  o(0xDD07, CIA2_TBHI)				\
  o(0xDD08, CIA2_TOD10THS)			\
  o(0xDD09, CIA2_TODSEC)			\
  o(0xDD0a, CIA2_TODMIN)			\
  o(0xDD0b, CIA2_TODHR)				\
  o(0xDD0c, CIA2_SDR)				\
  o(0xDD0d, CIA2_ICR)				\
  o(0xDD0e, CIA2_CRA)				\
  o(0xDD0f, CIA2_CRB)				\

#endif
