<dec f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='336' type='bool'/>
<offset>4736</offset>
<doc f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='335'>/// True if there are at least 2 subregisters which do not interfere.</doc>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2087' u='w' c='_ZN4llvm14CodeGenRegBank18computeDerivedInfoEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2090' u='w' c='_ZN4llvm14CodeGenRegBank18computeDerivedInfoEv'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1407' u='r' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter13runTargetDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1635' u='r' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter9debugDumpERN4llvm11raw_ostreamE'/>
