#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x14563e0 .scope module, "spiMemory" "spiMemory" 2 11;
 .timescale 0 0;
L_0x148da50 .functor AND 1, v0x148ba80_0, C4<z>, C4<1>, C4<1>;
v0x148d350_0 .net "addr", 6 0, v0x148ae90_0; 1 drivers
v0x148d440_0 .net "addrWe", 0 0, v0x148b7a0_0; 1 drivers
v0x148d510_0 .net "clk", 0 0, C4<z>; 0 drivers
v0x148d590_0 .net "conditioned", 0 0, v0x148cec0_0; 1 drivers
v0x148d660_0 .net "conditioned1", 0 0, v0x148c760_0; 1 drivers
v0x148d6e0_0 .net "conditioned2", 0 0, v0x148c050_0; 1 drivers
v0x148d7b0_0 .net "cs_pin", 0 0, C4<z>; 0 drivers
v0x148d830_0 .net "dOut", 7 0, v0x148aa00_0; 1 drivers
v0x148d950_0 .net "dffOutput", 0 0, C4<z>; 0 drivers
v0x148d9d0_0 .net "diffOutput", 0 0, v0x148a420_0; 1 drivers
v0x148dab0_0 .net "dmWe", 0 0, v0x148b9a0_0; 1 drivers
v0x148db30_0 .net "leds", 3 0, C4<zzzz>; 0 drivers
v0x148dc20_0 .net "misoBufe", 0 0, v0x148ba80_0; 1 drivers
v0x148dca0_0 .net "miso_pin", 0 0, L_0x148da50; 1 drivers
v0x148dda0_0 .net "mosi_pin", 0 0, C4<z>; 0 drivers
v0x148de20_0 .net "negativeEdge", 0 0, v0x148cfc0_0; 1 drivers
v0x148dd20_0 .net "negativeEdge1", 0 0, v0x148c8a0_0; 1 drivers
v0x148df80_0 .net "negativeEdge2", 0 0, v0x148c180_0; 1 drivers
v0x148dea0_0 .net "parallelOut", 7 0, v0x148b250_0; 1 drivers
v0x148e0f0_0 .net "positiveEdge", 0 0, v0x148d0e0_0; 1 drivers
v0x148e000_0 .net "positiveEdge1", 0 0, v0x148c9d0_0; 1 drivers
v0x148e220_0 .net "positiveEdge2", 0 0, v0x148c2d0_0; 1 drivers
v0x148e170_0 .net "sclk_pin", 0 0, C4<z>; 0 drivers
v0x148e360_0 .net "serialOut", 0 0, v0x148b4f0_0; 1 drivers
v0x148e4b0_0 .net "srWe", 0 0, v0x148bc00_0; 1 drivers
L_0x148e530 .part v0x148b250_0, 0, 1;
L_0x148e5d0 .part v0x148b250_0, 1, 7;
S_0x148cc50 .scope module, "mosiIC" "inputconditioner" 2 63, 3 8, S_0x14563e0;
 .timescale 0 0;
P_0x148cd48 .param/l "counterwidth" 3 17, +C4<011>;
P_0x148cd70 .param/l "waittime" 3 18, +C4<011>;
v0x148ce40_0 .alias "clk", 0 0, v0x148d510_0;
v0x148cec0_0 .var "conditioned", 0 0;
v0x148cf40_0 .var "counter", 2 0;
v0x148cfc0_0 .var "negativeedge", 0 0;
v0x148d040_0 .alias "noisysignal", 0 0, v0x148dda0_0;
v0x148d0e0_0 .var "positiveedge", 0 0;
v0x148d1c0_0 .var "synchronizer0", 0 0;
v0x148d260_0 .var "synchronizer1", 0 0;
S_0x148c4f0 .scope module, "sclkIC" "inputconditioner" 2 65, 3 8, S_0x14563e0;
 .timescale 0 0;
P_0x148c5e8 .param/l "counterwidth" 3 17, +C4<011>;
P_0x148c610 .param/l "waittime" 3 18, +C4<011>;
v0x148c6e0_0 .alias "clk", 0 0, v0x148d510_0;
v0x148c760_0 .var "conditioned", 0 0;
v0x148c800_0 .var "counter", 2 0;
v0x148c8a0_0 .var "negativeedge", 0 0;
v0x148c950_0 .alias "noisysignal", 0 0, v0x148e170_0;
v0x148c9d0_0 .var "positiveedge", 0 0;
v0x148cae0_0 .var "synchronizer0", 0 0;
v0x148cb60_0 .var "synchronizer1", 0 0;
S_0x148bd50 .scope module, "csIC" "inputconditioner" 2 67, 3 8, S_0x14563e0;
 .timescale 0 0;
P_0x148be48 .param/l "counterwidth" 3 17, +C4<011>;
P_0x148be70 .param/l "waittime" 3 18, +C4<011>;
v0x148bf40_0 .alias "clk", 0 0, v0x148d510_0;
v0x148c050_0 .var "conditioned", 0 0;
v0x148c100_0 .var "counter", 2 0;
v0x148c180_0 .var "negativeedge", 0 0;
v0x148c230_0 .alias "noisysignal", 0 0, v0x148d7b0_0;
v0x148c2d0_0 .var "positiveedge", 0 0;
v0x148c3b0_0 .var "synchronizer0", 0 0;
v0x148c450_0 .var "synchronizer1", 0 0;
S_0x148b640 .scope module, "finiteStateMachine" "fsm" 2 70, 4 11, S_0x14563e0;
 .timescale 0 0;
v0x148b7a0_0 .var "addr_le", 0 0;
v0x148b870_0 .var "counter", 0 0;
v0x148b8f0_0 .alias "cs", 0 0, v0x148e000_0;
v0x148b9a0_0 .var "dm_we", 0 0;
v0x148ba80_0 .var "miso_enable", 0 0;
v0x148bb00_0 .net "read_write_bit", 0 0, L_0x148e530; 1 drivers
v0x148bb80_0 .alias "sclk", 0 0, v0x148d6e0_0;
v0x148bc00_0 .var "sr_we", 0 0;
v0x148bcd0_0 .var "state", 0 0;
E_0x148b730 .event posedge, v0x148bb80_0;
S_0x148af90 .scope module, "sr" "shiftregister" 2 71, 5 9, S_0x14563e0;
 .timescale 0 0;
P_0x148b088 .param/l "width" 5 10, +C4<01000>;
v0x148b120_0 .alias "clk", 0 0, v0x148d510_0;
v0x148b1a0_0 .alias "parallelDataIn", 7 0, v0x148d830_0;
v0x148b250_0 .var "parallelDataOut", 7 0;
v0x148b300_0 .alias "parallelLoad", 0 0, v0x148e4b0_0;
v0x148b3b0_0 .alias "peripheralClkEdge", 0 0, v0x148e000_0;
v0x148b430_0 .alias "serialDataIn", 0 0, v0x148d590_0;
v0x148b4f0_0 .var "serialDataOut", 0 0;
v0x148b570_0 .var "shiftregistermem", 7 0;
S_0x148ac10 .scope module, "al" "addressLatch" 2 72, 6 23, S_0x14563e0;
 .timescale 0 0;
v0x148ad00_0 .alias "clk", 0 0, v0x148d510_0;
v0x148adf0_0 .net "d", 6 0, L_0x148e5d0; 1 drivers
v0x148ae90_0 .var "q", 6 0;
v0x148af10_0 .alias "wrenable", 0 0, v0x148d440_0;
S_0x148a570 .scope module, "dm" "datamemory" 2 73, 7 8, S_0x14563e0;
 .timescale 0 0;
P_0x148a668 .param/l "addresswidth" 7 10, +C4<0111>;
P_0x148a690 .param/l "depth" 7 11, +C4<010000000>;
P_0x148a6b8 .param/l "width" 7 12, +C4<01000>;
v0x148a860_0 .alias "address", 6 0, v0x148d350_0;
v0x148a900_0 .alias "clk", 0 0, v0x148d510_0;
v0x148a980_0 .alias "dataIn", 7 0, v0x148dea0_0;
v0x148aa00_0 .var "dataOut", 7 0;
v0x148aab0 .array "memory", 0 127, 7 0;
v0x148ab30_0 .alias "writeEnable", 0 0, v0x148dab0_0;
S_0x1456ca0 .scope module, "dff" "dFF" 2 74, 6 7, S_0x14563e0;
 .timescale 0 0;
v0x14578d0_0 .alias "clk", 0 0, v0x148d510_0;
v0x148a380_0 .alias "d", 0 0, v0x148e360_0;
v0x148a420_0 .var "q", 0 0;
v0x148a4c0_0 .alias "wrenable", 0 0, v0x148dd20_0;
E_0x144f0a0 .event posedge, v0x14578d0_0;
    .scope S_0x148cc50;
T_0 ;
    %set/v v0x148cf40_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_0x148cc50;
T_1 ;
    %set/v v0x148d1c0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x148cc50;
T_2 ;
    %set/v v0x148d260_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x148cc50;
T_3 ;
    %wait E_0x144f0a0;
    %load/v 8, v0x148cec0_0, 1;
    %load/v 9, v0x148d260_0, 1;
    %cmp/u 8, 9, 1;
    %jmp/0xz  T_3.0, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x148cf40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x148d0e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x148cfc0_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0x148cf40_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 3, 4;
    %jmp/0xz  T_3.2, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x148cf40_0, 0, 0;
    %load/v 8, v0x148d260_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x148cec0_0, 0, 8;
    %load/v 8, v0x148d260_0, 1;
    %load/v 9, v0x148cec0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x148d0e0_0, 0, 8;
    %load/v 8, v0x148d260_0, 1;
    %inv 8, 1;
    %load/v 9, v0x148cec0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x148cfc0_0, 0, 8;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v0x148cf40_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %ix/load 0, 3, 0;
    %assign/v0 v0x148cf40_0, 0, 8;
T_3.3 ;
T_3.1 ;
    %load/v 8, v0x148d040_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x148d1c0_0, 0, 8;
    %load/v 8, v0x148d1c0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x148d260_0, 0, 8;
    %jmp T_3;
    .thread T_3;
    .scope S_0x148c4f0;
T_4 ;
    %set/v v0x148c800_0, 0, 3;
    %end;
    .thread T_4;
    .scope S_0x148c4f0;
T_5 ;
    %set/v v0x148cae0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x148c4f0;
T_6 ;
    %set/v v0x148cb60_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x148c4f0;
T_7 ;
    %wait E_0x144f0a0;
    %load/v 8, v0x148c760_0, 1;
    %load/v 9, v0x148cb60_0, 1;
    %cmp/u 8, 9, 1;
    %jmp/0xz  T_7.0, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x148c800_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x148c9d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x148c8a0_0, 0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0x148c800_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 3, 4;
    %jmp/0xz  T_7.2, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x148c800_0, 0, 0;
    %load/v 8, v0x148cb60_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x148c760_0, 0, 8;
    %load/v 8, v0x148cb60_0, 1;
    %load/v 9, v0x148c760_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x148c9d0_0, 0, 8;
    %load/v 8, v0x148cb60_0, 1;
    %inv 8, 1;
    %load/v 9, v0x148c760_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x148c8a0_0, 0, 8;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v0x148c800_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %ix/load 0, 3, 0;
    %assign/v0 v0x148c800_0, 0, 8;
T_7.3 ;
T_7.1 ;
    %load/v 8, v0x148c950_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x148cae0_0, 0, 8;
    %load/v 8, v0x148cae0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x148cb60_0, 0, 8;
    %jmp T_7;
    .thread T_7;
    .scope S_0x148bd50;
T_8 ;
    %set/v v0x148c100_0, 0, 3;
    %end;
    .thread T_8;
    .scope S_0x148bd50;
T_9 ;
    %set/v v0x148c3b0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x148bd50;
T_10 ;
    %set/v v0x148c450_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x148bd50;
T_11 ;
    %wait E_0x144f0a0;
    %load/v 8, v0x148c050_0, 1;
    %load/v 9, v0x148c450_0, 1;
    %cmp/u 8, 9, 1;
    %jmp/0xz  T_11.0, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x148c100_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x148c2d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x148c180_0, 0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v0x148c100_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 3, 4;
    %jmp/0xz  T_11.2, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x148c100_0, 0, 0;
    %load/v 8, v0x148c450_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x148c050_0, 0, 8;
    %load/v 8, v0x148c450_0, 1;
    %load/v 9, v0x148c050_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x148c2d0_0, 0, 8;
    %load/v 8, v0x148c450_0, 1;
    %inv 8, 1;
    %load/v 9, v0x148c050_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x148c180_0, 0, 8;
    %jmp T_11.3;
T_11.2 ;
    %load/v 8, v0x148c100_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %ix/load 0, 3, 0;
    %assign/v0 v0x148c100_0, 0, 8;
T_11.3 ;
T_11.1 ;
    %load/v 8, v0x148c230_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x148c3b0_0, 0, 8;
    %load/v 8, v0x148c3b0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x148c450_0, 0, 8;
    %jmp T_11;
    .thread T_11;
    .scope S_0x148b640;
T_12 ;
    %set/v v0x148b870_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x148b640;
T_13 ;
    %set/v v0x148bcd0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x148b640;
T_14 ;
    %wait E_0x148b730;
    %load/v 8, v0x148bcd0_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/1 T_14.0, 6;
    %cmpi/u 8, 1, 1;
    %jmp/1 T_14.1, 6;
    %cmpi/u 8, 2, 1;
    %jmp/1 T_14.2, 6;
    %cmpi/u 8, 3, 1;
    %jmp/1 T_14.3, 6;
    %cmpi/u 8, 4, 1;
    %jmp/1 T_14.4, 6;
    %cmpi/u 8, 5, 1;
    %jmp/1 T_14.5, 6;
    %cmpi/u 8, 6, 1;
    %jmp/1 T_14.6, 6;
    %cmpi/u 8, 7, 1;
    %jmp/1 T_14.7, 6;
    %jmp T_14.8;
T_14.0 ;
    %set/v v0x148bc00_0, 0, 1;
    %set/v v0x148b9a0_0, 0, 1;
    %set/v v0x148b7a0_0, 0, 1;
    %set/v v0x148ba80_0, 0, 1;
    %load/v 8, v0x148b870_0, 1;
    %mov 9, 0, 31;
    %addi 8, 1, 32;
    %set/v v0x148b870_0, 8, 1;
    %load/v 8, v0x148b870_0, 1;
    %mov 9, 0, 5;
    %cmpi/u 8, 8, 6;
    %jmp/0xz  T_14.9, 4;
    %set/v v0x148bcd0_0, 1, 1;
    %set/v v0x148b870_0, 0, 1;
T_14.9 ;
    %jmp T_14.8;
T_14.1 ;
    %set/v v0x148bc00_0, 0, 1;
    %set/v v0x148b9a0_0, 0, 1;
    %set/v v0x148b7a0_0, 1, 1;
    %set/v v0x148ba80_0, 0, 1;
    %load/v 8, v0x148bb00_0, 1;
    %jmp/0xz  T_14.11, 8;
    %set/v v0x148bcd0_0, 0, 1;
    %jmp T_14.12;
T_14.11 ;
    %set/v v0x148bcd0_0, 1, 1;
T_14.12 ;
    %jmp T_14.8;
T_14.2 ;
    %set/v v0x148bc00_0, 0, 1;
    %set/v v0x148b9a0_0, 0, 1;
    %set/v v0x148b7a0_0, 0, 1;
    %set/v v0x148ba80_0, 0, 1;
    %set/v v0x148bcd0_0, 1, 1;
    %jmp T_14.8;
T_14.3 ;
    %set/v v0x148bc00_0, 1, 1;
    %set/v v0x148b9a0_0, 0, 1;
    %set/v v0x148b7a0_0, 0, 1;
    %set/v v0x148ba80_0, 0, 1;
    %set/v v0x148bcd0_0, 1, 1;
    %jmp T_14.8;
T_14.4 ;
    %set/v v0x148bc00_0, 0, 1;
    %set/v v0x148b9a0_0, 0, 1;
    %set/v v0x148b7a0_0, 0, 1;
    %set/v v0x148ba80_0, 1, 1;
    %load/v 8, v0x148b870_0, 1;
    %mov 9, 0, 31;
    %addi 8, 1, 32;
    %set/v v0x148b870_0, 8, 1;
    %load/v 8, v0x148b870_0, 1;
    %mov 9, 0, 5;
    %cmpi/u 8, 8, 6;
    %jmp/0xz  T_14.13, 4;
    %set/v v0x148bcd0_0, 1, 1;
    %set/v v0x148b870_0, 0, 1;
T_14.13 ;
    %jmp T_14.8;
T_14.5 ;
    %set/v v0x148bc00_0, 0, 1;
    %set/v v0x148b9a0_0, 0, 1;
    %set/v v0x148b7a0_0, 0, 1;
    %set/v v0x148ba80_0, 0, 1;
    %load/v 8, v0x148b870_0, 1;
    %mov 9, 0, 31;
    %addi 8, 1, 32;
    %set/v v0x148b870_0, 8, 1;
    %load/v 8, v0x148b870_0, 1;
    %mov 9, 0, 5;
    %cmpi/u 8, 8, 6;
    %jmp/0xz  T_14.15, 4;
    %set/v v0x148bcd0_0, 0, 1;
    %set/v v0x148b870_0, 0, 1;
T_14.15 ;
    %jmp T_14.8;
T_14.6 ;
    %set/v v0x148bc00_0, 0, 1;
    %set/v v0x148b9a0_0, 1, 1;
    %set/v v0x148b7a0_0, 0, 1;
    %set/v v0x148ba80_0, 0, 1;
    %set/v v0x148bcd0_0, 1, 1;
    %jmp T_14.8;
T_14.7 ;
    %set/v v0x148bc00_0, 0, 1;
    %set/v v0x148b9a0_0, 0, 1;
    %set/v v0x148b7a0_0, 0, 1;
    %set/v v0x148ba80_0, 0, 1;
    %jmp T_14.8;
T_14.8 ;
    %load/v 8, v0x148b8f0_0, 1;
    %jmp/0xz  T_14.17, 8;
    %set/v v0x148b870_0, 0, 1;
    %set/v v0x148bcd0_0, 0, 1;
T_14.17 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x148af90;
T_15 ;
    %wait E_0x144f0a0;
    %load/v 8, v0x148b300_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_15.0, 4;
    %load/v 8, v0x148b1a0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x148b570_0, 0, 8;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v0x148b3b0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_15.2, 4;
    %load/v 16, v0x148b430_0, 1;
    %mov 8, 16, 1;
    %load/v 16, v0x148b570_0, 7; Select 7 out of 8 bits
    %mov 9, 16, 7;
    %ix/load 0, 8, 0;
    %assign/v0 v0x148b570_0, 0, 8;
T_15.2 ;
T_15.1 ;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.4, 4;
    %load/x1p 8, v0x148b570_0, 1;
    %jmp T_15.5;
T_15.4 ;
    %mov 8, 2, 1;
T_15.5 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x148b4f0_0, 0, 8;
    %load/v 8, v0x148b570_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x148b250_0, 0, 8;
    %jmp T_15;
    .thread T_15;
    .scope S_0x148ac10;
T_16 ;
    %wait E_0x144f0a0;
    %load/v 8, v0x148af10_0, 1;
    %jmp/0xz  T_16.0, 8;
    %load/v 8, v0x148adf0_0, 7;
    %set/v v0x148ae90_0, 8, 7;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x148a570;
T_17 ;
    %wait E_0x144f0a0;
    %load/v 8, v0x148ab30_0, 1;
    %jmp/0xz  T_17.0, 8;
    %load/v 8, v0x148a980_0, 8;
    %ix/getv 3, v0x148a860_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x148aab0, 0, 8;
t_0 ;
T_17.0 ;
    %ix/getv 3, v0x148a860_0;
    %load/av 8, v0x148aab0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x148aa00_0, 0, 8;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1456ca0;
T_18 ;
    %wait E_0x144f0a0;
    %load/v 8, v0x148a4c0_0, 1;
    %jmp/0xz  T_18.0, 8;
    %load/v 8, v0x148a380_0, 1;
    %set/v v0x148a420_0, 8, 1;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "spimemory.v";
    "./inputconditioner.v";
    "./fsm.v";
    "./shiftregister.v";
    "./flipFlopModules.v";
    "./datamemory.v";
