#
#
# Important note:
# Voltages are set to 2.5 Volts, even though the system runs at 3.3V. This could cause problems
# with drive strengths and such, but I am not exactly sure what.
#
# The reason this was done as follows:
# 1) The LVDS input clock spec needs to use a 2.5V LVDS source to work optimally. In our case
#    it is actually 3.3V. The problem that arises from this is the built in termination
#    will have the wrong value. We are just going to live with this for now.
# 2) We need to specify voltages to specify input types if we don't want any single ended
#    inputs to be treated as differential inputs.
# 3) All these pins are in the same banks, banks are all the same voltage. So we have to make
#    it think 2.5V for the LVDS clock to work, per #1.
#

#NET "." TNM_NET = "clk_50MHz";
#TIMEGRP Grpclk_50MHz =  "clk_50MHz";
#TIMESPEC TS_clk_50 = PERIOD "Grpclk_50MHz" 12 ns HIGH 50 %

# Reset
NET "reset" LOC = AN33 | IOSTANDARD = LVCMOS25 | CLOCK_DEDICATED_ROUTE = "FALSE"; /* HDR J6 - Pin 64 */
#NET "reset" LOC = AN32 | IOSTANDARD = LVCMOS25 | CLOCK_DEDICATED_ROUTE = "FALSE"; /* HDR J4 - Pin 64 */

# Clocks
NET "clk_200MHz" LOC = L19 | IOSTANDARD = LVCMOS25 | TNM_NET = "clk_200MHz";
TIMEGRP Grpclk_200MHz =  "clk_200MHz";
TIMESPEC TS_clk_200 = PERIOD "Grpclk_200MHz" 4300 ps HIGH 50 %;

#Debug pin
NET "compare_result" LOC = L34 | IOSTANDARD = LVCMOS25;

#Clock pin for probing
NET "debug_clk_50MHz" LOC = H33 | IOSTANDARD = LVCMOS25;  /* HDR J6 - Pin 2 */

#RENA/Frontend Board Connections
NET "frontend_clk_50MHz" LOC = AK32 | IOSTANDARD = LVCMOS25;  # HDR J6 - Pin 50
NET "frontend_tx" LOC = AL33 | IOSTANDARD = LVCMOS25;         # HDR J6 - Pin 54
NET "frontend_rx" LOC = AL34 | IOSTANDARD = LVCMOS25;         # HDR J6 - Pin 52


# GTP - SATA Cables
INST "Inst_datatransmission/Inst_GTP_module/inst_diff" LOC = BUFDS_X0Y3;
NET "gtp_clkp_pin" LOC = Y4;
NET "gtp_clkn_pin" LOC = Y3;
INST "Inst_datatransmission/Inst_GTP_module/GTPwrapper_i/tile0_gtp_wrapper_i/gtp_dual_i" LOC = GTP_DUAL_X0Y3;
NET "gtp_txp" LOC = AC2;
NET "gtp_rxp" LOC = W1;
NET "gtp_rxn" LOC = Y1;
NET "gtp_txn" LOC = AB2;

# Ethernet
NET "fpga_0_Hard_Ethernet_MAC_TemacPhy_RST_n_pin" TIG;
NET "fpga_0_Hard_Ethernet_MAC_TemacPhy_RST_n_pin" IOSTANDARD = LVCMOS25;
NET "fpga_0_Hard_Ethernet_MAC_TemacPhy_RST_n_pin" LOC = J14;
#Net fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin LOC = K17  |  IOSTANDARD = LVCMOS25;
NET "fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin[0]" IOSTANDARD = LVDCI_33;
NET "fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin[0]" LOC = AF11;
NET "fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin[1]" IOSTANDARD = LVDCI_33;
NET "fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin[1]" LOC = AE11;
NET "fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin[2]" IOSTANDARD = LVDCI_33;
NET "fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin[2]" LOC = AH9;
NET "fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin[3]" IOSTANDARD = LVDCI_33;
NET "fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin[3]" LOC = AH10;
NET "fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin[4]" IOSTANDARD = LVDCI_33;
NET "fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin[4]" LOC = AG8;
NET "fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin[5]" IOSTANDARD = LVDCI_33;
NET "fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin[5]" LOC = AH8;
NET "fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin[6]" IOSTANDARD = LVDCI_33;
NET "fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin[6]" LOC = AG10;
NET "fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin[7]" IOSTANDARD = LVDCI_33;
NET "fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin[7]" LOC = AG11;
NET "fpga_0_Hard_Ethernet_MAC_GMII_TX_EN_0_pin" IOSTANDARD = LVDCI_33;
NET "fpga_0_Hard_Ethernet_MAC_GMII_TX_EN_0_pin" LOC = AJ10;
NET "fpga_0_Hard_Ethernet_MAC_GMII_TX_ER_0_pin" IOSTANDARD = LVDCI_33;
NET "fpga_0_Hard_Ethernet_MAC_GMII_TX_ER_0_pin" LOC = AJ9;
NET "fpga_0_Hard_Ethernet_MAC_GMII_TX_CLK_0_pin" IOSTANDARD = LVCMOS25;
NET "fpga_0_Hard_Ethernet_MAC_GMII_TX_CLK_0_pin" LOC = J16;
NET "fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin[0]" IOSTANDARD = LVCMOS25;
NET "fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin[0]" LOC = A33;
NET "fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin[1]" IOSTANDARD = LVCMOS25;
NET "fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin[1]" LOC = B33;
NET "fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin[2]" IOSTANDARD = LVCMOS25;
NET "fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin[2]" LOC = C33;
NET "fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin[3]" IOSTANDARD = LVCMOS25;
NET "fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin[3]" LOC = C32;
NET "fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin[4]" IOSTANDARD = LVCMOS25;
NET "fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin[4]" LOC = D32;
NET "fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin[5]" IOSTANDARD = LVCMOS25;
NET "fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin[5]" LOC = C34;
NET "fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin[6]" IOSTANDARD = LVCMOS25;
NET "fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin[6]" LOC = D34;
NET "fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin[7]" IOSTANDARD = LVCMOS25;
NET "fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin[7]" LOC = F33;
NET "fpga_0_Hard_Ethernet_MAC_GMII_RX_DV_0_pin" IOSTANDARD = LVCMOS25;
NET "fpga_0_Hard_Ethernet_MAC_GMII_RX_DV_0_pin" LOC = E32;
NET "fpga_0_Hard_Ethernet_MAC_GMII_RX_ER_0_pin" IOSTANDARD = LVCMOS25;
NET "fpga_0_Hard_Ethernet_MAC_GMII_RX_ER_0_pin" LOC = E33;
NET "fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin" IOSTANDARD = LVCMOS25;
NET "fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin" LOC = H17;

NET "boardid[0]" LOC = AE26;
NET "boardid[1]" LOC = AC25;
NET "boardid[2]" LOC = AC24;

NET "dip_switch[1]" LOC = U25;
NET "dip_switch[2]" LOC = AG27;
NET "dip_switch[3]" LOC = AF25;
NET "dip_switch[4]" LOC = AF26;
NET "dip_switch[5]" LOC = AE27;
