--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml vga_display.twx vga_display.ncd -o vga_display.twr
vga_display.pcf -ucf vga_display.ucf

Design file:              vga_display.ncd
Physical constraint file: vga_display.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 138 paths analyzed, 54 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.741ns.
--------------------------------------------------------------------------------

Paths for end point count_15 (SLICE_X18Y37.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          count_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.691ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.147 - 0.162)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.AQ      Tcko                  0.447   count<3>
                                                       count_0
    SLICE_X18Y34.A5      net (fanout=1)        0.390   count<0>
    SLICE_X18Y34.COUT    Topcya                0.379   count<3>
                                                       Mcount_count_lut<0>_INV_0
                                                       Mcount_count_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   Mcount_count_cy<3>
    SLICE_X18Y35.COUT    Tbyp                  0.076   count<7>
                                                       Mcount_count_cy<7>
    SLICE_X18Y36.CIN     net (fanout=1)        0.003   Mcount_count_cy<7>
    SLICE_X18Y36.COUT    Tbyp                  0.076   count<11>
                                                       Mcount_count_cy<11>
    SLICE_X18Y37.CIN     net (fanout=1)        0.003   Mcount_count_cy<11>
    SLICE_X18Y37.CLK     Tcinck                0.314   count<15>
                                                       Mcount_count_xor<15>
                                                       count_15
    -------------------------------------------------  ---------------------------
    Total                                      1.691ns (1.292ns logic, 0.399ns route)
                                                       (76.4% logic, 23.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_4 (FF)
  Destination:          count_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.612ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.147 - 0.161)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_4 to count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y35.AQ      Tcko                  0.447   count<7>
                                                       count_4
    SLICE_X18Y35.A5      net (fanout=1)        0.390   count<4>
    SLICE_X18Y35.COUT    Topcya                0.379   count<7>
                                                       count<4>_rt
                                                       Mcount_count_cy<7>
    SLICE_X18Y36.CIN     net (fanout=1)        0.003   Mcount_count_cy<7>
    SLICE_X18Y36.COUT    Tbyp                  0.076   count<11>
                                                       Mcount_count_cy<11>
    SLICE_X18Y37.CIN     net (fanout=1)        0.003   Mcount_count_cy<11>
    SLICE_X18Y37.CLK     Tcinck                0.314   count<15>
                                                       Mcount_count_xor<15>
                                                       count_15
    -------------------------------------------------  ---------------------------
    Total                                      1.612ns (1.216ns logic, 0.396ns route)
                                                       (75.4% logic, 24.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_3 (FF)
  Destination:          count_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.546ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.147 - 0.162)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_3 to count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.DQ      Tcko                  0.447   count<3>
                                                       count_3
    SLICE_X18Y34.D5      net (fanout=1)        0.363   count<3>
    SLICE_X18Y34.COUT    Topcyd                0.261   count<3>
                                                       count<3>_rt
                                                       Mcount_count_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   Mcount_count_cy<3>
    SLICE_X18Y35.COUT    Tbyp                  0.076   count<7>
                                                       Mcount_count_cy<7>
    SLICE_X18Y36.CIN     net (fanout=1)        0.003   Mcount_count_cy<7>
    SLICE_X18Y36.COUT    Tbyp                  0.076   count<11>
                                                       Mcount_count_cy<11>
    SLICE_X18Y37.CIN     net (fanout=1)        0.003   Mcount_count_cy<11>
    SLICE_X18Y37.CLK     Tcinck                0.314   count<15>
                                                       Mcount_count_xor<15>
                                                       count_15
    -------------------------------------------------  ---------------------------
    Total                                      1.546ns (1.174ns logic, 0.372ns route)
                                                       (75.9% logic, 24.1% route)

--------------------------------------------------------------------------------

Paths for end point count_13 (SLICE_X18Y37.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          count_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.681ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.147 - 0.162)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.AQ      Tcko                  0.447   count<3>
                                                       count_0
    SLICE_X18Y34.A5      net (fanout=1)        0.390   count<0>
    SLICE_X18Y34.COUT    Topcya                0.379   count<3>
                                                       Mcount_count_lut<0>_INV_0
                                                       Mcount_count_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   Mcount_count_cy<3>
    SLICE_X18Y35.COUT    Tbyp                  0.076   count<7>
                                                       Mcount_count_cy<7>
    SLICE_X18Y36.CIN     net (fanout=1)        0.003   Mcount_count_cy<7>
    SLICE_X18Y36.COUT    Tbyp                  0.076   count<11>
                                                       Mcount_count_cy<11>
    SLICE_X18Y37.CIN     net (fanout=1)        0.003   Mcount_count_cy<11>
    SLICE_X18Y37.CLK     Tcinck                0.304   count<15>
                                                       Mcount_count_xor<15>
                                                       count_13
    -------------------------------------------------  ---------------------------
    Total                                      1.681ns (1.282ns logic, 0.399ns route)
                                                       (76.3% logic, 23.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_4 (FF)
  Destination:          count_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.602ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.147 - 0.161)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_4 to count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y35.AQ      Tcko                  0.447   count<7>
                                                       count_4
    SLICE_X18Y35.A5      net (fanout=1)        0.390   count<4>
    SLICE_X18Y35.COUT    Topcya                0.379   count<7>
                                                       count<4>_rt
                                                       Mcount_count_cy<7>
    SLICE_X18Y36.CIN     net (fanout=1)        0.003   Mcount_count_cy<7>
    SLICE_X18Y36.COUT    Tbyp                  0.076   count<11>
                                                       Mcount_count_cy<11>
    SLICE_X18Y37.CIN     net (fanout=1)        0.003   Mcount_count_cy<11>
    SLICE_X18Y37.CLK     Tcinck                0.304   count<15>
                                                       Mcount_count_xor<15>
                                                       count_13
    -------------------------------------------------  ---------------------------
    Total                                      1.602ns (1.206ns logic, 0.396ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_3 (FF)
  Destination:          count_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.536ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.147 - 0.162)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_3 to count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.DQ      Tcko                  0.447   count<3>
                                                       count_3
    SLICE_X18Y34.D5      net (fanout=1)        0.363   count<3>
    SLICE_X18Y34.COUT    Topcyd                0.261   count<3>
                                                       count<3>_rt
                                                       Mcount_count_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   Mcount_count_cy<3>
    SLICE_X18Y35.COUT    Tbyp                  0.076   count<7>
                                                       Mcount_count_cy<7>
    SLICE_X18Y36.CIN     net (fanout=1)        0.003   Mcount_count_cy<7>
    SLICE_X18Y36.COUT    Tbyp                  0.076   count<11>
                                                       Mcount_count_cy<11>
    SLICE_X18Y37.CIN     net (fanout=1)        0.003   Mcount_count_cy<11>
    SLICE_X18Y37.CLK     Tcinck                0.304   count<15>
                                                       Mcount_count_xor<15>
                                                       count_13
    -------------------------------------------------  ---------------------------
    Total                                      1.536ns (1.164ns logic, 0.372ns route)
                                                       (75.8% logic, 24.2% route)

--------------------------------------------------------------------------------

Paths for end point count_14 (SLICE_X18Y37.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          count_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.650ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.147 - 0.162)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.AQ      Tcko                  0.447   count<3>
                                                       count_0
    SLICE_X18Y34.A5      net (fanout=1)        0.390   count<0>
    SLICE_X18Y34.COUT    Topcya                0.379   count<3>
                                                       Mcount_count_lut<0>_INV_0
                                                       Mcount_count_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   Mcount_count_cy<3>
    SLICE_X18Y35.COUT    Tbyp                  0.076   count<7>
                                                       Mcount_count_cy<7>
    SLICE_X18Y36.CIN     net (fanout=1)        0.003   Mcount_count_cy<7>
    SLICE_X18Y36.COUT    Tbyp                  0.076   count<11>
                                                       Mcount_count_cy<11>
    SLICE_X18Y37.CIN     net (fanout=1)        0.003   Mcount_count_cy<11>
    SLICE_X18Y37.CLK     Tcinck                0.273   count<15>
                                                       Mcount_count_xor<15>
                                                       count_14
    -------------------------------------------------  ---------------------------
    Total                                      1.650ns (1.251ns logic, 0.399ns route)
                                                       (75.8% logic, 24.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_4 (FF)
  Destination:          count_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.571ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.147 - 0.161)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_4 to count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y35.AQ      Tcko                  0.447   count<7>
                                                       count_4
    SLICE_X18Y35.A5      net (fanout=1)        0.390   count<4>
    SLICE_X18Y35.COUT    Topcya                0.379   count<7>
                                                       count<4>_rt
                                                       Mcount_count_cy<7>
    SLICE_X18Y36.CIN     net (fanout=1)        0.003   Mcount_count_cy<7>
    SLICE_X18Y36.COUT    Tbyp                  0.076   count<11>
                                                       Mcount_count_cy<11>
    SLICE_X18Y37.CIN     net (fanout=1)        0.003   Mcount_count_cy<11>
    SLICE_X18Y37.CLK     Tcinck                0.273   count<15>
                                                       Mcount_count_xor<15>
                                                       count_14
    -------------------------------------------------  ---------------------------
    Total                                      1.571ns (1.175ns logic, 0.396ns route)
                                                       (74.8% logic, 25.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_3 (FF)
  Destination:          count_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.505ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.147 - 0.162)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_3 to count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.DQ      Tcko                  0.447   count<3>
                                                       count_3
    SLICE_X18Y34.D5      net (fanout=1)        0.363   count<3>
    SLICE_X18Y34.COUT    Topcyd                0.261   count<3>
                                                       count<3>_rt
                                                       Mcount_count_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   Mcount_count_cy<3>
    SLICE_X18Y35.COUT    Tbyp                  0.076   count<7>
                                                       Mcount_count_cy<7>
    SLICE_X18Y36.CIN     net (fanout=1)        0.003   Mcount_count_cy<7>
    SLICE_X18Y36.COUT    Tbyp                  0.076   count<11>
                                                       Mcount_count_cy<11>
    SLICE_X18Y37.CIN     net (fanout=1)        0.003   Mcount_count_cy<11>
    SLICE_X18Y37.CLK     Tcinck                0.273   count<15>
                                                       Mcount_count_xor<15>
                                                       count_14
    -------------------------------------------------  ---------------------------
    Total                                      1.505ns (1.133ns logic, 0.372ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clk_25Mhz (SLICE_X18Y33.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_1 (FF)
  Destination:          clk_25Mhz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.493ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.043 - 0.040)
  Source Clock:         ClkPort_BUFGP rising at 10.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_1 to clk_25Mhz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.BQ      Tcko                  0.234   count<3>
                                                       count_1
    SLICE_X18Y33.DX      net (fanout=2)        0.218   count<1>
    SLICE_X18Y33.CLK     Tckdi       (-Th)    -0.041   clk_25Mhz
                                                       clk_25Mhz
    -------------------------------------------------  ---------------------------
    Total                                      0.493ns (0.275ns logic, 0.218ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point count_15 (SLICE_X18Y37.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_15 (FF)
  Destination:          count_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.520ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ClkPort_BUFGP rising at 10.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_15 to count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y37.DQ      Tcko                  0.234   count<15>
                                                       count_15
    SLICE_X18Y37.D6      net (fanout=2)        0.022   count<15>
    SLICE_X18Y37.CLK     Tah         (-Th)    -0.264   count<15>
                                                       count<15>_rt
                                                       Mcount_count_xor<15>
                                                       count_15
    -------------------------------------------------  ---------------------------
    Total                                      0.520ns (0.498ns logic, 0.022ns route)
                                                       (95.8% logic, 4.2% route)

--------------------------------------------------------------------------------

Paths for end point count_5 (SLICE_X18Y35.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_5 (FF)
  Destination:          count_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ClkPort_BUFGP rising at 10.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_5 to count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y35.BQ      Tcko                  0.234   count<7>
                                                       count_5
    SLICE_X18Y35.B5      net (fanout=1)        0.058   count<5>
    SLICE_X18Y35.CLK     Tah         (-Th)    -0.237   count<7>
                                                       count<5>_rt
                                                       Mcount_count_cy<7>
                                                       count_5
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.471ns logic, 0.058ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: ClkPort_BUFGP/BUFG/I0
  Logical resource: ClkPort_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: ClkPort_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: dout<7>/CLK
  Logical resource: dout_4/CK
  Location pin: SLICE_X16Y16.CLK
  Clock network: ClkPort_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: dout<7>/CLK
  Logical resource: dout_5/CK
  Location pin: SLICE_X16Y16.CLK
  Clock network: ClkPort_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ClkPort
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkPort        |    1.741|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 138 paths, 0 nets, and 27 connections

Design statistics:
   Minimum period:   1.741ns{1}   (Maximum frequency: 574.383MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Apr 20 01:00:40 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 249 MB



