

================================================================
== Vitis HLS Report for 'read_in_stream_direct'
================================================================
* Date:           Wed Jul 31 17:04:14 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                           |                                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                          Instance                         |                      Module                     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74  |read_in_stream_direct_Pipeline_ln181_for_each_i  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-----------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      43|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     824|     710|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     218|    -|
|Register         |        -|     -|      87|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     911|     971|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+
    |                          Instance                         |                      Module                     | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+
    |grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74  |read_in_stream_direct_Pipeline_ln181_for_each_i  |        0|   0|  824|  710|    0|
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                      |                                                 |        0|   0|  824|  710|    0|
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |add_ln70_fu_88_p2  |         +|   0|  0|  18|          11|           3|
    |iters_fu_120_p2    |         +|   0|  0|  23|          16|          16|
    |ap_block_state1    |        or|   0|  0|   2|           1|           1|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  43|          28|          20|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  59|         11|    1|         11|
    |ap_done                |   9|          2|    1|          2|
    |in_stream_write        |   9|          2|    1|          2|
    |inout1_blk_n_AR        |   9|          2|    1|          2|
    |m_axi_inout1_ARADDR    |  14|          3|   64|        192|
    |m_axi_inout1_ARBURST   |   9|          2|    2|          4|
    |m_axi_inout1_ARCACHE   |   9|          2|    4|          8|
    |m_axi_inout1_ARID      |   9|          2|    1|          2|
    |m_axi_inout1_ARLEN     |  14|          3|   32|         96|
    |m_axi_inout1_ARLOCK    |   9|          2|    2|          4|
    |m_axi_inout1_ARPROT    |   9|          2|    3|          6|
    |m_axi_inout1_ARQOS     |   9|          2|    4|          8|
    |m_axi_inout1_ARREGION  |   9|          2|    4|          8|
    |m_axi_inout1_ARSIZE    |   9|          2|    3|          6|
    |m_axi_inout1_ARUSER    |   9|          2|    1|          2|
    |m_axi_inout1_ARVALID   |  14|          3|    1|          3|
    |m_axi_inout1_RREADY    |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 218|         46|  126|        358|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                  | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                               |  10|   0|   10|          0|
    |ap_done_reg                                                             |   1|   0|    1|          0|
    |grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_ap_start_reg  |   1|   0|    1|          0|
    |iters_reg_151                                                           |  16|   0|   16|          0|
    |trunc_ln_i_reg_162                                                      |  59|   0|   59|          0|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                   |  87|   0|   87|          0|
    +------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+--------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  read_in_stream_direct|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  read_in_stream_direct|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  read_in_stream_direct|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  read_in_stream_direct|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  read_in_stream_direct|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  read_in_stream_direct|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  read_in_stream_direct|  return value|
|in_stream_din             |  out|  512|     ap_fifo|              in_stream|       pointer|
|in_stream_num_data_valid  |   in|    7|     ap_fifo|              in_stream|       pointer|
|in_stream_fifo_cap        |   in|    7|     ap_fifo|              in_stream|       pointer|
|in_stream_full_n          |   in|    1|     ap_fifo|              in_stream|       pointer|
|in_stream_write           |  out|    1|     ap_fifo|              in_stream|       pointer|
|m_axi_inout1_AWVALID      |  out|    1|       m_axi|                 inout1|       pointer|
|m_axi_inout1_AWREADY      |   in|    1|       m_axi|                 inout1|       pointer|
|m_axi_inout1_AWADDR       |  out|   64|       m_axi|                 inout1|       pointer|
|m_axi_inout1_AWID         |  out|    1|       m_axi|                 inout1|       pointer|
|m_axi_inout1_AWLEN        |  out|   32|       m_axi|                 inout1|       pointer|
|m_axi_inout1_AWSIZE       |  out|    3|       m_axi|                 inout1|       pointer|
|m_axi_inout1_AWBURST      |  out|    2|       m_axi|                 inout1|       pointer|
|m_axi_inout1_AWLOCK       |  out|    2|       m_axi|                 inout1|       pointer|
|m_axi_inout1_AWCACHE      |  out|    4|       m_axi|                 inout1|       pointer|
|m_axi_inout1_AWPROT       |  out|    3|       m_axi|                 inout1|       pointer|
|m_axi_inout1_AWQOS        |  out|    4|       m_axi|                 inout1|       pointer|
|m_axi_inout1_AWREGION     |  out|    4|       m_axi|                 inout1|       pointer|
|m_axi_inout1_AWUSER       |  out|    1|       m_axi|                 inout1|       pointer|
|m_axi_inout1_WVALID       |  out|    1|       m_axi|                 inout1|       pointer|
|m_axi_inout1_WREADY       |   in|    1|       m_axi|                 inout1|       pointer|
|m_axi_inout1_WDATA        |  out|  256|       m_axi|                 inout1|       pointer|
|m_axi_inout1_WSTRB        |  out|   32|       m_axi|                 inout1|       pointer|
|m_axi_inout1_WLAST        |  out|    1|       m_axi|                 inout1|       pointer|
|m_axi_inout1_WID          |  out|    1|       m_axi|                 inout1|       pointer|
|m_axi_inout1_WUSER        |  out|    1|       m_axi|                 inout1|       pointer|
|m_axi_inout1_ARVALID      |  out|    1|       m_axi|                 inout1|       pointer|
|m_axi_inout1_ARREADY      |   in|    1|       m_axi|                 inout1|       pointer|
|m_axi_inout1_ARADDR       |  out|   64|       m_axi|                 inout1|       pointer|
|m_axi_inout1_ARID         |  out|    1|       m_axi|                 inout1|       pointer|
|m_axi_inout1_ARLEN        |  out|   32|       m_axi|                 inout1|       pointer|
|m_axi_inout1_ARSIZE       |  out|    3|       m_axi|                 inout1|       pointer|
|m_axi_inout1_ARBURST      |  out|    2|       m_axi|                 inout1|       pointer|
|m_axi_inout1_ARLOCK       |  out|    2|       m_axi|                 inout1|       pointer|
|m_axi_inout1_ARCACHE      |  out|    4|       m_axi|                 inout1|       pointer|
|m_axi_inout1_ARPROT       |  out|    3|       m_axi|                 inout1|       pointer|
|m_axi_inout1_ARQOS        |  out|    4|       m_axi|                 inout1|       pointer|
|m_axi_inout1_ARREGION     |  out|    4|       m_axi|                 inout1|       pointer|
|m_axi_inout1_ARUSER       |  out|    1|       m_axi|                 inout1|       pointer|
|m_axi_inout1_RVALID       |   in|    1|       m_axi|                 inout1|       pointer|
|m_axi_inout1_RREADY       |  out|    1|       m_axi|                 inout1|       pointer|
|m_axi_inout1_RDATA        |   in|  256|       m_axi|                 inout1|       pointer|
|m_axi_inout1_RLAST        |   in|    1|       m_axi|                 inout1|       pointer|
|m_axi_inout1_RID          |   in|    1|       m_axi|                 inout1|       pointer|
|m_axi_inout1_RFIFONUM     |   in|    9|       m_axi|                 inout1|       pointer|
|m_axi_inout1_RUSER        |   in|    1|       m_axi|                 inout1|       pointer|
|m_axi_inout1_RRESP        |   in|    2|       m_axi|                 inout1|       pointer|
|m_axi_inout1_BVALID       |   in|    1|       m_axi|                 inout1|       pointer|
|m_axi_inout1_BREADY       |  out|    1|       m_axi|                 inout1|       pointer|
|m_axi_inout1_BRESP        |   in|    2|       m_axi|                 inout1|       pointer|
|m_axi_inout1_BID          |   in|    1|       m_axi|                 inout1|       pointer|
|m_axi_inout1_BUSER        |   in|    1|       m_axi|                 inout1|       pointer|
|src                       |   in|   64|     ap_none|                    src|        scalar|
|in_dim_offset             |   in|   10|     ap_none|          in_dim_offset|        scalar|
+--------------------------+-----+-----+------------+-----------------------+--------------+

