

================================================================
== Vitis HLS Report for 'deAes_return_Pipeline_addRoundKey_label0'
================================================================
* Date:           Fri Jun 17 13:16:16 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  1.588 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.720 us|  0.720 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- addRoundKey_label0  |       16|       16|         4|          4|          1|     4|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     151|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     133|    -|
|Register         |        -|     -|     171|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     171|     284|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln174_fu_124_p2    |         +|   0|  0|  10|           3|           1|
    |icmp_ln174_fu_118_p2   |      icmp|   0|  0|   9|           3|           4|
    |xor_ln179_1_fu_228_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln179_2_fu_240_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln179_3_fu_246_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln179_5_fu_135_p2  |       xor|   0|  0|   4|           3|           4|
    |xor_ln179_fu_222_p2    |       xor|   0|  0|  32|          32|          32|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 151|         137|         137|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  26|          5|    1|          5|
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i  |   9|          2|    3|          6|
    |cArray_address0     |  26|          5|    4|         20|
    |cArray_address1     |  26|          5|    4|         20|
    |cArray_d0           |  14|          3|   32|         96|
    |cArray_d1           |  14|          3|   32|         96|
    |i_5_fu_52           |   9|          2|    3|          6|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 133|         27|   80|        251|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   4|   0|    4|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |cArray_addr_1_reg_267  |   3|   0|    4|          1|
    |cArray_addr_2_reg_277  |   3|   0|    4|          1|
    |cArray_addr_4_reg_287  |   3|   0|    4|          1|
    |cArray_addr_5_reg_292  |   4|   0|    4|          0|
    |empty_123_reg_297      |   8|   0|    8|          0|
    |i_5_fu_52              |   3|   0|    3|          0|
    |i_reg_259              |   3|   0|    3|          0|
    |lshr_ln4_reg_302       |   8|   0|    8|          0|
    |xor_ln179_1_reg_312    |  32|   0|   32|          0|
    |xor_ln179_2_reg_317    |  32|   0|   32|          0|
    |xor_ln179_3_reg_322    |  32|   0|   32|          0|
    |xor_ln179_5_reg_272    |   3|   0|    3|          0|
    |xor_ln179_reg_307      |  32|   0|   32|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 171|   0|  174|          3|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-----------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  deAes_return_Pipeline_addRoundKey_label0|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  deAes_return_Pipeline_addRoundKey_label0|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  deAes_return_Pipeline_addRoundKey_label0|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  deAes_return_Pipeline_addRoundKey_label0|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  deAes_return_Pipeline_addRoundKey_label0|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  deAes_return_Pipeline_addRoundKey_label0|  return value|
|cArray_address0  |  out|    4|   ap_memory|                                    cArray|         array|
|cArray_ce0       |  out|    1|   ap_memory|                                    cArray|         array|
|cArray_we0       |  out|    1|   ap_memory|                                    cArray|         array|
|cArray_d0        |  out|   32|   ap_memory|                                    cArray|         array|
|cArray_q0        |   in|   32|   ap_memory|                                    cArray|         array|
|cArray_address1  |  out|    4|   ap_memory|                                    cArray|         array|
|cArray_ce1       |  out|    1|   ap_memory|                                    cArray|         array|
|cArray_we1       |  out|    1|   ap_memory|                                    cArray|         array|
|cArray_d1        |  out|   32|   ap_memory|                                    cArray|         array|
|cArray_q1        |   in|   32|   ap_memory|                                    cArray|         array|
|w_address0       |  out|    6|   ap_memory|                                         w|         array|
|w_ce0            |  out|    1|   ap_memory|                                         w|         array|
|w_q0             |   in|   32|   ap_memory|                                         w|         array|
+-----------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 4, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_5 = alloca i32 1"   --->   Operation 7 'alloca' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %i_5"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZL17convertToIntArrayPcPA4_i.exit"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = load i3 %i_5" [src/aes.cpp:174]   --->   Operation 10 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.58ns)   --->   "%icmp_ln174 = icmp_eq  i3 %i, i3 4" [src/aes.cpp:174]   --->   Operation 12 'icmp' 'icmp_ln174' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.67ns)   --->   "%add_ln174 = add i3 %i, i3 1" [src/aes.cpp:174]   --->   Operation 14 'add' 'add_ln174' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %icmp_ln174, void %.split22, void %_ZL11addRoundKeyPA4_iiPi.exit.preheader.exitStub" [src/aes.cpp:174]   --->   Operation 15 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_5_cast95 = zext i3 %i" [src/aes.cpp:174]   --->   Operation 16 'zext' 'i_5_cast95' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%cArray_addr_1 = getelementptr i32 %cArray, i64 0, i64 %i_5_cast95" [src/aes.cpp:179]   --->   Operation 17 'getelementptr' 'cArray_addr_1' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.12ns)   --->   "%xor_ln179_5 = xor i3 %i, i3 4" [src/aes.cpp:179]   --->   Operation 18 'xor' 'xor_ln179_5' <Predicate = (!icmp_ln174)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln179_3 = zext i3 %xor_ln179_5" [src/aes.cpp:179]   --->   Operation 19 'zext' 'zext_ln179_3' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%cArray_addr_2 = getelementptr i32 %cArray, i64 0, i64 %zext_ln179_3" [src/aes.cpp:179]   --->   Operation 20 'getelementptr' 'cArray_addr_2' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 5, i3 %i" [src/aes.cpp:176]   --->   Operation 21 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i6 %or_ln" [src/aes.cpp:176]   --->   Operation 22 'zext' 'zext_ln176' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%w_addr = getelementptr i32 %w, i64 0, i64 %zext_ln176" [src/aes.cpp:176]   --->   Operation 23 'getelementptr' 'w_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.23ns)   --->   "%w_load = load i6 %w_addr" [src/aes.cpp:176]   --->   Operation 24 'load' 'w_load' <Predicate = (!icmp_ln174)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_1 : Operation 25 [2/2] (0.67ns)   --->   "%cArray_load = load i4 %cArray_addr_1" [src/aes.cpp:179]   --->   Operation 25 'load' 'cArray_load' <Predicate = (!icmp_ln174)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 26 [2/2] (0.67ns)   --->   "%cArray_load_1 = load i4 %cArray_addr_2" [src/aes.cpp:179]   --->   Operation 26 'load' 'cArray_load_1' <Predicate = (!icmp_ln174)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln174 = store i3 %add_ln174, i3 %i_5" [src/aes.cpp:174]   --->   Operation 27 'store' 'store_ln174' <Predicate = (!icmp_ln174)> <Delay = 0.42>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = (icmp_ln174)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.58>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 1, i3 %i" [src/aes.cpp:179]   --->   Operation 28 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%cArray_addr_4 = getelementptr i32 %cArray, i64 0, i64 %tmp_s" [src/aes.cpp:179]   --->   Operation 29 'getelementptr' 'cArray_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln179 = sext i3 %xor_ln179_5" [src/aes.cpp:179]   --->   Operation 30 'sext' 'sext_ln179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln179_4 = zext i4 %sext_ln179" [src/aes.cpp:179]   --->   Operation 31 'zext' 'zext_ln179_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%cArray_addr_5 = getelementptr i32 %cArray, i64 0, i64 %zext_ln179_4" [src/aes.cpp:179]   --->   Operation 32 'getelementptr' 'cArray_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/2] (1.23ns)   --->   "%w_load = load i6 %w_addr" [src/aes.cpp:176]   --->   Operation 33 'load' 'w_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty_123 = trunc i32 %w_load" [src/aes.cpp:176]   --->   Operation 34 'trunc' 'empty_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load, i32 24, i32 31" [src/aes.cpp:95]   --->   Operation 35 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i8 %lshr_ln" [src/aes.cpp:95]   --->   Operation 36 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load, i32 16, i32 23" [src/aes.cpp:97]   --->   Operation 37 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i8 %lshr_ln3" [src/aes.cpp:99]   --->   Operation 38 'zext' 'zext_ln99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load, i32 8, i32 15" [src/aes.cpp:99]   --->   Operation 39 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/2] (0.67ns)   --->   "%cArray_load = load i4 %cArray_addr_1" [src/aes.cpp:179]   --->   Operation 40 'load' 'cArray_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 41 [1/1] (0.35ns)   --->   "%xor_ln179 = xor i32 %cArray_load, i32 %zext_ln95" [src/aes.cpp:179]   --->   Operation 41 'xor' 'xor_ln179' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/2] (0.67ns)   --->   "%cArray_load_1 = load i4 %cArray_addr_2" [src/aes.cpp:179]   --->   Operation 42 'load' 'cArray_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 43 [1/1] (0.35ns)   --->   "%xor_ln179_1 = xor i32 %cArray_load_1, i32 %zext_ln99" [src/aes.cpp:179]   --->   Operation 43 'xor' 'xor_ln179_1' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [2/2] (0.67ns)   --->   "%cArray_load_2 = load i4 %cArray_addr_4" [src/aes.cpp:179]   --->   Operation 44 'load' 'cArray_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 45 [2/2] (0.67ns)   --->   "%cArray_load_3 = load i4 %cArray_addr_5" [src/aes.cpp:179]   --->   Operation 45 'load' 'cArray_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 1.02>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i8 %lshr_ln4" [src/aes.cpp:101]   --->   Operation 46 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i8 %empty_123" [src/aes.cpp:179]   --->   Operation 47 'zext' 'zext_ln179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.67ns)   --->   "%store_ln179 = store i32 %xor_ln179, i4 %cArray_addr_1" [src/aes.cpp:179]   --->   Operation 48 'store' 'store_ln179' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 49 [1/1] (0.67ns)   --->   "%store_ln179 = store i32 %xor_ln179_1, i4 %cArray_addr_2" [src/aes.cpp:179]   --->   Operation 49 'store' 'store_ln179' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 50 [1/2] (0.67ns)   --->   "%cArray_load_2 = load i4 %cArray_addr_4" [src/aes.cpp:179]   --->   Operation 50 'load' 'cArray_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 51 [1/1] (0.35ns)   --->   "%xor_ln179_2 = xor i32 %cArray_load_2, i32 %zext_ln101" [src/aes.cpp:179]   --->   Operation 51 'xor' 'xor_ln179_2' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/2] (0.67ns)   --->   "%cArray_load_3 = load i4 %cArray_addr_5" [src/aes.cpp:179]   --->   Operation 52 'load' 'cArray_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 53 [1/1] (0.35ns)   --->   "%xor_ln179_3 = xor i32 %cArray_load_3, i32 %zext_ln179" [src/aes.cpp:179]   --->   Operation 53 'xor' 'xor_ln179_3' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.67>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln173 = specloopname void @_ssdm_op_SpecLoopName, void @empty_62" [src/aes.cpp:173]   --->   Operation 54 'specloopname' 'specloopname_ln173' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.67ns)   --->   "%store_ln179 = store i32 %xor_ln179_2, i4 %cArray_addr_4" [src/aes.cpp:179]   --->   Operation 55 'store' 'store_ln179' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 56 [1/1] (0.67ns)   --->   "%store_ln179 = store i32 %xor_ln179_3, i4 %cArray_addr_5" [src/aes.cpp:179]   --->   Operation 56 'store' 'store_ln179' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZL17convertToIntArrayPcPA4_i.exit"   --->   Operation 57 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cArray]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_5                (alloca           ) [ 01000]
store_ln0          (store            ) [ 00000]
br_ln0             (br               ) [ 00000]
i                  (load             ) [ 00100]
specpipeline_ln0   (specpipeline     ) [ 00000]
icmp_ln174         (icmp             ) [ 01000]
empty              (speclooptripcount) [ 00000]
add_ln174          (add              ) [ 00000]
br_ln174           (br               ) [ 00000]
i_5_cast95         (zext             ) [ 00000]
cArray_addr_1      (getelementptr    ) [ 00110]
xor_ln179_5        (xor              ) [ 00100]
zext_ln179_3       (zext             ) [ 00000]
cArray_addr_2      (getelementptr    ) [ 00110]
or_ln              (bitconcatenate   ) [ 00000]
zext_ln176         (zext             ) [ 00000]
w_addr             (getelementptr    ) [ 00100]
store_ln174        (store            ) [ 00000]
tmp_s              (bitconcatenate   ) [ 00000]
cArray_addr_4      (getelementptr    ) [ 00011]
sext_ln179         (sext             ) [ 00000]
zext_ln179_4       (zext             ) [ 00000]
cArray_addr_5      (getelementptr    ) [ 00011]
w_load             (load             ) [ 00000]
empty_123          (trunc            ) [ 00010]
lshr_ln            (partselect       ) [ 00000]
zext_ln95          (zext             ) [ 00000]
lshr_ln3           (partselect       ) [ 00000]
zext_ln99          (zext             ) [ 00000]
lshr_ln4           (partselect       ) [ 00010]
cArray_load        (load             ) [ 00000]
xor_ln179          (xor              ) [ 00010]
cArray_load_1      (load             ) [ 00000]
xor_ln179_1        (xor              ) [ 00010]
zext_ln101         (zext             ) [ 00000]
zext_ln179         (zext             ) [ 00000]
store_ln179        (store            ) [ 00000]
store_ln179        (store            ) [ 00000]
cArray_load_2      (load             ) [ 00000]
xor_ln179_2        (xor              ) [ 00001]
cArray_load_3      (load             ) [ 00000]
xor_ln179_3        (xor              ) [ 00001]
specloopname_ln173 (specloopname     ) [ 00000]
store_ln179        (store            ) [ 00000]
store_ln179        (store            ) [ 00000]
br_ln0             (br               ) [ 00000]
ret_ln0            (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cArray">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cArray"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i61.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_62"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="i_5_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_5/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="cArray_addr_1_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="3" slack="0"/>
<pin id="60" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cArray_addr_1/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="cArray_addr_2_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="3" slack="0"/>
<pin id="67" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cArray_addr_2/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="w_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="6" slack="0"/>
<pin id="74" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="6" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_load/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="4" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="1"/>
<pin id="86" dir="0" index="2" bw="0" slack="0"/>
<pin id="88" dir="0" index="4" bw="4" slack="1"/>
<pin id="89" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="32" slack="0"/>
<pin id="91" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="cArray_load/1 cArray_load_1/1 cArray_load_2/2 cArray_load_3/2 store_ln179/3 store_ln179/3 store_ln179/4 store_ln179/4 "/>
</bind>
</comp>

<comp id="94" class="1004" name="cArray_addr_4_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="64" slack="0"/>
<pin id="98" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cArray_addr_4/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="cArray_addr_5_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="4" slack="0"/>
<pin id="105" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cArray_addr_5/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln0_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="3" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="i_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="3" slack="0"/>
<pin id="117" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln174_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="3" slack="0"/>
<pin id="120" dir="0" index="1" bw="3" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln174/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add_ln174_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="3" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln174/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="i_5_cast95_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="3" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_5_cast95/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="xor_ln179_5_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="3" slack="0"/>
<pin id="137" dir="0" index="1" bw="3" slack="0"/>
<pin id="138" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln179_5/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="zext_ln179_3_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="3" slack="0"/>
<pin id="143" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_3/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="or_ln_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="6" slack="0"/>
<pin id="148" dir="0" index="1" bw="3" slack="0"/>
<pin id="149" dir="0" index="2" bw="3" slack="0"/>
<pin id="150" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln176_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="6" slack="0"/>
<pin id="156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln176/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln174_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="3" slack="0"/>
<pin id="161" dir="0" index="1" bw="3" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln174/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_s_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="3" slack="1"/>
<pin id="168" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="sext_ln179_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="3" slack="1"/>
<pin id="174" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln179/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="zext_ln179_4_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="3" slack="0"/>
<pin id="177" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_4/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="empty_123_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_123/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="lshr_ln_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="6" slack="0"/>
<pin id="188" dir="0" index="3" bw="6" slack="0"/>
<pin id="189" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln95_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="lshr_ln3_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="0" index="2" bw="6" slack="0"/>
<pin id="202" dir="0" index="3" bw="6" slack="0"/>
<pin id="203" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln3/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln99_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln99/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="lshr_ln4_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="0" index="2" bw="5" slack="0"/>
<pin id="216" dir="0" index="3" bw="5" slack="0"/>
<pin id="217" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln4/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="xor_ln179_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln179/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="xor_ln179_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln179_1/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln101_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln179_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="1"/>
<pin id="239" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="xor_ln179_2_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln179_2/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="xor_ln179_3_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln179_3/3 "/>
</bind>
</comp>

<comp id="252" class="1005" name="i_5_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="3" slack="0"/>
<pin id="254" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="259" class="1005" name="i_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="3" slack="1"/>
<pin id="261" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="267" class="1005" name="cArray_addr_1_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="1"/>
<pin id="269" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cArray_addr_1 "/>
</bind>
</comp>

<comp id="272" class="1005" name="xor_ln179_5_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="3" slack="1"/>
<pin id="274" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln179_5 "/>
</bind>
</comp>

<comp id="277" class="1005" name="cArray_addr_2_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="1"/>
<pin id="279" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cArray_addr_2 "/>
</bind>
</comp>

<comp id="282" class="1005" name="w_addr_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="6" slack="1"/>
<pin id="284" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w_addr "/>
</bind>
</comp>

<comp id="287" class="1005" name="cArray_addr_4_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="1"/>
<pin id="289" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cArray_addr_4 "/>
</bind>
</comp>

<comp id="292" class="1005" name="cArray_addr_5_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="1"/>
<pin id="294" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cArray_addr_5 "/>
</bind>
</comp>

<comp id="297" class="1005" name="empty_123_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="1"/>
<pin id="299" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty_123 "/>
</bind>
</comp>

<comp id="302" class="1005" name="lshr_ln4_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="1"/>
<pin id="304" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln4 "/>
</bind>
</comp>

<comp id="307" class="1005" name="xor_ln179_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="1"/>
<pin id="309" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln179 "/>
</bind>
</comp>

<comp id="312" class="1005" name="xor_ln179_1_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln179_1 "/>
</bind>
</comp>

<comp id="317" class="1005" name="xor_ln179_2_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln179_2 "/>
</bind>
</comp>

<comp id="322" class="1005" name="xor_ln179_3_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="1"/>
<pin id="324" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln179_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="24" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="0" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="24" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="24" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="92"><net_src comp="56" pin="3"/><net_sink comp="83" pin=2"/></net>

<net id="93"><net_src comp="63" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="0" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="24" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="94" pin="3"/><net_sink comp="83" pin=2"/></net>

<net id="109"><net_src comp="101" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="114"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="122"><net_src comp="115" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="115" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="115" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="139"><net_src comp="115" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="16" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="144"><net_src comp="135" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="28" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="115" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="157"><net_src comp="146" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="163"><net_src comp="124" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="30" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="32" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="164" pin="3"/><net_sink comp="94" pin=2"/></net>

<net id="178"><net_src comp="172" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="183"><net_src comp="77" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="34" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="77" pin="3"/><net_sink comp="184" pin=1"/></net>

<net id="192"><net_src comp="36" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="193"><net_src comp="38" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="197"><net_src comp="184" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="34" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="77" pin="3"/><net_sink comp="198" pin=1"/></net>

<net id="206"><net_src comp="40" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="207"><net_src comp="42" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="211"><net_src comp="198" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="34" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="77" pin="3"/><net_sink comp="212" pin=1"/></net>

<net id="220"><net_src comp="44" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="221"><net_src comp="46" pin="0"/><net_sink comp="212" pin=3"/></net>

<net id="226"><net_src comp="83" pin="7"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="194" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="83" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="208" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="244"><net_src comp="83" pin="7"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="234" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="83" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="237" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="52" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="258"><net_src comp="252" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="262"><net_src comp="115" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="270"><net_src comp="56" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="275"><net_src comp="135" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="280"><net_src comp="63" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="285"><net_src comp="70" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="290"><net_src comp="94" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="295"><net_src comp="101" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="300"><net_src comp="180" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="305"><net_src comp="212" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="310"><net_src comp="222" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="83" pin=4"/></net>

<net id="315"><net_src comp="228" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="320"><net_src comp="240" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="83" pin=4"/></net>

<net id="325"><net_src comp="246" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="83" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cArray | {3 4 }
	Port: w | {}
 - Input state : 
	Port: deAes_return_Pipeline_addRoundKey_label0 : cArray | {1 2 3 }
	Port: deAes_return_Pipeline_addRoundKey_label0 : w | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln174 : 2
		add_ln174 : 2
		br_ln174 : 3
		i_5_cast95 : 2
		cArray_addr_1 : 3
		xor_ln179_5 : 2
		zext_ln179_3 : 2
		cArray_addr_2 : 3
		or_ln : 2
		zext_ln176 : 3
		w_addr : 4
		w_load : 5
		cArray_load : 4
		cArray_load_1 : 4
		store_ln174 : 3
	State 2
		cArray_addr_4 : 1
		zext_ln179_4 : 1
		cArray_addr_5 : 2
		empty_123 : 1
		lshr_ln : 1
		zext_ln95 : 2
		lshr_ln3 : 1
		zext_ln99 : 2
		lshr_ln4 : 1
		xor_ln179 : 3
		xor_ln179_1 : 3
		cArray_load_2 : 2
		cArray_load_3 : 3
	State 3
		xor_ln179_2 : 1
		xor_ln179_3 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |  xor_ln179_5_fu_135 |    0    |    3    |
|          |   xor_ln179_fu_222  |    0    |    32   |
|    xor   |  xor_ln179_1_fu_228 |    0    |    32   |
|          |  xor_ln179_2_fu_240 |    0    |    32   |
|          |  xor_ln179_3_fu_246 |    0    |    32   |
|----------|---------------------|---------|---------|
|    add   |   add_ln174_fu_124  |    0    |    10   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln174_fu_118  |    0    |    8    |
|----------|---------------------|---------|---------|
|          |  i_5_cast95_fu_130  |    0    |    0    |
|          | zext_ln179_3_fu_141 |    0    |    0    |
|          |  zext_ln176_fu_154  |    0    |    0    |
|   zext   | zext_ln179_4_fu_175 |    0    |    0    |
|          |   zext_ln95_fu_194  |    0    |    0    |
|          |   zext_ln99_fu_208  |    0    |    0    |
|          |  zext_ln101_fu_234  |    0    |    0    |
|          |  zext_ln179_fu_237  |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|     or_ln_fu_146    |    0    |    0    |
|          |     tmp_s_fu_164    |    0    |    0    |
|----------|---------------------|---------|---------|
|   sext   |  sext_ln179_fu_172  |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |   empty_123_fu_180  |    0    |    0    |
|----------|---------------------|---------|---------|
|          |    lshr_ln_fu_184   |    0    |    0    |
|partselect|   lshr_ln3_fu_198   |    0    |    0    |
|          |   lshr_ln4_fu_212   |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   149   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|cArray_addr_1_reg_267|    4   |
|cArray_addr_2_reg_277|    4   |
|cArray_addr_4_reg_287|    4   |
|cArray_addr_5_reg_292|    4   |
|  empty_123_reg_297  |    8   |
|     i_5_reg_252     |    3   |
|      i_reg_259      |    3   |
|   lshr_ln4_reg_302  |    8   |
|    w_addr_reg_282   |    6   |
| xor_ln179_1_reg_312 |   32   |
| xor_ln179_2_reg_317 |   32   |
| xor_ln179_3_reg_322 |   32   |
| xor_ln179_5_reg_272 |    3   |
|  xor_ln179_reg_307  |   32   |
+---------------------+--------+
|        Total        |   175  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_77 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_83 |  p0  |   4  |   4  |   16   ||    20   |
| grp_access_fu_83 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_83 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_83 |  p4  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   100  ||  2.331  ||    67   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   149  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   67   |
|  Register |    -   |   175  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   175  |   216  |
+-----------+--------+--------+--------+
