#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* I2C_I2C_FF */
#define I2C_I2C_FF__ADR CYREG_I2C_ADR
#define I2C_I2C_FF__CFG CYREG_I2C_CFG
#define I2C_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2C_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2C_I2C_FF__CSR CYREG_I2C_CSR
#define I2C_I2C_FF__D CYREG_I2C_D
#define I2C_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2C_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2C_I2C_FF__PM_ACT_MSK 0x04u
#define I2C_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2C_I2C_FF__PM_STBY_MSK 0x04u
#define I2C_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2C_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2C_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2C_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2C_I2C_FF__XCFG CYREG_I2C_XCFG

/* I2C_I2C_IRQ */
#define I2C_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_I2C_IRQ__INTC_MASK 0x8000u
#define I2C_I2C_IRQ__INTC_NUMBER 15u
#define I2C_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2C_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* I2C_SCL */
#define I2C_SCL__0__MASK 0x10u
#define I2C_SCL__0__PC CYREG_PRT12_PC4
#define I2C_SCL__0__PORT 12u
#define I2C_SCL__0__SHIFT 4
#define I2C_SCL__AG CYREG_PRT12_AG
#define I2C_SCL__BIE CYREG_PRT12_BIE
#define I2C_SCL__BIT_MASK CYREG_PRT12_BIT_MASK
#define I2C_SCL__BYP CYREG_PRT12_BYP
#define I2C_SCL__DM0 CYREG_PRT12_DM0
#define I2C_SCL__DM1 CYREG_PRT12_DM1
#define I2C_SCL__DM2 CYREG_PRT12_DM2
#define I2C_SCL__DR CYREG_PRT12_DR
#define I2C_SCL__INP_DIS CYREG_PRT12_INP_DIS
#define I2C_SCL__MASK 0x10u
#define I2C_SCL__PORT 12u
#define I2C_SCL__PRT CYREG_PRT12_PRT
#define I2C_SCL__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define I2C_SCL__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define I2C_SCL__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define I2C_SCL__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define I2C_SCL__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define I2C_SCL__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define I2C_SCL__PS CYREG_PRT12_PS
#define I2C_SCL__SHIFT 4
#define I2C_SCL__SIO_CFG CYREG_PRT12_SIO_CFG
#define I2C_SCL__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define I2C_SCL__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define I2C_SCL__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define I2C_SCL__SLW CYREG_PRT12_SLW

/* I2C_SDA */
#define I2C_SDA__0__MASK 0x20u
#define I2C_SDA__0__PC CYREG_PRT12_PC5
#define I2C_SDA__0__PORT 12u
#define I2C_SDA__0__SHIFT 5
#define I2C_SDA__AG CYREG_PRT12_AG
#define I2C_SDA__BIE CYREG_PRT12_BIE
#define I2C_SDA__BIT_MASK CYREG_PRT12_BIT_MASK
#define I2C_SDA__BYP CYREG_PRT12_BYP
#define I2C_SDA__DM0 CYREG_PRT12_DM0
#define I2C_SDA__DM1 CYREG_PRT12_DM1
#define I2C_SDA__DM2 CYREG_PRT12_DM2
#define I2C_SDA__DR CYREG_PRT12_DR
#define I2C_SDA__INP_DIS CYREG_PRT12_INP_DIS
#define I2C_SDA__MASK 0x20u
#define I2C_SDA__PORT 12u
#define I2C_SDA__PRT CYREG_PRT12_PRT
#define I2C_SDA__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define I2C_SDA__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define I2C_SDA__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define I2C_SDA__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define I2C_SDA__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define I2C_SDA__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define I2C_SDA__PS CYREG_PRT12_PS
#define I2C_SDA__SHIFT 5
#define I2C_SDA__SIO_CFG CYREG_PRT12_SIO_CFG
#define I2C_SDA__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define I2C_SDA__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define I2C_SDA__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define I2C_SDA__SLW CYREG_PRT12_SLW

/* PWM_PWMUDB */
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define PWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB04_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB04_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB04_MSK
#define PWM_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define PWM_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define PWM_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB04_MSK
#define PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB04_ST_CTL
#define PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB04_ST_CTL
#define PWM_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB04_ST
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define PWM_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B1_UDB04_A0
#define PWM_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B1_UDB04_A1
#define PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define PWM_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B1_UDB04_D0
#define PWM_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B1_UDB04_D1
#define PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define PWM_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B1_UDB04_F0
#define PWM_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B1_UDB04_F1
#define PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL

/* TFT_Clock_1 */
#define TFT_Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define TFT_Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define TFT_Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define TFT_Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define TFT_Clock_1__INDEX 0x00u
#define TFT_Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define TFT_Clock_1__PM_ACT_MSK 0x01u
#define TFT_Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define TFT_Clock_1__PM_STBY_MSK 0x01u

/* TFT_CS1B */
#define TFT_CS1B__0__MASK 0x01u
#define TFT_CS1B__0__PC CYREG_PRT2_PC0
#define TFT_CS1B__0__PORT 2u
#define TFT_CS1B__0__SHIFT 0
#define TFT_CS1B__AG CYREG_PRT2_AG
#define TFT_CS1B__AMUX CYREG_PRT2_AMUX
#define TFT_CS1B__BIE CYREG_PRT2_BIE
#define TFT_CS1B__BIT_MASK CYREG_PRT2_BIT_MASK
#define TFT_CS1B__BYP CYREG_PRT2_BYP
#define TFT_CS1B__CTL CYREG_PRT2_CTL
#define TFT_CS1B__DM0 CYREG_PRT2_DM0
#define TFT_CS1B__DM1 CYREG_PRT2_DM1
#define TFT_CS1B__DM2 CYREG_PRT2_DM2
#define TFT_CS1B__DR CYREG_PRT2_DR
#define TFT_CS1B__INP_DIS CYREG_PRT2_INP_DIS
#define TFT_CS1B__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define TFT_CS1B__LCD_EN CYREG_PRT2_LCD_EN
#define TFT_CS1B__MASK 0x01u
#define TFT_CS1B__PORT 2u
#define TFT_CS1B__PRT CYREG_PRT2_PRT
#define TFT_CS1B__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define TFT_CS1B__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define TFT_CS1B__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define TFT_CS1B__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define TFT_CS1B__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define TFT_CS1B__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define TFT_CS1B__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define TFT_CS1B__PS CYREG_PRT2_PS
#define TFT_CS1B__SHIFT 0
#define TFT_CS1B__SLW CYREG_PRT2_SLW

/* TFT_DB_LSB */
#define TFT_DB_LSB__0__MASK 0x01u
#define TFT_DB_LSB__0__PC CYREG_PRT3_PC0
#define TFT_DB_LSB__0__PORT 3u
#define TFT_DB_LSB__0__SHIFT 0
#define TFT_DB_LSB__1__MASK 0x02u
#define TFT_DB_LSB__1__PC CYREG_PRT3_PC1
#define TFT_DB_LSB__1__PORT 3u
#define TFT_DB_LSB__1__SHIFT 1
#define TFT_DB_LSB__2__MASK 0x04u
#define TFT_DB_LSB__2__PC CYREG_PRT3_PC2
#define TFT_DB_LSB__2__PORT 3u
#define TFT_DB_LSB__2__SHIFT 2
#define TFT_DB_LSB__3__MASK 0x08u
#define TFT_DB_LSB__3__PC CYREG_PRT3_PC3
#define TFT_DB_LSB__3__PORT 3u
#define TFT_DB_LSB__3__SHIFT 3
#define TFT_DB_LSB__4__MASK 0x10u
#define TFT_DB_LSB__4__PC CYREG_PRT3_PC4
#define TFT_DB_LSB__4__PORT 3u
#define TFT_DB_LSB__4__SHIFT 4
#define TFT_DB_LSB__5__MASK 0x20u
#define TFT_DB_LSB__5__PC CYREG_PRT3_PC5
#define TFT_DB_LSB__5__PORT 3u
#define TFT_DB_LSB__5__SHIFT 5
#define TFT_DB_LSB__6__MASK 0x40u
#define TFT_DB_LSB__6__PC CYREG_PRT3_PC6
#define TFT_DB_LSB__6__PORT 3u
#define TFT_DB_LSB__6__SHIFT 6
#define TFT_DB_LSB__7__MASK 0x80u
#define TFT_DB_LSB__7__PC CYREG_PRT3_PC7
#define TFT_DB_LSB__7__PORT 3u
#define TFT_DB_LSB__7__SHIFT 7
#define TFT_DB_LSB__AG CYREG_PRT3_AG
#define TFT_DB_LSB__AMUX CYREG_PRT3_AMUX
#define TFT_DB_LSB__BIE CYREG_PRT3_BIE
#define TFT_DB_LSB__BIT_MASK CYREG_PRT3_BIT_MASK
#define TFT_DB_LSB__BYP CYREG_PRT3_BYP
#define TFT_DB_LSB__CTL CYREG_PRT3_CTL
#define TFT_DB_LSB__DM0 CYREG_PRT3_DM0
#define TFT_DB_LSB__DM1 CYREG_PRT3_DM1
#define TFT_DB_LSB__DM2 CYREG_PRT3_DM2
#define TFT_DB_LSB__DR CYREG_PRT3_DR
#define TFT_DB_LSB__INP_DIS CYREG_PRT3_INP_DIS
#define TFT_DB_LSB__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define TFT_DB_LSB__LCD_EN CYREG_PRT3_LCD_EN
#define TFT_DB_LSB__MASK 0xFFu
#define TFT_DB_LSB__PORT 3u
#define TFT_DB_LSB__PRT CYREG_PRT3_PRT
#define TFT_DB_LSB__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define TFT_DB_LSB__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define TFT_DB_LSB__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define TFT_DB_LSB__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define TFT_DB_LSB__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define TFT_DB_LSB__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define TFT_DB_LSB__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define TFT_DB_LSB__PS CYREG_PRT3_PS
#define TFT_DB_LSB__SHIFT 0
#define TFT_DB_LSB__SLW CYREG_PRT3_SLW

/* TFT_DB_MSB */
#define TFT_DB_MSB__0__MASK 0x01u
#define TFT_DB_MSB__0__PC CYREG_PRT6_PC0
#define TFT_DB_MSB__0__PORT 6u
#define TFT_DB_MSB__0__SHIFT 0
#define TFT_DB_MSB__1__MASK 0x02u
#define TFT_DB_MSB__1__PC CYREG_PRT6_PC1
#define TFT_DB_MSB__1__PORT 6u
#define TFT_DB_MSB__1__SHIFT 1
#define TFT_DB_MSB__2__MASK 0x04u
#define TFT_DB_MSB__2__PC CYREG_PRT6_PC2
#define TFT_DB_MSB__2__PORT 6u
#define TFT_DB_MSB__2__SHIFT 2
#define TFT_DB_MSB__3__MASK 0x08u
#define TFT_DB_MSB__3__PC CYREG_PRT6_PC3
#define TFT_DB_MSB__3__PORT 6u
#define TFT_DB_MSB__3__SHIFT 3
#define TFT_DB_MSB__4__MASK 0x10u
#define TFT_DB_MSB__4__PC CYREG_PRT6_PC4
#define TFT_DB_MSB__4__PORT 6u
#define TFT_DB_MSB__4__SHIFT 4
#define TFT_DB_MSB__5__MASK 0x20u
#define TFT_DB_MSB__5__PC CYREG_PRT6_PC5
#define TFT_DB_MSB__5__PORT 6u
#define TFT_DB_MSB__5__SHIFT 5
#define TFT_DB_MSB__6__MASK 0x40u
#define TFT_DB_MSB__6__PC CYREG_PRT6_PC6
#define TFT_DB_MSB__6__PORT 6u
#define TFT_DB_MSB__6__SHIFT 6
#define TFT_DB_MSB__7__MASK 0x80u
#define TFT_DB_MSB__7__PC CYREG_PRT6_PC7
#define TFT_DB_MSB__7__PORT 6u
#define TFT_DB_MSB__7__SHIFT 7
#define TFT_DB_MSB__AG CYREG_PRT6_AG
#define TFT_DB_MSB__AMUX CYREG_PRT6_AMUX
#define TFT_DB_MSB__BIE CYREG_PRT6_BIE
#define TFT_DB_MSB__BIT_MASK CYREG_PRT6_BIT_MASK
#define TFT_DB_MSB__BYP CYREG_PRT6_BYP
#define TFT_DB_MSB__CTL CYREG_PRT6_CTL
#define TFT_DB_MSB__DM0 CYREG_PRT6_DM0
#define TFT_DB_MSB__DM1 CYREG_PRT6_DM1
#define TFT_DB_MSB__DM2 CYREG_PRT6_DM2
#define TFT_DB_MSB__DR CYREG_PRT6_DR
#define TFT_DB_MSB__INP_DIS CYREG_PRT6_INP_DIS
#define TFT_DB_MSB__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define TFT_DB_MSB__LCD_EN CYREG_PRT6_LCD_EN
#define TFT_DB_MSB__MASK 0xFFu
#define TFT_DB_MSB__PORT 6u
#define TFT_DB_MSB__PRT CYREG_PRT6_PRT
#define TFT_DB_MSB__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define TFT_DB_MSB__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define TFT_DB_MSB__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define TFT_DB_MSB__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define TFT_DB_MSB__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define TFT_DB_MSB__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define TFT_DB_MSB__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define TFT_DB_MSB__PS CYREG_PRT6_PS
#define TFT_DB_MSB__SHIFT 0
#define TFT_DB_MSB__SLW CYREG_PRT6_SLW
#define TFT_GraphLcd16_Lsb__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define TFT_GraphLcd16_Lsb__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define TFT_GraphLcd16_Lsb__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define TFT_GraphLcd16_Lsb__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define TFT_GraphLcd16_Lsb__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define TFT_GraphLcd16_Lsb__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define TFT_GraphLcd16_Lsb__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define TFT_GraphLcd16_Lsb__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define TFT_GraphLcd16_Lsb__A0_REG CYREG_B1_UDB06_A0
#define TFT_GraphLcd16_Lsb__A1_REG CYREG_B1_UDB06_A1
#define TFT_GraphLcd16_Lsb__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define TFT_GraphLcd16_Lsb__D0_REG CYREG_B1_UDB06_D0
#define TFT_GraphLcd16_Lsb__D1_REG CYREG_B1_UDB06_D1
#define TFT_GraphLcd16_Lsb__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define TFT_GraphLcd16_Lsb__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define TFT_GraphLcd16_Lsb__F0_REG CYREG_B1_UDB06_F0
#define TFT_GraphLcd16_Lsb__F1_REG CYREG_B1_UDB06_F1
#define TFT_GraphLcd16_Lsb__MSK_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define TFT_GraphLcd16_Lsb__PER_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define TFT_GraphLcd16_Lsb_PO__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define TFT_GraphLcd16_Lsb_PO__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define TFT_GraphLcd16_Lsb_PO__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define TFT_GraphLcd16_Lsb_PO__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define TFT_GraphLcd16_Lsb_PO__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define TFT_GraphLcd16_Lsb_PO__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define TFT_GraphLcd16_Lsb_PO__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define TFT_GraphLcd16_Lsb_PO__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define TFT_GraphLcd16_Lsb_PO__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define TFT_GraphLcd16_Lsb_PO__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define TFT_GraphLcd16_Lsb_PO__CONTROL_REG CYREG_B1_UDB06_CTL
#define TFT_GraphLcd16_Lsb_PO__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define TFT_GraphLcd16_Lsb_PO__COUNT_REG CYREG_B1_UDB06_CTL
#define TFT_GraphLcd16_Lsb_PO__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define TFT_GraphLcd16_Lsb_PO__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define TFT_GraphLcd16_Lsb_PO__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define TFT_GraphLcd16_Lsb_PO__PERIOD_REG CYREG_B1_UDB06_MSK
#define TFT_GraphLcd16_Msb__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define TFT_GraphLcd16_Msb__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define TFT_GraphLcd16_Msb__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define TFT_GraphLcd16_Msb__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define TFT_GraphLcd16_Msb__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define TFT_GraphLcd16_Msb__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define TFT_GraphLcd16_Msb__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define TFT_GraphLcd16_Msb__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define TFT_GraphLcd16_Msb__A0_REG CYREG_B1_UDB07_A0
#define TFT_GraphLcd16_Msb__A1_REG CYREG_B1_UDB07_A1
#define TFT_GraphLcd16_Msb__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define TFT_GraphLcd16_Msb__D0_REG CYREG_B1_UDB07_D0
#define TFT_GraphLcd16_Msb__D1_REG CYREG_B1_UDB07_D1
#define TFT_GraphLcd16_Msb__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define TFT_GraphLcd16_Msb__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define TFT_GraphLcd16_Msb__F0_REG CYREG_B1_UDB07_F0
#define TFT_GraphLcd16_Msb__F1_REG CYREG_B1_UDB07_F1
#define TFT_GraphLcd16_Msb__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define TFT_GraphLcd16_Msb__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define TFT_GraphLcd16_Msb_PO__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define TFT_GraphLcd16_Msb_PO__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define TFT_GraphLcd16_Msb_PO__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define TFT_GraphLcd16_Msb_PO__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define TFT_GraphLcd16_Msb_PO__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define TFT_GraphLcd16_Msb_PO__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define TFT_GraphLcd16_Msb_PO__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define TFT_GraphLcd16_Msb_PO__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define TFT_GraphLcd16_Msb_PO__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define TFT_GraphLcd16_Msb_PO__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define TFT_GraphLcd16_Msb_PO__CONTROL_REG CYREG_B1_UDB07_CTL
#define TFT_GraphLcd16_Msb_PO__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define TFT_GraphLcd16_Msb_PO__COUNT_REG CYREG_B1_UDB07_CTL
#define TFT_GraphLcd16_Msb_PO__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define TFT_GraphLcd16_Msb_PO__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define TFT_GraphLcd16_Msb_PO__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define TFT_GraphLcd16_Msb_PO__PERIOD_REG CYREG_B1_UDB07_MSK
#define TFT_GraphLcd16_MsbReg__0__MASK 0x01u
#define TFT_GraphLcd16_MsbReg__0__POS 0
#define TFT_GraphLcd16_MsbReg__1__MASK 0x02u
#define TFT_GraphLcd16_MsbReg__1__POS 1
#define TFT_GraphLcd16_MsbReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define TFT_GraphLcd16_MsbReg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define TFT_GraphLcd16_MsbReg__2__MASK 0x04u
#define TFT_GraphLcd16_MsbReg__2__POS 2
#define TFT_GraphLcd16_MsbReg__3__MASK 0x08u
#define TFT_GraphLcd16_MsbReg__3__POS 3
#define TFT_GraphLcd16_MsbReg__4__MASK 0x10u
#define TFT_GraphLcd16_MsbReg__4__POS 4
#define TFT_GraphLcd16_MsbReg__5__MASK 0x20u
#define TFT_GraphLcd16_MsbReg__5__POS 5
#define TFT_GraphLcd16_MsbReg__6__MASK 0x40u
#define TFT_GraphLcd16_MsbReg__6__POS 6
#define TFT_GraphLcd16_MsbReg__7__MASK 0x80u
#define TFT_GraphLcd16_MsbReg__7__POS 7
#define TFT_GraphLcd16_MsbReg__MASK 0xFFu
#define TFT_GraphLcd16_MsbReg__MASK_REG CYREG_B0_UDB07_MSK
#define TFT_GraphLcd16_MsbReg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define TFT_GraphLcd16_MsbReg__STATUS_REG CYREG_B0_UDB07_ST

/* TFT_LED_PWR */
#define TFT_LED_PWR__0__MASK 0x20u
#define TFT_LED_PWR__0__PC CYREG_PRT5_PC5
#define TFT_LED_PWR__0__PORT 5u
#define TFT_LED_PWR__0__SHIFT 5
#define TFT_LED_PWR__AG CYREG_PRT5_AG
#define TFT_LED_PWR__AMUX CYREG_PRT5_AMUX
#define TFT_LED_PWR__BIE CYREG_PRT5_BIE
#define TFT_LED_PWR__BIT_MASK CYREG_PRT5_BIT_MASK
#define TFT_LED_PWR__BYP CYREG_PRT5_BYP
#define TFT_LED_PWR__CTL CYREG_PRT5_CTL
#define TFT_LED_PWR__DM0 CYREG_PRT5_DM0
#define TFT_LED_PWR__DM1 CYREG_PRT5_DM1
#define TFT_LED_PWR__DM2 CYREG_PRT5_DM2
#define TFT_LED_PWR__DR CYREG_PRT5_DR
#define TFT_LED_PWR__INP_DIS CYREG_PRT5_INP_DIS
#define TFT_LED_PWR__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define TFT_LED_PWR__LCD_EN CYREG_PRT5_LCD_EN
#define TFT_LED_PWR__MASK 0x20u
#define TFT_LED_PWR__PORT 5u
#define TFT_LED_PWR__PRT CYREG_PRT5_PRT
#define TFT_LED_PWR__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define TFT_LED_PWR__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define TFT_LED_PWR__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define TFT_LED_PWR__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define TFT_LED_PWR__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define TFT_LED_PWR__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define TFT_LED_PWR__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define TFT_LED_PWR__PS CYREG_PRT5_PS
#define TFT_LED_PWR__SHIFT 5
#define TFT_LED_PWR__SLW CYREG_PRT5_SLW
#define TFT_LsbReg__0__MASK 0x01u
#define TFT_LsbReg__0__POS 0
#define TFT_LsbReg__1__MASK 0x02u
#define TFT_LsbReg__1__POS 1
#define TFT_LsbReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define TFT_LsbReg__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define TFT_LsbReg__2__MASK 0x04u
#define TFT_LsbReg__2__POS 2
#define TFT_LsbReg__3__MASK 0x08u
#define TFT_LsbReg__3__POS 3
#define TFT_LsbReg__4__MASK 0x10u
#define TFT_LsbReg__4__POS 4
#define TFT_LsbReg__5__MASK 0x20u
#define TFT_LsbReg__5__POS 5
#define TFT_LsbReg__6__MASK 0x40u
#define TFT_LsbReg__6__POS 6
#define TFT_LsbReg__7__MASK 0x80u
#define TFT_LsbReg__7__POS 7
#define TFT_LsbReg__MASK 0xFFu
#define TFT_LsbReg__MASK_REG CYREG_B1_UDB06_MSK
#define TFT_LsbReg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define TFT_LsbReg__PER_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define TFT_LsbReg__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define TFT_LsbReg__STATUS_CNT_REG CYREG_B1_UDB06_ST_CTL
#define TFT_LsbReg__STATUS_CONTROL_REG CYREG_B1_UDB06_ST_CTL
#define TFT_LsbReg__STATUS_REG CYREG_B1_UDB06_ST

/* TFT_RDB */
#define TFT_RDB__0__MASK 0x10u
#define TFT_RDB__0__PC CYREG_IO_PC_PRT15_PC4
#define TFT_RDB__0__PORT 15u
#define TFT_RDB__0__SHIFT 4
#define TFT_RDB__AG CYREG_PRT15_AG
#define TFT_RDB__AMUX CYREG_PRT15_AMUX
#define TFT_RDB__BIE CYREG_PRT15_BIE
#define TFT_RDB__BIT_MASK CYREG_PRT15_BIT_MASK
#define TFT_RDB__BYP CYREG_PRT15_BYP
#define TFT_RDB__CTL CYREG_PRT15_CTL
#define TFT_RDB__DM0 CYREG_PRT15_DM0
#define TFT_RDB__DM1 CYREG_PRT15_DM1
#define TFT_RDB__DM2 CYREG_PRT15_DM2
#define TFT_RDB__DR CYREG_PRT15_DR
#define TFT_RDB__INP_DIS CYREG_PRT15_INP_DIS
#define TFT_RDB__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define TFT_RDB__LCD_EN CYREG_PRT15_LCD_EN
#define TFT_RDB__MASK 0x10u
#define TFT_RDB__PORT 15u
#define TFT_RDB__PRT CYREG_PRT15_PRT
#define TFT_RDB__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define TFT_RDB__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define TFT_RDB__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define TFT_RDB__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define TFT_RDB__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define TFT_RDB__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define TFT_RDB__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define TFT_RDB__PS CYREG_PRT15_PS
#define TFT_RDB__SHIFT 4
#define TFT_RDB__SLW CYREG_PRT15_SLW

/* TFT_RS */
#define TFT_RS__0__MASK 0x20u
#define TFT_RS__0__PC CYREG_IO_PC_PRT15_PC5
#define TFT_RS__0__PORT 15u
#define TFT_RS__0__SHIFT 5
#define TFT_RS__AG CYREG_PRT15_AG
#define TFT_RS__AMUX CYREG_PRT15_AMUX
#define TFT_RS__BIE CYREG_PRT15_BIE
#define TFT_RS__BIT_MASK CYREG_PRT15_BIT_MASK
#define TFT_RS__BYP CYREG_PRT15_BYP
#define TFT_RS__CTL CYREG_PRT15_CTL
#define TFT_RS__DM0 CYREG_PRT15_DM0
#define TFT_RS__DM1 CYREG_PRT15_DM1
#define TFT_RS__DM2 CYREG_PRT15_DM2
#define TFT_RS__DR CYREG_PRT15_DR
#define TFT_RS__INP_DIS CYREG_PRT15_INP_DIS
#define TFT_RS__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define TFT_RS__LCD_EN CYREG_PRT15_LCD_EN
#define TFT_RS__MASK 0x20u
#define TFT_RS__PORT 15u
#define TFT_RS__PRT CYREG_PRT15_PRT
#define TFT_RS__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define TFT_RS__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define TFT_RS__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define TFT_RS__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define TFT_RS__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define TFT_RS__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define TFT_RS__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define TFT_RS__PS CYREG_PRT15_PS
#define TFT_RS__SHIFT 5
#define TFT_RS__SLW CYREG_PRT15_SLW
#define TFT_StsReg__0__MASK 0x01u
#define TFT_StsReg__0__POS 0
#define TFT_StsReg__1__MASK 0x02u
#define TFT_StsReg__1__POS 1
#define TFT_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define TFT_StsReg__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define TFT_StsReg__MASK 0x03u
#define TFT_StsReg__MASK_REG CYREG_B0_UDB06_MSK
#define TFT_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define TFT_StsReg__STATUS_REG CYREG_B0_UDB06_ST

/* TFT_WRB */
#define TFT_WRB__0__MASK 0x01u
#define TFT_WRB__0__PC CYREG_PRT12_PC0
#define TFT_WRB__0__PORT 12u
#define TFT_WRB__0__SHIFT 0
#define TFT_WRB__AG CYREG_PRT12_AG
#define TFT_WRB__BIE CYREG_PRT12_BIE
#define TFT_WRB__BIT_MASK CYREG_PRT12_BIT_MASK
#define TFT_WRB__BYP CYREG_PRT12_BYP
#define TFT_WRB__DM0 CYREG_PRT12_DM0
#define TFT_WRB__DM1 CYREG_PRT12_DM1
#define TFT_WRB__DM2 CYREG_PRT12_DM2
#define TFT_WRB__DR CYREG_PRT12_DR
#define TFT_WRB__INP_DIS CYREG_PRT12_INP_DIS
#define TFT_WRB__MASK 0x01u
#define TFT_WRB__PORT 12u
#define TFT_WRB__PRT CYREG_PRT12_PRT
#define TFT_WRB__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define TFT_WRB__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define TFT_WRB__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define TFT_WRB__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define TFT_WRB__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define TFT_WRB__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define TFT_WRB__PS CYREG_PRT12_PS
#define TFT_WRB__SHIFT 0
#define TFT_WRB__SIO_CFG CYREG_PRT12_SIO_CFG
#define TFT_WRB__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define TFT_WRB__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define TFT_WRB__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define TFT_WRB__SLW CYREG_PRT12_SLW

/* SPI0_BSPIM */
#define SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define SPI0_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB04_CTL
#define SPI0_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define SPI0_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB04_CTL
#define SPI0_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define SPI0_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB04_MSK
#define SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define SPI0_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB04_MSK
#define SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB04_ST_CTL
#define SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB04_ST_CTL
#define SPI0_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB04_ST
#define SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define SPI0_BSPIM_RxStsReg__4__MASK 0x10u
#define SPI0_BSPIM_RxStsReg__4__POS 4
#define SPI0_BSPIM_RxStsReg__5__MASK 0x20u
#define SPI0_BSPIM_RxStsReg__5__POS 5
#define SPI0_BSPIM_RxStsReg__6__MASK 0x40u
#define SPI0_BSPIM_RxStsReg__6__POS 6
#define SPI0_BSPIM_RxStsReg__MASK 0x70u
#define SPI0_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB05_MSK
#define SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define SPI0_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB05_ST
#define SPI0_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define SPI0_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define SPI0_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define SPI0_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define SPI0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define SPI0_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define SPI0_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define SPI0_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB05_A0
#define SPI0_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB05_A1
#define SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define SPI0_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB05_D0
#define SPI0_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB05_D1
#define SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define SPI0_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB05_F0
#define SPI0_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB05_F1
#define SPI0_BSPIM_TxStsReg__0__MASK 0x01u
#define SPI0_BSPIM_TxStsReg__0__POS 0
#define SPI0_BSPIM_TxStsReg__1__MASK 0x02u
#define SPI0_BSPIM_TxStsReg__1__POS 1
#define SPI0_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define SPI0_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define SPI0_BSPIM_TxStsReg__2__MASK 0x04u
#define SPI0_BSPIM_TxStsReg__2__POS 2
#define SPI0_BSPIM_TxStsReg__3__MASK 0x08u
#define SPI0_BSPIM_TxStsReg__3__POS 3
#define SPI0_BSPIM_TxStsReg__4__MASK 0x10u
#define SPI0_BSPIM_TxStsReg__4__POS 4
#define SPI0_BSPIM_TxStsReg__MASK 0x1Fu
#define SPI0_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB02_MSK
#define SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define SPI0_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB02_ST

/* SPI0_IntClock */
#define SPI0_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define SPI0_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define SPI0_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define SPI0_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPI0_IntClock__INDEX 0x01u
#define SPI0_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPI0_IntClock__PM_ACT_MSK 0x02u
#define SPI0_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPI0_IntClock__PM_STBY_MSK 0x02u

/* SPI0_MISO */
#define SPI0_MISO__0__MASK 0x80u
#define SPI0_MISO__0__PC CYREG_PRT2_PC7
#define SPI0_MISO__0__PORT 2u
#define SPI0_MISO__0__SHIFT 7
#define SPI0_MISO__AG CYREG_PRT2_AG
#define SPI0_MISO__AMUX CYREG_PRT2_AMUX
#define SPI0_MISO__BIE CYREG_PRT2_BIE
#define SPI0_MISO__BIT_MASK CYREG_PRT2_BIT_MASK
#define SPI0_MISO__BYP CYREG_PRT2_BYP
#define SPI0_MISO__CTL CYREG_PRT2_CTL
#define SPI0_MISO__DM0 CYREG_PRT2_DM0
#define SPI0_MISO__DM1 CYREG_PRT2_DM1
#define SPI0_MISO__DM2 CYREG_PRT2_DM2
#define SPI0_MISO__DR CYREG_PRT2_DR
#define SPI0_MISO__INP_DIS CYREG_PRT2_INP_DIS
#define SPI0_MISO__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SPI0_MISO__LCD_EN CYREG_PRT2_LCD_EN
#define SPI0_MISO__MASK 0x80u
#define SPI0_MISO__PORT 2u
#define SPI0_MISO__PRT CYREG_PRT2_PRT
#define SPI0_MISO__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SPI0_MISO__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SPI0_MISO__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SPI0_MISO__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SPI0_MISO__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SPI0_MISO__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SPI0_MISO__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SPI0_MISO__PS CYREG_PRT2_PS
#define SPI0_MISO__SHIFT 7
#define SPI0_MISO__SLW CYREG_PRT2_SLW

/* SPI0_MOSI */
#define SPI0_MOSI__0__MASK 0x04u
#define SPI0_MOSI__0__PC CYREG_PRT2_PC2
#define SPI0_MOSI__0__PORT 2u
#define SPI0_MOSI__0__SHIFT 2
#define SPI0_MOSI__AG CYREG_PRT2_AG
#define SPI0_MOSI__AMUX CYREG_PRT2_AMUX
#define SPI0_MOSI__BIE CYREG_PRT2_BIE
#define SPI0_MOSI__BIT_MASK CYREG_PRT2_BIT_MASK
#define SPI0_MOSI__BYP CYREG_PRT2_BYP
#define SPI0_MOSI__CTL CYREG_PRT2_CTL
#define SPI0_MOSI__DM0 CYREG_PRT2_DM0
#define SPI0_MOSI__DM1 CYREG_PRT2_DM1
#define SPI0_MOSI__DM2 CYREG_PRT2_DM2
#define SPI0_MOSI__DR CYREG_PRT2_DR
#define SPI0_MOSI__INP_DIS CYREG_PRT2_INP_DIS
#define SPI0_MOSI__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SPI0_MOSI__LCD_EN CYREG_PRT2_LCD_EN
#define SPI0_MOSI__MASK 0x04u
#define SPI0_MOSI__PORT 2u
#define SPI0_MOSI__PRT CYREG_PRT2_PRT
#define SPI0_MOSI__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SPI0_MOSI__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SPI0_MOSI__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SPI0_MOSI__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SPI0_MOSI__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SPI0_MOSI__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SPI0_MOSI__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SPI0_MOSI__PS CYREG_PRT2_PS
#define SPI0_MOSI__SHIFT 2
#define SPI0_MOSI__SLW CYREG_PRT2_SLW

/* SPI0_SCLK */
#define SPI0_SCLK__0__MASK 0x10u
#define SPI0_SCLK__0__PC CYREG_PRT2_PC4
#define SPI0_SCLK__0__PORT 2u
#define SPI0_SCLK__0__SHIFT 4
#define SPI0_SCLK__AG CYREG_PRT2_AG
#define SPI0_SCLK__AMUX CYREG_PRT2_AMUX
#define SPI0_SCLK__BIE CYREG_PRT2_BIE
#define SPI0_SCLK__BIT_MASK CYREG_PRT2_BIT_MASK
#define SPI0_SCLK__BYP CYREG_PRT2_BYP
#define SPI0_SCLK__CTL CYREG_PRT2_CTL
#define SPI0_SCLK__DM0 CYREG_PRT2_DM0
#define SPI0_SCLK__DM1 CYREG_PRT2_DM1
#define SPI0_SCLK__DM2 CYREG_PRT2_DM2
#define SPI0_SCLK__DR CYREG_PRT2_DR
#define SPI0_SCLK__INP_DIS CYREG_PRT2_INP_DIS
#define SPI0_SCLK__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SPI0_SCLK__LCD_EN CYREG_PRT2_LCD_EN
#define SPI0_SCLK__MASK 0x10u
#define SPI0_SCLK__PORT 2u
#define SPI0_SCLK__PRT CYREG_PRT2_PRT
#define SPI0_SCLK__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SPI0_SCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SPI0_SCLK__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SPI0_SCLK__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SPI0_SCLK__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SPI0_SCLK__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SPI0_SCLK__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SPI0_SCLK__PS CYREG_PRT2_PS
#define SPI0_SCLK__SHIFT 4
#define SPI0_SCLK__SLW CYREG_PRT2_SLW

/* nIRQ */
#define nIRQ__0__MASK 0x04u
#define nIRQ__0__PC CYREG_PRT5_PC2
#define nIRQ__0__PORT 5u
#define nIRQ__0__SHIFT 2
#define nIRQ__AG CYREG_PRT5_AG
#define nIRQ__AMUX CYREG_PRT5_AMUX
#define nIRQ__BIE CYREG_PRT5_BIE
#define nIRQ__BIT_MASK CYREG_PRT5_BIT_MASK
#define nIRQ__BYP CYREG_PRT5_BYP
#define nIRQ__CTL CYREG_PRT5_CTL
#define nIRQ__DM0 CYREG_PRT5_DM0
#define nIRQ__DM1 CYREG_PRT5_DM1
#define nIRQ__DM2 CYREG_PRT5_DM2
#define nIRQ__DR CYREG_PRT5_DR
#define nIRQ__INP_DIS CYREG_PRT5_INP_DIS
#define nIRQ__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define nIRQ__LCD_EN CYREG_PRT5_LCD_EN
#define nIRQ__MASK 0x04u
#define nIRQ__PORT 5u
#define nIRQ__PRT CYREG_PRT5_PRT
#define nIRQ__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define nIRQ__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define nIRQ__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define nIRQ__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define nIRQ__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define nIRQ__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define nIRQ__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define nIRQ__PS CYREG_PRT5_PS
#define nIRQ__SHIFT 2
#define nIRQ__SLW CYREG_PRT5_SLW

/* Buzzer */
#define Buzzer__0__MASK 0x08u
#define Buzzer__0__PC CYREG_PRT5_PC3
#define Buzzer__0__PORT 5u
#define Buzzer__0__SHIFT 3
#define Buzzer__AG CYREG_PRT5_AG
#define Buzzer__AMUX CYREG_PRT5_AMUX
#define Buzzer__BIE CYREG_PRT5_BIE
#define Buzzer__BIT_MASK CYREG_PRT5_BIT_MASK
#define Buzzer__BYP CYREG_PRT5_BYP
#define Buzzer__CTL CYREG_PRT5_CTL
#define Buzzer__DM0 CYREG_PRT5_DM0
#define Buzzer__DM1 CYREG_PRT5_DM1
#define Buzzer__DM2 CYREG_PRT5_DM2
#define Buzzer__DR CYREG_PRT5_DR
#define Buzzer__INP_DIS CYREG_PRT5_INP_DIS
#define Buzzer__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Buzzer__LCD_EN CYREG_PRT5_LCD_EN
#define Buzzer__MASK 0x08u
#define Buzzer__PORT 5u
#define Buzzer__PRT CYREG_PRT5_PRT
#define Buzzer__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Buzzer__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Buzzer__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Buzzer__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Buzzer__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Buzzer__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Buzzer__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Buzzer__PS CYREG_PRT5_PS
#define Buzzer__SHIFT 3
#define Buzzer__SLW CYREG_PRT5_SLW

/* SW_ISR */
#define SW_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define SW_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define SW_ISR__INTC_MASK 0x10u
#define SW_ISR__INTC_NUMBER 4u
#define SW_ISR__INTC_PRIOR_NUM 7u
#define SW_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define SW_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define SW_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PWR_INT */
#define PWR_INT__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define PWR_INT__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define PWR_INT__INTC_MASK 0x04u
#define PWR_INT__INTC_NUMBER 2u
#define PWR_INT__INTC_PRIOR_NUM 7u
#define PWR_INT__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define PWR_INT__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define PWR_INT__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* SPI_ISR */
#define SPI_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define SPI_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define SPI_ISR__INTC_MASK 0x08u
#define SPI_ISR__INTC_NUMBER 3u
#define SPI_ISR__INTC_PRIOR_NUM 7u
#define SPI_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define SPI_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define SPI_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* SW_USER */
#define SW_USER__0__MASK 0x40u
#define SW_USER__0__PC CYREG_PRT4_PC6
#define SW_USER__0__PORT 4u
#define SW_USER__0__SHIFT 6
#define SW_USER__AG CYREG_PRT4_AG
#define SW_USER__AMUX CYREG_PRT4_AMUX
#define SW_USER__BIE CYREG_PRT4_BIE
#define SW_USER__BIT_MASK CYREG_PRT4_BIT_MASK
#define SW_USER__BYP CYREG_PRT4_BYP
#define SW_USER__CTL CYREG_PRT4_CTL
#define SW_USER__DM0 CYREG_PRT4_DM0
#define SW_USER__DM1 CYREG_PRT4_DM1
#define SW_USER__DM2 CYREG_PRT4_DM2
#define SW_USER__DR CYREG_PRT4_DR
#define SW_USER__INP_DIS CYREG_PRT4_INP_DIS
#define SW_USER__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define SW_USER__LCD_EN CYREG_PRT4_LCD_EN
#define SW_USER__MASK 0x40u
#define SW_USER__PORT 4u
#define SW_USER__PRT CYREG_PRT4_PRT
#define SW_USER__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define SW_USER__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define SW_USER__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define SW_USER__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define SW_USER__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define SW_USER__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define SW_USER__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define SW_USER__PS CYREG_PRT4_PS
#define SW_USER__SHIFT 6
#define SW_USER__SLW CYREG_PRT4_SLW

/* USBUART_arb_int */
#define USBUART_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_arb_int__INTC_MASK 0x400000u
#define USBUART_arb_int__INTC_NUMBER 22u
#define USBUART_arb_int__INTC_PRIOR_NUM 7u
#define USBUART_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBUART_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_bus_reset */
#define USBUART_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_bus_reset__INTC_MASK 0x800000u
#define USBUART_bus_reset__INTC_NUMBER 23u
#define USBUART_bus_reset__INTC_PRIOR_NUM 7u
#define USBUART_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBUART_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_Dm */
#define USBUART_Dm__0__MASK 0x80u
#define USBUART_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBUART_Dm__0__PORT 15u
#define USBUART_Dm__0__SHIFT 7
#define USBUART_Dm__AG CYREG_PRT15_AG
#define USBUART_Dm__AMUX CYREG_PRT15_AMUX
#define USBUART_Dm__BIE CYREG_PRT15_BIE
#define USBUART_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dm__BYP CYREG_PRT15_BYP
#define USBUART_Dm__CTL CYREG_PRT15_CTL
#define USBUART_Dm__DM0 CYREG_PRT15_DM0
#define USBUART_Dm__DM1 CYREG_PRT15_DM1
#define USBUART_Dm__DM2 CYREG_PRT15_DM2
#define USBUART_Dm__DR CYREG_PRT15_DR
#define USBUART_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dm__MASK 0x80u
#define USBUART_Dm__PORT 15u
#define USBUART_Dm__PRT CYREG_PRT15_PRT
#define USBUART_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dm__PS CYREG_PRT15_PS
#define USBUART_Dm__SHIFT 7
#define USBUART_Dm__SLW CYREG_PRT15_SLW

/* USBUART_Dp */
#define USBUART_Dp__0__MASK 0x40u
#define USBUART_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBUART_Dp__0__PORT 15u
#define USBUART_Dp__0__SHIFT 6
#define USBUART_Dp__AG CYREG_PRT15_AG
#define USBUART_Dp__AMUX CYREG_PRT15_AMUX
#define USBUART_Dp__BIE CYREG_PRT15_BIE
#define USBUART_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dp__BYP CYREG_PRT15_BYP
#define USBUART_Dp__CTL CYREG_PRT15_CTL
#define USBUART_Dp__DM0 CYREG_PRT15_DM0
#define USBUART_Dp__DM1 CYREG_PRT15_DM1
#define USBUART_Dp__DM2 CYREG_PRT15_DM2
#define USBUART_Dp__DR CYREG_PRT15_DR
#define USBUART_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBUART_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dp__MASK 0x40u
#define USBUART_Dp__PORT 15u
#define USBUART_Dp__PRT CYREG_PRT15_PRT
#define USBUART_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dp__PS CYREG_PRT15_PS
#define USBUART_Dp__SHIFT 6
#define USBUART_Dp__SLW CYREG_PRT15_SLW
#define USBUART_Dp__SNAP CYREG_PICU_15_SNAP_15

/* USBUART_dp_int */
#define USBUART_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_dp_int__INTC_MASK 0x1000u
#define USBUART_dp_int__INTC_NUMBER 12u
#define USBUART_dp_int__INTC_PRIOR_NUM 7u
#define USBUART_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBUART_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_ep_0 */
#define USBUART_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_0__INTC_MASK 0x1000000u
#define USBUART_ep_0__INTC_NUMBER 24u
#define USBUART_ep_0__INTC_PRIOR_NUM 7u
#define USBUART_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBUART_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_ep_1 */
#define USBUART_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_1__INTC_MASK 0x20u
#define USBUART_ep_1__INTC_NUMBER 5u
#define USBUART_ep_1__INTC_PRIOR_NUM 7u
#define USBUART_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define USBUART_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_ep_2 */
#define USBUART_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_2__INTC_MASK 0x40u
#define USBUART_ep_2__INTC_NUMBER 6u
#define USBUART_ep_2__INTC_PRIOR_NUM 7u
#define USBUART_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define USBUART_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_ep_3 */
#define USBUART_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_3__INTC_MASK 0x80u
#define USBUART_ep_3__INTC_NUMBER 7u
#define USBUART_ep_3__INTC_PRIOR_NUM 7u
#define USBUART_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define USBUART_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_sof_int */
#define USBUART_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_sof_int__INTC_MASK 0x200000u
#define USBUART_sof_int__INTC_NUMBER 21u
#define USBUART_sof_int__INTC_PRIOR_NUM 7u
#define USBUART_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USBUART_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_USB */
#define USBUART_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBUART_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBUART_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBUART_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBUART_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBUART_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBUART_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBUART_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBUART_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBUART_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBUART_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBUART_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBUART_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBUART_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBUART_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBUART_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBUART_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBUART_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBUART_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBUART_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBUART_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBUART_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBUART_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBUART_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBUART_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBUART_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBUART_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBUART_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBUART_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBUART_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBUART_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBUART_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBUART_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBUART_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBUART_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBUART_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBUART_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBUART_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBUART_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBUART_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBUART_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBUART_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBUART_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBUART_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBUART_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBUART_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBUART_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBUART_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBUART_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBUART_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBUART_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBUART_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBUART_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBUART_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBUART_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBUART_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBUART_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBUART_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBUART_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBUART_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBUART_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBUART_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBUART_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBUART_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBUART_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBUART_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBUART_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBUART_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBUART_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBUART_USB__CR0 CYREG_USB_CR0
#define USBUART_USB__CR1 CYREG_USB_CR1
#define USBUART_USB__CWA CYREG_USB_CWA
#define USBUART_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBUART_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBUART_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBUART_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBUART_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBUART_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBUART_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBUART_USB__EP0_CR CYREG_USB_EP0_CR
#define USBUART_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBUART_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBUART_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBUART_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBUART_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBUART_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBUART_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBUART_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBUART_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBUART_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBUART_USB__PM_ACT_MSK 0x01u
#define USBUART_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBUART_USB__PM_STBY_MSK 0x01u
#define USBUART_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBUART_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBUART_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBUART_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBUART_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBUART_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBUART_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBUART_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBUART_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBUART_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBUART_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBUART_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBUART_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBUART_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBUART_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBUART_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBUART_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBUART_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBUART_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBUART_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBUART_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBUART_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBUART_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBUART_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBUART_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBUART_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBUART_USB__SOF0 CYREG_USB_SOF0
#define USBUART_USB__SOF1 CYREG_USB_SOF1
#define USBUART_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBUART_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBUART_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* ACC1_ISR */
#define ACC1_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ACC1_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ACC1_ISR__INTC_MASK 0x01u
#define ACC1_ISR__INTC_NUMBER 0u
#define ACC1_ISR__INTC_PRIOR_NUM 7u
#define ACC1_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ACC1_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ACC1_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ACC2_ISR */
#define ACC2_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ACC2_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ACC2_ISR__INTC_MASK 0x02u
#define ACC2_ISR__INTC_NUMBER 1u
#define ACC2_ISR__INTC_PRIOR_NUM 7u
#define ACC2_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define ACC2_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ACC2_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ACC_INT1 */
#define ACC_INT1__0__MASK 0x40u
#define ACC_INT1__0__PC CYREG_PRT12_PC6
#define ACC_INT1__0__PORT 12u
#define ACC_INT1__0__SHIFT 6
#define ACC_INT1__AG CYREG_PRT12_AG
#define ACC_INT1__BIE CYREG_PRT12_BIE
#define ACC_INT1__BIT_MASK CYREG_PRT12_BIT_MASK
#define ACC_INT1__BYP CYREG_PRT12_BYP
#define ACC_INT1__DM0 CYREG_PRT12_DM0
#define ACC_INT1__DM1 CYREG_PRT12_DM1
#define ACC_INT1__DM2 CYREG_PRT12_DM2
#define ACC_INT1__DR CYREG_PRT12_DR
#define ACC_INT1__INP_DIS CYREG_PRT12_INP_DIS
#define ACC_INT1__MASK 0x40u
#define ACC_INT1__PORT 12u
#define ACC_INT1__PRT CYREG_PRT12_PRT
#define ACC_INT1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define ACC_INT1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define ACC_INT1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define ACC_INT1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define ACC_INT1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define ACC_INT1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define ACC_INT1__PS CYREG_PRT12_PS
#define ACC_INT1__SHIFT 6
#define ACC_INT1__SIO_CFG CYREG_PRT12_SIO_CFG
#define ACC_INT1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define ACC_INT1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define ACC_INT1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define ACC_INT1__SLW CYREG_PRT12_SLW

/* ACC_INT2 */
#define ACC_INT2__0__MASK 0x80u
#define ACC_INT2__0__PC CYREG_PRT12_PC7
#define ACC_INT2__0__PORT 12u
#define ACC_INT2__0__SHIFT 7
#define ACC_INT2__AG CYREG_PRT12_AG
#define ACC_INT2__BIE CYREG_PRT12_BIE
#define ACC_INT2__BIT_MASK CYREG_PRT12_BIT_MASK
#define ACC_INT2__BYP CYREG_PRT12_BYP
#define ACC_INT2__DM0 CYREG_PRT12_DM0
#define ACC_INT2__DM1 CYREG_PRT12_DM1
#define ACC_INT2__DM2 CYREG_PRT12_DM2
#define ACC_INT2__DR CYREG_PRT12_DR
#define ACC_INT2__INP_DIS CYREG_PRT12_INP_DIS
#define ACC_INT2__MASK 0x80u
#define ACC_INT2__PORT 12u
#define ACC_INT2__PRT CYREG_PRT12_PRT
#define ACC_INT2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define ACC_INT2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define ACC_INT2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define ACC_INT2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define ACC_INT2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define ACC_INT2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define ACC_INT2__PS CYREG_PRT12_PS
#define ACC_INT2__SHIFT 7
#define ACC_INT2__SIO_CFG CYREG_PRT12_SIO_CFG
#define ACC_INT2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define ACC_INT2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define ACC_INT2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define ACC_INT2__SLW CYREG_PRT12_SLW

/* SPI_INTR */
#define SPI_INTR__0__MASK 0x20u
#define SPI_INTR__0__PC CYREG_PRT2_PC5
#define SPI_INTR__0__PORT 2u
#define SPI_INTR__0__SHIFT 5
#define SPI_INTR__AG CYREG_PRT2_AG
#define SPI_INTR__AMUX CYREG_PRT2_AMUX
#define SPI_INTR__BIE CYREG_PRT2_BIE
#define SPI_INTR__BIT_MASK CYREG_PRT2_BIT_MASK
#define SPI_INTR__BYP CYREG_PRT2_BYP
#define SPI_INTR__CTL CYREG_PRT2_CTL
#define SPI_INTR__DM0 CYREG_PRT2_DM0
#define SPI_INTR__DM1 CYREG_PRT2_DM1
#define SPI_INTR__DM2 CYREG_PRT2_DM2
#define SPI_INTR__DR CYREG_PRT2_DR
#define SPI_INTR__INP_DIS CYREG_PRT2_INP_DIS
#define SPI_INTR__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SPI_INTR__LCD_EN CYREG_PRT2_LCD_EN
#define SPI_INTR__MASK 0x20u
#define SPI_INTR__PORT 2u
#define SPI_INTR__PRT CYREG_PRT2_PRT
#define SPI_INTR__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SPI_INTR__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SPI_INTR__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SPI_INTR__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SPI_INTR__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SPI_INTR__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SPI_INTR__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SPI_INTR__PS CYREG_PRT2_PS
#define SPI_INTR__SHIFT 5
#define SPI_INTR__SLW CYREG_PRT2_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 48000000U
#define BCLK__BUS_CLK__KHZ 48000U
#define BCLK__BUS_CLK__MHZ 48U
#define CY_PROJECT_NAME "mbed-platform"
#define CY_VERSION "PSoC Creator  3.2"
#define CYDEV_CHIP_DIE_GEN4 2u
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 12u
#define CYDEV_CHIP_DIE_PSOC4A 5u
#define CYDEV_CHIP_DIE_PSOC5LP 11u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E16A069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 5u
#define CYDEV_CHIP_MEMBER_4C 9u
#define CYDEV_CHIP_MEMBER_4D 3u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 6u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4L 8u
#define CYDEV_CHIP_MEMBER_4M 7u
#define CYDEV_CHIP_MEMBER_5A 11u
#define CYDEV_CHIP_MEMBER_5B 10u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_GEN4_ES 17u
#define CYDEV_CHIP_REV_GEN4_ES2 33u
#define CYDEV_CHIP_REV_GEN4_PRODUCTION 17u
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000801Fu
#define CYDEV_PROJ_TYPE 2
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
