// Seed: 3648456470
module module_0 (
    input supply1 id_0,
    input supply1 id_1
);
  wire id_3;
  assign id_3 = ~1;
  logic [7:0] id_4;
  wire id_5;
  wire id_6, id_7;
  assign id_4[1] = id_7;
endmodule
module module_1 (
    input  tri1  id_0,
    output uwire id_1,
    input  uwire id_2,
    input  tri0  id_3,
    input  uwire id_4,
    output uwire id_5,
    input  wire  id_6,
    input  wand  id_7,
    output wor   id_8,
    input  tri   id_9,
    output wand  id_10,
    input  wire  id_11,
    input  uwire id_12,
    input  uwire id_13
);
  wire id_15;
  module_0(
      id_0, id_11
  );
endmodule
