{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "import mantle lattice ice40\n",
      "import mantle lattice mantle40\n",
      "from magma import *\n",
      "import os\n",
      "os.environ[\"MANTLE\"] = os.getenv(\"MANTLE\", \"coreir\")\n",
      "from mantle import *\n",
      "import mantle.common.operator\n",
      "\n",
      "TFF = DefineCircuit(\"TFF\", \"O\", Out(Bit), \"I\", In(Bit), *ClockInterface(has_ce=False))\n",
      "CE = VCC\n",
      "I = TFF.I\n",
      "value = DFF(has_ce=True, name=\"value\", init=0)\n",
      "value_CE = [CE]\n",
      "wireclock(TFF, value)\n",
      "O_0_tmp = value.O\n",
      "value_next_0_tmp = xor(I, O_0_tmp)\n",
      "wire(value_next_0_tmp, value.I)\n",
      "wire(O_0_tmp, TFF.O)\n",
      "if len(value_CE) == 1:\n",
      "    wire(value_CE[0], value.CE)\n",
      "else:\n",
      "    wire(and_(*value_CE), value.CE)\n",
      "EndDefine()\n"
     ]
    }
   ],
   "source": [
    "import os\n",
    "os.environ[\"MANTLE\"] = \"lattice\"\n",
    "import silica as si\n",
    "import magma as m\n",
    "\n",
    "@si.coroutine(inputs={\"I\": si.Bit})\n",
    "def TFF(init=False):\n",
    "    value = init\n",
    "    O = value\n",
    "    while True:\n",
    "        I = yield O\n",
    "        O = value\n",
    "        value = I ^ O\n",
    "        \n",
    "TFF = si.compile(TFF(), file_name=\"build/silica_tff.py\")\n",
    "        \n",
    "with open(\"build/silica_tff.py\", \"r\") as magma_file:\n",
    "    print(magma_file.read())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "compiling XOr2\n",
      "compiling TFF\n",
      "compiling FullAdder\n",
      "compiling Add2Cout\n",
      "compiling Register2\n",
      "compiling Counter2\n",
      "compiling main\n"
     ]
    }
   ],
   "source": [
    "from loam.boards.icestick import IceStick\n",
    "from mantle import Counter\n",
    "\n",
    "icestick = IceStick()\n",
    "icestick.Clock.on()\n",
    "for i in range(len(icestick.J1)):\n",
    "    icestick.J1[i].output().on()\n",
    "main = icestick.main()\n",
    "tff = TFF()\n",
    "counter = Counter(2)\n",
    "m.wire(counter.O[1], tff.I)\n",
    "m.wire(tff.O, main.J1[0])\n",
    "m.wire(m.bits(0, 7), main.J1[1:])\n",
    "\n",
    "m.compile(\"build/silica_tff\", main)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "-- Parsing `build/silica_tff.v' using frontend `verilog' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `build/silica_tff.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\XOr2'.\n",
      "Generating RTLIL representation for module `\\TFF'.\n",
      "Generating RTLIL representation for module `\\FullAdder'.\n",
      "Generating RTLIL representation for module `\\Add2Cout'.\n",
      "Generating RTLIL representation for module `\\Register2'.\n",
      "Generating RTLIL representation for module `\\Counter2'.\n",
      "Generating RTLIL representation for module `\\main'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "-- Running command `synth_ice40 -top main -blif build/silica_tff.blif' --\n",
      "\n",
      "2. Executing SYNTH_ICE40 pass.\n",
      "\n",
      "2.1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\SB_IO'.\n",
      "Generating RTLIL representation for module `\\SB_GB_IO'.\n",
      "Generating RTLIL representation for module `\\SB_GB'.\n",
      "Generating RTLIL representation for module `\\SB_LUT4'.\n",
      "Generating RTLIL representation for module `\\SB_CARRY'.\n",
      "Generating RTLIL representation for module `\\SB_DFF'.\n",
      "Generating RTLIL representation for module `\\SB_DFFE'.\n",
      "Generating RTLIL representation for module `\\SB_DFFSR'.\n",
      "Generating RTLIL representation for module `\\SB_DFFR'.\n",
      "Generating RTLIL representation for module `\\SB_DFFSS'.\n",
      "Generating RTLIL representation for module `\\SB_DFFS'.\n",
      "Generating RTLIL representation for module `\\SB_DFFESR'.\n",
      "Generating RTLIL representation for module `\\SB_DFFER'.\n",
      "Generating RTLIL representation for module `\\SB_DFFESS'.\n",
      "Generating RTLIL representation for module `\\SB_DFFES'.\n",
      "Generating RTLIL representation for module `\\SB_DFFN'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNE'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNSR'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNR'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNSS'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNS'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNESR'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNER'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNESS'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNES'.\n",
      "Generating RTLIL representation for module `\\SB_RAM40_4K'.\n",
      "Generating RTLIL representation for module `\\SB_RAM40_4KNR'.\n",
      "Generating RTLIL representation for module `\\SB_RAM40_4KNW'.\n",
      "Generating RTLIL representation for module `\\SB_RAM40_4KNRNW'.\n",
      "Generating RTLIL representation for module `\\ICESTORM_LC'.\n",
      "Generating RTLIL representation for module `\\SB_PLL40_CORE'.\n",
      "Generating RTLIL representation for module `\\SB_PLL40_PAD'.\n",
      "Generating RTLIL representation for module `\\SB_PLL40_2_PAD'.\n",
      "Generating RTLIL representation for module `\\SB_PLL40_2F_CORE'.\n",
      "Generating RTLIL representation for module `\\SB_PLL40_2F_PAD'.\n",
      "Generating RTLIL representation for module `\\SB_WARMBOOT'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.2. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.2.1. Analyzing design hierarchy..\n",
      "Top module:  \\main\n",
      "Used module:     \\Counter2\n",
      "Used module:         \\Register2\n",
      "Used module:         \\Add2Cout\n",
      "Used module:             \\FullAdder\n",
      "Used module:     \\TFF\n",
      "Used module:         \\XOr2\n",
      "\n",
      "2.2.2. Analyzing design hierarchy..\n",
      "Top module:  \\main\n",
      "Used module:     \\Counter2\n",
      "Used module:         \\Register2\n",
      "Used module:         \\Add2Cout\n",
      "Used module:             \\FullAdder\n",
      "Used module:     \\TFF\n",
      "Used module:         \\XOr2\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.3. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.3.3. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.3.4. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.3.6. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.3.7. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.4. Executing FLATTEN pass (flatten design).\n",
      "Mapping main.inst1 using Counter2.\n",
      "Mapping main.inst0 using TFF.\n",
      "Mapping main.inst1.inst1 using Register2.\n",
      "Mapping main.inst1.inst0 using Add2Cout.\n",
      "Mapping main.inst0.inst1 using XOr2.\n",
      "Mapping main.inst1.inst0.inst0 using FullAdder.\n",
      "Mapping main.inst1.inst0.inst1 using FullAdder.\n",
      "No more expansions possible.\n",
      "Deleting now unused module Counter2.\n",
      "Deleting now unused module Register2.\n",
      "Deleting now unused module Add2Cout.\n",
      "Deleting now unused module FullAdder.\n",
      "Deleting now unused module TFF.\n",
      "Deleting now unused module XOr2.\n",
      "\n",
      "2.5. Executing TRIBUF pass.\n",
      "\n",
      "2.6. Executing DEMINOUT pass (demote inout ports to input or output).\n",
      "\n",
      "2.7. Executing SYNTH pass.\n",
      "\n",
      "2.7.1. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.7.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.7.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.7.1.3. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.7.1.4. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.7.1.5. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.7.1.6. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.7.1.7. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.7.1.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.7.2. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.7.3. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "  removing unused `\\SB_CARRY' cell `\\inst1.inst0.inst1.inst1'.\n",
      "  removing unused non-port wire \\inst1.inst0.inst1.I1.\n",
      "  removing unused non-port wire \\inst1.inst0.inst1.COUT.\n",
      "  removing unused non-port wire \\inst1.inst0.inst1.inst1_CO.\n",
      "  removing unused non-port wire \\inst1.inst0.inst0.I1.\n",
      "  removing unused non-port wire \\inst1.inst0.inst0.CIN.\n",
      "  removing unused non-port wire \\inst1.inst0.I1.\n",
      "  removing unused non-port wire \\inst1.inst0.COUT.\n",
      "  removing unused non-port wire \\inst1.inst0.inst1_COUT.\n",
      "  removing unused non-port wire \\inst1.COUT.\n",
      "  removing unused non-port wire \\inst1.inst0_COUT.\n",
      "  removing unused non-port wire \\inst1_COUT.\n",
      "  removed 11 unused temporary wires.\n",
      "Removed 1 unused cells and 11 unused wires.\n",
      "\n",
      "2.7.4. Executing CHECK pass (checking for obvious problems).\n",
      "checking module main..\n",
      "found and reported 0 problems.\n",
      "\n",
      "2.7.5. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.7.5.1. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.7.5.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.7.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\main..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.7.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\main.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.7.5.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.7.5.6. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.7.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 1 unused cells and 11 unused wires.\n",
      "\n",
      "2.7.5.8. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.7.5.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7.6. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.7.7. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module main:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.7.8. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.7.9. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.7.9.1. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.7.9.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.7.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\main..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.7.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\main.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.7.9.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.7.9.6. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.7.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 1 unused cells and 11 unused wires.\n",
      "\n",
      "2.7.9.8. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.7.9.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7.10. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.10.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.10.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.10.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 1 unused cells and 11 unused wires.\n",
      "\n",
      "2.7.10.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.10.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.10.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.10.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.7.11. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.7.11.1. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.7.11.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.7.11.3. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.7.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 1 unused cells and 11 unused wires.\n",
      "\n",
      "2.7.11.5. Finished fast OPT passes.\n",
      "\n",
      "2.7.12. Executing MEMORY pass.\n",
      "\n",
      "2.7.12.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).\n",
      "\n",
      "2.7.12.2. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 1 unused cells and 11 unused wires.\n",
      "\n",
      "2.7.12.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.7.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 1 unused cells and 11 unused wires.\n",
      "\n",
      "2.7.12.5. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.7.13. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 1 unused cells and 11 unused wires.\n",
      "\n",
      "2.8. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).\n",
      "\n",
      "2.9. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.9.1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\$__ICE40_RAM4K'.\n",
      "Generating RTLIL representation for module `\\$__ICE40_RAM4K_M0'.\n",
      "Generating RTLIL representation for module `\\$__ICE40_RAM4K_M123'.\n",
      "Successfully finished Verilog frontend.\n",
      "No more expansions possible.\n",
      "\n",
      "2.10. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.10.1. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.10.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.10.3. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 1 unused cells and 11 unused wires.\n",
      "\n",
      "2.10.5. Finished fast OPT passes.\n",
      "\n",
      "2.11. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).\n",
      "\n",
      "2.12. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.12.1. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.12.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\main..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\main.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.12.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.12.6. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 1 unused cells and 11 unused wires.\n",
      "\n",
      "2.12.8. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.12.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.13. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.13.1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.13.2. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_80_ice40_alu'.\n",
      "Successfully finished Verilog frontend.\n",
      "No more expansions possible.\n",
      "\n",
      "2.14. Executing ICE40_OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Running ICE40 specific optimizations.\n",
      "Optimized away SB_CARRY cell main.inst1.inst0.inst0.inst1: CO=\\inst1.inst0.inst0.I0\n",
      "Mapping SB_LUT4 cell main.inst1.inst0.inst1.inst0 back to logic.\n",
      "\n",
      "2.14.2. Executing OPT_EXPR pass (perform const folding).\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$59' (01?) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$51 [7] = \\inst1.inst0.inst1.I0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$64' (??0) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$60 [3] = $auto$simplemap.cc:309:simplemap_lut$51 [6]'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$55' (01?) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$51 [3] = \\inst1.inst0.inst1.I0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$62' (??0) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$60 [1] = $auto$simplemap.cc:309:simplemap_lut$51 [2]'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$56' (01?) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$51 [4] = \\inst1.inst0.inst1.I0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$63' (??0) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$60 [2] = \\inst1.inst0.inst1.I0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$52' (01?) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$51 [0] = \\inst1.inst0.inst1.I0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$61' (??0) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$60 [0] = \\inst1.inst0.inst1.I0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$69' (??0) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$68 = $auto$simplemap.cc:309:simplemap_lut$65 [0]'.\n",
      "\n",
      "2.14.3. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "  Cell `$auto$simplemap.cc:311:simplemap_lut$54' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$58'.\n",
      "    Redirecting output \\Y: $auto$simplemap.cc:309:simplemap_lut$51 [2] = $auto$simplemap.cc:309:simplemap_lut$51 [6]\n",
      "    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$54' from module `\\main'.\n",
      "  Cell `$auto$simplemap.cc:311:simplemap_lut$53' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$58'.\n",
      "    Redirecting output \\Y: $auto$simplemap.cc:309:simplemap_lut$51 [1] = $auto$simplemap.cc:309:simplemap_lut$51 [6]\n",
      "    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$53' from module `\\main'.\n",
      "  Cell `$auto$simplemap.cc:311:simplemap_lut$67' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$66'.\n",
      "    Redirecting output \\Y: $auto$simplemap.cc:309:simplemap_lut$65 [1] = $auto$simplemap.cc:309:simplemap_lut$65 [0]\n",
      "    Removing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$67' from module `\\main'.\n",
      "  Cell `$auto$simplemap.cc:311:simplemap_lut$57' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$58'.\n",
      "    Redirecting output \\Y: $auto$simplemap.cc:309:simplemap_lut$51 [5] = $auto$simplemap.cc:309:simplemap_lut$51 [6]\n",
      "    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$57' from module `\\main'.\n",
      "Removed a total of 4 cells.\n",
      "\n",
      "2.14.4. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.14.5. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "  removed 3 unused temporary wires.\n",
      "Removed 1 unused cells and 14 unused wires.\n",
      "\n",
      "2.14.6. Rerunning OPT passes. (Removed registers in this run.)\n",
      "\n",
      "2.14.7. Running ICE40 specific optimizations.\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.14.9. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.10. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.14.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 1 unused cells and 14 unused wires.\n",
      "\n",
      "2.14.12. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).\n",
      "\n",
      "2.16. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).\n",
      "Selected cell types for direct conversion:\n",
      "  $_DFF_PP1_ -> $__DFFE_PP1\n",
      "  $_DFF_PP0_ -> $__DFFE_PP0\n",
      "  $_DFF_PN1_ -> $__DFFE_PN1\n",
      "  $_DFF_PN0_ -> $__DFFE_PN0\n",
      "  $_DFF_NP1_ -> $__DFFE_NP1\n",
      "  $_DFF_NP0_ -> $__DFFE_NP0\n",
      "  $_DFF_NN1_ -> $__DFFE_NN1\n",
      "  $_DFF_NN0_ -> $__DFFE_NN0\n",
      "  $_DFF_N_ -> $_DFFE_NP_\n",
      "  $_DFF_P_ -> $_DFFE_PP_\n",
      "Transforming FF to FF+Enable cells in module main:\n",
      "\n",
      "2.17. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.17.1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\$_DFF_N_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_P_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_NN_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_PN_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_NP_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_PP_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NN0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NN1_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PN0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PN1_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NP0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NP1_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PP0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PP1_'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NN0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NN1'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PN0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PN1'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NP0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NP1'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PP0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PP1'.\n",
      "Generating RTLIL representation for module `\\$lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "No more expansions possible.\n",
      "\n",
      "2.18. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.19. Executing SIMPLEMAP pass (map simple cells to gate primitives).\n",
      "\n",
      "2.20. Executing ICE40_FFINIT pass (implement FF init values).\n",
      "Handling FF init values in main.\n",
      "\n",
      "2.21. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).\n",
      "Merging set/reset $_MUX_ cells into SB_FFs in main.\n",
      "\n",
      "2.22. Executing ICE40_OPT pass (performing simple optimizations).\n",
      "\n",
      "2.22.1. Running ICE40 specific optimizations.\n",
      "\n",
      "2.22.2. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.22.3. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.22.4. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 1 unused cells and 14 unused wires.\n",
      "\n",
      "2.22.6. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.23. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.23.1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\$_DLATCH_N_'.\n",
      "Generating RTLIL representation for module `\\$_DLATCH_P_'.\n",
      "Successfully finished Verilog frontend.\n",
      "No more expansions possible.\n",
      "\n",
      "2.24. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.24.1. Extracting gate netlist of module `\\main' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 1 outputs.\n",
      "\n",
      "2.24.1.1. Executing ABC.\n",
      "Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_lut <abc-temp-dir>/lutdefs.txt \n",
      "ABC: + strash \n",
      "ABC: + ifraig \n",
      "ABC: + scorr \n",
      "ABC: Warning: The network is combinational (run \"fraig\" or \"fraig_sweep\").\n",
      "ABC: + dc2 \n",
      "ABC: + dretime \n",
      "ABC: + strash \n",
      "ABC: + dch -f \n",
      "ABC: + if \n",
      "ABC: + mfs2 \n",
      "ABC: + lutpack -S 1 \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.24.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:              $lut cells:        2\n",
      "ABC RESULTS:        internal signals:        1\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "Removed 0 unused cells and 4 unused wires.\n",
      "\n",
      "2.25. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.25.1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\$_DFF_N_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_P_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_NN_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_PN_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_NP_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_PP_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NN0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NN1_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PN0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PN1_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NP0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NP1_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PP0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PP1_'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NN0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NN1'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PN0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PN1'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NP0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NP1'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PP0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PP1'.\n",
      "Generating RTLIL representation for module `\\$lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.25.2. Executing AST frontend in derive mode using pre-parsed AST for module `\\$lut'.\n",
      "Parameter \\WIDTH = 2\n",
      "Parameter \\LUT = 4'0110\n",
      "Generating RTLIL representation for module `$paramod\\$lut\\WIDTH=2\\LUT=4'0110'.\n",
      "\n",
      "2.25.3. Continuing TECHMAP pass.\n",
      "Mapping main.$abc$83$auto$blifparse.cc:465:parse_blif$84 using $paramod\\$lut\\WIDTH=2\\LUT=4'0110.\n",
      "No more expansions possible.\n",
      "Removed 0 unused cells and 2 unused wires.\n",
      "\n",
      "2.26. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.26.1. Analyzing design hierarchy..\n",
      "Top module:  \\main\n",
      "\n",
      "2.26.2. Analyzing design hierarchy..\n",
      "Top module:  \\main\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.27. Printing statistics.\n",
      "\n",
      "=== main ===\n",
      "\n",
      "   Number of wires:                 35\n",
      "   Number of wire bits:             51\n",
      "   Number of public wires:          35\n",
      "   Number of public wire bits:      51\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  6\n",
      "     SB_DFF                          2\n",
      "     SB_DFFE                         1\n",
      "     SB_LUT4                         3\n",
      "\n",
      "2.28. Executing CHECK pass (checking for obvious problems).\n",
      "checking module main..\n",
      "found and reported 0 problems.\n",
      "\n",
      "2.29. Executing BLIF backend.\n",
      "\n",
      "End of script. Logfile hash: 33d4e00867, CPU: user 0.21s system 0.02s\n",
      "Yosys 0.7+     365 (git sha1 4f31cb6d, clang 9.0.0 -fPIC -Os)\n",
      "Time spent: 50% 9x read_verilog (0 sec), 16% 1x share (0 sec), ...\n",
      "// Reading input .asc file..\n",
      "// Reading 1k chipdb file..\n",
      "// Creating timing netlist..\n",
      "\n",
      "icetime topological timing analysis report\n",
      "==========================================\n",
      "\n",
      "Info: max_span_hack is enabled: estimate is conservative.\n",
      "\n",
      "Report for critical path:\n",
      "-------------------------\n",
      "\n",
      "        lc40_5_10_6 (LogicCell40) [clk] -> lcout: 0.640 ns\n",
      "     0.640 ns net_9272 (inst0.value_Q)\n",
      "        odrv_5_10_9272_11530 (Odrv4) I -> O: 0.372 ns\n",
      "        t12 (Span4Mux_h4) I -> O: 0.316 ns\n",
      "        t11 (Span4Mux_v4) I -> O: 0.372 ns\n",
      "        t10 (IoSpan4Mux) I -> O: 0.323 ns\n",
      "        t9 (LocalMux) I -> O: 0.330 ns\n",
      "        inmux_12_17_27199_27192 (IoInMux) I -> O: 0.260 ns\n",
      "     2.611 ns net_27192 (inst0.value_Q)\n",
      "        pre_io_12_17_1 (PRE_IO) DOUT0 [setup]: 0.070 ns\n",
      "     2.681 ns io_pad_12_17_1_din\n",
      "\n",
      "Resolvable net names on path:\n",
      "     0.640 ns ..  2.611 ns inst0.value_Q\n",
      "\n",
      "Total number of logic levels: 1\n",
      "Total path delay: 2.68 ns (373.00 MHz)\n",
      "\n"
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "yosys -Q -p 'synth_ice40 -top main -blif build/silica_tff.blif' build/silica_tff.v\n",
    "arachne-pnr -q -d 1k -o build/silica_tff.txt -p build/silica_tff.pcf build/silica_tff.blif\n",
    "icepack build/silica_tff.txt build/silica_tff.bin\n",
    "icetime -tmd hx1k build/silica_tff.txt"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "compiling XOr2\n",
      "compiling TFF\n",
      "compiling FullAdder\n",
      "compiling Add2Cout\n",
      "compiling Register2\n",
      "compiling Counter2\n",
      "compiling main\n",
      "Warning (verilog): input CLK not connected to an output\n"
     ]
    }
   ],
   "source": [
    "from mantle import DFF\n",
    "\n",
    "TFF = m.DefineCircuit('TFF', 'I', m.In(m.Bit), 'O', m.Out(m.Bit), 'CLK', m.In(m.Bit))\n",
    "\n",
    "# create ff holding state first\n",
    "ff = DFF()\n",
    "\n",
    "# compute the next state\n",
    "ff( TFF.I ^ ff.O )\n",
    "\n",
    "m.wire(ff.O, TFF.O)\n",
    "m.wire(TFF.CLK, ff.CLK)\n",
    "\n",
    "m.EndDefine()\n",
    "\n",
    "\n",
    "icestick = IceStick()\n",
    "icestick.Clock.on()\n",
    "for i in range(len(icestick.J1)):\n",
    "    icestick.J1[i].output().on()\n",
    "main = icestick.main()\n",
    "tff = TFF()\n",
    "counter = Counter(2)\n",
    "m.wire(counter.O[1], tff.I)\n",
    "m.wire(tff.O, main.J1[0])\n",
    "m.wire(m.bits(0, 7), main.J1[1:])\n",
    "\n",
    "m.compile(\"build/magma_tff\", main)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "-- Parsing `build/magma_tff.v' using frontend `verilog' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `build/magma_tff.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\XOr2'.\n",
      "Generating RTLIL representation for module `\\TFF'.\n",
      "Generating RTLIL representation for module `\\FullAdder'.\n",
      "Generating RTLIL representation for module `\\Add2Cout'.\n",
      "Generating RTLIL representation for module `\\Register2'.\n",
      "Generating RTLIL representation for module `\\Counter2'.\n",
      "Generating RTLIL representation for module `\\main'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "-- Running command `synth_ice40 -top main -blif build/magma_tff.blif' --\n",
      "\n",
      "2. Executing SYNTH_ICE40 pass.\n",
      "\n",
      "2.1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\SB_IO'.\n",
      "Generating RTLIL representation for module `\\SB_GB_IO'.\n",
      "Generating RTLIL representation for module `\\SB_GB'.\n",
      "Generating RTLIL representation for module `\\SB_LUT4'.\n",
      "Generating RTLIL representation for module `\\SB_CARRY'.\n",
      "Generating RTLIL representation for module `\\SB_DFF'.\n",
      "Generating RTLIL representation for module `\\SB_DFFE'.\n",
      "Generating RTLIL representation for module `\\SB_DFFSR'.\n",
      "Generating RTLIL representation for module `\\SB_DFFR'.\n",
      "Generating RTLIL representation for module `\\SB_DFFSS'.\n",
      "Generating RTLIL representation for module `\\SB_DFFS'.\n",
      "Generating RTLIL representation for module `\\SB_DFFESR'.\n",
      "Generating RTLIL representation for module `\\SB_DFFER'.\n",
      "Generating RTLIL representation for module `\\SB_DFFESS'.\n",
      "Generating RTLIL representation for module `\\SB_DFFES'.\n",
      "Generating RTLIL representation for module `\\SB_DFFN'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNE'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNSR'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNR'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNSS'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNS'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNESR'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNER'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNESS'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNES'.\n",
      "Generating RTLIL representation for module `\\SB_RAM40_4K'.\n",
      "Generating RTLIL representation for module `\\SB_RAM40_4KNR'.\n",
      "Generating RTLIL representation for module `\\SB_RAM40_4KNW'.\n",
      "Generating RTLIL representation for module `\\SB_RAM40_4KNRNW'.\n",
      "Generating RTLIL representation for module `\\ICESTORM_LC'.\n",
      "Generating RTLIL representation for module `\\SB_PLL40_CORE'.\n",
      "Generating RTLIL representation for module `\\SB_PLL40_PAD'.\n",
      "Generating RTLIL representation for module `\\SB_PLL40_2_PAD'.\n",
      "Generating RTLIL representation for module `\\SB_PLL40_2F_CORE'.\n",
      "Generating RTLIL representation for module `\\SB_PLL40_2F_PAD'.\n",
      "Generating RTLIL representation for module `\\SB_WARMBOOT'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.2. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.2.1. Analyzing design hierarchy..\n",
      "Top module:  \\main\n",
      "Used module:     \\Counter2\n",
      "Used module:         \\Register2\n",
      "Used module:         \\Add2Cout\n",
      "Used module:             \\FullAdder\n",
      "Used module:     \\TFF\n",
      "Used module:         \\XOr2\n",
      "\n",
      "2.2.2. Analyzing design hierarchy..\n",
      "Top module:  \\main\n",
      "Used module:     \\Counter2\n",
      "Used module:         \\Register2\n",
      "Used module:         \\Add2Cout\n",
      "Used module:             \\FullAdder\n",
      "Used module:     \\TFF\n",
      "Used module:         \\XOr2\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.3. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.3.3. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.3.4. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.3.6. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.3.7. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.4. Executing FLATTEN pass (flatten design).\n",
      "Mapping main.inst1 using Counter2.\n",
      "Mapping main.inst0 using TFF.\n",
      "Mapping main.inst1.inst1 using Register2.\n",
      "Mapping main.inst1.inst0 using Add2Cout.\n",
      "Mapping main.inst0.inst1 using XOr2.\n",
      "Mapping main.inst1.inst0.inst0 using FullAdder.\n",
      "Mapping main.inst1.inst0.inst1 using FullAdder.\n",
      "No more expansions possible.\n",
      "Deleting now unused module Counter2.\n",
      "Deleting now unused module Register2.\n",
      "Deleting now unused module Add2Cout.\n",
      "Deleting now unused module FullAdder.\n",
      "Deleting now unused module TFF.\n",
      "Deleting now unused module XOr2.\n",
      "\n",
      "2.5. Executing TRIBUF pass.\n",
      "\n",
      "2.6. Executing DEMINOUT pass (demote inout ports to input or output).\n",
      "\n",
      "2.7. Executing SYNTH pass.\n",
      "\n",
      "2.7.1. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.7.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.7.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.7.1.3. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.7.1.4. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.7.1.5. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.7.1.6. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.7.1.7. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.7.1.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.7.2. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.7.3. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "  removing unused `\\SB_CARRY' cell `\\inst1.inst0.inst1.inst1'.\n",
      "  removing unused non-port wire \\inst1.inst0.inst1.I1.\n",
      "  removing unused non-port wire \\inst1.inst0.inst1.COUT.\n",
      "  removing unused non-port wire \\inst1.inst0.inst1.inst1_CO.\n",
      "  removing unused non-port wire \\inst1.inst0.inst0.I1.\n",
      "  removing unused non-port wire \\inst1.inst0.inst0.CIN.\n",
      "  removing unused non-port wire \\inst1.inst0.I1.\n",
      "  removing unused non-port wire \\inst1.inst0.COUT.\n",
      "  removing unused non-port wire \\inst1.inst0.inst1_COUT.\n",
      "  removing unused non-port wire \\inst1.COUT.\n",
      "  removing unused non-port wire \\inst1.inst0_COUT.\n",
      "  removing unused non-port wire \\inst1_COUT.\n",
      "  removed 11 unused temporary wires.\n",
      "Removed 1 unused cells and 11 unused wires.\n",
      "\n",
      "2.7.4. Executing CHECK pass (checking for obvious problems).\n",
      "checking module main..\n",
      "Warning: Wire main.\\inst0.CLK is used but has no driver.\n",
      "found and reported 1 problems.\n",
      "\n",
      "2.7.5. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.7.5.1. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.7.5.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.7.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\main..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.7.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\main.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.7.5.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.7.5.6. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.7.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 1 unused cells and 11 unused wires.\n",
      "\n",
      "2.7.5.8. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.7.5.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7.6. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.7.7. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module main:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.7.8. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.7.9. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.7.9.1. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.7.9.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.7.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\main..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.7.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\main.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.7.9.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.7.9.6. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.7.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 1 unused cells and 11 unused wires.\n",
      "\n",
      "2.7.9.8. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.7.9.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7.10. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.10.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.10.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.10.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 1 unused cells and 11 unused wires.\n",
      "\n",
      "2.7.10.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.10.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.10.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.10.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.7.11. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.7.11.1. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.7.11.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.7.11.3. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.7.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 1 unused cells and 11 unused wires.\n",
      "\n",
      "2.7.11.5. Finished fast OPT passes.\n",
      "\n",
      "2.7.12. Executing MEMORY pass.\n",
      "\n",
      "2.7.12.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).\n",
      "\n",
      "2.7.12.2. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 1 unused cells and 11 unused wires.\n",
      "\n",
      "2.7.12.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.7.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 1 unused cells and 11 unused wires.\n",
      "\n",
      "2.7.12.5. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.7.13. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 1 unused cells and 11 unused wires.\n",
      "\n",
      "2.8. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).\n",
      "\n",
      "2.9. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.9.1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\$__ICE40_RAM4K'.\n",
      "Generating RTLIL representation for module `\\$__ICE40_RAM4K_M0'.\n",
      "Generating RTLIL representation for module `\\$__ICE40_RAM4K_M123'.\n",
      "Successfully finished Verilog frontend.\n",
      "No more expansions possible.\n",
      "\n",
      "2.10. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.10.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Setting undriven signal in main to undef: \\inst0.CLK\n",
      "\n",
      "2.10.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.10.3. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "  removing unused non-port wire \\inst0.CLK.\n",
      "  removed 1 unused temporary wires.\n",
      "Removed 1 unused cells and 12 unused wires.\n",
      "\n",
      "2.10.5. Finished fast OPT passes.\n",
      "\n",
      "2.11. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).\n",
      "\n",
      "2.12. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.12.1. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.12.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\main..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\main.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.12.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.12.6. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 1 unused cells and 12 unused wires.\n",
      "\n",
      "2.12.8. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.12.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.13. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.13.1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.13.2. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_80_ice40_alu'.\n",
      "Successfully finished Verilog frontend.\n",
      "No more expansions possible.\n",
      "\n",
      "2.14. Executing ICE40_OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Running ICE40 specific optimizations.\n",
      "Optimized away SB_CARRY cell main.inst1.inst0.inst0.inst1: CO=\\inst1.inst0.inst0.I0\n",
      "Mapping SB_LUT4 cell main.inst1.inst0.inst1.inst0 back to logic.\n",
      "\n",
      "2.14.2. Executing OPT_EXPR pass (perform const folding).\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$55' (01?) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$51 [3] = \\inst1.inst0.inst1.I0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$62' (??0) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$60 [1] = $auto$simplemap.cc:309:simplemap_lut$51 [2]'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$59' (01?) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$51 [7] = \\inst1.inst0.inst1.I0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$64' (??0) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$60 [3] = $auto$simplemap.cc:309:simplemap_lut$51 [6]'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$56' (01?) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$51 [4] = \\inst1.inst0.inst1.I0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$63' (??0) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$60 [2] = \\inst1.inst0.inst1.I0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$52' (01?) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$51 [0] = \\inst1.inst0.inst1.I0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$61' (??0) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$60 [0] = \\inst1.inst0.inst1.I0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$69' (??0) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$68 = $auto$simplemap.cc:309:simplemap_lut$65 [0]'.\n",
      "\n",
      "2.14.3. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "  Cell `$auto$simplemap.cc:311:simplemap_lut$53' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$54'.\n",
      "    Redirecting output \\Y: $auto$simplemap.cc:309:simplemap_lut$51 [1] = $auto$simplemap.cc:309:simplemap_lut$51 [2]\n",
      "    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$53' from module `\\main'.\n",
      "  Cell `$auto$simplemap.cc:311:simplemap_lut$58' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$54'.\n",
      "    Redirecting output \\Y: $auto$simplemap.cc:309:simplemap_lut$51 [6] = $auto$simplemap.cc:309:simplemap_lut$51 [2]\n",
      "    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$58' from module `\\main'.\n",
      "  Cell `$auto$simplemap.cc:311:simplemap_lut$57' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$54'.\n",
      "    Redirecting output \\Y: $auto$simplemap.cc:309:simplemap_lut$51 [5] = $auto$simplemap.cc:309:simplemap_lut$51 [2]\n",
      "    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$57' from module `\\main'.\n",
      "  Cell `$auto$simplemap.cc:311:simplemap_lut$67' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$66'.\n",
      "    Redirecting output \\Y: $auto$simplemap.cc:309:simplemap_lut$65 [1] = $auto$simplemap.cc:309:simplemap_lut$65 [0]\n",
      "    Removing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$67' from module `\\main'.\n",
      "Removed a total of 4 cells.\n",
      "\n",
      "2.14.4. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.14.5. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "  removed 3 unused temporary wires.\n",
      "Removed 1 unused cells and 15 unused wires.\n",
      "\n",
      "2.14.6. Rerunning OPT passes. (Removed registers in this run.)\n",
      "\n",
      "2.14.7. Running ICE40 specific optimizations.\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.14.9. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.10. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.14.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 1 unused cells and 15 unused wires.\n",
      "\n",
      "2.14.12. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).\n",
      "\n",
      "2.16. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).\n",
      "Selected cell types for direct conversion:\n",
      "  $_DFF_PP1_ -> $__DFFE_PP1\n",
      "  $_DFF_PP0_ -> $__DFFE_PP0\n",
      "  $_DFF_PN1_ -> $__DFFE_PN1\n",
      "  $_DFF_PN0_ -> $__DFFE_PN0\n",
      "  $_DFF_NP1_ -> $__DFFE_NP1\n",
      "  $_DFF_NP0_ -> $__DFFE_NP0\n",
      "  $_DFF_NN1_ -> $__DFFE_NN1\n",
      "  $_DFF_NN0_ -> $__DFFE_NN0\n",
      "  $_DFF_N_ -> $_DFFE_NP_\n",
      "  $_DFF_P_ -> $_DFFE_PP_\n",
      "Transforming FF to FF+Enable cells in module main:\n",
      "\n",
      "2.17. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.17.1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\$_DFF_N_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_P_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_NN_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_PN_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_NP_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_PP_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NN0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NN1_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PN0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PN1_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NP0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NP1_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PP0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PP1_'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NN0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NN1'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PN0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PN1'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NP0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NP1'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PP0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PP1'.\n",
      "Generating RTLIL representation for module `\\$lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "No more expansions possible.\n",
      "\n",
      "2.18. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.19. Executing SIMPLEMAP pass (map simple cells to gate primitives).\n",
      "\n",
      "2.20. Executing ICE40_FFINIT pass (implement FF init values).\n",
      "Handling FF init values in main.\n",
      "\n",
      "2.21. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).\n",
      "Merging set/reset $_MUX_ cells into SB_FFs in main.\n",
      "\n",
      "2.22. Executing ICE40_OPT pass (performing simple optimizations).\n",
      "\n",
      "2.22.1. Running ICE40 specific optimizations.\n",
      "\n",
      "2.22.2. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.22.3. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.22.4. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 1 unused cells and 15 unused wires.\n",
      "\n",
      "2.22.6. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.23. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.23.1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\$_DLATCH_N_'.\n",
      "Generating RTLIL representation for module `\\$_DLATCH_P_'.\n",
      "Successfully finished Verilog frontend.\n",
      "No more expansions possible.\n",
      "\n",
      "2.24. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.24.1. Extracting gate netlist of module `\\main' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 1 outputs.\n",
      "\n",
      "2.24.1.1. Executing ABC.\n",
      "Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_lut <abc-temp-dir>/lutdefs.txt \n",
      "ABC: + strash \n",
      "ABC: + ifraig \n",
      "ABC: + scorr \n",
      "ABC: Warning: The network is combinational (run \"fraig\" or \"fraig_sweep\").\n",
      "ABC: + dc2 \n",
      "ABC: + dretime \n",
      "ABC: + strash \n",
      "ABC: + dch -f \n",
      "ABC: + if \n",
      "ABC: + mfs2 \n",
      "ABC: + lutpack -S 1 \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.24.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:              $lut cells:        2\n",
      "ABC RESULTS:        internal signals:        1\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "Removed 0 unused cells and 4 unused wires.\n",
      "\n",
      "2.25. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.25.1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\$_DFF_N_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_P_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_NN_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_PN_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_NP_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_PP_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NN0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NN1_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PN0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PN1_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NP0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NP1_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PP0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PP1_'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NN0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NN1'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PN0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PN1'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NP0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NP1'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PP0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PP1'.\n",
      "Generating RTLIL representation for module `\\$lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.25.2. Executing AST frontend in derive mode using pre-parsed AST for module `\\$lut'.\n",
      "Parameter \\WIDTH = 2\n",
      "Parameter \\LUT = 4'0110\n",
      "Generating RTLIL representation for module `$paramod\\$lut\\WIDTH=2\\LUT=4'0110'.\n",
      "\n",
      "2.25.3. Continuing TECHMAP pass.\n",
      "Mapping main.$abc$83$auto$blifparse.cc:465:parse_blif$84 using $paramod\\$lut\\WIDTH=2\\LUT=4'0110.\n",
      "No more expansions possible.\n",
      "Removed 0 unused cells and 2 unused wires.\n",
      "\n",
      "2.26. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.26.1. Analyzing design hierarchy..\n",
      "Top module:  \\main\n",
      "\n",
      "2.26.2. Analyzing design hierarchy..\n",
      "Top module:  \\main\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.27. Printing statistics.\n",
      "\n",
      "=== main ===\n",
      "\n",
      "   Number of wires:                 34\n",
      "   Number of wire bits:             50\n",
      "   Number of public wires:          34\n",
      "   Number of public wire bits:      50\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  6\n",
      "     SB_DFF                          3\n",
      "     SB_LUT4                         3\n",
      "\n",
      "2.28. Executing CHECK pass (checking for obvious problems).\n",
      "checking module main..\n",
      "found and reported 0 problems.\n",
      "\n",
      "2.29. Executing BLIF backend.\n",
      "\n",
      "End of script. Logfile hash: 96bc5e95c4, CPU: user 0.22s system 0.02s\n",
      "Yosys 0.7+     365 (git sha1 4f31cb6d, clang 9.0.0 -fPIC -Os)\n",
      "Time spent: 49% 9x read_verilog (0 sec), 18% 1x share (0 sec), ...\n",
      "// Reading input .asc file..\n",
      "// Reading 1k chipdb file..\n",
      "// Creating timing netlist..\n",
      "\n",
      "icetime topological timing analysis report\n",
      "==========================================\n",
      "\n",
      "Info: max_span_hack is enabled: estimate is conservative.\n",
      "\n",
      "Report for critical path:\n",
      "-------------------------\n",
      "\n",
      "        pre_io_0_8_1 (PRE_IO) [clk] -> DIN0: 0.240 ns\n",
      "     0.240 ns net_836 (CLKIN$2)\n",
      "        odrv_0_8_836_886 (Odrv12) I -> O: 0.540 ns\n",
      "        t3 (Sp12to4) I -> O: 0.449 ns\n",
      "        t2 (Span4Mux_v4) I -> O: 0.372 ns\n",
      "        t1 (Span4Mux_v4) I -> O: 0.372 ns\n",
      "        t0 (LocalMux) I -> O: 0.330 ns\n",
      "        inmux_8_14_18234_18314 (ClkMux) I -> O: 0.309 ns\n",
      "     2.611 ns net_18314 (CLKIN$2)\n",
      "        lc40_8_14_7 (LogicCell40) clk [setup]: 0.000 ns\n",
      "     2.611 ns net_16091 (inst1.inst0.inst1.I0)\n",
      "\n",
      "Resolvable net names on path:\n",
      "     0.240 ns ..  2.611 ns CLKIN$2\n",
      "                  lcout -> inst1.inst0.inst1.I0\n",
      "\n",
      "Total number of logic levels: 1\n",
      "Total path delay: 2.61 ns (383.02 MHz)\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "seed: 1\n",
      "device: 1k\n",
      "read_chipdb +/share/arachne-pnr/chipdb-1k.bin...\n",
      "  supported packages: cb121, cb132, cb81, cm121, cm36, cm49, cm81, qn84, swg16tr, tq144, vq100\n",
      "read_blif build/magma_tff.blif...\n",
      "prune...\n",
      "read_pcf build/magma_tff.pcf...\n",
      "instantiate_io...\n",
      "pack...\n",
      "\n",
      "After packing:\n",
      "IOs          9 / 96\n",
      "GBs          0 / 8\n",
      "  GB_IOs     0 / 8\n",
      "LCs          3 / 1280\n",
      "  DFF        3\n",
      "  CARRY      0\n",
      "  CARRY, DFF 0\n",
      "  DFF PASS   0\n",
      "  CARRY PASS 0\n",
      "BRAMs        0 / 16\n",
      "WARMBOOTs    0 / 1\n",
      "PLLs         0 / 1\n",
      "\n",
      "place_constraints...\n",
      "promote_globals...\n",
      "  promoted 0 nets\n",
      "  0 globals\n",
      "realize_constants...\n",
      "  realized 1\n",
      "place...\n",
      "  initial wire length = 73\n",
      "  at iteration #50: temp = 5.77093, wire length = 34\n",
      "  at iteration #100: temp = 1.86709, wire length = 27\n",
      "  at iteration #150: temp = 0.0756508, wire length = 21\n",
      "  final wire length = 21\n",
      "\n",
      "After placement:\n",
      "PIOs       5 / 96\n",
      "PLBs       2 / 160\n",
      "BRAMs      0 / 16\n",
      "\n",
      "  place time 0.00s\n",
      "route...\n",
      "  pass 1, 0 shared.\n",
      "\n",
      "After routing:\n",
      "span_4     7 / 6944\n",
      "span_12    1 / 1440\n",
      "\n",
      "  route time 0.01s\n",
      "write_txt build/magma_tff.txt...\n"
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "yosys -Q -p 'synth_ice40 -top main -blif build/magma_tff.blif' build/magma_tff.v\n",
    "arachne-pnr -d 1k -o build/magma_tff.txt -p build/magma_tff.pcf build/magma_tff.blif\n",
    "icepack build/magma_tff.txt build/magma_tff.bin\n",
    "icetime -tmd hx1k build/magma_tff.txt"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.1"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
