Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 28 03:17:27 2020
| Host         : DESKTOP-DT3LPHO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   119 |
|    Minimum number of control sets                        |   119 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   280 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   119 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |    28 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |    31 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     7 |
| >= 14 to < 16      |     2 |
| >= 16              |    34 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             450 |          124 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             416 |          142 |
| Yes          | No                    | No                     |             481 |          116 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             797 |          270 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                               Enable Signal                                                                                               |                                                                                                              Set/Reset Signal                                                                                                             | Slice Load Count | Bel Load Count |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                  |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                           |                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                             | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/PmodMTDS_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpios/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                            | design_1_i/axi_gpios/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpios/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                       | design_1_i/axi_gpios/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpios/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                       | design_1_i/axi_gpios/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                               |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpios/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                              | design_1_i/axi_gpios/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                           | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                               |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpios/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_1[0]                                                                                    | design_1_i/axi_gpios/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PmodMTDS_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                 | design_1_i/PmodMTDS_0/inst/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/axi_gpios/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/axi_gpios/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[3].reg1[31]_i_1_n_0                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                         | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/axi_gpios/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/axi_gpios/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/axi_gpios/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/slv_reg3[0]                                                                                                                                 | design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/slv_reg3[1]                                                                                                                                                                 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpios/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                              | design_1_i/axi_gpios/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpios/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                            | design_1_i/axi_gpios/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpios/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                      | design_1_i/axi_gpios/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                     |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpios/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                       | design_1_i/axi_gpios/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                 | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpios/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                       | design_1_i/axi_gpios/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                    |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                         |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                         |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpios/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                       | design_1_i/axi_gpios/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                           |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                 | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                    |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                           | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                           | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                              |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                        | design_1_i/dtw_8F_32bit_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                        | design_1_i/dtw_8F_32bit_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                         | design_1_i/dtw_8F_32bit_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                        | design_1_i/dtw_8F_32bit_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                        | design_1_i/dtw_8F_32bit_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                        | design_1_i/dtw_8F_32bit_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/sr_5_Tx_Empty_i1                                               | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_SYNC_SPI_2_AXI_1_CDC/tx_Reg_Soft_Reset_op |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                         | design_1_i/dtw_8F_32bit_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                        | design_1_i/dtw_8F_32bit_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/p_1_in[7]                                                                                                                                   | design_1_i/dtw_8F_32bit_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/p_1_in[15]                                                                                                                                  | design_1_i/dtw_8F_32bit_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/p_1_in[31]                                                                                                                                  | design_1_i/dtw_8F_32bit_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/axi_gpios/axi_gpio_2/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                         | design_1_i/dtw_8F_32bit_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/p_1_in[23]                                                                                                                                  | design_1_i/dtw_8F_32bit_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.QSPI_RX_TX_REG/SPIXfer_done_delay                                      | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                            | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                        | design_1_i/dtw_8F_32bit_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0             | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0110[0]_i_1_n_0 | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                             |                                                                                                                                                                                                                                           |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_16_out                                              | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                         | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PmodMTDS_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                      | design_1_i/PmodMTDS_0/inst/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpios/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                            | design_1_i/axi_gpios/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                        | design_1_i/dtw_8F_32bit_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                        | design_1_i/dtw_8F_32bit_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                         | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/memory_controller_inst/memory_address_generator_inst/state4_column_counter[8]_i_1_n_0                             | design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/slv_reg3[1]                                                                                                                                                                 |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/memory_controller_inst/memory_address_generator_inst/row_counter0                                                 | design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/slv_reg3[1]                                                                                                                                                                 |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                      |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/PmodMTDS_0/inst/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                         |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                              |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/dtw_8F_32bit_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                            | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                    |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                              |                                                                                                                                                                                                                                           |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                            |                                                                                                                                                                                                                                           |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                              |                                                                                                                                                                                                                                           |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                  |                                                                                                                                                                                                                                           |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                        |                                                                                                                                                                                                                                           |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                |                                                                                                                                                                                                                                           |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                         |                                                                                                                                                                                                                                           |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                            |                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/memory_controller_inst/memory_address_generator_inst/even_addrb[7]_i_1_n_0                                        | design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/slv_reg3[1]                                                                                                                                                                 |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                    |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/axi_gpios/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                               |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/axi_gpios/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                               |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpios/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                              | design_1_i/axi_gpios/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                 |                5 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                   |                                                                                                                                                                                                                                           |                9 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                   |                                                                                                                                                                                                                                           |                9 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PmodMTDS_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                        | design_1_i/PmodMTDS_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                           |                4 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                    |                7 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                    |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                   | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                      |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                    | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                              |               32 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                    | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                             | design_1_i/dtw_8F_32bit_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                        |               18 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/generateOutPre0_reg                                                                                                | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/TCSR0_GENERATE[20].TCSR0_FF_I                                                                                      | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                  | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                           |                                                                                                                                                                                                                                           |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                      |                                                                                                                                                                                                                                           |                8 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                     |                                                                                                                                                                                                                                           |                9 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/axi_gpios/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                           |               12 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                         |                                                                                                                                                                                                                                           |                7 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                |                                                                                                                                                                                                                                           |                9 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                |                                                                                                                                                                                                                                           |               10 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                              |                                                                                                                                                                                                                                           |               12 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                  |                                                                                                                                                                                                                                           |                9 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                              |                                                                                                                                                                                                                                           |               11 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                       |               10 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/PmodMTDS_0/inst/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                     |               15 |             53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/slv_reg3[1]                                                                                                                                                                 |               29 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/vector3[31]_i_2_n_0                                                                           | design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/vector3[31]_i_1_n_0                                                                                                           |               46 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           |                                                                                                                                                                                                                                           |              125 |            451 |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


