Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 07:19:27 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_adjustments/post_route_timing.rpt
| Design       : td_fused_top_tdf1_adjustments
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[2]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_42_47/RAMA/WADR2
                                                              8.159         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[2]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_42_47/RAMA_D1/WADR2
                                                              8.159         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[2]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_42_47/RAMB/WADR2
                                                              8.159         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[2]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_42_47/RAMB_D1/WADR2
                                                              8.159         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[2]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_42_47/RAMC/WADR2
                                                              8.159         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[2]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_42_47/RAMC_D1/WADR2
                                                              8.159         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[2]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_42_47/RAMD/ADR2
                                                              8.159         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[2]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_42_47/RAMD_D1/ADR2
                                                              8.159         
td_fused_top_tdf1_adjustments_ram_U/addr0_t1_reg[1]/C
                               td_fused_top_tdf1_adjustments_ram_U/q0_t0_reg[23]/D
                                                              8.222         
td_fused_top_tdf1_adjustments_ram_U/addr0_t1_reg[1]/C
                               td_fused_top_tdf1_adjustments_ram_U/q0_t0_reg[22]/D
                                                              8.247         
td_fused_top_tdf1_adjustments_ram_U/addr0_t1_reg[2]/C
                               td_fused_top_tdf1_adjustments_ram_U/q0_t0_reg[29]/D
                                                              8.259         
td_fused_top_tdf1_adjustments_ram_U/addr0_t1_reg[2]/C
                               td_fused_top_tdf1_adjustments_ram_U/q0_t0_reg[28]/D
                                                              8.269         
td_fused_top_tdf1_adjustments_ram_U/we1_t1_reg/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_24_29/RAMA/WE
                                                              8.284         
td_fused_top_tdf1_adjustments_ram_U/we1_t1_reg/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_24_29/RAMA_D1/WE
                                                              8.284         
td_fused_top_tdf1_adjustments_ram_U/we1_t1_reg/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_24_29/RAMB/WE
                                                              8.284         
td_fused_top_tdf1_adjustments_ram_U/we1_t1_reg/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_24_29/RAMB_D1/WE
                                                              8.284         
td_fused_top_tdf1_adjustments_ram_U/we1_t1_reg/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_24_29/RAMC/WE
                                                              8.284         
td_fused_top_tdf1_adjustments_ram_U/we1_t1_reg/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_24_29/RAMC_D1/WE
                                                              8.284         
td_fused_top_tdf1_adjustments_ram_U/we1_t1_reg/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_24_29/RAMD/WE
                                                              8.284         
td_fused_top_tdf1_adjustments_ram_U/we1_t1_reg/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_24_29/RAMD_D1/WE
                                                              8.284         
td_fused_top_tdf1_adjustments_ram_U/we1_t1_reg/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_6_11/RAMA/WE
                                                              8.293         
td_fused_top_tdf1_adjustments_ram_U/we1_t1_reg/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_6_11/RAMA_D1/WE
                                                              8.293         
td_fused_top_tdf1_adjustments_ram_U/we1_t1_reg/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_6_11/RAMB/WE
                                                              8.293         
td_fused_top_tdf1_adjustments_ram_U/we1_t1_reg/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_6_11/RAMB_D1/WE
                                                              8.293         
td_fused_top_tdf1_adjustments_ram_U/we1_t1_reg/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_6_11/RAMC/WE
                                                              8.293         
td_fused_top_tdf1_adjustments_ram_U/we1_t1_reg/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_6_11/RAMC_D1/WE
                                                              8.293         
td_fused_top_tdf1_adjustments_ram_U/we1_t1_reg/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_6_11/RAMD/WE
                                                              8.293         
td_fused_top_tdf1_adjustments_ram_U/we1_t1_reg/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_6_11/RAMD_D1/WE
                                                              8.293         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[0]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_18_23/RAMA/WADR0
                                                              8.317         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[0]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_18_23/RAMA_D1/WADR0
                                                              8.317         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[0]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_18_23/RAMB/WADR0
                                                              8.317         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[0]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_18_23/RAMB_D1/WADR0
                                                              8.317         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[0]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_18_23/RAMC/WADR0
                                                              8.317         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[0]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_18_23/RAMC_D1/WADR0
                                                              8.317         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[0]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_18_23/RAMD/ADR0
                                                              8.317         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[0]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_18_23/RAMD_D1/ADR0
                                                              8.317         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[1]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_42_47/RAMA/WADR1
                                                              8.328         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[1]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_42_47/RAMA_D1/WADR1
                                                              8.328         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[1]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_42_47/RAMB/WADR1
                                                              8.328         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[1]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_42_47/RAMB_D1/WADR1
                                                              8.328         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[1]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_42_47/RAMC/WADR1
                                                              8.328         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[1]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_42_47/RAMC_D1/WADR1
                                                              8.328         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[1]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_42_47/RAMD/ADR1
                                                              8.328         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[1]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_42_47/RAMD_D1/ADR1
                                                              8.328         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[1]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_12_17/RAMA/WADR1
                                                              8.347         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[1]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_12_17/RAMA_D1/WADR1
                                                              8.347         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[1]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_12_17/RAMB/WADR1
                                                              8.347         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[1]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_12_17/RAMB_D1/WADR1
                                                              8.347         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[1]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_12_17/RAMC/WADR1
                                                              8.347         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[1]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_12_17/RAMC_D1/WADR1
                                                              8.347         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[1]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_12_17/RAMD/ADR1
                                                              8.347         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[1]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_12_17/RAMD_D1/ADR1
                                                              8.347         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[2]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_6_11/RAMA/WADR2
                                                              8.358         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[2]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_6_11/RAMA_D1/WADR2
                                                              8.358         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[2]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_6_11/RAMB/WADR2
                                                              8.358         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[2]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_6_11/RAMB_D1/WADR2
                                                              8.358         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[2]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_6_11/RAMC/WADR2
                                                              8.358         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[2]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_6_11/RAMC_D1/WADR2
                                                              8.358         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[2]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_6_11/RAMD/ADR2
                                                              8.358         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[2]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_6_11/RAMD_D1/ADR2
                                                              8.358         
td_fused_top_tdf1_adjustments_ram_U/addr0_t1_reg[2]/C
                               td_fused_top_tdf1_adjustments_ram_U/q0_t0_reg[41]/D
                                                              8.370         
td_fused_top_tdf1_adjustments_ram_U/addr0_t1_reg[2]/C
                               td_fused_top_tdf1_adjustments_ram_U/q0_t0_reg[40]/D
                                                              8.380         
td_fused_top_tdf1_adjustments_ram_U/we1_t1_reg/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_30_35/RAMA/WE
                                                              8.391         
td_fused_top_tdf1_adjustments_ram_U/we1_t1_reg/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_30_35/RAMA_D1/WE
                                                              8.391         
td_fused_top_tdf1_adjustments_ram_U/we1_t1_reg/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_30_35/RAMB/WE
                                                              8.391         
td_fused_top_tdf1_adjustments_ram_U/we1_t1_reg/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_30_35/RAMB_D1/WE
                                                              8.391         
td_fused_top_tdf1_adjustments_ram_U/we1_t1_reg/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_30_35/RAMC/WE
                                                              8.391         
td_fused_top_tdf1_adjustments_ram_U/we1_t1_reg/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_30_35/RAMC_D1/WE
                                                              8.391         
td_fused_top_tdf1_adjustments_ram_U/we1_t1_reg/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_30_35/RAMD/WE
                                                              8.391         
td_fused_top_tdf1_adjustments_ram_U/we1_t1_reg/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_30_35/RAMD_D1/WE
                                                              8.391         
td_fused_top_tdf1_adjustments_ram_U/we1_t1_reg/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_42_47/RAMA/WE
                                                              8.393         
td_fused_top_tdf1_adjustments_ram_U/we1_t1_reg/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_42_47/RAMA_D1/WE
                                                              8.393         
td_fused_top_tdf1_adjustments_ram_U/we1_t1_reg/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_42_47/RAMB/WE
                                                              8.393         
td_fused_top_tdf1_adjustments_ram_U/we1_t1_reg/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_42_47/RAMB_D1/WE
                                                              8.393         
td_fused_top_tdf1_adjustments_ram_U/we1_t1_reg/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_42_47/RAMC/WE
                                                              8.393         
td_fused_top_tdf1_adjustments_ram_U/we1_t1_reg/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_42_47/RAMC_D1/WE
                                                              8.393         
td_fused_top_tdf1_adjustments_ram_U/we1_t1_reg/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_42_47/RAMD/WE
                                                              8.393         
td_fused_top_tdf1_adjustments_ram_U/we1_t1_reg/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_42_47/RAMD_D1/WE
                                                              8.393         
td_fused_top_tdf1_adjustments_ram_U/we1_t1_reg/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_18_23/RAMA/WE
                                                              8.395         
td_fused_top_tdf1_adjustments_ram_U/we1_t1_reg/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_18_23/RAMA_D1/WE
                                                              8.395         
td_fused_top_tdf1_adjustments_ram_U/we1_t1_reg/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_18_23/RAMB/WE
                                                              8.395         
td_fused_top_tdf1_adjustments_ram_U/we1_t1_reg/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_18_23/RAMB_D1/WE
                                                              8.395         
td_fused_top_tdf1_adjustments_ram_U/we1_t1_reg/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_18_23/RAMC/WE
                                                              8.395         
td_fused_top_tdf1_adjustments_ram_U/we1_t1_reg/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_18_23/RAMC_D1/WE
                                                              8.395         
td_fused_top_tdf1_adjustments_ram_U/we1_t1_reg/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_18_23/RAMD/WE
                                                              8.395         
td_fused_top_tdf1_adjustments_ram_U/we1_t1_reg/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_18_23/RAMD_D1/WE
                                                              8.395         
td_fused_top_tdf1_adjustments_ram_U/addr0_t1_reg[3]/C
                               td_fused_top_tdf1_adjustments_ram_U/q0_t0_reg[31]/D
                                                              8.412         
td_fused_top_tdf1_adjustments_ram_U/addr0_t1_reg[3]/C
                               td_fused_top_tdf1_adjustments_ram_U/q0_t0_reg[33]/D
                                                              8.419         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[0]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_30_35/RAMA/WADR0
                                                              8.424         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[0]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_30_35/RAMA_D1/WADR0
                                                              8.424         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[0]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_30_35/RAMB/WADR0
                                                              8.424         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[0]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_30_35/RAMB_D1/WADR0
                                                              8.424         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[0]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_30_35/RAMC/WADR0
                                                              8.424         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[0]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_30_35/RAMC_D1/WADR0
                                                              8.424         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[0]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_30_35/RAMD/ADR0
                                                              8.424         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[0]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_30_35/RAMD_D1/ADR0
                                                              8.424         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[0]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_0_5/RAMA/WADR0
                                                              8.425         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[0]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_0_5/RAMA_D1/WADR0
                                                              8.425         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[0]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_0_5/RAMB/WADR0
                                                              8.425         
td_fused_top_tdf1_adjustments_ram_U/addr1_t1_reg[0]/C
                               td_fused_top_tdf1_adjustments_ram_U/ram_reg_0_15_0_5/RAMB_D1/WADR0
                                                              8.425         



