// Copyright 2026 The ChromiumOS Authors
// Use of this source code is governed by a BSD-style license that can be
// found in the LICENSE file.
// Converted to Rust by haven-rs
//
// THIS FILE IS AUTO-GENERATED - DO NOT EDIT

#![allow(dead_code)]

pub const GC___REVA__: u32 = 1;
pub const GC___REVB__: u32 = 2;
pub const GC___REVC__: u32 = 3;
pub const GC___REVD__: u32 = 4;
pub const GC___REVE__: u32 = 5;
pub const GC___HAVEN__: u32 = 1;
pub const GC___MINOR_REV__: u32 = 1;
pub const GC_PINMUX_DIOA0_SEL: u32 = 0x6;
pub const GC_PINMUX_DIOA1_SEL: u32 = 0x7;
pub const GC_PINMUX_DIOA2_SEL: u32 = 0x8;
pub const GC_PINMUX_DIOA3_SEL: u32 = 0x9;
pub const GC_PINMUX_DIOA4_SEL: u32 = 0xa;
pub const GC_PINMUX_DIOA5_SEL: u32 = 0xb;
pub const GC_PINMUX_DIOA6_SEL: u32 = 0xc;
pub const GC_PINMUX_DIOA7_SEL: u32 = 0xd;
pub const GC_PINMUX_DIOA8_SEL: u32 = 0xe;
pub const GC_PINMUX_DIOA9_SEL: u32 = 0xf;
pub const GC_PINMUX_DIOA10_SEL: u32 = 0x10;
pub const GC_PINMUX_DIOA11_SEL: u32 = 0x11;
pub const GC_PINMUX_DIOA12_SEL: u32 = 0x12;
pub const GC_PINMUX_DIOA13_SEL: u32 = 0x13;
pub const GC_PINMUX_DIOA14_SEL: u32 = 0x14;
pub const GC_PINMUX_DIOB0_SEL: u32 = 0x15;
pub const GC_PINMUX_DIOB1_SEL: u32 = 0x16;
pub const GC_PINMUX_DIOB2_SEL: u32 = 0x17;
pub const GC_PINMUX_DIOB3_SEL: u32 = 0x18;
pub const GC_PINMUX_DIOB4_SEL: u32 = 0x19;
pub const GC_PINMUX_DIOB5_SEL: u32 = 0x1a;
pub const GC_PINMUX_DIOB6_SEL: u32 = 0x1b;
pub const GC_PINMUX_DIOB7_SEL: u32 = 0x1c;
pub const GC_PINMUX_DIOB8_SEL: u32 = 0x1d;
pub const GC_PINMUX_DIOM0_SEL: u32 = 0x1;
pub const GC_PINMUX_DIOM1_SEL: u32 = 0x2;
pub const GC_PINMUX_DIOM2_SEL: u32 = 0x3;
pub const GC_PINMUX_DIOM3_SEL: u32 = 0x4;
pub const GC_PINMUX_DIOM4_SEL: u32 = 0x5;
pub const GC_PINMUX_GPIO0_GPIO0_SEL: u32 = 0x1;
pub const GC_PINMUX_GPIO0_GPIO1_SEL: u32 = 0x2;
pub const GC_PINMUX_GPIO0_GPIO2_SEL: u32 = 0x3;
pub const GC_PINMUX_GPIO0_GPIO3_SEL: u32 = 0x4;
pub const GC_PINMUX_GPIO0_GPIO4_SEL: u32 = 0x5;
pub const GC_PINMUX_GPIO0_GPIO5_SEL: u32 = 0x6;
pub const GC_PINMUX_GPIO0_GPIO6_SEL: u32 = 0x7;
pub const GC_PINMUX_GPIO0_GPIO7_SEL: u32 = 0x8;
pub const GC_PINMUX_GPIO0_GPIO8_SEL: u32 = 0x9;
pub const GC_PINMUX_GPIO0_GPIO9_SEL: u32 = 0xa;
pub const GC_PINMUX_GPIO0_GPIO10_SEL: u32 = 0xb;
pub const GC_PINMUX_GPIO0_GPIO11_SEL: u32 = 0xc;
pub const GC_PINMUX_GPIO0_GPIO12_SEL: u32 = 0xd;
pub const GC_PINMUX_GPIO0_GPIO13_SEL: u32 = 0xe;
pub const GC_PINMUX_GPIO0_GPIO14_SEL: u32 = 0xf;
pub const GC_PINMUX_GPIO0_GPIO15_SEL: u32 = 0x10;
pub const GC_PINMUX_GPIO1_GPIO0_SEL: u32 = 0x11;
pub const GC_PINMUX_GPIO1_GPIO1_SEL: u32 = 0x12;
pub const GC_PINMUX_GPIO1_GPIO2_SEL: u32 = 0x13;
pub const GC_PINMUX_GPIO1_GPIO3_SEL: u32 = 0x14;
pub const GC_PINMUX_GPIO1_GPIO4_SEL: u32 = 0x15;
pub const GC_PINMUX_GPIO1_GPIO5_SEL: u32 = 0x16;
pub const GC_PINMUX_GPIO1_GPIO6_SEL: u32 = 0x17;
pub const GC_PINMUX_GPIO1_GPIO7_SEL: u32 = 0x18;
pub const GC_PINMUX_GPIO1_GPIO8_SEL: u32 = 0x19;
pub const GC_PINMUX_GPIO1_GPIO9_SEL: u32 = 0x1a;
pub const GC_PINMUX_GPIO1_GPIO10_SEL: u32 = 0x1b;
pub const GC_PINMUX_GPIO1_GPIO11_SEL: u32 = 0x1c;
pub const GC_PINMUX_GPIO1_GPIO12_SEL: u32 = 0x1d;
pub const GC_PINMUX_GPIO1_GPIO13_SEL: u32 = 0x1e;
pub const GC_PINMUX_GPIO1_GPIO14_SEL: u32 = 0x1f;
pub const GC_PINMUX_GPIO1_GPIO15_SEL: u32 = 0x20;
pub const GC_PINMUX_I2C0_SCL_SEL: u32 = 0x23;
pub const GC_PINMUX_I2C0_SDA_SEL: u32 = 0x24;
pub const GC_PINMUX_I2C1_SCL_SEL: u32 = 0x25;
pub const GC_PINMUX_I2C1_SDA_SEL: u32 = 0x26;
pub const GC_PINMUX_I2CS0_SCL_SEL: u32 = 0x21;
pub const GC_PINMUX_I2CS0_SDA_SEL: u32 = 0x22;
pub const GC_PINMUX_PMU_TESTBUS0_SEL: u32 = 0x27;
pub const GC_PINMUX_PMU_TESTBUS1_SEL: u32 = 0x28;
pub const GC_PINMUX_PMU_TESTBUS2_SEL: u32 = 0x29;
pub const GC_PINMUX_PMU_TESTBUS3_SEL: u32 = 0x2a;
pub const GC_PINMUX_PMU_TESTBUS4_SEL: u32 = 0x2b;
pub const GC_PINMUX_PMU_TESTBUS5_SEL: u32 = 0x2c;
pub const GC_PINMUX_PMU_TESTBUS6_SEL: u32 = 0x2d;
pub const GC_PINMUX_PMU_TESTBUS7_SEL: u32 = 0x2e;
pub const GC_PINMUX_RBOX0_AC_PRESENT_SEL: u32 = 0x2f;
pub const GC_PINMUX_RBOX0_BATT_EN_SEL: u32 = 0x30;
pub const GC_PINMUX_RBOX0_EC_IN_RW_SEL: u32 = 0x31;
pub const GC_PINMUX_RBOX0_EC_RST_L_SEL: u32 = 0x32;
pub const GC_PINMUX_RBOX0_EC_WP_L_SEL: u32 = 0x33;
pub const GC_PINMUX_RBOX0_ENTERING_RW_SEL: u32 = 0x34;
pub const GC_PINMUX_RBOX0_FW_WP_L_SEL: u32 = 0x35;
pub const GC_PINMUX_RBOX0_KSI_SEL: u32 = 0x36;
pub const GC_PINMUX_RBOX0_KSI_SW_SEL: u32 = 0x37;
pub const GC_PINMUX_RBOX0_KSO_INV_SEL: u32 = 0x38;
pub const GC_PINMUX_RBOX0_KSO_SW_SEL: u32 = 0x39;
pub const GC_PINMUX_RBOX0_PWR_BTNO_L_SEL: u32 = 0x3b;
pub const GC_PINMUX_RBOX0_PWR_BTN_L_SEL: u32 = 0x3a;
pub const GC_PINMUX_RTC0_X_RTC_CLK_SEL: u32 = 0x3c;
pub const GC_PINMUX_RTCXOP_SEL: u32 = 0x1e;
pub const GC_PINMUX_SPI0_SPICLK_SEL: u32 = 0x3d;
pub const GC_PINMUX_SPI0_SPICSB_SEL: u32 = 0x3e;
pub const GC_PINMUX_SPI0_SPIMISO_SEL: u32 = 0x3f;
pub const GC_PINMUX_SPI0_SPIMOSI_SEL: u32 = 0x40;
pub const GC_PINMUX_SPS0_SPICLK_SEL: u32 = 0x41;
pub const GC_PINMUX_SPS0_SPICSB_SEL: u32 = 0x42;
pub const GC_PINMUX_SPS0_SPIMISO_SEL: u32 = 0x43;
pub const GC_PINMUX_SPS0_SPIMOSI_SEL: u32 = 0x44;
pub const GC_PINMUX_SWDP0_TRACE2_SEL: u32 = 0x46;
pub const GC_PINMUX_SWDP0_TRACE_SEL: u32 = 0x45;
pub const GC_PINMUX_SWDPDATA_SEL: u32 = 0x20;
pub const GC_PINMUX_SWDPTRACE_SEL: u32 = 0x1f;
pub const GC_PINMUX_TEMP0_TST_ADC_CLK_SEL: u32 = 0x47;
pub const GC_PINMUX_TEMP0_TST_ADC_HI_SER_SEL: u32 = 0x48;
pub const GC_PINMUX_TEMP0_TST_ADC_LO_SER_SEL: u32 = 0x49;
pub const GC_PINMUX_TEMP0_TST_ADC_VLD_SER_SEL: u32 = 0x4a;
pub const GC_PINMUX_TRNG0_TRNG_RO_DIV_SEL: u32 = 0x4b;
pub const GC_PINMUX_TRNG0_TRNG_RO_REF_DIV_SEL: u32 = 0x4c;
pub const GC_PINMUX_UART0_CTS_SEL: u32 = 0x4d;
pub const GC_PINMUX_UART0_RTS_SEL: u32 = 0x4e;
pub const GC_PINMUX_UART0_RX_SEL: u32 = 0x4f;
pub const GC_PINMUX_UART0_TX_SEL: u32 = 0x50;
pub const GC_PINMUX_UART1_CTS_SEL: u32 = 0x51;
pub const GC_PINMUX_UART1_RTS_SEL: u32 = 0x52;
pub const GC_PINMUX_UART1_RX_SEL: u32 = 0x53;
pub const GC_PINMUX_UART1_TX_SEL: u32 = 0x54;
pub const GC_PINMUX_UART2_CTS_SEL: u32 = 0x55;
pub const GC_PINMUX_UART2_RTS_SEL: u32 = 0x56;
pub const GC_PINMUX_UART2_RX_SEL: u32 = 0x57;
pub const GC_PINMUX_UART2_TX_SEL: u32 = 0x58;
pub const GC_PINMUX_USB0_EXT_DM_PULLUP_EN_SEL: u32 = 0x59;
pub const GC_PINMUX_USB0_EXT_DP_RPU1_ENB_SEL: u32 = 0x5a;
pub const GC_PINMUX_USB0_EXT_DP_RPU2_ENB_SEL: u32 = 0x5b;
pub const GC_PINMUX_USB0_EXT_FS_EDGE_SEL_SEL: u32 = 0x5c;
pub const GC_PINMUX_USB0_EXT_RX_DMI_SEL: u32 = 0x5d;
pub const GC_PINMUX_USB0_EXT_RX_DPI_SEL: u32 = 0x5e;
pub const GC_PINMUX_USB0_EXT_RX_RCV_SEL: u32 = 0x5f;
pub const GC_PINMUX_USB0_EXT_SUSPENDB_SEL: u32 = 0x60;
pub const GC_PINMUX_USB0_EXT_TX_DMO_SEL: u32 = 0x61;
pub const GC_PINMUX_USB0_EXT_TX_DPO_SEL: u32 = 0x62;
pub const GC_PINMUX_USB0_EXT_TX_OEB_SEL: u32 = 0x63;
pub const GC_PINMUX_VIO0_SEL: u32 = 0x21;
pub const GC_PINMUX_VIO1_SEL: u32 = 0x22;
pub const GC_PINMUX_XO0_TESTCLK_SEL: u32 = 0x64;
pub const GC_EXCEPTNUM_RESET: u32 = 0x1;
pub const GC_EXCEPTNUM_NMI: u32 = 0x2;
pub const GC_EXCEPTNUM_HARDFAULT: u32 = 0x3;
pub const GC_EXCEPTNUM_MEMORYMANAGEMENT: u32 = 0x4;
pub const GC_EXCEPTNUM_BUSFAULT: u32 = 0x5;
pub const GC_EXCEPTNUM_USAGEFAULT: u32 = 0x6;
pub const GC_EXCEPTNUM_RESERVED7: u32 = 0x7;
pub const GC_EXCEPTNUM_RESERVED8: u32 = 0x8;
pub const GC_EXCEPTNUM_RESERVED9: u32 = 0x9;
pub const GC_EXCEPTNUM_RESERVED10: u32 = 0xa;
pub const GC_EXCEPTNUM_SVCALL: u32 = 0xb;
pub const GC_EXCEPTNUM_DEBUGMONITOR: u32 = 0xc;
pub const GC_EXCEPTNUM_RESERVED13: u32 = 0xd;
pub const GC_EXCEPTNUM_PENDSV: u32 = 0xe;
pub const GC_EXCEPTNUM_SYSTICK: u32 = 0xf;
pub const GC_EXCEPTNUM_CAMO0_BREACH_INT: u32 = 0x10;
pub const GC_EXCEPTNUM_FLASH0_EDONEINT: u32 = 0x11;
pub const GC_EXCEPTNUM_FLASH0_PDONEINT: u32 = 0x12;
pub const GC_EXCEPTNUM_GPIO0_GPIO0INT: u32 = 0x14;
pub const GC_EXCEPTNUM_GPIO0_GPIO1INT: u32 = 0x15;
pub const GC_EXCEPTNUM_GPIO0_GPIO2INT: u32 = 0x16;
pub const GC_EXCEPTNUM_GPIO0_GPIO3INT: u32 = 0x17;
pub const GC_EXCEPTNUM_GPIO0_GPIO4INT: u32 = 0x18;
pub const GC_EXCEPTNUM_GPIO0_GPIO5INT: u32 = 0x19;
pub const GC_EXCEPTNUM_GPIO0_GPIO6INT: u32 = 0x1a;
pub const GC_EXCEPTNUM_GPIO0_GPIO7INT: u32 = 0x1b;
pub const GC_EXCEPTNUM_GPIO0_GPIO8INT: u32 = 0x1c;
pub const GC_EXCEPTNUM_GPIO0_GPIO9INT: u32 = 0x1d;
pub const GC_EXCEPTNUM_GPIO0_GPIO10INT: u32 = 0x1e;
pub const GC_EXCEPTNUM_GPIO0_GPIO11INT: u32 = 0x1f;
pub const GC_EXCEPTNUM_GPIO0_GPIO12INT: u32 = 0x20;
pub const GC_EXCEPTNUM_GPIO0_GPIO13INT: u32 = 0x21;
pub const GC_EXCEPTNUM_GPIO0_GPIO14INT: u32 = 0x22;
pub const GC_EXCEPTNUM_GPIO0_GPIO15INT: u32 = 0x23;
pub const GC_EXCEPTNUM_GPIO0_GPIOCOMBINT: u32 = 0x13;
pub const GC_EXCEPTNUM_GPIO1_GPIO0INT: u32 = 0x25;
pub const GC_EXCEPTNUM_GPIO1_GPIO1INT: u32 = 0x26;
pub const GC_EXCEPTNUM_GPIO1_GPIO2INT: u32 = 0x27;
pub const GC_EXCEPTNUM_GPIO1_GPIO3INT: u32 = 0x28;
pub const GC_EXCEPTNUM_GPIO1_GPIO4INT: u32 = 0x29;
pub const GC_EXCEPTNUM_GPIO1_GPIO5INT: u32 = 0x2a;
pub const GC_EXCEPTNUM_GPIO1_GPIO6INT: u32 = 0x2b;
pub const GC_EXCEPTNUM_GPIO1_GPIO7INT: u32 = 0x2c;
pub const GC_EXCEPTNUM_GPIO1_GPIO8INT: u32 = 0x2d;
pub const GC_EXCEPTNUM_GPIO1_GPIO9INT: u32 = 0x2e;
pub const GC_EXCEPTNUM_GPIO1_GPIO10INT: u32 = 0x2f;
pub const GC_EXCEPTNUM_GPIO1_GPIO11INT: u32 = 0x30;
pub const GC_EXCEPTNUM_GPIO1_GPIO12INT: u32 = 0x31;
pub const GC_EXCEPTNUM_GPIO1_GPIO13INT: u32 = 0x32;
pub const GC_EXCEPTNUM_GPIO1_GPIO14INT: u32 = 0x33;
pub const GC_EXCEPTNUM_GPIO1_GPIO15INT: u32 = 0x34;
pub const GC_EXCEPTNUM_GPIO1_GPIOCOMBINT: u32 = 0x24;
pub const GC_EXCEPTNUM_I2C0_I2CINT: u32 = 0x38;
pub const GC_EXCEPTNUM_I2C1_I2CINT: u32 = 0x39;
pub const GC_EXCEPTNUM_I2CS0_INTR_READ_BEGIN_INT: u32 = 0x35;
pub const GC_EXCEPTNUM_I2CS0_INTR_READ_COMPLETE_INT: u32 = 0x36;
pub const GC_EXCEPTNUM_I2CS0_INTR_WRITE_COMPLETE_INT: u32 = 0x37;
pub const GC_EXCEPTNUM_PMU_PMUINT: u32 = 0x3a;
pub const GC_EXCEPTNUM_SHA0_DSHA_INT: u32 = 0x3b;
pub const GC_EXCEPTNUM_SPI0_SPITXINT: u32 = 0x3c;
pub const GC_EXCEPTNUM_SPS0_REGION0_BUF_LVL: u32 = 0x3f;
pub const GC_EXCEPTNUM_SPS0_REGION1_BUF_LVL: u32 = 0x40;
pub const GC_EXCEPTNUM_SPS0_REGION2_BUF_LVL: u32 = 0x41;
pub const GC_EXCEPTNUM_SPS0_REGION3_BUF_LVL: u32 = 0x42;
pub const GC_EXCEPTNUM_SPS0_ROM_CMD_END: u32 = 0x43;
pub const GC_EXCEPTNUM_SPS0_ROM_CMD_START: u32 = 0x44;
pub const GC_EXCEPTNUM_SPS0_CS_ASSERT_INTR: u32 = 0x3d;
pub const GC_EXCEPTNUM_SPS0_CS_DEASSERT_INTR: u32 = 0x3e;
pub const GC_EXCEPTNUM_SPS0_RXFIFO_LVL_INTR: u32 = 0x45;
pub const GC_EXCEPTNUM_SPS0_RXFIFO_OVERFLOW_INTR: u32 = 0x46;
pub const GC_EXCEPTNUM_SPS0_SPSCTRLINT0: u32 = 0x47;
pub const GC_EXCEPTNUM_SPS0_SPSCTRLINT1: u32 = 0x48;
pub const GC_EXCEPTNUM_SPS0_SPSCTRLINT2: u32 = 0x49;
pub const GC_EXCEPTNUM_SPS0_SPSCTRLINT3: u32 = 0x4a;
pub const GC_EXCEPTNUM_SPS0_SPSCTRLINT4: u32 = 0x4b;
pub const GC_EXCEPTNUM_SPS0_SPSCTRLINT5: u32 = 0x4c;
pub const GC_EXCEPTNUM_SPS0_SPSCTRLINT6: u32 = 0x4d;
pub const GC_EXCEPTNUM_SPS0_SPSCTRLINT7: u32 = 0x4e;
pub const GC_EXCEPTNUM_SPS0_TXFIFO_EMPTY_INTR: u32 = 0x4f;
pub const GC_EXCEPTNUM_SPS0_TXFIFO_FULL_INTR: u32 = 0x50;
pub const GC_EXCEPTNUM_SPS0_TXFIFO_LVL_INTR: u32 = 0x51;
pub const GC_EXCEPTNUM_TEMP0_ADC_ICLKDV_INT: u32 = 0x52;
pub const GC_EXCEPTNUM_TEMP0_COMP_OVERFLOW_INT: u32 = 0x53;
pub const GC_EXCEPTNUM_TEMP0_MAX_TEMP_DIFF_INT: u32 = 0x54;
pub const GC_EXCEPTNUM_TEMP0_MAX_TEMP_INT: u32 = 0x55;
pub const GC_EXCEPTNUM_TEMP0_MIN_TEMP_INT: u32 = 0x56;
pub const GC_EXCEPTNUM_TIMEHS0_TIMINT1: u32 = 0x58;
pub const GC_EXCEPTNUM_TIMEHS0_TIMINT2: u32 = 0x59;
pub const GC_EXCEPTNUM_TIMEHS0_TIMINTC: u32 = 0x57;
pub const GC_EXCEPTNUM_TIMEHS1_TIMINT1: u32 = 0x5b;
pub const GC_EXCEPTNUM_TIMEHS1_TIMINT2: u32 = 0x5c;
pub const GC_EXCEPTNUM_TIMEHS1_TIMINTC: u32 = 0x5a;
pub const GC_EXCEPTNUM_TIMELS0_TIMINT0: u32 = 0x5d;
pub const GC_EXCEPTNUM_TIMELS0_TIMINT1: u32 = 0x5e;
pub const GC_EXCEPTNUM_TRNG0_INTR_BUFFER_FULL_INT: u32 = 0x5f;
pub const GC_EXCEPTNUM_TRNG0_INTR_CALC_DONE_INT: u32 = 0x60;
pub const GC_EXCEPTNUM_TRNG0_INTR_ONE_SHOT_DONE_INT: u32 = 0x61;
pub const GC_EXCEPTNUM_TRNG0_INTR_STAT_30_70_INT: u32 = 0x62;
pub const GC_EXCEPTNUM_TRNG0_INTR_STAT_40_60_INT: u32 = 0x63;
pub const GC_EXCEPTNUM_TRNG0_INTR_TIMEOUT_INT: u32 = 0x64;
pub const GC_EXCEPTNUM_UART0_RXBINT: u32 = 0x65;
pub const GC_EXCEPTNUM_UART0_RXFINT: u32 = 0x66;
pub const GC_EXCEPTNUM_UART0_RXINT: u32 = 0x67;
pub const GC_EXCEPTNUM_UART0_RXOVINT: u32 = 0x68;
pub const GC_EXCEPTNUM_UART0_RXTOINT: u32 = 0x69;
pub const GC_EXCEPTNUM_UART0_TXINT: u32 = 0x6a;
pub const GC_EXCEPTNUM_UART0_TXOVINT: u32 = 0x6b;
pub const GC_EXCEPTNUM_UART1_RXBINT: u32 = 0x6c;
pub const GC_EXCEPTNUM_UART1_RXFINT: u32 = 0x6d;
pub const GC_EXCEPTNUM_UART1_RXINT: u32 = 0x6e;
pub const GC_EXCEPTNUM_UART1_RXOVINT: u32 = 0x6f;
pub const GC_EXCEPTNUM_UART1_RXTOINT: u32 = 0x70;
pub const GC_EXCEPTNUM_UART1_TXINT: u32 = 0x71;
pub const GC_EXCEPTNUM_UART1_TXOVINT: u32 = 0x72;
pub const GC_EXCEPTNUM_UART2_RXBINT: u32 = 0x73;
pub const GC_EXCEPTNUM_UART2_RXFINT: u32 = 0x74;
pub const GC_EXCEPTNUM_UART2_RXINT: u32 = 0x75;
pub const GC_EXCEPTNUM_UART2_RXOVINT: u32 = 0x76;
pub const GC_EXCEPTNUM_UART2_RXTOINT: u32 = 0x77;
pub const GC_EXCEPTNUM_UART2_TXINT: u32 = 0x78;
pub const GC_EXCEPTNUM_UART2_TXOVINT: u32 = 0x79;
pub const GC_EXCEPTNUM_USB0_USBINTR: u32 = 0x7a;
pub const GC_EXCEPTNUM_WATCHDOG0_WDOGINT: u32 = 0x7b;
pub const GC_IRQNUM_RESET: u32 = 0;
pub const GC_IRQNUM_NMI: u32 = 0;
pub const GC_IRQNUM_HARDFAULT: u32 = 0;
pub const GC_IRQNUM_MEMORYMANAGEMENT: u32 = 0;
pub const GC_IRQNUM_BUSFAULT: u32 = 0;
pub const GC_IRQNUM_USAGEFAULT: u32 = 0;
pub const GC_IRQNUM_RESERVED7: u32 = 0;
pub const GC_IRQNUM_RESERVED8: u32 = 0;
pub const GC_IRQNUM_RESERVED9: u32 = 0;
pub const GC_IRQNUM_RESERVED10: u32 = 0;
pub const GC_IRQNUM_SVCALL: u32 = 0;
pub const GC_IRQNUM_DEBUGMONITOR: u32 = 0;
pub const GC_IRQNUM_RESERVED13: u32 = 0;
pub const GC_IRQNUM_PENDSV: u32 = 0;
pub const GC_IRQNUM_SYSTICK: u32 = 0;
pub const GC_IRQNUM_CAMO0_BREACH_INT: u32 = 0;
pub const GC_IRQNUM_FLASH0_EDONEINT: u32 = 1;
pub const GC_IRQNUM_FLASH0_PDONEINT: u32 = 2;
pub const GC_IRQNUM_GPIO0_GPIO0INT: u32 = 4;
pub const GC_IRQNUM_GPIO0_GPIO1INT: u32 = 5;
pub const GC_IRQNUM_GPIO0_GPIO2INT: u32 = 6;
pub const GC_IRQNUM_GPIO0_GPIO3INT: u32 = 7;
pub const GC_IRQNUM_GPIO0_GPIO4INT: u32 = 8;
pub const GC_IRQNUM_GPIO0_GPIO5INT: u32 = 9;
pub const GC_IRQNUM_GPIO0_GPIO6INT: u32 = 10;
pub const GC_IRQNUM_GPIO0_GPIO7INT: u32 = 11;
pub const GC_IRQNUM_GPIO0_GPIO8INT: u32 = 12;
pub const GC_IRQNUM_GPIO0_GPIO9INT: u32 = 13;
pub const GC_IRQNUM_GPIO0_GPIO10INT: u32 = 14;
pub const GC_IRQNUM_GPIO0_GPIO11INT: u32 = 15;
pub const GC_IRQNUM_GPIO0_GPIO12INT: u32 = 16;
pub const GC_IRQNUM_GPIO0_GPIO13INT: u32 = 17;
pub const GC_IRQNUM_GPIO0_GPIO14INT: u32 = 18;
pub const GC_IRQNUM_GPIO0_GPIO15INT: u32 = 19;
pub const GC_IRQNUM_GPIO0_GPIOCOMBINT: u32 = 3;
pub const GC_IRQNUM_GPIO1_GPIO0INT: u32 = 21;
pub const GC_IRQNUM_GPIO1_GPIO1INT: u32 = 22;
pub const GC_IRQNUM_GPIO1_GPIO2INT: u32 = 23;
pub const GC_IRQNUM_GPIO1_GPIO3INT: u32 = 24;
pub const GC_IRQNUM_GPIO1_GPIO4INT: u32 = 25;
pub const GC_IRQNUM_GPIO1_GPIO5INT: u32 = 26;
pub const GC_IRQNUM_GPIO1_GPIO6INT: u32 = 27;
pub const GC_IRQNUM_GPIO1_GPIO7INT: u32 = 28;
pub const GC_IRQNUM_GPIO1_GPIO8INT: u32 = 29;
pub const GC_IRQNUM_GPIO1_GPIO9INT: u32 = 30;
pub const GC_IRQNUM_GPIO1_GPIO10INT: u32 = 31;
pub const GC_IRQNUM_GPIO1_GPIO11INT: u32 = 32;
pub const GC_IRQNUM_GPIO1_GPIO12INT: u32 = 33;
pub const GC_IRQNUM_GPIO1_GPIO13INT: u32 = 34;
pub const GC_IRQNUM_GPIO1_GPIO14INT: u32 = 35;
pub const GC_IRQNUM_GPIO1_GPIO15INT: u32 = 36;
pub const GC_IRQNUM_GPIO1_GPIOCOMBINT: u32 = 20;
pub const GC_IRQNUM_I2C0_I2CINT: u32 = 40;
pub const GC_IRQNUM_I2C1_I2CINT: u32 = 41;
pub const GC_IRQNUM_I2CS0_INTR_READ_BEGIN_INT: u32 = 37;
pub const GC_IRQNUM_I2CS0_INTR_READ_COMPLETE_INT: u32 = 38;
pub const GC_IRQNUM_I2CS0_INTR_WRITE_COMPLETE_INT: u32 = 39;
pub const GC_IRQNUM_PMU_PMUINT: u32 = 42;
pub const GC_IRQNUM_SHA0_DSHA_INT: u32 = 43;
pub const GC_IRQNUM_SPI0_SPITXINT: u32 = 44;
pub const GC_IRQNUM_SPS0_REGION0_BUF_LVL: u32 = 47;
pub const GC_IRQNUM_SPS0_REGION1_BUF_LVL: u32 = 48;
pub const GC_IRQNUM_SPS0_REGION2_BUF_LVL: u32 = 49;
pub const GC_IRQNUM_SPS0_REGION3_BUF_LVL: u32 = 50;
pub const GC_IRQNUM_SPS0_ROM_CMD_END: u32 = 51;
pub const GC_IRQNUM_SPS0_ROM_CMD_START: u32 = 52;
pub const GC_IRQNUM_SPS0_CS_ASSERT_INTR: u32 = 45;
pub const GC_IRQNUM_SPS0_CS_DEASSERT_INTR: u32 = 46;
pub const GC_IRQNUM_SPS0_RXFIFO_LVL_INTR: u32 = 53;
pub const GC_IRQNUM_SPS0_RXFIFO_OVERFLOW_INTR: u32 = 54;
pub const GC_IRQNUM_SPS0_SPSCTRLINT0: u32 = 55;
pub const GC_IRQNUM_SPS0_SPSCTRLINT1: u32 = 56;
pub const GC_IRQNUM_SPS0_SPSCTRLINT2: u32 = 57;
pub const GC_IRQNUM_SPS0_SPSCTRLINT3: u32 = 58;
pub const GC_IRQNUM_SPS0_SPSCTRLINT4: u32 = 59;
pub const GC_IRQNUM_SPS0_SPSCTRLINT5: u32 = 60;
pub const GC_IRQNUM_SPS0_SPSCTRLINT6: u32 = 61;
pub const GC_IRQNUM_SPS0_SPSCTRLINT7: u32 = 62;
pub const GC_IRQNUM_SPS0_TXFIFO_EMPTY_INTR: u32 = 63;
pub const GC_IRQNUM_SPS0_TXFIFO_FULL_INTR: u32 = 64;
pub const GC_IRQNUM_SPS0_TXFIFO_LVL_INTR: u32 = 65;
pub const GC_IRQNUM_TEMP0_ADC_ICLKDV_INT: u32 = 66;
pub const GC_IRQNUM_TEMP0_COMP_OVERFLOW_INT: u32 = 67;
pub const GC_IRQNUM_TEMP0_MAX_TEMP_DIFF_INT: u32 = 68;
pub const GC_IRQNUM_TEMP0_MAX_TEMP_INT: u32 = 69;
pub const GC_IRQNUM_TEMP0_MIN_TEMP_INT: u32 = 70;
pub const GC_IRQNUM_TIMEHS0_TIMINT1: u32 = 72;
pub const GC_IRQNUM_TIMEHS0_TIMINT2: u32 = 73;
pub const GC_IRQNUM_TIMEHS0_TIMINTC: u32 = 71;
pub const GC_IRQNUM_TIMEHS1_TIMINT1: u32 = 75;
pub const GC_IRQNUM_TIMEHS1_TIMINT2: u32 = 76;
pub const GC_IRQNUM_TIMEHS1_TIMINTC: u32 = 74;
pub const GC_IRQNUM_TIMELS0_TIMINT0: u32 = 77;
pub const GC_IRQNUM_TIMELS0_TIMINT1: u32 = 78;
pub const GC_IRQNUM_TRNG0_INTR_BUFFER_FULL_INT: u32 = 79;
pub const GC_IRQNUM_TRNG0_INTR_CALC_DONE_INT: u32 = 80;
pub const GC_IRQNUM_TRNG0_INTR_ONE_SHOT_DONE_INT: u32 = 81;
pub const GC_IRQNUM_TRNG0_INTR_STAT_30_70_INT: u32 = 82;
pub const GC_IRQNUM_TRNG0_INTR_STAT_40_60_INT: u32 = 83;
pub const GC_IRQNUM_TRNG0_INTR_TIMEOUT_INT: u32 = 84;
pub const GC_IRQNUM_UART0_RXBINT: u32 = 85;
pub const GC_IRQNUM_UART0_RXFINT: u32 = 86;
pub const GC_IRQNUM_UART0_RXINT: u32 = 87;
pub const GC_IRQNUM_UART0_RXOVINT: u32 = 88;
pub const GC_IRQNUM_UART0_RXTOINT: u32 = 89;
pub const GC_IRQNUM_UART0_TXINT: u32 = 90;
pub const GC_IRQNUM_UART0_TXOVINT: u32 = 91;
pub const GC_IRQNUM_UART1_RXBINT: u32 = 92;
pub const GC_IRQNUM_UART1_RXFINT: u32 = 93;
pub const GC_IRQNUM_UART1_RXINT: u32 = 94;
pub const GC_IRQNUM_UART1_RXOVINT: u32 = 95;
pub const GC_IRQNUM_UART1_RXTOINT: u32 = 96;
pub const GC_IRQNUM_UART1_TXINT: u32 = 97;
pub const GC_IRQNUM_UART1_TXOVINT: u32 = 98;
pub const GC_IRQNUM_UART2_RXBINT: u32 = 99;
pub const GC_IRQNUM_UART2_RXFINT: u32 = 100;
pub const GC_IRQNUM_UART2_RXINT: u32 = 101;
pub const GC_IRQNUM_UART2_RXOVINT: u32 = 102;
pub const GC_IRQNUM_UART2_RXTOINT: u32 = 103;
pub const GC_IRQNUM_UART2_TXINT: u32 = 104;
pub const GC_IRQNUM_UART2_TXOVINT: u32 = 105;
pub const GC_IRQNUM_USB0_USBINTR: u32 = 106;
pub const GC_IRQNUM_WATCHDOG0_WDOGINT: u32 = 107;
pub const GC_AES0_BASE_ADDR: u32 = 0x40440000;
pub const GC_AES1_BASE_ADDR: u32 = 0x40450000;
pub const GC_CAMO0_BASE_ADDR: u32 = 0x40470000;
pub const GC_FLASH0_BASE_ADDR: u32 = 0x40710000;
pub const GC_GLOBALSEC0_BASE_ADDR: u32 = 0x404b0000;
pub const GC_GPIO0_BASE_ADDR: u32 = 0x40200000;
pub const GC_GPIO1_BASE_ADDR: u32 = 0x40210000;
pub const GC_I2C0_BASE_ADDR: u32 = 0x40520000;
pub const GC_I2C1_BASE_ADDR: u32 = 0x40530000;
pub const GC_I2CS0_BASE_ADDR: u32 = 0x40480000;
pub const GC_MAU_BASE_ADDR: u32 = 0x40080000;
pub const GC_PAU_BASE_ADDR: u32 = 0x40090000;
pub const GC_PINMUX_BASE_ADDR: u32 = 0x40060000;
pub const GC_PMU_BASE_ADDR: u32 = 0x40000000;
pub const GC_M3_BASE_ADDR: u32 = 0xe0000000;
pub const GC_RBOX0_BASE_ADDR: u32 = 0x40460000;
pub const GC_RTC0_BASE_ADDR: u32 = 0x40400000;
pub const GC_SHA0_BASE_ADDR: u32 = 0x40700000;
pub const GC_SPI0_BASE_ADDR: u32 = 0x40500000;
pub const GC_SPS0_BASE_ADDR: u32 = 0x40510000;
pub const GC_SWDP0_BASE_ADDR: u32 = 0x40590000;
pub const GC_TEMP0_BASE_ADDR: u32 = 0x40490000;
pub const GC_TIMEHS0_BASE_ADDR: u32 = 0x40570000;
pub const GC_TIMEHS1_BASE_ADDR: u32 = 0x40580000;
pub const GC_TIMELS0_BASE_ADDR: u32 = 0x40430000;
pub const GC_TRNG0_BASE_ADDR: u32 = 0x404a0000;
pub const GC_UART0_BASE_ADDR: u32 = 0x40540000;
pub const GC_UART1_BASE_ADDR: u32 = 0x40550000;
pub const GC_UART2_BASE_ADDR: u32 = 0x40560000;
pub const GC_USB0_BASE_ADDR: u32 = 0x40300000;
pub const GC_WATCHDOG0_BASE_ADDR: u32 = 0x40410000;
pub const GC_XO0_BASE_ADDR: u32 = 0x40420000;
pub const GC_AES_CTRL_OFFSET: u32 = 0x0;
pub const GC_AES_CTRL_DEFAULT: u32 = 0x0;
pub const GC_AES_B0_START_OFFSET: u32 = 0x4;
pub const GC_AES_B0_START_DEFAULT: u32 = 0x0;
pub const GC_AES_B0_DATA0_OFFSET: u32 = 0x8;
pub const GC_AES_B0_DATA0_DEFAULT: u32 = 0x0;
pub const GC_AES_B0_DATA1_OFFSET: u32 = 0xc;
pub const GC_AES_B0_DATA1_DEFAULT: u32 = 0x0;
pub const GC_AES_B0_DATA2_OFFSET: u32 = 0x10;
pub const GC_AES_B0_DATA2_DEFAULT: u32 = 0x0;
pub const GC_AES_B0_DATA3_OFFSET: u32 = 0x14;
pub const GC_AES_B0_DATA3_DEFAULT: u32 = 0x0;
pub const GC_AES_B1_START_OFFSET: u32 = 0x18;
pub const GC_AES_B1_START_DEFAULT: u32 = 0x0;
pub const GC_AES_B1_DATA0_OFFSET: u32 = 0x1c;
pub const GC_AES_B1_DATA0_DEFAULT: u32 = 0x0;
pub const GC_AES_B1_DATA1_OFFSET: u32 = 0x20;
pub const GC_AES_B1_DATA1_DEFAULT: u32 = 0x0;
pub const GC_AES_B1_DATA2_OFFSET: u32 = 0x24;
pub const GC_AES_B1_DATA2_DEFAULT: u32 = 0x0;
pub const GC_AES_B1_DATA3_OFFSET: u32 = 0x28;
pub const GC_AES_B1_DATA3_DEFAULT: u32 = 0x0;
pub const GC_AES_KEY0_OFFSET: u32 = 0x2c;
pub const GC_AES_KEY0_DEFAULT: u32 = 0x0;
pub const GC_AES_KEY1_OFFSET: u32 = 0x30;
pub const GC_AES_KEY1_DEFAULT: u32 = 0x0;
pub const GC_AES_KEY2_OFFSET: u32 = 0x34;
pub const GC_AES_KEY2_DEFAULT: u32 = 0x0;
pub const GC_AES_KEY3_OFFSET: u32 = 0x38;
pub const GC_AES_KEY3_DEFAULT: u32 = 0x0;
pub const GC_AES_KEY4_OFFSET: u32 = 0x3c;
pub const GC_AES_KEY4_DEFAULT: u32 = 0x0;
pub const GC_AES_KEY5_OFFSET: u32 = 0x40;
pub const GC_AES_KEY5_DEFAULT: u32 = 0x0;
pub const GC_AES_KEY6_OFFSET: u32 = 0x44;
pub const GC_AES_KEY6_DEFAULT: u32 = 0x0;
pub const GC_AES_KEY7_OFFSET: u32 = 0x48;
pub const GC_AES_KEY7_DEFAULT: u32 = 0x0;
pub const GC_AES_KEY_START_OFFSET: u32 = 0x4c;
pub const GC_AES_KEY_START_DEFAULT: u32 = 0x0;
pub const GC_AES_CTR0_OFFSET: u32 = 0x50;
pub const GC_AES_CTR0_DEFAULT: u32 = 0x0;
pub const GC_AES_CTR1_OFFSET: u32 = 0x54;
pub const GC_AES_CTR1_DEFAULT: u32 = 0x0;
pub const GC_AES_CTR2_OFFSET: u32 = 0x58;
pub const GC_AES_CTR2_DEFAULT: u32 = 0x0;
pub const GC_AES_CTR3_OFFSET: u32 = 0x5c;
pub const GC_AES_CTR3_DEFAULT: u32 = 0x0;
pub const GC_AES_LFSR_CTL_OFFSET: u32 = 0x60;
pub const GC_AES_LFSR_CTL_DEFAULT: u32 = 0x1f;
pub const GC_AES_VERSION_OFFSET: u32 = 0x64;
pub const GC_AES_VERSION_DEFAULT: u32 = 0x800be5c;
pub const GC_CAMO_CLKPERIOD_X256_OFFSET: u32 = 0x0;
pub const GC_CAMO_CLKPERIOD_X256_DEFAULT: u32 = 0x4;
pub const GC_CAMO_RESTART_PRBS_OFFSET: u32 = 0x4;
pub const GC_CAMO_RESTART_PRBS_DEFAULT: u32 = 0x0;
pub const GC_CAMO_INT_ENABLE_OFFSET: u32 = 0x8;
pub const GC_CAMO_INT_ENABLE_DEFAULT: u32 = 0x0;
pub const GC_CAMO_INT_STATE_OFFSET: u32 = 0xc;
pub const GC_CAMO_INT_STATE_DEFAULT: u32 = 0x0;
pub const GC_CAMO_INT_TEST_OFFSET: u32 = 0x10;
pub const GC_CAMO_INT_TEST_DEFAULT: u32 = 0x0;
pub const GC_CAMO_BREACH_COUNT_OFFSET: u32 = 0x14;
pub const GC_CAMO_BREACH_COUNT_DEFAULT: u32 = 0x0;
pub const GC_CAMO_CUR_VAL0_OFFSET: u32 = 0x18;
pub const GC_CAMO_CUR_VAL0_DEFAULT: u32 = 0x0;
pub const GC_CAMO_CUR_VAL1_OFFSET: u32 = 0x1c;
pub const GC_CAMO_CUR_VAL1_DEFAULT: u32 = 0x0;
pub const GC_CAMO_CUR_VAL2_OFFSET: u32 = 0x20;
pub const GC_CAMO_CUR_VAL2_DEFAULT: u32 = 0x0;
pub const GC_CAMO_CUR_VAL3_OFFSET: u32 = 0x24;
pub const GC_CAMO_CUR_VAL3_DEFAULT: u32 = 0x0;
pub const GC_CAMO_VERSION_OFFSET: u32 = 0x28;
pub const GC_CAMO_VERSION_DEFAULT: u32 = 0x500ba73;
pub const GC_FLASH_FSH_PE_CONTROL0_OFFSET: u32 = 0x0;
pub const GC_FLASH_FSH_PE_CONTROL0_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_PE_CONTROL0_PROG: u32 = 0x27182818;
pub const GC_FLASH_FSH_PE_CONTROL0_ERASE: u32 = 0x31415927;
pub const GC_FLASH_FSH_PE_CONTROL0_BULKERASE: u32 = 0x1d1e2bad;
pub const GC_FLASH_FSH_PE_CONTROL0_READ: u32 = 0x16021765;
pub const GC_FLASH_FSH_PE_CONTROL1_OFFSET: u32 = 0x4;
pub const GC_FLASH_FSH_PE_CONTROL1_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_PE_CONTROL1_PROG: u32 = 0x27182818;
pub const GC_FLASH_FSH_PE_CONTROL1_ERASE: u32 = 0x31415927;
pub const GC_FLASH_FSH_PE_CONTROL1_BULKERASE: u32 = 0x1d1e2bad;
pub const GC_FLASH_FSH_PE_CONTROL1_READ: u32 = 0x16021765;
pub const GC_FLASH_FSH_TRANS_OFFSET: u32 = 0x8;
pub const GC_FLASH_FSH_TRANS_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_ICTRL_OFFSET: u32 = 0xc;
pub const GC_FLASH_FSH_ICTRL_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_ISTATE_OFFSET: u32 = 0x10;
pub const GC_FLASH_FSH_ISTATE_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_OVRD0_UNLOCK_OFFSET: u32 = 0x14;
pub const GC_FLASH_FSH_OVRD0_UNLOCK_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_OVRD0_UNLOCK_KEY: u32 = 0x13806488;
pub const GC_FLASH_FSH_OVRD1_UNLOCK_OFFSET: u32 = 0x18;
pub const GC_FLASH_FSH_OVRD1_UNLOCK_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_OVRD1_UNLOCK_KEY: u32 = 0x13806488;
pub const GC_FLASH_FSH_OVRD_SIGVAL_DIN_OFFSET: u32 = 0x1c;
pub const GC_FLASH_FSH_OVRD_SIGVAL_DIN_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_OVRD_SIGVAL_OFFSET_OFFSET: u32 = 0x20;
pub const GC_FLASH_FSH_OVRD_SIGVAL_OFFSET_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_OVRD_SIGVAL_OFFSET: u32 = 0x24;
pub const GC_FLASH_FSH_OVRD_SIGVAL_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_OVRD_SIGEN_OFFSET: u32 = 0x28;
pub const GC_FLASH_FSH_OVRD_SIGEN_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_NO_WAIT_ON_BOUT_SEQ_OFFSET: u32 = 0x2c;
pub const GC_FLASH_FSH_NO_WAIT_ON_BOUT_SEQ_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_DOUT_VAL0_OFFSET: u32 = 0x30;
pub const GC_FLASH_FSH_DOUT_VAL0_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_DOUT_VAL1_OFFSET: u32 = 0x34;
pub const GC_FLASH_FSH_DOUT_VAL1_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_WR_DATA0_OFFSET: u32 = 0x38;
pub const GC_FLASH_FSH_WR_DATA0_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_WR_DATA1_OFFSET: u32 = 0x3c;
pub const GC_FLASH_FSH_WR_DATA1_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_WR_DATA2_OFFSET: u32 = 0x40;
pub const GC_FLASH_FSH_WR_DATA2_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_WR_DATA3_OFFSET: u32 = 0x44;
pub const GC_FLASH_FSH_WR_DATA3_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_WR_DATA4_OFFSET: u32 = 0x48;
pub const GC_FLASH_FSH_WR_DATA4_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_WR_DATA5_OFFSET: u32 = 0x4c;
pub const GC_FLASH_FSH_WR_DATA5_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_WR_DATA6_OFFSET: u32 = 0x50;
pub const GC_FLASH_FSH_WR_DATA6_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_WR_DATA7_OFFSET: u32 = 0x54;
pub const GC_FLASH_FSH_WR_DATA7_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_WR_DATA8_OFFSET: u32 = 0x58;
pub const GC_FLASH_FSH_WR_DATA8_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_WR_DATA9_OFFSET: u32 = 0x5c;
pub const GC_FLASH_FSH_WR_DATA9_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_WR_DATA10_OFFSET: u32 = 0x60;
pub const GC_FLASH_FSH_WR_DATA10_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_WR_DATA11_OFFSET: u32 = 0x64;
pub const GC_FLASH_FSH_WR_DATA11_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_WR_DATA12_OFFSET: u32 = 0x68;
pub const GC_FLASH_FSH_WR_DATA12_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_WR_DATA13_OFFSET: u32 = 0x6c;
pub const GC_FLASH_FSH_WR_DATA13_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_WR_DATA14_OFFSET: u32 = 0x70;
pub const GC_FLASH_FSH_WR_DATA14_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_WR_DATA15_OFFSET: u32 = 0x74;
pub const GC_FLASH_FSH_WR_DATA15_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_WR_DATA16_OFFSET: u32 = 0x78;
pub const GC_FLASH_FSH_WR_DATA16_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_WR_DATA17_OFFSET: u32 = 0x7c;
pub const GC_FLASH_FSH_WR_DATA17_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_WR_DATA18_OFFSET: u32 = 0x80;
pub const GC_FLASH_FSH_WR_DATA18_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_WR_DATA19_OFFSET: u32 = 0x84;
pub const GC_FLASH_FSH_WR_DATA19_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_WR_DATA20_OFFSET: u32 = 0x88;
pub const GC_FLASH_FSH_WR_DATA20_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_WR_DATA21_OFFSET: u32 = 0x8c;
pub const GC_FLASH_FSH_WR_DATA21_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_WR_DATA22_OFFSET: u32 = 0x90;
pub const GC_FLASH_FSH_WR_DATA22_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_WR_DATA23_OFFSET: u32 = 0x94;
pub const GC_FLASH_FSH_WR_DATA23_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_WR_DATA24_OFFSET: u32 = 0x98;
pub const GC_FLASH_FSH_WR_DATA24_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_WR_DATA25_OFFSET: u32 = 0x9c;
pub const GC_FLASH_FSH_WR_DATA25_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_WR_DATA26_OFFSET: u32 = 0xa0;
pub const GC_FLASH_FSH_WR_DATA26_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_WR_DATA27_OFFSET: u32 = 0xa4;
pub const GC_FLASH_FSH_WR_DATA27_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_WR_DATA28_OFFSET: u32 = 0xa8;
pub const GC_FLASH_FSH_WR_DATA28_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_WR_DATA29_OFFSET: u32 = 0xac;
pub const GC_FLASH_FSH_WR_DATA29_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_WR_DATA30_OFFSET: u32 = 0xb0;
pub const GC_FLASH_FSH_WR_DATA30_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_WR_DATA31_OFFSET: u32 = 0xb4;
pub const GC_FLASH_FSH_WR_DATA31_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_PE_EN_OFFSET: u32 = 0xb8;
pub const GC_FLASH_FSH_PE_EN_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_PE_EN_KEY: u32 = 0xb11924e1;
pub const GC_FLASH_FSH_REDUN0_OFFSET: u32 = 0xbc;
pub const GC_FLASH_FSH_REDUN0_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_REDUN1_OFFSET: u32 = 0xc0;
pub const GC_FLASH_FSH_REDUN1_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_ERROR_OFFSET: u32 = 0xc4;
pub const GC_FLASH_FSH_ERROR_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_TIMING_READ_TOTAL_CYC_OFFSET: u32 = 0xc8;
pub const GC_FLASH_FSH_TIMING_READ_TOTAL_CYC_DEFAULT: u32 = 0x1;
pub const GC_FLASH_FSH_TIMING_READ_XE_FRST_CYC_OFFSET: u32 = 0xcc;
pub const GC_FLASH_FSH_TIMING_READ_XE_FRST_CYC_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_TIMING_READ_XE_LAST_CYC_OFFSET: u32 = 0xd0;
pub const GC_FLASH_FSH_TIMING_READ_XE_LAST_CYC_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_TIMING_READ_YE_FRST_CYC_OFFSET: u32 = 0xd4;
pub const GC_FLASH_FSH_TIMING_READ_YE_FRST_CYC_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_TIMING_READ_YE_LAST_CYC_OFFSET: u32 = 0xd8;
pub const GC_FLASH_FSH_TIMING_READ_YE_LAST_CYC_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_TIMING_READ_SE_FRST_CYC_OFFSET: u32 = 0xdc;
pub const GC_FLASH_FSH_TIMING_READ_SE_FRST_CYC_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_TIMING_READ_SE_LAST_CYC_OFFSET: u32 = 0xe0;
pub const GC_FLASH_FSH_TIMING_READ_SE_LAST_CYC_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_TIMING_READ_PV_FRST_CYC_OFFSET: u32 = 0xe4;
pub const GC_FLASH_FSH_TIMING_READ_PV_FRST_CYC_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_TIMING_READ_PV_LAST_CYC_OFFSET: u32 = 0xe8;
pub const GC_FLASH_FSH_TIMING_READ_PV_LAST_CYC_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_TIMING_READ_EV_FRST_CYC_OFFSET: u32 = 0xec;
pub const GC_FLASH_FSH_TIMING_READ_EV_FRST_CYC_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_TIMING_READ_EV_LAST_CYC_OFFSET: u32 = 0xf0;
pub const GC_FLASH_FSH_TIMING_READ_EV_LAST_CYC_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_TIMING_PROG_SMART_ALGO_ON_OFFSET: u32 = 0xf4;
pub const GC_FLASH_FSH_TIMING_PROG_SMART_ALGO_ON_DEFAULT: u32 = 0x1;
pub const GC_FLASH_FSH_TIMING_PROG_TOTAL_CYC_OFFSET: u32 = 0xf8;
pub const GC_FLASH_FSH_TIMING_PROG_TOTAL_CYC_DEFAULT: u32 = 0x30e;
pub const GC_FLASH_FSH_TIMING_PROG_XE_FRST_CYC_OFFSET: u32 = 0xfc;
pub const GC_FLASH_FSH_TIMING_PROG_XE_FRST_CYC_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_TIMING_PROG_XE_LAST_CYC_OFFSET: u32 = 0x100;
pub const GC_FLASH_FSH_TIMING_PROG_XE_LAST_CYC_DEFAULT: u32 = 0x21b;
pub const GC_FLASH_FSH_TIMING_PROG_YE_FRST_CYC_OFFSET: u32 = 0x104;
pub const GC_FLASH_FSH_TIMING_PROG_YE_FRST_CYC_DEFAULT: u32 = 0x16e;
pub const GC_FLASH_FSH_TIMING_PROG_YE_LAST_CYC_OFFSET: u32 = 0x108;
pub const GC_FLASH_FSH_TIMING_PROG_YE_LAST_CYC_DEFAULT: u32 = 0x19f;
pub const GC_FLASH_FSH_TIMING_PROG_ONEWRD_FRST_CYC_OFFSET: u32 = 0x10c;
pub const GC_FLASH_FSH_TIMING_PROG_ONEWRD_FRST_CYC_DEFAULT: u32 = 0x16d;
pub const GC_FLASH_FSH_TIMING_PROG_ONEWRD_LAST_CYC_OFFSET: u32 = 0x110;
pub const GC_FLASH_FSH_TIMING_PROG_ONEWRD_LAST_CYC_DEFAULT: u32 = 0x1a0;
pub const GC_FLASH_FSH_TIMING_PROG_PROGSIG_FRST_CYC_OFFSET: u32 = 0x114;
pub const GC_FLASH_FSH_TIMING_PROG_PROGSIG_FRST_CYC_DEFAULT: u32 = 0x1;
pub const GC_FLASH_FSH_TIMING_PROG_PROGSIG_LAST_CYC_OFFSET: u32 = 0x118;
pub const GC_FLASH_FSH_TIMING_PROG_PROGSIG_LAST_CYC_DEFAULT: u32 = 0x1a0;
pub const GC_FLASH_FSH_TIMING_PROG_NVSTR_FRST_CYC_OFFSET: u32 = 0x11c;
pub const GC_FLASH_FSH_TIMING_PROG_NVSTR_FRST_CYC_DEFAULT: u32 = 0x7a;
pub const GC_FLASH_FSH_TIMING_PROG_NVSTR_LAST_CYC_OFFSET: u32 = 0x120;
pub const GC_FLASH_FSH_TIMING_PROG_NVSTR_LAST_CYC_DEFAULT: u32 = 0x21a;
pub const GC_FLASH_FSH_TIMING_ERASE_SMART_ALGO_ON_OFFSET: u32 = 0x124;
pub const GC_FLASH_FSH_TIMING_ERASE_SMART_ALGO_ON_DEFAULT: u32 = 0x1;
pub const GC_FLASH_FSH_TIMING_ERASE_TOTAL_CYC_OFFSET: u32 = 0x128;
pub const GC_FLASH_FSH_TIMING_ERASE_TOTAL_CYC_DEFAULT: u32 = 0xc075;
pub const GC_FLASH_FSH_TIMING_ERASE_XE_FRST_CYC_OFFSET: u32 = 0x12c;
pub const GC_FLASH_FSH_TIMING_ERASE_XE_FRST_CYC_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_TIMING_ERASE_XE_LAST_CYC_OFFSET: u32 = 0x130;
pub const GC_FLASH_FSH_TIMING_ERASE_XE_LAST_CYC_DEFAULT: u32 = 0xbf82;
pub const GC_FLASH_FSH_TIMING_ERASE_ERASESIG_FRST_CYC_OFFSET: u32 = 0x134;
pub const GC_FLASH_FSH_TIMING_ERASE_ERASESIG_FRST_CYC_DEFAULT: u32 = 0x1;
pub const GC_FLASH_FSH_TIMING_ERASE_ERASESIG_LAST_CYC_OFFSET: u32 = 0x138;
pub const GC_FLASH_FSH_TIMING_ERASE_ERASESIG_LAST_CYC_DEFAULT: u32 = 0xbf07;
pub const GC_FLASH_FSH_TIMING_ERASE_NVSTR_FRST_CYC_OFFSET: u32 = 0x13c;
pub const GC_FLASH_FSH_TIMING_ERASE_NVSTR_FRST_CYC_DEFAULT: u32 = 0x7a;
pub const GC_FLASH_FSH_TIMING_ERASE_NVSTR_LAST_CYC_OFFSET: u32 = 0x140;
pub const GC_FLASH_FSH_TIMING_ERASE_NVSTR_LAST_CYC_DEFAULT: u32 = 0xbf81;
pub const GC_FLASH_FSH_TIMING_BULKERASE_SMART_ALGO_ON_OFFSET: u32 = 0x144;
pub const GC_FLASH_FSH_TIMING_BULKERASE_SMART_ALGO_ON_DEFAULT: u32 = 0x1;
pub const GC_FLASH_FSH_TIMING_BULKERASE_TOTAL_CYC_OFFSET: u32 = 0x148;
pub const GC_FLASH_FSH_TIMING_BULKERASE_TOTAL_CYC_DEFAULT: u32 = 0xc982;
pub const GC_FLASH_FSH_TIMING_BULKERASE_XE_FRST_CYC_OFFSET: u32 = 0x14c;
pub const GC_FLASH_FSH_TIMING_BULKERASE_XE_FRST_CYC_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_TIMING_BULKERASE_XE_LAST_CYC_OFFSET: u32 = 0x150;
pub const GC_FLASH_FSH_TIMING_BULKERASE_XE_LAST_CYC_DEFAULT: u32 = 0xc88f;
pub const GC_FLASH_FSH_TIMING_BULKERASE_ERASESIG_FRST_CYC_OFFSET: u32 = 0x154;
pub const GC_FLASH_FSH_TIMING_BULKERASE_ERASESIG_FRST_CYC_DEFAULT: u32 = 0x1;
pub const GC_FLASH_FSH_TIMING_BULKERASE_ERASESIG_LAST_CYC_OFFSET: u32 = 0x158;
pub const GC_FLASH_FSH_TIMING_BULKERASE_ERASESIG_LAST_CYC_DEFAULT: u32 = 0xbf07;
pub const GC_FLASH_FSH_TIMING_BULKERASE_MAS1_FRST_CYC_OFFSET: u32 = 0x15c;
pub const GC_FLASH_FSH_TIMING_BULKERASE_MAS1_FRST_CYC_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_TIMING_BULKERASE_MAS1_LAST_CYC_OFFSET: u32 = 0x160;
pub const GC_FLASH_FSH_TIMING_BULKERASE_MAS1_LAST_CYC_DEFAULT: u32 = 0xc88f;
pub const GC_FLASH_FSH_TIMING_BULKERASE_NVSTR_FRST_CYC_OFFSET: u32 = 0x164;
pub const GC_FLASH_FSH_TIMING_BULKERASE_NVSTR_FRST_CYC_DEFAULT: u32 = 0x7a;
pub const GC_FLASH_FSH_TIMING_BULKERASE_NVSTR_LAST_CYC_OFFSET: u32 = 0x168;
pub const GC_FLASH_FSH_TIMING_BULKERASE_NVSTR_LAST_CYC_DEFAULT: u32 = 0xc88e;
pub const GC_FLASH_FSH_DBG_OFFSET: u32 = 0x16c;
pub const GC_FLASH_FSH_DBG_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_ITCR_OFFSET: u32 = 0xf00;
pub const GC_FLASH_FSH_ITCR_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_ITOP_OFFSET: u32 = 0xf04;
pub const GC_FLASH_FSH_ITOP_DEFAULT: u32 = 0x0;
pub const GC_GLOBALSEC_NEED_ZERO_REG_OFFSET: u32 = 0x0;
pub const GC_GLOBALSEC_NEED_ZERO_REG_DEFAULT: u32 = 0x0;
pub const GC_GLOBALSEC_DUMMYKEY0_OFFSET: u32 = 0x1598;
pub const GC_GLOBALSEC_DUMMYKEY0_DEFAULT: u32 = 0x0;
pub const GC_GLOBALSEC_SEC_CONTROL_OFFSET: u32 = 0x26d0;
pub const GC_GLOBALSEC_SEC_CONTROL_DEFAULT: u32 = 0x0;
pub const GC_GLOBALSEC_LFSR_WR_DATA_OFFSET: u32 = 0x317c;
pub const GC_GLOBALSEC_LFSR_WR_DATA_DEFAULT: u32 = 0x0;
pub const GC_GLOBALSEC_SEC_MONITOR_OFFSET: u32 = 0x3724;
pub const GC_GLOBALSEC_SEC_MONITOR_DEFAULT: u32 = 0x0;
pub const GC_GLOBALSEC_PERR_OFFSET: u32 = 0x49a8;
pub const GC_GLOBALSEC_PERR_DEFAULT: u32 = 0x0;
pub const GC_GLOBALSEC_INTERNAL_STATE0_OFFSET: u32 = 0x4ee8;
pub const GC_GLOBALSEC_INTERNAL_STATE0_DEFAULT: u32 = 0x0;
pub const GC_GLOBALSEC_INTERNAL_STATE1_OFFSET: u32 = 0x6614;
pub const GC_GLOBALSEC_INTERNAL_STATE1_DEFAULT: u32 = 0x0;
pub const GC_GLOBALSEC_INTERNAL_STATE2_OFFSET: u32 = 0x6fe4;
pub const GC_GLOBALSEC_INTERNAL_STATE2_DEFAULT: u32 = 0x0;
pub const GC_GLOBALSEC_INTERNAL_STATE3_OFFSET: u32 = 0x77fc;
pub const GC_GLOBALSEC_INTERNAL_STATE3_DEFAULT: u32 = 0x0;
pub const GC_GLOBALSEC_INTERNAL_STATE4_OFFSET: u32 = 0x8284;
pub const GC_GLOBALSEC_INTERNAL_STATE4_DEFAULT: u32 = 0x0;
pub const GC_GLOBALSEC_DUMMYKEY1_OFFSET: u32 = 0xaf04;
pub const GC_GLOBALSEC_DUMMYKEY1_DEFAULT: u32 = 0x0;
pub const GC_GLOBALSEC_DBG_CONTROL_OFFSET: u32 = 0xb1dc;
pub const GC_GLOBALSEC_DBG_CONTROL_DEFAULT: u32 = 0x0;
pub const GC_GLOBALSEC_DUMMYKEY2_OFFSET: u32 = 0xb2ac;
pub const GC_GLOBALSEC_DUMMYKEY2_DEFAULT: u32 = 0x0;
pub const GC_GLOBALSEC_VERSION_OFFSET: u32 = 0xb2b0;
pub const GC_GLOBALSEC_VERSION_DEFAULT: u32 = 0x100b407;
pub const GC_GPIO_DATAIN_OFFSET: u32 = 0x0;
pub const GC_GPIO_DATAIN_DEFAULT: u32 = 0x0;
pub const GC_GPIO_DOUT_OFFSET: u32 = 0x4;
pub const GC_GPIO_DOUT_DEFAULT: u32 = 0x0;
pub const GC_GPIO_SETDOUTEN_OFFSET: u32 = 0x10;
pub const GC_GPIO_SETDOUTEN_DEFAULT: u32 = 0x0;
pub const GC_GPIO_CLRDOUTEN_OFFSET: u32 = 0x14;
pub const GC_GPIO_CLRDOUTEN_DEFAULT: u32 = 0x0;
pub const GC_GPIO_RESERVED0_OFFSET: u32 = 0x18;
pub const GC_GPIO_RESERVED0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_RESERVED1_OFFSET: u32 = 0x1c;
pub const GC_GPIO_RESERVED1_DEFAULT: u32 = 0x0;
pub const GC_GPIO_SETINTEN_OFFSET: u32 = 0x20;
pub const GC_GPIO_SETINTEN_DEFAULT: u32 = 0x0;
pub const GC_GPIO_CLRINTEN_OFFSET: u32 = 0x24;
pub const GC_GPIO_CLRINTEN_DEFAULT: u32 = 0x0;
pub const GC_GPIO_SETINTTYPE_OFFSET: u32 = 0x28;
pub const GC_GPIO_SETINTTYPE_DEFAULT: u32 = 0x0;
pub const GC_GPIO_CLRINTTYPE_OFFSET: u32 = 0x2c;
pub const GC_GPIO_CLRINTTYPE_DEFAULT: u32 = 0x0;
pub const GC_GPIO_SETINTPOL_OFFSET: u32 = 0x30;
pub const GC_GPIO_SETINTPOL_DEFAULT: u32 = 0x0;
pub const GC_GPIO_CLRINTPOL_OFFSET: u32 = 0x34;
pub const GC_GPIO_CLRINTPOL_DEFAULT: u32 = 0x0;
pub const GC_GPIO_CLRINTSTAT_OFFSET: u32 = 0x38;
pub const GC_GPIO_CLRINTSTAT_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_400_OFFSET: u32 = 0x400;
pub const GC_GPIO_MASKLOWBYTE_400_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_404_OFFSET: u32 = 0x404;
pub const GC_GPIO_MASKLOWBYTE_404_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_408_OFFSET: u32 = 0x408;
pub const GC_GPIO_MASKLOWBYTE_408_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_40C_OFFSET: u32 = 0x40c;
pub const GC_GPIO_MASKLOWBYTE_40C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_410_OFFSET: u32 = 0x410;
pub const GC_GPIO_MASKLOWBYTE_410_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_414_OFFSET: u32 = 0x414;
pub const GC_GPIO_MASKLOWBYTE_414_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_418_OFFSET: u32 = 0x418;
pub const GC_GPIO_MASKLOWBYTE_418_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_41C_OFFSET: u32 = 0x41c;
pub const GC_GPIO_MASKLOWBYTE_41C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_420_OFFSET: u32 = 0x420;
pub const GC_GPIO_MASKLOWBYTE_420_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_424_OFFSET: u32 = 0x424;
pub const GC_GPIO_MASKLOWBYTE_424_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_428_OFFSET: u32 = 0x428;
pub const GC_GPIO_MASKLOWBYTE_428_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_42C_OFFSET: u32 = 0x42c;
pub const GC_GPIO_MASKLOWBYTE_42C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_430_OFFSET: u32 = 0x430;
pub const GC_GPIO_MASKLOWBYTE_430_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_434_OFFSET: u32 = 0x434;
pub const GC_GPIO_MASKLOWBYTE_434_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_438_OFFSET: u32 = 0x438;
pub const GC_GPIO_MASKLOWBYTE_438_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_43C_OFFSET: u32 = 0x43c;
pub const GC_GPIO_MASKLOWBYTE_43C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_440_OFFSET: u32 = 0x440;
pub const GC_GPIO_MASKLOWBYTE_440_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_444_OFFSET: u32 = 0x444;
pub const GC_GPIO_MASKLOWBYTE_444_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_448_OFFSET: u32 = 0x448;
pub const GC_GPIO_MASKLOWBYTE_448_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_44C_OFFSET: u32 = 0x44c;
pub const GC_GPIO_MASKLOWBYTE_44C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_450_OFFSET: u32 = 0x450;
pub const GC_GPIO_MASKLOWBYTE_450_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_454_OFFSET: u32 = 0x454;
pub const GC_GPIO_MASKLOWBYTE_454_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_458_OFFSET: u32 = 0x458;
pub const GC_GPIO_MASKLOWBYTE_458_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_45C_OFFSET: u32 = 0x45c;
pub const GC_GPIO_MASKLOWBYTE_45C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_460_OFFSET: u32 = 0x460;
pub const GC_GPIO_MASKLOWBYTE_460_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_464_OFFSET: u32 = 0x464;
pub const GC_GPIO_MASKLOWBYTE_464_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_468_OFFSET: u32 = 0x468;
pub const GC_GPIO_MASKLOWBYTE_468_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_46C_OFFSET: u32 = 0x46c;
pub const GC_GPIO_MASKLOWBYTE_46C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_470_OFFSET: u32 = 0x470;
pub const GC_GPIO_MASKLOWBYTE_470_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_474_OFFSET: u32 = 0x474;
pub const GC_GPIO_MASKLOWBYTE_474_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_478_OFFSET: u32 = 0x478;
pub const GC_GPIO_MASKLOWBYTE_478_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_47C_OFFSET: u32 = 0x47c;
pub const GC_GPIO_MASKLOWBYTE_47C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_480_OFFSET: u32 = 0x480;
pub const GC_GPIO_MASKLOWBYTE_480_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_484_OFFSET: u32 = 0x484;
pub const GC_GPIO_MASKLOWBYTE_484_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_488_OFFSET: u32 = 0x488;
pub const GC_GPIO_MASKLOWBYTE_488_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_48C_OFFSET: u32 = 0x48c;
pub const GC_GPIO_MASKLOWBYTE_48C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_490_OFFSET: u32 = 0x490;
pub const GC_GPIO_MASKLOWBYTE_490_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_494_OFFSET: u32 = 0x494;
pub const GC_GPIO_MASKLOWBYTE_494_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_498_OFFSET: u32 = 0x498;
pub const GC_GPIO_MASKLOWBYTE_498_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_49C_OFFSET: u32 = 0x49c;
pub const GC_GPIO_MASKLOWBYTE_49C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_4A0_OFFSET: u32 = 0x4a0;
pub const GC_GPIO_MASKLOWBYTE_4A0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_4A4_OFFSET: u32 = 0x4a4;
pub const GC_GPIO_MASKLOWBYTE_4A4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_4A8_OFFSET: u32 = 0x4a8;
pub const GC_GPIO_MASKLOWBYTE_4A8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_4AC_OFFSET: u32 = 0x4ac;
pub const GC_GPIO_MASKLOWBYTE_4AC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_4B0_OFFSET: u32 = 0x4b0;
pub const GC_GPIO_MASKLOWBYTE_4B0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_4B4_OFFSET: u32 = 0x4b4;
pub const GC_GPIO_MASKLOWBYTE_4B4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_4B8_OFFSET: u32 = 0x4b8;
pub const GC_GPIO_MASKLOWBYTE_4B8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_4BC_OFFSET: u32 = 0x4bc;
pub const GC_GPIO_MASKLOWBYTE_4BC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_4C0_OFFSET: u32 = 0x4c0;
pub const GC_GPIO_MASKLOWBYTE_4C0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_4C4_OFFSET: u32 = 0x4c4;
pub const GC_GPIO_MASKLOWBYTE_4C4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_4C8_OFFSET: u32 = 0x4c8;
pub const GC_GPIO_MASKLOWBYTE_4C8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_4CC_OFFSET: u32 = 0x4cc;
pub const GC_GPIO_MASKLOWBYTE_4CC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_4D0_OFFSET: u32 = 0x4d0;
pub const GC_GPIO_MASKLOWBYTE_4D0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_4D4_OFFSET: u32 = 0x4d4;
pub const GC_GPIO_MASKLOWBYTE_4D4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_4D8_OFFSET: u32 = 0x4d8;
pub const GC_GPIO_MASKLOWBYTE_4D8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_4DC_OFFSET: u32 = 0x4dc;
pub const GC_GPIO_MASKLOWBYTE_4DC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_4E0_OFFSET: u32 = 0x4e0;
pub const GC_GPIO_MASKLOWBYTE_4E0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_4E4_OFFSET: u32 = 0x4e4;
pub const GC_GPIO_MASKLOWBYTE_4E4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_4E8_OFFSET: u32 = 0x4e8;
pub const GC_GPIO_MASKLOWBYTE_4E8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_4EC_OFFSET: u32 = 0x4ec;
pub const GC_GPIO_MASKLOWBYTE_4EC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_4F0_OFFSET: u32 = 0x4f0;
pub const GC_GPIO_MASKLOWBYTE_4F0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_4F4_OFFSET: u32 = 0x4f4;
pub const GC_GPIO_MASKLOWBYTE_4F4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_4F8_OFFSET: u32 = 0x4f8;
pub const GC_GPIO_MASKLOWBYTE_4F8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_4FC_OFFSET: u32 = 0x4fc;
pub const GC_GPIO_MASKLOWBYTE_4FC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_500_OFFSET: u32 = 0x500;
pub const GC_GPIO_MASKLOWBYTE_500_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_504_OFFSET: u32 = 0x504;
pub const GC_GPIO_MASKLOWBYTE_504_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_508_OFFSET: u32 = 0x508;
pub const GC_GPIO_MASKLOWBYTE_508_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_50C_OFFSET: u32 = 0x50c;
pub const GC_GPIO_MASKLOWBYTE_50C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_510_OFFSET: u32 = 0x510;
pub const GC_GPIO_MASKLOWBYTE_510_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_514_OFFSET: u32 = 0x514;
pub const GC_GPIO_MASKLOWBYTE_514_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_518_OFFSET: u32 = 0x518;
pub const GC_GPIO_MASKLOWBYTE_518_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_51C_OFFSET: u32 = 0x51c;
pub const GC_GPIO_MASKLOWBYTE_51C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_520_OFFSET: u32 = 0x520;
pub const GC_GPIO_MASKLOWBYTE_520_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_524_OFFSET: u32 = 0x524;
pub const GC_GPIO_MASKLOWBYTE_524_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_528_OFFSET: u32 = 0x528;
pub const GC_GPIO_MASKLOWBYTE_528_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_52C_OFFSET: u32 = 0x52c;
pub const GC_GPIO_MASKLOWBYTE_52C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_530_OFFSET: u32 = 0x530;
pub const GC_GPIO_MASKLOWBYTE_530_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_534_OFFSET: u32 = 0x534;
pub const GC_GPIO_MASKLOWBYTE_534_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_538_OFFSET: u32 = 0x538;
pub const GC_GPIO_MASKLOWBYTE_538_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_53C_OFFSET: u32 = 0x53c;
pub const GC_GPIO_MASKLOWBYTE_53C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_540_OFFSET: u32 = 0x540;
pub const GC_GPIO_MASKLOWBYTE_540_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_544_OFFSET: u32 = 0x544;
pub const GC_GPIO_MASKLOWBYTE_544_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_548_OFFSET: u32 = 0x548;
pub const GC_GPIO_MASKLOWBYTE_548_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_54C_OFFSET: u32 = 0x54c;
pub const GC_GPIO_MASKLOWBYTE_54C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_550_OFFSET: u32 = 0x550;
pub const GC_GPIO_MASKLOWBYTE_550_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_554_OFFSET: u32 = 0x554;
pub const GC_GPIO_MASKLOWBYTE_554_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_558_OFFSET: u32 = 0x558;
pub const GC_GPIO_MASKLOWBYTE_558_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_55C_OFFSET: u32 = 0x55c;
pub const GC_GPIO_MASKLOWBYTE_55C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_560_OFFSET: u32 = 0x560;
pub const GC_GPIO_MASKLOWBYTE_560_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_564_OFFSET: u32 = 0x564;
pub const GC_GPIO_MASKLOWBYTE_564_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_568_OFFSET: u32 = 0x568;
pub const GC_GPIO_MASKLOWBYTE_568_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_56C_OFFSET: u32 = 0x56c;
pub const GC_GPIO_MASKLOWBYTE_56C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_570_OFFSET: u32 = 0x570;
pub const GC_GPIO_MASKLOWBYTE_570_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_574_OFFSET: u32 = 0x574;
pub const GC_GPIO_MASKLOWBYTE_574_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_578_OFFSET: u32 = 0x578;
pub const GC_GPIO_MASKLOWBYTE_578_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_57C_OFFSET: u32 = 0x57c;
pub const GC_GPIO_MASKLOWBYTE_57C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_580_OFFSET: u32 = 0x580;
pub const GC_GPIO_MASKLOWBYTE_580_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_584_OFFSET: u32 = 0x584;
pub const GC_GPIO_MASKLOWBYTE_584_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_588_OFFSET: u32 = 0x588;
pub const GC_GPIO_MASKLOWBYTE_588_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_58C_OFFSET: u32 = 0x58c;
pub const GC_GPIO_MASKLOWBYTE_58C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_590_OFFSET: u32 = 0x590;
pub const GC_GPIO_MASKLOWBYTE_590_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_594_OFFSET: u32 = 0x594;
pub const GC_GPIO_MASKLOWBYTE_594_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_598_OFFSET: u32 = 0x598;
pub const GC_GPIO_MASKLOWBYTE_598_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_59C_OFFSET: u32 = 0x59c;
pub const GC_GPIO_MASKLOWBYTE_59C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_5A0_OFFSET: u32 = 0x5a0;
pub const GC_GPIO_MASKLOWBYTE_5A0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_5A4_OFFSET: u32 = 0x5a4;
pub const GC_GPIO_MASKLOWBYTE_5A4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_5A8_OFFSET: u32 = 0x5a8;
pub const GC_GPIO_MASKLOWBYTE_5A8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_5AC_OFFSET: u32 = 0x5ac;
pub const GC_GPIO_MASKLOWBYTE_5AC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_5B0_OFFSET: u32 = 0x5b0;
pub const GC_GPIO_MASKLOWBYTE_5B0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_5B4_OFFSET: u32 = 0x5b4;
pub const GC_GPIO_MASKLOWBYTE_5B4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_5B8_OFFSET: u32 = 0x5b8;
pub const GC_GPIO_MASKLOWBYTE_5B8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_5BC_OFFSET: u32 = 0x5bc;
pub const GC_GPIO_MASKLOWBYTE_5BC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_5C0_OFFSET: u32 = 0x5c0;
pub const GC_GPIO_MASKLOWBYTE_5C0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_5C4_OFFSET: u32 = 0x5c4;
pub const GC_GPIO_MASKLOWBYTE_5C4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_5C8_OFFSET: u32 = 0x5c8;
pub const GC_GPIO_MASKLOWBYTE_5C8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_5CC_OFFSET: u32 = 0x5cc;
pub const GC_GPIO_MASKLOWBYTE_5CC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_5D0_OFFSET: u32 = 0x5d0;
pub const GC_GPIO_MASKLOWBYTE_5D0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_5D4_OFFSET: u32 = 0x5d4;
pub const GC_GPIO_MASKLOWBYTE_5D4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_5D8_OFFSET: u32 = 0x5d8;
pub const GC_GPIO_MASKLOWBYTE_5D8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_5DC_OFFSET: u32 = 0x5dc;
pub const GC_GPIO_MASKLOWBYTE_5DC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_5E0_OFFSET: u32 = 0x5e0;
pub const GC_GPIO_MASKLOWBYTE_5E0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_5E4_OFFSET: u32 = 0x5e4;
pub const GC_GPIO_MASKLOWBYTE_5E4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_5E8_OFFSET: u32 = 0x5e8;
pub const GC_GPIO_MASKLOWBYTE_5E8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_5EC_OFFSET: u32 = 0x5ec;
pub const GC_GPIO_MASKLOWBYTE_5EC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_5F0_OFFSET: u32 = 0x5f0;
pub const GC_GPIO_MASKLOWBYTE_5F0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_5F4_OFFSET: u32 = 0x5f4;
pub const GC_GPIO_MASKLOWBYTE_5F4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_5F8_OFFSET: u32 = 0x5f8;
pub const GC_GPIO_MASKLOWBYTE_5F8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_5FC_OFFSET: u32 = 0x5fc;
pub const GC_GPIO_MASKLOWBYTE_5FC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_600_OFFSET: u32 = 0x600;
pub const GC_GPIO_MASKLOWBYTE_600_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_604_OFFSET: u32 = 0x604;
pub const GC_GPIO_MASKLOWBYTE_604_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_608_OFFSET: u32 = 0x608;
pub const GC_GPIO_MASKLOWBYTE_608_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_60C_OFFSET: u32 = 0x60c;
pub const GC_GPIO_MASKLOWBYTE_60C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_610_OFFSET: u32 = 0x610;
pub const GC_GPIO_MASKLOWBYTE_610_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_614_OFFSET: u32 = 0x614;
pub const GC_GPIO_MASKLOWBYTE_614_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_618_OFFSET: u32 = 0x618;
pub const GC_GPIO_MASKLOWBYTE_618_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_61C_OFFSET: u32 = 0x61c;
pub const GC_GPIO_MASKLOWBYTE_61C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_620_OFFSET: u32 = 0x620;
pub const GC_GPIO_MASKLOWBYTE_620_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_624_OFFSET: u32 = 0x624;
pub const GC_GPIO_MASKLOWBYTE_624_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_628_OFFSET: u32 = 0x628;
pub const GC_GPIO_MASKLOWBYTE_628_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_62C_OFFSET: u32 = 0x62c;
pub const GC_GPIO_MASKLOWBYTE_62C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_630_OFFSET: u32 = 0x630;
pub const GC_GPIO_MASKLOWBYTE_630_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_634_OFFSET: u32 = 0x634;
pub const GC_GPIO_MASKLOWBYTE_634_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_638_OFFSET: u32 = 0x638;
pub const GC_GPIO_MASKLOWBYTE_638_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_63C_OFFSET: u32 = 0x63c;
pub const GC_GPIO_MASKLOWBYTE_63C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_640_OFFSET: u32 = 0x640;
pub const GC_GPIO_MASKLOWBYTE_640_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_644_OFFSET: u32 = 0x644;
pub const GC_GPIO_MASKLOWBYTE_644_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_648_OFFSET: u32 = 0x648;
pub const GC_GPIO_MASKLOWBYTE_648_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_64C_OFFSET: u32 = 0x64c;
pub const GC_GPIO_MASKLOWBYTE_64C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_650_OFFSET: u32 = 0x650;
pub const GC_GPIO_MASKLOWBYTE_650_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_654_OFFSET: u32 = 0x654;
pub const GC_GPIO_MASKLOWBYTE_654_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_658_OFFSET: u32 = 0x658;
pub const GC_GPIO_MASKLOWBYTE_658_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_65C_OFFSET: u32 = 0x65c;
pub const GC_GPIO_MASKLOWBYTE_65C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_660_OFFSET: u32 = 0x660;
pub const GC_GPIO_MASKLOWBYTE_660_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_664_OFFSET: u32 = 0x664;
pub const GC_GPIO_MASKLOWBYTE_664_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_668_OFFSET: u32 = 0x668;
pub const GC_GPIO_MASKLOWBYTE_668_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_66C_OFFSET: u32 = 0x66c;
pub const GC_GPIO_MASKLOWBYTE_66C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_670_OFFSET: u32 = 0x670;
pub const GC_GPIO_MASKLOWBYTE_670_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_674_OFFSET: u32 = 0x674;
pub const GC_GPIO_MASKLOWBYTE_674_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_678_OFFSET: u32 = 0x678;
pub const GC_GPIO_MASKLOWBYTE_678_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_67C_OFFSET: u32 = 0x67c;
pub const GC_GPIO_MASKLOWBYTE_67C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_680_OFFSET: u32 = 0x680;
pub const GC_GPIO_MASKLOWBYTE_680_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_684_OFFSET: u32 = 0x684;
pub const GC_GPIO_MASKLOWBYTE_684_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_688_OFFSET: u32 = 0x688;
pub const GC_GPIO_MASKLOWBYTE_688_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_68C_OFFSET: u32 = 0x68c;
pub const GC_GPIO_MASKLOWBYTE_68C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_690_OFFSET: u32 = 0x690;
pub const GC_GPIO_MASKLOWBYTE_690_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_694_OFFSET: u32 = 0x694;
pub const GC_GPIO_MASKLOWBYTE_694_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_698_OFFSET: u32 = 0x698;
pub const GC_GPIO_MASKLOWBYTE_698_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_69C_OFFSET: u32 = 0x69c;
pub const GC_GPIO_MASKLOWBYTE_69C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_6A0_OFFSET: u32 = 0x6a0;
pub const GC_GPIO_MASKLOWBYTE_6A0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_6A4_OFFSET: u32 = 0x6a4;
pub const GC_GPIO_MASKLOWBYTE_6A4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_6A8_OFFSET: u32 = 0x6a8;
pub const GC_GPIO_MASKLOWBYTE_6A8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_6AC_OFFSET: u32 = 0x6ac;
pub const GC_GPIO_MASKLOWBYTE_6AC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_6B0_OFFSET: u32 = 0x6b0;
pub const GC_GPIO_MASKLOWBYTE_6B0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_6B4_OFFSET: u32 = 0x6b4;
pub const GC_GPIO_MASKLOWBYTE_6B4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_6B8_OFFSET: u32 = 0x6b8;
pub const GC_GPIO_MASKLOWBYTE_6B8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_6BC_OFFSET: u32 = 0x6bc;
pub const GC_GPIO_MASKLOWBYTE_6BC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_6C0_OFFSET: u32 = 0x6c0;
pub const GC_GPIO_MASKLOWBYTE_6C0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_6C4_OFFSET: u32 = 0x6c4;
pub const GC_GPIO_MASKLOWBYTE_6C4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_6C8_OFFSET: u32 = 0x6c8;
pub const GC_GPIO_MASKLOWBYTE_6C8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_6CC_OFFSET: u32 = 0x6cc;
pub const GC_GPIO_MASKLOWBYTE_6CC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_6D0_OFFSET: u32 = 0x6d0;
pub const GC_GPIO_MASKLOWBYTE_6D0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_6D4_OFFSET: u32 = 0x6d4;
pub const GC_GPIO_MASKLOWBYTE_6D4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_6D8_OFFSET: u32 = 0x6d8;
pub const GC_GPIO_MASKLOWBYTE_6D8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_6DC_OFFSET: u32 = 0x6dc;
pub const GC_GPIO_MASKLOWBYTE_6DC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_6E0_OFFSET: u32 = 0x6e0;
pub const GC_GPIO_MASKLOWBYTE_6E0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_6E4_OFFSET: u32 = 0x6e4;
pub const GC_GPIO_MASKLOWBYTE_6E4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_6E8_OFFSET: u32 = 0x6e8;
pub const GC_GPIO_MASKLOWBYTE_6E8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_6EC_OFFSET: u32 = 0x6ec;
pub const GC_GPIO_MASKLOWBYTE_6EC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_6F0_OFFSET: u32 = 0x6f0;
pub const GC_GPIO_MASKLOWBYTE_6F0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_6F4_OFFSET: u32 = 0x6f4;
pub const GC_GPIO_MASKLOWBYTE_6F4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_6F8_OFFSET: u32 = 0x6f8;
pub const GC_GPIO_MASKLOWBYTE_6F8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_6FC_OFFSET: u32 = 0x6fc;
pub const GC_GPIO_MASKLOWBYTE_6FC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_700_OFFSET: u32 = 0x700;
pub const GC_GPIO_MASKLOWBYTE_700_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_704_OFFSET: u32 = 0x704;
pub const GC_GPIO_MASKLOWBYTE_704_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_708_OFFSET: u32 = 0x708;
pub const GC_GPIO_MASKLOWBYTE_708_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_70C_OFFSET: u32 = 0x70c;
pub const GC_GPIO_MASKLOWBYTE_70C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_710_OFFSET: u32 = 0x710;
pub const GC_GPIO_MASKLOWBYTE_710_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_714_OFFSET: u32 = 0x714;
pub const GC_GPIO_MASKLOWBYTE_714_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_718_OFFSET: u32 = 0x718;
pub const GC_GPIO_MASKLOWBYTE_718_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_71C_OFFSET: u32 = 0x71c;
pub const GC_GPIO_MASKLOWBYTE_71C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_720_OFFSET: u32 = 0x720;
pub const GC_GPIO_MASKLOWBYTE_720_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_724_OFFSET: u32 = 0x724;
pub const GC_GPIO_MASKLOWBYTE_724_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_728_OFFSET: u32 = 0x728;
pub const GC_GPIO_MASKLOWBYTE_728_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_72C_OFFSET: u32 = 0x72c;
pub const GC_GPIO_MASKLOWBYTE_72C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_730_OFFSET: u32 = 0x730;
pub const GC_GPIO_MASKLOWBYTE_730_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_734_OFFSET: u32 = 0x734;
pub const GC_GPIO_MASKLOWBYTE_734_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_738_OFFSET: u32 = 0x738;
pub const GC_GPIO_MASKLOWBYTE_738_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_73C_OFFSET: u32 = 0x73c;
pub const GC_GPIO_MASKLOWBYTE_73C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_740_OFFSET: u32 = 0x740;
pub const GC_GPIO_MASKLOWBYTE_740_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_744_OFFSET: u32 = 0x744;
pub const GC_GPIO_MASKLOWBYTE_744_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_748_OFFSET: u32 = 0x748;
pub const GC_GPIO_MASKLOWBYTE_748_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_74C_OFFSET: u32 = 0x74c;
pub const GC_GPIO_MASKLOWBYTE_74C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_750_OFFSET: u32 = 0x750;
pub const GC_GPIO_MASKLOWBYTE_750_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_754_OFFSET: u32 = 0x754;
pub const GC_GPIO_MASKLOWBYTE_754_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_758_OFFSET: u32 = 0x758;
pub const GC_GPIO_MASKLOWBYTE_758_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_75C_OFFSET: u32 = 0x75c;
pub const GC_GPIO_MASKLOWBYTE_75C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_760_OFFSET: u32 = 0x760;
pub const GC_GPIO_MASKLOWBYTE_760_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_764_OFFSET: u32 = 0x764;
pub const GC_GPIO_MASKLOWBYTE_764_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_768_OFFSET: u32 = 0x768;
pub const GC_GPIO_MASKLOWBYTE_768_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_76C_OFFSET: u32 = 0x76c;
pub const GC_GPIO_MASKLOWBYTE_76C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_770_OFFSET: u32 = 0x770;
pub const GC_GPIO_MASKLOWBYTE_770_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_774_OFFSET: u32 = 0x774;
pub const GC_GPIO_MASKLOWBYTE_774_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_778_OFFSET: u32 = 0x778;
pub const GC_GPIO_MASKLOWBYTE_778_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_77C_OFFSET: u32 = 0x77c;
pub const GC_GPIO_MASKLOWBYTE_77C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_780_OFFSET: u32 = 0x780;
pub const GC_GPIO_MASKLOWBYTE_780_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_784_OFFSET: u32 = 0x784;
pub const GC_GPIO_MASKLOWBYTE_784_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_788_OFFSET: u32 = 0x788;
pub const GC_GPIO_MASKLOWBYTE_788_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_78C_OFFSET: u32 = 0x78c;
pub const GC_GPIO_MASKLOWBYTE_78C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_790_OFFSET: u32 = 0x790;
pub const GC_GPIO_MASKLOWBYTE_790_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_794_OFFSET: u32 = 0x794;
pub const GC_GPIO_MASKLOWBYTE_794_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_798_OFFSET: u32 = 0x798;
pub const GC_GPIO_MASKLOWBYTE_798_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_79C_OFFSET: u32 = 0x79c;
pub const GC_GPIO_MASKLOWBYTE_79C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_7A0_OFFSET: u32 = 0x7a0;
pub const GC_GPIO_MASKLOWBYTE_7A0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_7A4_OFFSET: u32 = 0x7a4;
pub const GC_GPIO_MASKLOWBYTE_7A4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_7A8_OFFSET: u32 = 0x7a8;
pub const GC_GPIO_MASKLOWBYTE_7A8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_7AC_OFFSET: u32 = 0x7ac;
pub const GC_GPIO_MASKLOWBYTE_7AC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_7B0_OFFSET: u32 = 0x7b0;
pub const GC_GPIO_MASKLOWBYTE_7B0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_7B4_OFFSET: u32 = 0x7b4;
pub const GC_GPIO_MASKLOWBYTE_7B4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_7B8_OFFSET: u32 = 0x7b8;
pub const GC_GPIO_MASKLOWBYTE_7B8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_7BC_OFFSET: u32 = 0x7bc;
pub const GC_GPIO_MASKLOWBYTE_7BC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_7C0_OFFSET: u32 = 0x7c0;
pub const GC_GPIO_MASKLOWBYTE_7C0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_7C4_OFFSET: u32 = 0x7c4;
pub const GC_GPIO_MASKLOWBYTE_7C4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_7C8_OFFSET: u32 = 0x7c8;
pub const GC_GPIO_MASKLOWBYTE_7C8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_7CC_OFFSET: u32 = 0x7cc;
pub const GC_GPIO_MASKLOWBYTE_7CC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_7D0_OFFSET: u32 = 0x7d0;
pub const GC_GPIO_MASKLOWBYTE_7D0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_7D4_OFFSET: u32 = 0x7d4;
pub const GC_GPIO_MASKLOWBYTE_7D4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_7D8_OFFSET: u32 = 0x7d8;
pub const GC_GPIO_MASKLOWBYTE_7D8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_7DC_OFFSET: u32 = 0x7dc;
pub const GC_GPIO_MASKLOWBYTE_7DC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_7E0_OFFSET: u32 = 0x7e0;
pub const GC_GPIO_MASKLOWBYTE_7E0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_7E4_OFFSET: u32 = 0x7e4;
pub const GC_GPIO_MASKLOWBYTE_7E4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_7E8_OFFSET: u32 = 0x7e8;
pub const GC_GPIO_MASKLOWBYTE_7E8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_7EC_OFFSET: u32 = 0x7ec;
pub const GC_GPIO_MASKLOWBYTE_7EC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_7F0_OFFSET: u32 = 0x7f0;
pub const GC_GPIO_MASKLOWBYTE_7F0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_7F4_OFFSET: u32 = 0x7f4;
pub const GC_GPIO_MASKLOWBYTE_7F4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_7F8_OFFSET: u32 = 0x7f8;
pub const GC_GPIO_MASKLOWBYTE_7F8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKLOWBYTE_7FC_OFFSET: u32 = 0x7fc;
pub const GC_GPIO_MASKLOWBYTE_7FC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_800_OFFSET: u32 = 0x800;
pub const GC_GPIO_MASKHIGHBYTE_800_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_804_OFFSET: u32 = 0x804;
pub const GC_GPIO_MASKHIGHBYTE_804_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_808_OFFSET: u32 = 0x808;
pub const GC_GPIO_MASKHIGHBYTE_808_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_80C_OFFSET: u32 = 0x80c;
pub const GC_GPIO_MASKHIGHBYTE_80C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_810_OFFSET: u32 = 0x810;
pub const GC_GPIO_MASKHIGHBYTE_810_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_814_OFFSET: u32 = 0x814;
pub const GC_GPIO_MASKHIGHBYTE_814_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_818_OFFSET: u32 = 0x818;
pub const GC_GPIO_MASKHIGHBYTE_818_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_81C_OFFSET: u32 = 0x81c;
pub const GC_GPIO_MASKHIGHBYTE_81C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_820_OFFSET: u32 = 0x820;
pub const GC_GPIO_MASKHIGHBYTE_820_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_824_OFFSET: u32 = 0x824;
pub const GC_GPIO_MASKHIGHBYTE_824_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_828_OFFSET: u32 = 0x828;
pub const GC_GPIO_MASKHIGHBYTE_828_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_82C_OFFSET: u32 = 0x82c;
pub const GC_GPIO_MASKHIGHBYTE_82C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_830_OFFSET: u32 = 0x830;
pub const GC_GPIO_MASKHIGHBYTE_830_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_834_OFFSET: u32 = 0x834;
pub const GC_GPIO_MASKHIGHBYTE_834_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_838_OFFSET: u32 = 0x838;
pub const GC_GPIO_MASKHIGHBYTE_838_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_83C_OFFSET: u32 = 0x83c;
pub const GC_GPIO_MASKHIGHBYTE_83C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_840_OFFSET: u32 = 0x840;
pub const GC_GPIO_MASKHIGHBYTE_840_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_844_OFFSET: u32 = 0x844;
pub const GC_GPIO_MASKHIGHBYTE_844_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_848_OFFSET: u32 = 0x848;
pub const GC_GPIO_MASKHIGHBYTE_848_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_84C_OFFSET: u32 = 0x84c;
pub const GC_GPIO_MASKHIGHBYTE_84C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_850_OFFSET: u32 = 0x850;
pub const GC_GPIO_MASKHIGHBYTE_850_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_854_OFFSET: u32 = 0x854;
pub const GC_GPIO_MASKHIGHBYTE_854_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_858_OFFSET: u32 = 0x858;
pub const GC_GPIO_MASKHIGHBYTE_858_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_85C_OFFSET: u32 = 0x85c;
pub const GC_GPIO_MASKHIGHBYTE_85C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_860_OFFSET: u32 = 0x860;
pub const GC_GPIO_MASKHIGHBYTE_860_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_864_OFFSET: u32 = 0x864;
pub const GC_GPIO_MASKHIGHBYTE_864_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_868_OFFSET: u32 = 0x868;
pub const GC_GPIO_MASKHIGHBYTE_868_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_86C_OFFSET: u32 = 0x86c;
pub const GC_GPIO_MASKHIGHBYTE_86C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_870_OFFSET: u32 = 0x870;
pub const GC_GPIO_MASKHIGHBYTE_870_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_874_OFFSET: u32 = 0x874;
pub const GC_GPIO_MASKHIGHBYTE_874_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_878_OFFSET: u32 = 0x878;
pub const GC_GPIO_MASKHIGHBYTE_878_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_87C_OFFSET: u32 = 0x87c;
pub const GC_GPIO_MASKHIGHBYTE_87C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_880_OFFSET: u32 = 0x880;
pub const GC_GPIO_MASKHIGHBYTE_880_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_884_OFFSET: u32 = 0x884;
pub const GC_GPIO_MASKHIGHBYTE_884_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_888_OFFSET: u32 = 0x888;
pub const GC_GPIO_MASKHIGHBYTE_888_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_88C_OFFSET: u32 = 0x88c;
pub const GC_GPIO_MASKHIGHBYTE_88C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_890_OFFSET: u32 = 0x890;
pub const GC_GPIO_MASKHIGHBYTE_890_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_894_OFFSET: u32 = 0x894;
pub const GC_GPIO_MASKHIGHBYTE_894_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_898_OFFSET: u32 = 0x898;
pub const GC_GPIO_MASKHIGHBYTE_898_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_89C_OFFSET: u32 = 0x89c;
pub const GC_GPIO_MASKHIGHBYTE_89C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_8A0_OFFSET: u32 = 0x8a0;
pub const GC_GPIO_MASKHIGHBYTE_8A0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_8A4_OFFSET: u32 = 0x8a4;
pub const GC_GPIO_MASKHIGHBYTE_8A4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_8A8_OFFSET: u32 = 0x8a8;
pub const GC_GPIO_MASKHIGHBYTE_8A8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_8AC_OFFSET: u32 = 0x8ac;
pub const GC_GPIO_MASKHIGHBYTE_8AC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_8B0_OFFSET: u32 = 0x8b0;
pub const GC_GPIO_MASKHIGHBYTE_8B0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_8B4_OFFSET: u32 = 0x8b4;
pub const GC_GPIO_MASKHIGHBYTE_8B4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_8B8_OFFSET: u32 = 0x8b8;
pub const GC_GPIO_MASKHIGHBYTE_8B8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_8BC_OFFSET: u32 = 0x8bc;
pub const GC_GPIO_MASKHIGHBYTE_8BC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_8C0_OFFSET: u32 = 0x8c0;
pub const GC_GPIO_MASKHIGHBYTE_8C0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_8C4_OFFSET: u32 = 0x8c4;
pub const GC_GPIO_MASKHIGHBYTE_8C4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_8C8_OFFSET: u32 = 0x8c8;
pub const GC_GPIO_MASKHIGHBYTE_8C8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_8CC_OFFSET: u32 = 0x8cc;
pub const GC_GPIO_MASKHIGHBYTE_8CC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_8D0_OFFSET: u32 = 0x8d0;
pub const GC_GPIO_MASKHIGHBYTE_8D0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_8D4_OFFSET: u32 = 0x8d4;
pub const GC_GPIO_MASKHIGHBYTE_8D4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_8D8_OFFSET: u32 = 0x8d8;
pub const GC_GPIO_MASKHIGHBYTE_8D8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_8DC_OFFSET: u32 = 0x8dc;
pub const GC_GPIO_MASKHIGHBYTE_8DC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_8E0_OFFSET: u32 = 0x8e0;
pub const GC_GPIO_MASKHIGHBYTE_8E0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_8E4_OFFSET: u32 = 0x8e4;
pub const GC_GPIO_MASKHIGHBYTE_8E4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_8E8_OFFSET: u32 = 0x8e8;
pub const GC_GPIO_MASKHIGHBYTE_8E8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_8EC_OFFSET: u32 = 0x8ec;
pub const GC_GPIO_MASKHIGHBYTE_8EC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_8F0_OFFSET: u32 = 0x8f0;
pub const GC_GPIO_MASKHIGHBYTE_8F0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_8F4_OFFSET: u32 = 0x8f4;
pub const GC_GPIO_MASKHIGHBYTE_8F4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_8F8_OFFSET: u32 = 0x8f8;
pub const GC_GPIO_MASKHIGHBYTE_8F8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_8FC_OFFSET: u32 = 0x8fc;
pub const GC_GPIO_MASKHIGHBYTE_8FC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_900_OFFSET: u32 = 0x900;
pub const GC_GPIO_MASKHIGHBYTE_900_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_904_OFFSET: u32 = 0x904;
pub const GC_GPIO_MASKHIGHBYTE_904_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_908_OFFSET: u32 = 0x908;
pub const GC_GPIO_MASKHIGHBYTE_908_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_90C_OFFSET: u32 = 0x90c;
pub const GC_GPIO_MASKHIGHBYTE_90C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_910_OFFSET: u32 = 0x910;
pub const GC_GPIO_MASKHIGHBYTE_910_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_914_OFFSET: u32 = 0x914;
pub const GC_GPIO_MASKHIGHBYTE_914_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_918_OFFSET: u32 = 0x918;
pub const GC_GPIO_MASKHIGHBYTE_918_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_91C_OFFSET: u32 = 0x91c;
pub const GC_GPIO_MASKHIGHBYTE_91C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_920_OFFSET: u32 = 0x920;
pub const GC_GPIO_MASKHIGHBYTE_920_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_924_OFFSET: u32 = 0x924;
pub const GC_GPIO_MASKHIGHBYTE_924_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_928_OFFSET: u32 = 0x928;
pub const GC_GPIO_MASKHIGHBYTE_928_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_92C_OFFSET: u32 = 0x92c;
pub const GC_GPIO_MASKHIGHBYTE_92C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_930_OFFSET: u32 = 0x930;
pub const GC_GPIO_MASKHIGHBYTE_930_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_934_OFFSET: u32 = 0x934;
pub const GC_GPIO_MASKHIGHBYTE_934_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_938_OFFSET: u32 = 0x938;
pub const GC_GPIO_MASKHIGHBYTE_938_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_93C_OFFSET: u32 = 0x93c;
pub const GC_GPIO_MASKHIGHBYTE_93C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_940_OFFSET: u32 = 0x940;
pub const GC_GPIO_MASKHIGHBYTE_940_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_944_OFFSET: u32 = 0x944;
pub const GC_GPIO_MASKHIGHBYTE_944_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_948_OFFSET: u32 = 0x948;
pub const GC_GPIO_MASKHIGHBYTE_948_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_94C_OFFSET: u32 = 0x94c;
pub const GC_GPIO_MASKHIGHBYTE_94C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_950_OFFSET: u32 = 0x950;
pub const GC_GPIO_MASKHIGHBYTE_950_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_954_OFFSET: u32 = 0x954;
pub const GC_GPIO_MASKHIGHBYTE_954_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_958_OFFSET: u32 = 0x958;
pub const GC_GPIO_MASKHIGHBYTE_958_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_95C_OFFSET: u32 = 0x95c;
pub const GC_GPIO_MASKHIGHBYTE_95C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_960_OFFSET: u32 = 0x960;
pub const GC_GPIO_MASKHIGHBYTE_960_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_964_OFFSET: u32 = 0x964;
pub const GC_GPIO_MASKHIGHBYTE_964_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_968_OFFSET: u32 = 0x968;
pub const GC_GPIO_MASKHIGHBYTE_968_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_96C_OFFSET: u32 = 0x96c;
pub const GC_GPIO_MASKHIGHBYTE_96C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_970_OFFSET: u32 = 0x970;
pub const GC_GPIO_MASKHIGHBYTE_970_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_974_OFFSET: u32 = 0x974;
pub const GC_GPIO_MASKHIGHBYTE_974_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_978_OFFSET: u32 = 0x978;
pub const GC_GPIO_MASKHIGHBYTE_978_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_97C_OFFSET: u32 = 0x97c;
pub const GC_GPIO_MASKHIGHBYTE_97C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_980_OFFSET: u32 = 0x980;
pub const GC_GPIO_MASKHIGHBYTE_980_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_984_OFFSET: u32 = 0x984;
pub const GC_GPIO_MASKHIGHBYTE_984_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_988_OFFSET: u32 = 0x988;
pub const GC_GPIO_MASKHIGHBYTE_988_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_98C_OFFSET: u32 = 0x98c;
pub const GC_GPIO_MASKHIGHBYTE_98C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_990_OFFSET: u32 = 0x990;
pub const GC_GPIO_MASKHIGHBYTE_990_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_994_OFFSET: u32 = 0x994;
pub const GC_GPIO_MASKHIGHBYTE_994_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_998_OFFSET: u32 = 0x998;
pub const GC_GPIO_MASKHIGHBYTE_998_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_99C_OFFSET: u32 = 0x99c;
pub const GC_GPIO_MASKHIGHBYTE_99C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_9A0_OFFSET: u32 = 0x9a0;
pub const GC_GPIO_MASKHIGHBYTE_9A0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_9A4_OFFSET: u32 = 0x9a4;
pub const GC_GPIO_MASKHIGHBYTE_9A4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_9A8_OFFSET: u32 = 0x9a8;
pub const GC_GPIO_MASKHIGHBYTE_9A8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_9AC_OFFSET: u32 = 0x9ac;
pub const GC_GPIO_MASKHIGHBYTE_9AC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_9B0_OFFSET: u32 = 0x9b0;
pub const GC_GPIO_MASKHIGHBYTE_9B0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_9B4_OFFSET: u32 = 0x9b4;
pub const GC_GPIO_MASKHIGHBYTE_9B4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_9B8_OFFSET: u32 = 0x9b8;
pub const GC_GPIO_MASKHIGHBYTE_9B8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_9BC_OFFSET: u32 = 0x9bc;
pub const GC_GPIO_MASKHIGHBYTE_9BC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_9C0_OFFSET: u32 = 0x9c0;
pub const GC_GPIO_MASKHIGHBYTE_9C0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_9C4_OFFSET: u32 = 0x9c4;
pub const GC_GPIO_MASKHIGHBYTE_9C4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_9C8_OFFSET: u32 = 0x9c8;
pub const GC_GPIO_MASKHIGHBYTE_9C8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_9CC_OFFSET: u32 = 0x9cc;
pub const GC_GPIO_MASKHIGHBYTE_9CC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_9D0_OFFSET: u32 = 0x9d0;
pub const GC_GPIO_MASKHIGHBYTE_9D0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_9D4_OFFSET: u32 = 0x9d4;
pub const GC_GPIO_MASKHIGHBYTE_9D4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_9D8_OFFSET: u32 = 0x9d8;
pub const GC_GPIO_MASKHIGHBYTE_9D8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_9DC_OFFSET: u32 = 0x9dc;
pub const GC_GPIO_MASKHIGHBYTE_9DC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_9E0_OFFSET: u32 = 0x9e0;
pub const GC_GPIO_MASKHIGHBYTE_9E0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_9E4_OFFSET: u32 = 0x9e4;
pub const GC_GPIO_MASKHIGHBYTE_9E4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_9E8_OFFSET: u32 = 0x9e8;
pub const GC_GPIO_MASKHIGHBYTE_9E8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_9EC_OFFSET: u32 = 0x9ec;
pub const GC_GPIO_MASKHIGHBYTE_9EC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_9F0_OFFSET: u32 = 0x9f0;
pub const GC_GPIO_MASKHIGHBYTE_9F0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_9F4_OFFSET: u32 = 0x9f4;
pub const GC_GPIO_MASKHIGHBYTE_9F4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_9F8_OFFSET: u32 = 0x9f8;
pub const GC_GPIO_MASKHIGHBYTE_9F8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_9FC_OFFSET: u32 = 0x9fc;
pub const GC_GPIO_MASKHIGHBYTE_9FC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_A00_OFFSET: u32 = 0xa00;
pub const GC_GPIO_MASKHIGHBYTE_A00_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_A04_OFFSET: u32 = 0xa04;
pub const GC_GPIO_MASKHIGHBYTE_A04_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_A08_OFFSET: u32 = 0xa08;
pub const GC_GPIO_MASKHIGHBYTE_A08_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_A0C_OFFSET: u32 = 0xa0c;
pub const GC_GPIO_MASKHIGHBYTE_A0C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_A10_OFFSET: u32 = 0xa10;
pub const GC_GPIO_MASKHIGHBYTE_A10_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_A14_OFFSET: u32 = 0xa14;
pub const GC_GPIO_MASKHIGHBYTE_A14_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_A18_OFFSET: u32 = 0xa18;
pub const GC_GPIO_MASKHIGHBYTE_A18_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_A1C_OFFSET: u32 = 0xa1c;
pub const GC_GPIO_MASKHIGHBYTE_A1C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_A20_OFFSET: u32 = 0xa20;
pub const GC_GPIO_MASKHIGHBYTE_A20_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_A24_OFFSET: u32 = 0xa24;
pub const GC_GPIO_MASKHIGHBYTE_A24_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_A28_OFFSET: u32 = 0xa28;
pub const GC_GPIO_MASKHIGHBYTE_A28_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_A2C_OFFSET: u32 = 0xa2c;
pub const GC_GPIO_MASKHIGHBYTE_A2C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_A30_OFFSET: u32 = 0xa30;
pub const GC_GPIO_MASKHIGHBYTE_A30_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_A34_OFFSET: u32 = 0xa34;
pub const GC_GPIO_MASKHIGHBYTE_A34_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_A38_OFFSET: u32 = 0xa38;
pub const GC_GPIO_MASKHIGHBYTE_A38_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_A3C_OFFSET: u32 = 0xa3c;
pub const GC_GPIO_MASKHIGHBYTE_A3C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_A40_OFFSET: u32 = 0xa40;
pub const GC_GPIO_MASKHIGHBYTE_A40_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_A44_OFFSET: u32 = 0xa44;
pub const GC_GPIO_MASKHIGHBYTE_A44_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_A48_OFFSET: u32 = 0xa48;
pub const GC_GPIO_MASKHIGHBYTE_A48_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_A4C_OFFSET: u32 = 0xa4c;
pub const GC_GPIO_MASKHIGHBYTE_A4C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_A50_OFFSET: u32 = 0xa50;
pub const GC_GPIO_MASKHIGHBYTE_A50_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_A54_OFFSET: u32 = 0xa54;
pub const GC_GPIO_MASKHIGHBYTE_A54_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_A58_OFFSET: u32 = 0xa58;
pub const GC_GPIO_MASKHIGHBYTE_A58_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_A5C_OFFSET: u32 = 0xa5c;
pub const GC_GPIO_MASKHIGHBYTE_A5C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_A60_OFFSET: u32 = 0xa60;
pub const GC_GPIO_MASKHIGHBYTE_A60_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_A64_OFFSET: u32 = 0xa64;
pub const GC_GPIO_MASKHIGHBYTE_A64_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_A68_OFFSET: u32 = 0xa68;
pub const GC_GPIO_MASKHIGHBYTE_A68_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_A6C_OFFSET: u32 = 0xa6c;
pub const GC_GPIO_MASKHIGHBYTE_A6C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_A70_OFFSET: u32 = 0xa70;
pub const GC_GPIO_MASKHIGHBYTE_A70_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_A74_OFFSET: u32 = 0xa74;
pub const GC_GPIO_MASKHIGHBYTE_A74_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_A78_OFFSET: u32 = 0xa78;
pub const GC_GPIO_MASKHIGHBYTE_A78_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_A7C_OFFSET: u32 = 0xa7c;
pub const GC_GPIO_MASKHIGHBYTE_A7C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_A80_OFFSET: u32 = 0xa80;
pub const GC_GPIO_MASKHIGHBYTE_A80_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_A84_OFFSET: u32 = 0xa84;
pub const GC_GPIO_MASKHIGHBYTE_A84_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_A88_OFFSET: u32 = 0xa88;
pub const GC_GPIO_MASKHIGHBYTE_A88_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_A8C_OFFSET: u32 = 0xa8c;
pub const GC_GPIO_MASKHIGHBYTE_A8C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_A90_OFFSET: u32 = 0xa90;
pub const GC_GPIO_MASKHIGHBYTE_A90_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_A94_OFFSET: u32 = 0xa94;
pub const GC_GPIO_MASKHIGHBYTE_A94_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_A98_OFFSET: u32 = 0xa98;
pub const GC_GPIO_MASKHIGHBYTE_A98_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_A9C_OFFSET: u32 = 0xa9c;
pub const GC_GPIO_MASKHIGHBYTE_A9C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_AA0_OFFSET: u32 = 0xaa0;
pub const GC_GPIO_MASKHIGHBYTE_AA0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_AA4_OFFSET: u32 = 0xaa4;
pub const GC_GPIO_MASKHIGHBYTE_AA4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_AA8_OFFSET: u32 = 0xaa8;
pub const GC_GPIO_MASKHIGHBYTE_AA8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_AAC_OFFSET: u32 = 0xaac;
pub const GC_GPIO_MASKHIGHBYTE_AAC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_AB0_OFFSET: u32 = 0xab0;
pub const GC_GPIO_MASKHIGHBYTE_AB0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_AB4_OFFSET: u32 = 0xab4;
pub const GC_GPIO_MASKHIGHBYTE_AB4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_AB8_OFFSET: u32 = 0xab8;
pub const GC_GPIO_MASKHIGHBYTE_AB8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_ABC_OFFSET: u32 = 0xabc;
pub const GC_GPIO_MASKHIGHBYTE_ABC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_AC0_OFFSET: u32 = 0xac0;
pub const GC_GPIO_MASKHIGHBYTE_AC0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_AC4_OFFSET: u32 = 0xac4;
pub const GC_GPIO_MASKHIGHBYTE_AC4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_AC8_OFFSET: u32 = 0xac8;
pub const GC_GPIO_MASKHIGHBYTE_AC8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_ACC_OFFSET: u32 = 0xacc;
pub const GC_GPIO_MASKHIGHBYTE_ACC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_AD0_OFFSET: u32 = 0xad0;
pub const GC_GPIO_MASKHIGHBYTE_AD0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_AD4_OFFSET: u32 = 0xad4;
pub const GC_GPIO_MASKHIGHBYTE_AD4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_AD8_OFFSET: u32 = 0xad8;
pub const GC_GPIO_MASKHIGHBYTE_AD8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_ADC_OFFSET: u32 = 0xadc;
pub const GC_GPIO_MASKHIGHBYTE_ADC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_AE0_OFFSET: u32 = 0xae0;
pub const GC_GPIO_MASKHIGHBYTE_AE0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_AE4_OFFSET: u32 = 0xae4;
pub const GC_GPIO_MASKHIGHBYTE_AE4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_AE8_OFFSET: u32 = 0xae8;
pub const GC_GPIO_MASKHIGHBYTE_AE8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_AEC_OFFSET: u32 = 0xaec;
pub const GC_GPIO_MASKHIGHBYTE_AEC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_AF0_OFFSET: u32 = 0xaf0;
pub const GC_GPIO_MASKHIGHBYTE_AF0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_AF4_OFFSET: u32 = 0xaf4;
pub const GC_GPIO_MASKHIGHBYTE_AF4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_AF8_OFFSET: u32 = 0xaf8;
pub const GC_GPIO_MASKHIGHBYTE_AF8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_AFC_OFFSET: u32 = 0xafc;
pub const GC_GPIO_MASKHIGHBYTE_AFC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_B00_OFFSET: u32 = 0xb00;
pub const GC_GPIO_MASKHIGHBYTE_B00_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_B04_OFFSET: u32 = 0xb04;
pub const GC_GPIO_MASKHIGHBYTE_B04_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_B08_OFFSET: u32 = 0xb08;
pub const GC_GPIO_MASKHIGHBYTE_B08_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_B0C_OFFSET: u32 = 0xb0c;
pub const GC_GPIO_MASKHIGHBYTE_B0C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_B10_OFFSET: u32 = 0xb10;
pub const GC_GPIO_MASKHIGHBYTE_B10_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_B14_OFFSET: u32 = 0xb14;
pub const GC_GPIO_MASKHIGHBYTE_B14_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_B18_OFFSET: u32 = 0xb18;
pub const GC_GPIO_MASKHIGHBYTE_B18_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_B1C_OFFSET: u32 = 0xb1c;
pub const GC_GPIO_MASKHIGHBYTE_B1C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_B20_OFFSET: u32 = 0xb20;
pub const GC_GPIO_MASKHIGHBYTE_B20_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_B24_OFFSET: u32 = 0xb24;
pub const GC_GPIO_MASKHIGHBYTE_B24_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_B28_OFFSET: u32 = 0xb28;
pub const GC_GPIO_MASKHIGHBYTE_B28_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_B2C_OFFSET: u32 = 0xb2c;
pub const GC_GPIO_MASKHIGHBYTE_B2C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_B30_OFFSET: u32 = 0xb30;
pub const GC_GPIO_MASKHIGHBYTE_B30_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_B34_OFFSET: u32 = 0xb34;
pub const GC_GPIO_MASKHIGHBYTE_B34_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_B38_OFFSET: u32 = 0xb38;
pub const GC_GPIO_MASKHIGHBYTE_B38_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_B3C_OFFSET: u32 = 0xb3c;
pub const GC_GPIO_MASKHIGHBYTE_B3C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_B40_OFFSET: u32 = 0xb40;
pub const GC_GPIO_MASKHIGHBYTE_B40_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_B44_OFFSET: u32 = 0xb44;
pub const GC_GPIO_MASKHIGHBYTE_B44_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_B48_OFFSET: u32 = 0xb48;
pub const GC_GPIO_MASKHIGHBYTE_B48_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_B4C_OFFSET: u32 = 0xb4c;
pub const GC_GPIO_MASKHIGHBYTE_B4C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_B50_OFFSET: u32 = 0xb50;
pub const GC_GPIO_MASKHIGHBYTE_B50_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_B54_OFFSET: u32 = 0xb54;
pub const GC_GPIO_MASKHIGHBYTE_B54_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_B58_OFFSET: u32 = 0xb58;
pub const GC_GPIO_MASKHIGHBYTE_B58_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_B5C_OFFSET: u32 = 0xb5c;
pub const GC_GPIO_MASKHIGHBYTE_B5C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_B60_OFFSET: u32 = 0xb60;
pub const GC_GPIO_MASKHIGHBYTE_B60_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_B64_OFFSET: u32 = 0xb64;
pub const GC_GPIO_MASKHIGHBYTE_B64_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_B68_OFFSET: u32 = 0xb68;
pub const GC_GPIO_MASKHIGHBYTE_B68_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_B6C_OFFSET: u32 = 0xb6c;
pub const GC_GPIO_MASKHIGHBYTE_B6C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_B70_OFFSET: u32 = 0xb70;
pub const GC_GPIO_MASKHIGHBYTE_B70_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_B74_OFFSET: u32 = 0xb74;
pub const GC_GPIO_MASKHIGHBYTE_B74_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_B78_OFFSET: u32 = 0xb78;
pub const GC_GPIO_MASKHIGHBYTE_B78_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_B7C_OFFSET: u32 = 0xb7c;
pub const GC_GPIO_MASKHIGHBYTE_B7C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_B80_OFFSET: u32 = 0xb80;
pub const GC_GPIO_MASKHIGHBYTE_B80_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_B84_OFFSET: u32 = 0xb84;
pub const GC_GPIO_MASKHIGHBYTE_B84_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_B88_OFFSET: u32 = 0xb88;
pub const GC_GPIO_MASKHIGHBYTE_B88_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_B8C_OFFSET: u32 = 0xb8c;
pub const GC_GPIO_MASKHIGHBYTE_B8C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_B90_OFFSET: u32 = 0xb90;
pub const GC_GPIO_MASKHIGHBYTE_B90_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_B94_OFFSET: u32 = 0xb94;
pub const GC_GPIO_MASKHIGHBYTE_B94_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_B98_OFFSET: u32 = 0xb98;
pub const GC_GPIO_MASKHIGHBYTE_B98_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_B9C_OFFSET: u32 = 0xb9c;
pub const GC_GPIO_MASKHIGHBYTE_B9C_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_BA0_OFFSET: u32 = 0xba0;
pub const GC_GPIO_MASKHIGHBYTE_BA0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_BA4_OFFSET: u32 = 0xba4;
pub const GC_GPIO_MASKHIGHBYTE_BA4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_BA8_OFFSET: u32 = 0xba8;
pub const GC_GPIO_MASKHIGHBYTE_BA8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_BAC_OFFSET: u32 = 0xbac;
pub const GC_GPIO_MASKHIGHBYTE_BAC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_BB0_OFFSET: u32 = 0xbb0;
pub const GC_GPIO_MASKHIGHBYTE_BB0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_BB4_OFFSET: u32 = 0xbb4;
pub const GC_GPIO_MASKHIGHBYTE_BB4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_BB8_OFFSET: u32 = 0xbb8;
pub const GC_GPIO_MASKHIGHBYTE_BB8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_BBC_OFFSET: u32 = 0xbbc;
pub const GC_GPIO_MASKHIGHBYTE_BBC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_BC0_OFFSET: u32 = 0xbc0;
pub const GC_GPIO_MASKHIGHBYTE_BC0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_BC4_OFFSET: u32 = 0xbc4;
pub const GC_GPIO_MASKHIGHBYTE_BC4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_BC8_OFFSET: u32 = 0xbc8;
pub const GC_GPIO_MASKHIGHBYTE_BC8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_BCC_OFFSET: u32 = 0xbcc;
pub const GC_GPIO_MASKHIGHBYTE_BCC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_BD0_OFFSET: u32 = 0xbd0;
pub const GC_GPIO_MASKHIGHBYTE_BD0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_BD4_OFFSET: u32 = 0xbd4;
pub const GC_GPIO_MASKHIGHBYTE_BD4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_BD8_OFFSET: u32 = 0xbd8;
pub const GC_GPIO_MASKHIGHBYTE_BD8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_BDC_OFFSET: u32 = 0xbdc;
pub const GC_GPIO_MASKHIGHBYTE_BDC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_BE0_OFFSET: u32 = 0xbe0;
pub const GC_GPIO_MASKHIGHBYTE_BE0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_BE4_OFFSET: u32 = 0xbe4;
pub const GC_GPIO_MASKHIGHBYTE_BE4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_BE8_OFFSET: u32 = 0xbe8;
pub const GC_GPIO_MASKHIGHBYTE_BE8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_BEC_OFFSET: u32 = 0xbec;
pub const GC_GPIO_MASKHIGHBYTE_BEC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_BF0_OFFSET: u32 = 0xbf0;
pub const GC_GPIO_MASKHIGHBYTE_BF0_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_BF4_OFFSET: u32 = 0xbf4;
pub const GC_GPIO_MASKHIGHBYTE_BF4_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_BF8_OFFSET: u32 = 0xbf8;
pub const GC_GPIO_MASKHIGHBYTE_BF8_DEFAULT: u32 = 0x0;
pub const GC_GPIO_MASKHIGHBYTE_BFC_OFFSET: u32 = 0xbfc;
pub const GC_GPIO_MASKHIGHBYTE_BFC_DEFAULT: u32 = 0x0;
pub const GC_GPIO_ARMPID4_OFFSET: u32 = 0xfd0;
pub const GC_GPIO_ARMPID4_DEFAULT: u32 = 0x4;
pub const GC_GPIO_ARMPID5_OFFSET: u32 = 0xfd4;
pub const GC_GPIO_ARMPID5_DEFAULT: u32 = 0x0;
pub const GC_GPIO_ARMPID6_OFFSET: u32 = 0xfd8;
pub const GC_GPIO_ARMPID6_DEFAULT: u32 = 0x0;
pub const GC_GPIO_ARMPID7_OFFSET: u32 = 0xfdc;
pub const GC_GPIO_ARMPID7_DEFAULT: u32 = 0x0;
pub const GC_GPIO_ARMPID0_OFFSET: u32 = 0xfe0;
pub const GC_GPIO_ARMPID0_DEFAULT: u32 = 0x20;
pub const GC_GPIO_ARMPID1_OFFSET: u32 = 0xfe4;
pub const GC_GPIO_ARMPID1_DEFAULT: u32 = 0xb8;
pub const GC_GPIO_ARMPID2_OFFSET: u32 = 0xfe8;
pub const GC_GPIO_ARMPID2_DEFAULT: u32 = 0xb;
pub const GC_GPIO_ARMPID3_OFFSET: u32 = 0xfec;
pub const GC_GPIO_ARMPID3_DEFAULT: u32 = 0x0;
pub const GC_GPIO_ARMCID0_OFFSET: u32 = 0xff0;
pub const GC_GPIO_ARMCID0_DEFAULT: u32 = 0xd;
pub const GC_GPIO_ARMCID1_OFFSET: u32 = 0xff4;
pub const GC_GPIO_ARMCID1_DEFAULT: u32 = 0xf0;
pub const GC_GPIO_ARMCID2_OFFSET: u32 = 0xff8;
pub const GC_GPIO_ARMCID2_DEFAULT: u32 = 0x5;
pub const GC_GPIO_ARMCID3_OFFSET: u32 = 0xffc;
pub const GC_GPIO_ARMCID3_DEFAULT: u32 = 0xb1;
pub const GC_I2C_CTRL_MODE_OFFSET: u32 = 0x0;
pub const GC_I2C_CTRL_MODE_DEFAULT: u32 = 0x0;
pub const GC_I2C_CTRL_CLKDIV_OFFSET: u32 = 0x4;
pub const GC_I2C_CTRL_CLKDIV_DEFAULT: u32 = 0xa;
pub const GC_I2C_CTRL_PHASESTEPS_OFFSET: u32 = 0x8;
pub const GC_I2C_CTRL_PHASESTEPS_DEFAULT: u32 = 0x188186;
pub const GC_I2C_CTRL_SDA_VAL_OFFSET: u32 = 0xc;
pub const GC_I2C_CTRL_SDA_VAL_DEFAULT: u32 = 0x1897f0f;
pub const GC_I2C_CTRL_SDA_OVRD_OFFSET: u32 = 0x10;
pub const GC_I2C_CTRL_SDA_OVRD_DEFAULT: u32 = 0x300;
pub const GC_I2C_CTRL_SCL_VAL_OFFSET: u32 = 0x14;
pub const GC_I2C_CTRL_SCL_VAL_DEFAULT: u32 = 0x67666e;
pub const GC_I2C_CTRL_SCL_OVRD_OFFSET: u32 = 0x18;
pub const GC_I2C_CTRL_SCL_OVRD_DEFAULT: u32 = 0x600;
pub const GC_I2C_CTRL_INT_EN_OFFSET: u32 = 0x1c;
pub const GC_I2C_CTRL_INT_EN_DEFAULT: u32 = 0x1;
pub const GC_I2C_CTRL_AL_OFFSET: u32 = 0x20;
pub const GC_I2C_CTRL_AL_DEFAULT: u32 = 0x1f;
pub const GC_I2C_CTRL_CS_OFFSET: u32 = 0x24;
pub const GC_I2C_CTRL_CS_DEFAULT: u32 = 0x13883;
pub const GC_I2C_INST_OFFSET: u32 = 0x28;
pub const GC_I2C_INST_DEFAULT: u32 = 0x0;
pub const GC_I2C_STATUS_OFFSET: u32 = 0x2c;
pub const GC_I2C_STATUS_DEFAULT: u32 = 0x0;
pub const GC_I2C_FW_OFFSET: u32 = 0x30;
pub const GC_I2C_FW_DEFAULT: u32 = 0x0;
pub const GC_I2C_RW_PTR_OFFSET: u32 = 0x34;
pub const GC_I2C_RW_PTR_DEFAULT: u32 = 0x0;
pub const GC_I2C_RW0_OFFSET: u32 = 0x38;
pub const GC_I2C_RW0_DEFAULT: u32 = 0x0;
pub const GC_I2C_RW1_OFFSET: u32 = 0x3c;
pub const GC_I2C_RW1_DEFAULT: u32 = 0x0;
pub const GC_I2C_RW2_OFFSET: u32 = 0x40;
pub const GC_I2C_RW2_DEFAULT: u32 = 0x0;
pub const GC_I2C_RW3_OFFSET: u32 = 0x44;
pub const GC_I2C_RW3_DEFAULT: u32 = 0x0;
pub const GC_I2C_RW4_OFFSET: u32 = 0x48;
pub const GC_I2C_RW4_DEFAULT: u32 = 0x0;
pub const GC_I2C_RW5_OFFSET: u32 = 0x4c;
pub const GC_I2C_RW5_DEFAULT: u32 = 0x0;
pub const GC_I2C_RW6_OFFSET: u32 = 0x50;
pub const GC_I2C_RW6_DEFAULT: u32 = 0x0;
pub const GC_I2C_RW7_OFFSET: u32 = 0x54;
pub const GC_I2C_RW7_DEFAULT: u32 = 0x0;
pub const GC_I2C_RW8_OFFSET: u32 = 0x58;
pub const GC_I2C_RW8_DEFAULT: u32 = 0x0;
pub const GC_I2C_RW9_OFFSET: u32 = 0x5c;
pub const GC_I2C_RW9_DEFAULT: u32 = 0x0;
pub const GC_I2C_RW10_OFFSET: u32 = 0x60;
pub const GC_I2C_RW10_DEFAULT: u32 = 0x0;
pub const GC_I2C_RW11_OFFSET: u32 = 0x64;
pub const GC_I2C_RW11_DEFAULT: u32 = 0x0;
pub const GC_I2C_RW12_OFFSET: u32 = 0x68;
pub const GC_I2C_RW12_DEFAULT: u32 = 0x0;
pub const GC_I2C_RW13_OFFSET: u32 = 0x6c;
pub const GC_I2C_RW13_DEFAULT: u32 = 0x0;
pub const GC_I2C_RW14_OFFSET: u32 = 0x70;
pub const GC_I2C_RW14_DEFAULT: u32 = 0x0;
pub const GC_I2C_RW15_OFFSET: u32 = 0x74;
pub const GC_I2C_RW15_DEFAULT: u32 = 0x0;
pub const GC_I2C_READVAL_OFFSET: u32 = 0x78;
pub const GC_I2C_READVAL_DEFAULT: u32 = 0x0;
pub const GC_I2C_CTRL_MSR_OFFSET: u32 = 0x7c;
pub const GC_I2C_CTRL_MSR_DEFAULT: u32 = 0xa;
pub const GC_I2C_ITCR_OFFSET: u32 = 0xf00;
pub const GC_I2C_ITCR_DEFAULT: u32 = 0x0;
pub const GC_I2C_ITOP_OFFSET: u32 = 0xf04;
pub const GC_I2C_ITOP_DEFAULT: u32 = 0x0;
pub const GC_I2CS_VERSION_OFFSET: u32 = 0x0;
pub const GC_I2CS_VERSION_DEFAULT: u32 = 0x400b99f;
pub const GC_I2CS_INT_ENABLE_OFFSET: u32 = 0x4;
pub const GC_I2CS_INT_ENABLE_DEFAULT: u32 = 0x0;
pub const GC_I2CS_INT_STATE_OFFSET: u32 = 0x8;
pub const GC_I2CS_INT_STATE_DEFAULT: u32 = 0x0;
pub const GC_I2CS_INT_TEST_OFFSET: u32 = 0xc;
pub const GC_I2CS_INT_TEST_DEFAULT: u32 = 0x0;
pub const GC_I2CS_CTRL_SDA_VAL_OFFSET: u32 = 0x10;
pub const GC_I2CS_CTRL_SDA_VAL_DEFAULT: u32 = 0x3d;
pub const GC_I2CS_SLAVE_DEVADDRVAL_OFFSET: u32 = 0x14;
pub const GC_I2CS_SLAVE_DEVADDRVAL_DEFAULT: u32 = 0x0;
pub const GC_I2CS_READ_PTR_OFFSET: u32 = 0x18;
pub const GC_I2CS_READ_PTR_DEFAULT: u32 = 0x0;
pub const GC_I2CS_WRITE_PTR_OFFSET: u32 = 0x1c;
pub const GC_I2CS_WRITE_PTR_DEFAULT: u32 = 0x0;
pub const GC_I2CS_READVAL_OFFSET: u32 = 0x20;
pub const GC_I2CS_READVAL_DEFAULT: u32 = 0x0;
pub const GC_I2CS_CTRL_MSR_OFFSET: u32 = 0x24;
pub const GC_I2CS_CTRL_MSR_DEFAULT: u32 = 0xa;
pub const GC_I2CS_READ_BUFFER0_OFFSET: u32 = 0x28;
pub const GC_I2CS_READ_BUFFER0_DEFAULT: u32 = 0x0;
pub const GC_I2CS_READ_BUFFER1_OFFSET: u32 = 0x2c;
pub const GC_I2CS_READ_BUFFER1_DEFAULT: u32 = 0x0;
pub const GC_I2CS_READ_BUFFER2_OFFSET: u32 = 0x30;
pub const GC_I2CS_READ_BUFFER2_DEFAULT: u32 = 0x0;
pub const GC_I2CS_READ_BUFFER3_OFFSET: u32 = 0x34;
pub const GC_I2CS_READ_BUFFER3_DEFAULT: u32 = 0x0;
pub const GC_I2CS_READ_BUFFER4_OFFSET: u32 = 0x38;
pub const GC_I2CS_READ_BUFFER4_DEFAULT: u32 = 0x0;
pub const GC_I2CS_READ_BUFFER5_OFFSET: u32 = 0x3c;
pub const GC_I2CS_READ_BUFFER5_DEFAULT: u32 = 0x0;
pub const GC_I2CS_READ_BUFFER6_OFFSET: u32 = 0x40;
pub const GC_I2CS_READ_BUFFER6_DEFAULT: u32 = 0x0;
pub const GC_I2CS_READ_BUFFER7_OFFSET: u32 = 0x44;
pub const GC_I2CS_READ_BUFFER7_DEFAULT: u32 = 0x0;
pub const GC_I2CS_READ_BUFFER8_OFFSET: u32 = 0x48;
pub const GC_I2CS_READ_BUFFER8_DEFAULT: u32 = 0x0;
pub const GC_I2CS_READ_BUFFER9_OFFSET: u32 = 0x4c;
pub const GC_I2CS_READ_BUFFER9_DEFAULT: u32 = 0x0;
pub const GC_I2CS_READ_BUFFER10_OFFSET: u32 = 0x50;
pub const GC_I2CS_READ_BUFFER10_DEFAULT: u32 = 0x0;
pub const GC_I2CS_READ_BUFFER11_OFFSET: u32 = 0x54;
pub const GC_I2CS_READ_BUFFER11_DEFAULT: u32 = 0x0;
pub const GC_I2CS_READ_BUFFER12_OFFSET: u32 = 0x58;
pub const GC_I2CS_READ_BUFFER12_DEFAULT: u32 = 0x0;
pub const GC_I2CS_READ_BUFFER13_OFFSET: u32 = 0x5c;
pub const GC_I2CS_READ_BUFFER13_DEFAULT: u32 = 0x0;
pub const GC_I2CS_READ_BUFFER14_OFFSET: u32 = 0x60;
pub const GC_I2CS_READ_BUFFER14_DEFAULT: u32 = 0x0;
pub const GC_I2CS_READ_BUFFER15_OFFSET: u32 = 0x64;
pub const GC_I2CS_READ_BUFFER15_DEFAULT: u32 = 0x0;
pub const GC_I2CS_WRITE_BUFFER0_OFFSET: u32 = 0x68;
pub const GC_I2CS_WRITE_BUFFER0_DEFAULT: u32 = 0x0;
pub const GC_I2CS_WRITE_BUFFER1_OFFSET: u32 = 0x6c;
pub const GC_I2CS_WRITE_BUFFER1_DEFAULT: u32 = 0x0;
pub const GC_I2CS_WRITE_BUFFER2_OFFSET: u32 = 0x70;
pub const GC_I2CS_WRITE_BUFFER2_DEFAULT: u32 = 0x0;
pub const GC_I2CS_WRITE_BUFFER3_OFFSET: u32 = 0x74;
pub const GC_I2CS_WRITE_BUFFER3_DEFAULT: u32 = 0x0;
pub const GC_I2CS_WRITE_BUFFER4_OFFSET: u32 = 0x78;
pub const GC_I2CS_WRITE_BUFFER4_DEFAULT: u32 = 0x0;
pub const GC_I2CS_WRITE_BUFFER5_OFFSET: u32 = 0x7c;
pub const GC_I2CS_WRITE_BUFFER5_DEFAULT: u32 = 0x0;
pub const GC_I2CS_WRITE_BUFFER6_OFFSET: u32 = 0x80;
pub const GC_I2CS_WRITE_BUFFER6_DEFAULT: u32 = 0x0;
pub const GC_I2CS_WRITE_BUFFER7_OFFSET: u32 = 0x84;
pub const GC_I2CS_WRITE_BUFFER7_DEFAULT: u32 = 0x0;
pub const GC_I2CS_WRITE_BUFFER8_OFFSET: u32 = 0x88;
pub const GC_I2CS_WRITE_BUFFER8_DEFAULT: u32 = 0x0;
pub const GC_I2CS_WRITE_BUFFER9_OFFSET: u32 = 0x8c;
pub const GC_I2CS_WRITE_BUFFER9_DEFAULT: u32 = 0x0;
pub const GC_I2CS_WRITE_BUFFER10_OFFSET: u32 = 0x90;
pub const GC_I2CS_WRITE_BUFFER10_DEFAULT: u32 = 0x0;
pub const GC_I2CS_WRITE_BUFFER11_OFFSET: u32 = 0x94;
pub const GC_I2CS_WRITE_BUFFER11_DEFAULT: u32 = 0x0;
pub const GC_I2CS_WRITE_BUFFER12_OFFSET: u32 = 0x98;
pub const GC_I2CS_WRITE_BUFFER12_DEFAULT: u32 = 0x0;
pub const GC_I2CS_WRITE_BUFFER13_OFFSET: u32 = 0x9c;
pub const GC_I2CS_WRITE_BUFFER13_DEFAULT: u32 = 0x0;
pub const GC_I2CS_WRITE_BUFFER14_OFFSET: u32 = 0xa0;
pub const GC_I2CS_WRITE_BUFFER14_DEFAULT: u32 = 0x0;
pub const GC_I2CS_WRITE_BUFFER15_OFFSET: u32 = 0xa4;
pub const GC_I2CS_WRITE_BUFFER15_DEFAULT: u32 = 0x0;
pub const GC_MAU_EN_OFFSET: u32 = 0x0;
pub const GC_MAU_EN_DEFAULT: u32 = 0x3;
pub const GC_MAU_TRACECLR_OFFSET: u32 = 0x4;
pub const GC_MAU_TRACECLR_DEFAULT: u32 = 0x3;
pub const GC_MAU_TRACEIDX_OFFSET: u32 = 0x8;
pub const GC_MAU_TRACEIDX_DEFAULT: u32 = 0x3;
pub const GC_MAU_TRACE_SYSIBUS_OFFSET: u32 = 0xc;
pub const GC_MAU_TRACE_SYSIBUS_DEFAULT: u32 = 0x0;
pub const GC_MAU_TRACE_SYSDBUS_OFFSET: u32 = 0x10;
pub const GC_MAU_TRACE_SYSDBUS_DEFAULT: u32 = 0x0;
pub const GC_PAU_EN_OFFSET: u32 = 0x0;
pub const GC_PAU_EN_DEFAULT: u32 = 0x1;
pub const GC_PAU_TRACECLR_OFFSET: u32 = 0x4;
pub const GC_PAU_TRACECLR_DEFAULT: u32 = 0x1;
pub const GC_PAU_TRACEIDX_OFFSET: u32 = 0x8;
pub const GC_PAU_TRACEIDX_DEFAULT: u32 = 0x1;
pub const GC_PAU_TRACE_SYSSBUS_OFFSET: u32 = 0xc;
pub const GC_PAU_TRACE_SYSSBUS_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOM0_SEL_OFFSET: u32 = 0x0;
pub const GC_PINMUX_DIOM0_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOM0_CTL_OFFSET: u32 = 0x4;
pub const GC_PINMUX_DIOM0_CTL_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOM1_SEL_OFFSET: u32 = 0x8;
pub const GC_PINMUX_DIOM1_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOM1_CTL_OFFSET: u32 = 0xc;
pub const GC_PINMUX_DIOM1_CTL_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOM2_SEL_OFFSET: u32 = 0x10;
pub const GC_PINMUX_DIOM2_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOM2_CTL_OFFSET: u32 = 0x14;
pub const GC_PINMUX_DIOM2_CTL_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOM3_SEL_OFFSET: u32 = 0x18;
pub const GC_PINMUX_DIOM3_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOM3_CTL_OFFSET: u32 = 0x1c;
pub const GC_PINMUX_DIOM3_CTL_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOM4_SEL_OFFSET: u32 = 0x20;
pub const GC_PINMUX_DIOM4_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOM4_CTL_OFFSET: u32 = 0x24;
pub const GC_PINMUX_DIOM4_CTL_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOA0_SEL_OFFSET: u32 = 0x28;
pub const GC_PINMUX_DIOA0_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA0_CTL_OFFSET: u32 = 0x2c;
pub const GC_PINMUX_DIOA0_CTL_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOA1_SEL_OFFSET: u32 = 0x30;
pub const GC_PINMUX_DIOA1_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA1_CTL_OFFSET: u32 = 0x34;
pub const GC_PINMUX_DIOA1_CTL_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOA2_SEL_OFFSET: u32 = 0x38;
pub const GC_PINMUX_DIOA2_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA2_CTL_OFFSET: u32 = 0x3c;
pub const GC_PINMUX_DIOA2_CTL_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOA3_SEL_OFFSET: u32 = 0x40;
pub const GC_PINMUX_DIOA3_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA3_CTL_OFFSET: u32 = 0x44;
pub const GC_PINMUX_DIOA3_CTL_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOA4_SEL_OFFSET: u32 = 0x48;
pub const GC_PINMUX_DIOA4_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA4_CTL_OFFSET: u32 = 0x4c;
pub const GC_PINMUX_DIOA4_CTL_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOA5_SEL_OFFSET: u32 = 0x50;
pub const GC_PINMUX_DIOA5_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA5_CTL_OFFSET: u32 = 0x54;
pub const GC_PINMUX_DIOA5_CTL_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOA6_SEL_OFFSET: u32 = 0x58;
pub const GC_PINMUX_DIOA6_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA6_CTL_OFFSET: u32 = 0x5c;
pub const GC_PINMUX_DIOA6_CTL_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOA7_SEL_OFFSET: u32 = 0x60;
pub const GC_PINMUX_DIOA7_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA7_CTL_OFFSET: u32 = 0x64;
pub const GC_PINMUX_DIOA7_CTL_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOA8_SEL_OFFSET: u32 = 0x68;
pub const GC_PINMUX_DIOA8_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA8_CTL_OFFSET: u32 = 0x6c;
pub const GC_PINMUX_DIOA8_CTL_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOA9_SEL_OFFSET: u32 = 0x70;
pub const GC_PINMUX_DIOA9_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA9_CTL_OFFSET: u32 = 0x74;
pub const GC_PINMUX_DIOA9_CTL_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOA10_SEL_OFFSET: u32 = 0x78;
pub const GC_PINMUX_DIOA10_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA10_CTL_OFFSET: u32 = 0x7c;
pub const GC_PINMUX_DIOA10_CTL_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOA11_SEL_OFFSET: u32 = 0x80;
pub const GC_PINMUX_DIOA11_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA11_CTL_OFFSET: u32 = 0x84;
pub const GC_PINMUX_DIOA11_CTL_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOA12_SEL_OFFSET: u32 = 0x88;
pub const GC_PINMUX_DIOA12_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA12_CTL_OFFSET: u32 = 0x8c;
pub const GC_PINMUX_DIOA12_CTL_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOA13_SEL_OFFSET: u32 = 0x90;
pub const GC_PINMUX_DIOA13_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA13_CTL_OFFSET: u32 = 0x94;
pub const GC_PINMUX_DIOA13_CTL_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOA14_SEL_OFFSET: u32 = 0x98;
pub const GC_PINMUX_DIOA14_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA14_CTL_OFFSET: u32 = 0x9c;
pub const GC_PINMUX_DIOA14_CTL_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOB0_SEL_OFFSET: u32 = 0xa0;
pub const GC_PINMUX_DIOB0_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOB0_CTL_OFFSET: u32 = 0xa4;
pub const GC_PINMUX_DIOB0_CTL_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOB1_SEL_OFFSET: u32 = 0xa8;
pub const GC_PINMUX_DIOB1_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOB1_CTL_OFFSET: u32 = 0xac;
pub const GC_PINMUX_DIOB1_CTL_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOB2_SEL_OFFSET: u32 = 0xb0;
pub const GC_PINMUX_DIOB2_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOB2_CTL_OFFSET: u32 = 0xb4;
pub const GC_PINMUX_DIOB2_CTL_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOB3_SEL_OFFSET: u32 = 0xb8;
pub const GC_PINMUX_DIOB3_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOB3_CTL_OFFSET: u32 = 0xbc;
pub const GC_PINMUX_DIOB3_CTL_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOB4_SEL_OFFSET: u32 = 0xc0;
pub const GC_PINMUX_DIOB4_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOB4_CTL_OFFSET: u32 = 0xc4;
pub const GC_PINMUX_DIOB4_CTL_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOB5_SEL_OFFSET: u32 = 0xc8;
pub const GC_PINMUX_DIOB5_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOB5_CTL_OFFSET: u32 = 0xcc;
pub const GC_PINMUX_DIOB5_CTL_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOB6_SEL_OFFSET: u32 = 0xd0;
pub const GC_PINMUX_DIOB6_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOB6_CTL_OFFSET: u32 = 0xd4;
pub const GC_PINMUX_DIOB6_CTL_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOB7_SEL_OFFSET: u32 = 0xd8;
pub const GC_PINMUX_DIOB7_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOB7_CTL_OFFSET: u32 = 0xdc;
pub const GC_PINMUX_DIOB7_CTL_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOB8_SEL_OFFSET: u32 = 0xe0;
pub const GC_PINMUX_DIOB8_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOB8_CTL_OFFSET: u32 = 0xe4;
pub const GC_PINMUX_DIOB8_CTL_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_RTCXOP_SEL_OFFSET: u32 = 0xe8;
pub const GC_PINMUX_RTCXOP_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_RTCXOP_CTL_OFFSET: u32 = 0xec;
pub const GC_PINMUX_RTCXOP_CTL_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_SWDPTRACE_SEL_OFFSET: u32 = 0xf0;
pub const GC_PINMUX_SWDPTRACE_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SWDPTRACE_CTL_OFFSET: u32 = 0xf4;
pub const GC_PINMUX_SWDPTRACE_CTL_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_SWDPDATA_SEL_OFFSET: u32 = 0xf8;
pub const GC_PINMUX_SWDPDATA_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SWDPDATA_CTL_OFFSET: u32 = 0xfc;
pub const GC_PINMUX_SWDPDATA_CTL_DEFAULT: u32 = 0x7;
pub const GC_PINMUX_TESTMODE_SEL_OFFSET: u32 = 0x100;
pub const GC_PINMUX_TESTMODE_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_TESTMODE_CTL_OFFSET: u32 = 0x104;
pub const GC_PINMUX_TESTMODE_CTL_DEFAULT: u32 = 0x7;
pub const GC_PINMUX_RESETB_SEL_OFFSET: u32 = 0x108;
pub const GC_PINMUX_RESETB_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_RESETB_CTL_OFFSET: u32 = 0x10c;
pub const GC_PINMUX_RESETB_CTL_DEFAULT: u32 = 0x7;
pub const GC_PINMUX_VIO0_SEL_OFFSET: u32 = 0x110;
pub const GC_PINMUX_VIO0_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_VIO0_CTL_OFFSET: u32 = 0x114;
pub const GC_PINMUX_VIO0_CTL_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_VIO1_SEL_OFFSET: u32 = 0x118;
pub const GC_PINMUX_VIO1_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_VIO1_CTL_OFFSET: u32 = 0x11c;
pub const GC_PINMUX_VIO1_CTL_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_TDI_SEL_OFFSET: u32 = 0x120;
pub const GC_PINMUX_TDI_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_TDI_CTL_OFFSET: u32 = 0x124;
pub const GC_PINMUX_TDI_CTL_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_TMS_SEL_OFFSET: u32 = 0x128;
pub const GC_PINMUX_TMS_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_TMS_CTL_OFFSET: u32 = 0x12c;
pub const GC_PINMUX_TMS_CTL_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_TCK_SEL_OFFSET: u32 = 0x130;
pub const GC_PINMUX_TCK_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_TCK_CTL_OFFSET: u32 = 0x134;
pub const GC_PINMUX_TCK_CTL_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_TDO_SEL_OFFSET: u32 = 0x138;
pub const GC_PINMUX_TDO_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_TDO_CTL_OFFSET: u32 = 0x13c;
pub const GC_PINMUX_TDO_CTL_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_SETHOLD0_OFFSET: u32 = 0x140;
pub const GC_PINMUX_SETHOLD0_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SETHOLD1_OFFSET: u32 = 0x144;
pub const GC_PINMUX_SETHOLD1_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_CLRHOLD0_OFFSET: u32 = 0x148;
pub const GC_PINMUX_CLRHOLD0_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_CLRHOLD1_OFFSET: u32 = 0x14c;
pub const GC_PINMUX_CLRHOLD1_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_GPIO0_GPIO0_SEL_OFFSET: u32 = 0x150;
pub const GC_PINMUX_GPIO0_GPIO0_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_GPIO0_GPIO1_SEL_OFFSET: u32 = 0x154;
pub const GC_PINMUX_GPIO0_GPIO1_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_GPIO0_GPIO2_SEL_OFFSET: u32 = 0x158;
pub const GC_PINMUX_GPIO0_GPIO2_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_GPIO0_GPIO3_SEL_OFFSET: u32 = 0x15c;
pub const GC_PINMUX_GPIO0_GPIO3_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_GPIO0_GPIO4_SEL_OFFSET: u32 = 0x160;
pub const GC_PINMUX_GPIO0_GPIO4_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_GPIO0_GPIO5_SEL_OFFSET: u32 = 0x164;
pub const GC_PINMUX_GPIO0_GPIO5_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_GPIO0_GPIO6_SEL_OFFSET: u32 = 0x168;
pub const GC_PINMUX_GPIO0_GPIO6_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_GPIO0_GPIO7_SEL_OFFSET: u32 = 0x16c;
pub const GC_PINMUX_GPIO0_GPIO7_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_GPIO0_GPIO8_SEL_OFFSET: u32 = 0x170;
pub const GC_PINMUX_GPIO0_GPIO8_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_GPIO0_GPIO9_SEL_OFFSET: u32 = 0x174;
pub const GC_PINMUX_GPIO0_GPIO9_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_GPIO0_GPIO10_SEL_OFFSET: u32 = 0x178;
pub const GC_PINMUX_GPIO0_GPIO10_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_GPIO0_GPIO11_SEL_OFFSET: u32 = 0x17c;
pub const GC_PINMUX_GPIO0_GPIO11_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_GPIO0_GPIO12_SEL_OFFSET: u32 = 0x180;
pub const GC_PINMUX_GPIO0_GPIO12_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_GPIO0_GPIO13_SEL_OFFSET: u32 = 0x184;
pub const GC_PINMUX_GPIO0_GPIO13_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_GPIO0_GPIO14_SEL_OFFSET: u32 = 0x188;
pub const GC_PINMUX_GPIO0_GPIO14_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_GPIO0_GPIO15_SEL_OFFSET: u32 = 0x18c;
pub const GC_PINMUX_GPIO0_GPIO15_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_GPIO1_GPIO0_SEL_OFFSET: u32 = 0x190;
pub const GC_PINMUX_GPIO1_GPIO0_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_GPIO1_GPIO1_SEL_OFFSET: u32 = 0x194;
pub const GC_PINMUX_GPIO1_GPIO1_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_GPIO1_GPIO2_SEL_OFFSET: u32 = 0x198;
pub const GC_PINMUX_GPIO1_GPIO2_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_GPIO1_GPIO3_SEL_OFFSET: u32 = 0x19c;
pub const GC_PINMUX_GPIO1_GPIO3_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_GPIO1_GPIO4_SEL_OFFSET: u32 = 0x1a0;
pub const GC_PINMUX_GPIO1_GPIO4_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_GPIO1_GPIO5_SEL_OFFSET: u32 = 0x1a4;
pub const GC_PINMUX_GPIO1_GPIO5_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_GPIO1_GPIO6_SEL_OFFSET: u32 = 0x1a8;
pub const GC_PINMUX_GPIO1_GPIO6_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_GPIO1_GPIO7_SEL_OFFSET: u32 = 0x1ac;
pub const GC_PINMUX_GPIO1_GPIO7_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_GPIO1_GPIO8_SEL_OFFSET: u32 = 0x1b0;
pub const GC_PINMUX_GPIO1_GPIO8_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_GPIO1_GPIO9_SEL_OFFSET: u32 = 0x1b4;
pub const GC_PINMUX_GPIO1_GPIO9_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_GPIO1_GPIO10_SEL_OFFSET: u32 = 0x1b8;
pub const GC_PINMUX_GPIO1_GPIO10_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_GPIO1_GPIO11_SEL_OFFSET: u32 = 0x1bc;
pub const GC_PINMUX_GPIO1_GPIO11_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_GPIO1_GPIO12_SEL_OFFSET: u32 = 0x1c0;
pub const GC_PINMUX_GPIO1_GPIO12_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_GPIO1_GPIO13_SEL_OFFSET: u32 = 0x1c4;
pub const GC_PINMUX_GPIO1_GPIO13_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_GPIO1_GPIO14_SEL_OFFSET: u32 = 0x1c8;
pub const GC_PINMUX_GPIO1_GPIO14_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_GPIO1_GPIO15_SEL_OFFSET: u32 = 0x1cc;
pub const GC_PINMUX_GPIO1_GPIO15_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_I2CS0_SCL_SEL_OFFSET: u32 = 0x1d0;
pub const GC_PINMUX_I2CS0_SCL_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_I2CS0_SDA_SEL_OFFSET: u32 = 0x1d4;
pub const GC_PINMUX_I2CS0_SDA_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_I2C0_SCL_SEL_OFFSET: u32 = 0x1d8;
pub const GC_PINMUX_I2C0_SCL_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_I2C0_SDA_SEL_OFFSET: u32 = 0x1dc;
pub const GC_PINMUX_I2C0_SDA_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_I2C1_SCL_SEL_OFFSET: u32 = 0x1e0;
pub const GC_PINMUX_I2C1_SCL_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_I2C1_SDA_SEL_OFFSET: u32 = 0x1e4;
pub const GC_PINMUX_I2C1_SDA_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_PMU_TESTBUS0_SEL_OFFSET: u32 = 0x1e8;
pub const GC_PINMUX_PMU_TESTBUS0_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_PMU_TESTBUS1_SEL_OFFSET: u32 = 0x1ec;
pub const GC_PINMUX_PMU_TESTBUS1_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_PMU_TESTBUS2_SEL_OFFSET: u32 = 0x1f0;
pub const GC_PINMUX_PMU_TESTBUS2_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_PMU_TESTBUS3_SEL_OFFSET: u32 = 0x1f4;
pub const GC_PINMUX_PMU_TESTBUS3_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_PMU_TESTBUS4_SEL_OFFSET: u32 = 0x1f8;
pub const GC_PINMUX_PMU_TESTBUS4_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_PMU_TESTBUS5_SEL_OFFSET: u32 = 0x1fc;
pub const GC_PINMUX_PMU_TESTBUS5_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_PMU_TESTBUS6_SEL_OFFSET: u32 = 0x200;
pub const GC_PINMUX_PMU_TESTBUS6_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_PMU_TESTBUS7_SEL_OFFSET: u32 = 0x204;
pub const GC_PINMUX_PMU_TESTBUS7_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_RBOX0_AC_PRESENT_SEL_OFFSET: u32 = 0x208;
pub const GC_PINMUX_RBOX0_AC_PRESENT_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_RBOX0_BATT_EN_SEL_OFFSET: u32 = 0x20c;
pub const GC_PINMUX_RBOX0_BATT_EN_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_RBOX0_EC_IN_RW_SEL_OFFSET: u32 = 0x210;
pub const GC_PINMUX_RBOX0_EC_IN_RW_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_RBOX0_EC_RST_L_SEL_OFFSET: u32 = 0x214;
pub const GC_PINMUX_RBOX0_EC_RST_L_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_RBOX0_EC_WP_L_SEL_OFFSET: u32 = 0x218;
pub const GC_PINMUX_RBOX0_EC_WP_L_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_RBOX0_ENTERING_RW_SEL_OFFSET: u32 = 0x21c;
pub const GC_PINMUX_RBOX0_ENTERING_RW_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_RBOX0_FW_WP_L_SEL_OFFSET: u32 = 0x220;
pub const GC_PINMUX_RBOX0_FW_WP_L_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_RBOX0_KSI_SEL_OFFSET: u32 = 0x224;
pub const GC_PINMUX_RBOX0_KSI_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_RBOX0_KSI_SW_SEL_OFFSET: u32 = 0x228;
pub const GC_PINMUX_RBOX0_KSI_SW_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_RBOX0_KSO_INV_SEL_OFFSET: u32 = 0x22c;
pub const GC_PINMUX_RBOX0_KSO_INV_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_RBOX0_KSO_SW_SEL_OFFSET: u32 = 0x230;
pub const GC_PINMUX_RBOX0_KSO_SW_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_RBOX0_PWR_BTN_L_SEL_OFFSET: u32 = 0x234;
pub const GC_PINMUX_RBOX0_PWR_BTN_L_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_RBOX0_PWR_BTNO_L_SEL_OFFSET: u32 = 0x238;
pub const GC_PINMUX_RBOX0_PWR_BTNO_L_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_RTC0_X_RTC_CLK_SEL_OFFSET: u32 = 0x23c;
pub const GC_PINMUX_RTC0_X_RTC_CLK_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SPI0_SPICLK_SEL_OFFSET: u32 = 0x240;
pub const GC_PINMUX_SPI0_SPICLK_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SPI0_SPICSB_SEL_OFFSET: u32 = 0x244;
pub const GC_PINMUX_SPI0_SPICSB_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SPI0_SPIMISO_SEL_OFFSET: u32 = 0x248;
pub const GC_PINMUX_SPI0_SPIMISO_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SPI0_SPIMOSI_SEL_OFFSET: u32 = 0x24c;
pub const GC_PINMUX_SPI0_SPIMOSI_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SPS0_SPICLK_SEL_OFFSET: u32 = 0x250;
pub const GC_PINMUX_SPS0_SPICLK_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SPS0_SPICSB_SEL_OFFSET: u32 = 0x254;
pub const GC_PINMUX_SPS0_SPICSB_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SPS0_SPIMISO_SEL_OFFSET: u32 = 0x258;
pub const GC_PINMUX_SPS0_SPIMISO_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SPS0_SPIMOSI_SEL_OFFSET: u32 = 0x25c;
pub const GC_PINMUX_SPS0_SPIMOSI_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SWDP0_TRACE_SEL_OFFSET: u32 = 0x260;
pub const GC_PINMUX_SWDP0_TRACE_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SWDP0_TRACE2_SEL_OFFSET: u32 = 0x264;
pub const GC_PINMUX_SWDP0_TRACE2_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_TEMP0_TST_ADC_CLK_SEL_OFFSET: u32 = 0x268;
pub const GC_PINMUX_TEMP0_TST_ADC_CLK_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_TEMP0_TST_ADC_HI_SER_SEL_OFFSET: u32 = 0x26c;
pub const GC_PINMUX_TEMP0_TST_ADC_HI_SER_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_TEMP0_TST_ADC_LO_SER_SEL_OFFSET: u32 = 0x270;
pub const GC_PINMUX_TEMP0_TST_ADC_LO_SER_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_TEMP0_TST_ADC_VLD_SER_SEL_OFFSET: u32 = 0x274;
pub const GC_PINMUX_TEMP0_TST_ADC_VLD_SER_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_TRNG0_TRNG_RO_DIV_SEL_OFFSET: u32 = 0x278;
pub const GC_PINMUX_TRNG0_TRNG_RO_DIV_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_TRNG0_TRNG_RO_REF_DIV_SEL_OFFSET: u32 = 0x27c;
pub const GC_PINMUX_TRNG0_TRNG_RO_REF_DIV_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_UART0_CTS_SEL_OFFSET: u32 = 0x280;
pub const GC_PINMUX_UART0_CTS_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_UART0_RTS_SEL_OFFSET: u32 = 0x284;
pub const GC_PINMUX_UART0_RTS_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_UART0_RX_SEL_OFFSET: u32 = 0x288;
pub const GC_PINMUX_UART0_RX_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_UART0_TX_SEL_OFFSET: u32 = 0x28c;
pub const GC_PINMUX_UART0_TX_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_UART1_CTS_SEL_OFFSET: u32 = 0x290;
pub const GC_PINMUX_UART1_CTS_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_UART1_RTS_SEL_OFFSET: u32 = 0x294;
pub const GC_PINMUX_UART1_RTS_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_UART1_RX_SEL_OFFSET: u32 = 0x298;
pub const GC_PINMUX_UART1_RX_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_UART1_TX_SEL_OFFSET: u32 = 0x29c;
pub const GC_PINMUX_UART1_TX_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_UART2_CTS_SEL_OFFSET: u32 = 0x2a0;
pub const GC_PINMUX_UART2_CTS_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_UART2_RTS_SEL_OFFSET: u32 = 0x2a4;
pub const GC_PINMUX_UART2_RTS_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_UART2_RX_SEL_OFFSET: u32 = 0x2a8;
pub const GC_PINMUX_UART2_RX_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_UART2_TX_SEL_OFFSET: u32 = 0x2ac;
pub const GC_PINMUX_UART2_TX_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_USB0_EXT_DM_PULLUP_EN_SEL_OFFSET: u32 = 0x2b0;
pub const GC_PINMUX_USB0_EXT_DM_PULLUP_EN_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_USB0_EXT_DP_RPU1_ENB_SEL_OFFSET: u32 = 0x2b4;
pub const GC_PINMUX_USB0_EXT_DP_RPU1_ENB_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_USB0_EXT_DP_RPU2_ENB_SEL_OFFSET: u32 = 0x2b8;
pub const GC_PINMUX_USB0_EXT_DP_RPU2_ENB_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_USB0_EXT_FS_EDGE_SEL_SEL_OFFSET: u32 = 0x2bc;
pub const GC_PINMUX_USB0_EXT_FS_EDGE_SEL_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_USB0_EXT_RX_DMI_SEL_OFFSET: u32 = 0x2c0;
pub const GC_PINMUX_USB0_EXT_RX_DMI_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_USB0_EXT_RX_DPI_SEL_OFFSET: u32 = 0x2c4;
pub const GC_PINMUX_USB0_EXT_RX_DPI_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_USB0_EXT_RX_RCV_SEL_OFFSET: u32 = 0x2c8;
pub const GC_PINMUX_USB0_EXT_RX_RCV_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_USB0_EXT_SUSPENDB_SEL_OFFSET: u32 = 0x2cc;
pub const GC_PINMUX_USB0_EXT_SUSPENDB_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_USB0_EXT_TX_DMO_SEL_OFFSET: u32 = 0x2d0;
pub const GC_PINMUX_USB0_EXT_TX_DMO_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_USB0_EXT_TX_DPO_SEL_OFFSET: u32 = 0x2d4;
pub const GC_PINMUX_USB0_EXT_TX_DPO_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_USB0_EXT_TX_OEB_SEL_OFFSET: u32 = 0x2d8;
pub const GC_PINMUX_USB0_EXT_TX_OEB_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_XO0_TESTCLK_SEL_OFFSET: u32 = 0x2dc;
pub const GC_PINMUX_XO0_TESTCLK_SEL_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEN0_OFFSET: u32 = 0x2e0;
pub const GC_PINMUX_EXITEN0_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEN1_OFFSET: u32 = 0x2e4;
pub const GC_PINMUX_EXITEN1_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEDGE0_OFFSET: u32 = 0x2e8;
pub const GC_PINMUX_EXITEDGE0_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEDGE1_OFFSET: u32 = 0x2ec;
pub const GC_PINMUX_EXITEDGE1_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITINV0_OFFSET: u32 = 0x2f0;
pub const GC_PINMUX_EXITINV0_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITINV1_OFFSET: u32 = 0x2f4;
pub const GC_PINMUX_EXITINV1_DEFAULT: u32 = 0x0;
pub const GC_PMU_RESET_OFFSET: u32 = 0x0;
pub const GC_PMU_RESET_DEFAULT: u32 = 0x3;
pub const GC_PMU_SETRST_OFFSET: u32 = 0x4;
pub const GC_PMU_SETRST_DEFAULT: u32 = 0x0;
pub const GC_PMU_CLRRST_OFFSET: u32 = 0x8;
pub const GC_PMU_CLRRST_DEFAULT: u32 = 0x0;
pub const GC_PMU_RSTSRC_OFFSET: u32 = 0xc;
pub const GC_PMU_RSTSRC_DEFAULT: u32 = 0x0;
pub const GC_PMU_GLOBAL_RESET_OFFSET: u32 = 0x10;
pub const GC_PMU_GLOBAL_RESET_DEFAULT: u32 = 0x0;
pub const GC_PMU_GLOBAL_RESET_KEY: u32 = 0x7041776;
pub const GC_PMU_SETDIS_OFFSET: u32 = 0x14;
pub const GC_PMU_SETDIS_DEFAULT: u32 = 0x0;
pub const GC_PMU_CLRDIS_OFFSET: u32 = 0x18;
pub const GC_PMU_CLRDIS_DEFAULT: u32 = 0x0;
pub const GC_PMU_STATDIS_OFFSET: u32 = 0x1c;
pub const GC_PMU_STATDIS_DEFAULT: u32 = 0xec000;
pub const GC_PMU_SETWIC_OFFSET: u32 = 0x20;
pub const GC_PMU_SETWIC_DEFAULT: u32 = 0x0;
pub const GC_PMU_CLRWIC_OFFSET: u32 = 0x24;
pub const GC_PMU_CLRWIC_DEFAULT: u32 = 0x0;
pub const GC_PMU_SYSVTOR_OFFSET: u32 = 0x28;
pub const GC_PMU_SYSVTOR_DEFAULT: u32 = 0xffffffff;
pub const GC_PMU_EXCLUSIVE_OFFSET: u32 = 0x2c;
pub const GC_PMU_EXCLUSIVE_DEFAULT: u32 = 0x0;
pub const GC_PMU_DAP_ID0_OFFSET: u32 = 0x30;
pub const GC_PMU_DAP_ID0_DEFAULT: u32 = 0x0;
pub const GC_PMU_DAP_EN_OFFSET: u32 = 0x34;
pub const GC_PMU_DAP_EN_DEFAULT: u32 = 0x0;
pub const GC_PMU_DAP_LOCK_OFFSET: u32 = 0x38;
pub const GC_PMU_DAP_LOCK_DEFAULT: u32 = 0x1;
pub const GC_PMU_DAP_UNLOCK_OFFSET: u32 = 0x3c;
pub const GC_PMU_DAP_UNLOCK_DEFAULT: u32 = 0x0;
pub const GC_PMU_DAP_UNLOCK_KEY: u32 = 0xb4502f2f;
pub const GC_PMU_NAP_EN_OFFSET: u32 = 0x40;
pub const GC_PMU_NAP_EN_DEFAULT: u32 = 0x0;
pub const GC_PMUU_ADC_OFFSET: u32 = 0x44;
pub const GC_PMUU_ADC_DEFAULT: u32 = 0x0;
pub const GC_PMUSETU_ADC_OFFSET: u32 = 0x48;
pub const GC_PMUSETU_ADC_DEFAULT: u32 = 0x0;
pub const GC_PMUCLRU_ADC_OFFSET: u32 = 0x4c;
pub const GC_PMUCLRU_ADC_DEFAULT: u32 = 0x0;
pub const GC_PMUSETU_TRNG_TOP_OFFSET: u32 = 0x50;
pub const GC_PMUSETU_TRNG_TOP_DEFAULT: u32 = 0x0;
pub const GC_PMUCLRU_TRNG_TOP_OFFSET: u32 = 0x54;
pub const GC_PMUCLRU_TRNG_TOP_DEFAULT: u32 = 0x0;
pub const GC_PMUSETRTC_OFFSET: u32 = 0x58;
pub const GC_PMUSETRTC_DEFAULT: u32 = 0x0;
pub const GC_PMUCLRRTC_OFFSET: u32 = 0x5c;
pub const GC_PMUCLRRTC_DEFAULT: u32 = 0x0;
pub const GC_PMU_VREF_OFFSET: u32 = 0x60;
pub const GC_PMU_VREF_DEFAULT: u32 = 0xffff88;
pub const GC_PMU_VREFCMP_OFFSET: u32 = 0x64;
pub const GC_PMU_VREFCMP_DEFAULT: u32 = 0x0;
pub const GC_PMU_RBIAS_OFFSET: u32 = 0x68;
pub const GC_PMU_RBIAS_DEFAULT: u32 = 0x0;
pub const GC_PMU_RBIASLO_OFFSET: u32 = 0x6c;
pub const GC_PMU_RBIASLO_DEFAULT: u32 = 0x0;
pub const GC_PMU_RBIASHI_OFFSET: u32 = 0x70;
pub const GC_PMU_RBIASHI_DEFAULT: u32 = 0x0;
pub const GC_PMU_SETHOLDVREF_OFFSET: u32 = 0x74;
pub const GC_PMU_SETHOLDVREF_DEFAULT: u32 = 0x0;
pub const GC_PMU_CLRHOLDVREF_OFFSET: u32 = 0x78;
pub const GC_PMU_CLRHOLDVREF_DEFAULT: u32 = 0x0;
pub const GC_PMU_BAT_LVL_OK_OFFSET: u32 = 0x7c;
pub const GC_PMU_BAT_LVL_OK_DEFAULT: u32 = 0x0;
pub const GC_PMU_B_REG_DIG_CTRL_OFFSET: u32 = 0x80;
pub const GC_PMU_B_REG_DIG_CTRL_DEFAULT: u32 = 0x0;
pub const GC_PMU_B_REG_DIG_LATCH_CTRL_OFFSET: u32 = 0x84;
pub const GC_PMU_B_REG_DIG_LATCH_CTRL_DEFAULT: u32 = 0x0;
pub const GC_PMU_EXITPD_HOLD_SET_OFFSET: u32 = 0x88;
pub const GC_PMU_EXITPD_HOLD_SET_DEFAULT: u32 = 0x0;
pub const GC_PMU_EXITPD_HOLD_CLR_OFFSET: u32 = 0x8c;
pub const GC_PMU_EXITPD_HOLD_CLR_DEFAULT: u32 = 0x0;
pub const GC_PMU_EXITPD_MASK_OFFSET: u32 = 0x90;
pub const GC_PMU_EXITPD_MASK_DEFAULT: u32 = 0x7;
pub const GC_PMU_EXITPD_SRC_OFFSET: u32 = 0x94;
pub const GC_PMU_EXITPD_SRC_DEFAULT: u32 = 0x0;
pub const GC_PMU_EXITPD_MON_OFFSET: u32 = 0x98;
pub const GC_PMU_EXITPD_MON_DEFAULT: u32 = 0x0;
pub const GC_PMU_OSC_HOLD_SET_OFFSET: u32 = 0x9c;
pub const GC_PMU_OSC_HOLD_SET_DEFAULT: u32 = 0x0;
pub const GC_PMU_OSC_HOLD_CLR_OFFSET: u32 = 0xa0;
pub const GC_PMU_OSC_HOLD_CLR_DEFAULT: u32 = 0x0;
pub const GC_PMU_OSC_SELECT_OFFSET: u32 = 0xa4;
pub const GC_PMU_OSC_SELECT_DEFAULT: u32 = 0x3;
pub const GC_PMU_OSC_SELECT_XTL: u32 = 0x0;
pub const GC_PMU_OSC_SELECT_RC_TRIM: u32 = 0x2;
pub const GC_PMU_OSC_SELECT_RC: u32 = 0x3;
pub const GC_PMU_OSC_SELECT_STAT_OFFSET: u32 = 0xa8;
pub const GC_PMU_OSC_SELECT_STAT_DEFAULT: u32 = 0x3;
pub const GC_PMU_OSC_SELECT_STAT_XTL: u32 = 0x0;
pub const GC_PMU_OSC_SELECT_STAT_RC_TRIM: u32 = 0x2;
pub const GC_PMU_OSC_SELECT_STAT_RC: u32 = 0x3;
pub const GC_PMU_OSC_CTRL_OFFSET: u32 = 0xac;
pub const GC_PMU_OSC_CTRL_DEFAULT: u32 = 0x3;
pub const GC_PMU_MEMCLKSET_OFFSET: u32 = 0xb0;
pub const GC_PMU_MEMCLKSET_DEFAULT: u32 = 0x7f;
pub const GC_PMU_MEMCLKCLR_OFFSET: u32 = 0xb4;
pub const GC_PMU_MEMCLKCLR_DEFAULT: u32 = 0x7f;
pub const GC_PMU_PERICLKSET0_OFFSET: u32 = 0xb8;
pub const GC_PMU_PERICLKSET0_DEFAULT: u32 = 0x3c08;
pub const GC_PMU_PERICLKCLR0_OFFSET: u32 = 0xbc;
pub const GC_PMU_PERICLKCLR0_DEFAULT: u32 = 0x3c08;
pub const GC_PMU_PERICLKSET1_OFFSET: u32 = 0xc0;
pub const GC_PMU_PERICLKSET1_DEFAULT: u32 = 0x7;
pub const GC_PMU_PERICLKCLR1_OFFSET: u32 = 0xc4;
pub const GC_PMU_PERICLKCLR1_DEFAULT: u32 = 0x7;
pub const GC_PMU_PERIGATEONSLEEPSET0_OFFSET: u32 = 0xc8;
pub const GC_PMU_PERIGATEONSLEEPSET0_DEFAULT: u32 = 0x80089c00;
pub const GC_PMU_PERIGATEONSLEEPCLR0_OFFSET: u32 = 0xcc;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DEFAULT: u32 = 0x80089c00;
pub const GC_PMU_PERIGATEONSLEEPSET1_OFFSET: u32 = 0xd0;
pub const GC_PMU_PERIGATEONSLEEPSET1_DEFAULT: u32 = 0x7;
pub const GC_PMU_PERIGATEONSLEEPCLR1_OFFSET: u32 = 0xd4;
pub const GC_PMU_PERIGATEONSLEEPCLR1_DEFAULT: u32 = 0x7;
pub const GC_PMU_CLK0_OFFSET: u32 = 0xd8;
pub const GC_PMU_CLK0_DEFAULT: u32 = 0x1f;
pub const GC_PMU_CLK1_OFFSET: u32 = 0xdc;
pub const GC_PMU_CLK1_DEFAULT: u32 = 0x1f;
pub const GC_PMU_RST0_OFFSET: u32 = 0xe0;
pub const GC_PMU_RST0_DEFAULT: u32 = 0x0;
pub const GC_PMU_RST1_OFFSET: u32 = 0xe4;
pub const GC_PMU_RST1_DEFAULT: u32 = 0x0;
pub const GC_PMU_PWRDN_SCRATCH_HOLD_SET_OFFSET: u32 = 0xe8;
pub const GC_PMU_PWRDN_SCRATCH_HOLD_SET_DEFAULT: u32 = 0x0;
pub const GC_PMU_PWRDN_SCRATCH_HOLD_CLR_OFFSET: u32 = 0xec;
pub const GC_PMU_PWRDN_SCRATCH_HOLD_CLR_DEFAULT: u32 = 0x0;
pub const GC_PMU_PWRDN_SCRATCH0_OFFSET: u32 = 0xf0;
pub const GC_PMU_PWRDN_SCRATCH0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PWRDN_SCRATCH1_OFFSET: u32 = 0xf4;
pub const GC_PMU_PWRDN_SCRATCH1_DEFAULT: u32 = 0x0;
pub const GC_PMU_PWRDN_SCRATCH2_OFFSET: u32 = 0xf8;
pub const GC_PMU_PWRDN_SCRATCH2_DEFAULT: u32 = 0x0;
pub const GC_PMU_PWRDN_SCRATCH3_OFFSET: u32 = 0xfc;
pub const GC_PMU_PWRDN_SCRATCH3_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_EN_SET_OFFSET: u32 = 0x100;
pub const GC_PMU_FUSE_EN_SET_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_EN_CLR_OFFSET: u32 = 0x104;
pub const GC_PMU_FUSE_EN_CLR_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_START_OFFSET: u32 = 0x108;
pub const GC_PMU_FUSE_START_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_START_KEY: u32 = 0x11de784a;
pub const GC_PMU_FUSE_CTRL_OFFSET: u32 = 0x10c;
pub const GC_PMU_FUSE_CTRL_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_WR_DEV_UID0_OFFSET: u32 = 0x110;
pub const GC_PMU_FUSE_WR_DEV_UID0_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_WR_DEV_UID1_OFFSET: u32 = 0x114;
pub const GC_PMU_FUSE_WR_DEV_UID1_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_WR_ID_OFFSET: u32 = 0x118;
pub const GC_PMU_FUSE_WR_ID_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_WR_RC_OSC_26MHZ_OFFSET: u32 = 0x11c;
pub const GC_PMU_FUSE_WR_RC_OSC_26MHZ_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_WR_RC_OSC_32KHZ_OFFSET: u32 = 0x120;
pub const GC_PMU_FUSE_WR_RC_OSC_32KHZ_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_WR_XTL_OSC_26MHZ_OFFSET: u32 = 0x124;
pub const GC_PMU_FUSE_WR_XTL_OSC_26MHZ_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_WR_LOCK_OFFSET: u32 = 0x128;
pub const GC_PMU_FUSE_WR_LOCK_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_WR_RSRV1_OFFSET: u32 = 0x12c;
pub const GC_PMU_FUSE_WR_RSRV1_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_WR_RSRV2_OFFSET: u32 = 0x130;
pub const GC_PMU_FUSE_WR_RSRV2_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_WR_RSRV3_OFFSET: u32 = 0x134;
pub const GC_PMU_FUSE_WR_RSRV3_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_WR_RSRV4_OFFSET: u32 = 0x138;
pub const GC_PMU_FUSE_WR_RSRV4_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_WR_RSRV5_OFFSET: u32 = 0x13c;
pub const GC_PMU_FUSE_WR_RSRV5_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_RD_DEV_UID0_OFFSET: u32 = 0x140;
pub const GC_PMU_FUSE_RD_DEV_UID0_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_RD_DEV_UID1_OFFSET: u32 = 0x144;
pub const GC_PMU_FUSE_RD_DEV_UID1_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_RD_ID_OFFSET: u32 = 0x148;
pub const GC_PMU_FUSE_RD_ID_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_RD_RC_OSC_26MHZ_OFFSET: u32 = 0x14c;
pub const GC_PMU_FUSE_RD_RC_OSC_26MHZ_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_RD_RC_OSC_32KHZ_OFFSET: u32 = 0x150;
pub const GC_PMU_FUSE_RD_RC_OSC_32KHZ_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_RD_XTL_OSC_26MHZ_OFFSET: u32 = 0x154;
pub const GC_PMU_FUSE_RD_XTL_OSC_26MHZ_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_RD_LOCK_OFFSET: u32 = 0x158;
pub const GC_PMU_FUSE_RD_LOCK_DEFAULT: u32 = 0x2;
pub const GC_PMU_FUSE_RD_RSRV1_OFFSET: u32 = 0x15c;
pub const GC_PMU_FUSE_RD_RSRV1_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_RD_RSRV2_OFFSET: u32 = 0x160;
pub const GC_PMU_FUSE_RD_RSRV2_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_RD_RSRV3_OFFSET: u32 = 0x164;
pub const GC_PMU_FUSE_RD_RSRV3_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_RD_RSRV4_OFFSET: u32 = 0x168;
pub const GC_PMU_FUSE_RD_RSRV4_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_RD_RSRV5_OFFSET: u32 = 0x16c;
pub const GC_PMU_FUSE_RD_RSRV5_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_TIMING_OFFSET: u32 = 0x170;
pub const GC_PMU_FUSE_TIMING_DEFAULT: u32 = 0x8007d;
pub const GC_PMU_FUSE_OVRD_EN_OFFSET: u32 = 0x174;
pub const GC_PMU_FUSE_OVRD_EN_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_OVRD_EN_KEY: u32 = 0x1084210;
pub const GC_PMU_FUSE_OVRD_OFFSET: u32 = 0x178;
pub const GC_PMU_FUSE_OVRD_DEFAULT: u32 = 0x1;
pub const GC_PMU_FUSE_DBG_OFFSET: u32 = 0x17c;
pub const GC_PMU_FUSE_DBG_DEFAULT: u32 = 0x0;
pub const GC_PMU_ICTRL_OFFSET: u32 = 0x180;
pub const GC_PMU_ICTRL_DEFAULT: u32 = 0x0;
pub const GC_PMU_ISTAT_OFFSET: u32 = 0x184;
pub const GC_PMU_ISTAT_DEFAULT: u32 = 0x0;
pub const GC_PMU_ITCR_OFFSET: u32 = 0xf00;
pub const GC_PMU_ITCR_DEFAULT: u32 = 0x0;
pub const GC_PMU_ITOP_OFFSET: u32 = 0xf04;
pub const GC_PMU_ITOP_DEFAULT: u32 = 0x0;
pub const GC_PMU_ANTEST_TOP_CTRL_OFFSET: u32 = 0x1008;
pub const GC_PMU_ANTEST_TOP_CTRL_DEFAULT: u32 = 0x3;
pub const GC_PMU_ANTEST1_REGDIG_OFFSET: u32 = 0x1010;
pub const GC_PMU_ANTEST1_REGDIG_DEFAULT: u32 = 0x0;
pub const GC_PMU_ANTEST_FUSE_OFFSET: u32 = 0x1018;
pub const GC_PMU_ANTEST_FUSE_DEFAULT: u32 = 0x0;
pub const GC_PMU_HW_CONTROLS_OFFSET: u32 = 0x101c;
pub const GC_PMU_HW_CONTROLS_DEFAULT: u32 = 0x0;
pub const GC_PMU_HW_BYPASS_OFFSET: u32 = 0x1020;
pub const GC_PMU_HW_BYPASS_DEFAULT: u32 = 0x0;
pub const GC_PMU_ANTEST_TRNG_OFFSET: u32 = 0x1024;
pub const GC_PMU_ANTEST_TRNG_DEFAULT: u32 = 0x0;
pub const GC_PMU_ANTEST_TEMP_OFFSET: u32 = 0x1028;
pub const GC_PMU_ANTEST_TEMP_DEFAULT: u32 = 0x0;
pub const GC_PMU_TESTBUS_CTRL_OFFSET: u32 = 0x2000;
pub const GC_PMU_TESTBUS_CTRL_DEFAULT: u32 = 0x0;
pub const GC_PMU_CHIP_ID_OFFSET: u32 = 0x1fff8;
pub const GC_PMU_CHIP_ID_DEFAULT: u32 = 0x1485694d;
pub const GC_PMU_VERSION_OFFSET: u32 = 0x1fffc;
pub const GC_PMU_VERSION_DEFAULT: u32 = 0x1100c244;
pub const GC_RBOX_OVERRIDE_OFFSET: u32 = 0x0;
pub const GC_RBOX_OVERRIDE_DEFAULT: u32 = 0x0;
pub const GC_RBOX_OVERRIDE_VALUES_OFFSET: u32 = 0x4;
pub const GC_RBOX_OVERRIDE_VALUES_DEFAULT: u32 = 0x0;
pub const GC_RBOX_INPUT_VALUES_OFFSET: u32 = 0x8;
pub const GC_RBOX_INPUT_VALUES_DEFAULT: u32 = 0x0;
pub const GC_RBOX_EC_WP_L_OFFSET: u32 = 0xc;
pub const GC_RBOX_EC_WP_L_DEFAULT: u32 = 0x0;
pub const GC_RBOX_FW_WP_L_OFFSET: u32 = 0x10;
pub const GC_RBOX_FW_WP_L_DEFAULT: u32 = 0x0;
pub const GC_RBOX_RESET_OFFSET: u32 = 0x14;
pub const GC_RBOX_RESET_DEFAULT: u32 = 0x0;
pub const GC_RBOX_VERSION_OFFSET: u32 = 0x18;
pub const GC_RBOX_VERSION_DEFAULT: u32 = 0x600c16f;
pub const GC_RTC_CTRL_OFFSET: u32 = 0x0;
pub const GC_RTC_CTRL_DEFAULT: u32 = 0x22f01;
pub const GC_RTC_PINMUX_EN_OFFSET: u32 = 0x4;
pub const GC_RTC_PINMUX_EN_DEFAULT: u32 = 0x0;
pub const GC_RTC_SETHOLD_OFFSET: u32 = 0x8;
pub const GC_RTC_SETHOLD_DEFAULT: u32 = 0x0;
pub const GC_RTC_CLRHOLD_OFFSET: u32 = 0xc;
pub const GC_RTC_CLRHOLD_DEFAULT: u32 = 0x0;
pub const GC_SHA_CFG_MSGLEN_LO_OFFSET: u32 = 0x0;
pub const GC_SHA_CFG_MSGLEN_LO_DEFAULT: u32 = 0x0;
pub const GC_SHA_CFG_MSGLEN_HI_OFFSET: u32 = 0x4;
pub const GC_SHA_CFG_MSGLEN_HI_DEFAULT: u32 = 0x0;
pub const GC_SHA_CFG_EN_OFFSET: u32 = 0x8;
pub const GC_SHA_CFG_EN_DEFAULT: u32 = 0x1;
pub const GC_SHA_TRIG_OFFSET: u32 = 0xc;
pub const GC_SHA_TRIG_DEFAULT: u32 = 0x2;
pub const GC_SHA_INPUT_FIFO_OFFSET: u32 = 0x10;
pub const GC_SHA_INPUT_FIFO_DEFAULT: u32 = 0x0;
pub const GC_SHA_STS_H0_OFFSET: u32 = 0x14;
pub const GC_SHA_STS_H0_DEFAULT: u32 = 0x0;
pub const GC_SHA_STS_H1_OFFSET: u32 = 0x18;
pub const GC_SHA_STS_H1_DEFAULT: u32 = 0x0;
pub const GC_SHA_STS_H2_OFFSET: u32 = 0x1c;
pub const GC_SHA_STS_H2_DEFAULT: u32 = 0x0;
pub const GC_SHA_STS_H3_OFFSET: u32 = 0x20;
pub const GC_SHA_STS_H3_DEFAULT: u32 = 0x0;
pub const GC_SHA_STS_H4_OFFSET: u32 = 0x24;
pub const GC_SHA_STS_H4_DEFAULT: u32 = 0x0;
pub const GC_SHA_STS_H5_OFFSET: u32 = 0x28;
pub const GC_SHA_STS_H5_DEFAULT: u32 = 0x0;
pub const GC_SHA_STS_H6_OFFSET: u32 = 0x2c;
pub const GC_SHA_STS_H6_DEFAULT: u32 = 0x0;
pub const GC_SHA_STS_H7_OFFSET: u32 = 0x30;
pub const GC_SHA_STS_H7_DEFAULT: u32 = 0x0;
pub const GC_SHA_STS_W0_OFFSET: u32 = 0x34;
pub const GC_SHA_STS_W0_DEFAULT: u32 = 0x0;
pub const GC_SHA_STS_W1_OFFSET: u32 = 0x38;
pub const GC_SHA_STS_W1_DEFAULT: u32 = 0x0;
pub const GC_SHA_STS_W2_OFFSET: u32 = 0x3c;
pub const GC_SHA_STS_W2_DEFAULT: u32 = 0x0;
pub const GC_SHA_STS_W3_OFFSET: u32 = 0x40;
pub const GC_SHA_STS_W3_DEFAULT: u32 = 0x0;
pub const GC_SHA_STS_W4_OFFSET: u32 = 0x44;
pub const GC_SHA_STS_W4_DEFAULT: u32 = 0x0;
pub const GC_SHA_STS_W5_OFFSET: u32 = 0x48;
pub const GC_SHA_STS_W5_DEFAULT: u32 = 0x0;
pub const GC_SHA_STS_W6_OFFSET: u32 = 0x4c;
pub const GC_SHA_STS_W6_DEFAULT: u32 = 0x0;
pub const GC_SHA_STS_W7_OFFSET: u32 = 0x50;
pub const GC_SHA_STS_W7_DEFAULT: u32 = 0x0;
pub const GC_SHA_STS_W8_OFFSET: u32 = 0x54;
pub const GC_SHA_STS_W8_DEFAULT: u32 = 0x0;
pub const GC_SHA_STS_W9_OFFSET: u32 = 0x58;
pub const GC_SHA_STS_W9_DEFAULT: u32 = 0x0;
pub const GC_SHA_STS_W10_OFFSET: u32 = 0x5c;
pub const GC_SHA_STS_W10_DEFAULT: u32 = 0x0;
pub const GC_SHA_STS_W11_OFFSET: u32 = 0x60;
pub const GC_SHA_STS_W11_DEFAULT: u32 = 0x0;
pub const GC_SHA_STS_W12_OFFSET: u32 = 0x64;
pub const GC_SHA_STS_W12_DEFAULT: u32 = 0x0;
pub const GC_SHA_STS_W13_OFFSET: u32 = 0x68;
pub const GC_SHA_STS_W13_DEFAULT: u32 = 0x0;
pub const GC_SHA_STS_W14_OFFSET: u32 = 0x6c;
pub const GC_SHA_STS_W14_DEFAULT: u32 = 0x0;
pub const GC_SHA_STS_W15_OFFSET: u32 = 0x70;
pub const GC_SHA_STS_W15_DEFAULT: u32 = 0x0;
pub const GC_SHA_STS_A_OFFSET: u32 = 0x74;
pub const GC_SHA_STS_A_DEFAULT: u32 = 0x0;
pub const GC_SHA_STS_B_OFFSET: u32 = 0x78;
pub const GC_SHA_STS_B_DEFAULT: u32 = 0x0;
pub const GC_SHA_STS_C_OFFSET: u32 = 0x7c;
pub const GC_SHA_STS_C_DEFAULT: u32 = 0x0;
pub const GC_SHA_STS_D_OFFSET: u32 = 0x80;
pub const GC_SHA_STS_D_DEFAULT: u32 = 0x0;
pub const GC_SHA_STS_E_OFFSET: u32 = 0x84;
pub const GC_SHA_STS_E_DEFAULT: u32 = 0x0;
pub const GC_SHA_STS_F_OFFSET: u32 = 0x88;
pub const GC_SHA_STS_F_DEFAULT: u32 = 0x0;
pub const GC_SHA_STS_G_OFFSET: u32 = 0x8c;
pub const GC_SHA_STS_G_DEFAULT: u32 = 0x0;
pub const GC_SHA_STS_H_OFFSET: u32 = 0x90;
pub const GC_SHA_STS_H_DEFAULT: u32 = 0x0;
pub const GC_SHA_ITCR_OFFSET: u32 = 0xf00;
pub const GC_SHA_ITCR_DEFAULT: u32 = 0x0;
pub const GC_SHA_ITOP_OFFSET: u32 = 0xf04;
pub const GC_SHA_ITOP_DEFAULT: u32 = 0x0;
pub const GC_SPI_CTRL_OFFSET: u32 = 0x0;
pub const GC_SPI_CTRL_DEFAULT: u32 = 0x2800800;
pub const GC_SPI_XACT_OFFSET: u32 = 0x4;
pub const GC_SPI_XACT_DEFAULT: u32 = 0xe;
pub const GC_SPI_ICTRL_OFFSET: u32 = 0x8;
pub const GC_SPI_ICTRL_DEFAULT: u32 = 0x0;
pub const GC_SPI_ISTATE_OFFSET: u32 = 0xc;
pub const GC_SPI_ISTATE_DEFAULT: u32 = 0x0;
pub const GC_SPI_ISTATE_CLR_OFFSET: u32 = 0x10;
pub const GC_SPI_ISTATE_CLR_DEFAULT: u32 = 0x0;
pub const GC_SPI_OVRD_OFFSET: u32 = 0x14;
pub const GC_SPI_OVRD_DEFAULT: u32 = 0x8;
pub const GC_SPI_VAL_OFFSET: u32 = 0x18;
pub const GC_SPI_VAL_DEFAULT: u32 = 0x0;
pub const GC_SPI_ITCR_OFFSET: u32 = 0xf00;
pub const GC_SPI_ITCR_DEFAULT: u32 = 0x0;
pub const GC_SPI_ITOP_OFFSET: u32 = 0xf04;
pub const GC_SPI_ITOP_DEFAULT: u32 = 0x0;
pub const GC_SPI_DATA_OFFSET: u32 = 0x1000;
pub const GC_SPI_TX_DATA_OFFSET: u32 = 0x1000;
pub const GC_SPI_RX_DATA_OFFSET: u32 = 0x1080;
pub const GC_SPS_CTRL_OFFSET: u32 = 0x0;
pub const GC_SPS_CTRL_DEFAULT: u32 = 0x181;
pub const GC_SPS_DUMMY_WORD_OFFSET: u32 = 0x4;
pub const GC_SPS_DUMMY_WORD_DEFAULT: u32 = 0xff;
pub const GC_SPS_STATUS01_OFFSET: u32 = 0x8;
pub const GC_SPS_STATUS01_DEFAULT: u32 = 0x0;
pub const GC_SPS_STATUS23_OFFSET: u32 = 0xc;
pub const GC_SPS_STATUS23_DEFAULT: u32 = 0x0;
pub const GC_SPS_STATUS45_OFFSET: u32 = 0x10;
pub const GC_SPS_STATUS45_DEFAULT: u32 = 0x0;
pub const GC_SPS_STATUS67_OFFSET: u32 = 0x14;
pub const GC_SPS_STATUS67_DEFAULT: u32 = 0x0;
pub const GC_SPS_CTRL01_OFFSET: u32 = 0x18;
pub const GC_SPS_CTRL01_DEFAULT: u32 = 0x0;
pub const GC_SPS_CTRL23_OFFSET: u32 = 0x1c;
pub const GC_SPS_CTRL23_DEFAULT: u32 = 0x0;
pub const GC_SPS_CTRL45_OFFSET: u32 = 0x20;
pub const GC_SPS_CTRL45_DEFAULT: u32 = 0x0;
pub const GC_SPS_CTRL67_OFFSET: u32 = 0x24;
pub const GC_SPS_CTRL67_DEFAULT: u32 = 0x0;
pub const GC_SPS_FIFO_CTRL_OFFSET: u32 = 0x28;
pub const GC_SPS_FIFO_CTRL_DEFAULT: u32 = 0x0;
pub const GC_SPS_TXFIFO_SIZE_OFFSET: u32 = 0x2c;
pub const GC_SPS_TXFIFO_SIZE_DEFAULT: u32 = 0x0;
pub const GC_SPS_TXFIFO_RPTR_OFFSET: u32 = 0x30;
pub const GC_SPS_TXFIFO_RPTR_DEFAULT: u32 = 0x0;
pub const GC_SPS_TXFIFO_WPTR_OFFSET: u32 = 0x34;
pub const GC_SPS_TXFIFO_WPTR_DEFAULT: u32 = 0x0;
pub const GC_SPS_TXFIFO_THRESHOLD_OFFSET: u32 = 0x38;
pub const GC_SPS_TXFIFO_THRESHOLD_DEFAULT: u32 = 0x0;
pub const GC_SPS_RXFIFO_SIZE_OFFSET: u32 = 0x3c;
pub const GC_SPS_RXFIFO_SIZE_DEFAULT: u32 = 0x0;
pub const GC_SPS_RXFIFO_RPTR_OFFSET: u32 = 0x40;
pub const GC_SPS_RXFIFO_RPTR_DEFAULT: u32 = 0x0;
pub const GC_SPS_RXFIFO_WPTR_OFFSET: u32 = 0x44;
pub const GC_SPS_RXFIFO_WPTR_DEFAULT: u32 = 0x0;
pub const GC_SPS_RXFIFO_THRESHOLD_OFFSET: u32 = 0x48;
pub const GC_SPS_RXFIFO_THRESHOLD_DEFAULT: u32 = 0x0;
pub const GC_SPS_ROM_REGION0_CTRL_OFFSET: u32 = 0x4c;
pub const GC_SPS_ROM_REGION0_CTRL_DEFAULT: u32 = 0x0;
pub const GC_SPS_ROM_REGION0_ROM_BASE_OFFSET: u32 = 0x50;
pub const GC_SPS_ROM_REGION0_ROM_BASE_DEFAULT: u32 = 0x0;
pub const GC_SPS_ROM_REGION0_SP_BASE_OFFSET: u32 = 0x54;
pub const GC_SPS_ROM_REGION0_SP_BASE_DEFAULT: u32 = 0x0;
pub const GC_SPS_ROM_REGION0_SIZE_OFFSET: u32 = 0x58;
pub const GC_SPS_ROM_REGION0_SIZE_DEFAULT: u32 = 0x0;
pub const GC_SPS_ROM_REGION0_INT_LVL_OFFSET: u32 = 0x5c;
pub const GC_SPS_ROM_REGION0_INT_LVL_DEFAULT: u32 = 0x0;
pub const GC_SPS_ROM_REGION1_CTRL_OFFSET: u32 = 0x60;
pub const GC_SPS_ROM_REGION1_CTRL_DEFAULT: u32 = 0x0;
pub const GC_SPS_ROM_REGION1_ROM_BASE_OFFSET: u32 = 0x64;
pub const GC_SPS_ROM_REGION1_ROM_BASE_DEFAULT: u32 = 0x0;
pub const GC_SPS_ROM_REGION1_SP_BASE_OFFSET: u32 = 0x68;
pub const GC_SPS_ROM_REGION1_SP_BASE_DEFAULT: u32 = 0x0;
pub const GC_SPS_ROM_REGION1_SIZE_OFFSET: u32 = 0x6c;
pub const GC_SPS_ROM_REGION1_SIZE_DEFAULT: u32 = 0x0;
pub const GC_SPS_ROM_REGION1_INT_LVL_OFFSET: u32 = 0x70;
pub const GC_SPS_ROM_REGION1_INT_LVL_DEFAULT: u32 = 0x0;
pub const GC_SPS_ROM_REGION2_CTRL_OFFSET: u32 = 0x74;
pub const GC_SPS_ROM_REGION2_CTRL_DEFAULT: u32 = 0x0;
pub const GC_SPS_ROM_REGION2_ROM_BASE_OFFSET: u32 = 0x78;
pub const GC_SPS_ROM_REGION2_ROM_BASE_DEFAULT: u32 = 0x0;
pub const GC_SPS_ROM_REGION2_SP_BASE_OFFSET: u32 = 0x7c;
pub const GC_SPS_ROM_REGION2_SP_BASE_DEFAULT: u32 = 0x0;
pub const GC_SPS_ROM_REGION2_SIZE_OFFSET: u32 = 0x80;
pub const GC_SPS_ROM_REGION2_SIZE_DEFAULT: u32 = 0x0;
pub const GC_SPS_ROM_REGION2_INT_LVL_OFFSET: u32 = 0x84;
pub const GC_SPS_ROM_REGION2_INT_LVL_DEFAULT: u32 = 0x0;
pub const GC_SPS_ROM_REGION3_CTRL_OFFSET: u32 = 0x88;
pub const GC_SPS_ROM_REGION3_CTRL_DEFAULT: u32 = 0x0;
pub const GC_SPS_ROM_REGION3_ROM_BASE_OFFSET: u32 = 0x8c;
pub const GC_SPS_ROM_REGION3_ROM_BASE_DEFAULT: u32 = 0x0;
pub const GC_SPS_ROM_REGION3_SP_BASE_OFFSET: u32 = 0x90;
pub const GC_SPS_ROM_REGION3_SP_BASE_DEFAULT: u32 = 0x0;
pub const GC_SPS_ROM_REGION3_SIZE_OFFSET: u32 = 0x94;
pub const GC_SPS_ROM_REGION3_SIZE_DEFAULT: u32 = 0x0;
pub const GC_SPS_ROM_REGION3_INT_LVL_OFFSET: u32 = 0x98;
pub const GC_SPS_ROM_REGION3_INT_LVL_DEFAULT: u32 = 0x0;
pub const GC_SPS_ROM_STATUS_OFFSET: u32 = 0x9c;
pub const GC_SPS_ROM_STATUS_DEFAULT: u32 = 0x0;
pub const GC_SPS_ROM_SET_RDY_OFFSET: u32 = 0xa0;
pub const GC_SPS_ROM_SET_RDY_DEFAULT: u32 = 0x1;
pub const GC_SPS_ROM_MEM_CMD_OP_OFFSET: u32 = 0xa4;
pub const GC_SPS_ROM_MEM_CMD_OP_DEFAULT: u32 = 0x0;
pub const GC_SPS_ROM_MEM_CMD_ADDR_OFFSET: u32 = 0xa8;
pub const GC_SPS_ROM_MEM_CMD_ADDR_DEFAULT: u32 = 0x0;
pub const GC_SPS_ROM_MEM_CMD_REGION_OFFSET: u32 = 0xac;
pub const GC_SPS_ROM_MEM_CMD_REGION_DEFAULT: u32 = 0x0;
pub const GC_SPS_ROM_MEM_CMD_LEN_OFFSET: u32 = 0xb0;
pub const GC_SPS_ROM_MEM_CMD_LEN_DEFAULT: u32 = 0x0;
pub const GC_SPS_OVRD_OFFSET: u32 = 0xb4;
pub const GC_SPS_OVRD_DEFAULT: u32 = 0x0;
pub const GC_SPS_VAL_OFFSET: u32 = 0xb8;
pub const GC_SPS_VAL_DEFAULT: u32 = 0x0;
pub const GC_SPS_ICTRL_OFFSET: u32 = 0xbc;
pub const GC_SPS_ICTRL_DEFAULT: u32 = 0x0;
pub const GC_SPS_ISTATE_OFFSET: u32 = 0xc0;
pub const GC_SPS_ISTATE_DEFAULT: u32 = 0x0;
pub const GC_SPS_ISTATE_CLR_OFFSET: u32 = 0xc4;
pub const GC_SPS_ISTATE_CLR_DEFAULT: u32 = 0x0;
pub const GC_SPS_ITCR_OFFSET: u32 = 0xf00;
pub const GC_SPS_ITCR_DEFAULT: u32 = 0x0;
pub const GC_SPS_ITOP_OFFSET: u32 = 0xf04;
pub const GC_SPS_ITOP_DEFAULT: u32 = 0x0;
pub const GC_SPS_DATA_OFFSET: u32 = 0x1000;
pub const GC_SPS_TX_DATA_OFFSET: u32 = 0x1000;
pub const GC_SPS_RX_DATA_OFFSET: u32 = 0x1400;
pub const GC_SPS_ROM_SP_OFFSET: u32 = 0x1000;
pub const GC_SWDP_TRICKBOX_HALT_OFFSET: u32 = 0x0;
pub const GC_SWDP_TRICKBOX_HALT_DEFAULT: u32 = 0x0;
pub const GC_SWDP_TRICKBOX_UART_OFFSET: u32 = 0x4;
pub const GC_SWDP_TRICKBOX_UART_DEFAULT: u32 = 0x0;
pub const GC_SWDP_TRICKBOX_ERROR_OFFSET: u32 = 0x8;
pub const GC_SWDP_TRICKBOX_ERROR_DEFAULT: u32 = 0x0;
pub const GC_SWDP_TRICKBOX_FATAL_OFFSET: u32 = 0xc;
pub const GC_SWDP_TRICKBOX_FATAL_DEFAULT: u32 = 0x0;
pub const GC_SWDP_SCRATCH_REG0_OFFSET: u32 = 0x10;
pub const GC_SWDP_SCRATCH_REG0_DEFAULT: u32 = 0x0;
pub const GC_SWDP_SCRATCH_REG1_OFFSET: u32 = 0x14;
pub const GC_SWDP_SCRATCH_REG1_DEFAULT: u32 = 0x0;
pub const GC_SWDP_SCRATCH_REG2_OFFSET: u32 = 0x18;
pub const GC_SWDP_SCRATCH_REG2_DEFAULT: u32 = 0x0;
pub const GC_SWDP_SCRATCH_REG3_OFFSET: u32 = 0x1c;
pub const GC_SWDP_SCRATCH_REG3_DEFAULT: u32 = 0x0;
pub const GC_SWDP_APPSVTOR_OFFSET: u32 = 0x20;
pub const GC_SWDP_APPSVTOR_DEFAULT: u32 = 0xffffffff;
pub const GC_SWDP_XML_MD5SUM_OFFSET: u32 = 0x24;
pub const GC_SWDP_XML_MD5SUM_DEFAULT: u32 = 0x0;
pub const GC_SWDP_HEADER_MD5SUM_OFFSET: u32 = 0x28;
pub const GC_SWDP_HEADER_MD5SUM_DEFAULT: u32 = 0x0;
pub const GC_SWDP_P4_LAST_SYNC_OFFSET: u32 = 0x2c;
pub const GC_SWDP_P4_LAST_SYNC_DEFAULT: u32 = 0x0;
pub const GC_SWDP_BUILD_DATE_OFFSET: u32 = 0x30;
pub const GC_SWDP_BUILD_DATE_DEFAULT: u32 = 0x0;
pub const GC_SWDP_BUILD_TIME_OFFSET: u32 = 0x34;
pub const GC_SWDP_BUILD_TIME_DEFAULT: u32 = 0x0;
pub const GC_SWDP_A1_DIO8_OFFSET: u32 = 0x38;
pub const GC_SWDP_A1_DIO8_DEFAULT: u32 = 0x0;
pub const GC_SWDP_A1_CHANNEL_SEL_OFFSET: u32 = 0x3c;
pub const GC_SWDP_A1_CHANNEL_SEL_DEFAULT: u32 = 0x0;
pub const GC_TEMP_VERSION_OFFSET: u32 = 0x0;
pub const GC_TEMP_VERSION_DEFAULT: u32 = 0xd00c178;
pub const GC_TEMP_ADC_INT_ENABLE_OFFSET: u32 = 0x4;
pub const GC_TEMP_ADC_INT_ENABLE_DEFAULT: u32 = 0x0;
pub const GC_TEMP_ADC_INT_STATE_OFFSET: u32 = 0x8;
pub const GC_TEMP_ADC_INT_STATE_DEFAULT: u32 = 0x0;
pub const GC_TEMP_ADC_INT_TEST_OFFSET: u32 = 0xc;
pub const GC_TEMP_ADC_INT_TEST_DEFAULT: u32 = 0x0;
pub const GC_TEMP_SENSE_CAL_OFFSET_OFFSET: u32 = 0x10;
pub const GC_TEMP_SENSE_CAL_OFFSET_DEFAULT: u32 = 0x0;
pub const GC_TEMP_ADC_ANALOG_CTRL_OFFSET: u32 = 0x14;
pub const GC_TEMP_ADC_ANALOG_CTRL_DEFAULT: u32 = 0x35;
pub const GC_TEMP_ADC_FSM_CTRL_OFFSET: u32 = 0x18;
pub const GC_TEMP_ADC_FSM_CTRL_DEFAULT: u32 = 0x38864;
pub const GC_TEMP_ADC_CLKDIV2_ENABLE_OFFSET: u32 = 0x1c;
pub const GC_TEMP_ADC_CLKDIV2_ENABLE_DEFAULT: u32 = 0x0;
pub const GC_TEMP_ADC_ONESHOT_ACQ_OFFSET: u32 = 0x20;
pub const GC_TEMP_ADC_ONESHOT_ACQ_DEFAULT: u32 = 0x0;
pub const GC_TEMP_ADC_POWER_DOWN_B_OFFSET: u32 = 0x24;
pub const GC_TEMP_ADC_POWER_DOWN_B_DEFAULT: u32 = 0x0;
pub const GC_TEMP_ADC_OPERATION_OFFSET: u32 = 0x28;
pub const GC_TEMP_ADC_OPERATION_DEFAULT: u32 = 0x0;
pub const GC_TEMP_ADC_IOUT_OFFSET: u32 = 0x2c;
pub const GC_TEMP_ADC_IOUT_DEFAULT: u32 = 0x0;
pub const GC_TEMP_ADC_SUM2_OFFSET: u32 = 0x30;
pub const GC_TEMP_ADC_SUM2_DEFAULT: u32 = 0x0;
pub const GC_TEMP_ADC_SUM4_OFFSET: u32 = 0x34;
pub const GC_TEMP_ADC_SUM4_DEFAULT: u32 = 0x0;
pub const GC_TEMP_ADC_SUM8_OFFSET: u32 = 0x38;
pub const GC_TEMP_ADC_SUM8_DEFAULT: u32 = 0x0;
pub const GC_TEMP_ADC_REF_CHOP_OFFSET: u32 = 0x3c;
pub const GC_TEMP_ADC_REF_CHOP_DEFAULT: u32 = 0x0;
pub const GC_TEMP_ADC_CONFIG_OFFSET: u32 = 0x40;
pub const GC_TEMP_ADC_CONFIG_DEFAULT: u32 = 0x0;
pub const GC_TEMP_ABS_LIMIT_OFFSET: u32 = 0x44;
pub const GC_TEMP_ABS_LIMIT_DEFAULT: u32 = 0x0;
pub const GC_TEMP_DIFF_PARAM_OFFSET: u32 = 0x48;
pub const GC_TEMP_DIFF_PARAM_DEFAULT: u32 = 0x0;
pub const GC_TEMP_METRIC_OFFSET: u32 = 0x4c;
pub const GC_TEMP_METRIC_DEFAULT: u32 = 0x0;
pub const GC_TEMP_SAMPLE_CTR_STATE_OFFSET: u32 = 0x50;
pub const GC_TEMP_SAMPLE_CTR_STATE_DEFAULT: u32 = 0x0;
pub const GC_TIMEHS_TIMER1LOAD_OFFSET: u32 = 0x0;
pub const GC_TIMEHS_TIMER1LOAD_DEFAULT: u32 = 0x0;
pub const GC_TIMEHS_TIMER1VALUE_OFFSET: u32 = 0x4;
pub const GC_TIMEHS_TIMER1VALUE_DEFAULT: u32 = 0x0;
pub const GC_TIMEHS_TIMER1CONTROL_OFFSET: u32 = 0x8;
pub const GC_TIMEHS_TIMER1CONTROL_DEFAULT: u32 = 0x20;
pub const GC_TIMEHS_TIMER1INTCLR_OFFSET: u32 = 0xc;
pub const GC_TIMEHS_TIMER1INTCLR_DEFAULT: u32 = 0x0;
pub const GC_TIMEHS_TIMER1RIS_OFFSET: u32 = 0x10;
pub const GC_TIMEHS_TIMER1RIS_DEFAULT: u32 = 0x0;
pub const GC_TIMEHS_TIMER1MIS_OFFSET: u32 = 0x14;
pub const GC_TIMEHS_TIMER1MIS_DEFAULT: u32 = 0x0;
pub const GC_TIMEHS_TIMER1BGLOAD_OFFSET: u32 = 0x18;
pub const GC_TIMEHS_TIMER1BGLOAD_DEFAULT: u32 = 0x0;
pub const GC_TIMEHS_TIMER2LOAD_OFFSET: u32 = 0x20;
pub const GC_TIMEHS_TIMER2LOAD_DEFAULT: u32 = 0x0;
pub const GC_TIMEHS_TIMER2VALUE_OFFSET: u32 = 0x24;
pub const GC_TIMEHS_TIMER2VALUE_DEFAULT: u32 = 0x0;
pub const GC_TIMEHS_TIMER2CONTROL_OFFSET: u32 = 0x28;
pub const GC_TIMEHS_TIMER2CONTROL_DEFAULT: u32 = 0x20;
pub const GC_TIMEHS_TIMER2INTCLR_OFFSET: u32 = 0x2c;
pub const GC_TIMEHS_TIMER2INTCLR_DEFAULT: u32 = 0x0;
pub const GC_TIMEHS_TIMER2RIS_OFFSET: u32 = 0x30;
pub const GC_TIMEHS_TIMER2RIS_DEFAULT: u32 = 0x0;
pub const GC_TIMEHS_TIMER2MIS_OFFSET: u32 = 0x34;
pub const GC_TIMEHS_TIMER2MIS_DEFAULT: u32 = 0x0;
pub const GC_TIMEHS_TIMER2BGLOAD_OFFSET: u32 = 0x38;
pub const GC_TIMEHS_TIMER2BGLOAD_DEFAULT: u32 = 0x0;
pub const GC_TIMEHS_TIMERITCR_OFFSET: u32 = 0xf00;
pub const GC_TIMEHS_TIMERITCR_DEFAULT: u32 = 0x0;
pub const GC_TIMEHS_TIMERITOP_OFFSET: u32 = 0xf04;
pub const GC_TIMEHS_TIMERITOP_DEFAULT: u32 = 0x0;
pub const GC_TIMEHS_TIMERPERIPHID4_OFFSET: u32 = 0xfd0;
pub const GC_TIMEHS_TIMERPERIPHID4_DEFAULT: u32 = 0x4;
pub const GC_TIMEHS_TIMERPERIPHID5_OFFSET: u32 = 0xfd4;
pub const GC_TIMEHS_TIMERPERIPHID5_DEFAULT: u32 = 0x0;
pub const GC_TIMEHS_TIMERPERIPHID6_OFFSET: u32 = 0xfd8;
pub const GC_TIMEHS_TIMERPERIPHID6_DEFAULT: u32 = 0x0;
pub const GC_TIMEHS_TIMERPERIPHID7_OFFSET: u32 = 0xfdc;
pub const GC_TIMEHS_TIMERPERIPHID7_DEFAULT: u32 = 0x0;
pub const GC_TIMEHS_TIMERPERIPHID0_OFFSET: u32 = 0xfe0;
pub const GC_TIMEHS_TIMERPERIPHID0_DEFAULT: u32 = 0x23;
pub const GC_TIMEHS_TIMERPERIPHID1_OFFSET: u32 = 0xfe4;
pub const GC_TIMEHS_TIMERPERIPHID1_DEFAULT: u32 = 0xb8;
pub const GC_TIMEHS_TIMERPERIPHID2_OFFSET: u32 = 0xfe8;
pub const GC_TIMEHS_TIMERPERIPHID2_DEFAULT: u32 = 0xb;
pub const GC_TIMEHS_TIMERPERIPHID3_OFFSET: u32 = 0xfec;
pub const GC_TIMEHS_TIMERPERIPHID3_DEFAULT: u32 = 0x0;
pub const GC_TIMEHS_TIMERPCELLID0_OFFSET: u32 = 0xff0;
pub const GC_TIMEHS_TIMERPCELLID0_DEFAULT: u32 = 0xd;
pub const GC_TIMEHS_TIMERPCELLID1_OFFSET: u32 = 0xff4;
pub const GC_TIMEHS_TIMERPCELLID1_DEFAULT: u32 = 0xf0;
pub const GC_TIMEHS_TIMERPCELLID2_OFFSET: u32 = 0xff8;
pub const GC_TIMEHS_TIMERPCELLID2_DEFAULT: u32 = 0x5;
pub const GC_TIMEHS_TIMERPCELLID3_OFFSET: u32 = 0xffc;
pub const GC_TIMEHS_TIMERPCELLID3_DEFAULT: u32 = 0xb1;
pub const GC_TIMELS_TIMER0_CONTROL_OFFSET: u32 = 0x0;
pub const GC_TIMELS_TIMER0_CONTROL_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER0_STATUS_OFFSET: u32 = 0x4;
pub const GC_TIMELS_TIMER0_STATUS_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER0_LOAD_OFFSET: u32 = 0x8;
pub const GC_TIMELS_TIMER0_LOAD_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER0_RELOADVAL_OFFSET: u32 = 0xc;
pub const GC_TIMELS_TIMER0_RELOADVAL_DEFAULT: u32 = 0xffffffff;
pub const GC_TIMELS_TIMER0_VALUE_OFFSET: u32 = 0x10;
pub const GC_TIMELS_TIMER0_VALUE_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER0_STEP_OFFSET: u32 = 0x14;
pub const GC_TIMELS_TIMER0_STEP_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER0_IER_OFFSET: u32 = 0x18;
pub const GC_TIMELS_TIMER0_IER_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER0_ISR_OFFSET: u32 = 0x1c;
pub const GC_TIMELS_TIMER0_ISR_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER0_IPR_OFFSET: u32 = 0x20;
pub const GC_TIMELS_TIMER0_IPR_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER0_IAR_OFFSET: u32 = 0x24;
pub const GC_TIMELS_TIMER0_IAR_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER0_SETHOLD_OFFSET: u32 = 0x28;
pub const GC_TIMELS_TIMER0_SETHOLD_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER0_CLRHOLD_OFFSET: u32 = 0x2c;
pub const GC_TIMELS_TIMER0_CLRHOLD_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER1_CONTROL_OFFSET: u32 = 0x40;
pub const GC_TIMELS_TIMER1_CONTROL_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER1_STATUS_OFFSET: u32 = 0x44;
pub const GC_TIMELS_TIMER1_STATUS_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER1_LOAD_OFFSET: u32 = 0x48;
pub const GC_TIMELS_TIMER1_LOAD_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER1_RELOADVAL_OFFSET: u32 = 0x4c;
pub const GC_TIMELS_TIMER1_RELOADVAL_DEFAULT: u32 = 0xffffffff;
pub const GC_TIMELS_TIMER1_VALUE_OFFSET: u32 = 0x50;
pub const GC_TIMELS_TIMER1_VALUE_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER1_STEP_OFFSET: u32 = 0x54;
pub const GC_TIMELS_TIMER1_STEP_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER1_IER_OFFSET: u32 = 0x58;
pub const GC_TIMELS_TIMER1_IER_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER1_ISR_OFFSET: u32 = 0x5c;
pub const GC_TIMELS_TIMER1_ISR_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER1_IPR_OFFSET: u32 = 0x60;
pub const GC_TIMELS_TIMER1_IPR_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER1_IAR_OFFSET: u32 = 0x64;
pub const GC_TIMELS_TIMER1_IAR_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER1_SETHOLD_OFFSET: u32 = 0x68;
pub const GC_TIMELS_TIMER1_SETHOLD_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER1_CLRHOLD_OFFSET: u32 = 0x6c;
pub const GC_TIMELS_TIMER1_CLRHOLD_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_ITCR_OFFSET: u32 = 0xf00;
pub const GC_TIMELS_ITCR_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_ITOP_OFFSET: u32 = 0xf04;
pub const GC_TIMELS_ITOP_DEFAULT: u32 = 0x0;
pub const GC_TRNG_VERSION_OFFSET: u32 = 0x0;
pub const GC_TRNG_VERSION_DEFAULT: u32 = 0x700c241;
pub const GC_TRNG_INT_ENABLE_OFFSET: u32 = 0x4;
pub const GC_TRNG_INT_ENABLE_DEFAULT: u32 = 0x0;
pub const GC_TRNG_INT_STATE_OFFSET: u32 = 0x8;
pub const GC_TRNG_INT_STATE_DEFAULT: u32 = 0x0;
pub const GC_TRNG_INT_TEST_OFFSET: u32 = 0xc;
pub const GC_TRNG_INT_TEST_DEFAULT: u32 = 0x0;
pub const GC_TRNG_GO_EVENT_OFFSET: u32 = 0x10;
pub const GC_TRNG_GO_EVENT_DEFAULT: u32 = 0x0;
pub const GC_TRNG_TIMEOUT_COUNTER_OFFSET: u32 = 0x14;
pub const GC_TRNG_TIMEOUT_COUNTER_DEFAULT: u32 = 0x2710;
pub const GC_TRNG_TIMEOUT_MAX_TRY_NUM_OFFSET: u32 = 0x18;
pub const GC_TRNG_TIMEOUT_MAX_TRY_NUM_DEFAULT: u32 = 0x4;
pub const GC_TRNG_CAPTURE_FOR_CALIBRATION_NUM_ENTRIES_OFFSET: u32 = 0x1c;
pub const GC_TRNG_CAPTURE_FOR_CALIBRATION_NUM_ENTRIES_DEFAULT: u32 = 0x7;
pub const GC_TRNG_STOP_WORK_OFFSET: u32 = 0x20;
pub const GC_TRNG_STOP_WORK_DEFAULT: u32 = 0x0;
pub const GC_TRNG_TAIL_POINTER_OFFSET: u32 = 0x24;
pub const GC_TRNG_TAIL_POINTER_DEFAULT: u32 = 0x0;
pub const GC_TRNG_SLICE_MAX_LIMIT_OFFSET: u32 = 0x28;
pub const GC_TRNG_SLICE_MAX_LIMIT_DEFAULT: u32 = 0xf0;
pub const GC_TRNG_HEAD_POINTER_OFFSET: u32 = 0x2c;
pub const GC_TRNG_HEAD_POINTER_DEFAULT: u32 = 0x0;
pub const GC_TRNG_SYNC_ANALOG_OFFSET: u32 = 0x30;
pub const GC_TRNG_SYNC_ANALOG_DEFAULT: u32 = 0x0;
pub const GC_TRNG_MODE_OPERATION_OFFSET: u32 = 0x34;
pub const GC_TRNG_MODE_OPERATION_DEFAULT: u32 = 0x0;
pub const GC_TRNG_FSM_STATE_OFFSET: u32 = 0x38;
pub const GC_TRNG_FSM_STATE_DEFAULT: u32 = 0x1;
pub const GC_TRNG_TIMER_COUNTER_OFFSET: u32 = 0x3c;
pub const GC_TRNG_TIMER_COUNTER_DEFAULT: u32 = 0x0;
pub const GC_TRNG_SLICE_RANGE_OFFSET: u32 = 0x40;
pub const GC_TRNG_SLICE_RANGE_DEFAULT: u32 = 0xf0;
pub const GC_TRNG_AVERAGE_OFFSET: u32 = 0x44;
pub const GC_TRNG_AVERAGE_DEFAULT: u32 = 0x0;
pub const GC_TRNG_STD_DEV_OFFSET: u32 = 0x48;
pub const GC_TRNG_STD_DEV_DEFAULT: u32 = 0x0;
pub const GC_TRNG_INLINE_STATS_OFFSET: u32 = 0x4c;
pub const GC_TRNG_INLINE_STATS_DEFAULT: u32 = 0x0;
pub const GC_TRNG_LDO_CTRL_OFFSET: u32 = 0x50;
pub const GC_TRNG_LDO_CTRL_DEFAULT: u32 = 0xb;
pub const GC_TRNG_DIV_EN_OFFSET: u32 = 0x54;
pub const GC_TRNG_DIV_EN_DEFAULT: u32 = 0x0;
pub const GC_TRNG_ONE_SHOT_MODE_OFFSET: u32 = 0x58;
pub const GC_TRNG_ONE_SHOT_MODE_DEFAULT: u32 = 0x0;
pub const GC_TRNG_ONE_SHOT_REG_OFFSET: u32 = 0x5c;
pub const GC_TRNG_ONE_SHOT_REG_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS0_OFFSET: u32 = 0x100;
pub const GC_TRNG_REG_BITS0_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS1_OFFSET: u32 = 0x104;
pub const GC_TRNG_REG_BITS1_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS2_OFFSET: u32 = 0x108;
pub const GC_TRNG_REG_BITS2_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS3_OFFSET: u32 = 0x10c;
pub const GC_TRNG_REG_BITS3_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS4_OFFSET: u32 = 0x110;
pub const GC_TRNG_REG_BITS4_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS5_OFFSET: u32 = 0x114;
pub const GC_TRNG_REG_BITS5_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS6_OFFSET: u32 = 0x118;
pub const GC_TRNG_REG_BITS6_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS7_OFFSET: u32 = 0x11c;
pub const GC_TRNG_REG_BITS7_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS8_OFFSET: u32 = 0x120;
pub const GC_TRNG_REG_BITS8_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS9_OFFSET: u32 = 0x124;
pub const GC_TRNG_REG_BITS9_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS10_OFFSET: u32 = 0x128;
pub const GC_TRNG_REG_BITS10_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS11_OFFSET: u32 = 0x12c;
pub const GC_TRNG_REG_BITS11_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS12_OFFSET: u32 = 0x130;
pub const GC_TRNG_REG_BITS12_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS13_OFFSET: u32 = 0x134;
pub const GC_TRNG_REG_BITS13_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS14_OFFSET: u32 = 0x138;
pub const GC_TRNG_REG_BITS14_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS15_OFFSET: u32 = 0x13c;
pub const GC_TRNG_REG_BITS15_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS16_OFFSET: u32 = 0x140;
pub const GC_TRNG_REG_BITS16_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS17_OFFSET: u32 = 0x144;
pub const GC_TRNG_REG_BITS17_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS18_OFFSET: u32 = 0x148;
pub const GC_TRNG_REG_BITS18_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS19_OFFSET: u32 = 0x14c;
pub const GC_TRNG_REG_BITS19_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS20_OFFSET: u32 = 0x150;
pub const GC_TRNG_REG_BITS20_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS21_OFFSET: u32 = 0x154;
pub const GC_TRNG_REG_BITS21_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS22_OFFSET: u32 = 0x158;
pub const GC_TRNG_REG_BITS22_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS23_OFFSET: u32 = 0x15c;
pub const GC_TRNG_REG_BITS23_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS24_OFFSET: u32 = 0x160;
pub const GC_TRNG_REG_BITS24_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS25_OFFSET: u32 = 0x164;
pub const GC_TRNG_REG_BITS25_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS26_OFFSET: u32 = 0x168;
pub const GC_TRNG_REG_BITS26_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS27_OFFSET: u32 = 0x16c;
pub const GC_TRNG_REG_BITS27_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS28_OFFSET: u32 = 0x170;
pub const GC_TRNG_REG_BITS28_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS29_OFFSET: u32 = 0x174;
pub const GC_TRNG_REG_BITS29_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS30_OFFSET: u32 = 0x178;
pub const GC_TRNG_REG_BITS30_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS31_OFFSET: u32 = 0x17c;
pub const GC_TRNG_REG_BITS31_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS32_OFFSET: u32 = 0x180;
pub const GC_TRNG_REG_BITS32_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS33_OFFSET: u32 = 0x184;
pub const GC_TRNG_REG_BITS33_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS34_OFFSET: u32 = 0x188;
pub const GC_TRNG_REG_BITS34_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS35_OFFSET: u32 = 0x18c;
pub const GC_TRNG_REG_BITS35_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS36_OFFSET: u32 = 0x190;
pub const GC_TRNG_REG_BITS36_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS37_OFFSET: u32 = 0x194;
pub const GC_TRNG_REG_BITS37_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS38_OFFSET: u32 = 0x198;
pub const GC_TRNG_REG_BITS38_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS39_OFFSET: u32 = 0x19c;
pub const GC_TRNG_REG_BITS39_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS40_OFFSET: u32 = 0x1a0;
pub const GC_TRNG_REG_BITS40_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS41_OFFSET: u32 = 0x1a4;
pub const GC_TRNG_REG_BITS41_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS42_OFFSET: u32 = 0x1a8;
pub const GC_TRNG_REG_BITS42_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS43_OFFSET: u32 = 0x1ac;
pub const GC_TRNG_REG_BITS43_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS44_OFFSET: u32 = 0x1b0;
pub const GC_TRNG_REG_BITS44_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS45_OFFSET: u32 = 0x1b4;
pub const GC_TRNG_REG_BITS45_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS46_OFFSET: u32 = 0x1b8;
pub const GC_TRNG_REG_BITS46_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS47_OFFSET: u32 = 0x1bc;
pub const GC_TRNG_REG_BITS47_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS48_OFFSET: u32 = 0x1c0;
pub const GC_TRNG_REG_BITS48_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS49_OFFSET: u32 = 0x1c4;
pub const GC_TRNG_REG_BITS49_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS50_OFFSET: u32 = 0x1c8;
pub const GC_TRNG_REG_BITS50_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS51_OFFSET: u32 = 0x1cc;
pub const GC_TRNG_REG_BITS51_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS52_OFFSET: u32 = 0x1d0;
pub const GC_TRNG_REG_BITS52_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS53_OFFSET: u32 = 0x1d4;
pub const GC_TRNG_REG_BITS53_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS54_OFFSET: u32 = 0x1d8;
pub const GC_TRNG_REG_BITS54_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS55_OFFSET: u32 = 0x1dc;
pub const GC_TRNG_REG_BITS55_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS56_OFFSET: u32 = 0x1e0;
pub const GC_TRNG_REG_BITS56_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS57_OFFSET: u32 = 0x1e4;
pub const GC_TRNG_REG_BITS57_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS58_OFFSET: u32 = 0x1e8;
pub const GC_TRNG_REG_BITS58_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS59_OFFSET: u32 = 0x1ec;
pub const GC_TRNG_REG_BITS59_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS60_OFFSET: u32 = 0x1f0;
pub const GC_TRNG_REG_BITS60_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS61_OFFSET: u32 = 0x1f4;
pub const GC_TRNG_REG_BITS61_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS62_OFFSET: u32 = 0x1f8;
pub const GC_TRNG_REG_BITS62_DEFAULT: u32 = 0x0;
pub const GC_TRNG_REG_BITS63_OFFSET: u32 = 0x1fc;
pub const GC_TRNG_REG_BITS63_DEFAULT: u32 = 0x0;
pub const GC_UART_RDATA_OFFSET: u32 = 0x0;
pub const GC_UART_RDATA_DEFAULT: u32 = 0x0;
pub const GC_UART_WDATA_OFFSET: u32 = 0x4;
pub const GC_UART_WDATA_DEFAULT: u32 = 0x0;
pub const GC_UART_NCO_OFFSET: u32 = 0x8;
pub const GC_UART_NCO_DEFAULT: u32 = 0x0;
pub const GC_UART_CTRL_OFFSET: u32 = 0xc;
pub const GC_UART_CTRL_DEFAULT: u32 = 0x0;
pub const GC_UART_ICTRL_OFFSET: u32 = 0x10;
pub const GC_UART_ICTRL_DEFAULT: u32 = 0x0;
pub const GC_UART_STATE_OFFSET: u32 = 0x14;
pub const GC_UART_STATE_DEFAULT: u32 = 0x90;
pub const GC_UART_STATECLR_OFFSET: u32 = 0x18;
pub const GC_UART_STATECLR_DEFAULT: u32 = 0x0;
pub const GC_UART_ISTATE_OFFSET: u32 = 0x1c;
pub const GC_UART_ISTATE_DEFAULT: u32 = 0x0;
pub const GC_UART_ISTATECLR_OFFSET: u32 = 0x20;
pub const GC_UART_ISTATECLR_DEFAULT: u32 = 0x0;
pub const GC_UART_FIFO_OFFSET: u32 = 0x24;
pub const GC_UART_FIFO_DEFAULT: u32 = 0x0;
pub const GC_UART_RFIFO_OFFSET: u32 = 0x28;
pub const GC_UART_RFIFO_DEFAULT: u32 = 0x0;
pub const GC_UART_OVRD_OFFSET: u32 = 0x2c;
pub const GC_UART_OVRD_DEFAULT: u32 = 0x0;
pub const GC_UART_VAL_OFFSET: u32 = 0x30;
pub const GC_UART_VAL_DEFAULT: u32 = 0x0;
pub const GC_UART_RXTO_OFFSET: u32 = 0x34;
pub const GC_UART_RXTO_DEFAULT: u32 = 0x0;
pub const GC_UART_ITCR_OFFSET: u32 = 0xf00;
pub const GC_UART_ITCR_DEFAULT: u32 = 0x0;
pub const GC_UART_ITOP_OFFSET: u32 = 0xf04;
pub const GC_UART_ITOP_DEFAULT: u32 = 0x0;
pub const GC_USB_GOTGCTL_OFFSET: u32 = 0x0;
pub const GC_USB_GOTGCTL_DEFAULT: u32 = 0x0;
pub const GC_USB_GOTGINT_OFFSET: u32 = 0x4;
pub const GC_USB_GOTGINT_DEFAULT: u32 = 0x0;
pub const GC_USB_GAHBCFG_OFFSET: u32 = 0x8;
pub const GC_USB_GAHBCFG_DEFAULT: u32 = 0x0;
pub const GC_USB_GUSBCFG_OFFSET: u32 = 0xc;
pub const GC_USB_GUSBCFG_DEFAULT: u32 = 0x0;
pub const GC_USB_GRSTCTL_OFFSET: u32 = 0x10;
pub const GC_USB_GRSTCTL_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTSTS_OFFSET: u32 = 0x14;
pub const GC_USB_GINTSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTMSK_OFFSET: u32 = 0x18;
pub const GC_USB_GINTMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_GRXSTSR_OFFSET: u32 = 0x1c;
pub const GC_USB_GRXSTSR_DEFAULT: u32 = 0x0;
pub const GC_USB_GRXSTSP_OFFSET: u32 = 0x20;
pub const GC_USB_GRXSTSP_DEFAULT: u32 = 0x0;
pub const GC_USB_GRXFSIZ_OFFSET: u32 = 0x24;
pub const GC_USB_GRXFSIZ_DEFAULT: u32 = 0x0;
pub const GC_USB_GNPTXFSIZ_OFFSET: u32 = 0x28;
pub const GC_USB_GNPTXFSIZ_DEFAULT: u32 = 0x0;
pub const GC_USB_GGPIO_OFFSET: u32 = 0x38;
pub const GC_USB_GGPIO_DEFAULT: u32 = 0x0;
pub const GC_USB_GUID_OFFSET: u32 = 0x3c;
pub const GC_USB_GUID_DEFAULT: u32 = 0x0;
pub const GC_USB_GSNPSID_OFFSET: u32 = 0x40;
pub const GC_USB_GSNPSID_DEFAULT: u32 = 0x0;
pub const GC_USB_GHWCFG1_OFFSET: u32 = 0x44;
pub const GC_USB_GHWCFG1_DEFAULT: u32 = 0x0;
pub const GC_USB_GHWCFG2_OFFSET: u32 = 0x48;
pub const GC_USB_GHWCFG2_DEFAULT: u32 = 0x0;
pub const GC_USB_GHWCFG3_OFFSET: u32 = 0x4c;
pub const GC_USB_GHWCFG3_DEFAULT: u32 = 0x0;
pub const GC_USB_GHWCFG4_OFFSET: u32 = 0x50;
pub const GC_USB_GHWCFG4_DEFAULT: u32 = 0x0;
pub const GC_USB_GDFIFOCFG_OFFSET: u32 = 0x5c;
pub const GC_USB_GDFIFOCFG_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTXF1_OFFSET: u32 = 0x104;
pub const GC_USB_DIEPTXF1_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTXF2_OFFSET: u32 = 0x108;
pub const GC_USB_DIEPTXF2_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTXF3_OFFSET: u32 = 0x10c;
pub const GC_USB_DIEPTXF3_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTXF4_OFFSET: u32 = 0x110;
pub const GC_USB_DIEPTXF4_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTXF5_OFFSET: u32 = 0x114;
pub const GC_USB_DIEPTXF5_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTXF6_OFFSET: u32 = 0x118;
pub const GC_USB_DIEPTXF6_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTXF7_OFFSET: u32 = 0x11c;
pub const GC_USB_DIEPTXF7_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTXF8_OFFSET: u32 = 0x120;
pub const GC_USB_DIEPTXF8_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTXF9_OFFSET: u32 = 0x124;
pub const GC_USB_DIEPTXF9_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTXF10_OFFSET: u32 = 0x128;
pub const GC_USB_DIEPTXF10_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTXF11_OFFSET: u32 = 0x12c;
pub const GC_USB_DIEPTXF11_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTXF12_OFFSET: u32 = 0x130;
pub const GC_USB_DIEPTXF12_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTXF13_OFFSET: u32 = 0x134;
pub const GC_USB_DIEPTXF13_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTXF14_OFFSET: u32 = 0x138;
pub const GC_USB_DIEPTXF14_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTXF15_OFFSET: u32 = 0x13c;
pub const GC_USB_DIEPTXF15_DEFAULT: u32 = 0x0;
pub const GC_USB_DCFG_OFFSET: u32 = 0x800;
pub const GC_USB_DCFG_DEFAULT: u32 = 0x8000000;
pub const GC_USB_DCTL_OFFSET: u32 = 0x804;
pub const GC_USB_DCTL_DEFAULT: u32 = 0x0;
pub const GC_USB_DSTS_OFFSET: u32 = 0x808;
pub const GC_USB_DSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPMSK_OFFSET: u32 = 0x810;
pub const GC_USB_DIEPMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPMSK_OFFSET: u32 = 0x814;
pub const GC_USB_DOEPMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINT_OFFSET: u32 = 0x818;
pub const GC_USB_DAINT_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINTMSK_OFFSET: u32 = 0x81c;
pub const GC_USB_DAINTMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_DVBUSDIS_OFFSET: u32 = 0x828;
pub const GC_USB_DVBUSDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DVBUSPULSE_OFFSET: u32 = 0x82c;
pub const GC_USB_DVBUSPULSE_DEFAULT: u32 = 0x0;
pub const GC_USB_DTHRCTL_OFFSET: u32 = 0x830;
pub const GC_USB_DTHRCTL_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPEMPMSK_OFFSET: u32 = 0x834;
pub const GC_USB_DIEPEMPMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL0_OFFSET: u32 = 0x900;
pub const GC_USB_DIEPCTL0_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT0_OFFSET: u32 = 0x908;
pub const GC_USB_DIEPINT0_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ0_OFFSET: u32 = 0x910;
pub const GC_USB_DIEPTSIZ0_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMA0_OFFSET: u32 = 0x914;
pub const GC_USB_DIEPDMA0_DEFAULT: u32 = 0x0;
pub const GC_USB_DTXFSTS0_OFFSET: u32 = 0x918;
pub const GC_USB_DTXFSTS0_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMAB0_OFFSET: u32 = 0x91c;
pub const GC_USB_DIEPDMAB0_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL1_OFFSET: u32 = 0x920;
pub const GC_USB_DIEPCTL1_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT1_OFFSET: u32 = 0x928;
pub const GC_USB_DIEPINT1_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ1_OFFSET: u32 = 0x930;
pub const GC_USB_DIEPTSIZ1_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMA1_OFFSET: u32 = 0x934;
pub const GC_USB_DIEPDMA1_DEFAULT: u32 = 0x0;
pub const GC_USB_DTXFSTS1_OFFSET: u32 = 0x938;
pub const GC_USB_DTXFSTS1_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMAB1_OFFSET: u32 = 0x93c;
pub const GC_USB_DIEPDMAB1_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL2_OFFSET: u32 = 0x940;
pub const GC_USB_DIEPCTL2_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT2_OFFSET: u32 = 0x948;
pub const GC_USB_DIEPINT2_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ2_OFFSET: u32 = 0x950;
pub const GC_USB_DIEPTSIZ2_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMA2_OFFSET: u32 = 0x954;
pub const GC_USB_DIEPDMA2_DEFAULT: u32 = 0x0;
pub const GC_USB_DTXFSTS2_OFFSET: u32 = 0x958;
pub const GC_USB_DTXFSTS2_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMAB2_OFFSET: u32 = 0x95c;
pub const GC_USB_DIEPDMAB2_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL3_OFFSET: u32 = 0x960;
pub const GC_USB_DIEPCTL3_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT3_OFFSET: u32 = 0x968;
pub const GC_USB_DIEPINT3_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ3_OFFSET: u32 = 0x970;
pub const GC_USB_DIEPTSIZ3_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMA3_OFFSET: u32 = 0x974;
pub const GC_USB_DIEPDMA3_DEFAULT: u32 = 0x0;
pub const GC_USB_DTXFSTS3_OFFSET: u32 = 0x978;
pub const GC_USB_DTXFSTS3_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMAB3_OFFSET: u32 = 0x97c;
pub const GC_USB_DIEPDMAB3_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL4_OFFSET: u32 = 0x980;
pub const GC_USB_DIEPCTL4_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT4_OFFSET: u32 = 0x988;
pub const GC_USB_DIEPINT4_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ4_OFFSET: u32 = 0x990;
pub const GC_USB_DIEPTSIZ4_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMA4_OFFSET: u32 = 0x994;
pub const GC_USB_DIEPDMA4_DEFAULT: u32 = 0x0;
pub const GC_USB_DTXFSTS4_OFFSET: u32 = 0x998;
pub const GC_USB_DTXFSTS4_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMAB4_OFFSET: u32 = 0x99c;
pub const GC_USB_DIEPDMAB4_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL5_OFFSET: u32 = 0x9a0;
pub const GC_USB_DIEPCTL5_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT5_OFFSET: u32 = 0x9a8;
pub const GC_USB_DIEPINT5_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ5_OFFSET: u32 = 0x9b0;
pub const GC_USB_DIEPTSIZ5_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMA5_OFFSET: u32 = 0x9b4;
pub const GC_USB_DIEPDMA5_DEFAULT: u32 = 0x0;
pub const GC_USB_DTXFSTS5_OFFSET: u32 = 0x9b8;
pub const GC_USB_DTXFSTS5_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMAB5_OFFSET: u32 = 0x9bc;
pub const GC_USB_DIEPDMAB5_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL6_OFFSET: u32 = 0x9c0;
pub const GC_USB_DIEPCTL6_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT6_OFFSET: u32 = 0x9c8;
pub const GC_USB_DIEPINT6_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ6_OFFSET: u32 = 0x9d0;
pub const GC_USB_DIEPTSIZ6_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMA6_OFFSET: u32 = 0x9d4;
pub const GC_USB_DIEPDMA6_DEFAULT: u32 = 0x0;
pub const GC_USB_DTXFSTS6_OFFSET: u32 = 0x9d8;
pub const GC_USB_DTXFSTS6_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMAB6_OFFSET: u32 = 0x9dc;
pub const GC_USB_DIEPDMAB6_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL7_OFFSET: u32 = 0x9e0;
pub const GC_USB_DIEPCTL7_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT7_OFFSET: u32 = 0x9e8;
pub const GC_USB_DIEPINT7_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ7_OFFSET: u32 = 0x9f0;
pub const GC_USB_DIEPTSIZ7_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMA7_OFFSET: u32 = 0x9f4;
pub const GC_USB_DIEPDMA7_DEFAULT: u32 = 0x0;
pub const GC_USB_DTXFSTS7_OFFSET: u32 = 0x9f8;
pub const GC_USB_DTXFSTS7_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMAB7_OFFSET: u32 = 0x9fc;
pub const GC_USB_DIEPDMAB7_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL8_OFFSET: u32 = 0xa00;
pub const GC_USB_DIEPCTL8_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT8_OFFSET: u32 = 0xa08;
pub const GC_USB_DIEPINT8_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ8_OFFSET: u32 = 0xa10;
pub const GC_USB_DIEPTSIZ8_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMA8_OFFSET: u32 = 0xa14;
pub const GC_USB_DIEPDMA8_DEFAULT: u32 = 0x0;
pub const GC_USB_DTXFSTS8_OFFSET: u32 = 0xa18;
pub const GC_USB_DTXFSTS8_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMAB8_OFFSET: u32 = 0xa1c;
pub const GC_USB_DIEPDMAB8_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL9_OFFSET: u32 = 0xa20;
pub const GC_USB_DIEPCTL9_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT9_OFFSET: u32 = 0xa28;
pub const GC_USB_DIEPINT9_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ9_OFFSET: u32 = 0xa30;
pub const GC_USB_DIEPTSIZ9_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMA9_OFFSET: u32 = 0xa34;
pub const GC_USB_DIEPDMA9_DEFAULT: u32 = 0x0;
pub const GC_USB_DTXFSTS9_OFFSET: u32 = 0xa38;
pub const GC_USB_DTXFSTS9_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMAB9_OFFSET: u32 = 0xa3c;
pub const GC_USB_DIEPDMAB9_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL10_OFFSET: u32 = 0xa40;
pub const GC_USB_DIEPCTL10_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT10_OFFSET: u32 = 0xa48;
pub const GC_USB_DIEPINT10_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ10_OFFSET: u32 = 0xa50;
pub const GC_USB_DIEPTSIZ10_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMA10_OFFSET: u32 = 0xa54;
pub const GC_USB_DIEPDMA10_DEFAULT: u32 = 0x0;
pub const GC_USB_DTXFSTS10_OFFSET: u32 = 0xa58;
pub const GC_USB_DTXFSTS10_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMAB10_OFFSET: u32 = 0xa5c;
pub const GC_USB_DIEPDMAB10_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL11_OFFSET: u32 = 0xa60;
pub const GC_USB_DIEPCTL11_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT11_OFFSET: u32 = 0xa68;
pub const GC_USB_DIEPINT11_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ11_OFFSET: u32 = 0xa70;
pub const GC_USB_DIEPTSIZ11_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMA11_OFFSET: u32 = 0xa74;
pub const GC_USB_DIEPDMA11_DEFAULT: u32 = 0x0;
pub const GC_USB_DTXFSTS11_OFFSET: u32 = 0xa78;
pub const GC_USB_DTXFSTS11_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMAB11_OFFSET: u32 = 0xa7c;
pub const GC_USB_DIEPDMAB11_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL12_OFFSET: u32 = 0xa80;
pub const GC_USB_DIEPCTL12_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT12_OFFSET: u32 = 0xa88;
pub const GC_USB_DIEPINT12_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ12_OFFSET: u32 = 0xa90;
pub const GC_USB_DIEPTSIZ12_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMA12_OFFSET: u32 = 0xa94;
pub const GC_USB_DIEPDMA12_DEFAULT: u32 = 0x0;
pub const GC_USB_DTXFSTS12_OFFSET: u32 = 0xa98;
pub const GC_USB_DTXFSTS12_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMAB12_OFFSET: u32 = 0xa9c;
pub const GC_USB_DIEPDMAB12_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL13_OFFSET: u32 = 0xaa0;
pub const GC_USB_DIEPCTL13_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT13_OFFSET: u32 = 0xaa8;
pub const GC_USB_DIEPINT13_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ13_OFFSET: u32 = 0xab0;
pub const GC_USB_DIEPTSIZ13_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMA13_OFFSET: u32 = 0xab4;
pub const GC_USB_DIEPDMA13_DEFAULT: u32 = 0x0;
pub const GC_USB_DTXFSTS13_OFFSET: u32 = 0xab8;
pub const GC_USB_DTXFSTS13_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMAB13_OFFSET: u32 = 0xabc;
pub const GC_USB_DIEPDMAB13_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL14_OFFSET: u32 = 0xac0;
pub const GC_USB_DIEPCTL14_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT14_OFFSET: u32 = 0xac8;
pub const GC_USB_DIEPINT14_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ14_OFFSET: u32 = 0xad0;
pub const GC_USB_DIEPTSIZ14_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMA14_OFFSET: u32 = 0xad4;
pub const GC_USB_DIEPDMA14_DEFAULT: u32 = 0x0;
pub const GC_USB_DTXFSTS14_OFFSET: u32 = 0xad8;
pub const GC_USB_DTXFSTS14_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMAB14_OFFSET: u32 = 0xadc;
pub const GC_USB_DIEPDMAB14_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL15_OFFSET: u32 = 0xae0;
pub const GC_USB_DIEPCTL15_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT15_OFFSET: u32 = 0xae8;
pub const GC_USB_DIEPINT15_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ15_OFFSET: u32 = 0xaf0;
pub const GC_USB_DIEPTSIZ15_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMA15_OFFSET: u32 = 0xaf4;
pub const GC_USB_DIEPDMA15_DEFAULT: u32 = 0x0;
pub const GC_USB_DTXFSTS15_OFFSET: u32 = 0xaf8;
pub const GC_USB_DTXFSTS15_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMAB15_OFFSET: u32 = 0xafc;
pub const GC_USB_DIEPDMAB15_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL0_OFFSET: u32 = 0xb00;
pub const GC_USB_DOEPCTL0_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT0_OFFSET: u32 = 0xb08;
pub const GC_USB_DOEPINT0_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ0_OFFSET: u32 = 0xb10;
pub const GC_USB_DOEPTSIZ0_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMA0_OFFSET: u32 = 0xb14;
pub const GC_USB_DOEPDMA0_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMAB0_OFFSET: u32 = 0xb1c;
pub const GC_USB_DOEPDMAB0_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL1_OFFSET: u32 = 0xb20;
pub const GC_USB_DOEPCTL1_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT1_OFFSET: u32 = 0xb28;
pub const GC_USB_DOEPINT1_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ1_OFFSET: u32 = 0xb30;
pub const GC_USB_DOEPTSIZ1_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMA1_OFFSET: u32 = 0xb34;
pub const GC_USB_DOEPDMA1_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMAB1_OFFSET: u32 = 0xb3c;
pub const GC_USB_DOEPDMAB1_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL2_OFFSET: u32 = 0xb40;
pub const GC_USB_DOEPCTL2_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT2_OFFSET: u32 = 0xb48;
pub const GC_USB_DOEPINT2_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ2_OFFSET: u32 = 0xb50;
pub const GC_USB_DOEPTSIZ2_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMA2_OFFSET: u32 = 0xb54;
pub const GC_USB_DOEPDMA2_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMAB2_OFFSET: u32 = 0xb5c;
pub const GC_USB_DOEPDMAB2_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL3_OFFSET: u32 = 0xb60;
pub const GC_USB_DOEPCTL3_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT3_OFFSET: u32 = 0xb68;
pub const GC_USB_DOEPINT3_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ3_OFFSET: u32 = 0xb70;
pub const GC_USB_DOEPTSIZ3_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMA3_OFFSET: u32 = 0xb74;
pub const GC_USB_DOEPDMA3_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMAB3_OFFSET: u32 = 0xb7c;
pub const GC_USB_DOEPDMAB3_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL4_OFFSET: u32 = 0xb80;
pub const GC_USB_DOEPCTL4_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT4_OFFSET: u32 = 0xb88;
pub const GC_USB_DOEPINT4_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ4_OFFSET: u32 = 0xb90;
pub const GC_USB_DOEPTSIZ4_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMA4_OFFSET: u32 = 0xb94;
pub const GC_USB_DOEPDMA4_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMAB4_OFFSET: u32 = 0xb9c;
pub const GC_USB_DOEPDMAB4_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL5_OFFSET: u32 = 0xba0;
pub const GC_USB_DOEPCTL5_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT5_OFFSET: u32 = 0xba8;
pub const GC_USB_DOEPINT5_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ5_OFFSET: u32 = 0xbb0;
pub const GC_USB_DOEPTSIZ5_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMA5_OFFSET: u32 = 0xbb4;
pub const GC_USB_DOEPDMA5_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMAB5_OFFSET: u32 = 0xbbc;
pub const GC_USB_DOEPDMAB5_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL6_OFFSET: u32 = 0xbc0;
pub const GC_USB_DOEPCTL6_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT6_OFFSET: u32 = 0xbc8;
pub const GC_USB_DOEPINT6_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ6_OFFSET: u32 = 0xbd0;
pub const GC_USB_DOEPTSIZ6_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMA6_OFFSET: u32 = 0xbd4;
pub const GC_USB_DOEPDMA6_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMAB6_OFFSET: u32 = 0xbdc;
pub const GC_USB_DOEPDMAB6_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL7_OFFSET: u32 = 0xbe0;
pub const GC_USB_DOEPCTL7_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT7_OFFSET: u32 = 0xbe8;
pub const GC_USB_DOEPINT7_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ7_OFFSET: u32 = 0xbf0;
pub const GC_USB_DOEPTSIZ7_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMA7_OFFSET: u32 = 0xbf4;
pub const GC_USB_DOEPDMA7_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMAB7_OFFSET: u32 = 0xbfc;
pub const GC_USB_DOEPDMAB7_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL8_OFFSET: u32 = 0xc00;
pub const GC_USB_DOEPCTL8_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT8_OFFSET: u32 = 0xc08;
pub const GC_USB_DOEPINT8_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ8_OFFSET: u32 = 0xc10;
pub const GC_USB_DOEPTSIZ8_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMA8_OFFSET: u32 = 0xc14;
pub const GC_USB_DOEPDMA8_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMAB8_OFFSET: u32 = 0xc1c;
pub const GC_USB_DOEPDMAB8_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL9_OFFSET: u32 = 0xc20;
pub const GC_USB_DOEPCTL9_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT9_OFFSET: u32 = 0xc28;
pub const GC_USB_DOEPINT9_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ9_OFFSET: u32 = 0xc30;
pub const GC_USB_DOEPTSIZ9_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMA9_OFFSET: u32 = 0xc34;
pub const GC_USB_DOEPDMA9_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMAB9_OFFSET: u32 = 0xc3c;
pub const GC_USB_DOEPDMAB9_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL10_OFFSET: u32 = 0xc40;
pub const GC_USB_DOEPCTL10_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT10_OFFSET: u32 = 0xc48;
pub const GC_USB_DOEPINT10_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ10_OFFSET: u32 = 0xc50;
pub const GC_USB_DOEPTSIZ10_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMA10_OFFSET: u32 = 0xc54;
pub const GC_USB_DOEPDMA10_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMAB10_OFFSET: u32 = 0xc5c;
pub const GC_USB_DOEPDMAB10_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL11_OFFSET: u32 = 0xc60;
pub const GC_USB_DOEPCTL11_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT11_OFFSET: u32 = 0xc68;
pub const GC_USB_DOEPINT11_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ11_OFFSET: u32 = 0xc70;
pub const GC_USB_DOEPTSIZ11_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMA11_OFFSET: u32 = 0xc74;
pub const GC_USB_DOEPDMA11_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMAB11_OFFSET: u32 = 0xc7c;
pub const GC_USB_DOEPDMAB11_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL12_OFFSET: u32 = 0xc80;
pub const GC_USB_DOEPCTL12_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT12_OFFSET: u32 = 0xc88;
pub const GC_USB_DOEPINT12_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ12_OFFSET: u32 = 0xc90;
pub const GC_USB_DOEPTSIZ12_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMA12_OFFSET: u32 = 0xc94;
pub const GC_USB_DOEPDMA12_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMAB12_OFFSET: u32 = 0xc9c;
pub const GC_USB_DOEPDMAB12_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL13_OFFSET: u32 = 0xca0;
pub const GC_USB_DOEPCTL13_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT13_OFFSET: u32 = 0xca8;
pub const GC_USB_DOEPINT13_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ13_OFFSET: u32 = 0xcb0;
pub const GC_USB_DOEPTSIZ13_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMA13_OFFSET: u32 = 0xcb4;
pub const GC_USB_DOEPDMA13_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMAB13_OFFSET: u32 = 0xcbc;
pub const GC_USB_DOEPDMAB13_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL14_OFFSET: u32 = 0xcc0;
pub const GC_USB_DOEPCTL14_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT14_OFFSET: u32 = 0xcc8;
pub const GC_USB_DOEPINT14_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ14_OFFSET: u32 = 0xcd0;
pub const GC_USB_DOEPTSIZ14_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMA14_OFFSET: u32 = 0xcd4;
pub const GC_USB_DOEPDMA14_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMAB14_OFFSET: u32 = 0xcdc;
pub const GC_USB_DOEPDMAB14_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL15_OFFSET: u32 = 0xce0;
pub const GC_USB_DOEPCTL15_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT15_OFFSET: u32 = 0xce8;
pub const GC_USB_DOEPINT15_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ15_OFFSET: u32 = 0xcf0;
pub const GC_USB_DOEPTSIZ15_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMA15_OFFSET: u32 = 0xcf4;
pub const GC_USB_DOEPDMA15_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMAB15_OFFSET: u32 = 0xcfc;
pub const GC_USB_DOEPDMAB15_DEFAULT: u32 = 0x0;
pub const GC_USB_DFIFO_PP0_OFFSET: u32 = 0x1000;
pub const GC_USB_DFIFO_PP1_OFFSET: u32 = 0x2000;
pub const GC_USB_DFIFO_PP2_OFFSET: u32 = 0x3000;
pub const GC_USB_DFIFO_PP3_OFFSET: u32 = 0x4000;
pub const GC_USB_DFIFO_PP4_OFFSET: u32 = 0x5000;
pub const GC_USB_DFIFO_PP5_OFFSET: u32 = 0x6000;
pub const GC_USB_DFIFO_PP6_OFFSET: u32 = 0x7000;
pub const GC_USB_DFIFO_PP7_OFFSET: u32 = 0x8000;
pub const GC_USB_DFIFO_PP8_OFFSET: u32 = 0x9000;
pub const GC_USB_DFIFO_PP9_OFFSET: u32 = 0xa000;
pub const GC_USB_DFIFO_PP10_OFFSET: u32 = 0xb000;
pub const GC_USB_DFIFO_PP11_OFFSET: u32 = 0xc000;
pub const GC_USB_DFIFO_PP12_OFFSET: u32 = 0xd000;
pub const GC_USB_DFIFO_PP13_OFFSET: u32 = 0xe000;
pub const GC_USB_DFIFO_PP14_OFFSET: u32 = 0xf000;
pub const GC_USB_DFIFO_PP15_OFFSET: u32 = 0x10000;
pub const GC_USB_DFIFO_OFFSET: u32 = 0x20000;
pub const GC_WATCHDOG_WDOGLOAD_OFFSET: u32 = 0x0;
pub const GC_WATCHDOG_WDOGLOAD_DEFAULT: u32 = 0xffffffff;
pub const GC_WATCHDOG_WDOGVALUE_OFFSET: u32 = 0x4;
pub const GC_WATCHDOG_WDOGVALUE_DEFAULT: u32 = 0xffffffff;
pub const GC_WATCHDOG_WDOGCONTROL_OFFSET: u32 = 0x8;
pub const GC_WATCHDOG_WDOGCONTROL_DEFAULT: u32 = 0x0;
pub const GC_WATCHDOG_WDOGINTCLR_OFFSET: u32 = 0xc;
pub const GC_WATCHDOG_WDOGINTCLR_DEFAULT: u32 = 0x0;
pub const GC_WATCHDOG_WDOGRIS_OFFSET: u32 = 0x10;
pub const GC_WATCHDOG_WDOGRIS_DEFAULT: u32 = 0x0;
pub const GC_WATCHDOG_WDOGMIS_OFFSET: u32 = 0x14;
pub const GC_WATCHDOG_WDOGMIS_DEFAULT: u32 = 0x0;
pub const GC_WATCHDOG_WDOGLOCK_OFFSET: u32 = 0xc00;
pub const GC_WATCHDOG_WDOGLOCK_DEFAULT: u32 = 0x0;
pub const GC_WATCHDOG_WDOGITCR_OFFSET: u32 = 0xf00;
pub const GC_WATCHDOG_WDOGITCR_DEFAULT: u32 = 0x0;
pub const GC_WATCHDOG_WDOGITOP_OFFSET: u32 = 0xf04;
pub const GC_WATCHDOG_WDOGITOP_DEFAULT: u32 = 0x0;
pub const GC_WATCHDOG_WDOGPERIPHID4_OFFSET: u32 = 0xfd0;
pub const GC_WATCHDOG_WDOGPERIPHID4_DEFAULT: u32 = 0x4;
pub const GC_WATCHDOG_WDOGPERIPHID5_OFFSET: u32 = 0xfd4;
pub const GC_WATCHDOG_WDOGPERIPHID5_DEFAULT: u32 = 0x0;
pub const GC_WATCHDOG_WDOGPERIPHID6_OFFSET: u32 = 0xfd8;
pub const GC_WATCHDOG_WDOGPERIPHID6_DEFAULT: u32 = 0x0;
pub const GC_WATCHDOG_WDOGPERIPHID7_OFFSET: u32 = 0xfdc;
pub const GC_WATCHDOG_WDOGPERIPHID7_DEFAULT: u32 = 0x0;
pub const GC_WATCHDOG_WDOGPERIPHID0_OFFSET: u32 = 0xfe0;
pub const GC_WATCHDOG_WDOGPERIPHID0_DEFAULT: u32 = 0x24;
pub const GC_WATCHDOG_WDOGPERIPHID1_OFFSET: u32 = 0xfe4;
pub const GC_WATCHDOG_WDOGPERIPHID1_DEFAULT: u32 = 0xb8;
pub const GC_WATCHDOG_WDOGPERIPHID2_OFFSET: u32 = 0xfe8;
pub const GC_WATCHDOG_WDOGPERIPHID2_DEFAULT: u32 = 0xb;
pub const GC_WATCHDOG_WDOGPERIPHID3_OFFSET: u32 = 0xfec;
pub const GC_WATCHDOG_WDOGPERIPHID3_DEFAULT: u32 = 0x0;
pub const GC_WATCHDOG_WDOGPCELLID0_OFFSET: u32 = 0xff0;
pub const GC_WATCHDOG_WDOGPCELLID0_DEFAULT: u32 = 0xd;
pub const GC_WATCHDOG_WDOGPCELLID1_OFFSET: u32 = 0xff4;
pub const GC_WATCHDOG_WDOGPCELLID1_DEFAULT: u32 = 0xf0;
pub const GC_WATCHDOG_WDOGPCELLID2_OFFSET: u32 = 0xff8;
pub const GC_WATCHDOG_WDOGPCELLID2_DEFAULT: u32 = 0x5;
pub const GC_WATCHDOG_WDOGPCELLID3_OFFSET: u32 = 0xffc;
pub const GC_WATCHDOG_WDOGPCELLID3_DEFAULT: u32 = 0xb1;
pub const GC_XO_OSC_CLKOUT_OFFSET: u32 = 0x0;
pub const GC_XO_OSC_CLKOUT_DEFAULT: u32 = 0x0;
pub const GC_XO_OSC_ADC_CAL_FREQ2X_OFFSET: u32 = 0x4;
pub const GC_XO_OSC_ADC_CAL_FREQ2X_DEFAULT: u32 = 0x6;
pub const GC_XO_OSC_ADC_CAL_FREQ2X_STAT_OFFSET: u32 = 0x8;
pub const GC_XO_OSC_ADC_CAL_FREQ2X_STAT_DEFAULT: u32 = 0x6;
pub const GC_XO_OSC_24_48B_SEL_OFFSET: u32 = 0xc;
pub const GC_XO_OSC_24_48B_SEL_DEFAULT: u32 = 0x0;
pub const GC_XO_OSC_TEST_OFFSET: u32 = 0x10;
pub const GC_XO_OSC_TEST_DEFAULT: u32 = 0x0;
pub const GC_XO_OSC_RC_CAL_RSTB_OFFSET: u32 = 0x14;
pub const GC_XO_OSC_RC_CAL_RSTB_DEFAULT: u32 = 0x1;
pub const GC_XO_OSC_RC_CAL_LOAD_OFFSET: u32 = 0x18;
pub const GC_XO_OSC_RC_CAL_LOAD_DEFAULT: u32 = 0x800;
pub const GC_XO_OSC_RC_CAL_START_OFFSET: u32 = 0x1c;
pub const GC_XO_OSC_RC_CAL_START_DEFAULT: u32 = 0x0;
pub const GC_XO_OSC_RC_CAL_DONE_OFFSET: u32 = 0x20;
pub const GC_XO_OSC_RC_CAL_DONE_DEFAULT: u32 = 0x0;
pub const GC_XO_OSC_RC_CAL_COUNT_OFFSET: u32 = 0x24;
pub const GC_XO_OSC_RC_CAL_COUNT_DEFAULT: u32 = 0x0;
pub const GC_XO_OSC_RC_OFFSET: u32 = 0x28;
pub const GC_XO_OSC_RC_DEFAULT: u32 = 0x4444444;
pub const GC_XO_OSC_RC_STATUS_OFFSET: u32 = 0x2c;
pub const GC_XO_OSC_RC_STATUS_DEFAULT: u32 = 0x4444444;
pub const GC_XO_OSC_XTL_TRIMD_OFFSET: u32 = 0x30;
pub const GC_XO_OSC_XTL_TRIMD_DEFAULT: u32 = 0x40;
pub const GC_XO_OSC_XTL_TRIMG_OFFSET: u32 = 0x34;
pub const GC_XO_OSC_XTL_TRIMG_DEFAULT: u32 = 0x40;
pub const GC_XO_OSC_XTL_CTRL_OFFSET: u32 = 0x38;
pub const GC_XO_OSC_XTL_CTRL_DEFAULT: u32 = 0x0;
pub const GC_XO_OSC_XTL_RC_FLTR_OFFSET: u32 = 0x3c;
pub const GC_XO_OSC_XTL_RC_FLTR_DEFAULT: u32 = 0x15;
pub const GC_XO_OSC_XTL_OVRD_OFFSET: u32 = 0x40;
pub const GC_XO_OSC_XTL_OVRD_DEFAULT: u32 = 0x17;
pub const GC_XO_OSC_XTL_OVRD_HOLDB_OFFSET: u32 = 0x44;
pub const GC_XO_OSC_XTL_OVRD_HOLDB_DEFAULT: u32 = 0x1;
pub const GC_XO_OSC_XTL_TRIM_OFFSET: u32 = 0x48;
pub const GC_XO_OSC_XTL_TRIM_DEFAULT: u32 = 0x0;
pub const GC_XO_OSC_XTL_TRIM_STAT_OFFSET: u32 = 0x4c;
pub const GC_XO_OSC_XTL_TRIM_STAT_DEFAULT: u32 = 0x0;
pub const GC_XO_OSC_XTL_FSM_EN_OFFSET: u32 = 0x50;
pub const GC_XO_OSC_XTL_FSM_EN_DEFAULT: u32 = 0x0;
pub const GC_XO_OSC_XTL_FSM_EN_KEY: u32 = 0x60221413;
pub const GC_XO_OSC_XTL_FSM_OFFSET: u32 = 0x54;
pub const GC_XO_OSC_XTL_FSM_DEFAULT: u32 = 0x0;
pub const GC_XO_OSC_XTL_FSM_CFG_OFFSET: u32 = 0x58;
pub const GC_XO_OSC_XTL_FSM_CFG_DEFAULT: u32 = 0xd7488;
pub const GC_XO_OSC_SETHOLD_OFFSET: u32 = 0x5c;
pub const GC_XO_OSC_SETHOLD_DEFAULT: u32 = 0x0;
pub const GC_XO_OSC_CLRHOLD_OFFSET: u32 = 0x60;
pub const GC_XO_OSC_CLRHOLD_DEFAULT: u32 = 0x0;
pub const GC_M3_ITM_STIM0_OFFSET: u32 = 0x0;
pub const GC_M3_ITM_STIM0_DEFAULT: u32 = 0x0;
pub const GC_M3_ITM_STIM1_OFFSET: u32 = 0x4;
pub const GC_M3_ITM_STIM1_DEFAULT: u32 = 0x0;
pub const GC_M3_ITM_STIM2_OFFSET: u32 = 0x8;
pub const GC_M3_ITM_STIM2_DEFAULT: u32 = 0x0;
pub const GC_M3_ITM_STIM3_OFFSET: u32 = 0xc;
pub const GC_M3_ITM_STIM3_DEFAULT: u32 = 0x0;
pub const GC_M3_ITM_STIM4_OFFSET: u32 = 0x10;
pub const GC_M3_ITM_STIM4_DEFAULT: u32 = 0x0;
pub const GC_M3_ITM_STIM5_OFFSET: u32 = 0x14;
pub const GC_M3_ITM_STIM5_DEFAULT: u32 = 0x0;
pub const GC_M3_ITM_STIM6_OFFSET: u32 = 0x18;
pub const GC_M3_ITM_STIM6_DEFAULT: u32 = 0x0;
pub const GC_M3_ITM_STIM7_OFFSET: u32 = 0x1c;
pub const GC_M3_ITM_STIM7_DEFAULT: u32 = 0x0;
pub const GC_M3_ITM_STIM8_OFFSET: u32 = 0x20;
pub const GC_M3_ITM_STIM8_DEFAULT: u32 = 0x0;
pub const GC_M3_ITM_STIM9_OFFSET: u32 = 0x24;
pub const GC_M3_ITM_STIM9_DEFAULT: u32 = 0x0;
pub const GC_M3_ITM_STIM10_OFFSET: u32 = 0x28;
pub const GC_M3_ITM_STIM10_DEFAULT: u32 = 0x0;
pub const GC_M3_ITM_STIM11_OFFSET: u32 = 0x2c;
pub const GC_M3_ITM_STIM11_DEFAULT: u32 = 0x0;
pub const GC_M3_ITM_STIM12_OFFSET: u32 = 0x30;
pub const GC_M3_ITM_STIM12_DEFAULT: u32 = 0x0;
pub const GC_M3_ITM_STIM13_OFFSET: u32 = 0x34;
pub const GC_M3_ITM_STIM13_DEFAULT: u32 = 0x0;
pub const GC_M3_ITM_STIM14_OFFSET: u32 = 0x38;
pub const GC_M3_ITM_STIM14_DEFAULT: u32 = 0x0;
pub const GC_M3_ITM_STIM15_OFFSET: u32 = 0x3c;
pub const GC_M3_ITM_STIM15_DEFAULT: u32 = 0x0;
pub const GC_M3_ITM_STIM16_OFFSET: u32 = 0x40;
pub const GC_M3_ITM_STIM16_DEFAULT: u32 = 0x0;
pub const GC_M3_ITM_STIM17_OFFSET: u32 = 0x44;
pub const GC_M3_ITM_STIM17_DEFAULT: u32 = 0x0;
pub const GC_M3_ITM_STIM18_OFFSET: u32 = 0x48;
pub const GC_M3_ITM_STIM18_DEFAULT: u32 = 0x0;
pub const GC_M3_ITM_STIM19_OFFSET: u32 = 0x4c;
pub const GC_M3_ITM_STIM19_DEFAULT: u32 = 0x0;
pub const GC_M3_ITM_STIM20_OFFSET: u32 = 0x50;
pub const GC_M3_ITM_STIM20_DEFAULT: u32 = 0x0;
pub const GC_M3_ITM_STIM21_OFFSET: u32 = 0x54;
pub const GC_M3_ITM_STIM21_DEFAULT: u32 = 0x0;
pub const GC_M3_ITM_STIM22_OFFSET: u32 = 0x58;
pub const GC_M3_ITM_STIM22_DEFAULT: u32 = 0x0;
pub const GC_M3_ITM_STIM23_OFFSET: u32 = 0x5c;
pub const GC_M3_ITM_STIM23_DEFAULT: u32 = 0x0;
pub const GC_M3_ITM_STIM24_OFFSET: u32 = 0x60;
pub const GC_M3_ITM_STIM24_DEFAULT: u32 = 0x0;
pub const GC_M3_ITM_STIM25_OFFSET: u32 = 0x64;
pub const GC_M3_ITM_STIM25_DEFAULT: u32 = 0x0;
pub const GC_M3_ITM_STIM26_OFFSET: u32 = 0x68;
pub const GC_M3_ITM_STIM26_DEFAULT: u32 = 0x0;
pub const GC_M3_ITM_STIM27_OFFSET: u32 = 0x6c;
pub const GC_M3_ITM_STIM27_DEFAULT: u32 = 0x0;
pub const GC_M3_ITM_STIM28_OFFSET: u32 = 0x70;
pub const GC_M3_ITM_STIM28_DEFAULT: u32 = 0x0;
pub const GC_M3_ITM_STIM29_OFFSET: u32 = 0x74;
pub const GC_M3_ITM_STIM29_DEFAULT: u32 = 0x0;
pub const GC_M3_ITM_STIM30_OFFSET: u32 = 0x78;
pub const GC_M3_ITM_STIM30_DEFAULT: u32 = 0x0;
pub const GC_M3_ITM_STIM31_OFFSET: u32 = 0x7c;
pub const GC_M3_ITM_STIM31_DEFAULT: u32 = 0x0;
pub const GC_M3_ITM_TER_OFFSET: u32 = 0xe00;
pub const GC_M3_ITM_TER_DEFAULT: u32 = 0x0;
pub const GC_M3_ITM_TPR_OFFSET: u32 = 0xe40;
pub const GC_M3_ITM_TPR_DEFAULT: u32 = 0x0;
pub const GC_M3_ITM_TCR_OFFSET: u32 = 0xe80;
pub const GC_M3_ITM_TCR_DEFAULT: u32 = 0x0;
pub const GC_M3_ITM_INTRREG_OFFSET: u32 = 0xef0;
pub const GC_M3_ITM_INTRREG_DEFAULT: u32 = 0x0;
pub const GC_M3_ITM_INTWREG_OFFSET: u32 = 0xef8;
pub const GC_M3_ITM_INTWREG_DEFAULT: u32 = 0x0;
pub const GC_M3_ITM_INTMREG_OFFSET: u32 = 0xf00;
pub const GC_M3_ITM_INTMREG_DEFAULT: u32 = 0x0;
pub const GC_M3_ITM_LOCKCREG_OFFSET: u32 = 0xfb0;
pub const GC_M3_ITM_LOCKCREG_DEFAULT: u32 = 0x0;
pub const GC_M3_ITM_LOCKSREG_OFFSET: u32 = 0xfb4;
pub const GC_M3_ITM_LOCKSREG_DEFAULT: u32 = 0x0;
pub const GC_M3_DWT_CTRL_OFFSET: u32 = 0x1000;
pub const GC_M3_DWT_CTRL_DEFAULT: u32 = 0x0;
pub const GC_M3_DWT_CYCCNT_OFFSET: u32 = 0x1004;
pub const GC_M3_DWT_CYCCNT_DEFAULT: u32 = 0x0;
pub const GC_M3_DWT_CPICNT_OFFSET: u32 = 0x1008;
pub const GC_M3_DWT_CPICNT_DEFAULT: u32 = 0x0;
pub const GC_M3_DWT_EXCCNT_OFFSET: u32 = 0x100c;
pub const GC_M3_DWT_EXCCNT_DEFAULT: u32 = 0x0;
pub const GC_M3_DWT_SLEEPCNT_OFFSET: u32 = 0x1010;
pub const GC_M3_DWT_SLEEPCNT_DEFAULT: u32 = 0x0;
pub const GC_M3_DWT_LSUCNT_OFFSET: u32 = 0x1014;
pub const GC_M3_DWT_LSUCNT_DEFAULT: u32 = 0x0;
pub const GC_M3_DWT_FOLDCNT_OFFSET: u32 = 0x1018;
pub const GC_M3_DWT_FOLDCNT_DEFAULT: u32 = 0x0;
pub const GC_M3_DWT_PCSR_OFFSET: u32 = 0x101c;
pub const GC_M3_DWT_PCSR_DEFAULT: u32 = 0x0;
pub const GC_M3_DWT_COMP0_OFFSET: u32 = 0x1020;
pub const GC_M3_DWT_COMP0_DEFAULT: u32 = 0x0;
pub const GC_M3_DWT_MASK0_OFFSET: u32 = 0x1024;
pub const GC_M3_DWT_MASK0_DEFAULT: u32 = 0x0;
pub const GC_M3_DWT_FUNCTION0_OFFSET: u32 = 0x1028;
pub const GC_M3_DWT_FUNCTION0_DEFAULT: u32 = 0x0;
pub const GC_M3_DWT_COMP1_OFFSET: u32 = 0x1030;
pub const GC_M3_DWT_COMP1_DEFAULT: u32 = 0x0;
pub const GC_M3_DWT_MASK1_OFFSET: u32 = 0x1034;
pub const GC_M3_DWT_MASK1_DEFAULT: u32 = 0x0;
pub const GC_M3_DWT_FUNCTION1_OFFSET: u32 = 0x1038;
pub const GC_M3_DWT_FUNCTION1_DEFAULT: u32 = 0x0;
pub const GC_M3_DWT_COMP2_OFFSET: u32 = 0x1040;
pub const GC_M3_DWT_COMP2_DEFAULT: u32 = 0x0;
pub const GC_M3_DWT_MASK2_OFFSET: u32 = 0x1044;
pub const GC_M3_DWT_MASK2_DEFAULT: u32 = 0x0;
pub const GC_M3_DWT_FUNCTION2_OFFSET: u32 = 0x1048;
pub const GC_M3_DWT_FUNCTION2_DEFAULT: u32 = 0x0;
pub const GC_M3_DWT_COMP3_OFFSET: u32 = 0x1050;
pub const GC_M3_DWT_COMP3_DEFAULT: u32 = 0x0;
pub const GC_M3_DWT_MASK3_OFFSET: u32 = 0x1054;
pub const GC_M3_DWT_MASK3_DEFAULT: u32 = 0x0;
pub const GC_M3_DWT_FUNCTION3_OFFSET: u32 = 0x1058;
pub const GC_M3_DWT_FUNCTION3_DEFAULT: u32 = 0x0;
pub const GC_M3_FP_CTRL_OFFSET: u32 = 0x2000;
pub const GC_M3_FP_CTRL_DEFAULT: u32 = 0x260;
pub const GC_M3_FP_REMAP_OFFSET: u32 = 0x2004;
pub const GC_M3_FP_REMAP_DEFAULT: u32 = 0x0;
pub const GC_M3_FP_COMP0_OFFSET: u32 = 0x2008;
pub const GC_M3_FP_COMP0_DEFAULT: u32 = 0x0;
pub const GC_M3_FP_COMP1_OFFSET: u32 = 0x200c;
pub const GC_M3_FP_COMP1_DEFAULT: u32 = 0x0;
pub const GC_M3_FP_COMP2_OFFSET: u32 = 0x2010;
pub const GC_M3_FP_COMP2_DEFAULT: u32 = 0x0;
pub const GC_M3_FP_COMP3_OFFSET: u32 = 0x2014;
pub const GC_M3_FP_COMP3_DEFAULT: u32 = 0x0;
pub const GC_M3_FP_COMP4_OFFSET: u32 = 0x2018;
pub const GC_M3_FP_COMP4_DEFAULT: u32 = 0x0;
pub const GC_M3_FP_COMP5_OFFSET: u32 = 0x201c;
pub const GC_M3_FP_COMP5_DEFAULT: u32 = 0x0;
pub const GC_M3_FP_COMP6_OFFSET: u32 = 0x2020;
pub const GC_M3_FP_COMP6_DEFAULT: u32 = 0x0;
pub const GC_M3_FP_COMP7_OFFSET: u32 = 0x2024;
pub const GC_M3_FP_COMP7_DEFAULT: u32 = 0x0;
pub const GC_M3_ICTR_OFFSET: u32 = 0xe004;
pub const GC_M3_ICTR_DEFAULT: u32 = 0x4;
pub const GC_M3_SYST_CSR_OFFSET: u32 = 0xe010;
pub const GC_M3_SYST_CSR_DEFAULT: u32 = 0x4;
pub const GC_M3_SYST_RVR_OFFSET: u32 = 0xe014;
pub const GC_M3_SYST_RVR_DEFAULT: u32 = 0x0;
pub const GC_M3_SYST_CVR_OFFSET: u32 = 0xe018;
pub const GC_M3_SYST_CVR_DEFAULT: u32 = 0x0;
pub const GC_M3_SYST_CALIB_OFFSET: u32 = 0xe01c;
pub const GC_M3_SYST_CALIB_DEFAULT: u32 = 0x3f79f;
pub const GC_M3_NVIC_ISER0_OFFSET: u32 = 0xe100;
pub const GC_M3_NVIC_ISER0_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_ISER1_OFFSET: u32 = 0xe104;
pub const GC_M3_NVIC_ISER1_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_ISER2_OFFSET: u32 = 0xe108;
pub const GC_M3_NVIC_ISER2_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_ISER3_OFFSET: u32 = 0xe10c;
pub const GC_M3_NVIC_ISER3_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_ISER4_OFFSET: u32 = 0xe110;
pub const GC_M3_NVIC_ISER4_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_ISER5_OFFSET: u32 = 0xe114;
pub const GC_M3_NVIC_ISER5_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_ISER6_OFFSET: u32 = 0xe118;
pub const GC_M3_NVIC_ISER6_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_ISER7_OFFSET: u32 = 0xe11c;
pub const GC_M3_NVIC_ISER7_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_ICER0_OFFSET: u32 = 0xe180;
pub const GC_M3_NVIC_ICER0_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_ICER1_OFFSET: u32 = 0xe184;
pub const GC_M3_NVIC_ICER1_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_ICER2_OFFSET: u32 = 0xe188;
pub const GC_M3_NVIC_ICER2_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_ICER3_OFFSET: u32 = 0xe18c;
pub const GC_M3_NVIC_ICER3_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_ICER4_OFFSET: u32 = 0xe190;
pub const GC_M3_NVIC_ICER4_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_ICER5_OFFSET: u32 = 0xe194;
pub const GC_M3_NVIC_ICER5_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_ICER6_OFFSET: u32 = 0xe198;
pub const GC_M3_NVIC_ICER6_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_ICER7_OFFSET: u32 = 0xe19c;
pub const GC_M3_NVIC_ICER7_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_ISPR0_OFFSET: u32 = 0xe200;
pub const GC_M3_NVIC_ISPR0_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_ISPR1_OFFSET: u32 = 0xe204;
pub const GC_M3_NVIC_ISPR1_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_ISPR2_OFFSET: u32 = 0xe208;
pub const GC_M3_NVIC_ISPR2_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_ISPR3_OFFSET: u32 = 0xe20c;
pub const GC_M3_NVIC_ISPR3_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_ISPR4_OFFSET: u32 = 0xe210;
pub const GC_M3_NVIC_ISPR4_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_ISPR5_OFFSET: u32 = 0xe214;
pub const GC_M3_NVIC_ISPR5_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_ISPR6_OFFSET: u32 = 0xe218;
pub const GC_M3_NVIC_ISPR6_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_ISPR7_OFFSET: u32 = 0xe21c;
pub const GC_M3_NVIC_ISPR7_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_ICPR0_OFFSET: u32 = 0xe280;
pub const GC_M3_NVIC_ICPR0_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_ICPR1_OFFSET: u32 = 0xe284;
pub const GC_M3_NVIC_ICPR1_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_ICPR2_OFFSET: u32 = 0xe288;
pub const GC_M3_NVIC_ICPR2_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_ICPR3_OFFSET: u32 = 0xe28c;
pub const GC_M3_NVIC_ICPR3_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_ICPR4_OFFSET: u32 = 0xe290;
pub const GC_M3_NVIC_ICPR4_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_ICPR5_OFFSET: u32 = 0xe294;
pub const GC_M3_NVIC_ICPR5_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_ICPR6_OFFSET: u32 = 0xe298;
pub const GC_M3_NVIC_ICPR6_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_ICPR7_OFFSET: u32 = 0xe29c;
pub const GC_M3_NVIC_ICPR7_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IABR0_OFFSET: u32 = 0xe300;
pub const GC_M3_NVIC_IABR0_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IABR1_OFFSET: u32 = 0xe304;
pub const GC_M3_NVIC_IABR1_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IABR2_OFFSET: u32 = 0xe308;
pub const GC_M3_NVIC_IABR2_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IABR3_OFFSET: u32 = 0xe30c;
pub const GC_M3_NVIC_IABR3_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IABR4_OFFSET: u32 = 0xe310;
pub const GC_M3_NVIC_IABR4_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IABR5_OFFSET: u32 = 0xe314;
pub const GC_M3_NVIC_IABR5_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IABR6_OFFSET: u32 = 0xe318;
pub const GC_M3_NVIC_IABR6_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IABR7_OFFSET: u32 = 0xe31c;
pub const GC_M3_NVIC_IABR7_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR0_OFFSET: u32 = 0xe400;
pub const GC_M3_NVIC_IPR0_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR1_OFFSET: u32 = 0xe404;
pub const GC_M3_NVIC_IPR1_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR2_OFFSET: u32 = 0xe408;
pub const GC_M3_NVIC_IPR2_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR3_OFFSET: u32 = 0xe40c;
pub const GC_M3_NVIC_IPR3_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR4_OFFSET: u32 = 0xe410;
pub const GC_M3_NVIC_IPR4_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR5_OFFSET: u32 = 0xe414;
pub const GC_M3_NVIC_IPR5_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR6_OFFSET: u32 = 0xe418;
pub const GC_M3_NVIC_IPR6_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR7_OFFSET: u32 = 0xe41c;
pub const GC_M3_NVIC_IPR7_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR8_OFFSET: u32 = 0xe420;
pub const GC_M3_NVIC_IPR8_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR9_OFFSET: u32 = 0xe424;
pub const GC_M3_NVIC_IPR9_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR10_OFFSET: u32 = 0xe428;
pub const GC_M3_NVIC_IPR10_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR11_OFFSET: u32 = 0xe42c;
pub const GC_M3_NVIC_IPR11_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR12_OFFSET: u32 = 0xe430;
pub const GC_M3_NVIC_IPR12_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR13_OFFSET: u32 = 0xe434;
pub const GC_M3_NVIC_IPR13_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR14_OFFSET: u32 = 0xe438;
pub const GC_M3_NVIC_IPR14_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR15_OFFSET: u32 = 0xe43c;
pub const GC_M3_NVIC_IPR15_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR16_OFFSET: u32 = 0xe440;
pub const GC_M3_NVIC_IPR16_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR17_OFFSET: u32 = 0xe444;
pub const GC_M3_NVIC_IPR17_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR18_OFFSET: u32 = 0xe448;
pub const GC_M3_NVIC_IPR18_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR19_OFFSET: u32 = 0xe44c;
pub const GC_M3_NVIC_IPR19_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR20_OFFSET: u32 = 0xe450;
pub const GC_M3_NVIC_IPR20_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR21_OFFSET: u32 = 0xe454;
pub const GC_M3_NVIC_IPR21_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR22_OFFSET: u32 = 0xe458;
pub const GC_M3_NVIC_IPR22_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR23_OFFSET: u32 = 0xe45c;
pub const GC_M3_NVIC_IPR23_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR24_OFFSET: u32 = 0xe460;
pub const GC_M3_NVIC_IPR24_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR25_OFFSET: u32 = 0xe464;
pub const GC_M3_NVIC_IPR25_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR26_OFFSET: u32 = 0xe468;
pub const GC_M3_NVIC_IPR26_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR27_OFFSET: u32 = 0xe46c;
pub const GC_M3_NVIC_IPR27_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR28_OFFSET: u32 = 0xe470;
pub const GC_M3_NVIC_IPR28_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR29_OFFSET: u32 = 0xe474;
pub const GC_M3_NVIC_IPR29_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR30_OFFSET: u32 = 0xe478;
pub const GC_M3_NVIC_IPR30_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR31_OFFSET: u32 = 0xe47c;
pub const GC_M3_NVIC_IPR31_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR32_OFFSET: u32 = 0xe480;
pub const GC_M3_NVIC_IPR32_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR33_OFFSET: u32 = 0xe484;
pub const GC_M3_NVIC_IPR33_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR34_OFFSET: u32 = 0xe488;
pub const GC_M3_NVIC_IPR34_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR35_OFFSET: u32 = 0xe48c;
pub const GC_M3_NVIC_IPR35_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR36_OFFSET: u32 = 0xe490;
pub const GC_M3_NVIC_IPR36_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR37_OFFSET: u32 = 0xe494;
pub const GC_M3_NVIC_IPR37_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR38_OFFSET: u32 = 0xe498;
pub const GC_M3_NVIC_IPR38_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR39_OFFSET: u32 = 0xe49c;
pub const GC_M3_NVIC_IPR39_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR40_OFFSET: u32 = 0xe4a0;
pub const GC_M3_NVIC_IPR40_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR41_OFFSET: u32 = 0xe4a4;
pub const GC_M3_NVIC_IPR41_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR42_OFFSET: u32 = 0xe4a8;
pub const GC_M3_NVIC_IPR42_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR43_OFFSET: u32 = 0xe4ac;
pub const GC_M3_NVIC_IPR43_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR44_OFFSET: u32 = 0xe4b0;
pub const GC_M3_NVIC_IPR44_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR45_OFFSET: u32 = 0xe4b4;
pub const GC_M3_NVIC_IPR45_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR46_OFFSET: u32 = 0xe4b8;
pub const GC_M3_NVIC_IPR46_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR47_OFFSET: u32 = 0xe4bc;
pub const GC_M3_NVIC_IPR47_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR48_OFFSET: u32 = 0xe4c0;
pub const GC_M3_NVIC_IPR48_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR49_OFFSET: u32 = 0xe4c4;
pub const GC_M3_NVIC_IPR49_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR50_OFFSET: u32 = 0xe4c8;
pub const GC_M3_NVIC_IPR50_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR51_OFFSET: u32 = 0xe4cc;
pub const GC_M3_NVIC_IPR51_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR52_OFFSET: u32 = 0xe4d0;
pub const GC_M3_NVIC_IPR52_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR53_OFFSET: u32 = 0xe4d4;
pub const GC_M3_NVIC_IPR53_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR54_OFFSET: u32 = 0xe4d8;
pub const GC_M3_NVIC_IPR54_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR55_OFFSET: u32 = 0xe4dc;
pub const GC_M3_NVIC_IPR55_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR56_OFFSET: u32 = 0xe4e0;
pub const GC_M3_NVIC_IPR56_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR57_OFFSET: u32 = 0xe4e4;
pub const GC_M3_NVIC_IPR57_DEFAULT: u32 = 0x0;
pub const GC_M3_NVIC_IPR58_OFFSET: u32 = 0xe4e8;
pub const GC_M3_NVIC_IPR58_DEFAULT: u32 = 0x0;
pub const GC_M3_CPUID_OFFSET: u32 = 0xed00;
pub const GC_M3_CPUID_DEFAULT: u32 = 0x410fc331;
pub const GC_M3_ICSR_OFFSET: u32 = 0xed04;
pub const GC_M3_ICSR_DEFAULT: u32 = 0x0;
pub const GC_M3_VTOR_OFFSET: u32 = 0xed08;
pub const GC_M3_VTOR_DEFAULT: u32 = 0x0;
pub const GC_M3_AIRCR_OFFSET: u32 = 0xed0c;
pub const GC_M3_AIRCR_DEFAULT: u32 = 0x0;
pub const GC_M3_SCR_OFFSET: u32 = 0xed10;
pub const GC_M3_SCR_DEFAULT: u32 = 0x0;
pub const GC_M3_CCR_OFFSET: u32 = 0xed14;
pub const GC_M3_CCR_DEFAULT: u32 = 0x0;
pub const GC_M3_SHPR1_OFFSET: u32 = 0xed18;
pub const GC_M3_SHPR1_DEFAULT: u32 = 0x0;
pub const GC_M3_SHPR2_OFFSET: u32 = 0xed1c;
pub const GC_M3_SHPR2_DEFAULT: u32 = 0x0;
pub const GC_M3_SHPR3_OFFSET: u32 = 0xed20;
pub const GC_M3_SHPR3_DEFAULT: u32 = 0x0;
pub const GC_M3_SHCSR_OFFSET: u32 = 0xed24;
pub const GC_M3_SHCSR_DEFAULT: u32 = 0x0;
pub const GC_M3_CFSR_OFFSET: u32 = 0xed28;
pub const GC_M3_CFSR_DEFAULT: u32 = 0x0;
pub const GC_M3_HFSR_OFFSET: u32 = 0xed2c;
pub const GC_M3_HFSR_DEFAULT: u32 = 0x0;
pub const GC_M3_DFSR_OFFSET: u32 = 0xed30;
pub const GC_M3_DFSR_DEFAULT: u32 = 0x0;
pub const GC_M3_MMFAR_OFFSET: u32 = 0xed34;
pub const GC_M3_MMFAR_DEFAULT: u32 = 0x0;
pub const GC_M3_BFAR_OFFSET: u32 = 0xed38;
pub const GC_M3_BFAR_DEFAULT: u32 = 0x0;
pub const GC_M3_AFSR_OFFSET: u32 = 0xed3c;
pub const GC_M3_AFSR_DEFAULT: u32 = 0x0;
pub const GC_M3_MPU_TYPE_OFFSET: u32 = 0xed90;
pub const GC_M3_MPU_TYPE_DEFAULT: u32 = 0x800;
pub const GC_M3_MPU_CTRL_OFFSET: u32 = 0xed94;
pub const GC_M3_MPU_CTRL_DEFAULT: u32 = 0x0;
pub const GC_M3_MPU_RNR_OFFSET: u32 = 0xed98;
pub const GC_M3_MPU_RNR_DEFAULT: u32 = 0x0;
pub const GC_M3_MPU_RBAR_OFFSET: u32 = 0xed9c;
pub const GC_M3_MPU_RBAR_DEFAULT: u32 = 0x0;
pub const GC_M3_MPU_RASR_OFFSET: u32 = 0xeda0;
pub const GC_M3_MPU_RASR_DEFAULT: u32 = 0x0;
pub const GC_M3_MPU_RBAR_A1_OFFSET: u32 = 0xeda4;
pub const GC_M3_MPU_RBAR_A1_DEFAULT: u32 = 0x0;
pub const GC_M3_MPU_RASR_A1_OFFSET: u32 = 0xeda8;
pub const GC_M3_MPU_RASR_A1_DEFAULT: u32 = 0x0;
pub const GC_M3_MPU_RBAR_A2_OFFSET: u32 = 0xedac;
pub const GC_M3_MPU_RBAR_A2_DEFAULT: u32 = 0x0;
pub const GC_M3_MPU_RASR_A2_OFFSET: u32 = 0xedb0;
pub const GC_M3_MPU_RASR_A2_DEFAULT: u32 = 0x0;
pub const GC_M3_MPU_RBAR_A3_OFFSET: u32 = 0xedb4;
pub const GC_M3_MPU_RBAR_A3_DEFAULT: u32 = 0x0;
pub const GC_M3_MPU_RASR_A3_OFFSET: u32 = 0xedb8;
pub const GC_M3_MPU_RASR_A3_DEFAULT: u32 = 0x0;
pub const GC_M3_DHCSR_OFFSET: u32 = 0xedf0;
pub const GC_M3_DHCSR_DEFAULT: u32 = 0x0;
pub const GC_M3_DCRSR_OFFSET: u32 = 0xedf4;
pub const GC_M3_DCRSR_DEFAULT: u32 = 0x0;
pub const GC_M3_DCRDR_OFFSET: u32 = 0xedf8;
pub const GC_M3_DCRDR_DEFAULT: u32 = 0x0;
pub const GC_M3_DEMCR_OFFSET: u32 = 0xedfc;
pub const GC_M3_DEMCR_DEFAULT: u32 = 0x0;
pub const GC_M3_ITCMCR_OFFSET: u32 = 0xef90;
pub const GC_M3_ITCMCR_DEFAULT: u32 = 0x0;
pub const GC_M3_TPIU_SSPSR_OFFSET: u32 = 0x40000;
pub const GC_M3_TPIU_SSPSR_DEFAULT: u32 = 0x0;
pub const GC_M3_TPIU_CSPSR_OFFSET: u32 = 0x40004;
pub const GC_M3_TPIU_CSPSR_DEFAULT: u32 = 0x1;
pub const GC_M3_TPIU_ACPR_OFFSET: u32 = 0x40010;
pub const GC_M3_TPIU_ACPR_DEFAULT: u32 = 0x0;
pub const GC_M3_TPIU_SPPR_OFFSET: u32 = 0x400f0;
pub const GC_M3_TPIU_SPPR_DEFAULT: u32 = 0x1;
pub const GC_M3_TPIU_FFSR_OFFSET: u32 = 0x40300;
pub const GC_M3_TPIU_FFSR_DEFAULT: u32 = 0x8;
pub const GC_M3_TPIU_FFCR_OFFSET: u32 = 0x40304;
pub const GC_M3_TPIU_FFCR_DEFAULT: u32 = 0x0;
pub const GC_M3_TPIU_FSCR_OFFSET: u32 = 0x40308;
pub const GC_M3_TPIU_FSCR_DEFAULT: u32 = 0x0;
pub const GC_M3_TRIGGER_OFFSET: u32 = 0x40ee8;
pub const GC_M3_TRIGGER_DEFAULT: u32 = 0x0;
pub const GC_M3_FIFO_DATA0_OFFSET: u32 = 0x40eec;
pub const GC_M3_FIFO_DATA0_DEFAULT: u32 = 0x0;
pub const GC_M3_ITATBCTR2_OFFSET: u32 = 0x40ef0;
pub const GC_M3_ITATBCTR2_DEFAULT: u32 = 0x0;
pub const GC_M3_ITATBCTR0_OFFSET: u32 = 0x40ef8;
pub const GC_M3_ITATBCTR0_DEFAULT: u32 = 0x0;
pub const GC_M3_FIFO_DATA1_OFFSET: u32 = 0x40efc;
pub const GC_M3_FIFO_DATA1_DEFAULT: u32 = 0x0;
pub const GC_M3_ITCTRL_OFFSET: u32 = 0x40f00;
pub const GC_M3_ITCTRL_DEFAULT: u32 = 0x0;
pub const GC_M3_CLAIMSET_OFFSET: u32 = 0x40fa0;
pub const GC_M3_CLAIMSET_DEFAULT: u32 = 0x0;
pub const GC_M3_CLAIMCLR_OFFSET: u32 = 0x40fa4;
pub const GC_M3_CLAIMCLR_DEFAULT: u32 = 0x0;
pub const GC_M3_DEVID_OFFSET: u32 = 0x40fc8;
pub const GC_M3_DEVID_DEFAULT: u32 = 0xca0;
pub const GC_M3_DEVTYPE_OFFSET: u32 = 0x40fcc;
pub const GC_M3_DEVTYPE_DEFAULT: u32 = 0x11;
pub const GC_M3_ITM_STIM0_ADDR: u32 = 0xe0000000;
pub const GC_M3_ITM_STIM1_ADDR: u32 = 0xe0000004;
pub const GC_M3_ITM_STIM2_ADDR: u32 = 0xe0000008;
pub const GC_M3_ITM_STIM3_ADDR: u32 = 0xe000000c;
pub const GC_M3_ITM_STIM4_ADDR: u32 = 0xe0000010;
pub const GC_M3_ITM_STIM5_ADDR: u32 = 0xe0000014;
pub const GC_M3_ITM_STIM6_ADDR: u32 = 0xe0000018;
pub const GC_M3_ITM_STIM7_ADDR: u32 = 0xe000001c;
pub const GC_M3_ITM_STIM8_ADDR: u32 = 0xe0000020;
pub const GC_M3_ITM_STIM9_ADDR: u32 = 0xe0000024;
pub const GC_M3_ITM_STIM10_ADDR: u32 = 0xe0000028;
pub const GC_M3_ITM_STIM11_ADDR: u32 = 0xe000002c;
pub const GC_M3_ITM_STIM12_ADDR: u32 = 0xe0000030;
pub const GC_M3_ITM_STIM13_ADDR: u32 = 0xe0000034;
pub const GC_M3_ITM_STIM14_ADDR: u32 = 0xe0000038;
pub const GC_M3_ITM_STIM15_ADDR: u32 = 0xe000003c;
pub const GC_M3_ITM_STIM16_ADDR: u32 = 0xe0000040;
pub const GC_M3_ITM_STIM17_ADDR: u32 = 0xe0000044;
pub const GC_M3_ITM_STIM18_ADDR: u32 = 0xe0000048;
pub const GC_M3_ITM_STIM19_ADDR: u32 = 0xe000004c;
pub const GC_M3_ITM_STIM20_ADDR: u32 = 0xe0000050;
pub const GC_M3_ITM_STIM21_ADDR: u32 = 0xe0000054;
pub const GC_M3_ITM_STIM22_ADDR: u32 = 0xe0000058;
pub const GC_M3_ITM_STIM23_ADDR: u32 = 0xe000005c;
pub const GC_M3_ITM_STIM24_ADDR: u32 = 0xe0000060;
pub const GC_M3_ITM_STIM25_ADDR: u32 = 0xe0000064;
pub const GC_M3_ITM_STIM26_ADDR: u32 = 0xe0000068;
pub const GC_M3_ITM_STIM27_ADDR: u32 = 0xe000006c;
pub const GC_M3_ITM_STIM28_ADDR: u32 = 0xe0000070;
pub const GC_M3_ITM_STIM29_ADDR: u32 = 0xe0000074;
pub const GC_M3_ITM_STIM30_ADDR: u32 = 0xe0000078;
pub const GC_M3_ITM_STIM31_ADDR: u32 = 0xe000007c;
pub const GC_M3_ITM_TER_ADDR: u32 = 0xe0000e00;
pub const GC_M3_ITM_TPR_ADDR: u32 = 0xe0000e40;
pub const GC_M3_ITM_TCR_ADDR: u32 = 0xe0000e80;
pub const GC_M3_ITM_INTRREG_ADDR: u32 = 0xe0000ef0;
pub const GC_M3_ITM_INTWREG_ADDR: u32 = 0xe0000ef8;
pub const GC_M3_ITM_INTMREG_ADDR: u32 = 0xe0000f00;
pub const GC_M3_ITM_LOCKCREG_ADDR: u32 = 0xe0000fb0;
pub const GC_M3_ITM_LOCKSREG_ADDR: u32 = 0xe0000fb4;
pub const GC_M3_DWT_CTRL_ADDR: u32 = 0xe0001000;
pub const GC_M3_DWT_CYCCNT_ADDR: u32 = 0xe0001004;
pub const GC_M3_DWT_CPICNT_ADDR: u32 = 0xe0001008;
pub const GC_M3_DWT_EXCCNT_ADDR: u32 = 0xe000100c;
pub const GC_M3_DWT_SLEEPCNT_ADDR: u32 = 0xe0001010;
pub const GC_M3_DWT_LSUCNT_ADDR: u32 = 0xe0001014;
pub const GC_M3_DWT_FOLDCNT_ADDR: u32 = 0xe0001018;
pub const GC_M3_DWT_PCSR_ADDR: u32 = 0xe000101c;
pub const GC_M3_DWT_COMP0_ADDR: u32 = 0xe0001020;
pub const GC_M3_DWT_MASK0_ADDR: u32 = 0xe0001024;
pub const GC_M3_DWT_FUNCTION0_ADDR: u32 = 0xe0001028;
pub const GC_M3_DWT_COMP1_ADDR: u32 = 0xe0001030;
pub const GC_M3_DWT_MASK1_ADDR: u32 = 0xe0001034;
pub const GC_M3_DWT_FUNCTION1_ADDR: u32 = 0xe0001038;
pub const GC_M3_DWT_COMP2_ADDR: u32 = 0xe0001040;
pub const GC_M3_DWT_MASK2_ADDR: u32 = 0xe0001044;
pub const GC_M3_DWT_FUNCTION2_ADDR: u32 = 0xe0001048;
pub const GC_M3_DWT_COMP3_ADDR: u32 = 0xe0001050;
pub const GC_M3_DWT_MASK3_ADDR: u32 = 0xe0001054;
pub const GC_M3_DWT_FUNCTION3_ADDR: u32 = 0xe0001058;
pub const GC_M3_FP_CTRL_ADDR: u32 = 0xe0002000;
pub const GC_M3_FP_REMAP_ADDR: u32 = 0xe0002004;
pub const GC_M3_FP_COMP0_ADDR: u32 = 0xe0002008;
pub const GC_M3_FP_COMP1_ADDR: u32 = 0xe000200c;
pub const GC_M3_FP_COMP2_ADDR: u32 = 0xe0002010;
pub const GC_M3_FP_COMP3_ADDR: u32 = 0xe0002014;
pub const GC_M3_FP_COMP4_ADDR: u32 = 0xe0002018;
pub const GC_M3_FP_COMP5_ADDR: u32 = 0xe000201c;
pub const GC_M3_FP_COMP6_ADDR: u32 = 0xe0002020;
pub const GC_M3_FP_COMP7_ADDR: u32 = 0xe0002024;
pub const GC_M3_ICTR_ADDR: u32 = 0xe000e004;
pub const GC_M3_SYST_CSR_ADDR: u32 = 0xe000e010;
pub const GC_M3_SYST_RVR_ADDR: u32 = 0xe000e014;
pub const GC_M3_SYST_CVR_ADDR: u32 = 0xe000e018;
pub const GC_M3_SYST_CALIB_ADDR: u32 = 0xe000e01c;
pub const GC_M3_NVIC_ISER0_ADDR: u32 = 0xe000e100;
pub const GC_M3_NVIC_ISER1_ADDR: u32 = 0xe000e104;
pub const GC_M3_NVIC_ISER2_ADDR: u32 = 0xe000e108;
pub const GC_M3_NVIC_ISER3_ADDR: u32 = 0xe000e10c;
pub const GC_M3_NVIC_ISER4_ADDR: u32 = 0xe000e110;
pub const GC_M3_NVIC_ISER5_ADDR: u32 = 0xe000e114;
pub const GC_M3_NVIC_ISER6_ADDR: u32 = 0xe000e118;
pub const GC_M3_NVIC_ISER7_ADDR: u32 = 0xe000e11c;
pub const GC_M3_NVIC_ICER0_ADDR: u32 = 0xe000e180;
pub const GC_M3_NVIC_ICER1_ADDR: u32 = 0xe000e184;
pub const GC_M3_NVIC_ICER2_ADDR: u32 = 0xe000e188;
pub const GC_M3_NVIC_ICER3_ADDR: u32 = 0xe000e18c;
pub const GC_M3_NVIC_ICER4_ADDR: u32 = 0xe000e190;
pub const GC_M3_NVIC_ICER5_ADDR: u32 = 0xe000e194;
pub const GC_M3_NVIC_ICER6_ADDR: u32 = 0xe000e198;
pub const GC_M3_NVIC_ICER7_ADDR: u32 = 0xe000e19c;
pub const GC_M3_NVIC_ISPR0_ADDR: u32 = 0xe000e200;
pub const GC_M3_NVIC_ISPR1_ADDR: u32 = 0xe000e204;
pub const GC_M3_NVIC_ISPR2_ADDR: u32 = 0xe000e208;
pub const GC_M3_NVIC_ISPR3_ADDR: u32 = 0xe000e20c;
pub const GC_M3_NVIC_ISPR4_ADDR: u32 = 0xe000e210;
pub const GC_M3_NVIC_ISPR5_ADDR: u32 = 0xe000e214;
pub const GC_M3_NVIC_ISPR6_ADDR: u32 = 0xe000e218;
pub const GC_M3_NVIC_ISPR7_ADDR: u32 = 0xe000e21c;
pub const GC_M3_NVIC_ICPR0_ADDR: u32 = 0xe000e280;
pub const GC_M3_NVIC_ICPR1_ADDR: u32 = 0xe000e284;
pub const GC_M3_NVIC_ICPR2_ADDR: u32 = 0xe000e288;
pub const GC_M3_NVIC_ICPR3_ADDR: u32 = 0xe000e28c;
pub const GC_M3_NVIC_ICPR4_ADDR: u32 = 0xe000e290;
pub const GC_M3_NVIC_ICPR5_ADDR: u32 = 0xe000e294;
pub const GC_M3_NVIC_ICPR6_ADDR: u32 = 0xe000e298;
pub const GC_M3_NVIC_ICPR7_ADDR: u32 = 0xe000e29c;
pub const GC_M3_NVIC_IABR0_ADDR: u32 = 0xe000e300;
pub const GC_M3_NVIC_IABR1_ADDR: u32 = 0xe000e304;
pub const GC_M3_NVIC_IABR2_ADDR: u32 = 0xe000e308;
pub const GC_M3_NVIC_IABR3_ADDR: u32 = 0xe000e30c;
pub const GC_M3_NVIC_IABR4_ADDR: u32 = 0xe000e310;
pub const GC_M3_NVIC_IABR5_ADDR: u32 = 0xe000e314;
pub const GC_M3_NVIC_IABR6_ADDR: u32 = 0xe000e318;
pub const GC_M3_NVIC_IABR7_ADDR: u32 = 0xe000e31c;
pub const GC_M3_NVIC_IPR0_ADDR: u32 = 0xe000e400;
pub const GC_M3_NVIC_IPR1_ADDR: u32 = 0xe000e404;
pub const GC_M3_NVIC_IPR2_ADDR: u32 = 0xe000e408;
pub const GC_M3_NVIC_IPR3_ADDR: u32 = 0xe000e40c;
pub const GC_M3_NVIC_IPR4_ADDR: u32 = 0xe000e410;
pub const GC_M3_NVIC_IPR5_ADDR: u32 = 0xe000e414;
pub const GC_M3_NVIC_IPR6_ADDR: u32 = 0xe000e418;
pub const GC_M3_NVIC_IPR7_ADDR: u32 = 0xe000e41c;
pub const GC_M3_NVIC_IPR8_ADDR: u32 = 0xe000e420;
pub const GC_M3_NVIC_IPR9_ADDR: u32 = 0xe000e424;
pub const GC_M3_NVIC_IPR10_ADDR: u32 = 0xe000e428;
pub const GC_M3_NVIC_IPR11_ADDR: u32 = 0xe000e42c;
pub const GC_M3_NVIC_IPR12_ADDR: u32 = 0xe000e430;
pub const GC_M3_NVIC_IPR13_ADDR: u32 = 0xe000e434;
pub const GC_M3_NVIC_IPR14_ADDR: u32 = 0xe000e438;
pub const GC_M3_NVIC_IPR15_ADDR: u32 = 0xe000e43c;
pub const GC_M3_NVIC_IPR16_ADDR: u32 = 0xe000e440;
pub const GC_M3_NVIC_IPR17_ADDR: u32 = 0xe000e444;
pub const GC_M3_NVIC_IPR18_ADDR: u32 = 0xe000e448;
pub const GC_M3_NVIC_IPR19_ADDR: u32 = 0xe000e44c;
pub const GC_M3_NVIC_IPR20_ADDR: u32 = 0xe000e450;
pub const GC_M3_NVIC_IPR21_ADDR: u32 = 0xe000e454;
pub const GC_M3_NVIC_IPR22_ADDR: u32 = 0xe000e458;
pub const GC_M3_NVIC_IPR23_ADDR: u32 = 0xe000e45c;
pub const GC_M3_NVIC_IPR24_ADDR: u32 = 0xe000e460;
pub const GC_M3_NVIC_IPR25_ADDR: u32 = 0xe000e464;
pub const GC_M3_NVIC_IPR26_ADDR: u32 = 0xe000e468;
pub const GC_M3_NVIC_IPR27_ADDR: u32 = 0xe000e46c;
pub const GC_M3_NVIC_IPR28_ADDR: u32 = 0xe000e470;
pub const GC_M3_NVIC_IPR29_ADDR: u32 = 0xe000e474;
pub const GC_M3_NVIC_IPR30_ADDR: u32 = 0xe000e478;
pub const GC_M3_NVIC_IPR31_ADDR: u32 = 0xe000e47c;
pub const GC_M3_NVIC_IPR32_ADDR: u32 = 0xe000e480;
pub const GC_M3_NVIC_IPR33_ADDR: u32 = 0xe000e484;
pub const GC_M3_NVIC_IPR34_ADDR: u32 = 0xe000e488;
pub const GC_M3_NVIC_IPR35_ADDR: u32 = 0xe000e48c;
pub const GC_M3_NVIC_IPR36_ADDR: u32 = 0xe000e490;
pub const GC_M3_NVIC_IPR37_ADDR: u32 = 0xe000e494;
pub const GC_M3_NVIC_IPR38_ADDR: u32 = 0xe000e498;
pub const GC_M3_NVIC_IPR39_ADDR: u32 = 0xe000e49c;
pub const GC_M3_NVIC_IPR40_ADDR: u32 = 0xe000e4a0;
pub const GC_M3_NVIC_IPR41_ADDR: u32 = 0xe000e4a4;
pub const GC_M3_NVIC_IPR42_ADDR: u32 = 0xe000e4a8;
pub const GC_M3_NVIC_IPR43_ADDR: u32 = 0xe000e4ac;
pub const GC_M3_NVIC_IPR44_ADDR: u32 = 0xe000e4b0;
pub const GC_M3_NVIC_IPR45_ADDR: u32 = 0xe000e4b4;
pub const GC_M3_NVIC_IPR46_ADDR: u32 = 0xe000e4b8;
pub const GC_M3_NVIC_IPR47_ADDR: u32 = 0xe000e4bc;
pub const GC_M3_NVIC_IPR48_ADDR: u32 = 0xe000e4c0;
pub const GC_M3_NVIC_IPR49_ADDR: u32 = 0xe000e4c4;
pub const GC_M3_NVIC_IPR50_ADDR: u32 = 0xe000e4c8;
pub const GC_M3_NVIC_IPR51_ADDR: u32 = 0xe000e4cc;
pub const GC_M3_NVIC_IPR52_ADDR: u32 = 0xe000e4d0;
pub const GC_M3_NVIC_IPR53_ADDR: u32 = 0xe000e4d4;
pub const GC_M3_NVIC_IPR54_ADDR: u32 = 0xe000e4d8;
pub const GC_M3_NVIC_IPR55_ADDR: u32 = 0xe000e4dc;
pub const GC_M3_NVIC_IPR56_ADDR: u32 = 0xe000e4e0;
pub const GC_M3_NVIC_IPR57_ADDR: u32 = 0xe000e4e4;
pub const GC_M3_NVIC_IPR58_ADDR: u32 = 0xe000e4e8;
pub const GC_M3_CPUID_ADDR: u32 = 0xe000ed00;
pub const GC_M3_ICSR_ADDR: u32 = 0xe000ed04;
pub const GC_M3_VTOR_ADDR: u32 = 0xe000ed08;
pub const GC_M3_AIRCR_ADDR: u32 = 0xe000ed0c;
pub const GC_M3_SCR_ADDR: u32 = 0xe000ed10;
pub const GC_M3_CCR_ADDR: u32 = 0xe000ed14;
pub const GC_M3_SHPR1_ADDR: u32 = 0xe000ed18;
pub const GC_M3_SHPR2_ADDR: u32 = 0xe000ed1c;
pub const GC_M3_SHPR3_ADDR: u32 = 0xe000ed20;
pub const GC_M3_SHCSR_ADDR: u32 = 0xe000ed24;
pub const GC_M3_CFSR_ADDR: u32 = 0xe000ed28;
pub const GC_M3_HFSR_ADDR: u32 = 0xe000ed2c;
pub const GC_M3_DFSR_ADDR: u32 = 0xe000ed30;
pub const GC_M3_MMFAR_ADDR: u32 = 0xe000ed34;
pub const GC_M3_BFAR_ADDR: u32 = 0xe000ed38;
pub const GC_M3_AFSR_ADDR: u32 = 0xe000ed3c;
pub const GC_M3_MPU_TYPE_ADDR: u32 = 0xe000ed90;
pub const GC_M3_MPU_CTRL_ADDR: u32 = 0xe000ed94;
pub const GC_M3_MPU_RNR_ADDR: u32 = 0xe000ed98;
pub const GC_M3_MPU_RBAR_ADDR: u32 = 0xe000ed9c;
pub const GC_M3_MPU_RASR_ADDR: u32 = 0xe000eda0;
pub const GC_M3_MPU_RBAR_A1_ADDR: u32 = 0xe000eda4;
pub const GC_M3_MPU_RASR_A1_ADDR: u32 = 0xe000eda8;
pub const GC_M3_MPU_RBAR_A2_ADDR: u32 = 0xe000edac;
pub const GC_M3_MPU_RASR_A2_ADDR: u32 = 0xe000edb0;
pub const GC_M3_MPU_RBAR_A3_ADDR: u32 = 0xe000edb4;
pub const GC_M3_MPU_RASR_A3_ADDR: u32 = 0xe000edb8;
pub const GC_M3_DHCSR_ADDR: u32 = 0xe000edf0;
pub const GC_M3_DCRSR_ADDR: u32 = 0xe000edf4;
pub const GC_M3_DCRDR_ADDR: u32 = 0xe000edf8;
pub const GC_M3_DEMCR_ADDR: u32 = 0xe000edfc;
pub const GC_M3_TPIU_SSPSR_ADDR: u32 = 0xe0040000;
pub const GC_M3_TPIU_CSPSR_ADDR: u32 = 0xe0040004;
pub const GC_M3_TPIU_ACPR_ADDR: u32 = 0xe0040010;
pub const GC_M3_TPIU_SPPR_ADDR: u32 = 0xe00400f0;
pub const GC_M3_TPIU_FFSR_ADDR: u32 = 0xe0040300;
pub const GC_M3_TPIU_FFCR_ADDR: u32 = 0xe0040304;
pub const GC_M3_TPIU_FSCR_ADDR: u32 = 0xe0040308;
pub const GC_M3_TRIGGER_ADDR: u32 = 0xe0040ee8;
pub const GC_M3_FIFO_DATA0_ADDR: u32 = 0xe0040eec;
pub const GC_M3_ITATBCTR2_ADDR: u32 = 0xe0040ef0;
pub const GC_M3_ITATBCTR0_ADDR: u32 = 0xe0040ef8;
pub const GC_M3_FIFO_DATA1_ADDR: u32 = 0xe0040efc;
pub const GC_M3_ITCTRL_ADDR: u32 = 0xe0040f00;
pub const GC_M3_CLAIMSET_ADDR: u32 = 0xe0040fa0;
pub const GC_M3_CLAIMCLR_ADDR: u32 = 0xe0040fa4;
pub const GC_M3_DEVID_ADDR: u32 = 0xe0040fc8;
pub const GC_M3_DEVTYPE_ADDR: u32 = 0xe0040fcc;
pub const GC_AES_CTRL_KEYSIZE_LSB: u32 = 0x0;
pub const GC_AES_CTRL_KEYSIZE_MASK: u32 = 0x3;
pub const GC_AES_CTRL_KEYSIZE_SIZE: u32 = 0x2;
pub const GC_AES_CTRL_KEYSIZE_DEFAULT: u32 = 0x0;
pub const GC_AES_CTRL_KEYSIZE_OFFSET: u32 = 0x0;
pub const GC_AES_CTRL_CTR_MODE_LSB: u32 = 0x2;
pub const GC_AES_CTRL_CTR_MODE_MASK: u32 = 0x4;
pub const GC_AES_CTRL_CTR_MODE_SIZE: u32 = 0x1;
pub const GC_AES_CTRL_CTR_MODE_DEFAULT: u32 = 0x0;
pub const GC_AES_CTRL_CTR_MODE_OFFSET: u32 = 0x0;
pub const GC_AES_CTRL_ENC_MODE_LSB: u32 = 0x3;
pub const GC_AES_CTRL_ENC_MODE_MASK: u32 = 0x8;
pub const GC_AES_CTRL_ENC_MODE_SIZE: u32 = 0x1;
pub const GC_AES_CTRL_ENC_MODE_DEFAULT: u32 = 0x0;
pub const GC_AES_CTRL_ENC_MODE_OFFSET: u32 = 0x0;
pub const GC_AES_CTRL_CTR_ENDIAN_LSB: u32 = 0x4;
pub const GC_AES_CTRL_CTR_ENDIAN_MASK: u32 = 0x10;
pub const GC_AES_CTRL_CTR_ENDIAN_SIZE: u32 = 0x1;
pub const GC_AES_CTRL_CTR_ENDIAN_DEFAULT: u32 = 0x0;
pub const GC_AES_CTRL_CTR_ENDIAN_OFFSET: u32 = 0x0;
pub const GC_AES_LFSR_CTL_STALL_EN_LSB: u32 = 0x0;
pub const GC_AES_LFSR_CTL_STALL_EN_MASK: u32 = 0x1;
pub const GC_AES_LFSR_CTL_STALL_EN_SIZE: u32 = 0x1;
pub const GC_AES_LFSR_CTL_STALL_EN_DEFAULT: u32 = 0x1;
pub const GC_AES_LFSR_CTL_STALL_EN_OFFSET: u32 = 0x60;
pub const GC_AES_LFSR_CTL_WIDTH_LSB: u32 = 0x1;
pub const GC_AES_LFSR_CTL_WIDTH_MASK: u32 = 0x6;
pub const GC_AES_LFSR_CTL_WIDTH_SIZE: u32 = 0x2;
pub const GC_AES_LFSR_CTL_WIDTH_DEFAULT: u32 = 0x3;
pub const GC_AES_LFSR_CTL_WIDTH_OFFSET: u32 = 0x60;
pub const GC_AES_LFSR_CTL_FREQ_LSB: u32 = 0x3;
pub const GC_AES_LFSR_CTL_FREQ_MASK: u32 = 0x18;
pub const GC_AES_LFSR_CTL_FREQ_SIZE: u32 = 0x2;
pub const GC_AES_LFSR_CTL_FREQ_DEFAULT: u32 = 0x3;
pub const GC_AES_LFSR_CTL_FREQ_OFFSET: u32 = 0x60;
pub const GC_AES_VERSION_CHANGE_LSB: u32 = 0x0;
pub const GC_AES_VERSION_CHANGE_MASK: u32 = 0xffffff;
pub const GC_AES_VERSION_CHANGE_SIZE: u32 = 0x18;
pub const GC_AES_VERSION_CHANGE_DEFAULT: u32 = 0xbe5c;
pub const GC_AES_VERSION_CHANGE_OFFSET: u32 = 0x64;
pub const GC_AES_VERSION_REVISION_LSB: u32 = 0x18;
pub const GC_AES_VERSION_REVISION_MASK: u32 = 0xff000000;
pub const GC_AES_VERSION_REVISION_SIZE: u32 = 0x8;
pub const GC_AES_VERSION_REVISION_DEFAULT: u32 = 0x8;
pub const GC_AES_VERSION_REVISION_OFFSET: u32 = 0x64;
pub const GC_CAMO_INT_ENABLE_BREACH_LSB: u32 = 0x0;
pub const GC_CAMO_INT_ENABLE_BREACH_MASK: u32 = 0x1;
pub const GC_CAMO_INT_ENABLE_BREACH_SIZE: u32 = 0x1;
pub const GC_CAMO_INT_ENABLE_BREACH_DEFAULT: u32 = 0x0;
pub const GC_CAMO_INT_ENABLE_BREACH_OFFSET: u32 = 0x8;
pub const GC_CAMO_INT_STATE_BREACH_LSB: u32 = 0x0;
pub const GC_CAMO_INT_STATE_BREACH_MASK: u32 = 0x1;
pub const GC_CAMO_INT_STATE_BREACH_SIZE: u32 = 0x1;
pub const GC_CAMO_INT_STATE_BREACH_DEFAULT: u32 = 0x0;
pub const GC_CAMO_INT_STATE_BREACH_OFFSET: u32 = 0xc;
pub const GC_CAMO_INT_TEST_BREACH_LSB: u32 = 0x0;
pub const GC_CAMO_INT_TEST_BREACH_MASK: u32 = 0x1;
pub const GC_CAMO_INT_TEST_BREACH_SIZE: u32 = 0x1;
pub const GC_CAMO_INT_TEST_BREACH_DEFAULT: u32 = 0x0;
pub const GC_CAMO_INT_TEST_BREACH_OFFSET: u32 = 0x10;
pub const GC_CAMO_VERSION_CHANGE_LSB: u32 = 0x0;
pub const GC_CAMO_VERSION_CHANGE_MASK: u32 = 0xffffff;
pub const GC_CAMO_VERSION_CHANGE_SIZE: u32 = 0x18;
pub const GC_CAMO_VERSION_CHANGE_DEFAULT: u32 = 0xba73;
pub const GC_CAMO_VERSION_CHANGE_OFFSET: u32 = 0x28;
pub const GC_CAMO_VERSION_REVISION_LSB: u32 = 0x18;
pub const GC_CAMO_VERSION_REVISION_MASK: u32 = 0xff000000;
pub const GC_CAMO_VERSION_REVISION_SIZE: u32 = 0x8;
pub const GC_CAMO_VERSION_REVISION_DEFAULT: u32 = 0x5;
pub const GC_CAMO_VERSION_REVISION_OFFSET: u32 = 0x28;
pub const GC_FLASH_FSH_TRANS_OFFSET_LSB: u32 = 0x0;
pub const GC_FLASH_FSH_TRANS_OFFSET_MASK: u32 = 0xffff;
pub const GC_FLASH_FSH_TRANS_OFFSET_SIZE: u32 = 0x10;
pub const GC_FLASH_FSH_TRANS_OFFSET_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_TRANS_OFFSET_OFFSET: u32 = 0x8;
pub const GC_FLASH_FSH_TRANS_MAINB_LSB: u32 = 0x10;
pub const GC_FLASH_FSH_TRANS_MAINB_MASK: u32 = 0x10000;
pub const GC_FLASH_FSH_TRANS_MAINB_SIZE: u32 = 0x1;
pub const GC_FLASH_FSH_TRANS_MAINB_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_TRANS_MAINB_OFFSET: u32 = 0x8;
pub const GC_FLASH_FSH_TRANS_SIZE_LSB: u32 = 0x11;
pub const GC_FLASH_FSH_TRANS_SIZE_MASK: u32 = 0x3e0000;
pub const GC_FLASH_FSH_TRANS_SIZE_SIZE: u32 = 0x5;
pub const GC_FLASH_FSH_TRANS_SIZE_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_TRANS_SIZE_OFFSET: u32 = 0x8;
pub const GC_FLASH_FSH_ICTRL_EDONE_LSB: u32 = 0x0;
pub const GC_FLASH_FSH_ICTRL_EDONE_MASK: u32 = 0x1;
pub const GC_FLASH_FSH_ICTRL_EDONE_SIZE: u32 = 0x1;
pub const GC_FLASH_FSH_ICTRL_EDONE_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_ICTRL_EDONE_OFFSET: u32 = 0xc;
pub const GC_FLASH_FSH_ICTRL_PDONE_LSB: u32 = 0x1;
pub const GC_FLASH_FSH_ICTRL_PDONE_MASK: u32 = 0x2;
pub const GC_FLASH_FSH_ICTRL_PDONE_SIZE: u32 = 0x1;
pub const GC_FLASH_FSH_ICTRL_PDONE_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_ICTRL_PDONE_OFFSET: u32 = 0xc;
pub const GC_FLASH_FSH_ISTATE_EDONE_LSB: u32 = 0x0;
pub const GC_FLASH_FSH_ISTATE_EDONE_MASK: u32 = 0x1;
pub const GC_FLASH_FSH_ISTATE_EDONE_SIZE: u32 = 0x1;
pub const GC_FLASH_FSH_ISTATE_EDONE_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_ISTATE_EDONE_OFFSET: u32 = 0x10;
pub const GC_FLASH_FSH_ISTATE_PDONE_LSB: u32 = 0x1;
pub const GC_FLASH_FSH_ISTATE_PDONE_MASK: u32 = 0x2;
pub const GC_FLASH_FSH_ISTATE_PDONE_SIZE: u32 = 0x1;
pub const GC_FLASH_FSH_ISTATE_PDONE_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_ISTATE_PDONE_OFFSET: u32 = 0x10;
pub const GC_FLASH_FSH_OVRD_SIGVAL_IFREN_LSB: u32 = 0x0;
pub const GC_FLASH_FSH_OVRD_SIGVAL_IFREN_MASK: u32 = 0x1;
pub const GC_FLASH_FSH_OVRD_SIGVAL_IFREN_SIZE: u32 = 0x1;
pub const GC_FLASH_FSH_OVRD_SIGVAL_IFREN_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_OVRD_SIGVAL_IFREN_OFFSET: u32 = 0x24;
pub const GC_FLASH_FSH_OVRD_SIGVAL_IFREN1_LSB: u32 = 0x1;
pub const GC_FLASH_FSH_OVRD_SIGVAL_IFREN1_MASK: u32 = 0x2;
pub const GC_FLASH_FSH_OVRD_SIGVAL_IFREN1_SIZE: u32 = 0x1;
pub const GC_FLASH_FSH_OVRD_SIGVAL_IFREN1_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_OVRD_SIGVAL_IFREN1_OFFSET: u32 = 0x24;
pub const GC_FLASH_FSH_OVRD_SIGVAL_REDEN_LSB: u32 = 0x2;
pub const GC_FLASH_FSH_OVRD_SIGVAL_REDEN_MASK: u32 = 0x4;
pub const GC_FLASH_FSH_OVRD_SIGVAL_REDEN_SIZE: u32 = 0x1;
pub const GC_FLASH_FSH_OVRD_SIGVAL_REDEN_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_OVRD_SIGVAL_REDEN_OFFSET: u32 = 0x24;
pub const GC_FLASH_FSH_OVRD_SIGVAL_TMR_LSB: u32 = 0x3;
pub const GC_FLASH_FSH_OVRD_SIGVAL_TMR_MASK: u32 = 0x8;
pub const GC_FLASH_FSH_OVRD_SIGVAL_TMR_SIZE: u32 = 0x1;
pub const GC_FLASH_FSH_OVRD_SIGVAL_TMR_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_OVRD_SIGVAL_TMR_OFFSET: u32 = 0x24;
pub const GC_FLASH_FSH_OVRD_SIGVAL_XE_LSB: u32 = 0x4;
pub const GC_FLASH_FSH_OVRD_SIGVAL_XE_MASK: u32 = 0x10;
pub const GC_FLASH_FSH_OVRD_SIGVAL_XE_SIZE: u32 = 0x1;
pub const GC_FLASH_FSH_OVRD_SIGVAL_XE_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_OVRD_SIGVAL_XE_OFFSET: u32 = 0x24;
pub const GC_FLASH_FSH_OVRD_SIGVAL_YE_LSB: u32 = 0x5;
pub const GC_FLASH_FSH_OVRD_SIGVAL_YE_MASK: u32 = 0x20;
pub const GC_FLASH_FSH_OVRD_SIGVAL_YE_SIZE: u32 = 0x1;
pub const GC_FLASH_FSH_OVRD_SIGVAL_YE_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_OVRD_SIGVAL_YE_OFFSET: u32 = 0x24;
pub const GC_FLASH_FSH_OVRD_SIGVAL_SE_LSB: u32 = 0x6;
pub const GC_FLASH_FSH_OVRD_SIGVAL_SE_MASK: u32 = 0x40;
pub const GC_FLASH_FSH_OVRD_SIGVAL_SE_SIZE: u32 = 0x1;
pub const GC_FLASH_FSH_OVRD_SIGVAL_SE_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_OVRD_SIGVAL_SE_OFFSET: u32 = 0x24;
pub const GC_FLASH_FSH_OVRD_SIGVAL_ERASE_LSB: u32 = 0x7;
pub const GC_FLASH_FSH_OVRD_SIGVAL_ERASE_MASK: u32 = 0x80;
pub const GC_FLASH_FSH_OVRD_SIGVAL_ERASE_SIZE: u32 = 0x1;
pub const GC_FLASH_FSH_OVRD_SIGVAL_ERASE_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_OVRD_SIGVAL_ERASE_OFFSET: u32 = 0x24;
pub const GC_FLASH_FSH_OVRD_SIGVAL_PROG_LSB: u32 = 0x8;
pub const GC_FLASH_FSH_OVRD_SIGVAL_PROG_MASK: u32 = 0x100;
pub const GC_FLASH_FSH_OVRD_SIGVAL_PROG_SIZE: u32 = 0x1;
pub const GC_FLASH_FSH_OVRD_SIGVAL_PROG_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_OVRD_SIGVAL_PROG_OFFSET: u32 = 0x24;
pub const GC_FLASH_FSH_OVRD_SIGVAL_MAS1_LSB: u32 = 0x9;
pub const GC_FLASH_FSH_OVRD_SIGVAL_MAS1_MASK: u32 = 0x200;
pub const GC_FLASH_FSH_OVRD_SIGVAL_MAS1_SIZE: u32 = 0x1;
pub const GC_FLASH_FSH_OVRD_SIGVAL_MAS1_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_OVRD_SIGVAL_MAS1_OFFSET: u32 = 0x24;
pub const GC_FLASH_FSH_OVRD_SIGVAL_NVSTR_LSB: u32 = 0xa;
pub const GC_FLASH_FSH_OVRD_SIGVAL_NVSTR_MASK: u32 = 0x400;
pub const GC_FLASH_FSH_OVRD_SIGVAL_NVSTR_SIZE: u32 = 0x1;
pub const GC_FLASH_FSH_OVRD_SIGVAL_NVSTR_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_OVRD_SIGVAL_NVSTR_OFFSET: u32 = 0x24;
pub const GC_FLASH_FSH_OVRD_SIGVAL_PV_LSB: u32 = 0xb;
pub const GC_FLASH_FSH_OVRD_SIGVAL_PV_MASK: u32 = 0x800;
pub const GC_FLASH_FSH_OVRD_SIGVAL_PV_SIZE: u32 = 0x1;
pub const GC_FLASH_FSH_OVRD_SIGVAL_PV_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_OVRD_SIGVAL_PV_OFFSET: u32 = 0x24;
pub const GC_FLASH_FSH_OVRD_SIGVAL_EV_LSB: u32 = 0xc;
pub const GC_FLASH_FSH_OVRD_SIGVAL_EV_MASK: u32 = 0x1000;
pub const GC_FLASH_FSH_OVRD_SIGVAL_EV_SIZE: u32 = 0x1;
pub const GC_FLASH_FSH_OVRD_SIGVAL_EV_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_OVRD_SIGVAL_EV_OFFSET: u32 = 0x24;
pub const GC_FLASH_FSH_OVRD_SIGEN_IFREN_LSB: u32 = 0x0;
pub const GC_FLASH_FSH_OVRD_SIGEN_IFREN_MASK: u32 = 0x1;
pub const GC_FLASH_FSH_OVRD_SIGEN_IFREN_SIZE: u32 = 0x1;
pub const GC_FLASH_FSH_OVRD_SIGEN_IFREN_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_OVRD_SIGEN_IFREN_OFFSET: u32 = 0x28;
pub const GC_FLASH_FSH_OVRD_SIGEN_IFREN1_LSB: u32 = 0x1;
pub const GC_FLASH_FSH_OVRD_SIGEN_IFREN1_MASK: u32 = 0x2;
pub const GC_FLASH_FSH_OVRD_SIGEN_IFREN1_SIZE: u32 = 0x1;
pub const GC_FLASH_FSH_OVRD_SIGEN_IFREN1_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_OVRD_SIGEN_IFREN1_OFFSET: u32 = 0x28;
pub const GC_FLASH_FSH_OVRD_SIGEN_REDEN_LSB: u32 = 0x2;
pub const GC_FLASH_FSH_OVRD_SIGEN_REDEN_MASK: u32 = 0x4;
pub const GC_FLASH_FSH_OVRD_SIGEN_REDEN_SIZE: u32 = 0x1;
pub const GC_FLASH_FSH_OVRD_SIGEN_REDEN_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_OVRD_SIGEN_REDEN_OFFSET: u32 = 0x28;
pub const GC_FLASH_FSH_OVRD_SIGEN_TMR_LSB: u32 = 0x3;
pub const GC_FLASH_FSH_OVRD_SIGEN_TMR_MASK: u32 = 0x8;
pub const GC_FLASH_FSH_OVRD_SIGEN_TMR_SIZE: u32 = 0x1;
pub const GC_FLASH_FSH_OVRD_SIGEN_TMR_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_OVRD_SIGEN_TMR_OFFSET: u32 = 0x28;
pub const GC_FLASH_FSH_OVRD_SIGEN_XE_LSB: u32 = 0x4;
pub const GC_FLASH_FSH_OVRD_SIGEN_XE_MASK: u32 = 0x10;
pub const GC_FLASH_FSH_OVRD_SIGEN_XE_SIZE: u32 = 0x1;
pub const GC_FLASH_FSH_OVRD_SIGEN_XE_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_OVRD_SIGEN_XE_OFFSET: u32 = 0x28;
pub const GC_FLASH_FSH_OVRD_SIGEN_YE_LSB: u32 = 0x5;
pub const GC_FLASH_FSH_OVRD_SIGEN_YE_MASK: u32 = 0x20;
pub const GC_FLASH_FSH_OVRD_SIGEN_YE_SIZE: u32 = 0x1;
pub const GC_FLASH_FSH_OVRD_SIGEN_YE_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_OVRD_SIGEN_YE_OFFSET: u32 = 0x28;
pub const GC_FLASH_FSH_OVRD_SIGEN_SE_LSB: u32 = 0x6;
pub const GC_FLASH_FSH_OVRD_SIGEN_SE_MASK: u32 = 0x40;
pub const GC_FLASH_FSH_OVRD_SIGEN_SE_SIZE: u32 = 0x1;
pub const GC_FLASH_FSH_OVRD_SIGEN_SE_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_OVRD_SIGEN_SE_OFFSET: u32 = 0x28;
pub const GC_FLASH_FSH_OVRD_SIGEN_ERASE_LSB: u32 = 0x7;
pub const GC_FLASH_FSH_OVRD_SIGEN_ERASE_MASK: u32 = 0x80;
pub const GC_FLASH_FSH_OVRD_SIGEN_ERASE_SIZE: u32 = 0x1;
pub const GC_FLASH_FSH_OVRD_SIGEN_ERASE_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_OVRD_SIGEN_ERASE_OFFSET: u32 = 0x28;
pub const GC_FLASH_FSH_OVRD_SIGEN_PROG_LSB: u32 = 0x8;
pub const GC_FLASH_FSH_OVRD_SIGEN_PROG_MASK: u32 = 0x100;
pub const GC_FLASH_FSH_OVRD_SIGEN_PROG_SIZE: u32 = 0x1;
pub const GC_FLASH_FSH_OVRD_SIGEN_PROG_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_OVRD_SIGEN_PROG_OFFSET: u32 = 0x28;
pub const GC_FLASH_FSH_OVRD_SIGEN_MAS1_LSB: u32 = 0x9;
pub const GC_FLASH_FSH_OVRD_SIGEN_MAS1_MASK: u32 = 0x200;
pub const GC_FLASH_FSH_OVRD_SIGEN_MAS1_SIZE: u32 = 0x1;
pub const GC_FLASH_FSH_OVRD_SIGEN_MAS1_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_OVRD_SIGEN_MAS1_OFFSET: u32 = 0x28;
pub const GC_FLASH_FSH_OVRD_SIGEN_NVSTR_LSB: u32 = 0xa;
pub const GC_FLASH_FSH_OVRD_SIGEN_NVSTR_MASK: u32 = 0x400;
pub const GC_FLASH_FSH_OVRD_SIGEN_NVSTR_SIZE: u32 = 0x1;
pub const GC_FLASH_FSH_OVRD_SIGEN_NVSTR_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_OVRD_SIGEN_NVSTR_OFFSET: u32 = 0x28;
pub const GC_FLASH_FSH_OVRD_SIGEN_PV_LSB: u32 = 0xb;
pub const GC_FLASH_FSH_OVRD_SIGEN_PV_MASK: u32 = 0x800;
pub const GC_FLASH_FSH_OVRD_SIGEN_PV_SIZE: u32 = 0x1;
pub const GC_FLASH_FSH_OVRD_SIGEN_PV_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_OVRD_SIGEN_PV_OFFSET: u32 = 0x28;
pub const GC_FLASH_FSH_OVRD_SIGEN_EV_LSB: u32 = 0xc;
pub const GC_FLASH_FSH_OVRD_SIGEN_EV_MASK: u32 = 0x1000;
pub const GC_FLASH_FSH_OVRD_SIGEN_EV_SIZE: u32 = 0x1;
pub const GC_FLASH_FSH_OVRD_SIGEN_EV_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_OVRD_SIGEN_EV_OFFSET: u32 = 0x28;
pub const GC_FLASH_FSH_OVRD_SIGEN_DIN_LSB: u32 = 0xd;
pub const GC_FLASH_FSH_OVRD_SIGEN_DIN_MASK: u32 = 0x2000;
pub const GC_FLASH_FSH_OVRD_SIGEN_DIN_SIZE: u32 = 0x1;
pub const GC_FLASH_FSH_OVRD_SIGEN_DIN_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_OVRD_SIGEN_DIN_OFFSET: u32 = 0x28;
pub const GC_FLASH_FSH_OVRD_SIGEN_OFFSET_LSB: u32 = 0xe;
pub const GC_FLASH_FSH_OVRD_SIGEN_OFFSET_MASK: u32 = 0x4000;
pub const GC_FLASH_FSH_OVRD_SIGEN_OFFSET_SIZE: u32 = 0x1;
pub const GC_FLASH_FSH_OVRD_SIGEN_OFFSET_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_OVRD_SIGEN_OFFSET_OFFSET: u32 = 0x28;
pub const GC_FLASH_FSH_OVRD_SIGEN_DOUT_LSB: u32 = 0xf;
pub const GC_FLASH_FSH_OVRD_SIGEN_DOUT_MASK: u32 = 0x8000;
pub const GC_FLASH_FSH_OVRD_SIGEN_DOUT_SIZE: u32 = 0x1;
pub const GC_FLASH_FSH_OVRD_SIGEN_DOUT_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_OVRD_SIGEN_DOUT_OFFSET: u32 = 0x28;
pub const GC_FLASH_FSH_REDUN0_EN_LSB: u32 = 0x0;
pub const GC_FLASH_FSH_REDUN0_EN_MASK: u32 = 0x1;
pub const GC_FLASH_FSH_REDUN0_EN_SIZE: u32 = 0x1;
pub const GC_FLASH_FSH_REDUN0_EN_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_REDUN0_EN_OFFSET: u32 = 0xbc;
pub const GC_FLASH_FSH_REDUN0_REMAP_LSB: u32 = 0x1;
pub const GC_FLASH_FSH_REDUN0_REMAP_MASK: u32 = 0xfe;
pub const GC_FLASH_FSH_REDUN0_REMAP_SIZE: u32 = 0x7;
pub const GC_FLASH_FSH_REDUN0_REMAP_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_REDUN0_REMAP_OFFSET: u32 = 0xbc;
pub const GC_FLASH_FSH_REDUN1_EN_LSB: u32 = 0x0;
pub const GC_FLASH_FSH_REDUN1_EN_MASK: u32 = 0x1;
pub const GC_FLASH_FSH_REDUN1_EN_SIZE: u32 = 0x1;
pub const GC_FLASH_FSH_REDUN1_EN_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_REDUN1_EN_OFFSET: u32 = 0xc0;
pub const GC_FLASH_FSH_REDUN1_REMAP_LSB: u32 = 0x1;
pub const GC_FLASH_FSH_REDUN1_REMAP_MASK: u32 = 0xfe;
pub const GC_FLASH_FSH_REDUN1_REMAP_SIZE: u32 = 0x7;
pub const GC_FLASH_FSH_REDUN1_REMAP_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_REDUN1_REMAP_OFFSET: u32 = 0xc0;
pub const GC_FLASH_FSH_DBG_STATE_LSB: u32 = 0x0;
pub const GC_FLASH_FSH_DBG_STATE_MASK: u32 = 0xf;
pub const GC_FLASH_FSH_DBG_STATE_SIZE: u32 = 0x4;
pub const GC_FLASH_FSH_DBG_STATE_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_DBG_STATE_OFFSET: u32 = 0x16c;
pub const GC_FLASH_FSH_ITOP_PDONEINT_LSB: u32 = 0x0;
pub const GC_FLASH_FSH_ITOP_PDONEINT_MASK: u32 = 0x1;
pub const GC_FLASH_FSH_ITOP_PDONEINT_SIZE: u32 = 0x1;
pub const GC_FLASH_FSH_ITOP_PDONEINT_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_ITOP_PDONEINT_OFFSET: u32 = 0xf04;
pub const GC_FLASH_FSH_ITOP_EDONEINT_LSB: u32 = 0x1;
pub const GC_FLASH_FSH_ITOP_EDONEINT_MASK: u32 = 0x2;
pub const GC_FLASH_FSH_ITOP_EDONEINT_SIZE: u32 = 0x1;
pub const GC_FLASH_FSH_ITOP_EDONEINT_DEFAULT: u32 = 0x0;
pub const GC_FLASH_FSH_ITOP_EDONEINT_OFFSET: u32 = 0xf04;
pub const GC_GLOBALSEC_SEC_CONTROL_PSCU_LFSR_RNG_LSB: u32 = 0x0;
pub const GC_GLOBALSEC_SEC_CONTROL_PSCU_LFSR_RNG_MASK: u32 = 0xf;
pub const GC_GLOBALSEC_SEC_CONTROL_PSCU_LFSR_RNG_SIZE: u32 = 0x4;
pub const GC_GLOBALSEC_SEC_CONTROL_PSCU_LFSR_RNG_DEFAULT: u32 = 0x0;
pub const GC_GLOBALSEC_SEC_CONTROL_PSCU_LFSR_RNG_OFFSET: u32 = 0x26d0;
pub const GC_GLOBALSEC_SEC_CONTROL_RBIU_LFSR_RNG_LSB: u32 = 0x4;
pub const GC_GLOBALSEC_SEC_CONTROL_RBIU_LFSR_RNG_MASK: u32 = 0xf0;
pub const GC_GLOBALSEC_SEC_CONTROL_RBIU_LFSR_RNG_SIZE: u32 = 0x4;
pub const GC_GLOBALSEC_SEC_CONTROL_RBIU_LFSR_RNG_DEFAULT: u32 = 0x0;
pub const GC_GLOBALSEC_SEC_CONTROL_RBIU_LFSR_RNG_OFFSET: u32 = 0x26d0;
pub const GC_GLOBALSEC_SEC_CONTROL_CGOU_LFSR_RNG_LSB: u32 = 0x8;
pub const GC_GLOBALSEC_SEC_CONTROL_CGOU_LFSR_RNG_MASK: u32 = 0xf00;
pub const GC_GLOBALSEC_SEC_CONTROL_CGOU_LFSR_RNG_SIZE: u32 = 0x4;
pub const GC_GLOBALSEC_SEC_CONTROL_CGOU_LFSR_RNG_DEFAULT: u32 = 0x0;
pub const GC_GLOBALSEC_SEC_CONTROL_CGOU_LFSR_RNG_OFFSET: u32 = 0x26d0;
pub const GC_GLOBALSEC_SEC_CONTROL_SEC_MONITOR_MODE_LSB: u32 = 0xc;
pub const GC_GLOBALSEC_SEC_CONTROL_SEC_MONITOR_MODE_MASK: u32 = 0x1000;
pub const GC_GLOBALSEC_SEC_CONTROL_SEC_MONITOR_MODE_SIZE: u32 = 0x1;
pub const GC_GLOBALSEC_SEC_CONTROL_SEC_MONITOR_MODE_DEFAULT: u32 = 0x0;
pub const GC_GLOBALSEC_SEC_CONTROL_SEC_MONITOR_MODE_OFFSET: u32 = 0x26d0;
pub const GC_GLOBALSEC_SEC_CONTROL_SEC_MONITOR_CLR_LSB: u32 = 0xd;
pub const GC_GLOBALSEC_SEC_CONTROL_SEC_MONITOR_CLR_MASK: u32 = 0x2000;
pub const GC_GLOBALSEC_SEC_CONTROL_SEC_MONITOR_CLR_SIZE: u32 = 0x1;
pub const GC_GLOBALSEC_SEC_CONTROL_SEC_MONITOR_CLR_DEFAULT: u32 = 0x0;
pub const GC_GLOBALSEC_SEC_CONTROL_SEC_MONITOR_CLR_OFFSET: u32 = 0x26d0;
pub const GC_GLOBALSEC_SEC_CONTROL_PERR_CLR_LSB: u32 = 0xe;
pub const GC_GLOBALSEC_SEC_CONTROL_PERR_CLR_MASK: u32 = 0x4000;
pub const GC_GLOBALSEC_SEC_CONTROL_PERR_CLR_SIZE: u32 = 0x1;
pub const GC_GLOBALSEC_SEC_CONTROL_PERR_CLR_DEFAULT: u32 = 0x0;
pub const GC_GLOBALSEC_SEC_CONTROL_PERR_CLR_OFFSET: u32 = 0x26d0;
pub const GC_GLOBALSEC_SEC_CONTROL_PSCU_LFSR_EN_LSB: u32 = 0x10;
pub const GC_GLOBALSEC_SEC_CONTROL_PSCU_LFSR_EN_MASK: u32 = 0x10000;
pub const GC_GLOBALSEC_SEC_CONTROL_PSCU_LFSR_EN_SIZE: u32 = 0x1;
pub const GC_GLOBALSEC_SEC_CONTROL_PSCU_LFSR_EN_DEFAULT: u32 = 0x0;
pub const GC_GLOBALSEC_SEC_CONTROL_PSCU_LFSR_EN_OFFSET: u32 = 0x26d0;
pub const GC_GLOBALSEC_SEC_CONTROL_PSCU_SEED_LFSR_LSB: u32 = 0x11;
pub const GC_GLOBALSEC_SEC_CONTROL_PSCU_SEED_LFSR_MASK: u32 = 0x20000;
pub const GC_GLOBALSEC_SEC_CONTROL_PSCU_SEED_LFSR_SIZE: u32 = 0x1;
pub const GC_GLOBALSEC_SEC_CONTROL_PSCU_SEED_LFSR_DEFAULT: u32 = 0x0;
pub const GC_GLOBALSEC_SEC_CONTROL_PSCU_SEED_LFSR_OFFSET: u32 = 0x26d0;
pub const GC_GLOBALSEC_SEC_CONTROL_RBIU_LFSR_EN_LSB: u32 = 0x12;
pub const GC_GLOBALSEC_SEC_CONTROL_RBIU_LFSR_EN_MASK: u32 = 0x40000;
pub const GC_GLOBALSEC_SEC_CONTROL_RBIU_LFSR_EN_SIZE: u32 = 0x1;
pub const GC_GLOBALSEC_SEC_CONTROL_RBIU_LFSR_EN_DEFAULT: u32 = 0x0;
pub const GC_GLOBALSEC_SEC_CONTROL_RBIU_LFSR_EN_OFFSET: u32 = 0x26d0;
pub const GC_GLOBALSEC_SEC_CONTROL_RBIU_SEED_LFSR_LSB: u32 = 0x13;
pub const GC_GLOBALSEC_SEC_CONTROL_RBIU_SEED_LFSR_MASK: u32 = 0x80000;
pub const GC_GLOBALSEC_SEC_CONTROL_RBIU_SEED_LFSR_SIZE: u32 = 0x1;
pub const GC_GLOBALSEC_SEC_CONTROL_RBIU_SEED_LFSR_DEFAULT: u32 = 0x0;
pub const GC_GLOBALSEC_SEC_CONTROL_RBIU_SEED_LFSR_OFFSET: u32 = 0x26d0;
pub const GC_GLOBALSEC_SEC_CONTROL_CGOU_LFSR_EN_LSB: u32 = 0x14;
pub const GC_GLOBALSEC_SEC_CONTROL_CGOU_LFSR_EN_MASK: u32 = 0x100000;
pub const GC_GLOBALSEC_SEC_CONTROL_CGOU_LFSR_EN_SIZE: u32 = 0x1;
pub const GC_GLOBALSEC_SEC_CONTROL_CGOU_LFSR_EN_DEFAULT: u32 = 0x0;
pub const GC_GLOBALSEC_SEC_CONTROL_CGOU_LFSR_EN_OFFSET: u32 = 0x26d0;
pub const GC_GLOBALSEC_SEC_CONTROL_CGOU_SEED_LFSR_LSB: u32 = 0x15;
pub const GC_GLOBALSEC_SEC_CONTROL_CGOU_SEED_LFSR_MASK: u32 = 0x200000;
pub const GC_GLOBALSEC_SEC_CONTROL_CGOU_SEED_LFSR_SIZE: u32 = 0x1;
pub const GC_GLOBALSEC_SEC_CONTROL_CGOU_SEED_LFSR_DEFAULT: u32 = 0x0;
pub const GC_GLOBALSEC_SEC_CONTROL_CGOU_SEED_LFSR_OFFSET: u32 = 0x26d0;
pub const GC_GLOBALSEC_SEC_CONTROL_PPBLOCK_LSB: u32 = 0x18;
pub const GC_GLOBALSEC_SEC_CONTROL_PPBLOCK_MASK: u32 = 0x3f000000;
pub const GC_GLOBALSEC_SEC_CONTROL_PPBLOCK_SIZE: u32 = 0x6;
pub const GC_GLOBALSEC_SEC_CONTROL_PPBLOCK_DEFAULT: u32 = 0x0;
pub const GC_GLOBALSEC_SEC_CONTROL_PPBLOCK_OFFSET: u32 = 0x26d0;
pub const GC_GLOBALSEC_SEC_CONTROL_REG_BANK_CLR_LSB: u32 = 0x1f;
pub const GC_GLOBALSEC_SEC_CONTROL_REG_BANK_CLR_MASK: u32 = 0x80000000;
pub const GC_GLOBALSEC_SEC_CONTROL_REG_BANK_CLR_SIZE: u32 = 0x1;
pub const GC_GLOBALSEC_SEC_CONTROL_REG_BANK_CLR_DEFAULT: u32 = 0x0;
pub const GC_GLOBALSEC_SEC_CONTROL_REG_BANK_CLR_OFFSET: u32 = 0x26d0;
pub const GC_GLOBALSEC_DBG_CONTROL_DISABLEDEBUG_LSB: u32 = 0x0;
pub const GC_GLOBALSEC_DBG_CONTROL_DISABLEDEBUG_MASK: u32 = 0x1;
pub const GC_GLOBALSEC_DBG_CONTROL_DISABLEDEBUG_SIZE: u32 = 0x1;
pub const GC_GLOBALSEC_DBG_CONTROL_DISABLEDEBUG_DEFAULT: u32 = 0x0;
pub const GC_GLOBALSEC_DBG_CONTROL_DISABLEDEBUG_OFFSET: u32 = 0xb1dc;
pub const GC_GLOBALSEC_DBG_CONTROL_DISABLETRACE_LSB: u32 = 0x1;
pub const GC_GLOBALSEC_DBG_CONTROL_DISABLETRACE_MASK: u32 = 0x2;
pub const GC_GLOBALSEC_DBG_CONTROL_DISABLETRACE_SIZE: u32 = 0x1;
pub const GC_GLOBALSEC_DBG_CONTROL_DISABLETRACE_DEFAULT: u32 = 0x0;
pub const GC_GLOBALSEC_DBG_CONTROL_DISABLETRACE_OFFSET: u32 = 0xb1dc;
pub const GC_GLOBALSEC_VERSION_CHANGE_LSB: u32 = 0x0;
pub const GC_GLOBALSEC_VERSION_CHANGE_MASK: u32 = 0xffffff;
pub const GC_GLOBALSEC_VERSION_CHANGE_SIZE: u32 = 0x18;
pub const GC_GLOBALSEC_VERSION_CHANGE_DEFAULT: u32 = 0xb407;
pub const GC_GLOBALSEC_VERSION_CHANGE_OFFSET: u32 = 0xb2b0;
pub const GC_GLOBALSEC_VERSION_REVISION_LSB: u32 = 0x18;
pub const GC_GLOBALSEC_VERSION_REVISION_MASK: u32 = 0xff000000;
pub const GC_GLOBALSEC_VERSION_REVISION_SIZE: u32 = 0x8;
pub const GC_GLOBALSEC_VERSION_REVISION_DEFAULT: u32 = 0x1;
pub const GC_GLOBALSEC_VERSION_REVISION_OFFSET: u32 = 0xb2b0;
pub const GC_I2C_CTRL_PHASESTEPS_P0_LSB: u32 = 0x0;
pub const GC_I2C_CTRL_PHASESTEPS_P0_MASK: u32 = 0x3f;
pub const GC_I2C_CTRL_PHASESTEPS_P0_SIZE: u32 = 0x6;
pub const GC_I2C_CTRL_PHASESTEPS_P0_DEFAULT: u32 = 0x6;
pub const GC_I2C_CTRL_PHASESTEPS_P0_OFFSET: u32 = 0x8;
pub const GC_I2C_CTRL_PHASESTEPS_P1_LSB: u32 = 0x6;
pub const GC_I2C_CTRL_PHASESTEPS_P1_MASK: u32 = 0xfc0;
pub const GC_I2C_CTRL_PHASESTEPS_P1_SIZE: u32 = 0x6;
pub const GC_I2C_CTRL_PHASESTEPS_P1_DEFAULT: u32 = 0x6;
pub const GC_I2C_CTRL_PHASESTEPS_P1_OFFSET: u32 = 0x8;
pub const GC_I2C_CTRL_PHASESTEPS_P2_LSB: u32 = 0xc;
pub const GC_I2C_CTRL_PHASESTEPS_P2_MASK: u32 = 0x3f000;
pub const GC_I2C_CTRL_PHASESTEPS_P2_SIZE: u32 = 0x6;
pub const GC_I2C_CTRL_PHASESTEPS_P2_DEFAULT: u32 = 0x8;
pub const GC_I2C_CTRL_PHASESTEPS_P2_OFFSET: u32 = 0x8;
pub const GC_I2C_CTRL_PHASESTEPS_P3_LSB: u32 = 0x12;
pub const GC_I2C_CTRL_PHASESTEPS_P3_MASK: u32 = 0xfc0000;
pub const GC_I2C_CTRL_PHASESTEPS_P3_SIZE: u32 = 0x6;
pub const GC_I2C_CTRL_PHASESTEPS_P3_DEFAULT: u32 = 0x6;
pub const GC_I2C_CTRL_PHASESTEPS_P3_OFFSET: u32 = 0x8;
pub const GC_I2C_CTRL_SDA_VAL_FREE_BUS_PHASE0_LSB: u32 = 0x0;
pub const GC_I2C_CTRL_SDA_VAL_FREE_BUS_PHASE0_MASK: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_VAL_FREE_BUS_PHASE0_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_VAL_FREE_BUS_PHASE0_DEFAULT: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_VAL_FREE_BUS_PHASE0_OFFSET: u32 = 0xc;
pub const GC_I2C_CTRL_SDA_VAL_FREE_BUS_PHASE1_LSB: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_VAL_FREE_BUS_PHASE1_MASK: u32 = 0x2;
pub const GC_I2C_CTRL_SDA_VAL_FREE_BUS_PHASE1_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_VAL_FREE_BUS_PHASE1_DEFAULT: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_VAL_FREE_BUS_PHASE1_OFFSET: u32 = 0xc;
pub const GC_I2C_CTRL_SDA_VAL_FREE_BUS_PHASE2_LSB: u32 = 0x2;
pub const GC_I2C_CTRL_SDA_VAL_FREE_BUS_PHASE2_MASK: u32 = 0x4;
pub const GC_I2C_CTRL_SDA_VAL_FREE_BUS_PHASE2_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_VAL_FREE_BUS_PHASE2_DEFAULT: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_VAL_FREE_BUS_PHASE2_OFFSET: u32 = 0xc;
pub const GC_I2C_CTRL_SDA_VAL_FREE_BUS_LSB: u32 = 0x3;
pub const GC_I2C_CTRL_SDA_VAL_FREE_BUS_MASK: u32 = 0x8;
pub const GC_I2C_CTRL_SDA_VAL_FREE_BUS_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_VAL_FREE_BUS_DEFAULT: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_VAL_FREE_BUS_OFFSET: u32 = 0xc;
pub const GC_I2C_CTRL_SDA_VAL_WRITE0_PHASE0_LSB: u32 = 0x4;
pub const GC_I2C_CTRL_SDA_VAL_WRITE0_PHASE0_MASK: u32 = 0x10;
pub const GC_I2C_CTRL_SDA_VAL_WRITE0_PHASE0_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_VAL_WRITE0_PHASE0_DEFAULT: u32 = 0x0;
pub const GC_I2C_CTRL_SDA_VAL_WRITE0_PHASE0_OFFSET: u32 = 0xc;
pub const GC_I2C_CTRL_SDA_VAL_WRITE0_PHASE1_LSB: u32 = 0x5;
pub const GC_I2C_CTRL_SDA_VAL_WRITE0_PHASE1_MASK: u32 = 0x20;
pub const GC_I2C_CTRL_SDA_VAL_WRITE0_PHASE1_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_VAL_WRITE0_PHASE1_DEFAULT: u32 = 0x0;
pub const GC_I2C_CTRL_SDA_VAL_WRITE0_PHASE1_OFFSET: u32 = 0xc;
pub const GC_I2C_CTRL_SDA_VAL_WRITE0_PHASE2_LSB: u32 = 0x6;
pub const GC_I2C_CTRL_SDA_VAL_WRITE0_PHASE2_MASK: u32 = 0x40;
pub const GC_I2C_CTRL_SDA_VAL_WRITE0_PHASE2_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_VAL_WRITE0_PHASE2_DEFAULT: u32 = 0x0;
pub const GC_I2C_CTRL_SDA_VAL_WRITE0_PHASE2_OFFSET: u32 = 0xc;
pub const GC_I2C_CTRL_SDA_VAL_STANDBY_VAL0_LSB: u32 = 0x7;
pub const GC_I2C_CTRL_SDA_VAL_STANDBY_VAL0_MASK: u32 = 0x80;
pub const GC_I2C_CTRL_SDA_VAL_STANDBY_VAL0_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_VAL_STANDBY_VAL0_DEFAULT: u32 = 0x0;
pub const GC_I2C_CTRL_SDA_VAL_STANDBY_VAL0_OFFSET: u32 = 0xc;
pub const GC_I2C_CTRL_SDA_VAL_WRITE1_PHASE0_LSB: u32 = 0x8;
pub const GC_I2C_CTRL_SDA_VAL_WRITE1_PHASE0_MASK: u32 = 0x100;
pub const GC_I2C_CTRL_SDA_VAL_WRITE1_PHASE0_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_VAL_WRITE1_PHASE0_DEFAULT: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_VAL_WRITE1_PHASE0_OFFSET: u32 = 0xc;
pub const GC_I2C_CTRL_SDA_VAL_WRITE1_PHASE1_LSB: u32 = 0x9;
pub const GC_I2C_CTRL_SDA_VAL_WRITE1_PHASE1_MASK: u32 = 0x200;
pub const GC_I2C_CTRL_SDA_VAL_WRITE1_PHASE1_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_VAL_WRITE1_PHASE1_DEFAULT: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_VAL_WRITE1_PHASE1_OFFSET: u32 = 0xc;
pub const GC_I2C_CTRL_SDA_VAL_WRITE1_PHASE2_LSB: u32 = 0xa;
pub const GC_I2C_CTRL_SDA_VAL_WRITE1_PHASE2_MASK: u32 = 0x400;
pub const GC_I2C_CTRL_SDA_VAL_WRITE1_PHASE2_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_VAL_WRITE1_PHASE2_DEFAULT: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_VAL_WRITE1_PHASE2_OFFSET: u32 = 0xc;
pub const GC_I2C_CTRL_SDA_VAL_STANDBY_VAL1_LSB: u32 = 0xb;
pub const GC_I2C_CTRL_SDA_VAL_STANDBY_VAL1_MASK: u32 = 0x800;
pub const GC_I2C_CTRL_SDA_VAL_STANDBY_VAL1_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_VAL_STANDBY_VAL1_DEFAULT: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_VAL_STANDBY_VAL1_OFFSET: u32 = 0xc;
pub const GC_I2C_CTRL_SDA_VAL_READ_PHASE0_LSB: u32 = 0xc;
pub const GC_I2C_CTRL_SDA_VAL_READ_PHASE0_MASK: u32 = 0x1000;
pub const GC_I2C_CTRL_SDA_VAL_READ_PHASE0_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_VAL_READ_PHASE0_DEFAULT: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_VAL_READ_PHASE0_OFFSET: u32 = 0xc;
pub const GC_I2C_CTRL_SDA_VAL_READ_PHASE1_LSB: u32 = 0xd;
pub const GC_I2C_CTRL_SDA_VAL_READ_PHASE1_MASK: u32 = 0x2000;
pub const GC_I2C_CTRL_SDA_VAL_READ_PHASE1_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_VAL_READ_PHASE1_DEFAULT: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_VAL_READ_PHASE1_OFFSET: u32 = 0xc;
pub const GC_I2C_CTRL_SDA_VAL_READ_PHASE2_LSB: u32 = 0xe;
pub const GC_I2C_CTRL_SDA_VAL_READ_PHASE2_MASK: u32 = 0x4000;
pub const GC_I2C_CTRL_SDA_VAL_READ_PHASE2_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_VAL_READ_PHASE2_DEFAULT: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_VAL_READ_PHASE2_OFFSET: u32 = 0xc;
pub const GC_I2C_CTRL_SDA_VAL_HOLD0_PHASE0_LSB: u32 = 0xf;
pub const GC_I2C_CTRL_SDA_VAL_HOLD0_PHASE0_MASK: u32 = 0x8000;
pub const GC_I2C_CTRL_SDA_VAL_HOLD0_PHASE0_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_VAL_HOLD0_PHASE0_DEFAULT: u32 = 0x0;
pub const GC_I2C_CTRL_SDA_VAL_HOLD0_PHASE0_OFFSET: u32 = 0xc;
pub const GC_I2C_CTRL_SDA_VAL_START_PHASE0_LSB: u32 = 0x10;
pub const GC_I2C_CTRL_SDA_VAL_START_PHASE0_MASK: u32 = 0x10000;
pub const GC_I2C_CTRL_SDA_VAL_START_PHASE0_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_VAL_START_PHASE0_DEFAULT: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_VAL_START_PHASE0_OFFSET: u32 = 0xc;
pub const GC_I2C_CTRL_SDA_VAL_START_PHASE1_LSB: u32 = 0x11;
pub const GC_I2C_CTRL_SDA_VAL_START_PHASE1_MASK: u32 = 0x20000;
pub const GC_I2C_CTRL_SDA_VAL_START_PHASE1_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_VAL_START_PHASE1_DEFAULT: u32 = 0x0;
pub const GC_I2C_CTRL_SDA_VAL_START_PHASE1_OFFSET: u32 = 0xc;
pub const GC_I2C_CTRL_SDA_VAL_START_PHASE2_LSB: u32 = 0x12;
pub const GC_I2C_CTRL_SDA_VAL_START_PHASE2_MASK: u32 = 0x40000;
pub const GC_I2C_CTRL_SDA_VAL_START_PHASE2_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_VAL_START_PHASE2_DEFAULT: u32 = 0x0;
pub const GC_I2C_CTRL_SDA_VAL_START_PHASE2_OFFSET: u32 = 0xc;
pub const GC_I2C_CTRL_SDA_VAL_ERROR_SCL_CONFLICT_LSB: u32 = 0x13;
pub const GC_I2C_CTRL_SDA_VAL_ERROR_SCL_CONFLICT_MASK: u32 = 0x80000;
pub const GC_I2C_CTRL_SDA_VAL_ERROR_SCL_CONFLICT_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_VAL_ERROR_SCL_CONFLICT_DEFAULT: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_VAL_ERROR_SCL_CONFLICT_OFFSET: u32 = 0xc;
pub const GC_I2C_CTRL_SDA_VAL_STOP_PHASE0_LSB: u32 = 0x14;
pub const GC_I2C_CTRL_SDA_VAL_STOP_PHASE0_MASK: u32 = 0x100000;
pub const GC_I2C_CTRL_SDA_VAL_STOP_PHASE0_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_VAL_STOP_PHASE0_DEFAULT: u32 = 0x0;
pub const GC_I2C_CTRL_SDA_VAL_STOP_PHASE0_OFFSET: u32 = 0xc;
pub const GC_I2C_CTRL_SDA_VAL_STOP_PHASE1_LSB: u32 = 0x15;
pub const GC_I2C_CTRL_SDA_VAL_STOP_PHASE1_MASK: u32 = 0x200000;
pub const GC_I2C_CTRL_SDA_VAL_STOP_PHASE1_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_VAL_STOP_PHASE1_DEFAULT: u32 = 0x0;
pub const GC_I2C_CTRL_SDA_VAL_STOP_PHASE1_OFFSET: u32 = 0xc;
pub const GC_I2C_CTRL_SDA_VAL_STOP_PHASE2_LSB: u32 = 0x16;
pub const GC_I2C_CTRL_SDA_VAL_STOP_PHASE2_MASK: u32 = 0x400000;
pub const GC_I2C_CTRL_SDA_VAL_STOP_PHASE2_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_VAL_STOP_PHASE2_DEFAULT: u32 = 0x0;
pub const GC_I2C_CTRL_SDA_VAL_STOP_PHASE2_OFFSET: u32 = 0xc;
pub const GC_I2C_CTRL_SDA_VAL_ERROR_SDA_CONFLICT_LSB: u32 = 0x17;
pub const GC_I2C_CTRL_SDA_VAL_ERROR_SDA_CONFLICT_MASK: u32 = 0x800000;
pub const GC_I2C_CTRL_SDA_VAL_ERROR_SDA_CONFLICT_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_VAL_ERROR_SDA_CONFLICT_DEFAULT: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_VAL_ERROR_SDA_CONFLICT_OFFSET: u32 = 0xc;
pub const GC_I2C_CTRL_SDA_VAL_SCL0_PHASE0_LSB: u32 = 0x18;
pub const GC_I2C_CTRL_SDA_VAL_SCL0_PHASE0_MASK: u32 = 0x1000000;
pub const GC_I2C_CTRL_SDA_VAL_SCL0_PHASE0_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_VAL_SCL0_PHASE0_DEFAULT: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_VAL_SCL0_PHASE0_OFFSET: u32 = 0xc;
pub const GC_I2C_CTRL_SDA_OVRD_HOLD0_PHASE0_LSB: u32 = 0x0;
pub const GC_I2C_CTRL_SDA_OVRD_HOLD0_PHASE0_MASK: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_OVRD_HOLD0_PHASE0_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_OVRD_HOLD0_PHASE0_DEFAULT: u32 = 0x0;
pub const GC_I2C_CTRL_SDA_OVRD_HOLD0_PHASE0_OFFSET: u32 = 0x10;
pub const GC_I2C_CTRL_SDA_OVRD_READ_PHASE0_LSB: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_OVRD_READ_PHASE0_MASK: u32 = 0x2;
pub const GC_I2C_CTRL_SDA_OVRD_READ_PHASE0_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_OVRD_READ_PHASE0_DEFAULT: u32 = 0x0;
pub const GC_I2C_CTRL_SDA_OVRD_READ_PHASE0_OFFSET: u32 = 0x10;
pub const GC_I2C_CTRL_SDA_OVRD_SCL0_PHASE0_LSB: u32 = 0x2;
pub const GC_I2C_CTRL_SDA_OVRD_SCL0_PHASE0_MASK: u32 = 0x4;
pub const GC_I2C_CTRL_SDA_OVRD_SCL0_PHASE0_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_OVRD_SCL0_PHASE0_DEFAULT: u32 = 0x0;
pub const GC_I2C_CTRL_SDA_OVRD_SCL0_PHASE0_OFFSET: u32 = 0x10;
pub const GC_I2C_CTRL_SDA_OVRD_START_PHASE0_LSB: u32 = 0x3;
pub const GC_I2C_CTRL_SDA_OVRD_START_PHASE0_MASK: u32 = 0x8;
pub const GC_I2C_CTRL_SDA_OVRD_START_PHASE0_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_OVRD_START_PHASE0_DEFAULT: u32 = 0x0;
pub const GC_I2C_CTRL_SDA_OVRD_START_PHASE0_OFFSET: u32 = 0x10;
pub const GC_I2C_CTRL_SDA_OVRD_STOP_PHASE0_LSB: u32 = 0x4;
pub const GC_I2C_CTRL_SDA_OVRD_STOP_PHASE0_MASK: u32 = 0x10;
pub const GC_I2C_CTRL_SDA_OVRD_STOP_PHASE0_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_OVRD_STOP_PHASE0_DEFAULT: u32 = 0x0;
pub const GC_I2C_CTRL_SDA_OVRD_STOP_PHASE0_OFFSET: u32 = 0x10;
pub const GC_I2C_CTRL_SDA_OVRD_WRITE0_PHASE0_LSB: u32 = 0x5;
pub const GC_I2C_CTRL_SDA_OVRD_WRITE0_PHASE0_MASK: u32 = 0x20;
pub const GC_I2C_CTRL_SDA_OVRD_WRITE0_PHASE0_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_OVRD_WRITE0_PHASE0_DEFAULT: u32 = 0x0;
pub const GC_I2C_CTRL_SDA_OVRD_WRITE0_PHASE0_OFFSET: u32 = 0x10;
pub const GC_I2C_CTRL_SDA_OVRD_WRITE1_PHASE0_LSB: u32 = 0x6;
pub const GC_I2C_CTRL_SDA_OVRD_WRITE1_PHASE0_MASK: u32 = 0x40;
pub const GC_I2C_CTRL_SDA_OVRD_WRITE1_PHASE0_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_OVRD_WRITE1_PHASE0_DEFAULT: u32 = 0x0;
pub const GC_I2C_CTRL_SDA_OVRD_WRITE1_PHASE0_OFFSET: u32 = 0x10;
pub const GC_I2C_CTRL_SDA_OVRD_FREE_BUS_PHASE0_LSB: u32 = 0x7;
pub const GC_I2C_CTRL_SDA_OVRD_FREE_BUS_PHASE0_MASK: u32 = 0x80;
pub const GC_I2C_CTRL_SDA_OVRD_FREE_BUS_PHASE0_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_OVRD_FREE_BUS_PHASE0_DEFAULT: u32 = 0x0;
pub const GC_I2C_CTRL_SDA_OVRD_FREE_BUS_PHASE0_OFFSET: u32 = 0x10;
pub const GC_I2C_CTRL_SDA_OVRD_FREE_BUS_PHASE1_LSB: u32 = 0x8;
pub const GC_I2C_CTRL_SDA_OVRD_FREE_BUS_PHASE1_MASK: u32 = 0x100;
pub const GC_I2C_CTRL_SDA_OVRD_FREE_BUS_PHASE1_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_OVRD_FREE_BUS_PHASE1_DEFAULT: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_OVRD_FREE_BUS_PHASE1_OFFSET: u32 = 0x10;
pub const GC_I2C_CTRL_SDA_OVRD_FREE_BUS_PHASE2_LSB: u32 = 0x9;
pub const GC_I2C_CTRL_SDA_OVRD_FREE_BUS_PHASE2_MASK: u32 = 0x200;
pub const GC_I2C_CTRL_SDA_OVRD_FREE_BUS_PHASE2_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_OVRD_FREE_BUS_PHASE2_DEFAULT: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_OVRD_FREE_BUS_PHASE2_OFFSET: u32 = 0x10;
pub const GC_I2C_CTRL_SDA_OVRD_ERROR_SDA_CONFLICT_LSB: u32 = 0xa;
pub const GC_I2C_CTRL_SDA_OVRD_ERROR_SDA_CONFLICT_MASK: u32 = 0x400;
pub const GC_I2C_CTRL_SDA_OVRD_ERROR_SDA_CONFLICT_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SDA_OVRD_ERROR_SDA_CONFLICT_DEFAULT: u32 = 0x0;
pub const GC_I2C_CTRL_SDA_OVRD_ERROR_SDA_CONFLICT_OFFSET: u32 = 0x10;
pub const GC_I2C_CTRL_SCL_VAL_FREE_BUS_PHASE0_LSB: u32 = 0x0;
pub const GC_I2C_CTRL_SCL_VAL_FREE_BUS_PHASE0_MASK: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_VAL_FREE_BUS_PHASE0_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_VAL_FREE_BUS_PHASE0_DEFAULT: u32 = 0x0;
pub const GC_I2C_CTRL_SCL_VAL_FREE_BUS_PHASE0_OFFSET: u32 = 0x14;
pub const GC_I2C_CTRL_SCL_VAL_FREE_BUS_PHASE1_LSB: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_VAL_FREE_BUS_PHASE1_MASK: u32 = 0x2;
pub const GC_I2C_CTRL_SCL_VAL_FREE_BUS_PHASE1_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_VAL_FREE_BUS_PHASE1_DEFAULT: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_VAL_FREE_BUS_PHASE1_OFFSET: u32 = 0x14;
pub const GC_I2C_CTRL_SCL_VAL_FREE_BUS_PHASE2_LSB: u32 = 0x2;
pub const GC_I2C_CTRL_SCL_VAL_FREE_BUS_PHASE2_MASK: u32 = 0x4;
pub const GC_I2C_CTRL_SCL_VAL_FREE_BUS_PHASE2_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_VAL_FREE_BUS_PHASE2_DEFAULT: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_VAL_FREE_BUS_PHASE2_OFFSET: u32 = 0x14;
pub const GC_I2C_CTRL_SCL_VAL_FREE_BUS_LSB: u32 = 0x3;
pub const GC_I2C_CTRL_SCL_VAL_FREE_BUS_MASK: u32 = 0x8;
pub const GC_I2C_CTRL_SCL_VAL_FREE_BUS_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_VAL_FREE_BUS_DEFAULT: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_VAL_FREE_BUS_OFFSET: u32 = 0x14;
pub const GC_I2C_CTRL_SCL_VAL_WRITE0_PHASE0_LSB: u32 = 0x4;
pub const GC_I2C_CTRL_SCL_VAL_WRITE0_PHASE0_MASK: u32 = 0x10;
pub const GC_I2C_CTRL_SCL_VAL_WRITE0_PHASE0_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_VAL_WRITE0_PHASE0_DEFAULT: u32 = 0x0;
pub const GC_I2C_CTRL_SCL_VAL_WRITE0_PHASE0_OFFSET: u32 = 0x14;
pub const GC_I2C_CTRL_SCL_VAL_WRITE0_PHASE1_LSB: u32 = 0x5;
pub const GC_I2C_CTRL_SCL_VAL_WRITE0_PHASE1_MASK: u32 = 0x20;
pub const GC_I2C_CTRL_SCL_VAL_WRITE0_PHASE1_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_VAL_WRITE0_PHASE1_DEFAULT: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_VAL_WRITE0_PHASE1_OFFSET: u32 = 0x14;
pub const GC_I2C_CTRL_SCL_VAL_WRITE0_PHASE2_LSB: u32 = 0x6;
pub const GC_I2C_CTRL_SCL_VAL_WRITE0_PHASE2_MASK: u32 = 0x40;
pub const GC_I2C_CTRL_SCL_VAL_WRITE0_PHASE2_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_VAL_WRITE0_PHASE2_DEFAULT: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_VAL_WRITE0_PHASE2_OFFSET: u32 = 0x14;
pub const GC_I2C_CTRL_SCL_VAL_STANDBY_VAL0_LSB: u32 = 0x7;
pub const GC_I2C_CTRL_SCL_VAL_STANDBY_VAL0_MASK: u32 = 0x80;
pub const GC_I2C_CTRL_SCL_VAL_STANDBY_VAL0_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_VAL_STANDBY_VAL0_DEFAULT: u32 = 0x0;
pub const GC_I2C_CTRL_SCL_VAL_STANDBY_VAL0_OFFSET: u32 = 0x14;
pub const GC_I2C_CTRL_SCL_VAL_WRITE1_PHASE0_LSB: u32 = 0x8;
pub const GC_I2C_CTRL_SCL_VAL_WRITE1_PHASE0_MASK: u32 = 0x100;
pub const GC_I2C_CTRL_SCL_VAL_WRITE1_PHASE0_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_VAL_WRITE1_PHASE0_DEFAULT: u32 = 0x0;
pub const GC_I2C_CTRL_SCL_VAL_WRITE1_PHASE0_OFFSET: u32 = 0x14;
pub const GC_I2C_CTRL_SCL_VAL_WRITE1_PHASE1_LSB: u32 = 0x9;
pub const GC_I2C_CTRL_SCL_VAL_WRITE1_PHASE1_MASK: u32 = 0x200;
pub const GC_I2C_CTRL_SCL_VAL_WRITE1_PHASE1_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_VAL_WRITE1_PHASE1_DEFAULT: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_VAL_WRITE1_PHASE1_OFFSET: u32 = 0x14;
pub const GC_I2C_CTRL_SCL_VAL_WRITE1_PHASE2_LSB: u32 = 0xa;
pub const GC_I2C_CTRL_SCL_VAL_WRITE1_PHASE2_MASK: u32 = 0x400;
pub const GC_I2C_CTRL_SCL_VAL_WRITE1_PHASE2_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_VAL_WRITE1_PHASE2_DEFAULT: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_VAL_WRITE1_PHASE2_OFFSET: u32 = 0x14;
pub const GC_I2C_CTRL_SCL_VAL_STANDBY_VAL1_LSB: u32 = 0xb;
pub const GC_I2C_CTRL_SCL_VAL_STANDBY_VAL1_MASK: u32 = 0x800;
pub const GC_I2C_CTRL_SCL_VAL_STANDBY_VAL1_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_VAL_STANDBY_VAL1_DEFAULT: u32 = 0x0;
pub const GC_I2C_CTRL_SCL_VAL_STANDBY_VAL1_OFFSET: u32 = 0x14;
pub const GC_I2C_CTRL_SCL_VAL_READ_PHASE0_LSB: u32 = 0xc;
pub const GC_I2C_CTRL_SCL_VAL_READ_PHASE0_MASK: u32 = 0x1000;
pub const GC_I2C_CTRL_SCL_VAL_READ_PHASE0_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_VAL_READ_PHASE0_DEFAULT: u32 = 0x0;
pub const GC_I2C_CTRL_SCL_VAL_READ_PHASE0_OFFSET: u32 = 0x14;
pub const GC_I2C_CTRL_SCL_VAL_READ_PHASE1_LSB: u32 = 0xd;
pub const GC_I2C_CTRL_SCL_VAL_READ_PHASE1_MASK: u32 = 0x2000;
pub const GC_I2C_CTRL_SCL_VAL_READ_PHASE1_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_VAL_READ_PHASE1_DEFAULT: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_VAL_READ_PHASE1_OFFSET: u32 = 0x14;
pub const GC_I2C_CTRL_SCL_VAL_READ_PHASE2_LSB: u32 = 0xe;
pub const GC_I2C_CTRL_SCL_VAL_READ_PHASE2_MASK: u32 = 0x4000;
pub const GC_I2C_CTRL_SCL_VAL_READ_PHASE2_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_VAL_READ_PHASE2_DEFAULT: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_VAL_READ_PHASE2_OFFSET: u32 = 0x14;
pub const GC_I2C_CTRL_SCL_VAL_HOLD0_PHASE0_LSB: u32 = 0xf;
pub const GC_I2C_CTRL_SCL_VAL_HOLD0_PHASE0_MASK: u32 = 0x8000;
pub const GC_I2C_CTRL_SCL_VAL_HOLD0_PHASE0_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_VAL_HOLD0_PHASE0_DEFAULT: u32 = 0x0;
pub const GC_I2C_CTRL_SCL_VAL_HOLD0_PHASE0_OFFSET: u32 = 0x14;
pub const GC_I2C_CTRL_SCL_VAL_START_PHASE0_LSB: u32 = 0x10;
pub const GC_I2C_CTRL_SCL_VAL_START_PHASE0_MASK: u32 = 0x10000;
pub const GC_I2C_CTRL_SCL_VAL_START_PHASE0_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_VAL_START_PHASE0_DEFAULT: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_VAL_START_PHASE0_OFFSET: u32 = 0x14;
pub const GC_I2C_CTRL_SCL_VAL_START_PHASE1_LSB: u32 = 0x11;
pub const GC_I2C_CTRL_SCL_VAL_START_PHASE1_MASK: u32 = 0x20000;
pub const GC_I2C_CTRL_SCL_VAL_START_PHASE1_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_VAL_START_PHASE1_DEFAULT: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_VAL_START_PHASE1_OFFSET: u32 = 0x14;
pub const GC_I2C_CTRL_SCL_VAL_START_PHASE2_LSB: u32 = 0x12;
pub const GC_I2C_CTRL_SCL_VAL_START_PHASE2_MASK: u32 = 0x40000;
pub const GC_I2C_CTRL_SCL_VAL_START_PHASE2_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_VAL_START_PHASE2_DEFAULT: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_VAL_START_PHASE2_OFFSET: u32 = 0x14;
pub const GC_I2C_CTRL_SCL_VAL_ERROR_SCL_CONFLICT_LSB: u32 = 0x13;
pub const GC_I2C_CTRL_SCL_VAL_ERROR_SCL_CONFLICT_MASK: u32 = 0x80000;
pub const GC_I2C_CTRL_SCL_VAL_ERROR_SCL_CONFLICT_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_VAL_ERROR_SCL_CONFLICT_DEFAULT: u32 = 0x0;
pub const GC_I2C_CTRL_SCL_VAL_ERROR_SCL_CONFLICT_OFFSET: u32 = 0x14;
pub const GC_I2C_CTRL_SCL_VAL_STOP_PHASE0_LSB: u32 = 0x14;
pub const GC_I2C_CTRL_SCL_VAL_STOP_PHASE0_MASK: u32 = 0x100000;
pub const GC_I2C_CTRL_SCL_VAL_STOP_PHASE0_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_VAL_STOP_PHASE0_DEFAULT: u32 = 0x0;
pub const GC_I2C_CTRL_SCL_VAL_STOP_PHASE0_OFFSET: u32 = 0x14;
pub const GC_I2C_CTRL_SCL_VAL_STOP_PHASE1_LSB: u32 = 0x15;
pub const GC_I2C_CTRL_SCL_VAL_STOP_PHASE1_MASK: u32 = 0x200000;
pub const GC_I2C_CTRL_SCL_VAL_STOP_PHASE1_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_VAL_STOP_PHASE1_DEFAULT: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_VAL_STOP_PHASE1_OFFSET: u32 = 0x14;
pub const GC_I2C_CTRL_SCL_VAL_STOP_PHASE2_LSB: u32 = 0x16;
pub const GC_I2C_CTRL_SCL_VAL_STOP_PHASE2_MASK: u32 = 0x400000;
pub const GC_I2C_CTRL_SCL_VAL_STOP_PHASE2_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_VAL_STOP_PHASE2_DEFAULT: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_VAL_STOP_PHASE2_OFFSET: u32 = 0x14;
pub const GC_I2C_CTRL_SCL_VAL_ERROR_SDA_CONFLICT_LSB: u32 = 0x17;
pub const GC_I2C_CTRL_SCL_VAL_ERROR_SDA_CONFLICT_MASK: u32 = 0x800000;
pub const GC_I2C_CTRL_SCL_VAL_ERROR_SDA_CONFLICT_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_VAL_ERROR_SDA_CONFLICT_DEFAULT: u32 = 0x0;
pub const GC_I2C_CTRL_SCL_VAL_ERROR_SDA_CONFLICT_OFFSET: u32 = 0x14;
pub const GC_I2C_CTRL_SCL_VAL_SCL0_PHASE0_LSB: u32 = 0x18;
pub const GC_I2C_CTRL_SCL_VAL_SCL0_PHASE0_MASK: u32 = 0x1000000;
pub const GC_I2C_CTRL_SCL_VAL_SCL0_PHASE0_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_VAL_SCL0_PHASE0_DEFAULT: u32 = 0x0;
pub const GC_I2C_CTRL_SCL_VAL_SCL0_PHASE0_OFFSET: u32 = 0x14;
pub const GC_I2C_CTRL_SCL_OVRD_HOLD0_PHASE0_LSB: u32 = 0x0;
pub const GC_I2C_CTRL_SCL_OVRD_HOLD0_PHASE0_MASK: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_OVRD_HOLD0_PHASE0_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_OVRD_HOLD0_PHASE0_DEFAULT: u32 = 0x0;
pub const GC_I2C_CTRL_SCL_OVRD_HOLD0_PHASE0_OFFSET: u32 = 0x18;
pub const GC_I2C_CTRL_SCL_OVRD_READ_PHASE0_LSB: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_OVRD_READ_PHASE0_MASK: u32 = 0x2;
pub const GC_I2C_CTRL_SCL_OVRD_READ_PHASE0_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_OVRD_READ_PHASE0_DEFAULT: u32 = 0x0;
pub const GC_I2C_CTRL_SCL_OVRD_READ_PHASE0_OFFSET: u32 = 0x18;
pub const GC_I2C_CTRL_SCL_OVRD_SCL0_PHASE0_LSB: u32 = 0x2;
pub const GC_I2C_CTRL_SCL_OVRD_SCL0_PHASE0_MASK: u32 = 0x4;
pub const GC_I2C_CTRL_SCL_OVRD_SCL0_PHASE0_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_OVRD_SCL0_PHASE0_DEFAULT: u32 = 0x0;
pub const GC_I2C_CTRL_SCL_OVRD_SCL0_PHASE0_OFFSET: u32 = 0x18;
pub const GC_I2C_CTRL_SCL_OVRD_START_PHASE0_LSB: u32 = 0x3;
pub const GC_I2C_CTRL_SCL_OVRD_START_PHASE0_MASK: u32 = 0x8;
pub const GC_I2C_CTRL_SCL_OVRD_START_PHASE0_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_OVRD_START_PHASE0_DEFAULT: u32 = 0x0;
pub const GC_I2C_CTRL_SCL_OVRD_START_PHASE0_OFFSET: u32 = 0x18;
pub const GC_I2C_CTRL_SCL_OVRD_STOP_PHASE0_LSB: u32 = 0x4;
pub const GC_I2C_CTRL_SCL_OVRD_STOP_PHASE0_MASK: u32 = 0x10;
pub const GC_I2C_CTRL_SCL_OVRD_STOP_PHASE0_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_OVRD_STOP_PHASE0_DEFAULT: u32 = 0x0;
pub const GC_I2C_CTRL_SCL_OVRD_STOP_PHASE0_OFFSET: u32 = 0x18;
pub const GC_I2C_CTRL_SCL_OVRD_WRITE0_PHASE0_LSB: u32 = 0x5;
pub const GC_I2C_CTRL_SCL_OVRD_WRITE0_PHASE0_MASK: u32 = 0x20;
pub const GC_I2C_CTRL_SCL_OVRD_WRITE0_PHASE0_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_OVRD_WRITE0_PHASE0_DEFAULT: u32 = 0x0;
pub const GC_I2C_CTRL_SCL_OVRD_WRITE0_PHASE0_OFFSET: u32 = 0x18;
pub const GC_I2C_CTRL_SCL_OVRD_WRITE1_PHASE0_LSB: u32 = 0x6;
pub const GC_I2C_CTRL_SCL_OVRD_WRITE1_PHASE0_MASK: u32 = 0x40;
pub const GC_I2C_CTRL_SCL_OVRD_WRITE1_PHASE0_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_OVRD_WRITE1_PHASE0_DEFAULT: u32 = 0x0;
pub const GC_I2C_CTRL_SCL_OVRD_WRITE1_PHASE0_OFFSET: u32 = 0x18;
pub const GC_I2C_CTRL_SCL_OVRD_FREE_BUS_PHASE0_LSB: u32 = 0x7;
pub const GC_I2C_CTRL_SCL_OVRD_FREE_BUS_PHASE0_MASK: u32 = 0x80;
pub const GC_I2C_CTRL_SCL_OVRD_FREE_BUS_PHASE0_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_OVRD_FREE_BUS_PHASE0_DEFAULT: u32 = 0x0;
pub const GC_I2C_CTRL_SCL_OVRD_FREE_BUS_PHASE0_OFFSET: u32 = 0x18;
pub const GC_I2C_CTRL_SCL_OVRD_FREE_BUS_PHASE1_LSB: u32 = 0x8;
pub const GC_I2C_CTRL_SCL_OVRD_FREE_BUS_PHASE1_MASK: u32 = 0x100;
pub const GC_I2C_CTRL_SCL_OVRD_FREE_BUS_PHASE1_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_OVRD_FREE_BUS_PHASE1_DEFAULT: u32 = 0x0;
pub const GC_I2C_CTRL_SCL_OVRD_FREE_BUS_PHASE1_OFFSET: u32 = 0x18;
pub const GC_I2C_CTRL_SCL_OVRD_FREE_BUS_PHASE2_LSB: u32 = 0x9;
pub const GC_I2C_CTRL_SCL_OVRD_FREE_BUS_PHASE2_MASK: u32 = 0x200;
pub const GC_I2C_CTRL_SCL_OVRD_FREE_BUS_PHASE2_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_OVRD_FREE_BUS_PHASE2_DEFAULT: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_OVRD_FREE_BUS_PHASE2_OFFSET: u32 = 0x18;
pub const GC_I2C_CTRL_SCL_OVRD_ERROR_SDA_CONFLICT_LSB: u32 = 0xa;
pub const GC_I2C_CTRL_SCL_OVRD_ERROR_SDA_CONFLICT_MASK: u32 = 0x400;
pub const GC_I2C_CTRL_SCL_OVRD_ERROR_SDA_CONFLICT_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_OVRD_ERROR_SDA_CONFLICT_DEFAULT: u32 = 0x1;
pub const GC_I2C_CTRL_SCL_OVRD_ERROR_SDA_CONFLICT_OFFSET: u32 = 0x18;
pub const GC_I2C_CTRL_AL_EN_LSB: u32 = 0x0;
pub const GC_I2C_CTRL_AL_EN_MASK: u32 = 0x1;
pub const GC_I2C_CTRL_AL_EN_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_AL_EN_DEFAULT: u32 = 0x1;
pub const GC_I2C_CTRL_AL_EN_OFFSET: u32 = 0x20;
pub const GC_I2C_CTRL_AL_PHASEMASK_LSB: u32 = 0x1;
pub const GC_I2C_CTRL_AL_PHASEMASK_MASK: u32 = 0x1e;
pub const GC_I2C_CTRL_AL_PHASEMASK_SIZE: u32 = 0x4;
pub const GC_I2C_CTRL_AL_PHASEMASK_DEFAULT: u32 = 0xf;
pub const GC_I2C_CTRL_AL_PHASEMASK_OFFSET: u32 = 0x20;
pub const GC_I2C_CTRL_CS_EN_LSB: u32 = 0x0;
pub const GC_I2C_CTRL_CS_EN_MASK: u32 = 0x1;
pub const GC_I2C_CTRL_CS_EN_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_CS_EN_DEFAULT: u32 = 0x1;
pub const GC_I2C_CTRL_CS_EN_OFFSET: u32 = 0x24;
pub const GC_I2C_CTRL_CS_TIMEOUTEN_LSB: u32 = 0x1;
pub const GC_I2C_CTRL_CS_TIMEOUTEN_MASK: u32 = 0x2;
pub const GC_I2C_CTRL_CS_TIMEOUTEN_SIZE: u32 = 0x1;
pub const GC_I2C_CTRL_CS_TIMEOUTEN_DEFAULT: u32 = 0x1;
pub const GC_I2C_CTRL_CS_TIMEOUTEN_OFFSET: u32 = 0x24;
pub const GC_I2C_CTRL_CS_TIMEOUTVAL_LSB: u32 = 0x2;
pub const GC_I2C_CTRL_CS_TIMEOUTVAL_MASK: u32 = 0x3ffffc;
pub const GC_I2C_CTRL_CS_TIMEOUTVAL_SIZE: u32 = 0x14;
pub const GC_I2C_CTRL_CS_TIMEOUTVAL_DEFAULT: u32 = 0x4e20;
pub const GC_I2C_CTRL_CS_TIMEOUTVAL_OFFSET: u32 = 0x24;
pub const GC_I2C_INST_RESERVED0_LSB: u32 = 0x0;
pub const GC_I2C_INST_RESERVED0_MASK: u32 = 0x1;
pub const GC_I2C_INST_RESERVED0_SIZE: u32 = 0x1;
pub const GC_I2C_INST_RESERVED0_DEFAULT: u32 = 0x0;
pub const GC_I2C_INST_RESERVED0_OFFSET: u32 = 0x28;
pub const GC_I2C_INST_START_LSB: u32 = 0x1;
pub const GC_I2C_INST_START_MASK: u32 = 0x2;
pub const GC_I2C_INST_START_SIZE: u32 = 0x1;
pub const GC_I2C_INST_START_DEFAULT: u32 = 0x0;
pub const GC_I2C_INST_START_OFFSET: u32 = 0x28;
pub const GC_I2C_INST_FWDEVADDR_LSB: u32 = 0x2;
pub const GC_I2C_INST_FWDEVADDR_MASK: u32 = 0x4;
pub const GC_I2C_INST_FWDEVADDR_SIZE: u32 = 0x1;
pub const GC_I2C_INST_FWDEVADDR_DEFAULT: u32 = 0x0;
pub const GC_I2C_INST_FWDEVADDR_OFFSET: u32 = 0x28;
pub const GC_I2C_INST_FWBYTESCOUNT_LSB: u32 = 0x3;
pub const GC_I2C_INST_FWBYTESCOUNT_MASK: u32 = 0x38;
pub const GC_I2C_INST_FWBYTESCOUNT_SIZE: u32 = 0x3;
pub const GC_I2C_INST_FWBYTESCOUNT_DEFAULT: u32 = 0x0;
pub const GC_I2C_INST_FWBYTESCOUNT_OFFSET: u32 = 0x28;
pub const GC_I2C_INST_SCL0_LSB: u32 = 0x6;
pub const GC_I2C_INST_SCL0_MASK: u32 = 0x40;
pub const GC_I2C_INST_SCL0_SIZE: u32 = 0x1;
pub const GC_I2C_INST_SCL0_DEFAULT: u32 = 0x0;
pub const GC_I2C_INST_SCL0_OFFSET: u32 = 0x28;
pub const GC_I2C_INST_FREE_BUS_LSB: u32 = 0x7;
pub const GC_I2C_INST_FREE_BUS_MASK: u32 = 0x80;
pub const GC_I2C_INST_FREE_BUS_SIZE: u32 = 0x1;
pub const GC_I2C_INST_FREE_BUS_DEFAULT: u32 = 0x0;
pub const GC_I2C_INST_FREE_BUS_OFFSET: u32 = 0x28;
pub const GC_I2C_INST_FIRSTSTOP_LSB: u32 = 0x8;
pub const GC_I2C_INST_FIRSTSTOP_MASK: u32 = 0x100;
pub const GC_I2C_INST_FIRSTSTOP_SIZE: u32 = 0x1;
pub const GC_I2C_INST_FIRSTSTOP_DEFAULT: u32 = 0x0;
pub const GC_I2C_INST_FIRSTSTOP_OFFSET: u32 = 0x28;
pub const GC_I2C_INST_REPEATEDSTART_LSB: u32 = 0x9;
pub const GC_I2C_INST_REPEATEDSTART_MASK: u32 = 0x200;
pub const GC_I2C_INST_REPEATEDSTART_SIZE: u32 = 0x1;
pub const GC_I2C_INST_REPEATEDSTART_DEFAULT: u32 = 0x0;
pub const GC_I2C_INST_REPEATEDSTART_OFFSET: u32 = 0x28;
pub const GC_I2C_INST_RWDEVADDR_LSB: u32 = 0xa;
pub const GC_I2C_INST_RWDEVADDR_MASK: u32 = 0x400;
pub const GC_I2C_INST_RWDEVADDR_SIZE: u32 = 0x1;
pub const GC_I2C_INST_RWDEVADDR_DEFAULT: u32 = 0x0;
pub const GC_I2C_INST_RWDEVADDR_OFFSET: u32 = 0x28;
pub const GC_I2C_INST_RWDEVADDR_RWB_LSB: u32 = 0xb;
pub const GC_I2C_INST_RWDEVADDR_RWB_MASK: u32 = 0x800;
pub const GC_I2C_INST_RWDEVADDR_RWB_SIZE: u32 = 0x1;
pub const GC_I2C_INST_RWDEVADDR_RWB_DEFAULT: u32 = 0x0;
pub const GC_I2C_INST_RWDEVADDR_RWB_OFFSET: u32 = 0x28;
pub const GC_I2C_INST_RWBYTESCOUNT_LSB: u32 = 0xc;
pub const GC_I2C_INST_RWBYTESCOUNT_MASK: u32 = 0x7f000;
pub const GC_I2C_INST_RWBYTESCOUNT_SIZE: u32 = 0x7;
pub const GC_I2C_INST_RWBYTESCOUNT_DEFAULT: u32 = 0x0;
pub const GC_I2C_INST_RWBYTESCOUNT_OFFSET: u32 = 0x28;
pub const GC_I2C_INST_FINALNA_LSB: u32 = 0x13;
pub const GC_I2C_INST_FINALNA_MASK: u32 = 0x80000;
pub const GC_I2C_INST_FINALNA_SIZE: u32 = 0x1;
pub const GC_I2C_INST_FINALNA_DEFAULT: u32 = 0x0;
pub const GC_I2C_INST_FINALNA_OFFSET: u32 = 0x28;
pub const GC_I2C_INST_RWBIT_LSB: u32 = 0x14;
pub const GC_I2C_INST_RWBIT_MASK: u32 = 0x300000;
pub const GC_I2C_INST_RWBIT_SIZE: u32 = 0x2;
pub const GC_I2C_INST_RWBIT_DEFAULT: u32 = 0x0;
pub const GC_I2C_INST_RWBIT_OFFSET: u32 = 0x28;
pub const GC_I2C_INST_HOLD0_LSB: u32 = 0x16;
pub const GC_I2C_INST_HOLD0_MASK: u32 = 0x400000;
pub const GC_I2C_INST_HOLD0_SIZE: u32 = 0x1;
pub const GC_I2C_INST_HOLD0_DEFAULT: u32 = 0x0;
pub const GC_I2C_INST_HOLD0_OFFSET: u32 = 0x28;
pub const GC_I2C_INST_FINALSTOP_LSB: u32 = 0x17;
pub const GC_I2C_INST_FINALSTOP_MASK: u32 = 0x800000;
pub const GC_I2C_INST_FINALSTOP_SIZE: u32 = 0x1;
pub const GC_I2C_INST_FINALSTOP_DEFAULT: u32 = 0x0;
pub const GC_I2C_INST_FINALSTOP_OFFSET: u32 = 0x28;
pub const GC_I2C_INST_RESETB_RWPTR_LSB: u32 = 0x18;
pub const GC_I2C_INST_RESETB_RWPTR_MASK: u32 = 0x1000000;
pub const GC_I2C_INST_RESETB_RWPTR_SIZE: u32 = 0x1;
pub const GC_I2C_INST_RESETB_RWPTR_DEFAULT: u32 = 0x0;
pub const GC_I2C_INST_RESETB_RWPTR_OFFSET: u32 = 0x28;
pub const GC_I2C_INST_DEVADDRVAL_LSB: u32 = 0x19;
pub const GC_I2C_INST_DEVADDRVAL_MASK: u32 = 0xfe000000;
pub const GC_I2C_INST_DEVADDRVAL_SIZE: u32 = 0x7;
pub const GC_I2C_INST_DEVADDRVAL_DEFAULT: u32 = 0x0;
pub const GC_I2C_INST_DEVADDRVAL_OFFSET: u32 = 0x28;
pub const GC_I2C_STATUS_RESERVED0_LSB: u32 = 0x0;
pub const GC_I2C_STATUS_RESERVED0_MASK: u32 = 0x1;
pub const GC_I2C_STATUS_RESERVED0_SIZE: u32 = 0x1;
pub const GC_I2C_STATUS_RESERVED0_DEFAULT: u32 = 0x0;
pub const GC_I2C_STATUS_RESERVED0_OFFSET: u32 = 0x2c;
pub const GC_I2C_STATUS_START_LSB: u32 = 0x1;
pub const GC_I2C_STATUS_START_MASK: u32 = 0x2;
pub const GC_I2C_STATUS_START_SIZE: u32 = 0x1;
pub const GC_I2C_STATUS_START_DEFAULT: u32 = 0x0;
pub const GC_I2C_STATUS_START_OFFSET: u32 = 0x2c;
pub const GC_I2C_STATUS_FWDEVADDR_LSB: u32 = 0x2;
pub const GC_I2C_STATUS_FWDEVADDR_MASK: u32 = 0x4;
pub const GC_I2C_STATUS_FWDEVADDR_SIZE: u32 = 0x1;
pub const GC_I2C_STATUS_FWDEVADDR_DEFAULT: u32 = 0x0;
pub const GC_I2C_STATUS_FWDEVADDR_OFFSET: u32 = 0x2c;
pub const GC_I2C_STATUS_FWBYTESCOUNT_LSB: u32 = 0x3;
pub const GC_I2C_STATUS_FWBYTESCOUNT_MASK: u32 = 0x38;
pub const GC_I2C_STATUS_FWBYTESCOUNT_SIZE: u32 = 0x3;
pub const GC_I2C_STATUS_FWBYTESCOUNT_DEFAULT: u32 = 0x0;
pub const GC_I2C_STATUS_FWBYTESCOUNT_OFFSET: u32 = 0x2c;
pub const GC_I2C_STATUS_SCL0_LSB: u32 = 0x6;
pub const GC_I2C_STATUS_SCL0_MASK: u32 = 0x40;
pub const GC_I2C_STATUS_SCL0_SIZE: u32 = 0x1;
pub const GC_I2C_STATUS_SCL0_DEFAULT: u32 = 0x0;
pub const GC_I2C_STATUS_SCL0_OFFSET: u32 = 0x2c;
pub const GC_I2C_STATUS_FREE_BUS_LSB: u32 = 0x7;
pub const GC_I2C_STATUS_FREE_BUS_MASK: u32 = 0x80;
pub const GC_I2C_STATUS_FREE_BUS_SIZE: u32 = 0x1;
pub const GC_I2C_STATUS_FREE_BUS_DEFAULT: u32 = 0x0;
pub const GC_I2C_STATUS_FREE_BUS_OFFSET: u32 = 0x2c;
pub const GC_I2C_STATUS_FIRSTSTOP_LSB: u32 = 0x8;
pub const GC_I2C_STATUS_FIRSTSTOP_MASK: u32 = 0x100;
pub const GC_I2C_STATUS_FIRSTSTOP_SIZE: u32 = 0x1;
pub const GC_I2C_STATUS_FIRSTSTOP_DEFAULT: u32 = 0x0;
pub const GC_I2C_STATUS_FIRSTSTOP_OFFSET: u32 = 0x2c;
pub const GC_I2C_STATUS_REPEATEDSTART_LSB: u32 = 0x9;
pub const GC_I2C_STATUS_REPEATEDSTART_MASK: u32 = 0x200;
pub const GC_I2C_STATUS_REPEATEDSTART_SIZE: u32 = 0x1;
pub const GC_I2C_STATUS_REPEATEDSTART_DEFAULT: u32 = 0x0;
pub const GC_I2C_STATUS_REPEATEDSTART_OFFSET: u32 = 0x2c;
pub const GC_I2C_STATUS_RWDEVADDR_LSB: u32 = 0xa;
pub const GC_I2C_STATUS_RWDEVADDR_MASK: u32 = 0x400;
pub const GC_I2C_STATUS_RWDEVADDR_SIZE: u32 = 0x1;
pub const GC_I2C_STATUS_RWDEVADDR_DEFAULT: u32 = 0x0;
pub const GC_I2C_STATUS_RWDEVADDR_OFFSET: u32 = 0x2c;
pub const GC_I2C_STATUS_RWDEVADDR_RWB_LSB: u32 = 0xb;
pub const GC_I2C_STATUS_RWDEVADDR_RWB_MASK: u32 = 0x800;
pub const GC_I2C_STATUS_RWDEVADDR_RWB_SIZE: u32 = 0x1;
pub const GC_I2C_STATUS_RWDEVADDR_RWB_DEFAULT: u32 = 0x0;
pub const GC_I2C_STATUS_RWDEVADDR_RWB_OFFSET: u32 = 0x2c;
pub const GC_I2C_STATUS_RWBYTESCOUNT_LSB: u32 = 0xc;
pub const GC_I2C_STATUS_RWBYTESCOUNT_MASK: u32 = 0x7f000;
pub const GC_I2C_STATUS_RWBYTESCOUNT_SIZE: u32 = 0x7;
pub const GC_I2C_STATUS_RWBYTESCOUNT_DEFAULT: u32 = 0x0;
pub const GC_I2C_STATUS_RWBYTESCOUNT_OFFSET: u32 = 0x2c;
pub const GC_I2C_STATUS_FINALNA_LSB: u32 = 0x13;
pub const GC_I2C_STATUS_FINALNA_MASK: u32 = 0x80000;
pub const GC_I2C_STATUS_FINALNA_SIZE: u32 = 0x1;
pub const GC_I2C_STATUS_FINALNA_DEFAULT: u32 = 0x0;
pub const GC_I2C_STATUS_FINALNA_OFFSET: u32 = 0x2c;
pub const GC_I2C_STATUS_RWBIT_LSB: u32 = 0x14;
pub const GC_I2C_STATUS_RWBIT_MASK: u32 = 0x300000;
pub const GC_I2C_STATUS_RWBIT_SIZE: u32 = 0x2;
pub const GC_I2C_STATUS_RWBIT_DEFAULT: u32 = 0x0;
pub const GC_I2C_STATUS_RWBIT_OFFSET: u32 = 0x2c;
pub const GC_I2C_STATUS_HOLD0_LSB: u32 = 0x16;
pub const GC_I2C_STATUS_HOLD0_MASK: u32 = 0x400000;
pub const GC_I2C_STATUS_HOLD0_SIZE: u32 = 0x1;
pub const GC_I2C_STATUS_HOLD0_DEFAULT: u32 = 0x0;
pub const GC_I2C_STATUS_HOLD0_OFFSET: u32 = 0x2c;
pub const GC_I2C_STATUS_FINALSTOP_LSB: u32 = 0x17;
pub const GC_I2C_STATUS_FINALSTOP_MASK: u32 = 0x800000;
pub const GC_I2C_STATUS_FINALSTOP_SIZE: u32 = 0x1;
pub const GC_I2C_STATUS_FINALSTOP_DEFAULT: u32 = 0x0;
pub const GC_I2C_STATUS_FINALSTOP_OFFSET: u32 = 0x2c;
pub const GC_I2C_STATUS_INTB_LSB: u32 = 0x18;
pub const GC_I2C_STATUS_INTB_MASK: u32 = 0x1000000;
pub const GC_I2C_STATUS_INTB_SIZE: u32 = 0x1;
pub const GC_I2C_STATUS_INTB_DEFAULT: u32 = 0x0;
pub const GC_I2C_STATUS_INTB_OFFSET: u32 = 0x2c;
pub const GC_I2C_STATUS_CA_NACK_LSB: u32 = 0x19;
pub const GC_I2C_STATUS_CA_NACK_MASK: u32 = 0x2000000;
pub const GC_I2C_STATUS_CA_NACK_SIZE: u32 = 0x1;
pub const GC_I2C_STATUS_CA_NACK_DEFAULT: u32 = 0x0;
pub const GC_I2C_STATUS_CA_NACK_OFFSET: u32 = 0x2c;
pub const GC_I2C_STATUS_AL_LSB: u32 = 0x1a;
pub const GC_I2C_STATUS_AL_MASK: u32 = 0x4000000;
pub const GC_I2C_STATUS_AL_SIZE: u32 = 0x1;
pub const GC_I2C_STATUS_AL_DEFAULT: u32 = 0x0;
pub const GC_I2C_STATUS_AL_OFFSET: u32 = 0x2c;
pub const GC_I2C_STATUS_ALBITPTR_LSB: u32 = 0x1b;
pub const GC_I2C_STATUS_ALBITPTR_MASK: u32 = 0x78000000;
pub const GC_I2C_STATUS_ALBITPTR_SIZE: u32 = 0x4;
pub const GC_I2C_STATUS_ALBITPTR_DEFAULT: u32 = 0x0;
pub const GC_I2C_STATUS_ALBITPTR_OFFSET: u32 = 0x2c;
pub const GC_I2C_STATUS_CSTIMEOUT_LSB: u32 = 0x1f;
pub const GC_I2C_STATUS_CSTIMEOUT_MASK: u32 = 0x80000000;
pub const GC_I2C_STATUS_CSTIMEOUT_SIZE: u32 = 0x1;
pub const GC_I2C_STATUS_CSTIMEOUT_DEFAULT: u32 = 0x0;
pub const GC_I2C_STATUS_CSTIMEOUT_OFFSET: u32 = 0x2c;
pub const GC_I2C_READVAL_SDA_LSB: u32 = 0x0;
pub const GC_I2C_READVAL_SDA_MASK: u32 = 0x1;
pub const GC_I2C_READVAL_SDA_SIZE: u32 = 0x1;
pub const GC_I2C_READVAL_SDA_DEFAULT: u32 = 0x0;
pub const GC_I2C_READVAL_SDA_OFFSET: u32 = 0x78;
pub const GC_I2C_READVAL_SCL_LSB: u32 = 0x1;
pub const GC_I2C_READVAL_SCL_MASK: u32 = 0x2;
pub const GC_I2C_READVAL_SCL_SIZE: u32 = 0x1;
pub const GC_I2C_READVAL_SCL_DEFAULT: u32 = 0x0;
pub const GC_I2C_READVAL_SCL_OFFSET: u32 = 0x78;
pub const GC_I2C_CTRL_MSR_SDA_LSB: u32 = 0x0;
pub const GC_I2C_CTRL_MSR_SDA_MASK: u32 = 0x3;
pub const GC_I2C_CTRL_MSR_SDA_SIZE: u32 = 0x2;
pub const GC_I2C_CTRL_MSR_SDA_DEFAULT: u32 = 0x2;
pub const GC_I2C_CTRL_MSR_SDA_OFFSET: u32 = 0x7c;
pub const GC_I2C_CTRL_MSR_SCL_LSB: u32 = 0x2;
pub const GC_I2C_CTRL_MSR_SCL_MASK: u32 = 0xc;
pub const GC_I2C_CTRL_MSR_SCL_SIZE: u32 = 0x2;
pub const GC_I2C_CTRL_MSR_SCL_DEFAULT: u32 = 0x2;
pub const GC_I2C_CTRL_MSR_SCL_OFFSET: u32 = 0x7c;
pub const GC_I2CS_VERSION_CHANGE_LSB: u32 = 0x0;
pub const GC_I2CS_VERSION_CHANGE_MASK: u32 = 0xffffff;
pub const GC_I2CS_VERSION_CHANGE_SIZE: u32 = 0x18;
pub const GC_I2CS_VERSION_CHANGE_DEFAULT: u32 = 0xb99f;
pub const GC_I2CS_VERSION_CHANGE_OFFSET: u32 = 0x0;
pub const GC_I2CS_VERSION_REVISION_LSB: u32 = 0x18;
pub const GC_I2CS_VERSION_REVISION_MASK: u32 = 0xff000000;
pub const GC_I2CS_VERSION_REVISION_SIZE: u32 = 0x8;
pub const GC_I2CS_VERSION_REVISION_DEFAULT: u32 = 0x4;
pub const GC_I2CS_VERSION_REVISION_OFFSET: u32 = 0x0;
pub const GC_I2CS_INT_ENABLE_INTR_READ_BEGIN_LSB: u32 = 0x0;
pub const GC_I2CS_INT_ENABLE_INTR_READ_BEGIN_MASK: u32 = 0x1;
pub const GC_I2CS_INT_ENABLE_INTR_READ_BEGIN_SIZE: u32 = 0x1;
pub const GC_I2CS_INT_ENABLE_INTR_READ_BEGIN_DEFAULT: u32 = 0x0;
pub const GC_I2CS_INT_ENABLE_INTR_READ_BEGIN_OFFSET: u32 = 0x4;
pub const GC_I2CS_INT_ENABLE_INTR_READ_COMPLETE_LSB: u32 = 0x1;
pub const GC_I2CS_INT_ENABLE_INTR_READ_COMPLETE_MASK: u32 = 0x2;
pub const GC_I2CS_INT_ENABLE_INTR_READ_COMPLETE_SIZE: u32 = 0x1;
pub const GC_I2CS_INT_ENABLE_INTR_READ_COMPLETE_DEFAULT: u32 = 0x0;
pub const GC_I2CS_INT_ENABLE_INTR_READ_COMPLETE_OFFSET: u32 = 0x4;
pub const GC_I2CS_INT_ENABLE_INTR_WRITE_COMPLETE_LSB: u32 = 0x2;
pub const GC_I2CS_INT_ENABLE_INTR_WRITE_COMPLETE_MASK: u32 = 0x4;
pub const GC_I2CS_INT_ENABLE_INTR_WRITE_COMPLETE_SIZE: u32 = 0x1;
pub const GC_I2CS_INT_ENABLE_INTR_WRITE_COMPLETE_DEFAULT: u32 = 0x0;
pub const GC_I2CS_INT_ENABLE_INTR_WRITE_COMPLETE_OFFSET: u32 = 0x4;
pub const GC_I2CS_INT_STATE_INTR_READ_BEGIN_LSB: u32 = 0x0;
pub const GC_I2CS_INT_STATE_INTR_READ_BEGIN_MASK: u32 = 0x1;
pub const GC_I2CS_INT_STATE_INTR_READ_BEGIN_SIZE: u32 = 0x1;
pub const GC_I2CS_INT_STATE_INTR_READ_BEGIN_DEFAULT: u32 = 0x0;
pub const GC_I2CS_INT_STATE_INTR_READ_BEGIN_OFFSET: u32 = 0x8;
pub const GC_I2CS_INT_STATE_INTR_READ_COMPLETE_LSB: u32 = 0x1;
pub const GC_I2CS_INT_STATE_INTR_READ_COMPLETE_MASK: u32 = 0x2;
pub const GC_I2CS_INT_STATE_INTR_READ_COMPLETE_SIZE: u32 = 0x1;
pub const GC_I2CS_INT_STATE_INTR_READ_COMPLETE_DEFAULT: u32 = 0x0;
pub const GC_I2CS_INT_STATE_INTR_READ_COMPLETE_OFFSET: u32 = 0x8;
pub const GC_I2CS_INT_STATE_INTR_WRITE_COMPLETE_LSB: u32 = 0x2;
pub const GC_I2CS_INT_STATE_INTR_WRITE_COMPLETE_MASK: u32 = 0x4;
pub const GC_I2CS_INT_STATE_INTR_WRITE_COMPLETE_SIZE: u32 = 0x1;
pub const GC_I2CS_INT_STATE_INTR_WRITE_COMPLETE_DEFAULT: u32 = 0x0;
pub const GC_I2CS_INT_STATE_INTR_WRITE_COMPLETE_OFFSET: u32 = 0x8;
pub const GC_I2CS_INT_TEST_INTR_READ_BEGIN_LSB: u32 = 0x0;
pub const GC_I2CS_INT_TEST_INTR_READ_BEGIN_MASK: u32 = 0x1;
pub const GC_I2CS_INT_TEST_INTR_READ_BEGIN_SIZE: u32 = 0x1;
pub const GC_I2CS_INT_TEST_INTR_READ_BEGIN_DEFAULT: u32 = 0x0;
pub const GC_I2CS_INT_TEST_INTR_READ_BEGIN_OFFSET: u32 = 0xc;
pub const GC_I2CS_INT_TEST_INTR_READ_COMPLETE_LSB: u32 = 0x1;
pub const GC_I2CS_INT_TEST_INTR_READ_COMPLETE_MASK: u32 = 0x2;
pub const GC_I2CS_INT_TEST_INTR_READ_COMPLETE_SIZE: u32 = 0x1;
pub const GC_I2CS_INT_TEST_INTR_READ_COMPLETE_DEFAULT: u32 = 0x0;
pub const GC_I2CS_INT_TEST_INTR_READ_COMPLETE_OFFSET: u32 = 0xc;
pub const GC_I2CS_INT_TEST_INTR_WRITE_COMPLETE_LSB: u32 = 0x2;
pub const GC_I2CS_INT_TEST_INTR_WRITE_COMPLETE_MASK: u32 = 0x4;
pub const GC_I2CS_INT_TEST_INTR_WRITE_COMPLETE_SIZE: u32 = 0x1;
pub const GC_I2CS_INT_TEST_INTR_WRITE_COMPLETE_DEFAULT: u32 = 0x0;
pub const GC_I2CS_INT_TEST_INTR_WRITE_COMPLETE_OFFSET: u32 = 0xc;
pub const GC_I2CS_CTRL_SDA_VAL_FREE_BUS_S_LSB: u32 = 0x0;
pub const GC_I2CS_CTRL_SDA_VAL_FREE_BUS_S_MASK: u32 = 0x1;
pub const GC_I2CS_CTRL_SDA_VAL_FREE_BUS_S_SIZE: u32 = 0x1;
pub const GC_I2CS_CTRL_SDA_VAL_FREE_BUS_S_DEFAULT: u32 = 0x1;
pub const GC_I2CS_CTRL_SDA_VAL_FREE_BUS_S_OFFSET: u32 = 0x10;
pub const GC_I2CS_CTRL_SDA_VAL_READ0_S_LSB: u32 = 0x1;
pub const GC_I2CS_CTRL_SDA_VAL_READ0_S_MASK: u32 = 0x2;
pub const GC_I2CS_CTRL_SDA_VAL_READ0_S_SIZE: u32 = 0x1;
pub const GC_I2CS_CTRL_SDA_VAL_READ0_S_DEFAULT: u32 = 0x0;
pub const GC_I2CS_CTRL_SDA_VAL_READ0_S_OFFSET: u32 = 0x10;
pub const GC_I2CS_CTRL_SDA_VAL_READ1_S_LSB: u32 = 0x2;
pub const GC_I2CS_CTRL_SDA_VAL_READ1_S_MASK: u32 = 0x4;
pub const GC_I2CS_CTRL_SDA_VAL_READ1_S_SIZE: u32 = 0x1;
pub const GC_I2CS_CTRL_SDA_VAL_READ1_S_DEFAULT: u32 = 0x1;
pub const GC_I2CS_CTRL_SDA_VAL_READ1_S_OFFSET: u32 = 0x10;
pub const GC_I2CS_CTRL_SDA_VAL_WRITE_S_LSB: u32 = 0x3;
pub const GC_I2CS_CTRL_SDA_VAL_WRITE_S_MASK: u32 = 0x8;
pub const GC_I2CS_CTRL_SDA_VAL_WRITE_S_SIZE: u32 = 0x1;
pub const GC_I2CS_CTRL_SDA_VAL_WRITE_S_DEFAULT: u32 = 0x1;
pub const GC_I2CS_CTRL_SDA_VAL_WRITE_S_OFFSET: u32 = 0x10;
pub const GC_I2CS_CTRL_SDA_VAL_START_S_LSB: u32 = 0x4;
pub const GC_I2CS_CTRL_SDA_VAL_START_S_MASK: u32 = 0x10;
pub const GC_I2CS_CTRL_SDA_VAL_START_S_SIZE: u32 = 0x1;
pub const GC_I2CS_CTRL_SDA_VAL_START_S_DEFAULT: u32 = 0x1;
pub const GC_I2CS_CTRL_SDA_VAL_START_S_OFFSET: u32 = 0x10;
pub const GC_I2CS_CTRL_SDA_VAL_STOP_S_LSB: u32 = 0x5;
pub const GC_I2CS_CTRL_SDA_VAL_STOP_S_MASK: u32 = 0x20;
pub const GC_I2CS_CTRL_SDA_VAL_STOP_S_SIZE: u32 = 0x1;
pub const GC_I2CS_CTRL_SDA_VAL_STOP_S_DEFAULT: u32 = 0x1;
pub const GC_I2CS_CTRL_SDA_VAL_STOP_S_OFFSET: u32 = 0x10;
pub const GC_I2CS_READVAL_SDA_LSB: u32 = 0x0;
pub const GC_I2CS_READVAL_SDA_MASK: u32 = 0x1;
pub const GC_I2CS_READVAL_SDA_SIZE: u32 = 0x1;
pub const GC_I2CS_READVAL_SDA_DEFAULT: u32 = 0x0;
pub const GC_I2CS_READVAL_SDA_OFFSET: u32 = 0x20;
pub const GC_I2CS_READVAL_SCL_LSB: u32 = 0x1;
pub const GC_I2CS_READVAL_SCL_MASK: u32 = 0x2;
pub const GC_I2CS_READVAL_SCL_SIZE: u32 = 0x1;
pub const GC_I2CS_READVAL_SCL_DEFAULT: u32 = 0x0;
pub const GC_I2CS_READVAL_SCL_OFFSET: u32 = 0x20;
pub const GC_I2CS_CTRL_MSR_SDA_LSB: u32 = 0x0;
pub const GC_I2CS_CTRL_MSR_SDA_MASK: u32 = 0x3;
pub const GC_I2CS_CTRL_MSR_SDA_SIZE: u32 = 0x2;
pub const GC_I2CS_CTRL_MSR_SDA_DEFAULT: u32 = 0x2;
pub const GC_I2CS_CTRL_MSR_SDA_OFFSET: u32 = 0x24;
pub const GC_I2CS_CTRL_MSR_SCL_LSB: u32 = 0x2;
pub const GC_I2CS_CTRL_MSR_SCL_MASK: u32 = 0xc;
pub const GC_I2CS_CTRL_MSR_SCL_SIZE: u32 = 0x2;
pub const GC_I2CS_CTRL_MSR_SCL_DEFAULT: u32 = 0x2;
pub const GC_I2CS_CTRL_MSR_SCL_OFFSET: u32 = 0x24;
pub const GC_MAU_EN_SYSIBUS_LSB: u32 = 0x0;
pub const GC_MAU_EN_SYSIBUS_MASK: u32 = 0x1;
pub const GC_MAU_EN_SYSIBUS_SIZE: u32 = 0x1;
pub const GC_MAU_EN_SYSIBUS_DEFAULT: u32 = 0x1;
pub const GC_MAU_EN_SYSIBUS_OFFSET: u32 = 0x0;
pub const GC_MAU_EN_SYSDBUS_LSB: u32 = 0x1;
pub const GC_MAU_EN_SYSDBUS_MASK: u32 = 0x2;
pub const GC_MAU_EN_SYSDBUS_SIZE: u32 = 0x1;
pub const GC_MAU_EN_SYSDBUS_DEFAULT: u32 = 0x1;
pub const GC_MAU_EN_SYSDBUS_OFFSET: u32 = 0x0;
pub const GC_MAU_TRACECLR_SYSIBUS_LSB: u32 = 0x0;
pub const GC_MAU_TRACECLR_SYSIBUS_MASK: u32 = 0x1;
pub const GC_MAU_TRACECLR_SYSIBUS_SIZE: u32 = 0x1;
pub const GC_MAU_TRACECLR_SYSIBUS_DEFAULT: u32 = 0x1;
pub const GC_MAU_TRACECLR_SYSIBUS_OFFSET: u32 = 0x4;
pub const GC_MAU_TRACECLR_SYSDBUS_LSB: u32 = 0x1;
pub const GC_MAU_TRACECLR_SYSDBUS_MASK: u32 = 0x2;
pub const GC_MAU_TRACECLR_SYSDBUS_SIZE: u32 = 0x1;
pub const GC_MAU_TRACECLR_SYSDBUS_DEFAULT: u32 = 0x1;
pub const GC_MAU_TRACECLR_SYSDBUS_OFFSET: u32 = 0x4;
pub const GC_MAU_TRACEIDX_SYSIBUS_LSB: u32 = 0x0;
pub const GC_MAU_TRACEIDX_SYSIBUS_MASK: u32 = 0x1;
pub const GC_MAU_TRACEIDX_SYSIBUS_SIZE: u32 = 0x1;
pub const GC_MAU_TRACEIDX_SYSIBUS_DEFAULT: u32 = 0x1;
pub const GC_MAU_TRACEIDX_SYSIBUS_OFFSET: u32 = 0x8;
pub const GC_MAU_TRACEIDX_SYSDBUS_LSB: u32 = 0x1;
pub const GC_MAU_TRACEIDX_SYSDBUS_MASK: u32 = 0x2;
pub const GC_MAU_TRACEIDX_SYSDBUS_SIZE: u32 = 0x1;
pub const GC_MAU_TRACEIDX_SYSDBUS_DEFAULT: u32 = 0x1;
pub const GC_MAU_TRACEIDX_SYSDBUS_OFFSET: u32 = 0x8;
pub const GC_PAU_EN_SYSSBUS_LSB: u32 = 0x0;
pub const GC_PAU_EN_SYSSBUS_MASK: u32 = 0x1;
pub const GC_PAU_EN_SYSSBUS_SIZE: u32 = 0x1;
pub const GC_PAU_EN_SYSSBUS_DEFAULT: u32 = 0x1;
pub const GC_PAU_EN_SYSSBUS_OFFSET: u32 = 0x0;
pub const GC_PAU_TRACECLR_SYSSBUS_LSB: u32 = 0x0;
pub const GC_PAU_TRACECLR_SYSSBUS_MASK: u32 = 0x1;
pub const GC_PAU_TRACECLR_SYSSBUS_SIZE: u32 = 0x1;
pub const GC_PAU_TRACECLR_SYSSBUS_DEFAULT: u32 = 0x1;
pub const GC_PAU_TRACECLR_SYSSBUS_OFFSET: u32 = 0x4;
pub const GC_PAU_TRACEIDX_SYSSBUS_LSB: u32 = 0x0;
pub const GC_PAU_TRACEIDX_SYSSBUS_MASK: u32 = 0x1;
pub const GC_PAU_TRACEIDX_SYSSBUS_SIZE: u32 = 0x1;
pub const GC_PAU_TRACEIDX_SYSSBUS_DEFAULT: u32 = 0x1;
pub const GC_PAU_TRACEIDX_SYSSBUS_OFFSET: u32 = 0x8;
pub const GC_PINMUX_DIOM0_CTL_DS_LSB: u32 = 0x0;
pub const GC_PINMUX_DIOM0_CTL_DS_MASK: u32 = 0x3;
pub const GC_PINMUX_DIOM0_CTL_DS_SIZE: u32 = 0x2;
pub const GC_PINMUX_DIOM0_CTL_DS_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOM0_CTL_DS_OFFSET: u32 = 0x4;
pub const GC_PINMUX_DIOM0_CTL_IE_LSB: u32 = 0x2;
pub const GC_PINMUX_DIOM0_CTL_IE_MASK: u32 = 0x4;
pub const GC_PINMUX_DIOM0_CTL_IE_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOM0_CTL_IE_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOM0_CTL_IE_OFFSET: u32 = 0x4;
pub const GC_PINMUX_DIOM0_CTL_PD_LSB: u32 = 0x3;
pub const GC_PINMUX_DIOM0_CTL_PD_MASK: u32 = 0x8;
pub const GC_PINMUX_DIOM0_CTL_PD_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOM0_CTL_PD_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOM0_CTL_PD_OFFSET: u32 = 0x4;
pub const GC_PINMUX_DIOM0_CTL_PU_LSB: u32 = 0x4;
pub const GC_PINMUX_DIOM0_CTL_PU_MASK: u32 = 0x10;
pub const GC_PINMUX_DIOM0_CTL_PU_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOM0_CTL_PU_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOM0_CTL_PU_OFFSET: u32 = 0x4;
pub const GC_PINMUX_DIOM0_CTL_INV_LSB: u32 = 0x5;
pub const GC_PINMUX_DIOM0_CTL_INV_MASK: u32 = 0x20;
pub const GC_PINMUX_DIOM0_CTL_INV_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOM0_CTL_INV_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOM0_CTL_INV_OFFSET: u32 = 0x4;
pub const GC_PINMUX_DIOM1_CTL_DS_LSB: u32 = 0x0;
pub const GC_PINMUX_DIOM1_CTL_DS_MASK: u32 = 0x3;
pub const GC_PINMUX_DIOM1_CTL_DS_SIZE: u32 = 0x2;
pub const GC_PINMUX_DIOM1_CTL_DS_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOM1_CTL_DS_OFFSET: u32 = 0xc;
pub const GC_PINMUX_DIOM1_CTL_IE_LSB: u32 = 0x2;
pub const GC_PINMUX_DIOM1_CTL_IE_MASK: u32 = 0x4;
pub const GC_PINMUX_DIOM1_CTL_IE_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOM1_CTL_IE_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOM1_CTL_IE_OFFSET: u32 = 0xc;
pub const GC_PINMUX_DIOM1_CTL_PD_LSB: u32 = 0x3;
pub const GC_PINMUX_DIOM1_CTL_PD_MASK: u32 = 0x8;
pub const GC_PINMUX_DIOM1_CTL_PD_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOM1_CTL_PD_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOM1_CTL_PD_OFFSET: u32 = 0xc;
pub const GC_PINMUX_DIOM1_CTL_PU_LSB: u32 = 0x4;
pub const GC_PINMUX_DIOM1_CTL_PU_MASK: u32 = 0x10;
pub const GC_PINMUX_DIOM1_CTL_PU_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOM1_CTL_PU_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOM1_CTL_PU_OFFSET: u32 = 0xc;
pub const GC_PINMUX_DIOM1_CTL_INV_LSB: u32 = 0x5;
pub const GC_PINMUX_DIOM1_CTL_INV_MASK: u32 = 0x20;
pub const GC_PINMUX_DIOM1_CTL_INV_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOM1_CTL_INV_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOM1_CTL_INV_OFFSET: u32 = 0xc;
pub const GC_PINMUX_DIOM2_CTL_DS_LSB: u32 = 0x0;
pub const GC_PINMUX_DIOM2_CTL_DS_MASK: u32 = 0x3;
pub const GC_PINMUX_DIOM2_CTL_DS_SIZE: u32 = 0x2;
pub const GC_PINMUX_DIOM2_CTL_DS_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOM2_CTL_DS_OFFSET: u32 = 0x14;
pub const GC_PINMUX_DIOM2_CTL_IE_LSB: u32 = 0x2;
pub const GC_PINMUX_DIOM2_CTL_IE_MASK: u32 = 0x4;
pub const GC_PINMUX_DIOM2_CTL_IE_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOM2_CTL_IE_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOM2_CTL_IE_OFFSET: u32 = 0x14;
pub const GC_PINMUX_DIOM2_CTL_PD_LSB: u32 = 0x3;
pub const GC_PINMUX_DIOM2_CTL_PD_MASK: u32 = 0x8;
pub const GC_PINMUX_DIOM2_CTL_PD_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOM2_CTL_PD_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOM2_CTL_PD_OFFSET: u32 = 0x14;
pub const GC_PINMUX_DIOM2_CTL_PU_LSB: u32 = 0x4;
pub const GC_PINMUX_DIOM2_CTL_PU_MASK: u32 = 0x10;
pub const GC_PINMUX_DIOM2_CTL_PU_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOM2_CTL_PU_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOM2_CTL_PU_OFFSET: u32 = 0x14;
pub const GC_PINMUX_DIOM2_CTL_INV_LSB: u32 = 0x5;
pub const GC_PINMUX_DIOM2_CTL_INV_MASK: u32 = 0x20;
pub const GC_PINMUX_DIOM2_CTL_INV_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOM2_CTL_INV_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOM2_CTL_INV_OFFSET: u32 = 0x14;
pub const GC_PINMUX_DIOM3_CTL_DS_LSB: u32 = 0x0;
pub const GC_PINMUX_DIOM3_CTL_DS_MASK: u32 = 0x3;
pub const GC_PINMUX_DIOM3_CTL_DS_SIZE: u32 = 0x2;
pub const GC_PINMUX_DIOM3_CTL_DS_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOM3_CTL_DS_OFFSET: u32 = 0x1c;
pub const GC_PINMUX_DIOM3_CTL_IE_LSB: u32 = 0x2;
pub const GC_PINMUX_DIOM3_CTL_IE_MASK: u32 = 0x4;
pub const GC_PINMUX_DIOM3_CTL_IE_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOM3_CTL_IE_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOM3_CTL_IE_OFFSET: u32 = 0x1c;
pub const GC_PINMUX_DIOM3_CTL_PD_LSB: u32 = 0x3;
pub const GC_PINMUX_DIOM3_CTL_PD_MASK: u32 = 0x8;
pub const GC_PINMUX_DIOM3_CTL_PD_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOM3_CTL_PD_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOM3_CTL_PD_OFFSET: u32 = 0x1c;
pub const GC_PINMUX_DIOM3_CTL_PU_LSB: u32 = 0x4;
pub const GC_PINMUX_DIOM3_CTL_PU_MASK: u32 = 0x10;
pub const GC_PINMUX_DIOM3_CTL_PU_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOM3_CTL_PU_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOM3_CTL_PU_OFFSET: u32 = 0x1c;
pub const GC_PINMUX_DIOM3_CTL_INV_LSB: u32 = 0x5;
pub const GC_PINMUX_DIOM3_CTL_INV_MASK: u32 = 0x20;
pub const GC_PINMUX_DIOM3_CTL_INV_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOM3_CTL_INV_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOM3_CTL_INV_OFFSET: u32 = 0x1c;
pub const GC_PINMUX_DIOM4_CTL_DS_LSB: u32 = 0x0;
pub const GC_PINMUX_DIOM4_CTL_DS_MASK: u32 = 0x3;
pub const GC_PINMUX_DIOM4_CTL_DS_SIZE: u32 = 0x2;
pub const GC_PINMUX_DIOM4_CTL_DS_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOM4_CTL_DS_OFFSET: u32 = 0x24;
pub const GC_PINMUX_DIOM4_CTL_IE_LSB: u32 = 0x2;
pub const GC_PINMUX_DIOM4_CTL_IE_MASK: u32 = 0x4;
pub const GC_PINMUX_DIOM4_CTL_IE_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOM4_CTL_IE_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOM4_CTL_IE_OFFSET: u32 = 0x24;
pub const GC_PINMUX_DIOM4_CTL_PD_LSB: u32 = 0x3;
pub const GC_PINMUX_DIOM4_CTL_PD_MASK: u32 = 0x8;
pub const GC_PINMUX_DIOM4_CTL_PD_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOM4_CTL_PD_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOM4_CTL_PD_OFFSET: u32 = 0x24;
pub const GC_PINMUX_DIOM4_CTL_PU_LSB: u32 = 0x4;
pub const GC_PINMUX_DIOM4_CTL_PU_MASK: u32 = 0x10;
pub const GC_PINMUX_DIOM4_CTL_PU_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOM4_CTL_PU_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOM4_CTL_PU_OFFSET: u32 = 0x24;
pub const GC_PINMUX_DIOM4_CTL_INV_LSB: u32 = 0x5;
pub const GC_PINMUX_DIOM4_CTL_INV_MASK: u32 = 0x20;
pub const GC_PINMUX_DIOM4_CTL_INV_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOM4_CTL_INV_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOM4_CTL_INV_OFFSET: u32 = 0x24;
pub const GC_PINMUX_DIOA0_CTL_DS_LSB: u32 = 0x0;
pub const GC_PINMUX_DIOA0_CTL_DS_MASK: u32 = 0x3;
pub const GC_PINMUX_DIOA0_CTL_DS_SIZE: u32 = 0x2;
pub const GC_PINMUX_DIOA0_CTL_DS_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOA0_CTL_DS_OFFSET: u32 = 0x2c;
pub const GC_PINMUX_DIOA0_CTL_IE_LSB: u32 = 0x2;
pub const GC_PINMUX_DIOA0_CTL_IE_MASK: u32 = 0x4;
pub const GC_PINMUX_DIOA0_CTL_IE_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA0_CTL_IE_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA0_CTL_IE_OFFSET: u32 = 0x2c;
pub const GC_PINMUX_DIOA0_CTL_PD_LSB: u32 = 0x3;
pub const GC_PINMUX_DIOA0_CTL_PD_MASK: u32 = 0x8;
pub const GC_PINMUX_DIOA0_CTL_PD_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA0_CTL_PD_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA0_CTL_PD_OFFSET: u32 = 0x2c;
pub const GC_PINMUX_DIOA0_CTL_PU_LSB: u32 = 0x4;
pub const GC_PINMUX_DIOA0_CTL_PU_MASK: u32 = 0x10;
pub const GC_PINMUX_DIOA0_CTL_PU_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA0_CTL_PU_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA0_CTL_PU_OFFSET: u32 = 0x2c;
pub const GC_PINMUX_DIOA0_CTL_INV_LSB: u32 = 0x5;
pub const GC_PINMUX_DIOA0_CTL_INV_MASK: u32 = 0x20;
pub const GC_PINMUX_DIOA0_CTL_INV_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA0_CTL_INV_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA0_CTL_INV_OFFSET: u32 = 0x2c;
pub const GC_PINMUX_DIOA1_CTL_DS_LSB: u32 = 0x0;
pub const GC_PINMUX_DIOA1_CTL_DS_MASK: u32 = 0x3;
pub const GC_PINMUX_DIOA1_CTL_DS_SIZE: u32 = 0x2;
pub const GC_PINMUX_DIOA1_CTL_DS_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOA1_CTL_DS_OFFSET: u32 = 0x34;
pub const GC_PINMUX_DIOA1_CTL_IE_LSB: u32 = 0x2;
pub const GC_PINMUX_DIOA1_CTL_IE_MASK: u32 = 0x4;
pub const GC_PINMUX_DIOA1_CTL_IE_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA1_CTL_IE_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA1_CTL_IE_OFFSET: u32 = 0x34;
pub const GC_PINMUX_DIOA1_CTL_PD_LSB: u32 = 0x3;
pub const GC_PINMUX_DIOA1_CTL_PD_MASK: u32 = 0x8;
pub const GC_PINMUX_DIOA1_CTL_PD_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA1_CTL_PD_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA1_CTL_PD_OFFSET: u32 = 0x34;
pub const GC_PINMUX_DIOA1_CTL_PU_LSB: u32 = 0x4;
pub const GC_PINMUX_DIOA1_CTL_PU_MASK: u32 = 0x10;
pub const GC_PINMUX_DIOA1_CTL_PU_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA1_CTL_PU_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA1_CTL_PU_OFFSET: u32 = 0x34;
pub const GC_PINMUX_DIOA1_CTL_INV_LSB: u32 = 0x5;
pub const GC_PINMUX_DIOA1_CTL_INV_MASK: u32 = 0x20;
pub const GC_PINMUX_DIOA1_CTL_INV_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA1_CTL_INV_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA1_CTL_INV_OFFSET: u32 = 0x34;
pub const GC_PINMUX_DIOA2_CTL_DS_LSB: u32 = 0x0;
pub const GC_PINMUX_DIOA2_CTL_DS_MASK: u32 = 0x3;
pub const GC_PINMUX_DIOA2_CTL_DS_SIZE: u32 = 0x2;
pub const GC_PINMUX_DIOA2_CTL_DS_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOA2_CTL_DS_OFFSET: u32 = 0x3c;
pub const GC_PINMUX_DIOA2_CTL_IE_LSB: u32 = 0x2;
pub const GC_PINMUX_DIOA2_CTL_IE_MASK: u32 = 0x4;
pub const GC_PINMUX_DIOA2_CTL_IE_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA2_CTL_IE_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA2_CTL_IE_OFFSET: u32 = 0x3c;
pub const GC_PINMUX_DIOA2_CTL_PD_LSB: u32 = 0x3;
pub const GC_PINMUX_DIOA2_CTL_PD_MASK: u32 = 0x8;
pub const GC_PINMUX_DIOA2_CTL_PD_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA2_CTL_PD_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA2_CTL_PD_OFFSET: u32 = 0x3c;
pub const GC_PINMUX_DIOA2_CTL_PU_LSB: u32 = 0x4;
pub const GC_PINMUX_DIOA2_CTL_PU_MASK: u32 = 0x10;
pub const GC_PINMUX_DIOA2_CTL_PU_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA2_CTL_PU_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA2_CTL_PU_OFFSET: u32 = 0x3c;
pub const GC_PINMUX_DIOA2_CTL_INV_LSB: u32 = 0x5;
pub const GC_PINMUX_DIOA2_CTL_INV_MASK: u32 = 0x20;
pub const GC_PINMUX_DIOA2_CTL_INV_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA2_CTL_INV_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA2_CTL_INV_OFFSET: u32 = 0x3c;
pub const GC_PINMUX_DIOA3_CTL_DS_LSB: u32 = 0x0;
pub const GC_PINMUX_DIOA3_CTL_DS_MASK: u32 = 0x3;
pub const GC_PINMUX_DIOA3_CTL_DS_SIZE: u32 = 0x2;
pub const GC_PINMUX_DIOA3_CTL_DS_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOA3_CTL_DS_OFFSET: u32 = 0x44;
pub const GC_PINMUX_DIOA3_CTL_IE_LSB: u32 = 0x2;
pub const GC_PINMUX_DIOA3_CTL_IE_MASK: u32 = 0x4;
pub const GC_PINMUX_DIOA3_CTL_IE_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA3_CTL_IE_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA3_CTL_IE_OFFSET: u32 = 0x44;
pub const GC_PINMUX_DIOA3_CTL_PD_LSB: u32 = 0x3;
pub const GC_PINMUX_DIOA3_CTL_PD_MASK: u32 = 0x8;
pub const GC_PINMUX_DIOA3_CTL_PD_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA3_CTL_PD_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA3_CTL_PD_OFFSET: u32 = 0x44;
pub const GC_PINMUX_DIOA3_CTL_PU_LSB: u32 = 0x4;
pub const GC_PINMUX_DIOA3_CTL_PU_MASK: u32 = 0x10;
pub const GC_PINMUX_DIOA3_CTL_PU_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA3_CTL_PU_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA3_CTL_PU_OFFSET: u32 = 0x44;
pub const GC_PINMUX_DIOA3_CTL_INV_LSB: u32 = 0x5;
pub const GC_PINMUX_DIOA3_CTL_INV_MASK: u32 = 0x20;
pub const GC_PINMUX_DIOA3_CTL_INV_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA3_CTL_INV_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA3_CTL_INV_OFFSET: u32 = 0x44;
pub const GC_PINMUX_DIOA4_CTL_DS_LSB: u32 = 0x0;
pub const GC_PINMUX_DIOA4_CTL_DS_MASK: u32 = 0x3;
pub const GC_PINMUX_DIOA4_CTL_DS_SIZE: u32 = 0x2;
pub const GC_PINMUX_DIOA4_CTL_DS_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOA4_CTL_DS_OFFSET: u32 = 0x4c;
pub const GC_PINMUX_DIOA4_CTL_IE_LSB: u32 = 0x2;
pub const GC_PINMUX_DIOA4_CTL_IE_MASK: u32 = 0x4;
pub const GC_PINMUX_DIOA4_CTL_IE_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA4_CTL_IE_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA4_CTL_IE_OFFSET: u32 = 0x4c;
pub const GC_PINMUX_DIOA4_CTL_PD_LSB: u32 = 0x3;
pub const GC_PINMUX_DIOA4_CTL_PD_MASK: u32 = 0x8;
pub const GC_PINMUX_DIOA4_CTL_PD_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA4_CTL_PD_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA4_CTL_PD_OFFSET: u32 = 0x4c;
pub const GC_PINMUX_DIOA4_CTL_PU_LSB: u32 = 0x4;
pub const GC_PINMUX_DIOA4_CTL_PU_MASK: u32 = 0x10;
pub const GC_PINMUX_DIOA4_CTL_PU_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA4_CTL_PU_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA4_CTL_PU_OFFSET: u32 = 0x4c;
pub const GC_PINMUX_DIOA4_CTL_INV_LSB: u32 = 0x5;
pub const GC_PINMUX_DIOA4_CTL_INV_MASK: u32 = 0x20;
pub const GC_PINMUX_DIOA4_CTL_INV_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA4_CTL_INV_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA4_CTL_INV_OFFSET: u32 = 0x4c;
pub const GC_PINMUX_DIOA5_CTL_DS_LSB: u32 = 0x0;
pub const GC_PINMUX_DIOA5_CTL_DS_MASK: u32 = 0x3;
pub const GC_PINMUX_DIOA5_CTL_DS_SIZE: u32 = 0x2;
pub const GC_PINMUX_DIOA5_CTL_DS_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOA5_CTL_DS_OFFSET: u32 = 0x54;
pub const GC_PINMUX_DIOA5_CTL_IE_LSB: u32 = 0x2;
pub const GC_PINMUX_DIOA5_CTL_IE_MASK: u32 = 0x4;
pub const GC_PINMUX_DIOA5_CTL_IE_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA5_CTL_IE_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA5_CTL_IE_OFFSET: u32 = 0x54;
pub const GC_PINMUX_DIOA5_CTL_PD_LSB: u32 = 0x3;
pub const GC_PINMUX_DIOA5_CTL_PD_MASK: u32 = 0x8;
pub const GC_PINMUX_DIOA5_CTL_PD_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA5_CTL_PD_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA5_CTL_PD_OFFSET: u32 = 0x54;
pub const GC_PINMUX_DIOA5_CTL_PU_LSB: u32 = 0x4;
pub const GC_PINMUX_DIOA5_CTL_PU_MASK: u32 = 0x10;
pub const GC_PINMUX_DIOA5_CTL_PU_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA5_CTL_PU_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA5_CTL_PU_OFFSET: u32 = 0x54;
pub const GC_PINMUX_DIOA5_CTL_INV_LSB: u32 = 0x5;
pub const GC_PINMUX_DIOA5_CTL_INV_MASK: u32 = 0x20;
pub const GC_PINMUX_DIOA5_CTL_INV_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA5_CTL_INV_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA5_CTL_INV_OFFSET: u32 = 0x54;
pub const GC_PINMUX_DIOA6_CTL_DS_LSB: u32 = 0x0;
pub const GC_PINMUX_DIOA6_CTL_DS_MASK: u32 = 0x3;
pub const GC_PINMUX_DIOA6_CTL_DS_SIZE: u32 = 0x2;
pub const GC_PINMUX_DIOA6_CTL_DS_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOA6_CTL_DS_OFFSET: u32 = 0x5c;
pub const GC_PINMUX_DIOA6_CTL_IE_LSB: u32 = 0x2;
pub const GC_PINMUX_DIOA6_CTL_IE_MASK: u32 = 0x4;
pub const GC_PINMUX_DIOA6_CTL_IE_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA6_CTL_IE_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA6_CTL_IE_OFFSET: u32 = 0x5c;
pub const GC_PINMUX_DIOA6_CTL_PD_LSB: u32 = 0x3;
pub const GC_PINMUX_DIOA6_CTL_PD_MASK: u32 = 0x8;
pub const GC_PINMUX_DIOA6_CTL_PD_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA6_CTL_PD_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA6_CTL_PD_OFFSET: u32 = 0x5c;
pub const GC_PINMUX_DIOA6_CTL_PU_LSB: u32 = 0x4;
pub const GC_PINMUX_DIOA6_CTL_PU_MASK: u32 = 0x10;
pub const GC_PINMUX_DIOA6_CTL_PU_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA6_CTL_PU_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA6_CTL_PU_OFFSET: u32 = 0x5c;
pub const GC_PINMUX_DIOA6_CTL_INV_LSB: u32 = 0x5;
pub const GC_PINMUX_DIOA6_CTL_INV_MASK: u32 = 0x20;
pub const GC_PINMUX_DIOA6_CTL_INV_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA6_CTL_INV_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA6_CTL_INV_OFFSET: u32 = 0x5c;
pub const GC_PINMUX_DIOA7_CTL_DS_LSB: u32 = 0x0;
pub const GC_PINMUX_DIOA7_CTL_DS_MASK: u32 = 0x3;
pub const GC_PINMUX_DIOA7_CTL_DS_SIZE: u32 = 0x2;
pub const GC_PINMUX_DIOA7_CTL_DS_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOA7_CTL_DS_OFFSET: u32 = 0x64;
pub const GC_PINMUX_DIOA7_CTL_IE_LSB: u32 = 0x2;
pub const GC_PINMUX_DIOA7_CTL_IE_MASK: u32 = 0x4;
pub const GC_PINMUX_DIOA7_CTL_IE_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA7_CTL_IE_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA7_CTL_IE_OFFSET: u32 = 0x64;
pub const GC_PINMUX_DIOA7_CTL_PD_LSB: u32 = 0x3;
pub const GC_PINMUX_DIOA7_CTL_PD_MASK: u32 = 0x8;
pub const GC_PINMUX_DIOA7_CTL_PD_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA7_CTL_PD_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA7_CTL_PD_OFFSET: u32 = 0x64;
pub const GC_PINMUX_DIOA7_CTL_PU_LSB: u32 = 0x4;
pub const GC_PINMUX_DIOA7_CTL_PU_MASK: u32 = 0x10;
pub const GC_PINMUX_DIOA7_CTL_PU_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA7_CTL_PU_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA7_CTL_PU_OFFSET: u32 = 0x64;
pub const GC_PINMUX_DIOA7_CTL_INV_LSB: u32 = 0x5;
pub const GC_PINMUX_DIOA7_CTL_INV_MASK: u32 = 0x20;
pub const GC_PINMUX_DIOA7_CTL_INV_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA7_CTL_INV_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA7_CTL_INV_OFFSET: u32 = 0x64;
pub const GC_PINMUX_DIOA8_CTL_DS_LSB: u32 = 0x0;
pub const GC_PINMUX_DIOA8_CTL_DS_MASK: u32 = 0x3;
pub const GC_PINMUX_DIOA8_CTL_DS_SIZE: u32 = 0x2;
pub const GC_PINMUX_DIOA8_CTL_DS_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOA8_CTL_DS_OFFSET: u32 = 0x6c;
pub const GC_PINMUX_DIOA8_CTL_IE_LSB: u32 = 0x2;
pub const GC_PINMUX_DIOA8_CTL_IE_MASK: u32 = 0x4;
pub const GC_PINMUX_DIOA8_CTL_IE_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA8_CTL_IE_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA8_CTL_IE_OFFSET: u32 = 0x6c;
pub const GC_PINMUX_DIOA8_CTL_PD_LSB: u32 = 0x3;
pub const GC_PINMUX_DIOA8_CTL_PD_MASK: u32 = 0x8;
pub const GC_PINMUX_DIOA8_CTL_PD_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA8_CTL_PD_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA8_CTL_PD_OFFSET: u32 = 0x6c;
pub const GC_PINMUX_DIOA8_CTL_PU_LSB: u32 = 0x4;
pub const GC_PINMUX_DIOA8_CTL_PU_MASK: u32 = 0x10;
pub const GC_PINMUX_DIOA8_CTL_PU_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA8_CTL_PU_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA8_CTL_PU_OFFSET: u32 = 0x6c;
pub const GC_PINMUX_DIOA8_CTL_INV_LSB: u32 = 0x5;
pub const GC_PINMUX_DIOA8_CTL_INV_MASK: u32 = 0x20;
pub const GC_PINMUX_DIOA8_CTL_INV_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA8_CTL_INV_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA8_CTL_INV_OFFSET: u32 = 0x6c;
pub const GC_PINMUX_DIOA9_CTL_DS_LSB: u32 = 0x0;
pub const GC_PINMUX_DIOA9_CTL_DS_MASK: u32 = 0x3;
pub const GC_PINMUX_DIOA9_CTL_DS_SIZE: u32 = 0x2;
pub const GC_PINMUX_DIOA9_CTL_DS_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOA9_CTL_DS_OFFSET: u32 = 0x74;
pub const GC_PINMUX_DIOA9_CTL_IE_LSB: u32 = 0x2;
pub const GC_PINMUX_DIOA9_CTL_IE_MASK: u32 = 0x4;
pub const GC_PINMUX_DIOA9_CTL_IE_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA9_CTL_IE_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA9_CTL_IE_OFFSET: u32 = 0x74;
pub const GC_PINMUX_DIOA9_CTL_PD_LSB: u32 = 0x3;
pub const GC_PINMUX_DIOA9_CTL_PD_MASK: u32 = 0x8;
pub const GC_PINMUX_DIOA9_CTL_PD_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA9_CTL_PD_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA9_CTL_PD_OFFSET: u32 = 0x74;
pub const GC_PINMUX_DIOA9_CTL_PU_LSB: u32 = 0x4;
pub const GC_PINMUX_DIOA9_CTL_PU_MASK: u32 = 0x10;
pub const GC_PINMUX_DIOA9_CTL_PU_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA9_CTL_PU_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA9_CTL_PU_OFFSET: u32 = 0x74;
pub const GC_PINMUX_DIOA9_CTL_INV_LSB: u32 = 0x5;
pub const GC_PINMUX_DIOA9_CTL_INV_MASK: u32 = 0x20;
pub const GC_PINMUX_DIOA9_CTL_INV_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA9_CTL_INV_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA9_CTL_INV_OFFSET: u32 = 0x74;
pub const GC_PINMUX_DIOA10_CTL_DS_LSB: u32 = 0x0;
pub const GC_PINMUX_DIOA10_CTL_DS_MASK: u32 = 0x3;
pub const GC_PINMUX_DIOA10_CTL_DS_SIZE: u32 = 0x2;
pub const GC_PINMUX_DIOA10_CTL_DS_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOA10_CTL_DS_OFFSET: u32 = 0x7c;
pub const GC_PINMUX_DIOA10_CTL_IE_LSB: u32 = 0x2;
pub const GC_PINMUX_DIOA10_CTL_IE_MASK: u32 = 0x4;
pub const GC_PINMUX_DIOA10_CTL_IE_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA10_CTL_IE_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA10_CTL_IE_OFFSET: u32 = 0x7c;
pub const GC_PINMUX_DIOA10_CTL_PD_LSB: u32 = 0x3;
pub const GC_PINMUX_DIOA10_CTL_PD_MASK: u32 = 0x8;
pub const GC_PINMUX_DIOA10_CTL_PD_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA10_CTL_PD_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA10_CTL_PD_OFFSET: u32 = 0x7c;
pub const GC_PINMUX_DIOA10_CTL_PU_LSB: u32 = 0x4;
pub const GC_PINMUX_DIOA10_CTL_PU_MASK: u32 = 0x10;
pub const GC_PINMUX_DIOA10_CTL_PU_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA10_CTL_PU_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA10_CTL_PU_OFFSET: u32 = 0x7c;
pub const GC_PINMUX_DIOA10_CTL_INV_LSB: u32 = 0x5;
pub const GC_PINMUX_DIOA10_CTL_INV_MASK: u32 = 0x20;
pub const GC_PINMUX_DIOA10_CTL_INV_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA10_CTL_INV_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA10_CTL_INV_OFFSET: u32 = 0x7c;
pub const GC_PINMUX_DIOA11_CTL_DS_LSB: u32 = 0x0;
pub const GC_PINMUX_DIOA11_CTL_DS_MASK: u32 = 0x3;
pub const GC_PINMUX_DIOA11_CTL_DS_SIZE: u32 = 0x2;
pub const GC_PINMUX_DIOA11_CTL_DS_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOA11_CTL_DS_OFFSET: u32 = 0x84;
pub const GC_PINMUX_DIOA11_CTL_IE_LSB: u32 = 0x2;
pub const GC_PINMUX_DIOA11_CTL_IE_MASK: u32 = 0x4;
pub const GC_PINMUX_DIOA11_CTL_IE_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA11_CTL_IE_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA11_CTL_IE_OFFSET: u32 = 0x84;
pub const GC_PINMUX_DIOA11_CTL_PD_LSB: u32 = 0x3;
pub const GC_PINMUX_DIOA11_CTL_PD_MASK: u32 = 0x8;
pub const GC_PINMUX_DIOA11_CTL_PD_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA11_CTL_PD_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA11_CTL_PD_OFFSET: u32 = 0x84;
pub const GC_PINMUX_DIOA11_CTL_PU_LSB: u32 = 0x4;
pub const GC_PINMUX_DIOA11_CTL_PU_MASK: u32 = 0x10;
pub const GC_PINMUX_DIOA11_CTL_PU_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA11_CTL_PU_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA11_CTL_PU_OFFSET: u32 = 0x84;
pub const GC_PINMUX_DIOA11_CTL_INV_LSB: u32 = 0x5;
pub const GC_PINMUX_DIOA11_CTL_INV_MASK: u32 = 0x20;
pub const GC_PINMUX_DIOA11_CTL_INV_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA11_CTL_INV_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA11_CTL_INV_OFFSET: u32 = 0x84;
pub const GC_PINMUX_DIOA12_CTL_DS_LSB: u32 = 0x0;
pub const GC_PINMUX_DIOA12_CTL_DS_MASK: u32 = 0x3;
pub const GC_PINMUX_DIOA12_CTL_DS_SIZE: u32 = 0x2;
pub const GC_PINMUX_DIOA12_CTL_DS_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOA12_CTL_DS_OFFSET: u32 = 0x8c;
pub const GC_PINMUX_DIOA12_CTL_IE_LSB: u32 = 0x2;
pub const GC_PINMUX_DIOA12_CTL_IE_MASK: u32 = 0x4;
pub const GC_PINMUX_DIOA12_CTL_IE_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA12_CTL_IE_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA12_CTL_IE_OFFSET: u32 = 0x8c;
pub const GC_PINMUX_DIOA12_CTL_PD_LSB: u32 = 0x3;
pub const GC_PINMUX_DIOA12_CTL_PD_MASK: u32 = 0x8;
pub const GC_PINMUX_DIOA12_CTL_PD_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA12_CTL_PD_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA12_CTL_PD_OFFSET: u32 = 0x8c;
pub const GC_PINMUX_DIOA12_CTL_PU_LSB: u32 = 0x4;
pub const GC_PINMUX_DIOA12_CTL_PU_MASK: u32 = 0x10;
pub const GC_PINMUX_DIOA12_CTL_PU_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA12_CTL_PU_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA12_CTL_PU_OFFSET: u32 = 0x8c;
pub const GC_PINMUX_DIOA12_CTL_INV_LSB: u32 = 0x5;
pub const GC_PINMUX_DIOA12_CTL_INV_MASK: u32 = 0x20;
pub const GC_PINMUX_DIOA12_CTL_INV_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA12_CTL_INV_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA12_CTL_INV_OFFSET: u32 = 0x8c;
pub const GC_PINMUX_DIOA13_CTL_DS_LSB: u32 = 0x0;
pub const GC_PINMUX_DIOA13_CTL_DS_MASK: u32 = 0x3;
pub const GC_PINMUX_DIOA13_CTL_DS_SIZE: u32 = 0x2;
pub const GC_PINMUX_DIOA13_CTL_DS_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOA13_CTL_DS_OFFSET: u32 = 0x94;
pub const GC_PINMUX_DIOA13_CTL_IE_LSB: u32 = 0x2;
pub const GC_PINMUX_DIOA13_CTL_IE_MASK: u32 = 0x4;
pub const GC_PINMUX_DIOA13_CTL_IE_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA13_CTL_IE_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA13_CTL_IE_OFFSET: u32 = 0x94;
pub const GC_PINMUX_DIOA13_CTL_PD_LSB: u32 = 0x3;
pub const GC_PINMUX_DIOA13_CTL_PD_MASK: u32 = 0x8;
pub const GC_PINMUX_DIOA13_CTL_PD_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA13_CTL_PD_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA13_CTL_PD_OFFSET: u32 = 0x94;
pub const GC_PINMUX_DIOA13_CTL_PU_LSB: u32 = 0x4;
pub const GC_PINMUX_DIOA13_CTL_PU_MASK: u32 = 0x10;
pub const GC_PINMUX_DIOA13_CTL_PU_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA13_CTL_PU_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA13_CTL_PU_OFFSET: u32 = 0x94;
pub const GC_PINMUX_DIOA13_CTL_INV_LSB: u32 = 0x5;
pub const GC_PINMUX_DIOA13_CTL_INV_MASK: u32 = 0x20;
pub const GC_PINMUX_DIOA13_CTL_INV_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA13_CTL_INV_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA13_CTL_INV_OFFSET: u32 = 0x94;
pub const GC_PINMUX_DIOA14_CTL_DS_LSB: u32 = 0x0;
pub const GC_PINMUX_DIOA14_CTL_DS_MASK: u32 = 0x3;
pub const GC_PINMUX_DIOA14_CTL_DS_SIZE: u32 = 0x2;
pub const GC_PINMUX_DIOA14_CTL_DS_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOA14_CTL_DS_OFFSET: u32 = 0x9c;
pub const GC_PINMUX_DIOA14_CTL_IE_LSB: u32 = 0x2;
pub const GC_PINMUX_DIOA14_CTL_IE_MASK: u32 = 0x4;
pub const GC_PINMUX_DIOA14_CTL_IE_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA14_CTL_IE_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA14_CTL_IE_OFFSET: u32 = 0x9c;
pub const GC_PINMUX_DIOA14_CTL_PD_LSB: u32 = 0x3;
pub const GC_PINMUX_DIOA14_CTL_PD_MASK: u32 = 0x8;
pub const GC_PINMUX_DIOA14_CTL_PD_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA14_CTL_PD_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA14_CTL_PD_OFFSET: u32 = 0x9c;
pub const GC_PINMUX_DIOA14_CTL_PU_LSB: u32 = 0x4;
pub const GC_PINMUX_DIOA14_CTL_PU_MASK: u32 = 0x10;
pub const GC_PINMUX_DIOA14_CTL_PU_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA14_CTL_PU_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA14_CTL_PU_OFFSET: u32 = 0x9c;
pub const GC_PINMUX_DIOA14_CTL_INV_LSB: u32 = 0x5;
pub const GC_PINMUX_DIOA14_CTL_INV_MASK: u32 = 0x20;
pub const GC_PINMUX_DIOA14_CTL_INV_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOA14_CTL_INV_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOA14_CTL_INV_OFFSET: u32 = 0x9c;
pub const GC_PINMUX_DIOB0_CTL_DS_LSB: u32 = 0x0;
pub const GC_PINMUX_DIOB0_CTL_DS_MASK: u32 = 0x3;
pub const GC_PINMUX_DIOB0_CTL_DS_SIZE: u32 = 0x2;
pub const GC_PINMUX_DIOB0_CTL_DS_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOB0_CTL_DS_OFFSET: u32 = 0xa4;
pub const GC_PINMUX_DIOB0_CTL_IE_LSB: u32 = 0x2;
pub const GC_PINMUX_DIOB0_CTL_IE_MASK: u32 = 0x4;
pub const GC_PINMUX_DIOB0_CTL_IE_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOB0_CTL_IE_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOB0_CTL_IE_OFFSET: u32 = 0xa4;
pub const GC_PINMUX_DIOB0_CTL_PD_LSB: u32 = 0x3;
pub const GC_PINMUX_DIOB0_CTL_PD_MASK: u32 = 0x8;
pub const GC_PINMUX_DIOB0_CTL_PD_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOB0_CTL_PD_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOB0_CTL_PD_OFFSET: u32 = 0xa4;
pub const GC_PINMUX_DIOB0_CTL_PU_LSB: u32 = 0x4;
pub const GC_PINMUX_DIOB0_CTL_PU_MASK: u32 = 0x10;
pub const GC_PINMUX_DIOB0_CTL_PU_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOB0_CTL_PU_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOB0_CTL_PU_OFFSET: u32 = 0xa4;
pub const GC_PINMUX_DIOB0_CTL_INV_LSB: u32 = 0x5;
pub const GC_PINMUX_DIOB0_CTL_INV_MASK: u32 = 0x20;
pub const GC_PINMUX_DIOB0_CTL_INV_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOB0_CTL_INV_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOB0_CTL_INV_OFFSET: u32 = 0xa4;
pub const GC_PINMUX_DIOB1_CTL_DS_LSB: u32 = 0x0;
pub const GC_PINMUX_DIOB1_CTL_DS_MASK: u32 = 0x3;
pub const GC_PINMUX_DIOB1_CTL_DS_SIZE: u32 = 0x2;
pub const GC_PINMUX_DIOB1_CTL_DS_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOB1_CTL_DS_OFFSET: u32 = 0xac;
pub const GC_PINMUX_DIOB1_CTL_IE_LSB: u32 = 0x2;
pub const GC_PINMUX_DIOB1_CTL_IE_MASK: u32 = 0x4;
pub const GC_PINMUX_DIOB1_CTL_IE_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOB1_CTL_IE_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOB1_CTL_IE_OFFSET: u32 = 0xac;
pub const GC_PINMUX_DIOB1_CTL_PD_LSB: u32 = 0x3;
pub const GC_PINMUX_DIOB1_CTL_PD_MASK: u32 = 0x8;
pub const GC_PINMUX_DIOB1_CTL_PD_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOB1_CTL_PD_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOB1_CTL_PD_OFFSET: u32 = 0xac;
pub const GC_PINMUX_DIOB1_CTL_PU_LSB: u32 = 0x4;
pub const GC_PINMUX_DIOB1_CTL_PU_MASK: u32 = 0x10;
pub const GC_PINMUX_DIOB1_CTL_PU_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOB1_CTL_PU_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOB1_CTL_PU_OFFSET: u32 = 0xac;
pub const GC_PINMUX_DIOB1_CTL_INV_LSB: u32 = 0x5;
pub const GC_PINMUX_DIOB1_CTL_INV_MASK: u32 = 0x20;
pub const GC_PINMUX_DIOB1_CTL_INV_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOB1_CTL_INV_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOB1_CTL_INV_OFFSET: u32 = 0xac;
pub const GC_PINMUX_DIOB2_CTL_DS_LSB: u32 = 0x0;
pub const GC_PINMUX_DIOB2_CTL_DS_MASK: u32 = 0x3;
pub const GC_PINMUX_DIOB2_CTL_DS_SIZE: u32 = 0x2;
pub const GC_PINMUX_DIOB2_CTL_DS_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOB2_CTL_DS_OFFSET: u32 = 0xb4;
pub const GC_PINMUX_DIOB2_CTL_IE_LSB: u32 = 0x2;
pub const GC_PINMUX_DIOB2_CTL_IE_MASK: u32 = 0x4;
pub const GC_PINMUX_DIOB2_CTL_IE_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOB2_CTL_IE_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOB2_CTL_IE_OFFSET: u32 = 0xb4;
pub const GC_PINMUX_DIOB2_CTL_PD_LSB: u32 = 0x3;
pub const GC_PINMUX_DIOB2_CTL_PD_MASK: u32 = 0x8;
pub const GC_PINMUX_DIOB2_CTL_PD_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOB2_CTL_PD_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOB2_CTL_PD_OFFSET: u32 = 0xb4;
pub const GC_PINMUX_DIOB2_CTL_PU_LSB: u32 = 0x4;
pub const GC_PINMUX_DIOB2_CTL_PU_MASK: u32 = 0x10;
pub const GC_PINMUX_DIOB2_CTL_PU_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOB2_CTL_PU_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOB2_CTL_PU_OFFSET: u32 = 0xb4;
pub const GC_PINMUX_DIOB2_CTL_INV_LSB: u32 = 0x5;
pub const GC_PINMUX_DIOB2_CTL_INV_MASK: u32 = 0x20;
pub const GC_PINMUX_DIOB2_CTL_INV_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOB2_CTL_INV_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOB2_CTL_INV_OFFSET: u32 = 0xb4;
pub const GC_PINMUX_DIOB3_CTL_DS_LSB: u32 = 0x0;
pub const GC_PINMUX_DIOB3_CTL_DS_MASK: u32 = 0x3;
pub const GC_PINMUX_DIOB3_CTL_DS_SIZE: u32 = 0x2;
pub const GC_PINMUX_DIOB3_CTL_DS_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOB3_CTL_DS_OFFSET: u32 = 0xbc;
pub const GC_PINMUX_DIOB3_CTL_IE_LSB: u32 = 0x2;
pub const GC_PINMUX_DIOB3_CTL_IE_MASK: u32 = 0x4;
pub const GC_PINMUX_DIOB3_CTL_IE_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOB3_CTL_IE_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOB3_CTL_IE_OFFSET: u32 = 0xbc;
pub const GC_PINMUX_DIOB3_CTL_PD_LSB: u32 = 0x3;
pub const GC_PINMUX_DIOB3_CTL_PD_MASK: u32 = 0x8;
pub const GC_PINMUX_DIOB3_CTL_PD_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOB3_CTL_PD_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOB3_CTL_PD_OFFSET: u32 = 0xbc;
pub const GC_PINMUX_DIOB3_CTL_PU_LSB: u32 = 0x4;
pub const GC_PINMUX_DIOB3_CTL_PU_MASK: u32 = 0x10;
pub const GC_PINMUX_DIOB3_CTL_PU_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOB3_CTL_PU_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOB3_CTL_PU_OFFSET: u32 = 0xbc;
pub const GC_PINMUX_DIOB3_CTL_INV_LSB: u32 = 0x5;
pub const GC_PINMUX_DIOB3_CTL_INV_MASK: u32 = 0x20;
pub const GC_PINMUX_DIOB3_CTL_INV_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOB3_CTL_INV_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOB3_CTL_INV_OFFSET: u32 = 0xbc;
pub const GC_PINMUX_DIOB4_CTL_DS_LSB: u32 = 0x0;
pub const GC_PINMUX_DIOB4_CTL_DS_MASK: u32 = 0x3;
pub const GC_PINMUX_DIOB4_CTL_DS_SIZE: u32 = 0x2;
pub const GC_PINMUX_DIOB4_CTL_DS_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOB4_CTL_DS_OFFSET: u32 = 0xc4;
pub const GC_PINMUX_DIOB4_CTL_IE_LSB: u32 = 0x2;
pub const GC_PINMUX_DIOB4_CTL_IE_MASK: u32 = 0x4;
pub const GC_PINMUX_DIOB4_CTL_IE_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOB4_CTL_IE_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOB4_CTL_IE_OFFSET: u32 = 0xc4;
pub const GC_PINMUX_DIOB4_CTL_PD_LSB: u32 = 0x3;
pub const GC_PINMUX_DIOB4_CTL_PD_MASK: u32 = 0x8;
pub const GC_PINMUX_DIOB4_CTL_PD_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOB4_CTL_PD_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOB4_CTL_PD_OFFSET: u32 = 0xc4;
pub const GC_PINMUX_DIOB4_CTL_PU_LSB: u32 = 0x4;
pub const GC_PINMUX_DIOB4_CTL_PU_MASK: u32 = 0x10;
pub const GC_PINMUX_DIOB4_CTL_PU_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOB4_CTL_PU_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOB4_CTL_PU_OFFSET: u32 = 0xc4;
pub const GC_PINMUX_DIOB4_CTL_INV_LSB: u32 = 0x5;
pub const GC_PINMUX_DIOB4_CTL_INV_MASK: u32 = 0x20;
pub const GC_PINMUX_DIOB4_CTL_INV_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOB4_CTL_INV_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOB4_CTL_INV_OFFSET: u32 = 0xc4;
pub const GC_PINMUX_DIOB5_CTL_DS_LSB: u32 = 0x0;
pub const GC_PINMUX_DIOB5_CTL_DS_MASK: u32 = 0x3;
pub const GC_PINMUX_DIOB5_CTL_DS_SIZE: u32 = 0x2;
pub const GC_PINMUX_DIOB5_CTL_DS_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOB5_CTL_DS_OFFSET: u32 = 0xcc;
pub const GC_PINMUX_DIOB5_CTL_IE_LSB: u32 = 0x2;
pub const GC_PINMUX_DIOB5_CTL_IE_MASK: u32 = 0x4;
pub const GC_PINMUX_DIOB5_CTL_IE_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOB5_CTL_IE_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOB5_CTL_IE_OFFSET: u32 = 0xcc;
pub const GC_PINMUX_DIOB5_CTL_PD_LSB: u32 = 0x3;
pub const GC_PINMUX_DIOB5_CTL_PD_MASK: u32 = 0x8;
pub const GC_PINMUX_DIOB5_CTL_PD_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOB5_CTL_PD_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOB5_CTL_PD_OFFSET: u32 = 0xcc;
pub const GC_PINMUX_DIOB5_CTL_PU_LSB: u32 = 0x4;
pub const GC_PINMUX_DIOB5_CTL_PU_MASK: u32 = 0x10;
pub const GC_PINMUX_DIOB5_CTL_PU_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOB5_CTL_PU_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOB5_CTL_PU_OFFSET: u32 = 0xcc;
pub const GC_PINMUX_DIOB5_CTL_INV_LSB: u32 = 0x5;
pub const GC_PINMUX_DIOB5_CTL_INV_MASK: u32 = 0x20;
pub const GC_PINMUX_DIOB5_CTL_INV_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOB5_CTL_INV_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOB5_CTL_INV_OFFSET: u32 = 0xcc;
pub const GC_PINMUX_DIOB6_CTL_DS_LSB: u32 = 0x0;
pub const GC_PINMUX_DIOB6_CTL_DS_MASK: u32 = 0x3;
pub const GC_PINMUX_DIOB6_CTL_DS_SIZE: u32 = 0x2;
pub const GC_PINMUX_DIOB6_CTL_DS_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOB6_CTL_DS_OFFSET: u32 = 0xd4;
pub const GC_PINMUX_DIOB6_CTL_IE_LSB: u32 = 0x2;
pub const GC_PINMUX_DIOB6_CTL_IE_MASK: u32 = 0x4;
pub const GC_PINMUX_DIOB6_CTL_IE_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOB6_CTL_IE_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOB6_CTL_IE_OFFSET: u32 = 0xd4;
pub const GC_PINMUX_DIOB6_CTL_PD_LSB: u32 = 0x3;
pub const GC_PINMUX_DIOB6_CTL_PD_MASK: u32 = 0x8;
pub const GC_PINMUX_DIOB6_CTL_PD_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOB6_CTL_PD_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOB6_CTL_PD_OFFSET: u32 = 0xd4;
pub const GC_PINMUX_DIOB6_CTL_PU_LSB: u32 = 0x4;
pub const GC_PINMUX_DIOB6_CTL_PU_MASK: u32 = 0x10;
pub const GC_PINMUX_DIOB6_CTL_PU_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOB6_CTL_PU_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOB6_CTL_PU_OFFSET: u32 = 0xd4;
pub const GC_PINMUX_DIOB6_CTL_INV_LSB: u32 = 0x5;
pub const GC_PINMUX_DIOB6_CTL_INV_MASK: u32 = 0x20;
pub const GC_PINMUX_DIOB6_CTL_INV_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOB6_CTL_INV_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOB6_CTL_INV_OFFSET: u32 = 0xd4;
pub const GC_PINMUX_DIOB7_CTL_DS_LSB: u32 = 0x0;
pub const GC_PINMUX_DIOB7_CTL_DS_MASK: u32 = 0x3;
pub const GC_PINMUX_DIOB7_CTL_DS_SIZE: u32 = 0x2;
pub const GC_PINMUX_DIOB7_CTL_DS_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOB7_CTL_DS_OFFSET: u32 = 0xdc;
pub const GC_PINMUX_DIOB7_CTL_IE_LSB: u32 = 0x2;
pub const GC_PINMUX_DIOB7_CTL_IE_MASK: u32 = 0x4;
pub const GC_PINMUX_DIOB7_CTL_IE_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOB7_CTL_IE_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOB7_CTL_IE_OFFSET: u32 = 0xdc;
pub const GC_PINMUX_DIOB7_CTL_PD_LSB: u32 = 0x3;
pub const GC_PINMUX_DIOB7_CTL_PD_MASK: u32 = 0x8;
pub const GC_PINMUX_DIOB7_CTL_PD_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOB7_CTL_PD_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOB7_CTL_PD_OFFSET: u32 = 0xdc;
pub const GC_PINMUX_DIOB7_CTL_PU_LSB: u32 = 0x4;
pub const GC_PINMUX_DIOB7_CTL_PU_MASK: u32 = 0x10;
pub const GC_PINMUX_DIOB7_CTL_PU_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOB7_CTL_PU_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOB7_CTL_PU_OFFSET: u32 = 0xdc;
pub const GC_PINMUX_DIOB7_CTL_INV_LSB: u32 = 0x5;
pub const GC_PINMUX_DIOB7_CTL_INV_MASK: u32 = 0x20;
pub const GC_PINMUX_DIOB7_CTL_INV_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOB7_CTL_INV_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOB7_CTL_INV_OFFSET: u32 = 0xdc;
pub const GC_PINMUX_DIOB8_CTL_DS_LSB: u32 = 0x0;
pub const GC_PINMUX_DIOB8_CTL_DS_MASK: u32 = 0x3;
pub const GC_PINMUX_DIOB8_CTL_DS_SIZE: u32 = 0x2;
pub const GC_PINMUX_DIOB8_CTL_DS_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_DIOB8_CTL_DS_OFFSET: u32 = 0xe4;
pub const GC_PINMUX_DIOB8_CTL_IE_LSB: u32 = 0x2;
pub const GC_PINMUX_DIOB8_CTL_IE_MASK: u32 = 0x4;
pub const GC_PINMUX_DIOB8_CTL_IE_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOB8_CTL_IE_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOB8_CTL_IE_OFFSET: u32 = 0xe4;
pub const GC_PINMUX_DIOB8_CTL_PD_LSB: u32 = 0x3;
pub const GC_PINMUX_DIOB8_CTL_PD_MASK: u32 = 0x8;
pub const GC_PINMUX_DIOB8_CTL_PD_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOB8_CTL_PD_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOB8_CTL_PD_OFFSET: u32 = 0xe4;
pub const GC_PINMUX_DIOB8_CTL_PU_LSB: u32 = 0x4;
pub const GC_PINMUX_DIOB8_CTL_PU_MASK: u32 = 0x10;
pub const GC_PINMUX_DIOB8_CTL_PU_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOB8_CTL_PU_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOB8_CTL_PU_OFFSET: u32 = 0xe4;
pub const GC_PINMUX_DIOB8_CTL_INV_LSB: u32 = 0x5;
pub const GC_PINMUX_DIOB8_CTL_INV_MASK: u32 = 0x20;
pub const GC_PINMUX_DIOB8_CTL_INV_SIZE: u32 = 0x1;
pub const GC_PINMUX_DIOB8_CTL_INV_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_DIOB8_CTL_INV_OFFSET: u32 = 0xe4;
pub const GC_PINMUX_RTCXOP_CTL_DS_LSB: u32 = 0x0;
pub const GC_PINMUX_RTCXOP_CTL_DS_MASK: u32 = 0x3;
pub const GC_PINMUX_RTCXOP_CTL_DS_SIZE: u32 = 0x2;
pub const GC_PINMUX_RTCXOP_CTL_DS_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_RTCXOP_CTL_DS_OFFSET: u32 = 0xec;
pub const GC_PINMUX_RTCXOP_CTL_IE_LSB: u32 = 0x2;
pub const GC_PINMUX_RTCXOP_CTL_IE_MASK: u32 = 0x4;
pub const GC_PINMUX_RTCXOP_CTL_IE_SIZE: u32 = 0x1;
pub const GC_PINMUX_RTCXOP_CTL_IE_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_RTCXOP_CTL_IE_OFFSET: u32 = 0xec;
pub const GC_PINMUX_RTCXOP_CTL_PD_LSB: u32 = 0x3;
pub const GC_PINMUX_RTCXOP_CTL_PD_MASK: u32 = 0x8;
pub const GC_PINMUX_RTCXOP_CTL_PD_SIZE: u32 = 0x1;
pub const GC_PINMUX_RTCXOP_CTL_PD_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_RTCXOP_CTL_PD_OFFSET: u32 = 0xec;
pub const GC_PINMUX_RTCXOP_CTL_PU_LSB: u32 = 0x4;
pub const GC_PINMUX_RTCXOP_CTL_PU_MASK: u32 = 0x10;
pub const GC_PINMUX_RTCXOP_CTL_PU_SIZE: u32 = 0x1;
pub const GC_PINMUX_RTCXOP_CTL_PU_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_RTCXOP_CTL_PU_OFFSET: u32 = 0xec;
pub const GC_PINMUX_RTCXOP_CTL_INV_LSB: u32 = 0x5;
pub const GC_PINMUX_RTCXOP_CTL_INV_MASK: u32 = 0x20;
pub const GC_PINMUX_RTCXOP_CTL_INV_SIZE: u32 = 0x1;
pub const GC_PINMUX_RTCXOP_CTL_INV_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_RTCXOP_CTL_INV_OFFSET: u32 = 0xec;
pub const GC_PINMUX_SWDPTRACE_CTL_DS_LSB: u32 = 0x0;
pub const GC_PINMUX_SWDPTRACE_CTL_DS_MASK: u32 = 0x3;
pub const GC_PINMUX_SWDPTRACE_CTL_DS_SIZE: u32 = 0x2;
pub const GC_PINMUX_SWDPTRACE_CTL_DS_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_SWDPTRACE_CTL_DS_OFFSET: u32 = 0xf4;
pub const GC_PINMUX_SWDPTRACE_CTL_IE_LSB: u32 = 0x2;
pub const GC_PINMUX_SWDPTRACE_CTL_IE_MASK: u32 = 0x4;
pub const GC_PINMUX_SWDPTRACE_CTL_IE_SIZE: u32 = 0x1;
pub const GC_PINMUX_SWDPTRACE_CTL_IE_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SWDPTRACE_CTL_IE_OFFSET: u32 = 0xf4;
pub const GC_PINMUX_SWDPTRACE_CTL_PD_LSB: u32 = 0x3;
pub const GC_PINMUX_SWDPTRACE_CTL_PD_MASK: u32 = 0x8;
pub const GC_PINMUX_SWDPTRACE_CTL_PD_SIZE: u32 = 0x1;
pub const GC_PINMUX_SWDPTRACE_CTL_PD_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SWDPTRACE_CTL_PD_OFFSET: u32 = 0xf4;
pub const GC_PINMUX_SWDPTRACE_CTL_PU_LSB: u32 = 0x4;
pub const GC_PINMUX_SWDPTRACE_CTL_PU_MASK: u32 = 0x10;
pub const GC_PINMUX_SWDPTRACE_CTL_PU_SIZE: u32 = 0x1;
pub const GC_PINMUX_SWDPTRACE_CTL_PU_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SWDPTRACE_CTL_PU_OFFSET: u32 = 0xf4;
pub const GC_PINMUX_SWDPTRACE_CTL_INV_LSB: u32 = 0x5;
pub const GC_PINMUX_SWDPTRACE_CTL_INV_MASK: u32 = 0x20;
pub const GC_PINMUX_SWDPTRACE_CTL_INV_SIZE: u32 = 0x1;
pub const GC_PINMUX_SWDPTRACE_CTL_INV_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SWDPTRACE_CTL_INV_OFFSET: u32 = 0xf4;
pub const GC_PINMUX_SWDPDATA_CTL_DS_LSB: u32 = 0x0;
pub const GC_PINMUX_SWDPDATA_CTL_DS_MASK: u32 = 0x3;
pub const GC_PINMUX_SWDPDATA_CTL_DS_SIZE: u32 = 0x2;
pub const GC_PINMUX_SWDPDATA_CTL_DS_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_SWDPDATA_CTL_DS_OFFSET: u32 = 0xfc;
pub const GC_PINMUX_SWDPDATA_CTL_IE_LSB: u32 = 0x2;
pub const GC_PINMUX_SWDPDATA_CTL_IE_MASK: u32 = 0x4;
pub const GC_PINMUX_SWDPDATA_CTL_IE_SIZE: u32 = 0x1;
pub const GC_PINMUX_SWDPDATA_CTL_IE_DEFAULT: u32 = 0x1;
pub const GC_PINMUX_SWDPDATA_CTL_IE_OFFSET: u32 = 0xfc;
pub const GC_PINMUX_SWDPDATA_CTL_PD_LSB: u32 = 0x3;
pub const GC_PINMUX_SWDPDATA_CTL_PD_MASK: u32 = 0x8;
pub const GC_PINMUX_SWDPDATA_CTL_PD_SIZE: u32 = 0x1;
pub const GC_PINMUX_SWDPDATA_CTL_PD_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SWDPDATA_CTL_PD_OFFSET: u32 = 0xfc;
pub const GC_PINMUX_SWDPDATA_CTL_PU_LSB: u32 = 0x4;
pub const GC_PINMUX_SWDPDATA_CTL_PU_MASK: u32 = 0x10;
pub const GC_PINMUX_SWDPDATA_CTL_PU_SIZE: u32 = 0x1;
pub const GC_PINMUX_SWDPDATA_CTL_PU_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SWDPDATA_CTL_PU_OFFSET: u32 = 0xfc;
pub const GC_PINMUX_SWDPDATA_CTL_INV_LSB: u32 = 0x5;
pub const GC_PINMUX_SWDPDATA_CTL_INV_MASK: u32 = 0x20;
pub const GC_PINMUX_SWDPDATA_CTL_INV_SIZE: u32 = 0x1;
pub const GC_PINMUX_SWDPDATA_CTL_INV_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SWDPDATA_CTL_INV_OFFSET: u32 = 0xfc;
pub const GC_PINMUX_TESTMODE_CTL_DS_LSB: u32 = 0x0;
pub const GC_PINMUX_TESTMODE_CTL_DS_MASK: u32 = 0x3;
pub const GC_PINMUX_TESTMODE_CTL_DS_SIZE: u32 = 0x2;
pub const GC_PINMUX_TESTMODE_CTL_DS_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_TESTMODE_CTL_DS_OFFSET: u32 = 0x104;
pub const GC_PINMUX_TESTMODE_CTL_IE_LSB: u32 = 0x2;
pub const GC_PINMUX_TESTMODE_CTL_IE_MASK: u32 = 0x4;
pub const GC_PINMUX_TESTMODE_CTL_IE_SIZE: u32 = 0x1;
pub const GC_PINMUX_TESTMODE_CTL_IE_DEFAULT: u32 = 0x1;
pub const GC_PINMUX_TESTMODE_CTL_IE_OFFSET: u32 = 0x104;
pub const GC_PINMUX_TESTMODE_CTL_PD_LSB: u32 = 0x3;
pub const GC_PINMUX_TESTMODE_CTL_PD_MASK: u32 = 0x8;
pub const GC_PINMUX_TESTMODE_CTL_PD_SIZE: u32 = 0x1;
pub const GC_PINMUX_TESTMODE_CTL_PD_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_TESTMODE_CTL_PD_OFFSET: u32 = 0x104;
pub const GC_PINMUX_TESTMODE_CTL_PU_LSB: u32 = 0x4;
pub const GC_PINMUX_TESTMODE_CTL_PU_MASK: u32 = 0x10;
pub const GC_PINMUX_TESTMODE_CTL_PU_SIZE: u32 = 0x1;
pub const GC_PINMUX_TESTMODE_CTL_PU_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_TESTMODE_CTL_PU_OFFSET: u32 = 0x104;
pub const GC_PINMUX_TESTMODE_CTL_INV_LSB: u32 = 0x5;
pub const GC_PINMUX_TESTMODE_CTL_INV_MASK: u32 = 0x20;
pub const GC_PINMUX_TESTMODE_CTL_INV_SIZE: u32 = 0x1;
pub const GC_PINMUX_TESTMODE_CTL_INV_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_TESTMODE_CTL_INV_OFFSET: u32 = 0x104;
pub const GC_PINMUX_RESETB_CTL_DS_LSB: u32 = 0x0;
pub const GC_PINMUX_RESETB_CTL_DS_MASK: u32 = 0x3;
pub const GC_PINMUX_RESETB_CTL_DS_SIZE: u32 = 0x2;
pub const GC_PINMUX_RESETB_CTL_DS_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_RESETB_CTL_DS_OFFSET: u32 = 0x10c;
pub const GC_PINMUX_RESETB_CTL_IE_LSB: u32 = 0x2;
pub const GC_PINMUX_RESETB_CTL_IE_MASK: u32 = 0x4;
pub const GC_PINMUX_RESETB_CTL_IE_SIZE: u32 = 0x1;
pub const GC_PINMUX_RESETB_CTL_IE_DEFAULT: u32 = 0x1;
pub const GC_PINMUX_RESETB_CTL_IE_OFFSET: u32 = 0x10c;
pub const GC_PINMUX_RESETB_CTL_PD_LSB: u32 = 0x3;
pub const GC_PINMUX_RESETB_CTL_PD_MASK: u32 = 0x8;
pub const GC_PINMUX_RESETB_CTL_PD_SIZE: u32 = 0x1;
pub const GC_PINMUX_RESETB_CTL_PD_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_RESETB_CTL_PD_OFFSET: u32 = 0x10c;
pub const GC_PINMUX_RESETB_CTL_PU_LSB: u32 = 0x4;
pub const GC_PINMUX_RESETB_CTL_PU_MASK: u32 = 0x10;
pub const GC_PINMUX_RESETB_CTL_PU_SIZE: u32 = 0x1;
pub const GC_PINMUX_RESETB_CTL_PU_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_RESETB_CTL_PU_OFFSET: u32 = 0x10c;
pub const GC_PINMUX_RESETB_CTL_INV_LSB: u32 = 0x5;
pub const GC_PINMUX_RESETB_CTL_INV_MASK: u32 = 0x20;
pub const GC_PINMUX_RESETB_CTL_INV_SIZE: u32 = 0x1;
pub const GC_PINMUX_RESETB_CTL_INV_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_RESETB_CTL_INV_OFFSET: u32 = 0x10c;
pub const GC_PINMUX_VIO0_CTL_DS_LSB: u32 = 0x0;
pub const GC_PINMUX_VIO0_CTL_DS_MASK: u32 = 0x3;
pub const GC_PINMUX_VIO0_CTL_DS_SIZE: u32 = 0x2;
pub const GC_PINMUX_VIO0_CTL_DS_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_VIO0_CTL_DS_OFFSET: u32 = 0x114;
pub const GC_PINMUX_VIO0_CTL_IE_LSB: u32 = 0x2;
pub const GC_PINMUX_VIO0_CTL_IE_MASK: u32 = 0x4;
pub const GC_PINMUX_VIO0_CTL_IE_SIZE: u32 = 0x1;
pub const GC_PINMUX_VIO0_CTL_IE_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_VIO0_CTL_IE_OFFSET: u32 = 0x114;
pub const GC_PINMUX_VIO0_CTL_PD_LSB: u32 = 0x3;
pub const GC_PINMUX_VIO0_CTL_PD_MASK: u32 = 0x8;
pub const GC_PINMUX_VIO0_CTL_PD_SIZE: u32 = 0x1;
pub const GC_PINMUX_VIO0_CTL_PD_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_VIO0_CTL_PD_OFFSET: u32 = 0x114;
pub const GC_PINMUX_VIO0_CTL_PU_LSB: u32 = 0x4;
pub const GC_PINMUX_VIO0_CTL_PU_MASK: u32 = 0x10;
pub const GC_PINMUX_VIO0_CTL_PU_SIZE: u32 = 0x1;
pub const GC_PINMUX_VIO0_CTL_PU_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_VIO0_CTL_PU_OFFSET: u32 = 0x114;
pub const GC_PINMUX_VIO0_CTL_INV_LSB: u32 = 0x5;
pub const GC_PINMUX_VIO0_CTL_INV_MASK: u32 = 0x20;
pub const GC_PINMUX_VIO0_CTL_INV_SIZE: u32 = 0x1;
pub const GC_PINMUX_VIO0_CTL_INV_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_VIO0_CTL_INV_OFFSET: u32 = 0x114;
pub const GC_PINMUX_VIO1_CTL_DS_LSB: u32 = 0x0;
pub const GC_PINMUX_VIO1_CTL_DS_MASK: u32 = 0x3;
pub const GC_PINMUX_VIO1_CTL_DS_SIZE: u32 = 0x2;
pub const GC_PINMUX_VIO1_CTL_DS_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_VIO1_CTL_DS_OFFSET: u32 = 0x11c;
pub const GC_PINMUX_VIO1_CTL_IE_LSB: u32 = 0x2;
pub const GC_PINMUX_VIO1_CTL_IE_MASK: u32 = 0x4;
pub const GC_PINMUX_VIO1_CTL_IE_SIZE: u32 = 0x1;
pub const GC_PINMUX_VIO1_CTL_IE_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_VIO1_CTL_IE_OFFSET: u32 = 0x11c;
pub const GC_PINMUX_VIO1_CTL_PD_LSB: u32 = 0x3;
pub const GC_PINMUX_VIO1_CTL_PD_MASK: u32 = 0x8;
pub const GC_PINMUX_VIO1_CTL_PD_SIZE: u32 = 0x1;
pub const GC_PINMUX_VIO1_CTL_PD_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_VIO1_CTL_PD_OFFSET: u32 = 0x11c;
pub const GC_PINMUX_VIO1_CTL_PU_LSB: u32 = 0x4;
pub const GC_PINMUX_VIO1_CTL_PU_MASK: u32 = 0x10;
pub const GC_PINMUX_VIO1_CTL_PU_SIZE: u32 = 0x1;
pub const GC_PINMUX_VIO1_CTL_PU_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_VIO1_CTL_PU_OFFSET: u32 = 0x11c;
pub const GC_PINMUX_VIO1_CTL_INV_LSB: u32 = 0x5;
pub const GC_PINMUX_VIO1_CTL_INV_MASK: u32 = 0x20;
pub const GC_PINMUX_VIO1_CTL_INV_SIZE: u32 = 0x1;
pub const GC_PINMUX_VIO1_CTL_INV_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_VIO1_CTL_INV_OFFSET: u32 = 0x11c;
pub const GC_PINMUX_TDI_CTL_DS_LSB: u32 = 0x0;
pub const GC_PINMUX_TDI_CTL_DS_MASK: u32 = 0x3;
pub const GC_PINMUX_TDI_CTL_DS_SIZE: u32 = 0x2;
pub const GC_PINMUX_TDI_CTL_DS_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_TDI_CTL_DS_OFFSET: u32 = 0x124;
pub const GC_PINMUX_TDI_CTL_IE_LSB: u32 = 0x2;
pub const GC_PINMUX_TDI_CTL_IE_MASK: u32 = 0x4;
pub const GC_PINMUX_TDI_CTL_IE_SIZE: u32 = 0x1;
pub const GC_PINMUX_TDI_CTL_IE_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_TDI_CTL_IE_OFFSET: u32 = 0x124;
pub const GC_PINMUX_TDI_CTL_PD_LSB: u32 = 0x3;
pub const GC_PINMUX_TDI_CTL_PD_MASK: u32 = 0x8;
pub const GC_PINMUX_TDI_CTL_PD_SIZE: u32 = 0x1;
pub const GC_PINMUX_TDI_CTL_PD_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_TDI_CTL_PD_OFFSET: u32 = 0x124;
pub const GC_PINMUX_TDI_CTL_PU_LSB: u32 = 0x4;
pub const GC_PINMUX_TDI_CTL_PU_MASK: u32 = 0x10;
pub const GC_PINMUX_TDI_CTL_PU_SIZE: u32 = 0x1;
pub const GC_PINMUX_TDI_CTL_PU_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_TDI_CTL_PU_OFFSET: u32 = 0x124;
pub const GC_PINMUX_TDI_CTL_INV_LSB: u32 = 0x5;
pub const GC_PINMUX_TDI_CTL_INV_MASK: u32 = 0x20;
pub const GC_PINMUX_TDI_CTL_INV_SIZE: u32 = 0x1;
pub const GC_PINMUX_TDI_CTL_INV_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_TDI_CTL_INV_OFFSET: u32 = 0x124;
pub const GC_PINMUX_TMS_CTL_DS_LSB: u32 = 0x0;
pub const GC_PINMUX_TMS_CTL_DS_MASK: u32 = 0x3;
pub const GC_PINMUX_TMS_CTL_DS_SIZE: u32 = 0x2;
pub const GC_PINMUX_TMS_CTL_DS_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_TMS_CTL_DS_OFFSET: u32 = 0x12c;
pub const GC_PINMUX_TMS_CTL_IE_LSB: u32 = 0x2;
pub const GC_PINMUX_TMS_CTL_IE_MASK: u32 = 0x4;
pub const GC_PINMUX_TMS_CTL_IE_SIZE: u32 = 0x1;
pub const GC_PINMUX_TMS_CTL_IE_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_TMS_CTL_IE_OFFSET: u32 = 0x12c;
pub const GC_PINMUX_TMS_CTL_PD_LSB: u32 = 0x3;
pub const GC_PINMUX_TMS_CTL_PD_MASK: u32 = 0x8;
pub const GC_PINMUX_TMS_CTL_PD_SIZE: u32 = 0x1;
pub const GC_PINMUX_TMS_CTL_PD_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_TMS_CTL_PD_OFFSET: u32 = 0x12c;
pub const GC_PINMUX_TMS_CTL_PU_LSB: u32 = 0x4;
pub const GC_PINMUX_TMS_CTL_PU_MASK: u32 = 0x10;
pub const GC_PINMUX_TMS_CTL_PU_SIZE: u32 = 0x1;
pub const GC_PINMUX_TMS_CTL_PU_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_TMS_CTL_PU_OFFSET: u32 = 0x12c;
pub const GC_PINMUX_TMS_CTL_INV_LSB: u32 = 0x5;
pub const GC_PINMUX_TMS_CTL_INV_MASK: u32 = 0x20;
pub const GC_PINMUX_TMS_CTL_INV_SIZE: u32 = 0x1;
pub const GC_PINMUX_TMS_CTL_INV_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_TMS_CTL_INV_OFFSET: u32 = 0x12c;
pub const GC_PINMUX_TCK_CTL_DS_LSB: u32 = 0x0;
pub const GC_PINMUX_TCK_CTL_DS_MASK: u32 = 0x3;
pub const GC_PINMUX_TCK_CTL_DS_SIZE: u32 = 0x2;
pub const GC_PINMUX_TCK_CTL_DS_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_TCK_CTL_DS_OFFSET: u32 = 0x134;
pub const GC_PINMUX_TCK_CTL_IE_LSB: u32 = 0x2;
pub const GC_PINMUX_TCK_CTL_IE_MASK: u32 = 0x4;
pub const GC_PINMUX_TCK_CTL_IE_SIZE: u32 = 0x1;
pub const GC_PINMUX_TCK_CTL_IE_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_TCK_CTL_IE_OFFSET: u32 = 0x134;
pub const GC_PINMUX_TCK_CTL_PD_LSB: u32 = 0x3;
pub const GC_PINMUX_TCK_CTL_PD_MASK: u32 = 0x8;
pub const GC_PINMUX_TCK_CTL_PD_SIZE: u32 = 0x1;
pub const GC_PINMUX_TCK_CTL_PD_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_TCK_CTL_PD_OFFSET: u32 = 0x134;
pub const GC_PINMUX_TCK_CTL_PU_LSB: u32 = 0x4;
pub const GC_PINMUX_TCK_CTL_PU_MASK: u32 = 0x10;
pub const GC_PINMUX_TCK_CTL_PU_SIZE: u32 = 0x1;
pub const GC_PINMUX_TCK_CTL_PU_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_TCK_CTL_PU_OFFSET: u32 = 0x134;
pub const GC_PINMUX_TCK_CTL_INV_LSB: u32 = 0x5;
pub const GC_PINMUX_TCK_CTL_INV_MASK: u32 = 0x20;
pub const GC_PINMUX_TCK_CTL_INV_SIZE: u32 = 0x1;
pub const GC_PINMUX_TCK_CTL_INV_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_TCK_CTL_INV_OFFSET: u32 = 0x134;
pub const GC_PINMUX_TDO_CTL_DS_LSB: u32 = 0x0;
pub const GC_PINMUX_TDO_CTL_DS_MASK: u32 = 0x3;
pub const GC_PINMUX_TDO_CTL_DS_SIZE: u32 = 0x2;
pub const GC_PINMUX_TDO_CTL_DS_DEFAULT: u32 = 0x3;
pub const GC_PINMUX_TDO_CTL_DS_OFFSET: u32 = 0x13c;
pub const GC_PINMUX_TDO_CTL_IE_LSB: u32 = 0x2;
pub const GC_PINMUX_TDO_CTL_IE_MASK: u32 = 0x4;
pub const GC_PINMUX_TDO_CTL_IE_SIZE: u32 = 0x1;
pub const GC_PINMUX_TDO_CTL_IE_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_TDO_CTL_IE_OFFSET: u32 = 0x13c;
pub const GC_PINMUX_TDO_CTL_PD_LSB: u32 = 0x3;
pub const GC_PINMUX_TDO_CTL_PD_MASK: u32 = 0x8;
pub const GC_PINMUX_TDO_CTL_PD_SIZE: u32 = 0x1;
pub const GC_PINMUX_TDO_CTL_PD_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_TDO_CTL_PD_OFFSET: u32 = 0x13c;
pub const GC_PINMUX_TDO_CTL_PU_LSB: u32 = 0x4;
pub const GC_PINMUX_TDO_CTL_PU_MASK: u32 = 0x10;
pub const GC_PINMUX_TDO_CTL_PU_SIZE: u32 = 0x1;
pub const GC_PINMUX_TDO_CTL_PU_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_TDO_CTL_PU_OFFSET: u32 = 0x13c;
pub const GC_PINMUX_TDO_CTL_INV_LSB: u32 = 0x5;
pub const GC_PINMUX_TDO_CTL_INV_MASK: u32 = 0x20;
pub const GC_PINMUX_TDO_CTL_INV_SIZE: u32 = 0x1;
pub const GC_PINMUX_TDO_CTL_INV_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_TDO_CTL_INV_OFFSET: u32 = 0x13c;
pub const GC_PINMUX_SETHOLD0_DIOM0_LSB: u32 = 0x0;
pub const GC_PINMUX_SETHOLD0_DIOM0_MASK: u32 = 0x1;
pub const GC_PINMUX_SETHOLD0_DIOM0_SIZE: u32 = 0x1;
pub const GC_PINMUX_SETHOLD0_DIOM0_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SETHOLD0_DIOM0_OFFSET: u32 = 0x140;
pub const GC_PINMUX_SETHOLD0_DIOM1_LSB: u32 = 0x1;
pub const GC_PINMUX_SETHOLD0_DIOM1_MASK: u32 = 0x2;
pub const GC_PINMUX_SETHOLD0_DIOM1_SIZE: u32 = 0x1;
pub const GC_PINMUX_SETHOLD0_DIOM1_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SETHOLD0_DIOM1_OFFSET: u32 = 0x140;
pub const GC_PINMUX_SETHOLD0_DIOM2_LSB: u32 = 0x2;
pub const GC_PINMUX_SETHOLD0_DIOM2_MASK: u32 = 0x4;
pub const GC_PINMUX_SETHOLD0_DIOM2_SIZE: u32 = 0x1;
pub const GC_PINMUX_SETHOLD0_DIOM2_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SETHOLD0_DIOM2_OFFSET: u32 = 0x140;
pub const GC_PINMUX_SETHOLD0_DIOM3_LSB: u32 = 0x3;
pub const GC_PINMUX_SETHOLD0_DIOM3_MASK: u32 = 0x8;
pub const GC_PINMUX_SETHOLD0_DIOM3_SIZE: u32 = 0x1;
pub const GC_PINMUX_SETHOLD0_DIOM3_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SETHOLD0_DIOM3_OFFSET: u32 = 0x140;
pub const GC_PINMUX_SETHOLD0_DIOM4_LSB: u32 = 0x4;
pub const GC_PINMUX_SETHOLD0_DIOM4_MASK: u32 = 0x10;
pub const GC_PINMUX_SETHOLD0_DIOM4_SIZE: u32 = 0x1;
pub const GC_PINMUX_SETHOLD0_DIOM4_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SETHOLD0_DIOM4_OFFSET: u32 = 0x140;
pub const GC_PINMUX_SETHOLD0_DIOA0_LSB: u32 = 0x5;
pub const GC_PINMUX_SETHOLD0_DIOA0_MASK: u32 = 0x20;
pub const GC_PINMUX_SETHOLD0_DIOA0_SIZE: u32 = 0x1;
pub const GC_PINMUX_SETHOLD0_DIOA0_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SETHOLD0_DIOA0_OFFSET: u32 = 0x140;
pub const GC_PINMUX_SETHOLD0_DIOA1_LSB: u32 = 0x6;
pub const GC_PINMUX_SETHOLD0_DIOA1_MASK: u32 = 0x40;
pub const GC_PINMUX_SETHOLD0_DIOA1_SIZE: u32 = 0x1;
pub const GC_PINMUX_SETHOLD0_DIOA1_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SETHOLD0_DIOA1_OFFSET: u32 = 0x140;
pub const GC_PINMUX_SETHOLD0_DIOA2_LSB: u32 = 0x7;
pub const GC_PINMUX_SETHOLD0_DIOA2_MASK: u32 = 0x80;
pub const GC_PINMUX_SETHOLD0_DIOA2_SIZE: u32 = 0x1;
pub const GC_PINMUX_SETHOLD0_DIOA2_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SETHOLD0_DIOA2_OFFSET: u32 = 0x140;
pub const GC_PINMUX_SETHOLD0_DIOA3_LSB: u32 = 0x8;
pub const GC_PINMUX_SETHOLD0_DIOA3_MASK: u32 = 0x100;
pub const GC_PINMUX_SETHOLD0_DIOA3_SIZE: u32 = 0x1;
pub const GC_PINMUX_SETHOLD0_DIOA3_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SETHOLD0_DIOA3_OFFSET: u32 = 0x140;
pub const GC_PINMUX_SETHOLD0_DIOA4_LSB: u32 = 0x9;
pub const GC_PINMUX_SETHOLD0_DIOA4_MASK: u32 = 0x200;
pub const GC_PINMUX_SETHOLD0_DIOA4_SIZE: u32 = 0x1;
pub const GC_PINMUX_SETHOLD0_DIOA4_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SETHOLD0_DIOA4_OFFSET: u32 = 0x140;
pub const GC_PINMUX_SETHOLD0_DIOA5_LSB: u32 = 0xa;
pub const GC_PINMUX_SETHOLD0_DIOA5_MASK: u32 = 0x400;
pub const GC_PINMUX_SETHOLD0_DIOA5_SIZE: u32 = 0x1;
pub const GC_PINMUX_SETHOLD0_DIOA5_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SETHOLD0_DIOA5_OFFSET: u32 = 0x140;
pub const GC_PINMUX_SETHOLD0_DIOA6_LSB: u32 = 0xb;
pub const GC_PINMUX_SETHOLD0_DIOA6_MASK: u32 = 0x800;
pub const GC_PINMUX_SETHOLD0_DIOA6_SIZE: u32 = 0x1;
pub const GC_PINMUX_SETHOLD0_DIOA6_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SETHOLD0_DIOA6_OFFSET: u32 = 0x140;
pub const GC_PINMUX_SETHOLD0_DIOA7_LSB: u32 = 0xc;
pub const GC_PINMUX_SETHOLD0_DIOA7_MASK: u32 = 0x1000;
pub const GC_PINMUX_SETHOLD0_DIOA7_SIZE: u32 = 0x1;
pub const GC_PINMUX_SETHOLD0_DIOA7_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SETHOLD0_DIOA7_OFFSET: u32 = 0x140;
pub const GC_PINMUX_SETHOLD0_DIOA8_LSB: u32 = 0xd;
pub const GC_PINMUX_SETHOLD0_DIOA8_MASK: u32 = 0x2000;
pub const GC_PINMUX_SETHOLD0_DIOA8_SIZE: u32 = 0x1;
pub const GC_PINMUX_SETHOLD0_DIOA8_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SETHOLD0_DIOA8_OFFSET: u32 = 0x140;
pub const GC_PINMUX_SETHOLD0_DIOA9_LSB: u32 = 0xe;
pub const GC_PINMUX_SETHOLD0_DIOA9_MASK: u32 = 0x4000;
pub const GC_PINMUX_SETHOLD0_DIOA9_SIZE: u32 = 0x1;
pub const GC_PINMUX_SETHOLD0_DIOA9_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SETHOLD0_DIOA9_OFFSET: u32 = 0x140;
pub const GC_PINMUX_SETHOLD0_DIOA10_LSB: u32 = 0xf;
pub const GC_PINMUX_SETHOLD0_DIOA10_MASK: u32 = 0x8000;
pub const GC_PINMUX_SETHOLD0_DIOA10_SIZE: u32 = 0x1;
pub const GC_PINMUX_SETHOLD0_DIOA10_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SETHOLD0_DIOA10_OFFSET: u32 = 0x140;
pub const GC_PINMUX_SETHOLD0_DIOA11_LSB: u32 = 0x10;
pub const GC_PINMUX_SETHOLD0_DIOA11_MASK: u32 = 0x10000;
pub const GC_PINMUX_SETHOLD0_DIOA11_SIZE: u32 = 0x1;
pub const GC_PINMUX_SETHOLD0_DIOA11_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SETHOLD0_DIOA11_OFFSET: u32 = 0x140;
pub const GC_PINMUX_SETHOLD0_DIOA12_LSB: u32 = 0x11;
pub const GC_PINMUX_SETHOLD0_DIOA12_MASK: u32 = 0x20000;
pub const GC_PINMUX_SETHOLD0_DIOA12_SIZE: u32 = 0x1;
pub const GC_PINMUX_SETHOLD0_DIOA12_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SETHOLD0_DIOA12_OFFSET: u32 = 0x140;
pub const GC_PINMUX_SETHOLD0_DIOA13_LSB: u32 = 0x12;
pub const GC_PINMUX_SETHOLD0_DIOA13_MASK: u32 = 0x40000;
pub const GC_PINMUX_SETHOLD0_DIOA13_SIZE: u32 = 0x1;
pub const GC_PINMUX_SETHOLD0_DIOA13_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SETHOLD0_DIOA13_OFFSET: u32 = 0x140;
pub const GC_PINMUX_SETHOLD0_DIOA14_LSB: u32 = 0x13;
pub const GC_PINMUX_SETHOLD0_DIOA14_MASK: u32 = 0x80000;
pub const GC_PINMUX_SETHOLD0_DIOA14_SIZE: u32 = 0x1;
pub const GC_PINMUX_SETHOLD0_DIOA14_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SETHOLD0_DIOA14_OFFSET: u32 = 0x140;
pub const GC_PINMUX_SETHOLD0_DIOB0_LSB: u32 = 0x14;
pub const GC_PINMUX_SETHOLD0_DIOB0_MASK: u32 = 0x100000;
pub const GC_PINMUX_SETHOLD0_DIOB0_SIZE: u32 = 0x1;
pub const GC_PINMUX_SETHOLD0_DIOB0_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SETHOLD0_DIOB0_OFFSET: u32 = 0x140;
pub const GC_PINMUX_SETHOLD0_DIOB1_LSB: u32 = 0x15;
pub const GC_PINMUX_SETHOLD0_DIOB1_MASK: u32 = 0x200000;
pub const GC_PINMUX_SETHOLD0_DIOB1_SIZE: u32 = 0x1;
pub const GC_PINMUX_SETHOLD0_DIOB1_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SETHOLD0_DIOB1_OFFSET: u32 = 0x140;
pub const GC_PINMUX_SETHOLD0_DIOB2_LSB: u32 = 0x16;
pub const GC_PINMUX_SETHOLD0_DIOB2_MASK: u32 = 0x400000;
pub const GC_PINMUX_SETHOLD0_DIOB2_SIZE: u32 = 0x1;
pub const GC_PINMUX_SETHOLD0_DIOB2_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SETHOLD0_DIOB2_OFFSET: u32 = 0x140;
pub const GC_PINMUX_SETHOLD0_DIOB3_LSB: u32 = 0x17;
pub const GC_PINMUX_SETHOLD0_DIOB3_MASK: u32 = 0x800000;
pub const GC_PINMUX_SETHOLD0_DIOB3_SIZE: u32 = 0x1;
pub const GC_PINMUX_SETHOLD0_DIOB3_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SETHOLD0_DIOB3_OFFSET: u32 = 0x140;
pub const GC_PINMUX_SETHOLD0_DIOB4_LSB: u32 = 0x18;
pub const GC_PINMUX_SETHOLD0_DIOB4_MASK: u32 = 0x1000000;
pub const GC_PINMUX_SETHOLD0_DIOB4_SIZE: u32 = 0x1;
pub const GC_PINMUX_SETHOLD0_DIOB4_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SETHOLD0_DIOB4_OFFSET: u32 = 0x140;
pub const GC_PINMUX_SETHOLD0_DIOB5_LSB: u32 = 0x19;
pub const GC_PINMUX_SETHOLD0_DIOB5_MASK: u32 = 0x2000000;
pub const GC_PINMUX_SETHOLD0_DIOB5_SIZE: u32 = 0x1;
pub const GC_PINMUX_SETHOLD0_DIOB5_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SETHOLD0_DIOB5_OFFSET: u32 = 0x140;
pub const GC_PINMUX_SETHOLD0_DIOB6_LSB: u32 = 0x1a;
pub const GC_PINMUX_SETHOLD0_DIOB6_MASK: u32 = 0x4000000;
pub const GC_PINMUX_SETHOLD0_DIOB6_SIZE: u32 = 0x1;
pub const GC_PINMUX_SETHOLD0_DIOB6_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SETHOLD0_DIOB6_OFFSET: u32 = 0x140;
pub const GC_PINMUX_SETHOLD0_DIOB7_LSB: u32 = 0x1b;
pub const GC_PINMUX_SETHOLD0_DIOB7_MASK: u32 = 0x8000000;
pub const GC_PINMUX_SETHOLD0_DIOB7_SIZE: u32 = 0x1;
pub const GC_PINMUX_SETHOLD0_DIOB7_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SETHOLD0_DIOB7_OFFSET: u32 = 0x140;
pub const GC_PINMUX_SETHOLD0_DIOB8_LSB: u32 = 0x1c;
pub const GC_PINMUX_SETHOLD0_DIOB8_MASK: u32 = 0x10000000;
pub const GC_PINMUX_SETHOLD0_DIOB8_SIZE: u32 = 0x1;
pub const GC_PINMUX_SETHOLD0_DIOB8_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SETHOLD0_DIOB8_OFFSET: u32 = 0x140;
pub const GC_PINMUX_SETHOLD1_RTCXOP_LSB: u32 = 0xc;
pub const GC_PINMUX_SETHOLD1_RTCXOP_MASK: u32 = 0x1000;
pub const GC_PINMUX_SETHOLD1_RTCXOP_SIZE: u32 = 0x1;
pub const GC_PINMUX_SETHOLD1_RTCXOP_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SETHOLD1_RTCXOP_OFFSET: u32 = 0x144;
pub const GC_PINMUX_SETHOLD1_SWDPTRACE_LSB: u32 = 0xd;
pub const GC_PINMUX_SETHOLD1_SWDPTRACE_MASK: u32 = 0x2000;
pub const GC_PINMUX_SETHOLD1_SWDPTRACE_SIZE: u32 = 0x1;
pub const GC_PINMUX_SETHOLD1_SWDPTRACE_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SETHOLD1_SWDPTRACE_OFFSET: u32 = 0x144;
pub const GC_PINMUX_SETHOLD1_SWDPDATA_LSB: u32 = 0xe;
pub const GC_PINMUX_SETHOLD1_SWDPDATA_MASK: u32 = 0x4000;
pub const GC_PINMUX_SETHOLD1_SWDPDATA_SIZE: u32 = 0x1;
pub const GC_PINMUX_SETHOLD1_SWDPDATA_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SETHOLD1_SWDPDATA_OFFSET: u32 = 0x144;
pub const GC_PINMUX_SETHOLD1_VIO0_LSB: u32 = 0x12;
pub const GC_PINMUX_SETHOLD1_VIO0_MASK: u32 = 0x40000;
pub const GC_PINMUX_SETHOLD1_VIO0_SIZE: u32 = 0x1;
pub const GC_PINMUX_SETHOLD1_VIO0_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SETHOLD1_VIO0_OFFSET: u32 = 0x144;
pub const GC_PINMUX_SETHOLD1_VIO1_LSB: u32 = 0x13;
pub const GC_PINMUX_SETHOLD1_VIO1_MASK: u32 = 0x80000;
pub const GC_PINMUX_SETHOLD1_VIO1_SIZE: u32 = 0x1;
pub const GC_PINMUX_SETHOLD1_VIO1_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SETHOLD1_VIO1_OFFSET: u32 = 0x144;
pub const GC_PINMUX_SETHOLD1_TDO_LSB: u32 = 0x17;
pub const GC_PINMUX_SETHOLD1_TDO_MASK: u32 = 0x800000;
pub const GC_PINMUX_SETHOLD1_TDO_SIZE: u32 = 0x1;
pub const GC_PINMUX_SETHOLD1_TDO_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_SETHOLD1_TDO_OFFSET: u32 = 0x144;
pub const GC_PINMUX_CLRHOLD0_DIOM0_LSB: u32 = 0x0;
pub const GC_PINMUX_CLRHOLD0_DIOM0_MASK: u32 = 0x1;
pub const GC_PINMUX_CLRHOLD0_DIOM0_SIZE: u32 = 0x1;
pub const GC_PINMUX_CLRHOLD0_DIOM0_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_CLRHOLD0_DIOM0_OFFSET: u32 = 0x148;
pub const GC_PINMUX_CLRHOLD0_DIOM1_LSB: u32 = 0x1;
pub const GC_PINMUX_CLRHOLD0_DIOM1_MASK: u32 = 0x2;
pub const GC_PINMUX_CLRHOLD0_DIOM1_SIZE: u32 = 0x1;
pub const GC_PINMUX_CLRHOLD0_DIOM1_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_CLRHOLD0_DIOM1_OFFSET: u32 = 0x148;
pub const GC_PINMUX_CLRHOLD0_DIOM2_LSB: u32 = 0x2;
pub const GC_PINMUX_CLRHOLD0_DIOM2_MASK: u32 = 0x4;
pub const GC_PINMUX_CLRHOLD0_DIOM2_SIZE: u32 = 0x1;
pub const GC_PINMUX_CLRHOLD0_DIOM2_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_CLRHOLD0_DIOM2_OFFSET: u32 = 0x148;
pub const GC_PINMUX_CLRHOLD0_DIOM3_LSB: u32 = 0x3;
pub const GC_PINMUX_CLRHOLD0_DIOM3_MASK: u32 = 0x8;
pub const GC_PINMUX_CLRHOLD0_DIOM3_SIZE: u32 = 0x1;
pub const GC_PINMUX_CLRHOLD0_DIOM3_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_CLRHOLD0_DIOM3_OFFSET: u32 = 0x148;
pub const GC_PINMUX_CLRHOLD0_DIOM4_LSB: u32 = 0x4;
pub const GC_PINMUX_CLRHOLD0_DIOM4_MASK: u32 = 0x10;
pub const GC_PINMUX_CLRHOLD0_DIOM4_SIZE: u32 = 0x1;
pub const GC_PINMUX_CLRHOLD0_DIOM4_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_CLRHOLD0_DIOM4_OFFSET: u32 = 0x148;
pub const GC_PINMUX_CLRHOLD0_DIOA0_LSB: u32 = 0x5;
pub const GC_PINMUX_CLRHOLD0_DIOA0_MASK: u32 = 0x20;
pub const GC_PINMUX_CLRHOLD0_DIOA0_SIZE: u32 = 0x1;
pub const GC_PINMUX_CLRHOLD0_DIOA0_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_CLRHOLD0_DIOA0_OFFSET: u32 = 0x148;
pub const GC_PINMUX_CLRHOLD0_DIOA1_LSB: u32 = 0x6;
pub const GC_PINMUX_CLRHOLD0_DIOA1_MASK: u32 = 0x40;
pub const GC_PINMUX_CLRHOLD0_DIOA1_SIZE: u32 = 0x1;
pub const GC_PINMUX_CLRHOLD0_DIOA1_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_CLRHOLD0_DIOA1_OFFSET: u32 = 0x148;
pub const GC_PINMUX_CLRHOLD0_DIOA2_LSB: u32 = 0x7;
pub const GC_PINMUX_CLRHOLD0_DIOA2_MASK: u32 = 0x80;
pub const GC_PINMUX_CLRHOLD0_DIOA2_SIZE: u32 = 0x1;
pub const GC_PINMUX_CLRHOLD0_DIOA2_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_CLRHOLD0_DIOA2_OFFSET: u32 = 0x148;
pub const GC_PINMUX_CLRHOLD0_DIOA3_LSB: u32 = 0x8;
pub const GC_PINMUX_CLRHOLD0_DIOA3_MASK: u32 = 0x100;
pub const GC_PINMUX_CLRHOLD0_DIOA3_SIZE: u32 = 0x1;
pub const GC_PINMUX_CLRHOLD0_DIOA3_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_CLRHOLD0_DIOA3_OFFSET: u32 = 0x148;
pub const GC_PINMUX_CLRHOLD0_DIOA4_LSB: u32 = 0x9;
pub const GC_PINMUX_CLRHOLD0_DIOA4_MASK: u32 = 0x200;
pub const GC_PINMUX_CLRHOLD0_DIOA4_SIZE: u32 = 0x1;
pub const GC_PINMUX_CLRHOLD0_DIOA4_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_CLRHOLD0_DIOA4_OFFSET: u32 = 0x148;
pub const GC_PINMUX_CLRHOLD0_DIOA5_LSB: u32 = 0xa;
pub const GC_PINMUX_CLRHOLD0_DIOA5_MASK: u32 = 0x400;
pub const GC_PINMUX_CLRHOLD0_DIOA5_SIZE: u32 = 0x1;
pub const GC_PINMUX_CLRHOLD0_DIOA5_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_CLRHOLD0_DIOA5_OFFSET: u32 = 0x148;
pub const GC_PINMUX_CLRHOLD0_DIOA6_LSB: u32 = 0xb;
pub const GC_PINMUX_CLRHOLD0_DIOA6_MASK: u32 = 0x800;
pub const GC_PINMUX_CLRHOLD0_DIOA6_SIZE: u32 = 0x1;
pub const GC_PINMUX_CLRHOLD0_DIOA6_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_CLRHOLD0_DIOA6_OFFSET: u32 = 0x148;
pub const GC_PINMUX_CLRHOLD0_DIOA7_LSB: u32 = 0xc;
pub const GC_PINMUX_CLRHOLD0_DIOA7_MASK: u32 = 0x1000;
pub const GC_PINMUX_CLRHOLD0_DIOA7_SIZE: u32 = 0x1;
pub const GC_PINMUX_CLRHOLD0_DIOA7_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_CLRHOLD0_DIOA7_OFFSET: u32 = 0x148;
pub const GC_PINMUX_CLRHOLD0_DIOA8_LSB: u32 = 0xd;
pub const GC_PINMUX_CLRHOLD0_DIOA8_MASK: u32 = 0x2000;
pub const GC_PINMUX_CLRHOLD0_DIOA8_SIZE: u32 = 0x1;
pub const GC_PINMUX_CLRHOLD0_DIOA8_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_CLRHOLD0_DIOA8_OFFSET: u32 = 0x148;
pub const GC_PINMUX_CLRHOLD0_DIOA9_LSB: u32 = 0xe;
pub const GC_PINMUX_CLRHOLD0_DIOA9_MASK: u32 = 0x4000;
pub const GC_PINMUX_CLRHOLD0_DIOA9_SIZE: u32 = 0x1;
pub const GC_PINMUX_CLRHOLD0_DIOA9_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_CLRHOLD0_DIOA9_OFFSET: u32 = 0x148;
pub const GC_PINMUX_CLRHOLD0_DIOA10_LSB: u32 = 0xf;
pub const GC_PINMUX_CLRHOLD0_DIOA10_MASK: u32 = 0x8000;
pub const GC_PINMUX_CLRHOLD0_DIOA10_SIZE: u32 = 0x1;
pub const GC_PINMUX_CLRHOLD0_DIOA10_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_CLRHOLD0_DIOA10_OFFSET: u32 = 0x148;
pub const GC_PINMUX_CLRHOLD0_DIOA11_LSB: u32 = 0x10;
pub const GC_PINMUX_CLRHOLD0_DIOA11_MASK: u32 = 0x10000;
pub const GC_PINMUX_CLRHOLD0_DIOA11_SIZE: u32 = 0x1;
pub const GC_PINMUX_CLRHOLD0_DIOA11_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_CLRHOLD0_DIOA11_OFFSET: u32 = 0x148;
pub const GC_PINMUX_CLRHOLD0_DIOA12_LSB: u32 = 0x11;
pub const GC_PINMUX_CLRHOLD0_DIOA12_MASK: u32 = 0x20000;
pub const GC_PINMUX_CLRHOLD0_DIOA12_SIZE: u32 = 0x1;
pub const GC_PINMUX_CLRHOLD0_DIOA12_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_CLRHOLD0_DIOA12_OFFSET: u32 = 0x148;
pub const GC_PINMUX_CLRHOLD0_DIOA13_LSB: u32 = 0x12;
pub const GC_PINMUX_CLRHOLD0_DIOA13_MASK: u32 = 0x40000;
pub const GC_PINMUX_CLRHOLD0_DIOA13_SIZE: u32 = 0x1;
pub const GC_PINMUX_CLRHOLD0_DIOA13_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_CLRHOLD0_DIOA13_OFFSET: u32 = 0x148;
pub const GC_PINMUX_CLRHOLD0_DIOA14_LSB: u32 = 0x13;
pub const GC_PINMUX_CLRHOLD0_DIOA14_MASK: u32 = 0x80000;
pub const GC_PINMUX_CLRHOLD0_DIOA14_SIZE: u32 = 0x1;
pub const GC_PINMUX_CLRHOLD0_DIOA14_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_CLRHOLD0_DIOA14_OFFSET: u32 = 0x148;
pub const GC_PINMUX_CLRHOLD0_DIOB0_LSB: u32 = 0x14;
pub const GC_PINMUX_CLRHOLD0_DIOB0_MASK: u32 = 0x100000;
pub const GC_PINMUX_CLRHOLD0_DIOB0_SIZE: u32 = 0x1;
pub const GC_PINMUX_CLRHOLD0_DIOB0_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_CLRHOLD0_DIOB0_OFFSET: u32 = 0x148;
pub const GC_PINMUX_CLRHOLD0_DIOB1_LSB: u32 = 0x15;
pub const GC_PINMUX_CLRHOLD0_DIOB1_MASK: u32 = 0x200000;
pub const GC_PINMUX_CLRHOLD0_DIOB1_SIZE: u32 = 0x1;
pub const GC_PINMUX_CLRHOLD0_DIOB1_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_CLRHOLD0_DIOB1_OFFSET: u32 = 0x148;
pub const GC_PINMUX_CLRHOLD0_DIOB2_LSB: u32 = 0x16;
pub const GC_PINMUX_CLRHOLD0_DIOB2_MASK: u32 = 0x400000;
pub const GC_PINMUX_CLRHOLD0_DIOB2_SIZE: u32 = 0x1;
pub const GC_PINMUX_CLRHOLD0_DIOB2_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_CLRHOLD0_DIOB2_OFFSET: u32 = 0x148;
pub const GC_PINMUX_CLRHOLD0_DIOB3_LSB: u32 = 0x17;
pub const GC_PINMUX_CLRHOLD0_DIOB3_MASK: u32 = 0x800000;
pub const GC_PINMUX_CLRHOLD0_DIOB3_SIZE: u32 = 0x1;
pub const GC_PINMUX_CLRHOLD0_DIOB3_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_CLRHOLD0_DIOB3_OFFSET: u32 = 0x148;
pub const GC_PINMUX_CLRHOLD0_DIOB4_LSB: u32 = 0x18;
pub const GC_PINMUX_CLRHOLD0_DIOB4_MASK: u32 = 0x1000000;
pub const GC_PINMUX_CLRHOLD0_DIOB4_SIZE: u32 = 0x1;
pub const GC_PINMUX_CLRHOLD0_DIOB4_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_CLRHOLD0_DIOB4_OFFSET: u32 = 0x148;
pub const GC_PINMUX_CLRHOLD0_DIOB5_LSB: u32 = 0x19;
pub const GC_PINMUX_CLRHOLD0_DIOB5_MASK: u32 = 0x2000000;
pub const GC_PINMUX_CLRHOLD0_DIOB5_SIZE: u32 = 0x1;
pub const GC_PINMUX_CLRHOLD0_DIOB5_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_CLRHOLD0_DIOB5_OFFSET: u32 = 0x148;
pub const GC_PINMUX_CLRHOLD0_DIOB6_LSB: u32 = 0x1a;
pub const GC_PINMUX_CLRHOLD0_DIOB6_MASK: u32 = 0x4000000;
pub const GC_PINMUX_CLRHOLD0_DIOB6_SIZE: u32 = 0x1;
pub const GC_PINMUX_CLRHOLD0_DIOB6_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_CLRHOLD0_DIOB6_OFFSET: u32 = 0x148;
pub const GC_PINMUX_CLRHOLD0_DIOB7_LSB: u32 = 0x1b;
pub const GC_PINMUX_CLRHOLD0_DIOB7_MASK: u32 = 0x8000000;
pub const GC_PINMUX_CLRHOLD0_DIOB7_SIZE: u32 = 0x1;
pub const GC_PINMUX_CLRHOLD0_DIOB7_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_CLRHOLD0_DIOB7_OFFSET: u32 = 0x148;
pub const GC_PINMUX_CLRHOLD0_DIOB8_LSB: u32 = 0x1c;
pub const GC_PINMUX_CLRHOLD0_DIOB8_MASK: u32 = 0x10000000;
pub const GC_PINMUX_CLRHOLD0_DIOB8_SIZE: u32 = 0x1;
pub const GC_PINMUX_CLRHOLD0_DIOB8_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_CLRHOLD0_DIOB8_OFFSET: u32 = 0x148;
pub const GC_PINMUX_CLRHOLD1_RTCXOP_LSB: u32 = 0xc;
pub const GC_PINMUX_CLRHOLD1_RTCXOP_MASK: u32 = 0x1000;
pub const GC_PINMUX_CLRHOLD1_RTCXOP_SIZE: u32 = 0x1;
pub const GC_PINMUX_CLRHOLD1_RTCXOP_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_CLRHOLD1_RTCXOP_OFFSET: u32 = 0x14c;
pub const GC_PINMUX_CLRHOLD1_SWDPTRACE_LSB: u32 = 0xd;
pub const GC_PINMUX_CLRHOLD1_SWDPTRACE_MASK: u32 = 0x2000;
pub const GC_PINMUX_CLRHOLD1_SWDPTRACE_SIZE: u32 = 0x1;
pub const GC_PINMUX_CLRHOLD1_SWDPTRACE_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_CLRHOLD1_SWDPTRACE_OFFSET: u32 = 0x14c;
pub const GC_PINMUX_CLRHOLD1_SWDPDATA_LSB: u32 = 0xe;
pub const GC_PINMUX_CLRHOLD1_SWDPDATA_MASK: u32 = 0x4000;
pub const GC_PINMUX_CLRHOLD1_SWDPDATA_SIZE: u32 = 0x1;
pub const GC_PINMUX_CLRHOLD1_SWDPDATA_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_CLRHOLD1_SWDPDATA_OFFSET: u32 = 0x14c;
pub const GC_PINMUX_CLRHOLD1_VIO0_LSB: u32 = 0x12;
pub const GC_PINMUX_CLRHOLD1_VIO0_MASK: u32 = 0x40000;
pub const GC_PINMUX_CLRHOLD1_VIO0_SIZE: u32 = 0x1;
pub const GC_PINMUX_CLRHOLD1_VIO0_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_CLRHOLD1_VIO0_OFFSET: u32 = 0x14c;
pub const GC_PINMUX_CLRHOLD1_VIO1_LSB: u32 = 0x13;
pub const GC_PINMUX_CLRHOLD1_VIO1_MASK: u32 = 0x80000;
pub const GC_PINMUX_CLRHOLD1_VIO1_SIZE: u32 = 0x1;
pub const GC_PINMUX_CLRHOLD1_VIO1_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_CLRHOLD1_VIO1_OFFSET: u32 = 0x14c;
pub const GC_PINMUX_CLRHOLD1_TDO_LSB: u32 = 0x17;
pub const GC_PINMUX_CLRHOLD1_TDO_MASK: u32 = 0x800000;
pub const GC_PINMUX_CLRHOLD1_TDO_SIZE: u32 = 0x1;
pub const GC_PINMUX_CLRHOLD1_TDO_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_CLRHOLD1_TDO_OFFSET: u32 = 0x14c;
pub const GC_PINMUX_EXITEN0_DIOM0_LSB: u32 = 0x0;
pub const GC_PINMUX_EXITEN0_DIOM0_MASK: u32 = 0x1;
pub const GC_PINMUX_EXITEN0_DIOM0_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEN0_DIOM0_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEN0_DIOM0_OFFSET: u32 = 0x2e0;
pub const GC_PINMUX_EXITEN0_DIOM1_LSB: u32 = 0x1;
pub const GC_PINMUX_EXITEN0_DIOM1_MASK: u32 = 0x2;
pub const GC_PINMUX_EXITEN0_DIOM1_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEN0_DIOM1_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEN0_DIOM1_OFFSET: u32 = 0x2e0;
pub const GC_PINMUX_EXITEN0_DIOM2_LSB: u32 = 0x2;
pub const GC_PINMUX_EXITEN0_DIOM2_MASK: u32 = 0x4;
pub const GC_PINMUX_EXITEN0_DIOM2_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEN0_DIOM2_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEN0_DIOM2_OFFSET: u32 = 0x2e0;
pub const GC_PINMUX_EXITEN0_DIOM3_LSB: u32 = 0x3;
pub const GC_PINMUX_EXITEN0_DIOM3_MASK: u32 = 0x8;
pub const GC_PINMUX_EXITEN0_DIOM3_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEN0_DIOM3_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEN0_DIOM3_OFFSET: u32 = 0x2e0;
pub const GC_PINMUX_EXITEN0_DIOM4_LSB: u32 = 0x4;
pub const GC_PINMUX_EXITEN0_DIOM4_MASK: u32 = 0x10;
pub const GC_PINMUX_EXITEN0_DIOM4_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEN0_DIOM4_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEN0_DIOM4_OFFSET: u32 = 0x2e0;
pub const GC_PINMUX_EXITEN0_DIOA0_LSB: u32 = 0x5;
pub const GC_PINMUX_EXITEN0_DIOA0_MASK: u32 = 0x20;
pub const GC_PINMUX_EXITEN0_DIOA0_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEN0_DIOA0_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEN0_DIOA0_OFFSET: u32 = 0x2e0;
pub const GC_PINMUX_EXITEN0_DIOA1_LSB: u32 = 0x6;
pub const GC_PINMUX_EXITEN0_DIOA1_MASK: u32 = 0x40;
pub const GC_PINMUX_EXITEN0_DIOA1_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEN0_DIOA1_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEN0_DIOA1_OFFSET: u32 = 0x2e0;
pub const GC_PINMUX_EXITEN0_DIOA2_LSB: u32 = 0x7;
pub const GC_PINMUX_EXITEN0_DIOA2_MASK: u32 = 0x80;
pub const GC_PINMUX_EXITEN0_DIOA2_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEN0_DIOA2_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEN0_DIOA2_OFFSET: u32 = 0x2e0;
pub const GC_PINMUX_EXITEN0_DIOA3_LSB: u32 = 0x8;
pub const GC_PINMUX_EXITEN0_DIOA3_MASK: u32 = 0x100;
pub const GC_PINMUX_EXITEN0_DIOA3_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEN0_DIOA3_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEN0_DIOA3_OFFSET: u32 = 0x2e0;
pub const GC_PINMUX_EXITEN0_DIOA4_LSB: u32 = 0x9;
pub const GC_PINMUX_EXITEN0_DIOA4_MASK: u32 = 0x200;
pub const GC_PINMUX_EXITEN0_DIOA4_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEN0_DIOA4_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEN0_DIOA4_OFFSET: u32 = 0x2e0;
pub const GC_PINMUX_EXITEN0_DIOA5_LSB: u32 = 0xa;
pub const GC_PINMUX_EXITEN0_DIOA5_MASK: u32 = 0x400;
pub const GC_PINMUX_EXITEN0_DIOA5_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEN0_DIOA5_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEN0_DIOA5_OFFSET: u32 = 0x2e0;
pub const GC_PINMUX_EXITEN0_DIOA6_LSB: u32 = 0xb;
pub const GC_PINMUX_EXITEN0_DIOA6_MASK: u32 = 0x800;
pub const GC_PINMUX_EXITEN0_DIOA6_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEN0_DIOA6_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEN0_DIOA6_OFFSET: u32 = 0x2e0;
pub const GC_PINMUX_EXITEN0_DIOA7_LSB: u32 = 0xc;
pub const GC_PINMUX_EXITEN0_DIOA7_MASK: u32 = 0x1000;
pub const GC_PINMUX_EXITEN0_DIOA7_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEN0_DIOA7_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEN0_DIOA7_OFFSET: u32 = 0x2e0;
pub const GC_PINMUX_EXITEN0_DIOA8_LSB: u32 = 0xd;
pub const GC_PINMUX_EXITEN0_DIOA8_MASK: u32 = 0x2000;
pub const GC_PINMUX_EXITEN0_DIOA8_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEN0_DIOA8_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEN0_DIOA8_OFFSET: u32 = 0x2e0;
pub const GC_PINMUX_EXITEN0_DIOA9_LSB: u32 = 0xe;
pub const GC_PINMUX_EXITEN0_DIOA9_MASK: u32 = 0x4000;
pub const GC_PINMUX_EXITEN0_DIOA9_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEN0_DIOA9_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEN0_DIOA9_OFFSET: u32 = 0x2e0;
pub const GC_PINMUX_EXITEN0_DIOA10_LSB: u32 = 0xf;
pub const GC_PINMUX_EXITEN0_DIOA10_MASK: u32 = 0x8000;
pub const GC_PINMUX_EXITEN0_DIOA10_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEN0_DIOA10_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEN0_DIOA10_OFFSET: u32 = 0x2e0;
pub const GC_PINMUX_EXITEN0_DIOA11_LSB: u32 = 0x10;
pub const GC_PINMUX_EXITEN0_DIOA11_MASK: u32 = 0x10000;
pub const GC_PINMUX_EXITEN0_DIOA11_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEN0_DIOA11_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEN0_DIOA11_OFFSET: u32 = 0x2e0;
pub const GC_PINMUX_EXITEN0_DIOA12_LSB: u32 = 0x11;
pub const GC_PINMUX_EXITEN0_DIOA12_MASK: u32 = 0x20000;
pub const GC_PINMUX_EXITEN0_DIOA12_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEN0_DIOA12_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEN0_DIOA12_OFFSET: u32 = 0x2e0;
pub const GC_PINMUX_EXITEN0_DIOA13_LSB: u32 = 0x12;
pub const GC_PINMUX_EXITEN0_DIOA13_MASK: u32 = 0x40000;
pub const GC_PINMUX_EXITEN0_DIOA13_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEN0_DIOA13_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEN0_DIOA13_OFFSET: u32 = 0x2e0;
pub const GC_PINMUX_EXITEN0_DIOA14_LSB: u32 = 0x13;
pub const GC_PINMUX_EXITEN0_DIOA14_MASK: u32 = 0x80000;
pub const GC_PINMUX_EXITEN0_DIOA14_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEN0_DIOA14_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEN0_DIOA14_OFFSET: u32 = 0x2e0;
pub const GC_PINMUX_EXITEN0_DIOB0_LSB: u32 = 0x14;
pub const GC_PINMUX_EXITEN0_DIOB0_MASK: u32 = 0x100000;
pub const GC_PINMUX_EXITEN0_DIOB0_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEN0_DIOB0_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEN0_DIOB0_OFFSET: u32 = 0x2e0;
pub const GC_PINMUX_EXITEN0_DIOB1_LSB: u32 = 0x15;
pub const GC_PINMUX_EXITEN0_DIOB1_MASK: u32 = 0x200000;
pub const GC_PINMUX_EXITEN0_DIOB1_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEN0_DIOB1_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEN0_DIOB1_OFFSET: u32 = 0x2e0;
pub const GC_PINMUX_EXITEN0_DIOB2_LSB: u32 = 0x16;
pub const GC_PINMUX_EXITEN0_DIOB2_MASK: u32 = 0x400000;
pub const GC_PINMUX_EXITEN0_DIOB2_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEN0_DIOB2_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEN0_DIOB2_OFFSET: u32 = 0x2e0;
pub const GC_PINMUX_EXITEN0_DIOB3_LSB: u32 = 0x17;
pub const GC_PINMUX_EXITEN0_DIOB3_MASK: u32 = 0x800000;
pub const GC_PINMUX_EXITEN0_DIOB3_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEN0_DIOB3_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEN0_DIOB3_OFFSET: u32 = 0x2e0;
pub const GC_PINMUX_EXITEN0_DIOB4_LSB: u32 = 0x18;
pub const GC_PINMUX_EXITEN0_DIOB4_MASK: u32 = 0x1000000;
pub const GC_PINMUX_EXITEN0_DIOB4_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEN0_DIOB4_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEN0_DIOB4_OFFSET: u32 = 0x2e0;
pub const GC_PINMUX_EXITEN0_DIOB5_LSB: u32 = 0x19;
pub const GC_PINMUX_EXITEN0_DIOB5_MASK: u32 = 0x2000000;
pub const GC_PINMUX_EXITEN0_DIOB5_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEN0_DIOB5_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEN0_DIOB5_OFFSET: u32 = 0x2e0;
pub const GC_PINMUX_EXITEN0_DIOB6_LSB: u32 = 0x1a;
pub const GC_PINMUX_EXITEN0_DIOB6_MASK: u32 = 0x4000000;
pub const GC_PINMUX_EXITEN0_DIOB6_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEN0_DIOB6_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEN0_DIOB6_OFFSET: u32 = 0x2e0;
pub const GC_PINMUX_EXITEN0_DIOB7_LSB: u32 = 0x1b;
pub const GC_PINMUX_EXITEN0_DIOB7_MASK: u32 = 0x8000000;
pub const GC_PINMUX_EXITEN0_DIOB7_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEN0_DIOB7_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEN0_DIOB7_OFFSET: u32 = 0x2e0;
pub const GC_PINMUX_EXITEN0_DIOB8_LSB: u32 = 0x1c;
pub const GC_PINMUX_EXITEN0_DIOB8_MASK: u32 = 0x10000000;
pub const GC_PINMUX_EXITEN0_DIOB8_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEN0_DIOB8_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEN0_DIOB8_OFFSET: u32 = 0x2e0;
pub const GC_PINMUX_EXITEN1_RTCXOP_LSB: u32 = 0xc;
pub const GC_PINMUX_EXITEN1_RTCXOP_MASK: u32 = 0x1000;
pub const GC_PINMUX_EXITEN1_RTCXOP_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEN1_RTCXOP_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEN1_RTCXOP_OFFSET: u32 = 0x2e4;
pub const GC_PINMUX_EXITEN1_SWDPTRACE_LSB: u32 = 0xd;
pub const GC_PINMUX_EXITEN1_SWDPTRACE_MASK: u32 = 0x2000;
pub const GC_PINMUX_EXITEN1_SWDPTRACE_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEN1_SWDPTRACE_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEN1_SWDPTRACE_OFFSET: u32 = 0x2e4;
pub const GC_PINMUX_EXITEN1_SWDPDATA_LSB: u32 = 0xe;
pub const GC_PINMUX_EXITEN1_SWDPDATA_MASK: u32 = 0x4000;
pub const GC_PINMUX_EXITEN1_SWDPDATA_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEN1_SWDPDATA_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEN1_SWDPDATA_OFFSET: u32 = 0x2e4;
pub const GC_PINMUX_EXITEN1_VIO0_LSB: u32 = 0x12;
pub const GC_PINMUX_EXITEN1_VIO0_MASK: u32 = 0x40000;
pub const GC_PINMUX_EXITEN1_VIO0_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEN1_VIO0_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEN1_VIO0_OFFSET: u32 = 0x2e4;
pub const GC_PINMUX_EXITEN1_VIO1_LSB: u32 = 0x13;
pub const GC_PINMUX_EXITEN1_VIO1_MASK: u32 = 0x80000;
pub const GC_PINMUX_EXITEN1_VIO1_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEN1_VIO1_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEN1_VIO1_OFFSET: u32 = 0x2e4;
pub const GC_PINMUX_EXITEN1_TDO_LSB: u32 = 0x17;
pub const GC_PINMUX_EXITEN1_TDO_MASK: u32 = 0x800000;
pub const GC_PINMUX_EXITEN1_TDO_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEN1_TDO_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEN1_TDO_OFFSET: u32 = 0x2e4;
pub const GC_PINMUX_EXITEDGE0_DIOM0_LSB: u32 = 0x0;
pub const GC_PINMUX_EXITEDGE0_DIOM0_MASK: u32 = 0x1;
pub const GC_PINMUX_EXITEDGE0_DIOM0_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEDGE0_DIOM0_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEDGE0_DIOM0_OFFSET: u32 = 0x2e8;
pub const GC_PINMUX_EXITEDGE0_DIOM1_LSB: u32 = 0x1;
pub const GC_PINMUX_EXITEDGE0_DIOM1_MASK: u32 = 0x2;
pub const GC_PINMUX_EXITEDGE0_DIOM1_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEDGE0_DIOM1_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEDGE0_DIOM1_OFFSET: u32 = 0x2e8;
pub const GC_PINMUX_EXITEDGE0_DIOM2_LSB: u32 = 0x2;
pub const GC_PINMUX_EXITEDGE0_DIOM2_MASK: u32 = 0x4;
pub const GC_PINMUX_EXITEDGE0_DIOM2_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEDGE0_DIOM2_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEDGE0_DIOM2_OFFSET: u32 = 0x2e8;
pub const GC_PINMUX_EXITEDGE0_DIOM3_LSB: u32 = 0x3;
pub const GC_PINMUX_EXITEDGE0_DIOM3_MASK: u32 = 0x8;
pub const GC_PINMUX_EXITEDGE0_DIOM3_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEDGE0_DIOM3_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEDGE0_DIOM3_OFFSET: u32 = 0x2e8;
pub const GC_PINMUX_EXITEDGE0_DIOM4_LSB: u32 = 0x4;
pub const GC_PINMUX_EXITEDGE0_DIOM4_MASK: u32 = 0x10;
pub const GC_PINMUX_EXITEDGE0_DIOM4_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEDGE0_DIOM4_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEDGE0_DIOM4_OFFSET: u32 = 0x2e8;
pub const GC_PINMUX_EXITEDGE0_DIOA0_LSB: u32 = 0x5;
pub const GC_PINMUX_EXITEDGE0_DIOA0_MASK: u32 = 0x20;
pub const GC_PINMUX_EXITEDGE0_DIOA0_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEDGE0_DIOA0_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEDGE0_DIOA0_OFFSET: u32 = 0x2e8;
pub const GC_PINMUX_EXITEDGE0_DIOA1_LSB: u32 = 0x6;
pub const GC_PINMUX_EXITEDGE0_DIOA1_MASK: u32 = 0x40;
pub const GC_PINMUX_EXITEDGE0_DIOA1_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEDGE0_DIOA1_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEDGE0_DIOA1_OFFSET: u32 = 0x2e8;
pub const GC_PINMUX_EXITEDGE0_DIOA2_LSB: u32 = 0x7;
pub const GC_PINMUX_EXITEDGE0_DIOA2_MASK: u32 = 0x80;
pub const GC_PINMUX_EXITEDGE0_DIOA2_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEDGE0_DIOA2_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEDGE0_DIOA2_OFFSET: u32 = 0x2e8;
pub const GC_PINMUX_EXITEDGE0_DIOA3_LSB: u32 = 0x8;
pub const GC_PINMUX_EXITEDGE0_DIOA3_MASK: u32 = 0x100;
pub const GC_PINMUX_EXITEDGE0_DIOA3_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEDGE0_DIOA3_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEDGE0_DIOA3_OFFSET: u32 = 0x2e8;
pub const GC_PINMUX_EXITEDGE0_DIOA4_LSB: u32 = 0x9;
pub const GC_PINMUX_EXITEDGE0_DIOA4_MASK: u32 = 0x200;
pub const GC_PINMUX_EXITEDGE0_DIOA4_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEDGE0_DIOA4_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEDGE0_DIOA4_OFFSET: u32 = 0x2e8;
pub const GC_PINMUX_EXITEDGE0_DIOA5_LSB: u32 = 0xa;
pub const GC_PINMUX_EXITEDGE0_DIOA5_MASK: u32 = 0x400;
pub const GC_PINMUX_EXITEDGE0_DIOA5_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEDGE0_DIOA5_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEDGE0_DIOA5_OFFSET: u32 = 0x2e8;
pub const GC_PINMUX_EXITEDGE0_DIOA6_LSB: u32 = 0xb;
pub const GC_PINMUX_EXITEDGE0_DIOA6_MASK: u32 = 0x800;
pub const GC_PINMUX_EXITEDGE0_DIOA6_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEDGE0_DIOA6_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEDGE0_DIOA6_OFFSET: u32 = 0x2e8;
pub const GC_PINMUX_EXITEDGE0_DIOA7_LSB: u32 = 0xc;
pub const GC_PINMUX_EXITEDGE0_DIOA7_MASK: u32 = 0x1000;
pub const GC_PINMUX_EXITEDGE0_DIOA7_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEDGE0_DIOA7_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEDGE0_DIOA7_OFFSET: u32 = 0x2e8;
pub const GC_PINMUX_EXITEDGE0_DIOA8_LSB: u32 = 0xd;
pub const GC_PINMUX_EXITEDGE0_DIOA8_MASK: u32 = 0x2000;
pub const GC_PINMUX_EXITEDGE0_DIOA8_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEDGE0_DIOA8_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEDGE0_DIOA8_OFFSET: u32 = 0x2e8;
pub const GC_PINMUX_EXITEDGE0_DIOA9_LSB: u32 = 0xe;
pub const GC_PINMUX_EXITEDGE0_DIOA9_MASK: u32 = 0x4000;
pub const GC_PINMUX_EXITEDGE0_DIOA9_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEDGE0_DIOA9_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEDGE0_DIOA9_OFFSET: u32 = 0x2e8;
pub const GC_PINMUX_EXITEDGE0_DIOA10_LSB: u32 = 0xf;
pub const GC_PINMUX_EXITEDGE0_DIOA10_MASK: u32 = 0x8000;
pub const GC_PINMUX_EXITEDGE0_DIOA10_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEDGE0_DIOA10_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEDGE0_DIOA10_OFFSET: u32 = 0x2e8;
pub const GC_PINMUX_EXITEDGE0_DIOA11_LSB: u32 = 0x10;
pub const GC_PINMUX_EXITEDGE0_DIOA11_MASK: u32 = 0x10000;
pub const GC_PINMUX_EXITEDGE0_DIOA11_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEDGE0_DIOA11_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEDGE0_DIOA11_OFFSET: u32 = 0x2e8;
pub const GC_PINMUX_EXITEDGE0_DIOA12_LSB: u32 = 0x11;
pub const GC_PINMUX_EXITEDGE0_DIOA12_MASK: u32 = 0x20000;
pub const GC_PINMUX_EXITEDGE0_DIOA12_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEDGE0_DIOA12_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEDGE0_DIOA12_OFFSET: u32 = 0x2e8;
pub const GC_PINMUX_EXITEDGE0_DIOA13_LSB: u32 = 0x12;
pub const GC_PINMUX_EXITEDGE0_DIOA13_MASK: u32 = 0x40000;
pub const GC_PINMUX_EXITEDGE0_DIOA13_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEDGE0_DIOA13_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEDGE0_DIOA13_OFFSET: u32 = 0x2e8;
pub const GC_PINMUX_EXITEDGE0_DIOA14_LSB: u32 = 0x13;
pub const GC_PINMUX_EXITEDGE0_DIOA14_MASK: u32 = 0x80000;
pub const GC_PINMUX_EXITEDGE0_DIOA14_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEDGE0_DIOA14_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEDGE0_DIOA14_OFFSET: u32 = 0x2e8;
pub const GC_PINMUX_EXITEDGE0_DIOB0_LSB: u32 = 0x14;
pub const GC_PINMUX_EXITEDGE0_DIOB0_MASK: u32 = 0x100000;
pub const GC_PINMUX_EXITEDGE0_DIOB0_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEDGE0_DIOB0_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEDGE0_DIOB0_OFFSET: u32 = 0x2e8;
pub const GC_PINMUX_EXITEDGE0_DIOB1_LSB: u32 = 0x15;
pub const GC_PINMUX_EXITEDGE0_DIOB1_MASK: u32 = 0x200000;
pub const GC_PINMUX_EXITEDGE0_DIOB1_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEDGE0_DIOB1_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEDGE0_DIOB1_OFFSET: u32 = 0x2e8;
pub const GC_PINMUX_EXITEDGE0_DIOB2_LSB: u32 = 0x16;
pub const GC_PINMUX_EXITEDGE0_DIOB2_MASK: u32 = 0x400000;
pub const GC_PINMUX_EXITEDGE0_DIOB2_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEDGE0_DIOB2_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEDGE0_DIOB2_OFFSET: u32 = 0x2e8;
pub const GC_PINMUX_EXITEDGE0_DIOB3_LSB: u32 = 0x17;
pub const GC_PINMUX_EXITEDGE0_DIOB3_MASK: u32 = 0x800000;
pub const GC_PINMUX_EXITEDGE0_DIOB3_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEDGE0_DIOB3_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEDGE0_DIOB3_OFFSET: u32 = 0x2e8;
pub const GC_PINMUX_EXITEDGE0_DIOB4_LSB: u32 = 0x18;
pub const GC_PINMUX_EXITEDGE0_DIOB4_MASK: u32 = 0x1000000;
pub const GC_PINMUX_EXITEDGE0_DIOB4_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEDGE0_DIOB4_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEDGE0_DIOB4_OFFSET: u32 = 0x2e8;
pub const GC_PINMUX_EXITEDGE0_DIOB5_LSB: u32 = 0x19;
pub const GC_PINMUX_EXITEDGE0_DIOB5_MASK: u32 = 0x2000000;
pub const GC_PINMUX_EXITEDGE0_DIOB5_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEDGE0_DIOB5_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEDGE0_DIOB5_OFFSET: u32 = 0x2e8;
pub const GC_PINMUX_EXITEDGE0_DIOB6_LSB: u32 = 0x1a;
pub const GC_PINMUX_EXITEDGE0_DIOB6_MASK: u32 = 0x4000000;
pub const GC_PINMUX_EXITEDGE0_DIOB6_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEDGE0_DIOB6_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEDGE0_DIOB6_OFFSET: u32 = 0x2e8;
pub const GC_PINMUX_EXITEDGE0_DIOB7_LSB: u32 = 0x1b;
pub const GC_PINMUX_EXITEDGE0_DIOB7_MASK: u32 = 0x8000000;
pub const GC_PINMUX_EXITEDGE0_DIOB7_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEDGE0_DIOB7_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEDGE0_DIOB7_OFFSET: u32 = 0x2e8;
pub const GC_PINMUX_EXITEDGE0_DIOB8_LSB: u32 = 0x1c;
pub const GC_PINMUX_EXITEDGE0_DIOB8_MASK: u32 = 0x10000000;
pub const GC_PINMUX_EXITEDGE0_DIOB8_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEDGE0_DIOB8_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEDGE0_DIOB8_OFFSET: u32 = 0x2e8;
pub const GC_PINMUX_EXITEDGE1_RTCXOP_LSB: u32 = 0xc;
pub const GC_PINMUX_EXITEDGE1_RTCXOP_MASK: u32 = 0x1000;
pub const GC_PINMUX_EXITEDGE1_RTCXOP_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEDGE1_RTCXOP_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEDGE1_RTCXOP_OFFSET: u32 = 0x2ec;
pub const GC_PINMUX_EXITEDGE1_SWDPTRACE_LSB: u32 = 0xd;
pub const GC_PINMUX_EXITEDGE1_SWDPTRACE_MASK: u32 = 0x2000;
pub const GC_PINMUX_EXITEDGE1_SWDPTRACE_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEDGE1_SWDPTRACE_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEDGE1_SWDPTRACE_OFFSET: u32 = 0x2ec;
pub const GC_PINMUX_EXITEDGE1_SWDPDATA_LSB: u32 = 0xe;
pub const GC_PINMUX_EXITEDGE1_SWDPDATA_MASK: u32 = 0x4000;
pub const GC_PINMUX_EXITEDGE1_SWDPDATA_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEDGE1_SWDPDATA_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEDGE1_SWDPDATA_OFFSET: u32 = 0x2ec;
pub const GC_PINMUX_EXITEDGE1_VIO0_LSB: u32 = 0x12;
pub const GC_PINMUX_EXITEDGE1_VIO0_MASK: u32 = 0x40000;
pub const GC_PINMUX_EXITEDGE1_VIO0_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEDGE1_VIO0_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEDGE1_VIO0_OFFSET: u32 = 0x2ec;
pub const GC_PINMUX_EXITEDGE1_VIO1_LSB: u32 = 0x13;
pub const GC_PINMUX_EXITEDGE1_VIO1_MASK: u32 = 0x80000;
pub const GC_PINMUX_EXITEDGE1_VIO1_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEDGE1_VIO1_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEDGE1_VIO1_OFFSET: u32 = 0x2ec;
pub const GC_PINMUX_EXITEDGE1_TDO_LSB: u32 = 0x17;
pub const GC_PINMUX_EXITEDGE1_TDO_MASK: u32 = 0x800000;
pub const GC_PINMUX_EXITEDGE1_TDO_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITEDGE1_TDO_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITEDGE1_TDO_OFFSET: u32 = 0x2ec;
pub const GC_PINMUX_EXITINV0_DIOM0_LSB: u32 = 0x0;
pub const GC_PINMUX_EXITINV0_DIOM0_MASK: u32 = 0x1;
pub const GC_PINMUX_EXITINV0_DIOM0_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITINV0_DIOM0_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITINV0_DIOM0_OFFSET: u32 = 0x2f0;
pub const GC_PINMUX_EXITINV0_DIOM1_LSB: u32 = 0x1;
pub const GC_PINMUX_EXITINV0_DIOM1_MASK: u32 = 0x2;
pub const GC_PINMUX_EXITINV0_DIOM1_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITINV0_DIOM1_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITINV0_DIOM1_OFFSET: u32 = 0x2f0;
pub const GC_PINMUX_EXITINV0_DIOM2_LSB: u32 = 0x2;
pub const GC_PINMUX_EXITINV0_DIOM2_MASK: u32 = 0x4;
pub const GC_PINMUX_EXITINV0_DIOM2_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITINV0_DIOM2_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITINV0_DIOM2_OFFSET: u32 = 0x2f0;
pub const GC_PINMUX_EXITINV0_DIOM3_LSB: u32 = 0x3;
pub const GC_PINMUX_EXITINV0_DIOM3_MASK: u32 = 0x8;
pub const GC_PINMUX_EXITINV0_DIOM3_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITINV0_DIOM3_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITINV0_DIOM3_OFFSET: u32 = 0x2f0;
pub const GC_PINMUX_EXITINV0_DIOM4_LSB: u32 = 0x4;
pub const GC_PINMUX_EXITINV0_DIOM4_MASK: u32 = 0x10;
pub const GC_PINMUX_EXITINV0_DIOM4_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITINV0_DIOM4_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITINV0_DIOM4_OFFSET: u32 = 0x2f0;
pub const GC_PINMUX_EXITINV0_DIOA0_LSB: u32 = 0x5;
pub const GC_PINMUX_EXITINV0_DIOA0_MASK: u32 = 0x20;
pub const GC_PINMUX_EXITINV0_DIOA0_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITINV0_DIOA0_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITINV0_DIOA0_OFFSET: u32 = 0x2f0;
pub const GC_PINMUX_EXITINV0_DIOA1_LSB: u32 = 0x6;
pub const GC_PINMUX_EXITINV0_DIOA1_MASK: u32 = 0x40;
pub const GC_PINMUX_EXITINV0_DIOA1_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITINV0_DIOA1_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITINV0_DIOA1_OFFSET: u32 = 0x2f0;
pub const GC_PINMUX_EXITINV0_DIOA2_LSB: u32 = 0x7;
pub const GC_PINMUX_EXITINV0_DIOA2_MASK: u32 = 0x80;
pub const GC_PINMUX_EXITINV0_DIOA2_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITINV0_DIOA2_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITINV0_DIOA2_OFFSET: u32 = 0x2f0;
pub const GC_PINMUX_EXITINV0_DIOA3_LSB: u32 = 0x8;
pub const GC_PINMUX_EXITINV0_DIOA3_MASK: u32 = 0x100;
pub const GC_PINMUX_EXITINV0_DIOA3_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITINV0_DIOA3_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITINV0_DIOA3_OFFSET: u32 = 0x2f0;
pub const GC_PINMUX_EXITINV0_DIOA4_LSB: u32 = 0x9;
pub const GC_PINMUX_EXITINV0_DIOA4_MASK: u32 = 0x200;
pub const GC_PINMUX_EXITINV0_DIOA4_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITINV0_DIOA4_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITINV0_DIOA4_OFFSET: u32 = 0x2f0;
pub const GC_PINMUX_EXITINV0_DIOA5_LSB: u32 = 0xa;
pub const GC_PINMUX_EXITINV0_DIOA5_MASK: u32 = 0x400;
pub const GC_PINMUX_EXITINV0_DIOA5_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITINV0_DIOA5_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITINV0_DIOA5_OFFSET: u32 = 0x2f0;
pub const GC_PINMUX_EXITINV0_DIOA6_LSB: u32 = 0xb;
pub const GC_PINMUX_EXITINV0_DIOA6_MASK: u32 = 0x800;
pub const GC_PINMUX_EXITINV0_DIOA6_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITINV0_DIOA6_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITINV0_DIOA6_OFFSET: u32 = 0x2f0;
pub const GC_PINMUX_EXITINV0_DIOA7_LSB: u32 = 0xc;
pub const GC_PINMUX_EXITINV0_DIOA7_MASK: u32 = 0x1000;
pub const GC_PINMUX_EXITINV0_DIOA7_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITINV0_DIOA7_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITINV0_DIOA7_OFFSET: u32 = 0x2f0;
pub const GC_PINMUX_EXITINV0_DIOA8_LSB: u32 = 0xd;
pub const GC_PINMUX_EXITINV0_DIOA8_MASK: u32 = 0x2000;
pub const GC_PINMUX_EXITINV0_DIOA8_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITINV0_DIOA8_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITINV0_DIOA8_OFFSET: u32 = 0x2f0;
pub const GC_PINMUX_EXITINV0_DIOA9_LSB: u32 = 0xe;
pub const GC_PINMUX_EXITINV0_DIOA9_MASK: u32 = 0x4000;
pub const GC_PINMUX_EXITINV0_DIOA9_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITINV0_DIOA9_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITINV0_DIOA9_OFFSET: u32 = 0x2f0;
pub const GC_PINMUX_EXITINV0_DIOA10_LSB: u32 = 0xf;
pub const GC_PINMUX_EXITINV0_DIOA10_MASK: u32 = 0x8000;
pub const GC_PINMUX_EXITINV0_DIOA10_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITINV0_DIOA10_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITINV0_DIOA10_OFFSET: u32 = 0x2f0;
pub const GC_PINMUX_EXITINV0_DIOA11_LSB: u32 = 0x10;
pub const GC_PINMUX_EXITINV0_DIOA11_MASK: u32 = 0x10000;
pub const GC_PINMUX_EXITINV0_DIOA11_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITINV0_DIOA11_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITINV0_DIOA11_OFFSET: u32 = 0x2f0;
pub const GC_PINMUX_EXITINV0_DIOA12_LSB: u32 = 0x11;
pub const GC_PINMUX_EXITINV0_DIOA12_MASK: u32 = 0x20000;
pub const GC_PINMUX_EXITINV0_DIOA12_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITINV0_DIOA12_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITINV0_DIOA12_OFFSET: u32 = 0x2f0;
pub const GC_PINMUX_EXITINV0_DIOA13_LSB: u32 = 0x12;
pub const GC_PINMUX_EXITINV0_DIOA13_MASK: u32 = 0x40000;
pub const GC_PINMUX_EXITINV0_DIOA13_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITINV0_DIOA13_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITINV0_DIOA13_OFFSET: u32 = 0x2f0;
pub const GC_PINMUX_EXITINV0_DIOA14_LSB: u32 = 0x13;
pub const GC_PINMUX_EXITINV0_DIOA14_MASK: u32 = 0x80000;
pub const GC_PINMUX_EXITINV0_DIOA14_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITINV0_DIOA14_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITINV0_DIOA14_OFFSET: u32 = 0x2f0;
pub const GC_PINMUX_EXITINV0_DIOB0_LSB: u32 = 0x14;
pub const GC_PINMUX_EXITINV0_DIOB0_MASK: u32 = 0x100000;
pub const GC_PINMUX_EXITINV0_DIOB0_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITINV0_DIOB0_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITINV0_DIOB0_OFFSET: u32 = 0x2f0;
pub const GC_PINMUX_EXITINV0_DIOB1_LSB: u32 = 0x15;
pub const GC_PINMUX_EXITINV0_DIOB1_MASK: u32 = 0x200000;
pub const GC_PINMUX_EXITINV0_DIOB1_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITINV0_DIOB1_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITINV0_DIOB1_OFFSET: u32 = 0x2f0;
pub const GC_PINMUX_EXITINV0_DIOB2_LSB: u32 = 0x16;
pub const GC_PINMUX_EXITINV0_DIOB2_MASK: u32 = 0x400000;
pub const GC_PINMUX_EXITINV0_DIOB2_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITINV0_DIOB2_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITINV0_DIOB2_OFFSET: u32 = 0x2f0;
pub const GC_PINMUX_EXITINV0_DIOB3_LSB: u32 = 0x17;
pub const GC_PINMUX_EXITINV0_DIOB3_MASK: u32 = 0x800000;
pub const GC_PINMUX_EXITINV0_DIOB3_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITINV0_DIOB3_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITINV0_DIOB3_OFFSET: u32 = 0x2f0;
pub const GC_PINMUX_EXITINV0_DIOB4_LSB: u32 = 0x18;
pub const GC_PINMUX_EXITINV0_DIOB4_MASK: u32 = 0x1000000;
pub const GC_PINMUX_EXITINV0_DIOB4_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITINV0_DIOB4_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITINV0_DIOB4_OFFSET: u32 = 0x2f0;
pub const GC_PINMUX_EXITINV0_DIOB5_LSB: u32 = 0x19;
pub const GC_PINMUX_EXITINV0_DIOB5_MASK: u32 = 0x2000000;
pub const GC_PINMUX_EXITINV0_DIOB5_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITINV0_DIOB5_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITINV0_DIOB5_OFFSET: u32 = 0x2f0;
pub const GC_PINMUX_EXITINV0_DIOB6_LSB: u32 = 0x1a;
pub const GC_PINMUX_EXITINV0_DIOB6_MASK: u32 = 0x4000000;
pub const GC_PINMUX_EXITINV0_DIOB6_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITINV0_DIOB6_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITINV0_DIOB6_OFFSET: u32 = 0x2f0;
pub const GC_PINMUX_EXITINV0_DIOB7_LSB: u32 = 0x1b;
pub const GC_PINMUX_EXITINV0_DIOB7_MASK: u32 = 0x8000000;
pub const GC_PINMUX_EXITINV0_DIOB7_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITINV0_DIOB7_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITINV0_DIOB7_OFFSET: u32 = 0x2f0;
pub const GC_PINMUX_EXITINV0_DIOB8_LSB: u32 = 0x1c;
pub const GC_PINMUX_EXITINV0_DIOB8_MASK: u32 = 0x10000000;
pub const GC_PINMUX_EXITINV0_DIOB8_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITINV0_DIOB8_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITINV0_DIOB8_OFFSET: u32 = 0x2f0;
pub const GC_PINMUX_EXITINV1_RTCXOP_LSB: u32 = 0xc;
pub const GC_PINMUX_EXITINV1_RTCXOP_MASK: u32 = 0x1000;
pub const GC_PINMUX_EXITINV1_RTCXOP_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITINV1_RTCXOP_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITINV1_RTCXOP_OFFSET: u32 = 0x2f4;
pub const GC_PINMUX_EXITINV1_SWDPTRACE_LSB: u32 = 0xd;
pub const GC_PINMUX_EXITINV1_SWDPTRACE_MASK: u32 = 0x2000;
pub const GC_PINMUX_EXITINV1_SWDPTRACE_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITINV1_SWDPTRACE_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITINV1_SWDPTRACE_OFFSET: u32 = 0x2f4;
pub const GC_PINMUX_EXITINV1_SWDPDATA_LSB: u32 = 0xe;
pub const GC_PINMUX_EXITINV1_SWDPDATA_MASK: u32 = 0x4000;
pub const GC_PINMUX_EXITINV1_SWDPDATA_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITINV1_SWDPDATA_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITINV1_SWDPDATA_OFFSET: u32 = 0x2f4;
pub const GC_PINMUX_EXITINV1_VIO0_LSB: u32 = 0x12;
pub const GC_PINMUX_EXITINV1_VIO0_MASK: u32 = 0x40000;
pub const GC_PINMUX_EXITINV1_VIO0_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITINV1_VIO0_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITINV1_VIO0_OFFSET: u32 = 0x2f4;
pub const GC_PINMUX_EXITINV1_VIO1_LSB: u32 = 0x13;
pub const GC_PINMUX_EXITINV1_VIO1_MASK: u32 = 0x80000;
pub const GC_PINMUX_EXITINV1_VIO1_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITINV1_VIO1_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITINV1_VIO1_OFFSET: u32 = 0x2f4;
pub const GC_PINMUX_EXITINV1_TDO_LSB: u32 = 0x17;
pub const GC_PINMUX_EXITINV1_TDO_MASK: u32 = 0x800000;
pub const GC_PINMUX_EXITINV1_TDO_SIZE: u32 = 0x1;
pub const GC_PINMUX_EXITINV1_TDO_DEFAULT: u32 = 0x0;
pub const GC_PINMUX_EXITINV1_TDO_OFFSET: u32 = 0x2f4;
pub const GC_PMU_RESET_PORESETB1_LSB: u32 = 0x0;
pub const GC_PMU_RESET_PORESETB1_MASK: u32 = 0x1;
pub const GC_PMU_RESET_PORESETB1_SIZE: u32 = 0x1;
pub const GC_PMU_RESET_PORESETB1_DEFAULT: u32 = 0x1;
pub const GC_PMU_RESET_PORESETB1_OFFSET: u32 = 0x0;
pub const GC_PMU_RESET_DAPRESETB1_LSB: u32 = 0x1;
pub const GC_PMU_RESET_DAPRESETB1_MASK: u32 = 0x2;
pub const GC_PMU_RESET_DAPRESETB1_SIZE: u32 = 0x1;
pub const GC_PMU_RESET_DAPRESETB1_DEFAULT: u32 = 0x1;
pub const GC_PMU_RESET_DAPRESETB1_OFFSET: u32 = 0x0;
pub const GC_PMU_SETRST_SRC_LSB: u32 = 0x0;
pub const GC_PMU_SETRST_SRC_MASK: u32 = 0x1;
pub const GC_PMU_SETRST_SRC_SIZE: u32 = 0x1;
pub const GC_PMU_SETRST_SRC_DEFAULT: u32 = 0x0;
pub const GC_PMU_SETRST_SRC_OFFSET: u32 = 0x4;
pub const GC_PMU_CLRRST_SRC_LSB: u32 = 0x0;
pub const GC_PMU_CLRRST_SRC_MASK: u32 = 0x1;
pub const GC_PMU_CLRRST_SRC_SIZE: u32 = 0x1;
pub const GC_PMU_CLRRST_SRC_DEFAULT: u32 = 0x0;
pub const GC_PMU_CLRRST_SRC_OFFSET: u32 = 0x8;
pub const GC_PMU_RSTSRC_POR_LSB: u32 = 0x0;
pub const GC_PMU_RSTSRC_POR_MASK: u32 = 0x1;
pub const GC_PMU_RSTSRC_POR_SIZE: u32 = 0x1;
pub const GC_PMU_RSTSRC_POR_DEFAULT: u32 = 0x0;
pub const GC_PMU_RSTSRC_POR_OFFSET: u32 = 0xc;
pub const GC_PMU_RSTSRC_RESETB_LSB: u32 = 0x1;
pub const GC_PMU_RSTSRC_RESETB_MASK: u32 = 0x2;
pub const GC_PMU_RSTSRC_RESETB_SIZE: u32 = 0x1;
pub const GC_PMU_RSTSRC_RESETB_DEFAULT: u32 = 0x0;
pub const GC_PMU_RSTSRC_RESETB_OFFSET: u32 = 0xc;
pub const GC_PMU_RSTSRC_EXIT_LSB: u32 = 0x2;
pub const GC_PMU_RSTSRC_EXIT_MASK: u32 = 0x4;
pub const GC_PMU_RSTSRC_EXIT_SIZE: u32 = 0x1;
pub const GC_PMU_RSTSRC_EXIT_DEFAULT: u32 = 0x0;
pub const GC_PMU_RSTSRC_EXIT_OFFSET: u32 = 0xc;
pub const GC_PMU_RSTSRC_WDOG_LSB: u32 = 0x3;
pub const GC_PMU_RSTSRC_WDOG_MASK: u32 = 0x8;
pub const GC_PMU_RSTSRC_WDOG_SIZE: u32 = 0x1;
pub const GC_PMU_RSTSRC_WDOG_DEFAULT: u32 = 0x0;
pub const GC_PMU_RSTSRC_WDOG_OFFSET: u32 = 0xc;
pub const GC_PMU_RSTSRC_LOCKUP_LSB: u32 = 0x4;
pub const GC_PMU_RSTSRC_LOCKUP_MASK: u32 = 0x10;
pub const GC_PMU_RSTSRC_LOCKUP_SIZE: u32 = 0x1;
pub const GC_PMU_RSTSRC_LOCKUP_DEFAULT: u32 = 0x0;
pub const GC_PMU_RSTSRC_LOCKUP_OFFSET: u32 = 0xc;
pub const GC_PMU_RSTSRC_SYSRESET_LSB: u32 = 0x5;
pub const GC_PMU_RSTSRC_SYSRESET_MASK: u32 = 0x20;
pub const GC_PMU_RSTSRC_SYSRESET_SIZE: u32 = 0x1;
pub const GC_PMU_RSTSRC_SYSRESET_DEFAULT: u32 = 0x0;
pub const GC_PMU_RSTSRC_SYSRESET_OFFSET: u32 = 0xc;
pub const GC_PMU_RSTSRC_SOFTWARE_LSB: u32 = 0x6;
pub const GC_PMU_RSTSRC_SOFTWARE_MASK: u32 = 0x40;
pub const GC_PMU_RSTSRC_SOFTWARE_SIZE: u32 = 0x1;
pub const GC_PMU_RSTSRC_SOFTWARE_DEFAULT: u32 = 0x0;
pub const GC_PMU_RSTSRC_SOFTWARE_OFFSET: u32 = 0xc;
pub const GC_PMU_RSTSRC_FST_BRNOUT_LSB: u32 = 0x7;
pub const GC_PMU_RSTSRC_FST_BRNOUT_MASK: u32 = 0x80;
pub const GC_PMU_RSTSRC_FST_BRNOUT_SIZE: u32 = 0x1;
pub const GC_PMU_RSTSRC_FST_BRNOUT_DEFAULT: u32 = 0x0;
pub const GC_PMU_RSTSRC_FST_BRNOUT_OFFSET: u32 = 0xc;
pub const GC_PMU_SETDIS_START_LSB: u32 = 0x0;
pub const GC_PMU_SETDIS_START_MASK: u32 = 0x1;
pub const GC_PMU_SETDIS_START_SIZE: u32 = 0x1;
pub const GC_PMU_SETDIS_START_DEFAULT: u32 = 0x0;
pub const GC_PMU_SETDIS_START_OFFSET: u32 = 0x14;
pub const GC_PMU_SETDIS_VDDL_LSB: u32 = 0x1;
pub const GC_PMU_SETDIS_VDDL_MASK: u32 = 0x2;
pub const GC_PMU_SETDIS_VDDL_SIZE: u32 = 0x1;
pub const GC_PMU_SETDIS_VDDL_DEFAULT: u32 = 0x0;
pub const GC_PMU_SETDIS_VDDL_OFFSET: u32 = 0x14;
pub const GC_PMU_SETDIS_VDDA_LSB: u32 = 0x2;
pub const GC_PMU_SETDIS_VDDA_MASK: u32 = 0x4;
pub const GC_PMU_SETDIS_VDDA_SIZE: u32 = 0x1;
pub const GC_PMU_SETDIS_VDDA_DEFAULT: u32 = 0x0;
pub const GC_PMU_SETDIS_VDDA_OFFSET: u32 = 0x14;
pub const GC_PMU_SETDIS_VDDSRM_LSB: u32 = 0x3;
pub const GC_PMU_SETDIS_VDDSRM_MASK: u32 = 0x8;
pub const GC_PMU_SETDIS_VDDSRM_SIZE: u32 = 0x1;
pub const GC_PMU_SETDIS_VDDSRM_DEFAULT: u32 = 0x0;
pub const GC_PMU_SETDIS_VDDSRM_OFFSET: u32 = 0x14;
pub const GC_PMU_SETDIS_VDDIOF_LSB: u32 = 0x4;
pub const GC_PMU_SETDIS_VDDIOF_MASK: u32 = 0x10;
pub const GC_PMU_SETDIS_VDDIOF_SIZE: u32 = 0x1;
pub const GC_PMU_SETDIS_VDDIOF_DEFAULT: u32 = 0x0;
pub const GC_PMU_SETDIS_VDDIOF_OFFSET: u32 = 0x14;
pub const GC_PMU_SETDIS_VDDLK_LSB: u32 = 0x5;
pub const GC_PMU_SETDIS_VDDLK_MASK: u32 = 0x20;
pub const GC_PMU_SETDIS_VDDLK_SIZE: u32 = 0x1;
pub const GC_PMU_SETDIS_VDDLK_DEFAULT: u32 = 0x0;
pub const GC_PMU_SETDIS_VDDLK_OFFSET: u32 = 0x14;
pub const GC_PMU_SETDIS_VDDSK_LSB: u32 = 0x6;
pub const GC_PMU_SETDIS_VDDSK_MASK: u32 = 0x40;
pub const GC_PMU_SETDIS_VDDSK_SIZE: u32 = 0x1;
pub const GC_PMU_SETDIS_VDDSK_DEFAULT: u32 = 0x0;
pub const GC_PMU_SETDIS_VDDSK_OFFSET: u32 = 0x14;
pub const GC_PMU_SETDIS_VDDSRK_LSB: u32 = 0x7;
pub const GC_PMU_SETDIS_VDDSRK_MASK: u32 = 0x80;
pub const GC_PMU_SETDIS_VDDSRK_SIZE: u32 = 0x1;
pub const GC_PMU_SETDIS_VDDSRK_DEFAULT: u32 = 0x0;
pub const GC_PMU_SETDIS_VDDSRK_OFFSET: u32 = 0x14;
pub const GC_PMU_SETDIS_RETCOMPREF_LSB: u32 = 0x8;
pub const GC_PMU_SETDIS_RETCOMPREF_MASK: u32 = 0x100;
pub const GC_PMU_SETDIS_RETCOMPREF_SIZE: u32 = 0x1;
pub const GC_PMU_SETDIS_RETCOMPREF_DEFAULT: u32 = 0x0;
pub const GC_PMU_SETDIS_RETCOMPREF_OFFSET: u32 = 0x14;
pub const GC_PMU_SETDIS_BIAS_LSB: u32 = 0x9;
pub const GC_PMU_SETDIS_BIAS_MASK: u32 = 0x200;
pub const GC_PMU_SETDIS_BIAS_SIZE: u32 = 0x1;
pub const GC_PMU_SETDIS_BIAS_DEFAULT: u32 = 0x0;
pub const GC_PMU_SETDIS_BIAS_OFFSET: u32 = 0x14;
pub const GC_PMU_SETDIS_BGAP_LSB: u32 = 0xa;
pub const GC_PMU_SETDIS_BGAP_MASK: u32 = 0x400;
pub const GC_PMU_SETDIS_BGAP_SIZE: u32 = 0x1;
pub const GC_PMU_SETDIS_BGAP_DEFAULT: u32 = 0x0;
pub const GC_PMU_SETDIS_BGAP_OFFSET: u32 = 0x14;
pub const GC_PMU_SETDIS_VDDXO_LSB: u32 = 0xb;
pub const GC_PMU_SETDIS_VDDXO_MASK: u32 = 0x800;
pub const GC_PMU_SETDIS_VDDXO_SIZE: u32 = 0x1;
pub const GC_PMU_SETDIS_VDDXO_DEFAULT: u32 = 0x0;
pub const GC_PMU_SETDIS_VDDXO_OFFSET: u32 = 0x14;
pub const GC_PMU_SETDIS_VDDXOLP_LSB: u32 = 0xc;
pub const GC_PMU_SETDIS_VDDXOLP_MASK: u32 = 0x1000;
pub const GC_PMU_SETDIS_VDDXOLP_SIZE: u32 = 0x1;
pub const GC_PMU_SETDIS_VDDXOLP_DEFAULT: u32 = 0x0;
pub const GC_PMU_SETDIS_VDDXOLP_OFFSET: u32 = 0x14;
pub const GC_PMU_SETDIS_SEL_VDDXOLP_LSB: u32 = 0xd;
pub const GC_PMU_SETDIS_SEL_VDDXOLP_MASK: u32 = 0x2000;
pub const GC_PMU_SETDIS_SEL_VDDXOLP_SIZE: u32 = 0x1;
pub const GC_PMU_SETDIS_SEL_VDDXOLP_DEFAULT: u32 = 0x0;
pub const GC_PMU_SETDIS_SEL_VDDXOLP_OFFSET: u32 = 0x14;
pub const GC_PMU_SETDIS_XTL_LSB: u32 = 0xe;
pub const GC_PMU_SETDIS_XTL_MASK: u32 = 0x4000;
pub const GC_PMU_SETDIS_XTL_SIZE: u32 = 0x1;
pub const GC_PMU_SETDIS_XTL_DEFAULT: u32 = 0x0;
pub const GC_PMU_SETDIS_XTL_OFFSET: u32 = 0x14;
pub const GC_PMU_SETDIS_RC_TRIM_LSB: u32 = 0xf;
pub const GC_PMU_SETDIS_RC_TRIM_MASK: u32 = 0x8000;
pub const GC_PMU_SETDIS_RC_TRIM_SIZE: u32 = 0x1;
pub const GC_PMU_SETDIS_RC_TRIM_DEFAULT: u32 = 0x0;
pub const GC_PMU_SETDIS_RC_TRIM_OFFSET: u32 = 0x14;
pub const GC_PMU_SETDIS_RC_NOTRIM_LSB: u32 = 0x10;
pub const GC_PMU_SETDIS_RC_NOTRIM_MASK: u32 = 0x10000;
pub const GC_PMU_SETDIS_RC_NOTRIM_SIZE: u32 = 0x1;
pub const GC_PMU_SETDIS_RC_NOTRIM_DEFAULT: u32 = 0x0;
pub const GC_PMU_SETDIS_RC_NOTRIM_OFFSET: u32 = 0x14;
pub const GC_PMU_SETDIS_BATMON_LSB: u32 = 0x11;
pub const GC_PMU_SETDIS_BATMON_MASK: u32 = 0x20000;
pub const GC_PMU_SETDIS_BATMON_SIZE: u32 = 0x1;
pub const GC_PMU_SETDIS_BATMON_DEFAULT: u32 = 0x0;
pub const GC_PMU_SETDIS_BATMON_OFFSET: u32 = 0x14;
pub const GC_PMU_SETDIS_FST_BRNOUT_PWR_LSB: u32 = 0x12;
pub const GC_PMU_SETDIS_FST_BRNOUT_PWR_MASK: u32 = 0x40000;
pub const GC_PMU_SETDIS_FST_BRNOUT_PWR_SIZE: u32 = 0x1;
pub const GC_PMU_SETDIS_FST_BRNOUT_PWR_DEFAULT: u32 = 0x0;
pub const GC_PMU_SETDIS_FST_BRNOUT_PWR_OFFSET: u32 = 0x14;
pub const GC_PMU_SETDIS_FST_BRNOUT_LSB: u32 = 0x13;
pub const GC_PMU_SETDIS_FST_BRNOUT_MASK: u32 = 0x80000;
pub const GC_PMU_SETDIS_FST_BRNOUT_SIZE: u32 = 0x1;
pub const GC_PMU_SETDIS_FST_BRNOUT_DEFAULT: u32 = 0x0;
pub const GC_PMU_SETDIS_FST_BRNOUT_OFFSET: u32 = 0x14;
pub const GC_PMU_CLRDIS_START_LSB: u32 = 0x0;
pub const GC_PMU_CLRDIS_START_MASK: u32 = 0x1;
pub const GC_PMU_CLRDIS_START_SIZE: u32 = 0x1;
pub const GC_PMU_CLRDIS_START_DEFAULT: u32 = 0x0;
pub const GC_PMU_CLRDIS_START_OFFSET: u32 = 0x18;
pub const GC_PMU_CLRDIS_VDDL_LSB: u32 = 0x1;
pub const GC_PMU_CLRDIS_VDDL_MASK: u32 = 0x2;
pub const GC_PMU_CLRDIS_VDDL_SIZE: u32 = 0x1;
pub const GC_PMU_CLRDIS_VDDL_DEFAULT: u32 = 0x0;
pub const GC_PMU_CLRDIS_VDDL_OFFSET: u32 = 0x18;
pub const GC_PMU_CLRDIS_VDDA_LSB: u32 = 0x2;
pub const GC_PMU_CLRDIS_VDDA_MASK: u32 = 0x4;
pub const GC_PMU_CLRDIS_VDDA_SIZE: u32 = 0x1;
pub const GC_PMU_CLRDIS_VDDA_DEFAULT: u32 = 0x0;
pub const GC_PMU_CLRDIS_VDDA_OFFSET: u32 = 0x18;
pub const GC_PMU_CLRDIS_VDDSRM_LSB: u32 = 0x3;
pub const GC_PMU_CLRDIS_VDDSRM_MASK: u32 = 0x8;
pub const GC_PMU_CLRDIS_VDDSRM_SIZE: u32 = 0x1;
pub const GC_PMU_CLRDIS_VDDSRM_DEFAULT: u32 = 0x0;
pub const GC_PMU_CLRDIS_VDDSRM_OFFSET: u32 = 0x18;
pub const GC_PMU_CLRDIS_VDDIOF_LSB: u32 = 0x4;
pub const GC_PMU_CLRDIS_VDDIOF_MASK: u32 = 0x10;
pub const GC_PMU_CLRDIS_VDDIOF_SIZE: u32 = 0x1;
pub const GC_PMU_CLRDIS_VDDIOF_DEFAULT: u32 = 0x0;
pub const GC_PMU_CLRDIS_VDDIOF_OFFSET: u32 = 0x18;
pub const GC_PMU_CLRDIS_VDDLK_LSB: u32 = 0x5;
pub const GC_PMU_CLRDIS_VDDLK_MASK: u32 = 0x20;
pub const GC_PMU_CLRDIS_VDDLK_SIZE: u32 = 0x1;
pub const GC_PMU_CLRDIS_VDDLK_DEFAULT: u32 = 0x0;
pub const GC_PMU_CLRDIS_VDDLK_OFFSET: u32 = 0x18;
pub const GC_PMU_CLRDIS_VDDSK_LSB: u32 = 0x6;
pub const GC_PMU_CLRDIS_VDDSK_MASK: u32 = 0x40;
pub const GC_PMU_CLRDIS_VDDSK_SIZE: u32 = 0x1;
pub const GC_PMU_CLRDIS_VDDSK_DEFAULT: u32 = 0x0;
pub const GC_PMU_CLRDIS_VDDSK_OFFSET: u32 = 0x18;
pub const GC_PMU_CLRDIS_VDDSRK_LSB: u32 = 0x7;
pub const GC_PMU_CLRDIS_VDDSRK_MASK: u32 = 0x80;
pub const GC_PMU_CLRDIS_VDDSRK_SIZE: u32 = 0x1;
pub const GC_PMU_CLRDIS_VDDSRK_DEFAULT: u32 = 0x0;
pub const GC_PMU_CLRDIS_VDDSRK_OFFSET: u32 = 0x18;
pub const GC_PMU_CLRDIS_RETCOMPREF_LSB: u32 = 0x8;
pub const GC_PMU_CLRDIS_RETCOMPREF_MASK: u32 = 0x100;
pub const GC_PMU_CLRDIS_RETCOMPREF_SIZE: u32 = 0x1;
pub const GC_PMU_CLRDIS_RETCOMPREF_DEFAULT: u32 = 0x0;
pub const GC_PMU_CLRDIS_RETCOMPREF_OFFSET: u32 = 0x18;
pub const GC_PMU_CLRDIS_BIAS_LSB: u32 = 0x9;
pub const GC_PMU_CLRDIS_BIAS_MASK: u32 = 0x200;
pub const GC_PMU_CLRDIS_BIAS_SIZE: u32 = 0x1;
pub const GC_PMU_CLRDIS_BIAS_DEFAULT: u32 = 0x0;
pub const GC_PMU_CLRDIS_BIAS_OFFSET: u32 = 0x18;
pub const GC_PMU_CLRDIS_BGAP_LSB: u32 = 0xa;
pub const GC_PMU_CLRDIS_BGAP_MASK: u32 = 0x400;
pub const GC_PMU_CLRDIS_BGAP_SIZE: u32 = 0x1;
pub const GC_PMU_CLRDIS_BGAP_DEFAULT: u32 = 0x0;
pub const GC_PMU_CLRDIS_BGAP_OFFSET: u32 = 0x18;
pub const GC_PMU_CLRDIS_VDDXO_LSB: u32 = 0xb;
pub const GC_PMU_CLRDIS_VDDXO_MASK: u32 = 0x800;
pub const GC_PMU_CLRDIS_VDDXO_SIZE: u32 = 0x1;
pub const GC_PMU_CLRDIS_VDDXO_DEFAULT: u32 = 0x0;
pub const GC_PMU_CLRDIS_VDDXO_OFFSET: u32 = 0x18;
pub const GC_PMU_CLRDIS_VDDXOLP_LSB: u32 = 0xc;
pub const GC_PMU_CLRDIS_VDDXOLP_MASK: u32 = 0x1000;
pub const GC_PMU_CLRDIS_VDDXOLP_SIZE: u32 = 0x1;
pub const GC_PMU_CLRDIS_VDDXOLP_DEFAULT: u32 = 0x0;
pub const GC_PMU_CLRDIS_VDDXOLP_OFFSET: u32 = 0x18;
pub const GC_PMU_CLRDIS_SEL_VDDXOLP_LSB: u32 = 0xd;
pub const GC_PMU_CLRDIS_SEL_VDDXOLP_MASK: u32 = 0x2000;
pub const GC_PMU_CLRDIS_SEL_VDDXOLP_SIZE: u32 = 0x1;
pub const GC_PMU_CLRDIS_SEL_VDDXOLP_DEFAULT: u32 = 0x0;
pub const GC_PMU_CLRDIS_SEL_VDDXOLP_OFFSET: u32 = 0x18;
pub const GC_PMU_CLRDIS_XTL_LSB: u32 = 0xe;
pub const GC_PMU_CLRDIS_XTL_MASK: u32 = 0x4000;
pub const GC_PMU_CLRDIS_XTL_SIZE: u32 = 0x1;
pub const GC_PMU_CLRDIS_XTL_DEFAULT: u32 = 0x0;
pub const GC_PMU_CLRDIS_XTL_OFFSET: u32 = 0x18;
pub const GC_PMU_CLRDIS_RC_TRIM_LSB: u32 = 0xf;
pub const GC_PMU_CLRDIS_RC_TRIM_MASK: u32 = 0x8000;
pub const GC_PMU_CLRDIS_RC_TRIM_SIZE: u32 = 0x1;
pub const GC_PMU_CLRDIS_RC_TRIM_DEFAULT: u32 = 0x0;
pub const GC_PMU_CLRDIS_RC_TRIM_OFFSET: u32 = 0x18;
pub const GC_PMU_CLRDIS_RC_NOTRIM_LSB: u32 = 0x10;
pub const GC_PMU_CLRDIS_RC_NOTRIM_MASK: u32 = 0x10000;
pub const GC_PMU_CLRDIS_RC_NOTRIM_SIZE: u32 = 0x1;
pub const GC_PMU_CLRDIS_RC_NOTRIM_DEFAULT: u32 = 0x0;
pub const GC_PMU_CLRDIS_RC_NOTRIM_OFFSET: u32 = 0x18;
pub const GC_PMU_CLRDIS_BATMON_LSB: u32 = 0x11;
pub const GC_PMU_CLRDIS_BATMON_MASK: u32 = 0x20000;
pub const GC_PMU_CLRDIS_BATMON_SIZE: u32 = 0x1;
pub const GC_PMU_CLRDIS_BATMON_DEFAULT: u32 = 0x0;
pub const GC_PMU_CLRDIS_BATMON_OFFSET: u32 = 0x18;
pub const GC_PMU_CLRDIS_FST_BRNOUT_PWR_LSB: u32 = 0x12;
pub const GC_PMU_CLRDIS_FST_BRNOUT_PWR_MASK: u32 = 0x40000;
pub const GC_PMU_CLRDIS_FST_BRNOUT_PWR_SIZE: u32 = 0x1;
pub const GC_PMU_CLRDIS_FST_BRNOUT_PWR_DEFAULT: u32 = 0x0;
pub const GC_PMU_CLRDIS_FST_BRNOUT_PWR_OFFSET: u32 = 0x18;
pub const GC_PMU_CLRDIS_FST_BRNOUT_LSB: u32 = 0x13;
pub const GC_PMU_CLRDIS_FST_BRNOUT_MASK: u32 = 0x80000;
pub const GC_PMU_CLRDIS_FST_BRNOUT_SIZE: u32 = 0x1;
pub const GC_PMU_CLRDIS_FST_BRNOUT_DEFAULT: u32 = 0x0;
pub const GC_PMU_CLRDIS_FST_BRNOUT_OFFSET: u32 = 0x18;
pub const GC_PMU_STATDIS_START_LSB: u32 = 0x0;
pub const GC_PMU_STATDIS_START_MASK: u32 = 0x1;
pub const GC_PMU_STATDIS_START_SIZE: u32 = 0x1;
pub const GC_PMU_STATDIS_START_DEFAULT: u32 = 0x0;
pub const GC_PMU_STATDIS_START_OFFSET: u32 = 0x1c;
pub const GC_PMU_STATDIS_VDDL_LSB: u32 = 0x1;
pub const GC_PMU_STATDIS_VDDL_MASK: u32 = 0x2;
pub const GC_PMU_STATDIS_VDDL_SIZE: u32 = 0x1;
pub const GC_PMU_STATDIS_VDDL_DEFAULT: u32 = 0x0;
pub const GC_PMU_STATDIS_VDDL_OFFSET: u32 = 0x1c;
pub const GC_PMU_STATDIS_VDDA_LSB: u32 = 0x2;
pub const GC_PMU_STATDIS_VDDA_MASK: u32 = 0x4;
pub const GC_PMU_STATDIS_VDDA_SIZE: u32 = 0x1;
pub const GC_PMU_STATDIS_VDDA_DEFAULT: u32 = 0x0;
pub const GC_PMU_STATDIS_VDDA_OFFSET: u32 = 0x1c;
pub const GC_PMU_STATDIS_VDDSRM_LSB: u32 = 0x3;
pub const GC_PMU_STATDIS_VDDSRM_MASK: u32 = 0x8;
pub const GC_PMU_STATDIS_VDDSRM_SIZE: u32 = 0x1;
pub const GC_PMU_STATDIS_VDDSRM_DEFAULT: u32 = 0x0;
pub const GC_PMU_STATDIS_VDDSRM_OFFSET: u32 = 0x1c;
pub const GC_PMU_STATDIS_VDDIOF_LSB: u32 = 0x4;
pub const GC_PMU_STATDIS_VDDIOF_MASK: u32 = 0x10;
pub const GC_PMU_STATDIS_VDDIOF_SIZE: u32 = 0x1;
pub const GC_PMU_STATDIS_VDDIOF_DEFAULT: u32 = 0x0;
pub const GC_PMU_STATDIS_VDDIOF_OFFSET: u32 = 0x1c;
pub const GC_PMU_STATDIS_VDDLK_LSB: u32 = 0x5;
pub const GC_PMU_STATDIS_VDDLK_MASK: u32 = 0x20;
pub const GC_PMU_STATDIS_VDDLK_SIZE: u32 = 0x1;
pub const GC_PMU_STATDIS_VDDLK_DEFAULT: u32 = 0x0;
pub const GC_PMU_STATDIS_VDDLK_OFFSET: u32 = 0x1c;
pub const GC_PMU_STATDIS_VDDSK_LSB: u32 = 0x6;
pub const GC_PMU_STATDIS_VDDSK_MASK: u32 = 0x40;
pub const GC_PMU_STATDIS_VDDSK_SIZE: u32 = 0x1;
pub const GC_PMU_STATDIS_VDDSK_DEFAULT: u32 = 0x0;
pub const GC_PMU_STATDIS_VDDSK_OFFSET: u32 = 0x1c;
pub const GC_PMU_STATDIS_VDDSRK_LSB: u32 = 0x7;
pub const GC_PMU_STATDIS_VDDSRK_MASK: u32 = 0x80;
pub const GC_PMU_STATDIS_VDDSRK_SIZE: u32 = 0x1;
pub const GC_PMU_STATDIS_VDDSRK_DEFAULT: u32 = 0x0;
pub const GC_PMU_STATDIS_VDDSRK_OFFSET: u32 = 0x1c;
pub const GC_PMU_STATDIS_RETCOMPREF_LSB: u32 = 0x8;
pub const GC_PMU_STATDIS_RETCOMPREF_MASK: u32 = 0x100;
pub const GC_PMU_STATDIS_RETCOMPREF_SIZE: u32 = 0x1;
pub const GC_PMU_STATDIS_RETCOMPREF_DEFAULT: u32 = 0x0;
pub const GC_PMU_STATDIS_RETCOMPREF_OFFSET: u32 = 0x1c;
pub const GC_PMU_STATDIS_BIAS_LSB: u32 = 0x9;
pub const GC_PMU_STATDIS_BIAS_MASK: u32 = 0x200;
pub const GC_PMU_STATDIS_BIAS_SIZE: u32 = 0x1;
pub const GC_PMU_STATDIS_BIAS_DEFAULT: u32 = 0x0;
pub const GC_PMU_STATDIS_BIAS_OFFSET: u32 = 0x1c;
pub const GC_PMU_STATDIS_BGAP_LSB: u32 = 0xa;
pub const GC_PMU_STATDIS_BGAP_MASK: u32 = 0x400;
pub const GC_PMU_STATDIS_BGAP_SIZE: u32 = 0x1;
pub const GC_PMU_STATDIS_BGAP_DEFAULT: u32 = 0x0;
pub const GC_PMU_STATDIS_BGAP_OFFSET: u32 = 0x1c;
pub const GC_PMU_STATDIS_VDDXO_LSB: u32 = 0xb;
pub const GC_PMU_STATDIS_VDDXO_MASK: u32 = 0x800;
pub const GC_PMU_STATDIS_VDDXO_SIZE: u32 = 0x1;
pub const GC_PMU_STATDIS_VDDXO_DEFAULT: u32 = 0x0;
pub const GC_PMU_STATDIS_VDDXO_OFFSET: u32 = 0x1c;
pub const GC_PMU_STATDIS_VDDXOLP_LSB: u32 = 0xc;
pub const GC_PMU_STATDIS_VDDXOLP_MASK: u32 = 0x1000;
pub const GC_PMU_STATDIS_VDDXOLP_SIZE: u32 = 0x1;
pub const GC_PMU_STATDIS_VDDXOLP_DEFAULT: u32 = 0x0;
pub const GC_PMU_STATDIS_VDDXOLP_OFFSET: u32 = 0x1c;
pub const GC_PMU_STATDIS_SEL_VDDXOLP_LSB: u32 = 0xd;
pub const GC_PMU_STATDIS_SEL_VDDXOLP_MASK: u32 = 0x2000;
pub const GC_PMU_STATDIS_SEL_VDDXOLP_SIZE: u32 = 0x1;
pub const GC_PMU_STATDIS_SEL_VDDXOLP_DEFAULT: u32 = 0x0;
pub const GC_PMU_STATDIS_SEL_VDDXOLP_OFFSET: u32 = 0x1c;
pub const GC_PMU_STATDIS_XTL_LSB: u32 = 0xe;
pub const GC_PMU_STATDIS_XTL_MASK: u32 = 0x4000;
pub const GC_PMU_STATDIS_XTL_SIZE: u32 = 0x1;
pub const GC_PMU_STATDIS_XTL_DEFAULT: u32 = 0x1;
pub const GC_PMU_STATDIS_XTL_OFFSET: u32 = 0x1c;
pub const GC_PMU_STATDIS_RC_TRIM_LSB: u32 = 0xf;
pub const GC_PMU_STATDIS_RC_TRIM_MASK: u32 = 0x8000;
pub const GC_PMU_STATDIS_RC_TRIM_SIZE: u32 = 0x1;
pub const GC_PMU_STATDIS_RC_TRIM_DEFAULT: u32 = 0x1;
pub const GC_PMU_STATDIS_RC_TRIM_OFFSET: u32 = 0x1c;
pub const GC_PMU_STATDIS_RC_NOTRIM_LSB: u32 = 0x10;
pub const GC_PMU_STATDIS_RC_NOTRIM_MASK: u32 = 0x10000;
pub const GC_PMU_STATDIS_RC_NOTRIM_SIZE: u32 = 0x1;
pub const GC_PMU_STATDIS_RC_NOTRIM_DEFAULT: u32 = 0x0;
pub const GC_PMU_STATDIS_RC_NOTRIM_OFFSET: u32 = 0x1c;
pub const GC_PMU_STATDIS_BATMON_LSB: u32 = 0x11;
pub const GC_PMU_STATDIS_BATMON_MASK: u32 = 0x20000;
pub const GC_PMU_STATDIS_BATMON_SIZE: u32 = 0x1;
pub const GC_PMU_STATDIS_BATMON_DEFAULT: u32 = 0x1;
pub const GC_PMU_STATDIS_BATMON_OFFSET: u32 = 0x1c;
pub const GC_PMU_STATDIS_FST_BRNOUT_PWR_LSB: u32 = 0x12;
pub const GC_PMU_STATDIS_FST_BRNOUT_PWR_MASK: u32 = 0x40000;
pub const GC_PMU_STATDIS_FST_BRNOUT_PWR_SIZE: u32 = 0x1;
pub const GC_PMU_STATDIS_FST_BRNOUT_PWR_DEFAULT: u32 = 0x1;
pub const GC_PMU_STATDIS_FST_BRNOUT_PWR_OFFSET: u32 = 0x1c;
pub const GC_PMU_STATDIS_FST_BRNOUT_LSB: u32 = 0x13;
pub const GC_PMU_STATDIS_FST_BRNOUT_MASK: u32 = 0x80000;
pub const GC_PMU_STATDIS_FST_BRNOUT_SIZE: u32 = 0x1;
pub const GC_PMU_STATDIS_FST_BRNOUT_DEFAULT: u32 = 0x1;
pub const GC_PMU_STATDIS_FST_BRNOUT_OFFSET: u32 = 0x1c;
pub const GC_PMU_SETWIC_PROC0_LSB: u32 = 0x0;
pub const GC_PMU_SETWIC_PROC0_MASK: u32 = 0x1;
pub const GC_PMU_SETWIC_PROC0_SIZE: u32 = 0x1;
pub const GC_PMU_SETWIC_PROC0_DEFAULT: u32 = 0x0;
pub const GC_PMU_SETWIC_PROC0_OFFSET: u32 = 0x20;
pub const GC_PMU_CLRWIC_PROC0_LSB: u32 = 0x0;
pub const GC_PMU_CLRWIC_PROC0_MASK: u32 = 0x1;
pub const GC_PMU_CLRWIC_PROC0_SIZE: u32 = 0x1;
pub const GC_PMU_CLRWIC_PROC0_DEFAULT: u32 = 0x0;
pub const GC_PMU_CLRWIC_PROC0_OFFSET: u32 = 0x24;
pub const GC_PMU_EXCLUSIVE_PROC0_LSB: u32 = 0x0;
pub const GC_PMU_EXCLUSIVE_PROC0_MASK: u32 = 0x1;
pub const GC_PMU_EXCLUSIVE_PROC0_SIZE: u32 = 0x1;
pub const GC_PMU_EXCLUSIVE_PROC0_DEFAULT: u32 = 0x0;
pub const GC_PMU_EXCLUSIVE_PROC0_OFFSET: u32 = 0x2c;
pub const GC_PMUU_ADC_ADC_PDB_LSB: u32 = 0x0;
pub const GC_PMUU_ADC_ADC_PDB_MASK: u32 = 0x1;
pub const GC_PMUU_ADC_ADC_PDB_SIZE: u32 = 0x1;
pub const GC_PMUU_ADC_ADC_PDB_DEFAULT: u32 = 0x0;
pub const GC_PMUU_ADC_ADC_PDB_OFFSET: u32 = 0x44;
pub const GC_PMUSETU_ADC_ADC_PDB_3P3_LSB: u32 = 0x0;
pub const GC_PMUSETU_ADC_ADC_PDB_3P3_MASK: u32 = 0x1;
pub const GC_PMUSETU_ADC_ADC_PDB_3P3_SIZE: u32 = 0x1;
pub const GC_PMUSETU_ADC_ADC_PDB_3P3_DEFAULT: u32 = 0x0;
pub const GC_PMUSETU_ADC_ADC_PDB_3P3_OFFSET: u32 = 0x48;
pub const GC_PMUCLRU_ADC_ADC_PDB_3P3_LSB: u32 = 0x0;
pub const GC_PMUCLRU_ADC_ADC_PDB_3P3_MASK: u32 = 0x1;
pub const GC_PMUCLRU_ADC_ADC_PDB_3P3_SIZE: u32 = 0x1;
pub const GC_PMUCLRU_ADC_ADC_PDB_3P3_DEFAULT: u32 = 0x0;
pub const GC_PMUCLRU_ADC_ADC_PDB_3P3_OFFSET: u32 = 0x4c;
pub const GC_PMUSETU_TRNG_TOP_TRNG_LDO_PDB_3P3_LSB: u32 = 0x0;
pub const GC_PMUSETU_TRNG_TOP_TRNG_LDO_PDB_3P3_MASK: u32 = 0x1;
pub const GC_PMUSETU_TRNG_TOP_TRNG_LDO_PDB_3P3_SIZE: u32 = 0x1;
pub const GC_PMUSETU_TRNG_TOP_TRNG_LDO_PDB_3P3_DEFAULT: u32 = 0x0;
pub const GC_PMUSETU_TRNG_TOP_TRNG_LDO_PDB_3P3_OFFSET: u32 = 0x50;
pub const GC_PMUCLRU_TRNG_TOP_TRNG_LDO_PDB_3P3_LSB: u32 = 0x0;
pub const GC_PMUCLRU_TRNG_TOP_TRNG_LDO_PDB_3P3_MASK: u32 = 0x1;
pub const GC_PMUCLRU_TRNG_TOP_TRNG_LDO_PDB_3P3_SIZE: u32 = 0x1;
pub const GC_PMUCLRU_TRNG_TOP_TRNG_LDO_PDB_3P3_DEFAULT: u32 = 0x0;
pub const GC_PMUCLRU_TRNG_TOP_TRNG_LDO_PDB_3P3_OFFSET: u32 = 0x54;
pub const GC_PMUSETRTC_X_RTC_RC_PDB_3P3_LSB: u32 = 0x0;
pub const GC_PMUSETRTC_X_RTC_RC_PDB_3P3_MASK: u32 = 0x1;
pub const GC_PMUSETRTC_X_RTC_RC_PDB_3P3_SIZE: u32 = 0x1;
pub const GC_PMUSETRTC_X_RTC_RC_PDB_3P3_DEFAULT: u32 = 0x0;
pub const GC_PMUSETRTC_X_RTC_RC_PDB_3P3_OFFSET: u32 = 0x58;
pub const GC_PMUSETRTC_X_RTC_XTL_PDB_3P3_LSB: u32 = 0x1;
pub const GC_PMUSETRTC_X_RTC_XTL_PDB_3P3_MASK: u32 = 0x2;
pub const GC_PMUSETRTC_X_RTC_XTL_PDB_3P3_SIZE: u32 = 0x1;
pub const GC_PMUSETRTC_X_RTC_XTL_PDB_3P3_DEFAULT: u32 = 0x0;
pub const GC_PMUSETRTC_X_RTC_XTL_PDB_3P3_OFFSET: u32 = 0x58;
pub const GC_PMUCLRRTC_X_RTC_RC_PDB_3P3_LSB: u32 = 0x0;
pub const GC_PMUCLRRTC_X_RTC_RC_PDB_3P3_MASK: u32 = 0x1;
pub const GC_PMUCLRRTC_X_RTC_RC_PDB_3P3_SIZE: u32 = 0x1;
pub const GC_PMUCLRRTC_X_RTC_RC_PDB_3P3_DEFAULT: u32 = 0x0;
pub const GC_PMUCLRRTC_X_RTC_RC_PDB_3P3_OFFSET: u32 = 0x5c;
pub const GC_PMUCLRRTC_X_RTC_XTL_PDB_3P3_LSB: u32 = 0x1;
pub const GC_PMUCLRRTC_X_RTC_XTL_PDB_3P3_MASK: u32 = 0x2;
pub const GC_PMUCLRRTC_X_RTC_XTL_PDB_3P3_SIZE: u32 = 0x1;
pub const GC_PMUCLRRTC_X_RTC_XTL_PDB_3P3_DEFAULT: u32 = 0x0;
pub const GC_PMUCLRRTC_X_RTC_XTL_PDB_3P3_OFFSET: u32 = 0x5c;
pub const GC_PMU_VREF_REG_LSB: u32 = 0x0;
pub const GC_PMU_VREF_REG_MASK: u32 = 0xf;
pub const GC_PMU_VREF_REG_SIZE: u32 = 0x4;
pub const GC_PMU_VREF_REG_DEFAULT: u32 = 0x8;
pub const GC_PMU_VREF_REG_OFFSET: u32 = 0x60;
pub const GC_PMU_VREF_RET_LSB: u32 = 0x4;
pub const GC_PMU_VREF_RET_MASK: u32 = 0xf0;
pub const GC_PMU_VREF_RET_SIZE: u32 = 0x4;
pub const GC_PMU_VREF_RET_DEFAULT: u32 = 0x8;
pub const GC_PMU_VREF_RET_OFFSET: u32 = 0x60;
pub const GC_PMU_VREF_RLDOCTRL_LSB: u32 = 0x8;
pub const GC_PMU_VREF_RLDOCTRL_MASK: u32 = 0xf00;
pub const GC_PMU_VREF_RLDOCTRL_SIZE: u32 = 0x4;
pub const GC_PMU_VREF_RLDOCTRL_DEFAULT: u32 = 0xf;
pub const GC_PMU_VREF_RLDOCTRL_OFFSET: u32 = 0x60;
pub const GC_PMU_VREF_RLDOLNA_LSB: u32 = 0xc;
pub const GC_PMU_VREF_RLDOLNA_MASK: u32 = 0xf000;
pub const GC_PMU_VREF_RLDOLNA_SIZE: u32 = 0x4;
pub const GC_PMU_VREF_RLDOLNA_DEFAULT: u32 = 0xf;
pub const GC_PMU_VREF_RLDOLNA_OFFSET: u32 = 0x60;
pub const GC_PMU_VREF_RLDOLO_LSB: u32 = 0x10;
pub const GC_PMU_VREF_RLDOLO_MASK: u32 = 0xf0000;
pub const GC_PMU_VREF_RLDOLO_SIZE: u32 = 0x4;
pub const GC_PMU_VREF_RLDOLO_DEFAULT: u32 = 0xf;
pub const GC_PMU_VREF_RLDOLO_OFFSET: u32 = 0x60;
pub const GC_PMU_VREF_LDOXO_LSB: u32 = 0x14;
pub const GC_PMU_VREF_LDOXO_MASK: u32 = 0xf00000;
pub const GC_PMU_VREF_LDOXO_SIZE: u32 = 0x4;
pub const GC_PMU_VREF_LDOXO_DEFAULT: u32 = 0xf;
pub const GC_PMU_VREF_LDOXO_OFFSET: u32 = 0x60;
pub const GC_PMU_VREF_BATMON_LSB: u32 = 0x18;
pub const GC_PMU_VREF_BATMON_MASK: u32 = 0x7000000;
pub const GC_PMU_VREF_BATMON_SIZE: u32 = 0x3;
pub const GC_PMU_VREF_BATMON_DEFAULT: u32 = 0x0;
pub const GC_PMU_VREF_BATMON_OFFSET: u32 = 0x60;
pub const GC_PMU_VREF_BATMON_V1P9: u32 = 0x2;
pub const GC_PMU_VREF_BATMON_V1P8: u32 = 0x1;
pub const GC_PMU_VREF_BATMON_V1P7: u32 = 0x0;
pub const GC_PMU_VREF_BATMON_V2P4: u32 = 0x7;
pub const GC_PMU_VREF_BATMON_V2P0: u32 = 0x3;
pub const GC_PMU_VREF_BATMON_V2P1: u32 = 0x4;
pub const GC_PMU_VREF_BATMON_V2P2: u32 = 0x5;
pub const GC_PMU_VREF_BATMON_V2P3: u32 = 0x6;
pub const GC_PMU_VREFCMP_CMP1_LSB: u32 = 0x0;
pub const GC_PMU_VREFCMP_CMP1_MASK: u32 = 0x1f;
pub const GC_PMU_VREFCMP_CMP1_SIZE: u32 = 0x5;
pub const GC_PMU_VREFCMP_CMP1_DEFAULT: u32 = 0x0;
pub const GC_PMU_VREFCMP_CMP1_OFFSET: u32 = 0x64;
pub const GC_PMU_VREFCMP_CMP2_LSB: u32 = 0x5;
pub const GC_PMU_VREFCMP_CMP2_MASK: u32 = 0x3e0;
pub const GC_PMU_VREFCMP_CMP2_SIZE: u32 = 0x5;
pub const GC_PMU_VREFCMP_CMP2_DEFAULT: u32 = 0x0;
pub const GC_PMU_VREFCMP_CMP2_OFFSET: u32 = 0x64;
pub const GC_PMU_VREFCMP_VHYSTCMP1_LSB: u32 = 0xa;
pub const GC_PMU_VREFCMP_VHYSTCMP1_MASK: u32 = 0x1c00;
pub const GC_PMU_VREFCMP_VHYSTCMP1_SIZE: u32 = 0x3;
pub const GC_PMU_VREFCMP_VHYSTCMP1_DEFAULT: u32 = 0x0;
pub const GC_PMU_VREFCMP_VHYSTCMP1_OFFSET: u32 = 0x64;
pub const GC_PMU_VREFCMP_VHYSTCMP2_LSB: u32 = 0xd;
pub const GC_PMU_VREFCMP_VHYSTCMP2_MASK: u32 = 0xe000;
pub const GC_PMU_VREFCMP_VHYSTCMP2_SIZE: u32 = 0x3;
pub const GC_PMU_VREFCMP_VHYSTCMP2_DEFAULT: u32 = 0x0;
pub const GC_PMU_VREFCMP_VHYSTCMP2_OFFSET: u32 = 0x64;
pub const GC_PMU_RBIAS_CTRL_LSB: u32 = 0x0;
pub const GC_PMU_RBIAS_CTRL_MASK: u32 = 0xff;
pub const GC_PMU_RBIAS_CTRL_SIZE: u32 = 0x8;
pub const GC_PMU_RBIAS_CTRL_DEFAULT: u32 = 0x0;
pub const GC_PMU_RBIAS_CTRL_OFFSET: u32 = 0x68;
pub const GC_PMU_RBIASLO_TUNEIR10ADC_LSB: u32 = 0x0;
pub const GC_PMU_RBIASLO_TUNEIR10ADC_MASK: u32 = 0x3;
pub const GC_PMU_RBIASLO_TUNEIR10ADC_SIZE: u32 = 0x2;
pub const GC_PMU_RBIASLO_TUNEIR10ADC_DEFAULT: u32 = 0x0;
pub const GC_PMU_RBIASLO_TUNEIR10ADC_OFFSET: u32 = 0x6c;
pub const GC_PMU_RBIASLO_TUNEIR10ADC2_LSB: u32 = 0x2;
pub const GC_PMU_RBIASLO_TUNEIR10ADC2_MASK: u32 = 0xc;
pub const GC_PMU_RBIASLO_TUNEIR10ADC2_SIZE: u32 = 0x2;
pub const GC_PMU_RBIASLO_TUNEIR10ADC2_DEFAULT: u32 = 0x0;
pub const GC_PMU_RBIASLO_TUNEIR10ADC2_OFFSET: u32 = 0x6c;
pub const GC_PMU_RBIASLO_TUNEIR10ADC3_LSB: u32 = 0x4;
pub const GC_PMU_RBIASLO_TUNEIR10ADC3_MASK: u32 = 0x30;
pub const GC_PMU_RBIASLO_TUNEIR10ADC3_SIZE: u32 = 0x2;
pub const GC_PMU_RBIASLO_TUNEIR10ADC3_DEFAULT: u32 = 0x0;
pub const GC_PMU_RBIASLO_TUNEIR10ADC3_OFFSET: u32 = 0x6c;
pub const GC_PMU_RBIASLO_TUNEIR10XOPKDT_LSB: u32 = 0x6;
pub const GC_PMU_RBIASLO_TUNEIR10XOPKDT_MASK: u32 = 0xc0;
pub const GC_PMU_RBIASLO_TUNEIR10XOPKDT_SIZE: u32 = 0x2;
pub const GC_PMU_RBIASLO_TUNEIR10XOPKDT_DEFAULT: u32 = 0x0;
pub const GC_PMU_RBIASLO_TUNEIR10XOPKDT_OFFSET: u32 = 0x6c;
pub const GC_PMU_RBIASLO_TUNEIR10ADC4_LSB: u32 = 0x8;
pub const GC_PMU_RBIASLO_TUNEIR10ADC4_MASK: u32 = 0x300;
pub const GC_PMU_RBIASLO_TUNEIR10ADC4_SIZE: u32 = 0x2;
pub const GC_PMU_RBIASLO_TUNEIR10ADC4_DEFAULT: u32 = 0x0;
pub const GC_PMU_RBIASLO_TUNEIR10ADC4_OFFSET: u32 = 0x6c;
pub const GC_PMU_RBIASLO_TUNEIR10COMP_LSB: u32 = 0xa;
pub const GC_PMU_RBIASLO_TUNEIR10COMP_MASK: u32 = 0xc00;
pub const GC_PMU_RBIASLO_TUNEIR10COMP_SIZE: u32 = 0x2;
pub const GC_PMU_RBIASLO_TUNEIR10COMP_DEFAULT: u32 = 0x0;
pub const GC_PMU_RBIASLO_TUNEIR10COMP_OFFSET: u32 = 0x6c;
pub const GC_PMU_RBIASLO_TUNEIR10COMP2_LSB: u32 = 0xc;
pub const GC_PMU_RBIASLO_TUNEIR10COMP2_MASK: u32 = 0x3000;
pub const GC_PMU_RBIASLO_TUNEIR10COMP2_SIZE: u32 = 0x2;
pub const GC_PMU_RBIASLO_TUNEIR10COMP2_DEFAULT: u32 = 0x0;
pub const GC_PMU_RBIASLO_TUNEIR10COMP2_OFFSET: u32 = 0x6c;
pub const GC_PMU_RBIASLO_TUNEIR10REGXO_LSB: u32 = 0xe;
pub const GC_PMU_RBIASLO_TUNEIR10REGXO_MASK: u32 = 0xc000;
pub const GC_PMU_RBIASLO_TUNEIR10REGXO_SIZE: u32 = 0x2;
pub const GC_PMU_RBIASLO_TUNEIR10REGXO_DEFAULT: u32 = 0x0;
pub const GC_PMU_RBIASLO_TUNEIR10REGXO_OFFSET: u32 = 0x6c;
pub const GC_PMU_RBIASLO_TUNEIR10REGXOREF_LSB: u32 = 0x10;
pub const GC_PMU_RBIASLO_TUNEIR10REGXOREF_MASK: u32 = 0x30000;
pub const GC_PMU_RBIASLO_TUNEIR10REGXOREF_SIZE: u32 = 0x2;
pub const GC_PMU_RBIASLO_TUNEIR10REGXOREF_DEFAULT: u32 = 0x0;
pub const GC_PMU_RBIASLO_TUNEIR10REGXOREF_OFFSET: u32 = 0x6c;
pub const GC_PMU_RBIASLO_TUNEIR10REGSRAMRET_LSB: u32 = 0x12;
pub const GC_PMU_RBIASLO_TUNEIR10REGSRAMRET_MASK: u32 = 0xc0000;
pub const GC_PMU_RBIASLO_TUNEIR10REGSRAMRET_SIZE: u32 = 0x2;
pub const GC_PMU_RBIASLO_TUNEIR10REGSRAMRET_DEFAULT: u32 = 0x0;
pub const GC_PMU_RBIASLO_TUNEIR10REGSRAMRET_OFFSET: u32 = 0x6c;
pub const GC_PMU_RBIASLO_TUNEIR10REGSRAM_LSB: u32 = 0x14;
pub const GC_PMU_RBIASLO_TUNEIR10REGSRAM_MASK: u32 = 0x300000;
pub const GC_PMU_RBIASLO_TUNEIR10REGSRAM_SIZE: u32 = 0x2;
pub const GC_PMU_RBIASLO_TUNEIR10REGSRAM_DEFAULT: u32 = 0x0;
pub const GC_PMU_RBIASLO_TUNEIR10REGSRAM_OFFSET: u32 = 0x6c;
pub const GC_PMU_RBIASLO_TUNEIR10REGREF_LSB: u32 = 0x16;
pub const GC_PMU_RBIASLO_TUNEIR10REGREF_MASK: u32 = 0xc00000;
pub const GC_PMU_RBIASLO_TUNEIR10REGREF_SIZE: u32 = 0x2;
pub const GC_PMU_RBIASLO_TUNEIR10REGREF_DEFAULT: u32 = 0x0;
pub const GC_PMU_RBIASLO_TUNEIR10REGREF_OFFSET: u32 = 0x6c;
pub const GC_PMU_RBIASLO_TUNEIR10REGLOGRET_LSB: u32 = 0x18;
pub const GC_PMU_RBIASLO_TUNEIR10REGLOGRET_MASK: u32 = 0x3000000;
pub const GC_PMU_RBIASLO_TUNEIR10REGLOGRET_SIZE: u32 = 0x2;
pub const GC_PMU_RBIASLO_TUNEIR10REGLOGRET_DEFAULT: u32 = 0x0;
pub const GC_PMU_RBIASLO_TUNEIR10REGLOGRET_OFFSET: u32 = 0x6c;
pub const GC_PMU_RBIASLO_TUNEIR10REGLOG_LSB: u32 = 0x1a;
pub const GC_PMU_RBIASLO_TUNEIR10REGLOG_MASK: u32 = 0xc000000;
pub const GC_PMU_RBIASLO_TUNEIR10REGLOG_SIZE: u32 = 0x2;
pub const GC_PMU_RBIASLO_TUNEIR10REGLOG_DEFAULT: u32 = 0x0;
pub const GC_PMU_RBIASLO_TUNEIR10REGLOG_OFFSET: u32 = 0x6c;
pub const GC_PMU_RBIASLO_TUNEIR10REGLNAREF_LSB: u32 = 0x1c;
pub const GC_PMU_RBIASLO_TUNEIR10REGLNAREF_MASK: u32 = 0x30000000;
pub const GC_PMU_RBIASLO_TUNEIR10REGLNAREF_SIZE: u32 = 0x2;
pub const GC_PMU_RBIASLO_TUNEIR10REGLNAREF_DEFAULT: u32 = 0x0;
pub const GC_PMU_RBIASLO_TUNEIR10REGLNAREF_OFFSET: u32 = 0x6c;
pub const GC_PMU_RBIASLO_TUNEIR10REGLNA_LSB: u32 = 0x1e;
pub const GC_PMU_RBIASLO_TUNEIR10REGLNA_MASK: u32 = 0xc0000000;
pub const GC_PMU_RBIASLO_TUNEIR10REGLNA_SIZE: u32 = 0x2;
pub const GC_PMU_RBIASLO_TUNEIR10REGLNA_DEFAULT: u32 = 0x0;
pub const GC_PMU_RBIASLO_TUNEIR10REGLNA_OFFSET: u32 = 0x6c;
pub const GC_PMU_RBIASHI_TUNEIR10REGLOREF_LSB: u32 = 0x0;
pub const GC_PMU_RBIASHI_TUNEIR10REGLOREF_MASK: u32 = 0x3;
pub const GC_PMU_RBIASHI_TUNEIR10REGLOREF_SIZE: u32 = 0x2;
pub const GC_PMU_RBIASHI_TUNEIR10REGLOREF_DEFAULT: u32 = 0x0;
pub const GC_PMU_RBIASHI_TUNEIR10REGLOREF_OFFSET: u32 = 0x70;
pub const GC_PMU_RBIASHI_TUNEIR10REGLO_LSB: u32 = 0x2;
pub const GC_PMU_RBIASHI_TUNEIR10REGLO_MASK: u32 = 0xc;
pub const GC_PMU_RBIASHI_TUNEIR10REGLO_SIZE: u32 = 0x2;
pub const GC_PMU_RBIASHI_TUNEIR10REGLO_DEFAULT: u32 = 0x0;
pub const GC_PMU_RBIASHI_TUNEIR10REGLO_OFFSET: u32 = 0x70;
pub const GC_PMU_RBIASHI_TUNEIR10REGAREF_LSB: u32 = 0x4;
pub const GC_PMU_RBIASHI_TUNEIR10REGAREF_MASK: u32 = 0x30;
pub const GC_PMU_RBIASHI_TUNEIR10REGAREF_SIZE: u32 = 0x2;
pub const GC_PMU_RBIASHI_TUNEIR10REGAREF_DEFAULT: u32 = 0x0;
pub const GC_PMU_RBIASHI_TUNEIR10REGAREF_OFFSET: u32 = 0x70;
pub const GC_PMU_RBIASHI_TUNEIR10REGA_LSB: u32 = 0x6;
pub const GC_PMU_RBIASHI_TUNEIR10REGA_MASK: u32 = 0xc0;
pub const GC_PMU_RBIASHI_TUNEIR10REGA_SIZE: u32 = 0x2;
pub const GC_PMU_RBIASHI_TUNEIR10REGA_DEFAULT: u32 = 0x0;
pub const GC_PMU_RBIASHI_TUNEIR10REGA_OFFSET: u32 = 0x70;
pub const GC_PMU_RBIASHI_TUNEIR10REG6_LSB: u32 = 0x8;
pub const GC_PMU_RBIASHI_TUNEIR10REG6_MASK: u32 = 0x300;
pub const GC_PMU_RBIASHI_TUNEIR10REG6_SIZE: u32 = 0x2;
pub const GC_PMU_RBIASHI_TUNEIR10REG6_DEFAULT: u32 = 0x0;
pub const GC_PMU_RBIASHI_TUNEIR10REG6_OFFSET: u32 = 0x70;
pub const GC_PMU_RBIASHI_TUNEIR10REG7_LSB: u32 = 0xa;
pub const GC_PMU_RBIASHI_TUNEIR10REG7_MASK: u32 = 0xc00;
pub const GC_PMU_RBIASHI_TUNEIR10REG7_SIZE: u32 = 0x2;
pub const GC_PMU_RBIASHI_TUNEIR10REG7_DEFAULT: u32 = 0x0;
pub const GC_PMU_RBIASHI_TUNEIR10REG7_OFFSET: u32 = 0x70;
pub const GC_PMU_RBIASHI_TUNEIR10REG8_LSB: u32 = 0xc;
pub const GC_PMU_RBIASHI_TUNEIR10REG8_MASK: u32 = 0x3000;
pub const GC_PMU_RBIASHI_TUNEIR10REG8_SIZE: u32 = 0x2;
pub const GC_PMU_RBIASHI_TUNEIR10REG8_DEFAULT: u32 = 0x0;
pub const GC_PMU_RBIASHI_TUNEIR10REG8_OFFSET: u32 = 0x70;
pub const GC_PMU_RBIASHI_TUNEIR10REG9_LSB: u32 = 0xe;
pub const GC_PMU_RBIASHI_TUNEIR10REG9_MASK: u32 = 0xc000;
pub const GC_PMU_RBIASHI_TUNEIR10REG9_SIZE: u32 = 0x2;
pub const GC_PMU_RBIASHI_TUNEIR10REG9_DEFAULT: u32 = 0x0;
pub const GC_PMU_RBIASHI_TUNEIR10REG9_OFFSET: u32 = 0x70;
pub const GC_PMU_RBIASHI_TUNEIR10OPAMP_LSB: u32 = 0x10;
pub const GC_PMU_RBIASHI_TUNEIR10OPAMP_MASK: u32 = 0x30000;
pub const GC_PMU_RBIASHI_TUNEIR10OPAMP_SIZE: u32 = 0x2;
pub const GC_PMU_RBIASHI_TUNEIR10OPAMP_DEFAULT: u32 = 0x0;
pub const GC_PMU_RBIASHI_TUNEIR10OPAMP_OFFSET: u32 = 0x70;
pub const GC_PMU_SETHOLDVREF_REG_LSB: u32 = 0x0;
pub const GC_PMU_SETHOLDVREF_REG_MASK: u32 = 0x1;
pub const GC_PMU_SETHOLDVREF_REG_SIZE: u32 = 0x1;
pub const GC_PMU_SETHOLDVREF_REG_DEFAULT: u32 = 0x0;
pub const GC_PMU_SETHOLDVREF_REG_OFFSET: u32 = 0x74;
pub const GC_PMU_SETHOLDVREF_RET_LSB: u32 = 0x1;
pub const GC_PMU_SETHOLDVREF_RET_MASK: u32 = 0x2;
pub const GC_PMU_SETHOLDVREF_RET_SIZE: u32 = 0x1;
pub const GC_PMU_SETHOLDVREF_RET_DEFAULT: u32 = 0x0;
pub const GC_PMU_SETHOLDVREF_RET_OFFSET: u32 = 0x74;
pub const GC_PMU_SETHOLDVREF_BIASCTRL_LSB: u32 = 0x2;
pub const GC_PMU_SETHOLDVREF_BIASCTRL_MASK: u32 = 0x4;
pub const GC_PMU_SETHOLDVREF_BIASCTRL_SIZE: u32 = 0x1;
pub const GC_PMU_SETHOLDVREF_BIASCTRL_DEFAULT: u32 = 0x0;
pub const GC_PMU_SETHOLDVREF_BIASCTRL_OFFSET: u32 = 0x74;
pub const GC_PMU_SETHOLDVREF_BIASTUNER_LSB: u32 = 0x3;
pub const GC_PMU_SETHOLDVREF_BIASTUNER_MASK: u32 = 0x8;
pub const GC_PMU_SETHOLDVREF_BIASTUNER_SIZE: u32 = 0x1;
pub const GC_PMU_SETHOLDVREF_BIASTUNER_DEFAULT: u32 = 0x0;
pub const GC_PMU_SETHOLDVREF_BIASTUNER_OFFSET: u32 = 0x74;
pub const GC_PMU_SETHOLDVREF_LDOLNA_LSB: u32 = 0x4;
pub const GC_PMU_SETHOLDVREF_LDOLNA_MASK: u32 = 0x10;
pub const GC_PMU_SETHOLDVREF_LDOLNA_SIZE: u32 = 0x1;
pub const GC_PMU_SETHOLDVREF_LDOLNA_DEFAULT: u32 = 0x0;
pub const GC_PMU_SETHOLDVREF_LDOLNA_OFFSET: u32 = 0x74;
pub const GC_PMU_SETHOLDVREF_LDOLO_LSB: u32 = 0x5;
pub const GC_PMU_SETHOLDVREF_LDOLO_MASK: u32 = 0x20;
pub const GC_PMU_SETHOLDVREF_LDOLO_SIZE: u32 = 0x1;
pub const GC_PMU_SETHOLDVREF_LDOLO_DEFAULT: u32 = 0x0;
pub const GC_PMU_SETHOLDVREF_LDOLO_OFFSET: u32 = 0x74;
pub const GC_PMU_SETHOLDVREF_LDOCTRL_LSB: u32 = 0x6;
pub const GC_PMU_SETHOLDVREF_LDOCTRL_MASK: u32 = 0x40;
pub const GC_PMU_SETHOLDVREF_LDOCTRL_SIZE: u32 = 0x1;
pub const GC_PMU_SETHOLDVREF_LDOCTRL_DEFAULT: u32 = 0x0;
pub const GC_PMU_SETHOLDVREF_LDOCTRL_OFFSET: u32 = 0x74;
pub const GC_PMU_SETHOLDVREF_LDOXO_LSB: u32 = 0x7;
pub const GC_PMU_SETHOLDVREF_LDOXO_MASK: u32 = 0x80;
pub const GC_PMU_SETHOLDVREF_LDOXO_SIZE: u32 = 0x1;
pub const GC_PMU_SETHOLDVREF_LDOXO_DEFAULT: u32 = 0x0;
pub const GC_PMU_SETHOLDVREF_LDOXO_OFFSET: u32 = 0x74;
pub const GC_PMU_SETHOLDVREF_BATMON_LSB: u32 = 0x8;
pub const GC_PMU_SETHOLDVREF_BATMON_MASK: u32 = 0x100;
pub const GC_PMU_SETHOLDVREF_BATMON_SIZE: u32 = 0x1;
pub const GC_PMU_SETHOLDVREF_BATMON_DEFAULT: u32 = 0x0;
pub const GC_PMU_SETHOLDVREF_BATMON_OFFSET: u32 = 0x74;
pub const GC_PMU_SETHOLDVREF_CMP1_LSB: u32 = 0x9;
pub const GC_PMU_SETHOLDVREF_CMP1_MASK: u32 = 0x200;
pub const GC_PMU_SETHOLDVREF_CMP1_SIZE: u32 = 0x1;
pub const GC_PMU_SETHOLDVREF_CMP1_DEFAULT: u32 = 0x0;
pub const GC_PMU_SETHOLDVREF_CMP1_OFFSET: u32 = 0x74;
pub const GC_PMU_SETHOLDVREF_CMP2_LSB: u32 = 0xa;
pub const GC_PMU_SETHOLDVREF_CMP2_MASK: u32 = 0x400;
pub const GC_PMU_SETHOLDVREF_CMP2_SIZE: u32 = 0x1;
pub const GC_PMU_SETHOLDVREF_CMP2_DEFAULT: u32 = 0x0;
pub const GC_PMU_SETHOLDVREF_CMP2_OFFSET: u32 = 0x74;
pub const GC_PMU_SETHOLDVREF_VHYSTCMP1_LSB: u32 = 0xb;
pub const GC_PMU_SETHOLDVREF_VHYSTCMP1_MASK: u32 = 0x800;
pub const GC_PMU_SETHOLDVREF_VHYSTCMP1_SIZE: u32 = 0x1;
pub const GC_PMU_SETHOLDVREF_VHYSTCMP1_DEFAULT: u32 = 0x0;
pub const GC_PMU_SETHOLDVREF_VHYSTCMP1_OFFSET: u32 = 0x74;
pub const GC_PMU_SETHOLDVREF_VHYSTCMP2_LSB: u32 = 0xc;
pub const GC_PMU_SETHOLDVREF_VHYSTCMP2_MASK: u32 = 0x1000;
pub const GC_PMU_SETHOLDVREF_VHYSTCMP2_SIZE: u32 = 0x1;
pub const GC_PMU_SETHOLDVREF_VHYSTCMP2_DEFAULT: u32 = 0x0;
pub const GC_PMU_SETHOLDVREF_VHYSTCMP2_OFFSET: u32 = 0x74;
pub const GC_PMU_CLRHOLDVREF_REG_LSB: u32 = 0x0;
pub const GC_PMU_CLRHOLDVREF_REG_MASK: u32 = 0x1;
pub const GC_PMU_CLRHOLDVREF_REG_SIZE: u32 = 0x1;
pub const GC_PMU_CLRHOLDVREF_REG_DEFAULT: u32 = 0x0;
pub const GC_PMU_CLRHOLDVREF_REG_OFFSET: u32 = 0x78;
pub const GC_PMU_CLRHOLDVREF_RET_LSB: u32 = 0x1;
pub const GC_PMU_CLRHOLDVREF_RET_MASK: u32 = 0x2;
pub const GC_PMU_CLRHOLDVREF_RET_SIZE: u32 = 0x1;
pub const GC_PMU_CLRHOLDVREF_RET_DEFAULT: u32 = 0x0;
pub const GC_PMU_CLRHOLDVREF_RET_OFFSET: u32 = 0x78;
pub const GC_PMU_CLRHOLDVREF_BIASCTRL_LSB: u32 = 0x2;
pub const GC_PMU_CLRHOLDVREF_BIASCTRL_MASK: u32 = 0x4;
pub const GC_PMU_CLRHOLDVREF_BIASCTRL_SIZE: u32 = 0x1;
pub const GC_PMU_CLRHOLDVREF_BIASCTRL_DEFAULT: u32 = 0x0;
pub const GC_PMU_CLRHOLDVREF_BIASCTRL_OFFSET: u32 = 0x78;
pub const GC_PMU_CLRHOLDVREF_BIASTUNER_LSB: u32 = 0x3;
pub const GC_PMU_CLRHOLDVREF_BIASTUNER_MASK: u32 = 0x8;
pub const GC_PMU_CLRHOLDVREF_BIASTUNER_SIZE: u32 = 0x1;
pub const GC_PMU_CLRHOLDVREF_BIASTUNER_DEFAULT: u32 = 0x0;
pub const GC_PMU_CLRHOLDVREF_BIASTUNER_OFFSET: u32 = 0x78;
pub const GC_PMU_CLRHOLDVREF_LDOLNA_LSB: u32 = 0x4;
pub const GC_PMU_CLRHOLDVREF_LDOLNA_MASK: u32 = 0x10;
pub const GC_PMU_CLRHOLDVREF_LDOLNA_SIZE: u32 = 0x1;
pub const GC_PMU_CLRHOLDVREF_LDOLNA_DEFAULT: u32 = 0x0;
pub const GC_PMU_CLRHOLDVREF_LDOLNA_OFFSET: u32 = 0x78;
pub const GC_PMU_CLRHOLDVREF_LDOLO_LSB: u32 = 0x5;
pub const GC_PMU_CLRHOLDVREF_LDOLO_MASK: u32 = 0x20;
pub const GC_PMU_CLRHOLDVREF_LDOLO_SIZE: u32 = 0x1;
pub const GC_PMU_CLRHOLDVREF_LDOLO_DEFAULT: u32 = 0x0;
pub const GC_PMU_CLRHOLDVREF_LDOLO_OFFSET: u32 = 0x78;
pub const GC_PMU_CLRHOLDVREF_LDOCTRL_LSB: u32 = 0x6;
pub const GC_PMU_CLRHOLDVREF_LDOCTRL_MASK: u32 = 0x40;
pub const GC_PMU_CLRHOLDVREF_LDOCTRL_SIZE: u32 = 0x1;
pub const GC_PMU_CLRHOLDVREF_LDOCTRL_DEFAULT: u32 = 0x0;
pub const GC_PMU_CLRHOLDVREF_LDOCTRL_OFFSET: u32 = 0x78;
pub const GC_PMU_CLRHOLDVREF_LDOXO_LSB: u32 = 0x7;
pub const GC_PMU_CLRHOLDVREF_LDOXO_MASK: u32 = 0x80;
pub const GC_PMU_CLRHOLDVREF_LDOXO_SIZE: u32 = 0x1;
pub const GC_PMU_CLRHOLDVREF_LDOXO_DEFAULT: u32 = 0x0;
pub const GC_PMU_CLRHOLDVREF_LDOXO_OFFSET: u32 = 0x78;
pub const GC_PMU_CLRHOLDVREF_BATMON_LSB: u32 = 0x8;
pub const GC_PMU_CLRHOLDVREF_BATMON_MASK: u32 = 0x100;
pub const GC_PMU_CLRHOLDVREF_BATMON_SIZE: u32 = 0x1;
pub const GC_PMU_CLRHOLDVREF_BATMON_DEFAULT: u32 = 0x0;
pub const GC_PMU_CLRHOLDVREF_BATMON_OFFSET: u32 = 0x78;
pub const GC_PMU_CLRHOLDVREF_CMP1_LSB: u32 = 0x9;
pub const GC_PMU_CLRHOLDVREF_CMP1_MASK: u32 = 0x200;
pub const GC_PMU_CLRHOLDVREF_CMP1_SIZE: u32 = 0x1;
pub const GC_PMU_CLRHOLDVREF_CMP1_DEFAULT: u32 = 0x0;
pub const GC_PMU_CLRHOLDVREF_CMP1_OFFSET: u32 = 0x78;
pub const GC_PMU_CLRHOLDVREF_CMP2_LSB: u32 = 0xa;
pub const GC_PMU_CLRHOLDVREF_CMP2_MASK: u32 = 0x400;
pub const GC_PMU_CLRHOLDVREF_CMP2_SIZE: u32 = 0x1;
pub const GC_PMU_CLRHOLDVREF_CMP2_DEFAULT: u32 = 0x0;
pub const GC_PMU_CLRHOLDVREF_CMP2_OFFSET: u32 = 0x78;
pub const GC_PMU_CLRHOLDVREF_VHYSTCMP1_LSB: u32 = 0xb;
pub const GC_PMU_CLRHOLDVREF_VHYSTCMP1_MASK: u32 = 0x800;
pub const GC_PMU_CLRHOLDVREF_VHYSTCMP1_SIZE: u32 = 0x1;
pub const GC_PMU_CLRHOLDVREF_VHYSTCMP1_DEFAULT: u32 = 0x0;
pub const GC_PMU_CLRHOLDVREF_VHYSTCMP1_OFFSET: u32 = 0x78;
pub const GC_PMU_CLRHOLDVREF_VHYSTCMP2_LSB: u32 = 0xc;
pub const GC_PMU_CLRHOLDVREF_VHYSTCMP2_MASK: u32 = 0x1000;
pub const GC_PMU_CLRHOLDVREF_VHYSTCMP2_SIZE: u32 = 0x1;
pub const GC_PMU_CLRHOLDVREF_VHYSTCMP2_DEFAULT: u32 = 0x0;
pub const GC_PMU_CLRHOLDVREF_VHYSTCMP2_OFFSET: u32 = 0x78;
pub const GC_PMU_B_REG_DIG_CTRL_RBANK_SEL_LSB: u32 = 0x0;
pub const GC_PMU_B_REG_DIG_CTRL_RBANK_SEL_MASK: u32 = 0x3;
pub const GC_PMU_B_REG_DIG_CTRL_RBANK_SEL_SIZE: u32 = 0x2;
pub const GC_PMU_B_REG_DIG_CTRL_RBANK_SEL_DEFAULT: u32 = 0x0;
pub const GC_PMU_B_REG_DIG_CTRL_RBANK_SEL_OFFSET: u32 = 0x80;
pub const GC_PMU_B_REG_DIG_CTRL_SPARE_LSB: u32 = 0x2;
pub const GC_PMU_B_REG_DIG_CTRL_SPARE_MASK: u32 = 0x3c;
pub const GC_PMU_B_REG_DIG_CTRL_SPARE_SIZE: u32 = 0x4;
pub const GC_PMU_B_REG_DIG_CTRL_SPARE_DEFAULT: u32 = 0x0;
pub const GC_PMU_B_REG_DIG_CTRL_SPARE_OFFSET: u32 = 0x80;
pub const GC_PMU_B_REG_DIG_LATCH_CTRL_WR_EN_LSB: u32 = 0x0;
pub const GC_PMU_B_REG_DIG_LATCH_CTRL_WR_EN_MASK: u32 = 0x1;
pub const GC_PMU_B_REG_DIG_LATCH_CTRL_WR_EN_SIZE: u32 = 0x1;
pub const GC_PMU_B_REG_DIG_LATCH_CTRL_WR_EN_DEFAULT: u32 = 0x0;
pub const GC_PMU_B_REG_DIG_LATCH_CTRL_WR_EN_OFFSET: u32 = 0x84;
pub const GC_PMU_EXITPD_MASK_PD_EXIT_LSB: u32 = 0x0;
pub const GC_PMU_EXITPD_MASK_PD_EXIT_MASK: u32 = 0x1;
pub const GC_PMU_EXITPD_MASK_PD_EXIT_SIZE: u32 = 0x1;
pub const GC_PMU_EXITPD_MASK_PD_EXIT_DEFAULT: u32 = 0x1;
pub const GC_PMU_EXITPD_MASK_PD_EXIT_OFFSET: u32 = 0x90;
pub const GC_PMU_EXITPD_MASK_TIMELS0_PD_EXIT_TIMER0_LSB: u32 = 0x1;
pub const GC_PMU_EXITPD_MASK_TIMELS0_PD_EXIT_TIMER0_MASK: u32 = 0x2;
pub const GC_PMU_EXITPD_MASK_TIMELS0_PD_EXIT_TIMER0_SIZE: u32 = 0x1;
pub const GC_PMU_EXITPD_MASK_TIMELS0_PD_EXIT_TIMER0_DEFAULT: u32 = 0x1;
pub const GC_PMU_EXITPD_MASK_TIMELS0_PD_EXIT_TIMER0_OFFSET: u32 = 0x90;
pub const GC_PMU_EXITPD_MASK_TIMELS0_PD_EXIT_TIMER1_LSB: u32 = 0x2;
pub const GC_PMU_EXITPD_MASK_TIMELS0_PD_EXIT_TIMER1_MASK: u32 = 0x4;
pub const GC_PMU_EXITPD_MASK_TIMELS0_PD_EXIT_TIMER1_SIZE: u32 = 0x1;
pub const GC_PMU_EXITPD_MASK_TIMELS0_PD_EXIT_TIMER1_DEFAULT: u32 = 0x1;
pub const GC_PMU_EXITPD_MASK_TIMELS0_PD_EXIT_TIMER1_OFFSET: u32 = 0x90;
pub const GC_PMU_EXITPD_SRC_PD_EXIT_LSB: u32 = 0x0;
pub const GC_PMU_EXITPD_SRC_PD_EXIT_MASK: u32 = 0x1;
pub const GC_PMU_EXITPD_SRC_PD_EXIT_SIZE: u32 = 0x1;
pub const GC_PMU_EXITPD_SRC_PD_EXIT_DEFAULT: u32 = 0x0;
pub const GC_PMU_EXITPD_SRC_PD_EXIT_OFFSET: u32 = 0x94;
pub const GC_PMU_EXITPD_SRC_TIMELS0_PD_EXIT_TIMER0_LSB: u32 = 0x1;
pub const GC_PMU_EXITPD_SRC_TIMELS0_PD_EXIT_TIMER0_MASK: u32 = 0x2;
pub const GC_PMU_EXITPD_SRC_TIMELS0_PD_EXIT_TIMER0_SIZE: u32 = 0x1;
pub const GC_PMU_EXITPD_SRC_TIMELS0_PD_EXIT_TIMER0_DEFAULT: u32 = 0x0;
pub const GC_PMU_EXITPD_SRC_TIMELS0_PD_EXIT_TIMER0_OFFSET: u32 = 0x94;
pub const GC_PMU_EXITPD_SRC_TIMELS0_PD_EXIT_TIMER1_LSB: u32 = 0x2;
pub const GC_PMU_EXITPD_SRC_TIMELS0_PD_EXIT_TIMER1_MASK: u32 = 0x4;
pub const GC_PMU_EXITPD_SRC_TIMELS0_PD_EXIT_TIMER1_SIZE: u32 = 0x1;
pub const GC_PMU_EXITPD_SRC_TIMELS0_PD_EXIT_TIMER1_DEFAULT: u32 = 0x0;
pub const GC_PMU_EXITPD_SRC_TIMELS0_PD_EXIT_TIMER1_OFFSET: u32 = 0x94;
pub const GC_PMU_EXITPD_MON_PD_EXIT_LSB: u32 = 0x0;
pub const GC_PMU_EXITPD_MON_PD_EXIT_MASK: u32 = 0x1;
pub const GC_PMU_EXITPD_MON_PD_EXIT_SIZE: u32 = 0x1;
pub const GC_PMU_EXITPD_MON_PD_EXIT_DEFAULT: u32 = 0x0;
pub const GC_PMU_EXITPD_MON_PD_EXIT_OFFSET: u32 = 0x98;
pub const GC_PMU_EXITPD_MON_TIMELS0_PD_EXIT_TIMER0_LSB: u32 = 0x1;
pub const GC_PMU_EXITPD_MON_TIMELS0_PD_EXIT_TIMER0_MASK: u32 = 0x2;
pub const GC_PMU_EXITPD_MON_TIMELS0_PD_EXIT_TIMER0_SIZE: u32 = 0x1;
pub const GC_PMU_EXITPD_MON_TIMELS0_PD_EXIT_TIMER0_DEFAULT: u32 = 0x0;
pub const GC_PMU_EXITPD_MON_TIMELS0_PD_EXIT_TIMER0_OFFSET: u32 = 0x98;
pub const GC_PMU_EXITPD_MON_TIMELS0_PD_EXIT_TIMER1_LSB: u32 = 0x2;
pub const GC_PMU_EXITPD_MON_TIMELS0_PD_EXIT_TIMER1_MASK: u32 = 0x4;
pub const GC_PMU_EXITPD_MON_TIMELS0_PD_EXIT_TIMER1_SIZE: u32 = 0x1;
pub const GC_PMU_EXITPD_MON_TIMELS0_PD_EXIT_TIMER1_DEFAULT: u32 = 0x0;
pub const GC_PMU_EXITPD_MON_TIMELS0_PD_EXIT_TIMER1_OFFSET: u32 = 0x98;
pub const GC_PMU_OSC_CTRL_XTL_READYB_LSB: u32 = 0x0;
pub const GC_PMU_OSC_CTRL_XTL_READYB_MASK: u32 = 0x1;
pub const GC_PMU_OSC_CTRL_XTL_READYB_SIZE: u32 = 0x1;
pub const GC_PMU_OSC_CTRL_XTL_READYB_DEFAULT: u32 = 0x1;
pub const GC_PMU_OSC_CTRL_XTL_READYB_OFFSET: u32 = 0xac;
pub const GC_PMU_OSC_CTRL_RC_TRIM_READYB_LSB: u32 = 0x1;
pub const GC_PMU_OSC_CTRL_RC_TRIM_READYB_MASK: u32 = 0x2;
pub const GC_PMU_OSC_CTRL_RC_TRIM_READYB_SIZE: u32 = 0x1;
pub const GC_PMU_OSC_CTRL_RC_TRIM_READYB_DEFAULT: u32 = 0x1;
pub const GC_PMU_OSC_CTRL_RC_TRIM_READYB_OFFSET: u32 = 0xac;
pub const GC_PMU_MEMCLKSET_MEM_BANK_CLK0_LSB: u32 = 0x0;
pub const GC_PMU_MEMCLKSET_MEM_BANK_CLK0_MASK: u32 = 0x1;
pub const GC_PMU_MEMCLKSET_MEM_BANK_CLK0_SIZE: u32 = 0x1;
pub const GC_PMU_MEMCLKSET_MEM_BANK_CLK0_DEFAULT: u32 = 0x1;
pub const GC_PMU_MEMCLKSET_MEM_BANK_CLK0_OFFSET: u32 = 0xb0;
pub const GC_PMU_MEMCLKSET_MEM_BANK_CLK1_LSB: u32 = 0x1;
pub const GC_PMU_MEMCLKSET_MEM_BANK_CLK1_MASK: u32 = 0x2;
pub const GC_PMU_MEMCLKSET_MEM_BANK_CLK1_SIZE: u32 = 0x1;
pub const GC_PMU_MEMCLKSET_MEM_BANK_CLK1_DEFAULT: u32 = 0x1;
pub const GC_PMU_MEMCLKSET_MEM_BANK_CLK1_OFFSET: u32 = 0xb0;
pub const GC_PMU_MEMCLKSET_MEM_BANK_CLK2_LSB: u32 = 0x2;
pub const GC_PMU_MEMCLKSET_MEM_BANK_CLK2_MASK: u32 = 0x4;
pub const GC_PMU_MEMCLKSET_MEM_BANK_CLK2_SIZE: u32 = 0x1;
pub const GC_PMU_MEMCLKSET_MEM_BANK_CLK2_DEFAULT: u32 = 0x1;
pub const GC_PMU_MEMCLKSET_MEM_BANK_CLK2_OFFSET: u32 = 0xb0;
pub const GC_PMU_MEMCLKSET_MEM_BANK_CLK3_LSB: u32 = 0x3;
pub const GC_PMU_MEMCLKSET_MEM_BANK_CLK3_MASK: u32 = 0x8;
pub const GC_PMU_MEMCLKSET_MEM_BANK_CLK3_SIZE: u32 = 0x1;
pub const GC_PMU_MEMCLKSET_MEM_BANK_CLK3_DEFAULT: u32 = 0x1;
pub const GC_PMU_MEMCLKSET_MEM_BANK_CLK3_OFFSET: u32 = 0xb0;
pub const GC_PMU_MEMCLKSET_MEM_BANK_CLK4_LSB: u32 = 0x4;
pub const GC_PMU_MEMCLKSET_MEM_BANK_CLK4_MASK: u32 = 0x10;
pub const GC_PMU_MEMCLKSET_MEM_BANK_CLK4_SIZE: u32 = 0x1;
pub const GC_PMU_MEMCLKSET_MEM_BANK_CLK4_DEFAULT: u32 = 0x1;
pub const GC_PMU_MEMCLKSET_MEM_BANK_CLK4_OFFSET: u32 = 0xb0;
pub const GC_PMU_MEMCLKSET_MEM_BANK_CLK5_LSB: u32 = 0x5;
pub const GC_PMU_MEMCLKSET_MEM_BANK_CLK5_MASK: u32 = 0x20;
pub const GC_PMU_MEMCLKSET_MEM_BANK_CLK5_SIZE: u32 = 0x1;
pub const GC_PMU_MEMCLKSET_MEM_BANK_CLK5_DEFAULT: u32 = 0x1;
pub const GC_PMU_MEMCLKSET_MEM_BANK_CLK5_OFFSET: u32 = 0xb0;
pub const GC_PMU_MEMCLKSET_MEM_BANK_CLK6_LSB: u32 = 0x6;
pub const GC_PMU_MEMCLKSET_MEM_BANK_CLK6_MASK: u32 = 0x40;
pub const GC_PMU_MEMCLKSET_MEM_BANK_CLK6_SIZE: u32 = 0x1;
pub const GC_PMU_MEMCLKSET_MEM_BANK_CLK6_DEFAULT: u32 = 0x1;
pub const GC_PMU_MEMCLKSET_MEM_BANK_CLK6_OFFSET: u32 = 0xb0;
pub const GC_PMU_MEMCLKCLR_MEM_BANK_CLK0_LSB: u32 = 0x0;
pub const GC_PMU_MEMCLKCLR_MEM_BANK_CLK0_MASK: u32 = 0x1;
pub const GC_PMU_MEMCLKCLR_MEM_BANK_CLK0_SIZE: u32 = 0x1;
pub const GC_PMU_MEMCLKCLR_MEM_BANK_CLK0_DEFAULT: u32 = 0x1;
pub const GC_PMU_MEMCLKCLR_MEM_BANK_CLK0_OFFSET: u32 = 0xb4;
pub const GC_PMU_MEMCLKCLR_MEM_BANK_CLK1_LSB: u32 = 0x1;
pub const GC_PMU_MEMCLKCLR_MEM_BANK_CLK1_MASK: u32 = 0x2;
pub const GC_PMU_MEMCLKCLR_MEM_BANK_CLK1_SIZE: u32 = 0x1;
pub const GC_PMU_MEMCLKCLR_MEM_BANK_CLK1_DEFAULT: u32 = 0x1;
pub const GC_PMU_MEMCLKCLR_MEM_BANK_CLK1_OFFSET: u32 = 0xb4;
pub const GC_PMU_MEMCLKCLR_MEM_BANK_CLK2_LSB: u32 = 0x2;
pub const GC_PMU_MEMCLKCLR_MEM_BANK_CLK2_MASK: u32 = 0x4;
pub const GC_PMU_MEMCLKCLR_MEM_BANK_CLK2_SIZE: u32 = 0x1;
pub const GC_PMU_MEMCLKCLR_MEM_BANK_CLK2_DEFAULT: u32 = 0x1;
pub const GC_PMU_MEMCLKCLR_MEM_BANK_CLK2_OFFSET: u32 = 0xb4;
pub const GC_PMU_MEMCLKCLR_MEM_BANK_CLK3_LSB: u32 = 0x3;
pub const GC_PMU_MEMCLKCLR_MEM_BANK_CLK3_MASK: u32 = 0x8;
pub const GC_PMU_MEMCLKCLR_MEM_BANK_CLK3_SIZE: u32 = 0x1;
pub const GC_PMU_MEMCLKCLR_MEM_BANK_CLK3_DEFAULT: u32 = 0x1;
pub const GC_PMU_MEMCLKCLR_MEM_BANK_CLK3_OFFSET: u32 = 0xb4;
pub const GC_PMU_MEMCLKCLR_MEM_BANK_CLK4_LSB: u32 = 0x4;
pub const GC_PMU_MEMCLKCLR_MEM_BANK_CLK4_MASK: u32 = 0x10;
pub const GC_PMU_MEMCLKCLR_MEM_BANK_CLK4_SIZE: u32 = 0x1;
pub const GC_PMU_MEMCLKCLR_MEM_BANK_CLK4_DEFAULT: u32 = 0x1;
pub const GC_PMU_MEMCLKCLR_MEM_BANK_CLK4_OFFSET: u32 = 0xb4;
pub const GC_PMU_MEMCLKCLR_MEM_BANK_CLK5_LSB: u32 = 0x5;
pub const GC_PMU_MEMCLKCLR_MEM_BANK_CLK5_MASK: u32 = 0x20;
pub const GC_PMU_MEMCLKCLR_MEM_BANK_CLK5_SIZE: u32 = 0x1;
pub const GC_PMU_MEMCLKCLR_MEM_BANK_CLK5_DEFAULT: u32 = 0x1;
pub const GC_PMU_MEMCLKCLR_MEM_BANK_CLK5_OFFSET: u32 = 0xb4;
pub const GC_PMU_MEMCLKCLR_MEM_BANK_CLK6_LSB: u32 = 0x6;
pub const GC_PMU_MEMCLKCLR_MEM_BANK_CLK6_MASK: u32 = 0x40;
pub const GC_PMU_MEMCLKCLR_MEM_BANK_CLK6_SIZE: u32 = 0x1;
pub const GC_PMU_MEMCLKCLR_MEM_BANK_CLK6_DEFAULT: u32 = 0x1;
pub const GC_PMU_MEMCLKCLR_MEM_BANK_CLK6_OFFSET: u32 = 0xb4;
pub const GC_PMU_PERICLKSET0_DAES0_LSB: u32 = 0x0;
pub const GC_PMU_PERICLKSET0_DAES0_MASK: u32 = 0x1;
pub const GC_PMU_PERICLKSET0_DAES0_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKSET0_DAES0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKSET0_DAES0_OFFSET: u32 = 0xb8;
pub const GC_PMU_PERICLKSET0_DAES1_LSB: u32 = 0x1;
pub const GC_PMU_PERICLKSET0_DAES1_MASK: u32 = 0x2;
pub const GC_PMU_PERICLKSET0_DAES1_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKSET0_DAES1_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKSET0_DAES1_OFFSET: u32 = 0xb8;
pub const GC_PMU_PERICLKSET0_DCAMO0_LSB: u32 = 0x2;
pub const GC_PMU_PERICLKSET0_DCAMO0_MASK: u32 = 0x4;
pub const GC_PMU_PERICLKSET0_DCAMO0_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKSET0_DCAMO0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKSET0_DCAMO0_OFFSET: u32 = 0xb8;
pub const GC_PMU_PERICLKSET0_DFLASH0_LSB: u32 = 0x3;
pub const GC_PMU_PERICLKSET0_DFLASH0_MASK: u32 = 0x8;
pub const GC_PMU_PERICLKSET0_DFLASH0_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKSET0_DFLASH0_DEFAULT: u32 = 0x1;
pub const GC_PMU_PERICLKSET0_DFLASH0_OFFSET: u32 = 0xb8;
pub const GC_PMU_PERICLKSET0_DGLOBALSEC0_LSB: u32 = 0x4;
pub const GC_PMU_PERICLKSET0_DGLOBALSEC0_MASK: u32 = 0x10;
pub const GC_PMU_PERICLKSET0_DGLOBALSEC0_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKSET0_DGLOBALSEC0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKSET0_DGLOBALSEC0_OFFSET: u32 = 0xb8;
pub const GC_PMU_PERICLKSET0_DGPIO0_LSB: u32 = 0x5;
pub const GC_PMU_PERICLKSET0_DGPIO0_MASK: u32 = 0x20;
pub const GC_PMU_PERICLKSET0_DGPIO0_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKSET0_DGPIO0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKSET0_DGPIO0_OFFSET: u32 = 0xb8;
pub const GC_PMU_PERICLKSET0_DGPIO1_LSB: u32 = 0x6;
pub const GC_PMU_PERICLKSET0_DGPIO1_MASK: u32 = 0x40;
pub const GC_PMU_PERICLKSET0_DGPIO1_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKSET0_DGPIO1_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKSET0_DGPIO1_OFFSET: u32 = 0xb8;
pub const GC_PMU_PERICLKSET0_DI2C0_LSB: u32 = 0x7;
pub const GC_PMU_PERICLKSET0_DI2C0_MASK: u32 = 0x80;
pub const GC_PMU_PERICLKSET0_DI2C0_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKSET0_DI2C0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKSET0_DI2C0_OFFSET: u32 = 0xb8;
pub const GC_PMU_PERICLKSET0_DI2C1_LSB: u32 = 0x8;
pub const GC_PMU_PERICLKSET0_DI2C1_MASK: u32 = 0x100;
pub const GC_PMU_PERICLKSET0_DI2C1_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKSET0_DI2C1_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKSET0_DI2C1_OFFSET: u32 = 0xb8;
pub const GC_PMU_PERICLKSET0_DI2CS0_LSB: u32 = 0x9;
pub const GC_PMU_PERICLKSET0_DI2CS0_MASK: u32 = 0x200;
pub const GC_PMU_PERICLKSET0_DI2CS0_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKSET0_DI2CS0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKSET0_DI2CS0_OFFSET: u32 = 0xb8;
pub const GC_PMU_PERICLKSET0_DMAU_LSB: u32 = 0xa;
pub const GC_PMU_PERICLKSET0_DMAU_MASK: u32 = 0x400;
pub const GC_PMU_PERICLKSET0_DMAU_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKSET0_DMAU_DEFAULT: u32 = 0x1;
pub const GC_PMU_PERICLKSET0_DMAU_OFFSET: u32 = 0xb8;
pub const GC_PMU_PERICLKSET0_DPAU_LSB: u32 = 0xb;
pub const GC_PMU_PERICLKSET0_DPAU_MASK: u32 = 0x800;
pub const GC_PMU_PERICLKSET0_DPAU_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKSET0_DPAU_DEFAULT: u32 = 0x1;
pub const GC_PMU_PERICLKSET0_DPAU_OFFSET: u32 = 0xb8;
pub const GC_PMU_PERICLKSET0_DPINMUX_LSB: u32 = 0xc;
pub const GC_PMU_PERICLKSET0_DPINMUX_MASK: u32 = 0x1000;
pub const GC_PMU_PERICLKSET0_DPINMUX_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKSET0_DPINMUX_DEFAULT: u32 = 0x1;
pub const GC_PMU_PERICLKSET0_DPINMUX_OFFSET: u32 = 0xb8;
pub const GC_PMU_PERICLKSET0_DPMU_LSB: u32 = 0xd;
pub const GC_PMU_PERICLKSET0_DPMU_MASK: u32 = 0x2000;
pub const GC_PMU_PERICLKSET0_DPMU_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKSET0_DPMU_DEFAULT: u32 = 0x1;
pub const GC_PMU_PERICLKSET0_DPMU_OFFSET: u32 = 0xb8;
pub const GC_PMU_PERICLKSET0_DRBOX0_LSB: u32 = 0xe;
pub const GC_PMU_PERICLKSET0_DRBOX0_MASK: u32 = 0x4000;
pub const GC_PMU_PERICLKSET0_DRBOX0_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKSET0_DRBOX0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKSET0_DRBOX0_OFFSET: u32 = 0xb8;
pub const GC_PMU_PERICLKSET0_DRTC0_LSB: u32 = 0xf;
pub const GC_PMU_PERICLKSET0_DRTC0_MASK: u32 = 0x8000;
pub const GC_PMU_PERICLKSET0_DRTC0_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKSET0_DRTC0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKSET0_DRTC0_OFFSET: u32 = 0xb8;
pub const GC_PMU_PERICLKSET0_DSHA0_LSB: u32 = 0x10;
pub const GC_PMU_PERICLKSET0_DSHA0_MASK: u32 = 0x10000;
pub const GC_PMU_PERICLKSET0_DSHA0_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKSET0_DSHA0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKSET0_DSHA0_OFFSET: u32 = 0xb8;
pub const GC_PMU_PERICLKSET0_DSPI0_LSB: u32 = 0x11;
pub const GC_PMU_PERICLKSET0_DSPI0_MASK: u32 = 0x20000;
pub const GC_PMU_PERICLKSET0_DSPI0_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKSET0_DSPI0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKSET0_DSPI0_OFFSET: u32 = 0xb8;
pub const GC_PMU_PERICLKSET0_DSPS0_LSB: u32 = 0x12;
pub const GC_PMU_PERICLKSET0_DSPS0_MASK: u32 = 0x40000;
pub const GC_PMU_PERICLKSET0_DSPS0_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKSET0_DSPS0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKSET0_DSPS0_OFFSET: u32 = 0xb8;
pub const GC_PMU_PERICLKSET0_DSWDP0_LSB: u32 = 0x13;
pub const GC_PMU_PERICLKSET0_DSWDP0_MASK: u32 = 0x80000;
pub const GC_PMU_PERICLKSET0_DSWDP0_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKSET0_DSWDP0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKSET0_DSWDP0_OFFSET: u32 = 0xb8;
pub const GC_PMU_PERICLKSET0_DTEMP0_LSB: u32 = 0x14;
pub const GC_PMU_PERICLKSET0_DTEMP0_MASK: u32 = 0x100000;
pub const GC_PMU_PERICLKSET0_DTEMP0_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKSET0_DTEMP0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKSET0_DTEMP0_OFFSET: u32 = 0xb8;
pub const GC_PMU_PERICLKSET0_DTIMEHS0_LSB: u32 = 0x15;
pub const GC_PMU_PERICLKSET0_DTIMEHS0_MASK: u32 = 0x200000;
pub const GC_PMU_PERICLKSET0_DTIMEHS0_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKSET0_DTIMEHS0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKSET0_DTIMEHS0_OFFSET: u32 = 0xb8;
pub const GC_PMU_PERICLKSET0_DTIMEHS1_LSB: u32 = 0x16;
pub const GC_PMU_PERICLKSET0_DTIMEHS1_MASK: u32 = 0x400000;
pub const GC_PMU_PERICLKSET0_DTIMEHS1_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKSET0_DTIMEHS1_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKSET0_DTIMEHS1_OFFSET: u32 = 0xb8;
pub const GC_PMU_PERICLKSET0_DTIMELS0_LSB: u32 = 0x17;
pub const GC_PMU_PERICLKSET0_DTIMELS0_MASK: u32 = 0x800000;
pub const GC_PMU_PERICLKSET0_DTIMELS0_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKSET0_DTIMELS0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKSET0_DTIMELS0_OFFSET: u32 = 0xb8;
pub const GC_PMU_PERICLKSET0_DTRNG0_LSB: u32 = 0x18;
pub const GC_PMU_PERICLKSET0_DTRNG0_MASK: u32 = 0x1000000;
pub const GC_PMU_PERICLKSET0_DTRNG0_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKSET0_DTRNG0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKSET0_DTRNG0_OFFSET: u32 = 0xb8;
pub const GC_PMU_PERICLKSET0_DUART0_LSB: u32 = 0x19;
pub const GC_PMU_PERICLKSET0_DUART0_MASK: u32 = 0x2000000;
pub const GC_PMU_PERICLKSET0_DUART0_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKSET0_DUART0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKSET0_DUART0_OFFSET: u32 = 0xb8;
pub const GC_PMU_PERICLKSET0_DUART1_LSB: u32 = 0x1a;
pub const GC_PMU_PERICLKSET0_DUART1_MASK: u32 = 0x4000000;
pub const GC_PMU_PERICLKSET0_DUART1_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKSET0_DUART1_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKSET0_DUART1_OFFSET: u32 = 0xb8;
pub const GC_PMU_PERICLKSET0_DUART2_LSB: u32 = 0x1b;
pub const GC_PMU_PERICLKSET0_DUART2_MASK: u32 = 0x8000000;
pub const GC_PMU_PERICLKSET0_DUART2_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKSET0_DUART2_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKSET0_DUART2_OFFSET: u32 = 0xb8;
pub const GC_PMU_PERICLKSET0_DUSB0_LSB: u32 = 0x1c;
pub const GC_PMU_PERICLKSET0_DUSB0_MASK: u32 = 0x10000000;
pub const GC_PMU_PERICLKSET0_DUSB0_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKSET0_DUSB0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKSET0_DUSB0_OFFSET: u32 = 0xb8;
pub const GC_PMU_PERICLKSET0_DUSB0_USB_PHY_LSB: u32 = 0x1d;
pub const GC_PMU_PERICLKSET0_DUSB0_USB_PHY_MASK: u32 = 0x20000000;
pub const GC_PMU_PERICLKSET0_DUSB0_USB_PHY_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKSET0_DUSB0_USB_PHY_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKSET0_DUSB0_USB_PHY_OFFSET: u32 = 0xb8;
pub const GC_PMU_PERICLKSET0_DWATCHDOG0_LSB: u32 = 0x1e;
pub const GC_PMU_PERICLKSET0_DWATCHDOG0_MASK: u32 = 0x40000000;
pub const GC_PMU_PERICLKSET0_DWATCHDOG0_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKSET0_DWATCHDOG0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKSET0_DWATCHDOG0_OFFSET: u32 = 0xb8;
pub const GC_PMU_PERICLKSET0_DXO0_LSB: u32 = 0x1f;
pub const GC_PMU_PERICLKSET0_DXO0_MASK: u32 = 0x80000000;
pub const GC_PMU_PERICLKSET0_DXO0_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKSET0_DXO0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKSET0_DXO0_OFFSET: u32 = 0xb8;
pub const GC_PMU_PERICLKCLR0_DAES0_LSB: u32 = 0x0;
pub const GC_PMU_PERICLKCLR0_DAES0_MASK: u32 = 0x1;
pub const GC_PMU_PERICLKCLR0_DAES0_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKCLR0_DAES0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKCLR0_DAES0_OFFSET: u32 = 0xbc;
pub const GC_PMU_PERICLKCLR0_DAES1_LSB: u32 = 0x1;
pub const GC_PMU_PERICLKCLR0_DAES1_MASK: u32 = 0x2;
pub const GC_PMU_PERICLKCLR0_DAES1_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKCLR0_DAES1_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKCLR0_DAES1_OFFSET: u32 = 0xbc;
pub const GC_PMU_PERICLKCLR0_DCAMO0_LSB: u32 = 0x2;
pub const GC_PMU_PERICLKCLR0_DCAMO0_MASK: u32 = 0x4;
pub const GC_PMU_PERICLKCLR0_DCAMO0_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKCLR0_DCAMO0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKCLR0_DCAMO0_OFFSET: u32 = 0xbc;
pub const GC_PMU_PERICLKCLR0_DFLASH0_LSB: u32 = 0x3;
pub const GC_PMU_PERICLKCLR0_DFLASH0_MASK: u32 = 0x8;
pub const GC_PMU_PERICLKCLR0_DFLASH0_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKCLR0_DFLASH0_DEFAULT: u32 = 0x1;
pub const GC_PMU_PERICLKCLR0_DFLASH0_OFFSET: u32 = 0xbc;
pub const GC_PMU_PERICLKCLR0_DGLOBALSEC0_LSB: u32 = 0x4;
pub const GC_PMU_PERICLKCLR0_DGLOBALSEC0_MASK: u32 = 0x10;
pub const GC_PMU_PERICLKCLR0_DGLOBALSEC0_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKCLR0_DGLOBALSEC0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKCLR0_DGLOBALSEC0_OFFSET: u32 = 0xbc;
pub const GC_PMU_PERICLKCLR0_DGPIO0_LSB: u32 = 0x5;
pub const GC_PMU_PERICLKCLR0_DGPIO0_MASK: u32 = 0x20;
pub const GC_PMU_PERICLKCLR0_DGPIO0_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKCLR0_DGPIO0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKCLR0_DGPIO0_OFFSET: u32 = 0xbc;
pub const GC_PMU_PERICLKCLR0_DGPIO1_LSB: u32 = 0x6;
pub const GC_PMU_PERICLKCLR0_DGPIO1_MASK: u32 = 0x40;
pub const GC_PMU_PERICLKCLR0_DGPIO1_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKCLR0_DGPIO1_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKCLR0_DGPIO1_OFFSET: u32 = 0xbc;
pub const GC_PMU_PERICLKCLR0_DI2C0_LSB: u32 = 0x7;
pub const GC_PMU_PERICLKCLR0_DI2C0_MASK: u32 = 0x80;
pub const GC_PMU_PERICLKCLR0_DI2C0_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKCLR0_DI2C0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKCLR0_DI2C0_OFFSET: u32 = 0xbc;
pub const GC_PMU_PERICLKCLR0_DI2C1_LSB: u32 = 0x8;
pub const GC_PMU_PERICLKCLR0_DI2C1_MASK: u32 = 0x100;
pub const GC_PMU_PERICLKCLR0_DI2C1_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKCLR0_DI2C1_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKCLR0_DI2C1_OFFSET: u32 = 0xbc;
pub const GC_PMU_PERICLKCLR0_DI2CS0_LSB: u32 = 0x9;
pub const GC_PMU_PERICLKCLR0_DI2CS0_MASK: u32 = 0x200;
pub const GC_PMU_PERICLKCLR0_DI2CS0_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKCLR0_DI2CS0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKCLR0_DI2CS0_OFFSET: u32 = 0xbc;
pub const GC_PMU_PERICLKCLR0_DMAU_LSB: u32 = 0xa;
pub const GC_PMU_PERICLKCLR0_DMAU_MASK: u32 = 0x400;
pub const GC_PMU_PERICLKCLR0_DMAU_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKCLR0_DMAU_DEFAULT: u32 = 0x1;
pub const GC_PMU_PERICLKCLR0_DMAU_OFFSET: u32 = 0xbc;
pub const GC_PMU_PERICLKCLR0_DPAU_LSB: u32 = 0xb;
pub const GC_PMU_PERICLKCLR0_DPAU_MASK: u32 = 0x800;
pub const GC_PMU_PERICLKCLR0_DPAU_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKCLR0_DPAU_DEFAULT: u32 = 0x1;
pub const GC_PMU_PERICLKCLR0_DPAU_OFFSET: u32 = 0xbc;
pub const GC_PMU_PERICLKCLR0_DPINMUX_LSB: u32 = 0xc;
pub const GC_PMU_PERICLKCLR0_DPINMUX_MASK: u32 = 0x1000;
pub const GC_PMU_PERICLKCLR0_DPINMUX_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKCLR0_DPINMUX_DEFAULT: u32 = 0x1;
pub const GC_PMU_PERICLKCLR0_DPINMUX_OFFSET: u32 = 0xbc;
pub const GC_PMU_PERICLKCLR0_DPMU_LSB: u32 = 0xd;
pub const GC_PMU_PERICLKCLR0_DPMU_MASK: u32 = 0x2000;
pub const GC_PMU_PERICLKCLR0_DPMU_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKCLR0_DPMU_DEFAULT: u32 = 0x1;
pub const GC_PMU_PERICLKCLR0_DPMU_OFFSET: u32 = 0xbc;
pub const GC_PMU_PERICLKCLR0_DRBOX0_LSB: u32 = 0xe;
pub const GC_PMU_PERICLKCLR0_DRBOX0_MASK: u32 = 0x4000;
pub const GC_PMU_PERICLKCLR0_DRBOX0_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKCLR0_DRBOX0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKCLR0_DRBOX0_OFFSET: u32 = 0xbc;
pub const GC_PMU_PERICLKCLR0_DRTC0_LSB: u32 = 0xf;
pub const GC_PMU_PERICLKCLR0_DRTC0_MASK: u32 = 0x8000;
pub const GC_PMU_PERICLKCLR0_DRTC0_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKCLR0_DRTC0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKCLR0_DRTC0_OFFSET: u32 = 0xbc;
pub const GC_PMU_PERICLKCLR0_DSHA0_LSB: u32 = 0x10;
pub const GC_PMU_PERICLKCLR0_DSHA0_MASK: u32 = 0x10000;
pub const GC_PMU_PERICLKCLR0_DSHA0_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKCLR0_DSHA0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKCLR0_DSHA0_OFFSET: u32 = 0xbc;
pub const GC_PMU_PERICLKCLR0_DSPI0_LSB: u32 = 0x11;
pub const GC_PMU_PERICLKCLR0_DSPI0_MASK: u32 = 0x20000;
pub const GC_PMU_PERICLKCLR0_DSPI0_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKCLR0_DSPI0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKCLR0_DSPI0_OFFSET: u32 = 0xbc;
pub const GC_PMU_PERICLKCLR0_DSPS0_LSB: u32 = 0x12;
pub const GC_PMU_PERICLKCLR0_DSPS0_MASK: u32 = 0x40000;
pub const GC_PMU_PERICLKCLR0_DSPS0_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKCLR0_DSPS0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKCLR0_DSPS0_OFFSET: u32 = 0xbc;
pub const GC_PMU_PERICLKCLR0_DSWDP0_LSB: u32 = 0x13;
pub const GC_PMU_PERICLKCLR0_DSWDP0_MASK: u32 = 0x80000;
pub const GC_PMU_PERICLKCLR0_DSWDP0_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKCLR0_DSWDP0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKCLR0_DSWDP0_OFFSET: u32 = 0xbc;
pub const GC_PMU_PERICLKCLR0_DTEMP0_LSB: u32 = 0x14;
pub const GC_PMU_PERICLKCLR0_DTEMP0_MASK: u32 = 0x100000;
pub const GC_PMU_PERICLKCLR0_DTEMP0_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKCLR0_DTEMP0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKCLR0_DTEMP0_OFFSET: u32 = 0xbc;
pub const GC_PMU_PERICLKCLR0_DTIMEHS0_LSB: u32 = 0x15;
pub const GC_PMU_PERICLKCLR0_DTIMEHS0_MASK: u32 = 0x200000;
pub const GC_PMU_PERICLKCLR0_DTIMEHS0_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKCLR0_DTIMEHS0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKCLR0_DTIMEHS0_OFFSET: u32 = 0xbc;
pub const GC_PMU_PERICLKCLR0_DTIMEHS1_LSB: u32 = 0x16;
pub const GC_PMU_PERICLKCLR0_DTIMEHS1_MASK: u32 = 0x400000;
pub const GC_PMU_PERICLKCLR0_DTIMEHS1_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKCLR0_DTIMEHS1_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKCLR0_DTIMEHS1_OFFSET: u32 = 0xbc;
pub const GC_PMU_PERICLKCLR0_DTIMELS0_LSB: u32 = 0x17;
pub const GC_PMU_PERICLKCLR0_DTIMELS0_MASK: u32 = 0x800000;
pub const GC_PMU_PERICLKCLR0_DTIMELS0_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKCLR0_DTIMELS0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKCLR0_DTIMELS0_OFFSET: u32 = 0xbc;
pub const GC_PMU_PERICLKCLR0_DTRNG0_LSB: u32 = 0x18;
pub const GC_PMU_PERICLKCLR0_DTRNG0_MASK: u32 = 0x1000000;
pub const GC_PMU_PERICLKCLR0_DTRNG0_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKCLR0_DTRNG0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKCLR0_DTRNG0_OFFSET: u32 = 0xbc;
pub const GC_PMU_PERICLKCLR0_DUART0_LSB: u32 = 0x19;
pub const GC_PMU_PERICLKCLR0_DUART0_MASK: u32 = 0x2000000;
pub const GC_PMU_PERICLKCLR0_DUART0_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKCLR0_DUART0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKCLR0_DUART0_OFFSET: u32 = 0xbc;
pub const GC_PMU_PERICLKCLR0_DUART1_LSB: u32 = 0x1a;
pub const GC_PMU_PERICLKCLR0_DUART1_MASK: u32 = 0x4000000;
pub const GC_PMU_PERICLKCLR0_DUART1_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKCLR0_DUART1_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKCLR0_DUART1_OFFSET: u32 = 0xbc;
pub const GC_PMU_PERICLKCLR0_DUART2_LSB: u32 = 0x1b;
pub const GC_PMU_PERICLKCLR0_DUART2_MASK: u32 = 0x8000000;
pub const GC_PMU_PERICLKCLR0_DUART2_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKCLR0_DUART2_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKCLR0_DUART2_OFFSET: u32 = 0xbc;
pub const GC_PMU_PERICLKCLR0_DUSB0_LSB: u32 = 0x1c;
pub const GC_PMU_PERICLKCLR0_DUSB0_MASK: u32 = 0x10000000;
pub const GC_PMU_PERICLKCLR0_DUSB0_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKCLR0_DUSB0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKCLR0_DUSB0_OFFSET: u32 = 0xbc;
pub const GC_PMU_PERICLKCLR0_DUSB0_USB_PHY_LSB: u32 = 0x1d;
pub const GC_PMU_PERICLKCLR0_DUSB0_USB_PHY_MASK: u32 = 0x20000000;
pub const GC_PMU_PERICLKCLR0_DUSB0_USB_PHY_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKCLR0_DUSB0_USB_PHY_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKCLR0_DUSB0_USB_PHY_OFFSET: u32 = 0xbc;
pub const GC_PMU_PERICLKCLR0_DWATCHDOG0_LSB: u32 = 0x1e;
pub const GC_PMU_PERICLKCLR0_DWATCHDOG0_MASK: u32 = 0x40000000;
pub const GC_PMU_PERICLKCLR0_DWATCHDOG0_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKCLR0_DWATCHDOG0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKCLR0_DWATCHDOG0_OFFSET: u32 = 0xbc;
pub const GC_PMU_PERICLKCLR0_DXO0_LSB: u32 = 0x1f;
pub const GC_PMU_PERICLKCLR0_DXO0_MASK: u32 = 0x80000000;
pub const GC_PMU_PERICLKCLR0_DXO0_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKCLR0_DXO0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERICLKCLR0_DXO0_OFFSET: u32 = 0xbc;
pub const GC_PMU_PERICLKSET1_PERI0_LSB: u32 = 0x0;
pub const GC_PMU_PERICLKSET1_PERI0_MASK: u32 = 0x1;
pub const GC_PMU_PERICLKSET1_PERI0_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKSET1_PERI0_DEFAULT: u32 = 0x1;
pub const GC_PMU_PERICLKSET1_PERI0_OFFSET: u32 = 0xc0;
pub const GC_PMU_PERICLKSET1_PERI1_LSB: u32 = 0x1;
pub const GC_PMU_PERICLKSET1_PERI1_MASK: u32 = 0x2;
pub const GC_PMU_PERICLKSET1_PERI1_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKSET1_PERI1_DEFAULT: u32 = 0x1;
pub const GC_PMU_PERICLKSET1_PERI1_OFFSET: u32 = 0xc0;
pub const GC_PMU_PERICLKSET1_PERI_MATRIX_LSB: u32 = 0x2;
pub const GC_PMU_PERICLKSET1_PERI_MATRIX_MASK: u32 = 0x4;
pub const GC_PMU_PERICLKSET1_PERI_MATRIX_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKSET1_PERI_MATRIX_DEFAULT: u32 = 0x1;
pub const GC_PMU_PERICLKSET1_PERI_MATRIX_OFFSET: u32 = 0xc0;
pub const GC_PMU_PERICLKCLR1_PERI0_LSB: u32 = 0x0;
pub const GC_PMU_PERICLKCLR1_PERI0_MASK: u32 = 0x1;
pub const GC_PMU_PERICLKCLR1_PERI0_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKCLR1_PERI0_DEFAULT: u32 = 0x1;
pub const GC_PMU_PERICLKCLR1_PERI0_OFFSET: u32 = 0xc4;
pub const GC_PMU_PERICLKCLR1_PERI1_LSB: u32 = 0x1;
pub const GC_PMU_PERICLKCLR1_PERI1_MASK: u32 = 0x2;
pub const GC_PMU_PERICLKCLR1_PERI1_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKCLR1_PERI1_DEFAULT: u32 = 0x1;
pub const GC_PMU_PERICLKCLR1_PERI1_OFFSET: u32 = 0xc4;
pub const GC_PMU_PERICLKCLR1_PERI_MATRIX_LSB: u32 = 0x2;
pub const GC_PMU_PERICLKCLR1_PERI_MATRIX_MASK: u32 = 0x4;
pub const GC_PMU_PERICLKCLR1_PERI_MATRIX_SIZE: u32 = 0x1;
pub const GC_PMU_PERICLKCLR1_PERI_MATRIX_DEFAULT: u32 = 0x1;
pub const GC_PMU_PERICLKCLR1_PERI_MATRIX_OFFSET: u32 = 0xc4;
pub const GC_PMU_PERIGATEONSLEEPSET0_DAES0_LSB: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPSET0_DAES0_MASK: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET0_DAES0_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET0_DAES0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPSET0_DAES0_OFFSET: u32 = 0xc8;
pub const GC_PMU_PERIGATEONSLEEPSET0_DAES1_LSB: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET0_DAES1_MASK: u32 = 0x2;
pub const GC_PMU_PERIGATEONSLEEPSET0_DAES1_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET0_DAES1_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPSET0_DAES1_OFFSET: u32 = 0xc8;
pub const GC_PMU_PERIGATEONSLEEPSET0_DCAMO0_LSB: u32 = 0x2;
pub const GC_PMU_PERIGATEONSLEEPSET0_DCAMO0_MASK: u32 = 0x4;
pub const GC_PMU_PERIGATEONSLEEPSET0_DCAMO0_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET0_DCAMO0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPSET0_DCAMO0_OFFSET: u32 = 0xc8;
pub const GC_PMU_PERIGATEONSLEEPSET0_DFLASH0_LSB: u32 = 0x3;
pub const GC_PMU_PERIGATEONSLEEPSET0_DFLASH0_MASK: u32 = 0x8;
pub const GC_PMU_PERIGATEONSLEEPSET0_DFLASH0_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET0_DFLASH0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPSET0_DFLASH0_OFFSET: u32 = 0xc8;
pub const GC_PMU_PERIGATEONSLEEPSET0_DGLOBALSEC0_LSB: u32 = 0x4;
pub const GC_PMU_PERIGATEONSLEEPSET0_DGLOBALSEC0_MASK: u32 = 0x10;
pub const GC_PMU_PERIGATEONSLEEPSET0_DGLOBALSEC0_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET0_DGLOBALSEC0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPSET0_DGLOBALSEC0_OFFSET: u32 = 0xc8;
pub const GC_PMU_PERIGATEONSLEEPSET0_DGPIO0_LSB: u32 = 0x5;
pub const GC_PMU_PERIGATEONSLEEPSET0_DGPIO0_MASK: u32 = 0x20;
pub const GC_PMU_PERIGATEONSLEEPSET0_DGPIO0_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET0_DGPIO0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPSET0_DGPIO0_OFFSET: u32 = 0xc8;
pub const GC_PMU_PERIGATEONSLEEPSET0_DGPIO1_LSB: u32 = 0x6;
pub const GC_PMU_PERIGATEONSLEEPSET0_DGPIO1_MASK: u32 = 0x40;
pub const GC_PMU_PERIGATEONSLEEPSET0_DGPIO1_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET0_DGPIO1_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPSET0_DGPIO1_OFFSET: u32 = 0xc8;
pub const GC_PMU_PERIGATEONSLEEPSET0_DI2C0_LSB: u32 = 0x7;
pub const GC_PMU_PERIGATEONSLEEPSET0_DI2C0_MASK: u32 = 0x80;
pub const GC_PMU_PERIGATEONSLEEPSET0_DI2C0_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET0_DI2C0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPSET0_DI2C0_OFFSET: u32 = 0xc8;
pub const GC_PMU_PERIGATEONSLEEPSET0_DI2C1_LSB: u32 = 0x8;
pub const GC_PMU_PERIGATEONSLEEPSET0_DI2C1_MASK: u32 = 0x100;
pub const GC_PMU_PERIGATEONSLEEPSET0_DI2C1_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET0_DI2C1_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPSET0_DI2C1_OFFSET: u32 = 0xc8;
pub const GC_PMU_PERIGATEONSLEEPSET0_DI2CS0_LSB: u32 = 0x9;
pub const GC_PMU_PERIGATEONSLEEPSET0_DI2CS0_MASK: u32 = 0x200;
pub const GC_PMU_PERIGATEONSLEEPSET0_DI2CS0_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET0_DI2CS0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPSET0_DI2CS0_OFFSET: u32 = 0xc8;
pub const GC_PMU_PERIGATEONSLEEPSET0_DMAU_LSB: u32 = 0xa;
pub const GC_PMU_PERIGATEONSLEEPSET0_DMAU_MASK: u32 = 0x400;
pub const GC_PMU_PERIGATEONSLEEPSET0_DMAU_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET0_DMAU_DEFAULT: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET0_DMAU_OFFSET: u32 = 0xc8;
pub const GC_PMU_PERIGATEONSLEEPSET0_DPAU_LSB: u32 = 0xb;
pub const GC_PMU_PERIGATEONSLEEPSET0_DPAU_MASK: u32 = 0x800;
pub const GC_PMU_PERIGATEONSLEEPSET0_DPAU_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET0_DPAU_DEFAULT: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET0_DPAU_OFFSET: u32 = 0xc8;
pub const GC_PMU_PERIGATEONSLEEPSET0_DPINMUX_LSB: u32 = 0xc;
pub const GC_PMU_PERIGATEONSLEEPSET0_DPINMUX_MASK: u32 = 0x1000;
pub const GC_PMU_PERIGATEONSLEEPSET0_DPINMUX_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET0_DPINMUX_DEFAULT: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET0_DPINMUX_OFFSET: u32 = 0xc8;
pub const GC_PMU_PERIGATEONSLEEPSET0_DPMU_LSB: u32 = 0xd;
pub const GC_PMU_PERIGATEONSLEEPSET0_DPMU_MASK: u32 = 0x2000;
pub const GC_PMU_PERIGATEONSLEEPSET0_DPMU_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET0_DPMU_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPSET0_DPMU_OFFSET: u32 = 0xc8;
pub const GC_PMU_PERIGATEONSLEEPSET0_DRBOX0_LSB: u32 = 0xe;
pub const GC_PMU_PERIGATEONSLEEPSET0_DRBOX0_MASK: u32 = 0x4000;
pub const GC_PMU_PERIGATEONSLEEPSET0_DRBOX0_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET0_DRBOX0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPSET0_DRBOX0_OFFSET: u32 = 0xc8;
pub const GC_PMU_PERIGATEONSLEEPSET0_DRTC0_LSB: u32 = 0xf;
pub const GC_PMU_PERIGATEONSLEEPSET0_DRTC0_MASK: u32 = 0x8000;
pub const GC_PMU_PERIGATEONSLEEPSET0_DRTC0_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET0_DRTC0_DEFAULT: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET0_DRTC0_OFFSET: u32 = 0xc8;
pub const GC_PMU_PERIGATEONSLEEPSET0_DSHA0_LSB: u32 = 0x10;
pub const GC_PMU_PERIGATEONSLEEPSET0_DSHA0_MASK: u32 = 0x10000;
pub const GC_PMU_PERIGATEONSLEEPSET0_DSHA0_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET0_DSHA0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPSET0_DSHA0_OFFSET: u32 = 0xc8;
pub const GC_PMU_PERIGATEONSLEEPSET0_DSPI0_LSB: u32 = 0x11;
pub const GC_PMU_PERIGATEONSLEEPSET0_DSPI0_MASK: u32 = 0x20000;
pub const GC_PMU_PERIGATEONSLEEPSET0_DSPI0_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET0_DSPI0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPSET0_DSPI0_OFFSET: u32 = 0xc8;
pub const GC_PMU_PERIGATEONSLEEPSET0_DSPS0_LSB: u32 = 0x12;
pub const GC_PMU_PERIGATEONSLEEPSET0_DSPS0_MASK: u32 = 0x40000;
pub const GC_PMU_PERIGATEONSLEEPSET0_DSPS0_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET0_DSPS0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPSET0_DSPS0_OFFSET: u32 = 0xc8;
pub const GC_PMU_PERIGATEONSLEEPSET0_DSWDP0_LSB: u32 = 0x13;
pub const GC_PMU_PERIGATEONSLEEPSET0_DSWDP0_MASK: u32 = 0x80000;
pub const GC_PMU_PERIGATEONSLEEPSET0_DSWDP0_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET0_DSWDP0_DEFAULT: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET0_DSWDP0_OFFSET: u32 = 0xc8;
pub const GC_PMU_PERIGATEONSLEEPSET0_DTEMP0_LSB: u32 = 0x14;
pub const GC_PMU_PERIGATEONSLEEPSET0_DTEMP0_MASK: u32 = 0x100000;
pub const GC_PMU_PERIGATEONSLEEPSET0_DTEMP0_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET0_DTEMP0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPSET0_DTEMP0_OFFSET: u32 = 0xc8;
pub const GC_PMU_PERIGATEONSLEEPSET0_DTIMEHS0_LSB: u32 = 0x15;
pub const GC_PMU_PERIGATEONSLEEPSET0_DTIMEHS0_MASK: u32 = 0x200000;
pub const GC_PMU_PERIGATEONSLEEPSET0_DTIMEHS0_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET0_DTIMEHS0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPSET0_DTIMEHS0_OFFSET: u32 = 0xc8;
pub const GC_PMU_PERIGATEONSLEEPSET0_DTIMEHS1_LSB: u32 = 0x16;
pub const GC_PMU_PERIGATEONSLEEPSET0_DTIMEHS1_MASK: u32 = 0x400000;
pub const GC_PMU_PERIGATEONSLEEPSET0_DTIMEHS1_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET0_DTIMEHS1_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPSET0_DTIMEHS1_OFFSET: u32 = 0xc8;
pub const GC_PMU_PERIGATEONSLEEPSET0_DTIMELS0_LSB: u32 = 0x17;
pub const GC_PMU_PERIGATEONSLEEPSET0_DTIMELS0_MASK: u32 = 0x800000;
pub const GC_PMU_PERIGATEONSLEEPSET0_DTIMELS0_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET0_DTIMELS0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPSET0_DTIMELS0_OFFSET: u32 = 0xc8;
pub const GC_PMU_PERIGATEONSLEEPSET0_DTRNG0_LSB: u32 = 0x18;
pub const GC_PMU_PERIGATEONSLEEPSET0_DTRNG0_MASK: u32 = 0x1000000;
pub const GC_PMU_PERIGATEONSLEEPSET0_DTRNG0_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET0_DTRNG0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPSET0_DTRNG0_OFFSET: u32 = 0xc8;
pub const GC_PMU_PERIGATEONSLEEPSET0_DUART0_LSB: u32 = 0x19;
pub const GC_PMU_PERIGATEONSLEEPSET0_DUART0_MASK: u32 = 0x2000000;
pub const GC_PMU_PERIGATEONSLEEPSET0_DUART0_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET0_DUART0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPSET0_DUART0_OFFSET: u32 = 0xc8;
pub const GC_PMU_PERIGATEONSLEEPSET0_DUART1_LSB: u32 = 0x1a;
pub const GC_PMU_PERIGATEONSLEEPSET0_DUART1_MASK: u32 = 0x4000000;
pub const GC_PMU_PERIGATEONSLEEPSET0_DUART1_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET0_DUART1_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPSET0_DUART1_OFFSET: u32 = 0xc8;
pub const GC_PMU_PERIGATEONSLEEPSET0_DUART2_LSB: u32 = 0x1b;
pub const GC_PMU_PERIGATEONSLEEPSET0_DUART2_MASK: u32 = 0x8000000;
pub const GC_PMU_PERIGATEONSLEEPSET0_DUART2_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET0_DUART2_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPSET0_DUART2_OFFSET: u32 = 0xc8;
pub const GC_PMU_PERIGATEONSLEEPSET0_DUSB0_LSB: u32 = 0x1c;
pub const GC_PMU_PERIGATEONSLEEPSET0_DUSB0_MASK: u32 = 0x10000000;
pub const GC_PMU_PERIGATEONSLEEPSET0_DUSB0_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET0_DUSB0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPSET0_DUSB0_OFFSET: u32 = 0xc8;
pub const GC_PMU_PERIGATEONSLEEPSET0_DUSB0_USB_PHY_LSB: u32 = 0x1d;
pub const GC_PMU_PERIGATEONSLEEPSET0_DUSB0_USB_PHY_MASK: u32 = 0x20000000;
pub const GC_PMU_PERIGATEONSLEEPSET0_DUSB0_USB_PHY_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET0_DUSB0_USB_PHY_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPSET0_DUSB0_USB_PHY_OFFSET: u32 = 0xc8;
pub const GC_PMU_PERIGATEONSLEEPSET0_DWATCHDOG0_LSB: u32 = 0x1e;
pub const GC_PMU_PERIGATEONSLEEPSET0_DWATCHDOG0_MASK: u32 = 0x40000000;
pub const GC_PMU_PERIGATEONSLEEPSET0_DWATCHDOG0_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET0_DWATCHDOG0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPSET0_DWATCHDOG0_OFFSET: u32 = 0xc8;
pub const GC_PMU_PERIGATEONSLEEPSET0_DXO0_LSB: u32 = 0x1f;
pub const GC_PMU_PERIGATEONSLEEPSET0_DXO0_MASK: u32 = 0x80000000;
pub const GC_PMU_PERIGATEONSLEEPSET0_DXO0_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET0_DXO0_DEFAULT: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET0_DXO0_OFFSET: u32 = 0xc8;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DAES0_LSB: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DAES0_MASK: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DAES0_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DAES0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DAES0_OFFSET: u32 = 0xcc;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DAES1_LSB: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DAES1_MASK: u32 = 0x2;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DAES1_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DAES1_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DAES1_OFFSET: u32 = 0xcc;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DCAMO0_LSB: u32 = 0x2;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DCAMO0_MASK: u32 = 0x4;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DCAMO0_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DCAMO0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DCAMO0_OFFSET: u32 = 0xcc;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DFLASH0_LSB: u32 = 0x3;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DFLASH0_MASK: u32 = 0x8;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DFLASH0_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DFLASH0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DFLASH0_OFFSET: u32 = 0xcc;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DGLOBALSEC0_LSB: u32 = 0x4;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DGLOBALSEC0_MASK: u32 = 0x10;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DGLOBALSEC0_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DGLOBALSEC0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DGLOBALSEC0_OFFSET: u32 = 0xcc;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DGPIO0_LSB: u32 = 0x5;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DGPIO0_MASK: u32 = 0x20;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DGPIO0_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DGPIO0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DGPIO0_OFFSET: u32 = 0xcc;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DGPIO1_LSB: u32 = 0x6;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DGPIO1_MASK: u32 = 0x40;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DGPIO1_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DGPIO1_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DGPIO1_OFFSET: u32 = 0xcc;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DI2C0_LSB: u32 = 0x7;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DI2C0_MASK: u32 = 0x80;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DI2C0_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DI2C0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DI2C0_OFFSET: u32 = 0xcc;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DI2C1_LSB: u32 = 0x8;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DI2C1_MASK: u32 = 0x100;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DI2C1_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DI2C1_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DI2C1_OFFSET: u32 = 0xcc;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DI2CS0_LSB: u32 = 0x9;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DI2CS0_MASK: u32 = 0x200;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DI2CS0_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DI2CS0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DI2CS0_OFFSET: u32 = 0xcc;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DMAU_LSB: u32 = 0xa;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DMAU_MASK: u32 = 0x400;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DMAU_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DMAU_DEFAULT: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DMAU_OFFSET: u32 = 0xcc;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DPAU_LSB: u32 = 0xb;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DPAU_MASK: u32 = 0x800;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DPAU_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DPAU_DEFAULT: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DPAU_OFFSET: u32 = 0xcc;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DPINMUX_LSB: u32 = 0xc;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DPINMUX_MASK: u32 = 0x1000;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DPINMUX_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DPINMUX_DEFAULT: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DPINMUX_OFFSET: u32 = 0xcc;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DPMU_LSB: u32 = 0xd;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DPMU_MASK: u32 = 0x2000;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DPMU_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DPMU_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DPMU_OFFSET: u32 = 0xcc;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DRBOX0_LSB: u32 = 0xe;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DRBOX0_MASK: u32 = 0x4000;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DRBOX0_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DRBOX0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DRBOX0_OFFSET: u32 = 0xcc;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DRTC0_LSB: u32 = 0xf;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DRTC0_MASK: u32 = 0x8000;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DRTC0_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DRTC0_DEFAULT: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DRTC0_OFFSET: u32 = 0xcc;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DSHA0_LSB: u32 = 0x10;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DSHA0_MASK: u32 = 0x10000;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DSHA0_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DSHA0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DSHA0_OFFSET: u32 = 0xcc;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DSPI0_LSB: u32 = 0x11;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DSPI0_MASK: u32 = 0x20000;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DSPI0_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DSPI0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DSPI0_OFFSET: u32 = 0xcc;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DSPS0_LSB: u32 = 0x12;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DSPS0_MASK: u32 = 0x40000;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DSPS0_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DSPS0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DSPS0_OFFSET: u32 = 0xcc;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DSWDP0_LSB: u32 = 0x13;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DSWDP0_MASK: u32 = 0x80000;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DSWDP0_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DSWDP0_DEFAULT: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DSWDP0_OFFSET: u32 = 0xcc;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DTEMP0_LSB: u32 = 0x14;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DTEMP0_MASK: u32 = 0x100000;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DTEMP0_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DTEMP0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DTEMP0_OFFSET: u32 = 0xcc;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DTIMEHS0_LSB: u32 = 0x15;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DTIMEHS0_MASK: u32 = 0x200000;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DTIMEHS0_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DTIMEHS0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DTIMEHS0_OFFSET: u32 = 0xcc;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DTIMEHS1_LSB: u32 = 0x16;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DTIMEHS1_MASK: u32 = 0x400000;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DTIMEHS1_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DTIMEHS1_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DTIMEHS1_OFFSET: u32 = 0xcc;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DTIMELS0_LSB: u32 = 0x17;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DTIMELS0_MASK: u32 = 0x800000;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DTIMELS0_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DTIMELS0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DTIMELS0_OFFSET: u32 = 0xcc;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DTRNG0_LSB: u32 = 0x18;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DTRNG0_MASK: u32 = 0x1000000;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DTRNG0_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DTRNG0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DTRNG0_OFFSET: u32 = 0xcc;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DUART0_LSB: u32 = 0x19;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DUART0_MASK: u32 = 0x2000000;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DUART0_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DUART0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DUART0_OFFSET: u32 = 0xcc;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DUART1_LSB: u32 = 0x1a;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DUART1_MASK: u32 = 0x4000000;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DUART1_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DUART1_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DUART1_OFFSET: u32 = 0xcc;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DUART2_LSB: u32 = 0x1b;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DUART2_MASK: u32 = 0x8000000;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DUART2_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DUART2_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DUART2_OFFSET: u32 = 0xcc;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DUSB0_LSB: u32 = 0x1c;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DUSB0_MASK: u32 = 0x10000000;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DUSB0_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DUSB0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DUSB0_OFFSET: u32 = 0xcc;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DUSB0_USB_PHY_LSB: u32 = 0x1d;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DUSB0_USB_PHY_MASK: u32 = 0x20000000;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DUSB0_USB_PHY_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DUSB0_USB_PHY_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DUSB0_USB_PHY_OFFSET: u32 = 0xcc;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DWATCHDOG0_LSB: u32 = 0x1e;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DWATCHDOG0_MASK: u32 = 0x40000000;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DWATCHDOG0_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DWATCHDOG0_DEFAULT: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DWATCHDOG0_OFFSET: u32 = 0xcc;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DXO0_LSB: u32 = 0x1f;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DXO0_MASK: u32 = 0x80000000;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DXO0_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DXO0_DEFAULT: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR0_DXO0_OFFSET: u32 = 0xcc;
pub const GC_PMU_PERIGATEONSLEEPSET1_PERI0_LSB: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPSET1_PERI0_MASK: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET1_PERI0_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET1_PERI0_DEFAULT: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET1_PERI0_OFFSET: u32 = 0xd0;
pub const GC_PMU_PERIGATEONSLEEPSET1_PERI1_LSB: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET1_PERI1_MASK: u32 = 0x2;
pub const GC_PMU_PERIGATEONSLEEPSET1_PERI1_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET1_PERI1_DEFAULT: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET1_PERI1_OFFSET: u32 = 0xd0;
pub const GC_PMU_PERIGATEONSLEEPSET1_PERI_MATRIX_LSB: u32 = 0x2;
pub const GC_PMU_PERIGATEONSLEEPSET1_PERI_MATRIX_MASK: u32 = 0x4;
pub const GC_PMU_PERIGATEONSLEEPSET1_PERI_MATRIX_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET1_PERI_MATRIX_DEFAULT: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPSET1_PERI_MATRIX_OFFSET: u32 = 0xd0;
pub const GC_PMU_PERIGATEONSLEEPCLR1_PERI0_LSB: u32 = 0x0;
pub const GC_PMU_PERIGATEONSLEEPCLR1_PERI0_MASK: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR1_PERI0_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR1_PERI0_DEFAULT: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR1_PERI0_OFFSET: u32 = 0xd4;
pub const GC_PMU_PERIGATEONSLEEPCLR1_PERI1_LSB: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR1_PERI1_MASK: u32 = 0x2;
pub const GC_PMU_PERIGATEONSLEEPCLR1_PERI1_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR1_PERI1_DEFAULT: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR1_PERI1_OFFSET: u32 = 0xd4;
pub const GC_PMU_PERIGATEONSLEEPCLR1_PERI_MATRIX_LSB: u32 = 0x2;
pub const GC_PMU_PERIGATEONSLEEPCLR1_PERI_MATRIX_MASK: u32 = 0x4;
pub const GC_PMU_PERIGATEONSLEEPCLR1_PERI_MATRIX_SIZE: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR1_PERI_MATRIX_DEFAULT: u32 = 0x1;
pub const GC_PMU_PERIGATEONSLEEPCLR1_PERI_MATRIX_OFFSET: u32 = 0xd4;
pub const GC_PMU_CLK0_HCLKGATEEN_LSB: u32 = 0x0;
pub const GC_PMU_CLK0_HCLKGATEEN_MASK: u32 = 0x1;
pub const GC_PMU_CLK0_HCLKGATEEN_SIZE: u32 = 0x1;
pub const GC_PMU_CLK0_HCLKGATEEN_DEFAULT: u32 = 0x1;
pub const GC_PMU_CLK0_HCLKGATEEN_OFFSET: u32 = 0xd8;
pub const GC_PMU_CLK0_DAPCLKGATEEN_LSB: u32 = 0x1;
pub const GC_PMU_CLK0_DAPCLKGATEEN_MASK: u32 = 0x2;
pub const GC_PMU_CLK0_DAPCLKGATEEN_SIZE: u32 = 0x1;
pub const GC_PMU_CLK0_DAPCLKGATEEN_DEFAULT: u32 = 0x1;
pub const GC_PMU_CLK0_DAPCLKGATEEN_OFFSET: u32 = 0xd8;
pub const GC_PMU_CLK0_TPIUGATEEN_LSB: u32 = 0x2;
pub const GC_PMU_CLK0_TPIUGATEEN_MASK: u32 = 0x4;
pub const GC_PMU_CLK0_TPIUGATEEN_SIZE: u32 = 0x1;
pub const GC_PMU_CLK0_TPIUGATEEN_DEFAULT: u32 = 0x1;
pub const GC_PMU_CLK0_TPIUGATEEN_OFFSET: u32 = 0xd8;
pub const GC_PMU_CLK0_FCLKEN_LSB: u32 = 0x3;
pub const GC_PMU_CLK0_FCLKEN_MASK: u32 = 0x8;
pub const GC_PMU_CLK0_FCLKEN_SIZE: u32 = 0x1;
pub const GC_PMU_CLK0_FCLKEN_DEFAULT: u32 = 0x1;
pub const GC_PMU_CLK0_FCLKEN_OFFSET: u32 = 0xd8;
pub const GC_PMU_CLK0_DAPCLKEN_LSB: u32 = 0x4;
pub const GC_PMU_CLK0_DAPCLKEN_MASK: u32 = 0x10;
pub const GC_PMU_CLK0_DAPCLKEN_SIZE: u32 = 0x1;
pub const GC_PMU_CLK0_DAPCLKEN_DEFAULT: u32 = 0x1;
pub const GC_PMU_CLK0_DAPCLKEN_OFFSET: u32 = 0xd8;
pub const GC_PMU_CLK0_TPIUCLKEN_LSB: u32 = 0x5;
pub const GC_PMU_CLK0_TPIUCLKEN_MASK: u32 = 0x20;
pub const GC_PMU_CLK0_TPIUCLKEN_SIZE: u32 = 0x1;
pub const GC_PMU_CLK0_TPIUCLKEN_DEFAULT: u32 = 0x0;
pub const GC_PMU_CLK0_TPIUCLKEN_OFFSET: u32 = 0xd8;
pub const GC_PMU_CLK0_TRACECLKEN_LSB: u32 = 0x6;
pub const GC_PMU_CLK0_TRACECLKEN_MASK: u32 = 0x40;
pub const GC_PMU_CLK0_TRACECLKEN_SIZE: u32 = 0x1;
pub const GC_PMU_CLK0_TRACECLKEN_DEFAULT: u32 = 0x0;
pub const GC_PMU_CLK0_TRACECLKEN_OFFSET: u32 = 0xd8;
pub const GC_PMU_CLK1_HCLKGATEEN_LSB: u32 = 0x0;
pub const GC_PMU_CLK1_HCLKGATEEN_MASK: u32 = 0x1;
pub const GC_PMU_CLK1_HCLKGATEEN_SIZE: u32 = 0x1;
pub const GC_PMU_CLK1_HCLKGATEEN_DEFAULT: u32 = 0x1;
pub const GC_PMU_CLK1_HCLKGATEEN_OFFSET: u32 = 0xdc;
pub const GC_PMU_CLK1_DAPCLKGATEEN_LSB: u32 = 0x1;
pub const GC_PMU_CLK1_DAPCLKGATEEN_MASK: u32 = 0x2;
pub const GC_PMU_CLK1_DAPCLKGATEEN_SIZE: u32 = 0x1;
pub const GC_PMU_CLK1_DAPCLKGATEEN_DEFAULT: u32 = 0x1;
pub const GC_PMU_CLK1_DAPCLKGATEEN_OFFSET: u32 = 0xdc;
pub const GC_PMU_CLK1_TPIUGATEEN_LSB: u32 = 0x2;
pub const GC_PMU_CLK1_TPIUGATEEN_MASK: u32 = 0x4;
pub const GC_PMU_CLK1_TPIUGATEEN_SIZE: u32 = 0x1;
pub const GC_PMU_CLK1_TPIUGATEEN_DEFAULT: u32 = 0x1;
pub const GC_PMU_CLK1_TPIUGATEEN_OFFSET: u32 = 0xdc;
pub const GC_PMU_CLK1_FCLKEN_LSB: u32 = 0x3;
pub const GC_PMU_CLK1_FCLKEN_MASK: u32 = 0x8;
pub const GC_PMU_CLK1_FCLKEN_SIZE: u32 = 0x1;
pub const GC_PMU_CLK1_FCLKEN_DEFAULT: u32 = 0x1;
pub const GC_PMU_CLK1_FCLKEN_OFFSET: u32 = 0xdc;
pub const GC_PMU_CLK1_DAPCLKEN_LSB: u32 = 0x4;
pub const GC_PMU_CLK1_DAPCLKEN_MASK: u32 = 0x10;
pub const GC_PMU_CLK1_DAPCLKEN_SIZE: u32 = 0x1;
pub const GC_PMU_CLK1_DAPCLKEN_DEFAULT: u32 = 0x1;
pub const GC_PMU_CLK1_DAPCLKEN_OFFSET: u32 = 0xdc;
pub const GC_PMU_CLK1_TPIUCLKEN_LSB: u32 = 0x5;
pub const GC_PMU_CLK1_TPIUCLKEN_MASK: u32 = 0x20;
pub const GC_PMU_CLK1_TPIUCLKEN_SIZE: u32 = 0x1;
pub const GC_PMU_CLK1_TPIUCLKEN_DEFAULT: u32 = 0x0;
pub const GC_PMU_CLK1_TPIUCLKEN_OFFSET: u32 = 0xdc;
pub const GC_PMU_CLK1_TRACECLKEN_LSB: u32 = 0x6;
pub const GC_PMU_CLK1_TRACECLKEN_MASK: u32 = 0x40;
pub const GC_PMU_CLK1_TRACECLKEN_SIZE: u32 = 0x1;
pub const GC_PMU_CLK1_TRACECLKEN_DEFAULT: u32 = 0x0;
pub const GC_PMU_CLK1_TRACECLKEN_OFFSET: u32 = 0xdc;
pub const GC_PMU_RST0_DXO0_LSB: u32 = 0x0;
pub const GC_PMU_RST0_DXO0_MASK: u32 = 0x1;
pub const GC_PMU_RST0_DXO0_SIZE: u32 = 0x1;
pub const GC_PMU_RST0_DXO0_DEFAULT: u32 = 0x0;
pub const GC_PMU_RST0_DXO0_OFFSET: u32 = 0xe0;
pub const GC_PMU_RST0_DSPI0_LSB: u32 = 0x1;
pub const GC_PMU_RST0_DSPI0_MASK: u32 = 0x2;
pub const GC_PMU_RST0_DSPI0_SIZE: u32 = 0x1;
pub const GC_PMU_RST0_DSPI0_DEFAULT: u32 = 0x0;
pub const GC_PMU_RST0_DSPI0_OFFSET: u32 = 0xe0;
pub const GC_PMU_RST0_DAES0_LSB: u32 = 0x2;
pub const GC_PMU_RST0_DAES0_MASK: u32 = 0x4;
pub const GC_PMU_RST0_DAES0_SIZE: u32 = 0x1;
pub const GC_PMU_RST0_DAES0_DEFAULT: u32 = 0x0;
pub const GC_PMU_RST0_DAES0_OFFSET: u32 = 0xe0;
pub const GC_PMU_RST0_PERI0_LSB: u32 = 0x3;
pub const GC_PMU_RST0_PERI0_MASK: u32 = 0x8;
pub const GC_PMU_RST0_PERI0_SIZE: u32 = 0x1;
pub const GC_PMU_RST0_PERI0_DEFAULT: u32 = 0x0;
pub const GC_PMU_RST0_PERI0_OFFSET: u32 = 0xe0;
pub const GC_PMU_RST0_DI2CS0_LSB: u32 = 0x4;
pub const GC_PMU_RST0_DI2CS0_MASK: u32 = 0x10;
pub const GC_PMU_RST0_DI2CS0_SIZE: u32 = 0x1;
pub const GC_PMU_RST0_DI2CS0_DEFAULT: u32 = 0x0;
pub const GC_PMU_RST0_DI2CS0_OFFSET: u32 = 0xe0;
pub const GC_PMU_RST0_DUART0_LSB: u32 = 0x5;
pub const GC_PMU_RST0_DUART0_MASK: u32 = 0x20;
pub const GC_PMU_RST0_DUART0_SIZE: u32 = 0x1;
pub const GC_PMU_RST0_DUART0_DEFAULT: u32 = 0x0;
pub const GC_PMU_RST0_DUART0_OFFSET: u32 = 0xe0;
pub const GC_PMU_RST0_DI2C1_LSB: u32 = 0x6;
pub const GC_PMU_RST0_DI2C1_MASK: u32 = 0x40;
pub const GC_PMU_RST0_DI2C1_SIZE: u32 = 0x1;
pub const GC_PMU_RST0_DI2C1_DEFAULT: u32 = 0x0;
pub const GC_PMU_RST0_DI2C1_OFFSET: u32 = 0xe0;
pub const GC_PMU_RST0_DAES1_LSB: u32 = 0x7;
pub const GC_PMU_RST0_DAES1_MASK: u32 = 0x80;
pub const GC_PMU_RST0_DAES1_SIZE: u32 = 0x1;
pub const GC_PMU_RST0_DAES1_DEFAULT: u32 = 0x0;
pub const GC_PMU_RST0_DAES1_OFFSET: u32 = 0xe0;
pub const GC_PMU_RST0_DTIMELS0_LSB: u32 = 0x8;
pub const GC_PMU_RST0_DTIMELS0_MASK: u32 = 0x100;
pub const GC_PMU_RST0_DTIMELS0_SIZE: u32 = 0x1;
pub const GC_PMU_RST0_DTIMELS0_DEFAULT: u32 = 0x0;
pub const GC_PMU_RST0_DTIMELS0_OFFSET: u32 = 0xe0;
pub const GC_PMU_RST0_DTEMP0_LSB: u32 = 0x9;
pub const GC_PMU_RST0_DTEMP0_MASK: u32 = 0x200;
pub const GC_PMU_RST0_DTEMP0_SIZE: u32 = 0x1;
pub const GC_PMU_RST0_DTEMP0_DEFAULT: u32 = 0x0;
pub const GC_PMU_RST0_DTEMP0_OFFSET: u32 = 0xe0;
pub const GC_PMU_RST0_DRTC0_LSB: u32 = 0xa;
pub const GC_PMU_RST0_DRTC0_MASK: u32 = 0x400;
pub const GC_PMU_RST0_DRTC0_SIZE: u32 = 0x1;
pub const GC_PMU_RST0_DRTC0_DEFAULT: u32 = 0x0;
pub const GC_PMU_RST0_DRTC0_OFFSET: u32 = 0xe0;
pub const GC_PMU_RST0_DRBOX0_LSB: u32 = 0xb;
pub const GC_PMU_RST0_DRBOX0_MASK: u32 = 0x800;
pub const GC_PMU_RST0_DRBOX0_SIZE: u32 = 0x1;
pub const GC_PMU_RST0_DRBOX0_DEFAULT: u32 = 0x0;
pub const GC_PMU_RST0_DRBOX0_OFFSET: u32 = 0xe0;
pub const GC_PMU_RST0_DUART1_LSB: u32 = 0xc;
pub const GC_PMU_RST0_DUART1_MASK: u32 = 0x1000;
pub const GC_PMU_RST0_DUART1_SIZE: u32 = 0x1;
pub const GC_PMU_RST0_DUART1_DEFAULT: u32 = 0x0;
pub const GC_PMU_RST0_DUART1_OFFSET: u32 = 0xe0;
pub const GC_PMU_RST0_DWATCHDOG0_LSB: u32 = 0xd;
pub const GC_PMU_RST0_DWATCHDOG0_MASK: u32 = 0x2000;
pub const GC_PMU_RST0_DWATCHDOG0_SIZE: u32 = 0x1;
pub const GC_PMU_RST0_DWATCHDOG0_DEFAULT: u32 = 0x0;
pub const GC_PMU_RST0_DWATCHDOG0_OFFSET: u32 = 0xe0;
pub const GC_PMU_RST0_DUART2_LSB: u32 = 0xe;
pub const GC_PMU_RST0_DUART2_MASK: u32 = 0x4000;
pub const GC_PMU_RST0_DUART2_SIZE: u32 = 0x1;
pub const GC_PMU_RST0_DUART2_DEFAULT: u32 = 0x0;
pub const GC_PMU_RST0_DUART2_OFFSET: u32 = 0xe0;
pub const GC_PMU_RST0_DPMU_LSB: u32 = 0xf;
pub const GC_PMU_RST0_DPMU_MASK: u32 = 0x8000;
pub const GC_PMU_RST0_DPMU_SIZE: u32 = 0x1;
pub const GC_PMU_RST0_DPMU_DEFAULT: u32 = 0x0;
pub const GC_PMU_RST0_DPMU_OFFSET: u32 = 0xe0;
pub const GC_PMU_RST0_DMAU_LSB: u32 = 0x10;
pub const GC_PMU_RST0_DMAU_MASK: u32 = 0x10000;
pub const GC_PMU_RST0_DMAU_SIZE: u32 = 0x1;
pub const GC_PMU_RST0_DMAU_DEFAULT: u32 = 0x0;
pub const GC_PMU_RST0_DMAU_OFFSET: u32 = 0xe0;
pub const GC_PMU_RST0_DI2C0_LSB: u32 = 0x11;
pub const GC_PMU_RST0_DI2C0_MASK: u32 = 0x20000;
pub const GC_PMU_RST0_DI2C0_SIZE: u32 = 0x1;
pub const GC_PMU_RST0_DI2C0_DEFAULT: u32 = 0x0;
pub const GC_PMU_RST0_DI2C0_OFFSET: u32 = 0xe0;
pub const GC_PMU_RST0_DGLOBALSEC0_LSB: u32 = 0x12;
pub const GC_PMU_RST0_DGLOBALSEC0_MASK: u32 = 0x40000;
pub const GC_PMU_RST0_DGLOBALSEC0_SIZE: u32 = 0x1;
pub const GC_PMU_RST0_DGLOBALSEC0_DEFAULT: u32 = 0x0;
pub const GC_PMU_RST0_DGLOBALSEC0_OFFSET: u32 = 0xe0;
pub const GC_PMU_RST0_DSWDP0_LSB: u32 = 0x13;
pub const GC_PMU_RST0_DSWDP0_MASK: u32 = 0x80000;
pub const GC_PMU_RST0_DSWDP0_SIZE: u32 = 0x1;
pub const GC_PMU_RST0_DSWDP0_DEFAULT: u32 = 0x0;
pub const GC_PMU_RST0_DSWDP0_OFFSET: u32 = 0xe0;
pub const GC_PMU_RST0_DPAU_LSB: u32 = 0x14;
pub const GC_PMU_RST0_DPAU_MASK: u32 = 0x100000;
pub const GC_PMU_RST0_DPAU_SIZE: u32 = 0x1;
pub const GC_PMU_RST0_DPAU_DEFAULT: u32 = 0x0;
pub const GC_PMU_RST0_DPAU_OFFSET: u32 = 0xe0;
pub const GC_PMU_RST0_DCAMO0_LSB: u32 = 0x15;
pub const GC_PMU_RST0_DCAMO0_MASK: u32 = 0x200000;
pub const GC_PMU_RST0_DCAMO0_SIZE: u32 = 0x1;
pub const GC_PMU_RST0_DCAMO0_DEFAULT: u32 = 0x0;
pub const GC_PMU_RST0_DCAMO0_OFFSET: u32 = 0xe0;
pub const GC_PMU_RST0_DTRNG0_LSB: u32 = 0x16;
pub const GC_PMU_RST0_DTRNG0_MASK: u32 = 0x400000;
pub const GC_PMU_RST0_DTRNG0_SIZE: u32 = 0x1;
pub const GC_PMU_RST0_DTRNG0_DEFAULT: u32 = 0x0;
pub const GC_PMU_RST0_DTRNG0_OFFSET: u32 = 0xe0;
pub const GC_PMU_RST0_PERI_MATRIX_LSB: u32 = 0x17;
pub const GC_PMU_RST0_PERI_MATRIX_MASK: u32 = 0x800000;
pub const GC_PMU_RST0_PERI_MATRIX_SIZE: u32 = 0x1;
pub const GC_PMU_RST0_PERI_MATRIX_DEFAULT: u32 = 0x0;
pub const GC_PMU_RST0_PERI_MATRIX_OFFSET: u32 = 0xe0;
pub const GC_PMU_RST0_PERI1_LSB: u32 = 0x18;
pub const GC_PMU_RST0_PERI1_MASK: u32 = 0x1000000;
pub const GC_PMU_RST0_PERI1_SIZE: u32 = 0x1;
pub const GC_PMU_RST0_PERI1_DEFAULT: u32 = 0x0;
pub const GC_PMU_RST0_PERI1_OFFSET: u32 = 0xe0;
pub const GC_PMU_RST0_DGPIO1_LSB: u32 = 0x19;
pub const GC_PMU_RST0_DGPIO1_MASK: u32 = 0x2000000;
pub const GC_PMU_RST0_DGPIO1_SIZE: u32 = 0x1;
pub const GC_PMU_RST0_DGPIO1_DEFAULT: u32 = 0x0;
pub const GC_PMU_RST0_DGPIO1_OFFSET: u32 = 0xe0;
pub const GC_PMU_RST0_DTIMEHS0_LSB: u32 = 0x1a;
pub const GC_PMU_RST0_DTIMEHS0_MASK: u32 = 0x4000000;
pub const GC_PMU_RST0_DTIMEHS0_SIZE: u32 = 0x1;
pub const GC_PMU_RST0_DTIMEHS0_DEFAULT: u32 = 0x0;
pub const GC_PMU_RST0_DTIMEHS0_OFFSET: u32 = 0xe0;
pub const GC_PMU_RST0_DSPS0_LSB: u32 = 0x1b;
pub const GC_PMU_RST0_DSPS0_MASK: u32 = 0x8000000;
pub const GC_PMU_RST0_DSPS0_SIZE: u32 = 0x1;
pub const GC_PMU_RST0_DSPS0_DEFAULT: u32 = 0x0;
pub const GC_PMU_RST0_DSPS0_OFFSET: u32 = 0xe0;
pub const GC_PMU_RST0_DUSB0_LSB: u32 = 0x1c;
pub const GC_PMU_RST0_DUSB0_MASK: u32 = 0x10000000;
pub const GC_PMU_RST0_DUSB0_SIZE: u32 = 0x1;
pub const GC_PMU_RST0_DUSB0_DEFAULT: u32 = 0x0;
pub const GC_PMU_RST0_DUSB0_OFFSET: u32 = 0xe0;
pub const GC_PMU_RST0_DPINMUX_LSB: u32 = 0x1d;
pub const GC_PMU_RST0_DPINMUX_MASK: u32 = 0x20000000;
pub const GC_PMU_RST0_DPINMUX_SIZE: u32 = 0x1;
pub const GC_PMU_RST0_DPINMUX_DEFAULT: u32 = 0x0;
pub const GC_PMU_RST0_DPINMUX_OFFSET: u32 = 0xe0;
pub const GC_PMU_RST0_DTIMEHS1_LSB: u32 = 0x1e;
pub const GC_PMU_RST0_DTIMEHS1_MASK: u32 = 0x40000000;
pub const GC_PMU_RST0_DTIMEHS1_SIZE: u32 = 0x1;
pub const GC_PMU_RST0_DTIMEHS1_DEFAULT: u32 = 0x0;
pub const GC_PMU_RST0_DTIMEHS1_OFFSET: u32 = 0xe0;
pub const GC_PMU_RST0_DSHA0_LSB: u32 = 0x1f;
pub const GC_PMU_RST0_DSHA0_MASK: u32 = 0x80000000;
pub const GC_PMU_RST0_DSHA0_SIZE: u32 = 0x1;
pub const GC_PMU_RST0_DSHA0_DEFAULT: u32 = 0x0;
pub const GC_PMU_RST0_DSHA0_OFFSET: u32 = 0xe0;
pub const GC_PMU_RST1_DFLASH0_LSB: u32 = 0x0;
pub const GC_PMU_RST1_DFLASH0_MASK: u32 = 0x1;
pub const GC_PMU_RST1_DFLASH0_SIZE: u32 = 0x1;
pub const GC_PMU_RST1_DFLASH0_DEFAULT: u32 = 0x0;
pub const GC_PMU_RST1_DFLASH0_OFFSET: u32 = 0xe4;
pub const GC_PMU_RST1_DGPIO0_LSB: u32 = 0x1;
pub const GC_PMU_RST1_DGPIO0_MASK: u32 = 0x2;
pub const GC_PMU_RST1_DGPIO0_SIZE: u32 = 0x1;
pub const GC_PMU_RST1_DGPIO0_DEFAULT: u32 = 0x0;
pub const GC_PMU_RST1_DGPIO0_OFFSET: u32 = 0xe4;
pub const GC_PMU_RST1_DUSB0_USB_PHY_CLK_LSB: u32 = 0x2;
pub const GC_PMU_RST1_DUSB0_USB_PHY_CLK_MASK: u32 = 0x4;
pub const GC_PMU_RST1_DUSB0_USB_PHY_CLK_SIZE: u32 = 0x1;
pub const GC_PMU_RST1_DUSB0_USB_PHY_CLK_DEFAULT: u32 = 0x0;
pub const GC_PMU_RST1_DUSB0_USB_PHY_CLK_OFFSET: u32 = 0xe4;
pub const GC_PMU_FUSE_CTRL_WRITE_LSB: u32 = 0x0;
pub const GC_PMU_FUSE_CTRL_WRITE_MASK: u32 = 0x1;
pub const GC_PMU_FUSE_CTRL_WRITE_SIZE: u32 = 0x1;
pub const GC_PMU_FUSE_CTRL_WRITE_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_CTRL_WRITE_OFFSET: u32 = 0x10c;
pub const GC_PMU_FUSE_WR_ID_PKG_LSB: u32 = 0x0;
pub const GC_PMU_FUSE_WR_ID_PKG_MASK: u32 = 0x7;
pub const GC_PMU_FUSE_WR_ID_PKG_SIZE: u32 = 0x3;
pub const GC_PMU_FUSE_WR_ID_PKG_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_WR_ID_PKG_OFFSET: u32 = 0x118;
pub const GC_PMU_FUSE_WR_ID_BIN_LSB: u32 = 0x3;
pub const GC_PMU_FUSE_WR_ID_BIN_MASK: u32 = 0x38;
pub const GC_PMU_FUSE_WR_ID_BIN_SIZE: u32 = 0x3;
pub const GC_PMU_FUSE_WR_ID_BIN_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_WR_ID_BIN_OFFSET: u32 = 0x118;
pub const GC_PMU_FUSE_WR_RC_OSC_26MHZ_TRIM_LSB: u32 = 0x0;
pub const GC_PMU_FUSE_WR_RC_OSC_26MHZ_TRIM_MASK: u32 = 0xfffffff;
pub const GC_PMU_FUSE_WR_RC_OSC_26MHZ_TRIM_SIZE: u32 = 0x1c;
pub const GC_PMU_FUSE_WR_RC_OSC_26MHZ_TRIM_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_WR_RC_OSC_26MHZ_TRIM_OFFSET: u32 = 0x11c;
pub const GC_PMU_FUSE_WR_RC_OSC_26MHZ_EN_LSB: u32 = 0x1c;
pub const GC_PMU_FUSE_WR_RC_OSC_26MHZ_EN_MASK: u32 = 0x10000000;
pub const GC_PMU_FUSE_WR_RC_OSC_26MHZ_EN_SIZE: u32 = 0x1;
pub const GC_PMU_FUSE_WR_RC_OSC_26MHZ_EN_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_WR_RC_OSC_26MHZ_EN_OFFSET: u32 = 0x11c;
pub const GC_PMU_FUSE_WR_RC_OSC_32KHZ_TRIM_LSB: u32 = 0x0;
pub const GC_PMU_FUSE_WR_RC_OSC_32KHZ_TRIM_MASK: u32 = 0xff;
pub const GC_PMU_FUSE_WR_RC_OSC_32KHZ_TRIM_SIZE: u32 = 0x8;
pub const GC_PMU_FUSE_WR_RC_OSC_32KHZ_TRIM_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_WR_RC_OSC_32KHZ_TRIM_OFFSET: u32 = 0x120;
pub const GC_PMU_FUSE_WR_RC_OSC_32KHZ_EN_LSB: u32 = 0x8;
pub const GC_PMU_FUSE_WR_RC_OSC_32KHZ_EN_MASK: u32 = 0x100;
pub const GC_PMU_FUSE_WR_RC_OSC_32KHZ_EN_SIZE: u32 = 0x1;
pub const GC_PMU_FUSE_WR_RC_OSC_32KHZ_EN_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_WR_RC_OSC_32KHZ_EN_OFFSET: u32 = 0x120;
pub const GC_PMU_FUSE_WR_XTL_OSC_26MHZ_TRIM_LSB: u32 = 0x0;
pub const GC_PMU_FUSE_WR_XTL_OSC_26MHZ_TRIM_MASK: u32 = 0xf;
pub const GC_PMU_FUSE_WR_XTL_OSC_26MHZ_TRIM_SIZE: u32 = 0x4;
pub const GC_PMU_FUSE_WR_XTL_OSC_26MHZ_TRIM_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_WR_XTL_OSC_26MHZ_TRIM_OFFSET: u32 = 0x124;
pub const GC_PMU_FUSE_WR_XTL_OSC_26MHZ_EN_LSB: u32 = 0x4;
pub const GC_PMU_FUSE_WR_XTL_OSC_26MHZ_EN_MASK: u32 = 0x10;
pub const GC_PMU_FUSE_WR_XTL_OSC_26MHZ_EN_SIZE: u32 = 0x1;
pub const GC_PMU_FUSE_WR_XTL_OSC_26MHZ_EN_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_WR_XTL_OSC_26MHZ_EN_OFFSET: u32 = 0x124;
pub const GC_PMU_FUSE_WR_LOCK_TESTMODE_LSB: u32 = 0x0;
pub const GC_PMU_FUSE_WR_LOCK_TESTMODE_MASK: u32 = 0x1;
pub const GC_PMU_FUSE_WR_LOCK_TESTMODE_SIZE: u32 = 0x1;
pub const GC_PMU_FUSE_WR_LOCK_TESTMODE_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_WR_LOCK_TESTMODE_OFFSET: u32 = 0x128;
pub const GC_PMU_FUSE_WR_LOCK_DAP_LSB: u32 = 0x1;
pub const GC_PMU_FUSE_WR_LOCK_DAP_MASK: u32 = 0x2;
pub const GC_PMU_FUSE_WR_LOCK_DAP_SIZE: u32 = 0x1;
pub const GC_PMU_FUSE_WR_LOCK_DAP_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_WR_LOCK_DAP_OFFSET: u32 = 0x128;
pub const GC_PMU_FUSE_WR_LOCK_FUSE_LSB: u32 = 0x2;
pub const GC_PMU_FUSE_WR_LOCK_FUSE_MASK: u32 = 0x4;
pub const GC_PMU_FUSE_WR_LOCK_FUSE_SIZE: u32 = 0x1;
pub const GC_PMU_FUSE_WR_LOCK_FUSE_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_WR_LOCK_FUSE_OFFSET: u32 = 0x128;
pub const GC_PMU_FUSE_RD_ID_PKG_LSB: u32 = 0x0;
pub const GC_PMU_FUSE_RD_ID_PKG_MASK: u32 = 0x7;
pub const GC_PMU_FUSE_RD_ID_PKG_SIZE: u32 = 0x3;
pub const GC_PMU_FUSE_RD_ID_PKG_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_RD_ID_PKG_OFFSET: u32 = 0x148;
pub const GC_PMU_FUSE_RD_ID_BIN_LSB: u32 = 0x3;
pub const GC_PMU_FUSE_RD_ID_BIN_MASK: u32 = 0x38;
pub const GC_PMU_FUSE_RD_ID_BIN_SIZE: u32 = 0x3;
pub const GC_PMU_FUSE_RD_ID_BIN_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_RD_ID_BIN_OFFSET: u32 = 0x148;
pub const GC_PMU_FUSE_RD_RC_OSC_26MHZ_TRIM_LSB: u32 = 0x0;
pub const GC_PMU_FUSE_RD_RC_OSC_26MHZ_TRIM_MASK: u32 = 0xfffffff;
pub const GC_PMU_FUSE_RD_RC_OSC_26MHZ_TRIM_SIZE: u32 = 0x1c;
pub const GC_PMU_FUSE_RD_RC_OSC_26MHZ_TRIM_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_RD_RC_OSC_26MHZ_TRIM_OFFSET: u32 = 0x14c;
pub const GC_PMU_FUSE_RD_RC_OSC_26MHZ_EN_LSB: u32 = 0x1c;
pub const GC_PMU_FUSE_RD_RC_OSC_26MHZ_EN_MASK: u32 = 0x10000000;
pub const GC_PMU_FUSE_RD_RC_OSC_26MHZ_EN_SIZE: u32 = 0x1;
pub const GC_PMU_FUSE_RD_RC_OSC_26MHZ_EN_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_RD_RC_OSC_26MHZ_EN_OFFSET: u32 = 0x14c;
pub const GC_PMU_FUSE_RD_RC_OSC_32KHZ_TRIM_LSB: u32 = 0x0;
pub const GC_PMU_FUSE_RD_RC_OSC_32KHZ_TRIM_MASK: u32 = 0xff;
pub const GC_PMU_FUSE_RD_RC_OSC_32KHZ_TRIM_SIZE: u32 = 0x8;
pub const GC_PMU_FUSE_RD_RC_OSC_32KHZ_TRIM_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_RD_RC_OSC_32KHZ_TRIM_OFFSET: u32 = 0x150;
pub const GC_PMU_FUSE_RD_RC_OSC_32KHZ_EN_LSB: u32 = 0x8;
pub const GC_PMU_FUSE_RD_RC_OSC_32KHZ_EN_MASK: u32 = 0x100;
pub const GC_PMU_FUSE_RD_RC_OSC_32KHZ_EN_SIZE: u32 = 0x1;
pub const GC_PMU_FUSE_RD_RC_OSC_32KHZ_EN_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_RD_RC_OSC_32KHZ_EN_OFFSET: u32 = 0x150;
pub const GC_PMU_FUSE_RD_XTL_OSC_26MHZ_TRIM_LSB: u32 = 0x0;
pub const GC_PMU_FUSE_RD_XTL_OSC_26MHZ_TRIM_MASK: u32 = 0xf;
pub const GC_PMU_FUSE_RD_XTL_OSC_26MHZ_TRIM_SIZE: u32 = 0x4;
pub const GC_PMU_FUSE_RD_XTL_OSC_26MHZ_TRIM_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_RD_XTL_OSC_26MHZ_TRIM_OFFSET: u32 = 0x154;
pub const GC_PMU_FUSE_RD_XTL_OSC_26MHZ_EN_LSB: u32 = 0x4;
pub const GC_PMU_FUSE_RD_XTL_OSC_26MHZ_EN_MASK: u32 = 0x10;
pub const GC_PMU_FUSE_RD_XTL_OSC_26MHZ_EN_SIZE: u32 = 0x1;
pub const GC_PMU_FUSE_RD_XTL_OSC_26MHZ_EN_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_RD_XTL_OSC_26MHZ_EN_OFFSET: u32 = 0x154;
pub const GC_PMU_FUSE_RD_LOCK_TESTMODE_LSB: u32 = 0x0;
pub const GC_PMU_FUSE_RD_LOCK_TESTMODE_MASK: u32 = 0x1;
pub const GC_PMU_FUSE_RD_LOCK_TESTMODE_SIZE: u32 = 0x1;
pub const GC_PMU_FUSE_RD_LOCK_TESTMODE_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_RD_LOCK_TESTMODE_OFFSET: u32 = 0x158;
pub const GC_PMU_FUSE_RD_LOCK_DAP_LSB: u32 = 0x1;
pub const GC_PMU_FUSE_RD_LOCK_DAP_MASK: u32 = 0x2;
pub const GC_PMU_FUSE_RD_LOCK_DAP_SIZE: u32 = 0x1;
pub const GC_PMU_FUSE_RD_LOCK_DAP_DEFAULT: u32 = 0x1;
pub const GC_PMU_FUSE_RD_LOCK_DAP_OFFSET: u32 = 0x158;
pub const GC_PMU_FUSE_RD_LOCK_FUSE_LSB: u32 = 0x2;
pub const GC_PMU_FUSE_RD_LOCK_FUSE_MASK: u32 = 0x4;
pub const GC_PMU_FUSE_RD_LOCK_FUSE_SIZE: u32 = 0x1;
pub const GC_PMU_FUSE_RD_LOCK_FUSE_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_RD_LOCK_FUSE_OFFSET: u32 = 0x158;
pub const GC_PMU_FUSE_TIMING_WRITE_LSB: u32 = 0x0;
pub const GC_PMU_FUSE_TIMING_WRITE_MASK: u32 = 0xffff;
pub const GC_PMU_FUSE_TIMING_WRITE_SIZE: u32 = 0x10;
pub const GC_PMU_FUSE_TIMING_WRITE_DEFAULT: u32 = 0x7d;
pub const GC_PMU_FUSE_TIMING_WRITE_OFFSET: u32 = 0x170;
pub const GC_PMU_FUSE_TIMING_READ_LSB: u32 = 0x10;
pub const GC_PMU_FUSE_TIMING_READ_MASK: u32 = 0xffff0000;
pub const GC_PMU_FUSE_TIMING_READ_SIZE: u32 = 0x10;
pub const GC_PMU_FUSE_TIMING_READ_DEFAULT: u32 = 0x8;
pub const GC_PMU_FUSE_TIMING_READ_OFFSET: u32 = 0x170;
pub const GC_PMU_FUSE_OVRD_CSB_LSB: u32 = 0x0;
pub const GC_PMU_FUSE_OVRD_CSB_MASK: u32 = 0x1;
pub const GC_PMU_FUSE_OVRD_CSB_SIZE: u32 = 0x1;
pub const GC_PMU_FUSE_OVRD_CSB_DEFAULT: u32 = 0x1;
pub const GC_PMU_FUSE_OVRD_CSB_OFFSET: u32 = 0x178;
pub const GC_PMU_FUSE_OVRD_PGM_LSB: u32 = 0x1;
pub const GC_PMU_FUSE_OVRD_PGM_MASK: u32 = 0x2;
pub const GC_PMU_FUSE_OVRD_PGM_SIZE: u32 = 0x1;
pub const GC_PMU_FUSE_OVRD_PGM_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_OVRD_PGM_OFFSET: u32 = 0x178;
pub const GC_PMU_FUSE_OVRD_SCK_LSB: u32 = 0x2;
pub const GC_PMU_FUSE_OVRD_SCK_MASK: u32 = 0x4;
pub const GC_PMU_FUSE_OVRD_SCK_SIZE: u32 = 0x1;
pub const GC_PMU_FUSE_OVRD_SCK_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_OVRD_SCK_OFFSET: u32 = 0x178;
pub const GC_PMU_FUSE_DBG_STATE_LSB: u32 = 0x0;
pub const GC_PMU_FUSE_DBG_STATE_MASK: u32 = 0xf;
pub const GC_PMU_FUSE_DBG_STATE_SIZE: u32 = 0x4;
pub const GC_PMU_FUSE_DBG_STATE_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_DBG_STATE_OFFSET: u32 = 0x17c;
pub const GC_PMU_FUSE_DBG_IDLE_LSB: u32 = 0x4;
pub const GC_PMU_FUSE_DBG_IDLE_MASK: u32 = 0x10;
pub const GC_PMU_FUSE_DBG_IDLE_SIZE: u32 = 0x1;
pub const GC_PMU_FUSE_DBG_IDLE_DEFAULT: u32 = 0x0;
pub const GC_PMU_FUSE_DBG_IDLE_OFFSET: u32 = 0x17c;
pub const GC_PMU_ICTRL_SLEEP_LSB: u32 = 0x0;
pub const GC_PMU_ICTRL_SLEEP_MASK: u32 = 0x1;
pub const GC_PMU_ICTRL_SLEEP_SIZE: u32 = 0x1;
pub const GC_PMU_ICTRL_SLEEP_DEFAULT: u32 = 0x0;
pub const GC_PMU_ICTRL_SLEEP_OFFSET: u32 = 0x180;
pub const GC_PMU_ISTAT_SLEEP_LSB: u32 = 0x0;
pub const GC_PMU_ISTAT_SLEEP_MASK: u32 = 0x1;
pub const GC_PMU_ISTAT_SLEEP_SIZE: u32 = 0x1;
pub const GC_PMU_ISTAT_SLEEP_DEFAULT: u32 = 0x0;
pub const GC_PMU_ISTAT_SLEEP_OFFSET: u32 = 0x184;
pub const GC_PMU_ISTAT_HIBER_LSB: u32 = 0x1;
pub const GC_PMU_ISTAT_HIBER_MASK: u32 = 0x2;
pub const GC_PMU_ISTAT_HIBER_SIZE: u32 = 0x1;
pub const GC_PMU_ISTAT_HIBER_DEFAULT: u32 = 0x0;
pub const GC_PMU_ISTAT_HIBER_OFFSET: u32 = 0x184;
pub const GC_PMU_ISTAT_PWRDN_LSB: u32 = 0x2;
pub const GC_PMU_ISTAT_PWRDN_MASK: u32 = 0x4;
pub const GC_PMU_ISTAT_PWRDN_SIZE: u32 = 0x1;
pub const GC_PMU_ISTAT_PWRDN_DEFAULT: u32 = 0x0;
pub const GC_PMU_ISTAT_PWRDN_OFFSET: u32 = 0x184;
pub const GC_PMU_ANTEST_TOP_CTRL_ATEST_PAD_ENB_LSB: u32 = 0x0;
pub const GC_PMU_ANTEST_TOP_CTRL_ATEST_PAD_ENB_MASK: u32 = 0x1;
pub const GC_PMU_ANTEST_TOP_CTRL_ATEST_PAD_ENB_SIZE: u32 = 0x1;
pub const GC_PMU_ANTEST_TOP_CTRL_ATEST_PAD_ENB_DEFAULT: u32 = 0x1;
pub const GC_PMU_ANTEST_TOP_CTRL_ATEST_PAD_ENB_OFFSET: u32 = 0x1008;
pub const GC_PMU_ANTEST_TOP_CTRL_ATEST_CLAMP_EN_LSB: u32 = 0x1;
pub const GC_PMU_ANTEST_TOP_CTRL_ATEST_CLAMP_EN_MASK: u32 = 0x2;
pub const GC_PMU_ANTEST_TOP_CTRL_ATEST_CLAMP_EN_SIZE: u32 = 0x1;
pub const GC_PMU_ANTEST_TOP_CTRL_ATEST_CLAMP_EN_DEFAULT: u32 = 0x1;
pub const GC_PMU_ANTEST_TOP_CTRL_ATEST_CLAMP_EN_OFFSET: u32 = 0x1008;
pub const GC_PMU_HW_CONTROLS_LNA_PDB_LSB: u32 = 0x0;
pub const GC_PMU_HW_CONTROLS_LNA_PDB_MASK: u32 = 0x1;
pub const GC_PMU_HW_CONTROLS_LNA_PDB_SIZE: u32 = 0x1;
pub const GC_PMU_HW_CONTROLS_LNA_PDB_DEFAULT: u32 = 0x0;
pub const GC_PMU_HW_CONTROLS_LNA_PDB_OFFSET: u32 = 0x101c;
pub const GC_PMU_HW_CONTROLS_LNA_PKDET_PDB_LSB: u32 = 0x1;
pub const GC_PMU_HW_CONTROLS_LNA_PKDET_PDB_MASK: u32 = 0x2;
pub const GC_PMU_HW_CONTROLS_LNA_PKDET_PDB_SIZE: u32 = 0x1;
pub const GC_PMU_HW_CONTROLS_LNA_PKDET_PDB_DEFAULT: u32 = 0x0;
pub const GC_PMU_HW_CONTROLS_LNA_PKDET_PDB_OFFSET: u32 = 0x101c;
pub const GC_PMU_HW_CONTROLS_AUXADC_PDB_LSB: u32 = 0x2;
pub const GC_PMU_HW_CONTROLS_AUXADC_PDB_MASK: u32 = 0x4;
pub const GC_PMU_HW_CONTROLS_AUXADC_PDB_SIZE: u32 = 0x1;
pub const GC_PMU_HW_CONTROLS_AUXADC_PDB_DEFAULT: u32 = 0x0;
pub const GC_PMU_HW_CONTROLS_AUXADC_PDB_OFFSET: u32 = 0x101c;
pub const GC_PMU_HW_CONTROLS_PA_PDB_LSB: u32 = 0x3;
pub const GC_PMU_HW_CONTROLS_PA_PDB_MASK: u32 = 0x8;
pub const GC_PMU_HW_CONTROLS_PA_PDB_SIZE: u32 = 0x1;
pub const GC_PMU_HW_CONTROLS_PA_PDB_DEFAULT: u32 = 0x0;
pub const GC_PMU_HW_CONTROLS_PA_PDB_OFFSET: u32 = 0x101c;
pub const GC_PMU_HW_CONTROLS_PA_PDB_EXT_LSB: u32 = 0x4;
pub const GC_PMU_HW_CONTROLS_PA_PDB_EXT_MASK: u32 = 0x10;
pub const GC_PMU_HW_CONTROLS_PA_PDB_EXT_SIZE: u32 = 0x1;
pub const GC_PMU_HW_CONTROLS_PA_PDB_EXT_DEFAULT: u32 = 0x0;
pub const GC_PMU_HW_CONTROLS_PA_PDB_EXT_OFFSET: u32 = 0x101c;
pub const GC_PMU_ANTEST_TRNG_VLDO_EN_LSB: u32 = 0x0;
pub const GC_PMU_ANTEST_TRNG_VLDO_EN_MASK: u32 = 0x1;
pub const GC_PMU_ANTEST_TRNG_VLDO_EN_SIZE: u32 = 0x1;
pub const GC_PMU_ANTEST_TRNG_VLDO_EN_DEFAULT: u32 = 0x0;
pub const GC_PMU_ANTEST_TRNG_VLDO_EN_OFFSET: u32 = 0x1024;
pub const GC_PMU_ANTEST_TEMP_DIFF_EN_LSB: u32 = 0x0;
pub const GC_PMU_ANTEST_TEMP_DIFF_EN_MASK: u32 = 0x1;
pub const GC_PMU_ANTEST_TEMP_DIFF_EN_SIZE: u32 = 0x1;
pub const GC_PMU_ANTEST_TEMP_DIFF_EN_DEFAULT: u32 = 0x0;
pub const GC_PMU_ANTEST_TEMP_DIFF_EN_OFFSET: u32 = 0x1028;
pub const GC_PMU_ANTEST_TEMP_CM_EN_LSB: u32 = 0x1;
pub const GC_PMU_ANTEST_TEMP_CM_EN_MASK: u32 = 0x2;
pub const GC_PMU_ANTEST_TEMP_CM_EN_SIZE: u32 = 0x1;
pub const GC_PMU_ANTEST_TEMP_CM_EN_DEFAULT: u32 = 0x0;
pub const GC_PMU_ANTEST_TEMP_CM_EN_OFFSET: u32 = 0x1028;
pub const GC_PMU_ANTEST_TEMP_REF_EN_LSB: u32 = 0x2;
pub const GC_PMU_ANTEST_TEMP_REF_EN_MASK: u32 = 0x4;
pub const GC_PMU_ANTEST_TEMP_REF_EN_SIZE: u32 = 0x1;
pub const GC_PMU_ANTEST_TEMP_REF_EN_DEFAULT: u32 = 0x0;
pub const GC_PMU_ANTEST_TEMP_REF_EN_OFFSET: u32 = 0x1028;
pub const GC_PMU_ANTEST_TEMP_VPTAT_EN_LSB: u32 = 0x3;
pub const GC_PMU_ANTEST_TEMP_VPTAT_EN_MASK: u32 = 0x8;
pub const GC_PMU_ANTEST_TEMP_VPTAT_EN_SIZE: u32 = 0x1;
pub const GC_PMU_ANTEST_TEMP_VPTAT_EN_DEFAULT: u32 = 0x0;
pub const GC_PMU_ANTEST_TEMP_VPTAT_EN_OFFSET: u32 = 0x1028;
pub const GC_PMU_TESTBUS_CTRL_TEST_MUX_CTRL_LSB: u32 = 0x0;
pub const GC_PMU_TESTBUS_CTRL_TEST_MUX_CTRL_MASK: u32 = 0xf;
pub const GC_PMU_TESTBUS_CTRL_TEST_MUX_CTRL_SIZE: u32 = 0x4;
pub const GC_PMU_TESTBUS_CTRL_TEST_MUX_CTRL_DEFAULT: u32 = 0x0;
pub const GC_PMU_TESTBUS_CTRL_TEST_MUX_CTRL_OFFSET: u32 = 0x2000;
pub const GC_PMU_TESTBUS_CTRL_TEST_MUX_SUB_CTRL_LSB: u32 = 0x4;
pub const GC_PMU_TESTBUS_CTRL_TEST_MUX_SUB_CTRL_MASK: u32 = 0xf0;
pub const GC_PMU_TESTBUS_CTRL_TEST_MUX_SUB_CTRL_SIZE: u32 = 0x4;
pub const GC_PMU_TESTBUS_CTRL_TEST_MUX_SUB_CTRL_DEFAULT: u32 = 0x0;
pub const GC_PMU_TESTBUS_CTRL_TEST_MUX_SUB_CTRL_OFFSET: u32 = 0x2000;
pub const GC_PMU_CHIP_ID_JTAG_STANDARD_LSB: u32 = 0x0;
pub const GC_PMU_CHIP_ID_JTAG_STANDARD_MASK: u32 = 0x1;
pub const GC_PMU_CHIP_ID_JTAG_STANDARD_SIZE: u32 = 0x1;
pub const GC_PMU_CHIP_ID_JTAG_STANDARD_DEFAULT: u32 = 0x1;
pub const GC_PMU_CHIP_ID_JTAG_STANDARD_OFFSET: u32 = 0x1fff8;
pub const GC_PMU_CHIP_ID_MFG_ID_LSB: u32 = 0x1;
pub const GC_PMU_CHIP_ID_MFG_ID_MASK: u32 = 0xffe;
pub const GC_PMU_CHIP_ID_MFG_ID_SIZE: u32 = 0xb;
pub const GC_PMU_CHIP_ID_MFG_ID_DEFAULT: u32 = 0x4a6;
pub const GC_PMU_CHIP_ID_MFG_ID_OFFSET: u32 = 0x1fff8;
pub const GC_PMU_CHIP_ID_PART_NUM_LSB: u32 = 0xc;
pub const GC_PMU_CHIP_ID_PART_NUM_MASK: u32 = 0xffff000;
pub const GC_PMU_CHIP_ID_PART_NUM_SIZE: u32 = 0x10;
pub const GC_PMU_CHIP_ID_PART_NUM_DEFAULT: u32 = 0x4856;
pub const GC_PMU_CHIP_ID_PART_NUM_OFFSET: u32 = 0x1fff8;
pub const GC_PMU_CHIP_ID_REVISION_LSB: u32 = 0x1c;
pub const GC_PMU_CHIP_ID_REVISION_MASK: u32 = 0xf0000000;
pub const GC_PMU_CHIP_ID_REVISION_SIZE: u32 = 0x4;
pub const GC_PMU_CHIP_ID_REVISION_DEFAULT: u32 = 0x1;
pub const GC_PMU_CHIP_ID_REVISION_OFFSET: u32 = 0x1fff8;
pub const GC_PMU_VERSION_CHANGE_LSB: u32 = 0x0;
pub const GC_PMU_VERSION_CHANGE_MASK: u32 = 0xffffff;
pub const GC_PMU_VERSION_CHANGE_SIZE: u32 = 0x18;
pub const GC_PMU_VERSION_CHANGE_DEFAULT: u32 = 0xc244;
pub const GC_PMU_VERSION_CHANGE_OFFSET: u32 = 0x1fffc;
pub const GC_PMU_VERSION_REVISION_LSB: u32 = 0x18;
pub const GC_PMU_VERSION_REVISION_MASK: u32 = 0xff000000;
pub const GC_PMU_VERSION_REVISION_SIZE: u32 = 0x8;
pub const GC_PMU_VERSION_REVISION_DEFAULT: u32 = 0x11;
pub const GC_PMU_VERSION_REVISION_OFFSET: u32 = 0x1fffc;
pub const GC_RBOX_VERSION_CHANGE_LSB: u32 = 0x0;
pub const GC_RBOX_VERSION_CHANGE_MASK: u32 = 0xffffff;
pub const GC_RBOX_VERSION_CHANGE_SIZE: u32 = 0x18;
pub const GC_RBOX_VERSION_CHANGE_DEFAULT: u32 = 0xc16f;
pub const GC_RBOX_VERSION_CHANGE_OFFSET: u32 = 0x18;
pub const GC_RBOX_VERSION_REVISION_LSB: u32 = 0x18;
pub const GC_RBOX_VERSION_REVISION_MASK: u32 = 0xff000000;
pub const GC_RBOX_VERSION_REVISION_SIZE: u32 = 0x8;
pub const GC_RBOX_VERSION_REVISION_DEFAULT: u32 = 0x6;
pub const GC_RBOX_VERSION_REVISION_OFFSET: u32 = 0x18;
pub const GC_RTC_CTRL_X_RTC_MUX_CTRL_3P3_LSB: u32 = 0x0;
pub const GC_RTC_CTRL_X_RTC_MUX_CTRL_3P3_MASK: u32 = 0xf;
pub const GC_RTC_CTRL_X_RTC_MUX_CTRL_3P3_SIZE: u32 = 0x4;
pub const GC_RTC_CTRL_X_RTC_MUX_CTRL_3P3_DEFAULT: u32 = 0x1;
pub const GC_RTC_CTRL_X_RTC_MUX_CTRL_3P3_OFFSET: u32 = 0x0;
pub const GC_RTC_CTRL_X_RTC_RC_CTRL_3P3_LSB: u32 = 0x4;
pub const GC_RTC_CTRL_X_RTC_RC_CTRL_3P3_MASK: u32 = 0xff0;
pub const GC_RTC_CTRL_X_RTC_RC_CTRL_3P3_SIZE: u32 = 0x8;
pub const GC_RTC_CTRL_X_RTC_RC_CTRL_3P3_DEFAULT: u32 = 0xf0;
pub const GC_RTC_CTRL_X_RTC_RC_CTRL_3P3_OFFSET: u32 = 0x0;
pub const GC_RTC_CTRL_X_RTC_XTL_INSTALLED_3P3_LSB: u32 = 0xc;
pub const GC_RTC_CTRL_X_RTC_XTL_INSTALLED_3P3_MASK: u32 = 0x1000;
pub const GC_RTC_CTRL_X_RTC_XTL_INSTALLED_3P3_SIZE: u32 = 0x1;
pub const GC_RTC_CTRL_X_RTC_XTL_INSTALLED_3P3_DEFAULT: u32 = 0x0;
pub const GC_RTC_CTRL_X_RTC_XTL_INSTALLED_3P3_OFFSET: u32 = 0x0;
pub const GC_RTC_CTRL_X_RTC_XTL_ITRIM_3P3_LSB: u32 = 0xd;
pub const GC_RTC_CTRL_X_RTC_XTL_ITRIM_3P3_MASK: u32 = 0x6000;
pub const GC_RTC_CTRL_X_RTC_XTL_ITRIM_3P3_SIZE: u32 = 0x2;
pub const GC_RTC_CTRL_X_RTC_XTL_ITRIM_3P3_DEFAULT: u32 = 0x1;
pub const GC_RTC_CTRL_X_RTC_XTL_ITRIM_3P3_OFFSET: u32 = 0x0;
pub const GC_RTC_CTRL_X_RTC_XTL_CTRIM_3P3_LSB: u32 = 0xf;
pub const GC_RTC_CTRL_X_RTC_XTL_CTRIM_3P3_MASK: u32 = 0x78000;
pub const GC_RTC_CTRL_X_RTC_XTL_CTRIM_3P3_SIZE: u32 = 0x4;
pub const GC_RTC_CTRL_X_RTC_XTL_CTRIM_3P3_DEFAULT: u32 = 0x4;
pub const GC_RTC_CTRL_X_RTC_XTL_CTRIM_3P3_OFFSET: u32 = 0x0;
pub const GC_RTC_SETHOLD_EN_LSB: u32 = 0x0;
pub const GC_RTC_SETHOLD_EN_MASK: u32 = 0x1;
pub const GC_RTC_SETHOLD_EN_SIZE: u32 = 0x1;
pub const GC_RTC_SETHOLD_EN_DEFAULT: u32 = 0x0;
pub const GC_RTC_SETHOLD_EN_OFFSET: u32 = 0x8;
pub const GC_RTC_CLRHOLD_EN_LSB: u32 = 0x0;
pub const GC_RTC_CLRHOLD_EN_MASK: u32 = 0x1;
pub const GC_RTC_CLRHOLD_EN_SIZE: u32 = 0x1;
pub const GC_RTC_CLRHOLD_EN_DEFAULT: u32 = 0x0;
pub const GC_RTC_CLRHOLD_EN_OFFSET: u32 = 0xc;
pub const GC_SHA_CFG_EN_EN_BIG_ENDIAN_LSB: u32 = 0x0;
pub const GC_SHA_CFG_EN_EN_BIG_ENDIAN_MASK: u32 = 0x1;
pub const GC_SHA_CFG_EN_EN_BIG_ENDIAN_SIZE: u32 = 0x1;
pub const GC_SHA_CFG_EN_EN_BIG_ENDIAN_DEFAULT: u32 = 0x1;
pub const GC_SHA_CFG_EN_EN_BIG_ENDIAN_OFFSET: u32 = 0x8;
pub const GC_SHA_CFG_EN_EN_SHA1_LSB: u32 = 0x1;
pub const GC_SHA_CFG_EN_EN_SHA1_MASK: u32 = 0x2;
pub const GC_SHA_CFG_EN_EN_SHA1_SIZE: u32 = 0x1;
pub const GC_SHA_CFG_EN_EN_SHA1_DEFAULT: u32 = 0x0;
pub const GC_SHA_CFG_EN_EN_SHA1_OFFSET: u32 = 0x8;
pub const GC_SHA_CFG_EN_EN_STEP_LSB: u32 = 0x2;
pub const GC_SHA_CFG_EN_EN_STEP_MASK: u32 = 0x4;
pub const GC_SHA_CFG_EN_EN_STEP_SIZE: u32 = 0x1;
pub const GC_SHA_CFG_EN_EN_STEP_DEFAULT: u32 = 0x0;
pub const GC_SHA_CFG_EN_EN_STEP_OFFSET: u32 = 0x8;
pub const GC_SHA_CFG_EN_EN_BUS_ERROR_LSB: u32 = 0x3;
pub const GC_SHA_CFG_EN_EN_BUS_ERROR_MASK: u32 = 0x8;
pub const GC_SHA_CFG_EN_EN_BUS_ERROR_SIZE: u32 = 0x1;
pub const GC_SHA_CFG_EN_EN_BUS_ERROR_DEFAULT: u32 = 0x0;
pub const GC_SHA_CFG_EN_EN_BUS_ERROR_OFFSET: u32 = 0x8;
pub const GC_SHA_CFG_EN_RESERVED0_LSB: u32 = 0x4;
pub const GC_SHA_CFG_EN_RESERVED0_MASK: u32 = 0xfff0;
pub const GC_SHA_CFG_EN_RESERVED0_SIZE: u32 = 0xc;
pub const GC_SHA_CFG_EN_RESERVED0_DEFAULT: u32 = 0x0;
pub const GC_SHA_CFG_EN_RESERVED0_OFFSET: u32 = 0x8;
pub const GC_SHA_CFG_EN_INT_EN_SHA_DONE_LSB: u32 = 0x10;
pub const GC_SHA_CFG_EN_INT_EN_SHA_DONE_MASK: u32 = 0x10000;
pub const GC_SHA_CFG_EN_INT_EN_SHA_DONE_SIZE: u32 = 0x1;
pub const GC_SHA_CFG_EN_INT_EN_SHA_DONE_DEFAULT: u32 = 0x0;
pub const GC_SHA_CFG_EN_INT_EN_SHA_DONE_OFFSET: u32 = 0x8;
pub const GC_SHA_CFG_EN_INT_MASK_SHA_DONE_LSB: u32 = 0x11;
pub const GC_SHA_CFG_EN_INT_MASK_SHA_DONE_MASK: u32 = 0x20000;
pub const GC_SHA_CFG_EN_INT_MASK_SHA_DONE_SIZE: u32 = 0x1;
pub const GC_SHA_CFG_EN_INT_MASK_SHA_DONE_DEFAULT: u32 = 0x0;
pub const GC_SHA_CFG_EN_INT_MASK_SHA_DONE_OFFSET: u32 = 0x8;
pub const GC_SHA_CFG_EN_RESERVED1_LSB: u32 = 0x12;
pub const GC_SHA_CFG_EN_RESERVED1_MASK: u32 = 0xfffc0000;
pub const GC_SHA_CFG_EN_RESERVED1_SIZE: u32 = 0xe;
pub const GC_SHA_CFG_EN_RESERVED1_DEFAULT: u32 = 0x0;
pub const GC_SHA_CFG_EN_RESERVED1_OFFSET: u32 = 0x8;
pub const GC_SHA_TRIG_TRIG_GO_LSB: u32 = 0x0;
pub const GC_SHA_TRIG_TRIG_GO_MASK: u32 = 0x1;
pub const GC_SHA_TRIG_TRIG_GO_SIZE: u32 = 0x1;
pub const GC_SHA_TRIG_TRIG_GO_DEFAULT: u32 = 0x0;
pub const GC_SHA_TRIG_TRIG_GO_OFFSET: u32 = 0xc;
pub const GC_SHA_TRIG_TRIG_RESETN_LSB: u32 = 0x1;
pub const GC_SHA_TRIG_TRIG_RESETN_MASK: u32 = 0x2;
pub const GC_SHA_TRIG_TRIG_RESETN_SIZE: u32 = 0x1;
pub const GC_SHA_TRIG_TRIG_RESETN_DEFAULT: u32 = 0x1;
pub const GC_SHA_TRIG_TRIG_RESETN_OFFSET: u32 = 0xc;
pub const GC_SHA_TRIG_TRIG_STEP_LSB: u32 = 0x2;
pub const GC_SHA_TRIG_TRIG_STEP_MASK: u32 = 0x4;
pub const GC_SHA_TRIG_TRIG_STEP_SIZE: u32 = 0x1;
pub const GC_SHA_TRIG_TRIG_STEP_DEFAULT: u32 = 0x0;
pub const GC_SHA_TRIG_TRIG_STEP_OFFSET: u32 = 0xc;
pub const GC_SPI_CTRL_CPOL_LSB: u32 = 0x0;
pub const GC_SPI_CTRL_CPOL_MASK: u32 = 0x1;
pub const GC_SPI_CTRL_CPOL_SIZE: u32 = 0x1;
pub const GC_SPI_CTRL_CPOL_DEFAULT: u32 = 0x0;
pub const GC_SPI_CTRL_CPOL_OFFSET: u32 = 0x0;
pub const GC_SPI_CTRL_CPHA_LSB: u32 = 0x1;
pub const GC_SPI_CTRL_CPHA_MASK: u32 = 0x2;
pub const GC_SPI_CTRL_CPHA_SIZE: u32 = 0x1;
pub const GC_SPI_CTRL_CPHA_DEFAULT: u32 = 0x0;
pub const GC_SPI_CTRL_CPHA_OFFSET: u32 = 0x0;
pub const GC_SPI_CTRL_CSBSU_LSB: u32 = 0x2;
pub const GC_SPI_CTRL_CSBSU_MASK: u32 = 0x3c;
pub const GC_SPI_CTRL_CSBSU_SIZE: u32 = 0x4;
pub const GC_SPI_CTRL_CSBSU_DEFAULT: u32 = 0x0;
pub const GC_SPI_CTRL_CSBSU_OFFSET: u32 = 0x0;
pub const GC_SPI_CTRL_CSBHLD_LSB: u32 = 0x6;
pub const GC_SPI_CTRL_CSBHLD_MASK: u32 = 0x3c0;
pub const GC_SPI_CTRL_CSBHLD_SIZE: u32 = 0x4;
pub const GC_SPI_CTRL_CSBHLD_DEFAULT: u32 = 0x0;
pub const GC_SPI_CTRL_CSBHLD_OFFSET: u32 = 0x0;
pub const GC_SPI_CTRL_IDIV_LSB: u32 = 0xa;
pub const GC_SPI_CTRL_IDIV_MASK: u32 = 0x3ffc00;
pub const GC_SPI_CTRL_IDIV_SIZE: u32 = 0xc;
pub const GC_SPI_CTRL_IDIV_DEFAULT: u32 = 0x2;
pub const GC_SPI_CTRL_IDIV_OFFSET: u32 = 0x0;
pub const GC_SPI_CTRL_CSBPOL_LSB: u32 = 0x16;
pub const GC_SPI_CTRL_CSBPOL_MASK: u32 = 0x400000;
pub const GC_SPI_CTRL_CSBPOL_SIZE: u32 = 0x1;
pub const GC_SPI_CTRL_CSBPOL_DEFAULT: u32 = 0x0;
pub const GC_SPI_CTRL_CSBPOL_OFFSET: u32 = 0x0;
pub const GC_SPI_CTRL_TXBITOR_LSB: u32 = 0x17;
pub const GC_SPI_CTRL_TXBITOR_MASK: u32 = 0x800000;
pub const GC_SPI_CTRL_TXBITOR_SIZE: u32 = 0x1;
pub const GC_SPI_CTRL_TXBITOR_DEFAULT: u32 = 0x1;
pub const GC_SPI_CTRL_TXBITOR_OFFSET: u32 = 0x0;
pub const GC_SPI_CTRL_TXBYTOR_LSB: u32 = 0x18;
pub const GC_SPI_CTRL_TXBYTOR_MASK: u32 = 0x1000000;
pub const GC_SPI_CTRL_TXBYTOR_SIZE: u32 = 0x1;
pub const GC_SPI_CTRL_TXBYTOR_DEFAULT: u32 = 0x0;
pub const GC_SPI_CTRL_TXBYTOR_OFFSET: u32 = 0x0;
pub const GC_SPI_CTRL_RXBITOR_LSB: u32 = 0x19;
pub const GC_SPI_CTRL_RXBITOR_MASK: u32 = 0x2000000;
pub const GC_SPI_CTRL_RXBITOR_SIZE: u32 = 0x1;
pub const GC_SPI_CTRL_RXBITOR_DEFAULT: u32 = 0x1;
pub const GC_SPI_CTRL_RXBITOR_OFFSET: u32 = 0x0;
pub const GC_SPI_CTRL_RXBYTOR_LSB: u32 = 0x1a;
pub const GC_SPI_CTRL_RXBYTOR_MASK: u32 = 0x4000000;
pub const GC_SPI_CTRL_RXBYTOR_SIZE: u32 = 0x1;
pub const GC_SPI_CTRL_RXBYTOR_DEFAULT: u32 = 0x0;
pub const GC_SPI_CTRL_RXBYTOR_OFFSET: u32 = 0x0;
pub const GC_SPI_XACT_START_LSB: u32 = 0x0;
pub const GC_SPI_XACT_START_MASK: u32 = 0x1;
pub const GC_SPI_XACT_START_SIZE: u32 = 0x1;
pub const GC_SPI_XACT_START_DEFAULT: u32 = 0x0;
pub const GC_SPI_XACT_START_OFFSET: u32 = 0x4;
pub const GC_SPI_XACT_BCNT_LSB: u32 = 0x1;
pub const GC_SPI_XACT_BCNT_MASK: u32 = 0xe;
pub const GC_SPI_XACT_BCNT_SIZE: u32 = 0x3;
pub const GC_SPI_XACT_BCNT_DEFAULT: u32 = 0x7;
pub const GC_SPI_XACT_BCNT_OFFSET: u32 = 0x4;
pub const GC_SPI_XACT_SIZE_LSB: u32 = 0x4;
pub const GC_SPI_XACT_SIZE_MASK: u32 = 0x7f0;
pub const GC_SPI_XACT_SIZE_SIZE: u32 = 0x7;
pub const GC_SPI_XACT_SIZE_DEFAULT: u32 = 0x0;
pub const GC_SPI_XACT_SIZE_OFFSET: u32 = 0x4;
pub const GC_SPI_XACT_RDY_POLL_LSB: u32 = 0xb;
pub const GC_SPI_XACT_RDY_POLL_MASK: u32 = 0x800;
pub const GC_SPI_XACT_RDY_POLL_SIZE: u32 = 0x1;
pub const GC_SPI_XACT_RDY_POLL_DEFAULT: u32 = 0x0;
pub const GC_SPI_XACT_RDY_POLL_OFFSET: u32 = 0x4;
pub const GC_SPI_XACT_RDY_POLL_DLY_LSB: u32 = 0xc;
pub const GC_SPI_XACT_RDY_POLL_DLY_MASK: u32 = 0x1f000;
pub const GC_SPI_XACT_RDY_POLL_DLY_SIZE: u32 = 0x5;
pub const GC_SPI_XACT_RDY_POLL_DLY_DEFAULT: u32 = 0x0;
pub const GC_SPI_XACT_RDY_POLL_DLY_OFFSET: u32 = 0x4;
pub const GC_SPI_ICTRL_TXDONE_LSB: u32 = 0x0;
pub const GC_SPI_ICTRL_TXDONE_MASK: u32 = 0x1;
pub const GC_SPI_ICTRL_TXDONE_SIZE: u32 = 0x1;
pub const GC_SPI_ICTRL_TXDONE_DEFAULT: u32 = 0x0;
pub const GC_SPI_ICTRL_TXDONE_OFFSET: u32 = 0x8;
pub const GC_SPI_ISTATE_TXDONE_LSB: u32 = 0x0;
pub const GC_SPI_ISTATE_TXDONE_MASK: u32 = 0x1;
pub const GC_SPI_ISTATE_TXDONE_SIZE: u32 = 0x1;
pub const GC_SPI_ISTATE_TXDONE_DEFAULT: u32 = 0x0;
pub const GC_SPI_ISTATE_TXDONE_OFFSET: u32 = 0xc;
pub const GC_SPI_ISTATE_CLR_TXDONE_LSB: u32 = 0x0;
pub const GC_SPI_ISTATE_CLR_TXDONE_MASK: u32 = 0x1;
pub const GC_SPI_ISTATE_CLR_TXDONE_SIZE: u32 = 0x1;
pub const GC_SPI_ISTATE_CLR_TXDONE_DEFAULT: u32 = 0x0;
pub const GC_SPI_ISTATE_CLR_TXDONE_OFFSET: u32 = 0x10;
pub const GC_SPI_OVRD_SCKEN_LSB: u32 = 0x0;
pub const GC_SPI_OVRD_SCKEN_MASK: u32 = 0x1;
pub const GC_SPI_OVRD_SCKEN_SIZE: u32 = 0x1;
pub const GC_SPI_OVRD_SCKEN_DEFAULT: u32 = 0x0;
pub const GC_SPI_OVRD_SCKEN_OFFSET: u32 = 0x14;
pub const GC_SPI_OVRD_SCKVAL_LSB: u32 = 0x1;
pub const GC_SPI_OVRD_SCKVAL_MASK: u32 = 0x2;
pub const GC_SPI_OVRD_SCKVAL_SIZE: u32 = 0x1;
pub const GC_SPI_OVRD_SCKVAL_DEFAULT: u32 = 0x0;
pub const GC_SPI_OVRD_SCKVAL_OFFSET: u32 = 0x14;
pub const GC_SPI_OVRD_CSBEN_LSB: u32 = 0x2;
pub const GC_SPI_OVRD_CSBEN_MASK: u32 = 0x4;
pub const GC_SPI_OVRD_CSBEN_SIZE: u32 = 0x1;
pub const GC_SPI_OVRD_CSBEN_DEFAULT: u32 = 0x0;
pub const GC_SPI_OVRD_CSBEN_OFFSET: u32 = 0x14;
pub const GC_SPI_OVRD_CSBVAL_LSB: u32 = 0x3;
pub const GC_SPI_OVRD_CSBVAL_MASK: u32 = 0x8;
pub const GC_SPI_OVRD_CSBVAL_SIZE: u32 = 0x1;
pub const GC_SPI_OVRD_CSBVAL_DEFAULT: u32 = 0x1;
pub const GC_SPI_OVRD_CSBVAL_OFFSET: u32 = 0x14;
pub const GC_SPI_OVRD_MOSIEN_LSB: u32 = 0x4;
pub const GC_SPI_OVRD_MOSIEN_MASK: u32 = 0x10;
pub const GC_SPI_OVRD_MOSIEN_SIZE: u32 = 0x1;
pub const GC_SPI_OVRD_MOSIEN_DEFAULT: u32 = 0x0;
pub const GC_SPI_OVRD_MOSIEN_OFFSET: u32 = 0x14;
pub const GC_SPI_OVRD_MOSIVAL_LSB: u32 = 0x5;
pub const GC_SPI_OVRD_MOSIVAL_MASK: u32 = 0x20;
pub const GC_SPI_OVRD_MOSIVAL_SIZE: u32 = 0x1;
pub const GC_SPI_OVRD_MOSIVAL_DEFAULT: u32 = 0x0;
pub const GC_SPI_OVRD_MOSIVAL_OFFSET: u32 = 0x14;
pub const GC_SPI_VAL_MISO_LSB: u32 = 0x0;
pub const GC_SPI_VAL_MISO_MASK: u32 = 0x1;
pub const GC_SPI_VAL_MISO_SIZE: u32 = 0x1;
pub const GC_SPI_VAL_MISO_DEFAULT: u32 = 0x0;
pub const GC_SPI_VAL_MISO_OFFSET: u32 = 0x18;
pub const GC_SPI_VAL_MOSI_LSB: u32 = 0x1;
pub const GC_SPI_VAL_MOSI_MASK: u32 = 0x2;
pub const GC_SPI_VAL_MOSI_SIZE: u32 = 0x1;
pub const GC_SPI_VAL_MOSI_DEFAULT: u32 = 0x0;
pub const GC_SPI_VAL_MOSI_OFFSET: u32 = 0x18;
pub const GC_SPI_VAL_CSB_LSB: u32 = 0x2;
pub const GC_SPI_VAL_CSB_MASK: u32 = 0x4;
pub const GC_SPI_VAL_CSB_SIZE: u32 = 0x1;
pub const GC_SPI_VAL_CSB_DEFAULT: u32 = 0x0;
pub const GC_SPI_VAL_CSB_OFFSET: u32 = 0x18;
pub const GC_SPI_VAL_SCK_LSB: u32 = 0x3;
pub const GC_SPI_VAL_SCK_MASK: u32 = 0x8;
pub const GC_SPI_VAL_SCK_SIZE: u32 = 0x1;
pub const GC_SPI_VAL_SCK_DEFAULT: u32 = 0x0;
pub const GC_SPI_VAL_SCK_OFFSET: u32 = 0x18;
pub const GC_SPI_ITOP_TXDONE_LSB: u32 = 0x0;
pub const GC_SPI_ITOP_TXDONE_MASK: u32 = 0x1;
pub const GC_SPI_ITOP_TXDONE_SIZE: u32 = 0x1;
pub const GC_SPI_ITOP_TXDONE_DEFAULT: u32 = 0x0;
pub const GC_SPI_ITOP_TXDONE_OFFSET: u32 = 0xf04;
pub const GC_SPS_CTRL_MODE_LSB: u32 = 0x0;
pub const GC_SPS_CTRL_MODE_MASK: u32 = 0x3;
pub const GC_SPS_CTRL_MODE_SIZE: u32 = 0x2;
pub const GC_SPS_CTRL_MODE_DEFAULT: u32 = 0x1;
pub const GC_SPS_CTRL_MODE_OFFSET: u32 = 0x0;
pub const GC_SPS_CTRL_CPHA_LSB: u32 = 0x2;
pub const GC_SPS_CTRL_CPHA_MASK: u32 = 0x4;
pub const GC_SPS_CTRL_CPHA_SIZE: u32 = 0x1;
pub const GC_SPS_CTRL_CPHA_DEFAULT: u32 = 0x0;
pub const GC_SPS_CTRL_CPHA_OFFSET: u32 = 0x0;
pub const GC_SPS_CTRL_CPOL_LSB: u32 = 0x3;
pub const GC_SPS_CTRL_CPOL_MASK: u32 = 0x8;
pub const GC_SPS_CTRL_CPOL_SIZE: u32 = 0x1;
pub const GC_SPS_CTRL_CPOL_DEFAULT: u32 = 0x0;
pub const GC_SPS_CTRL_CPOL_OFFSET: u32 = 0x0;
pub const GC_SPS_CTRL_IDLE_LVL_LSB: u32 = 0x4;
pub const GC_SPS_CTRL_IDLE_LVL_MASK: u32 = 0x10;
pub const GC_SPS_CTRL_IDLE_LVL_SIZE: u32 = 0x1;
pub const GC_SPS_CTRL_IDLE_LVL_DEFAULT: u32 = 0x0;
pub const GC_SPS_CTRL_IDLE_LVL_OFFSET: u32 = 0x0;
pub const GC_SPS_CTRL_TXBITOR_LSB: u32 = 0x5;
pub const GC_SPS_CTRL_TXBITOR_MASK: u32 = 0x20;
pub const GC_SPS_CTRL_TXBITOR_SIZE: u32 = 0x1;
pub const GC_SPS_CTRL_TXBITOR_DEFAULT: u32 = 0x0;
pub const GC_SPS_CTRL_TXBITOR_OFFSET: u32 = 0x0;
pub const GC_SPS_CTRL_RXBITOR_LSB: u32 = 0x6;
pub const GC_SPS_CTRL_RXBITOR_MASK: u32 = 0x40;
pub const GC_SPS_CTRL_RXBITOR_SIZE: u32 = 0x1;
pub const GC_SPS_CTRL_RXBITOR_DEFAULT: u32 = 0x0;
pub const GC_SPS_CTRL_RXBITOR_OFFSET: u32 = 0x0;
pub const GC_SPS_CTRL_ROM_ADDR_SIZE_LSB: u32 = 0x7;
pub const GC_SPS_CTRL_ROM_ADDR_SIZE_MASK: u32 = 0x180;
pub const GC_SPS_CTRL_ROM_ADDR_SIZE_SIZE: u32 = 0x2;
pub const GC_SPS_CTRL_ROM_ADDR_SIZE_DEFAULT: u32 = 0x3;
pub const GC_SPS_CTRL_ROM_ADDR_SIZE_OFFSET: u32 = 0x0;
pub const GC_SPS_STATUS01_STATUS0L_LSB: u32 = 0x0;
pub const GC_SPS_STATUS01_STATUS0L_MASK: u32 = 0xff;
pub const GC_SPS_STATUS01_STATUS0L_SIZE: u32 = 0x8;
pub const GC_SPS_STATUS01_STATUS0L_DEFAULT: u32 = 0x0;
pub const GC_SPS_STATUS01_STATUS0L_OFFSET: u32 = 0x8;
pub const GC_SPS_STATUS01_STATUS0H_LSB: u32 = 0x8;
pub const GC_SPS_STATUS01_STATUS0H_MASK: u32 = 0xff00;
pub const GC_SPS_STATUS01_STATUS0H_SIZE: u32 = 0x8;
pub const GC_SPS_STATUS01_STATUS0H_DEFAULT: u32 = 0x0;
pub const GC_SPS_STATUS01_STATUS0H_OFFSET: u32 = 0x8;
pub const GC_SPS_STATUS01_STATUS1_LSB: u32 = 0x10;
pub const GC_SPS_STATUS01_STATUS1_MASK: u32 = 0xffff0000;
pub const GC_SPS_STATUS01_STATUS1_SIZE: u32 = 0x10;
pub const GC_SPS_STATUS01_STATUS1_DEFAULT: u32 = 0x0;
pub const GC_SPS_STATUS01_STATUS1_OFFSET: u32 = 0x8;
pub const GC_SPS_STATUS23_STATUS2_LSB: u32 = 0x0;
pub const GC_SPS_STATUS23_STATUS2_MASK: u32 = 0xffff;
pub const GC_SPS_STATUS23_STATUS2_SIZE: u32 = 0x10;
pub const GC_SPS_STATUS23_STATUS2_DEFAULT: u32 = 0x0;
pub const GC_SPS_STATUS23_STATUS2_OFFSET: u32 = 0xc;
pub const GC_SPS_STATUS23_STATUS3_LSB: u32 = 0x10;
pub const GC_SPS_STATUS23_STATUS3_MASK: u32 = 0xffff0000;
pub const GC_SPS_STATUS23_STATUS3_SIZE: u32 = 0x10;
pub const GC_SPS_STATUS23_STATUS3_DEFAULT: u32 = 0x0;
pub const GC_SPS_STATUS23_STATUS3_OFFSET: u32 = 0xc;
pub const GC_SPS_STATUS45_STATUS4_LSB: u32 = 0x0;
pub const GC_SPS_STATUS45_STATUS4_MASK: u32 = 0xffff;
pub const GC_SPS_STATUS45_STATUS4_SIZE: u32 = 0x10;
pub const GC_SPS_STATUS45_STATUS4_DEFAULT: u32 = 0x0;
pub const GC_SPS_STATUS45_STATUS4_OFFSET: u32 = 0x10;
pub const GC_SPS_STATUS45_STATUS5_LSB: u32 = 0x10;
pub const GC_SPS_STATUS45_STATUS5_MASK: u32 = 0xffff0000;
pub const GC_SPS_STATUS45_STATUS5_SIZE: u32 = 0x10;
pub const GC_SPS_STATUS45_STATUS5_DEFAULT: u32 = 0x0;
pub const GC_SPS_STATUS45_STATUS5_OFFSET: u32 = 0x10;
pub const GC_SPS_STATUS67_STATUS6_LSB: u32 = 0x0;
pub const GC_SPS_STATUS67_STATUS6_MASK: u32 = 0xffff;
pub const GC_SPS_STATUS67_STATUS6_SIZE: u32 = 0x10;
pub const GC_SPS_STATUS67_STATUS6_DEFAULT: u32 = 0x0;
pub const GC_SPS_STATUS67_STATUS6_OFFSET: u32 = 0x14;
pub const GC_SPS_STATUS67_STATUS7_LSB: u32 = 0x10;
pub const GC_SPS_STATUS67_STATUS7_MASK: u32 = 0xffff0000;
pub const GC_SPS_STATUS67_STATUS7_SIZE: u32 = 0x10;
pub const GC_SPS_STATUS67_STATUS7_DEFAULT: u32 = 0x0;
pub const GC_SPS_STATUS67_STATUS7_OFFSET: u32 = 0x14;
pub const GC_SPS_CTRL01_CTRL0_LSB: u32 = 0x0;
pub const GC_SPS_CTRL01_CTRL0_MASK: u32 = 0xffff;
pub const GC_SPS_CTRL01_CTRL0_SIZE: u32 = 0x10;
pub const GC_SPS_CTRL01_CTRL0_DEFAULT: u32 = 0x0;
pub const GC_SPS_CTRL01_CTRL0_OFFSET: u32 = 0x18;
pub const GC_SPS_CTRL01_CTRL1_LSB: u32 = 0x10;
pub const GC_SPS_CTRL01_CTRL1_MASK: u32 = 0xffff0000;
pub const GC_SPS_CTRL01_CTRL1_SIZE: u32 = 0x10;
pub const GC_SPS_CTRL01_CTRL1_DEFAULT: u32 = 0x0;
pub const GC_SPS_CTRL01_CTRL1_OFFSET: u32 = 0x18;
pub const GC_SPS_CTRL23_CTRL2_LSB: u32 = 0x0;
pub const GC_SPS_CTRL23_CTRL2_MASK: u32 = 0xffff;
pub const GC_SPS_CTRL23_CTRL2_SIZE: u32 = 0x10;
pub const GC_SPS_CTRL23_CTRL2_DEFAULT: u32 = 0x0;
pub const GC_SPS_CTRL23_CTRL2_OFFSET: u32 = 0x1c;
pub const GC_SPS_CTRL23_CTRL3_LSB: u32 = 0x10;
pub const GC_SPS_CTRL23_CTRL3_MASK: u32 = 0xffff0000;
pub const GC_SPS_CTRL23_CTRL3_SIZE: u32 = 0x10;
pub const GC_SPS_CTRL23_CTRL3_DEFAULT: u32 = 0x0;
pub const GC_SPS_CTRL23_CTRL3_OFFSET: u32 = 0x1c;
pub const GC_SPS_CTRL45_CTRL4_LSB: u32 = 0x0;
pub const GC_SPS_CTRL45_CTRL4_MASK: u32 = 0xffff;
pub const GC_SPS_CTRL45_CTRL4_SIZE: u32 = 0x10;
pub const GC_SPS_CTRL45_CTRL4_DEFAULT: u32 = 0x0;
pub const GC_SPS_CTRL45_CTRL4_OFFSET: u32 = 0x20;
pub const GC_SPS_CTRL45_CTRL5_LSB: u32 = 0x10;
pub const GC_SPS_CTRL45_CTRL5_MASK: u32 = 0xffff0000;
pub const GC_SPS_CTRL45_CTRL5_SIZE: u32 = 0x10;
pub const GC_SPS_CTRL45_CTRL5_DEFAULT: u32 = 0x0;
pub const GC_SPS_CTRL45_CTRL5_OFFSET: u32 = 0x20;
pub const GC_SPS_CTRL67_CTRL6_LSB: u32 = 0x0;
pub const GC_SPS_CTRL67_CTRL6_MASK: u32 = 0xffff;
pub const GC_SPS_CTRL67_CTRL6_SIZE: u32 = 0x10;
pub const GC_SPS_CTRL67_CTRL6_DEFAULT: u32 = 0x0;
pub const GC_SPS_CTRL67_CTRL6_OFFSET: u32 = 0x24;
pub const GC_SPS_CTRL67_CTRL7_LSB: u32 = 0x10;
pub const GC_SPS_CTRL67_CTRL7_MASK: u32 = 0xffff0000;
pub const GC_SPS_CTRL67_CTRL7_SIZE: u32 = 0x10;
pub const GC_SPS_CTRL67_CTRL7_DEFAULT: u32 = 0x0;
pub const GC_SPS_CTRL67_CTRL7_OFFSET: u32 = 0x24;
pub const GC_SPS_FIFO_CTRL_TXFIFO_RST_LSB: u32 = 0x0;
pub const GC_SPS_FIFO_CTRL_TXFIFO_RST_MASK: u32 = 0x1;
pub const GC_SPS_FIFO_CTRL_TXFIFO_RST_SIZE: u32 = 0x1;
pub const GC_SPS_FIFO_CTRL_TXFIFO_RST_DEFAULT: u32 = 0x0;
pub const GC_SPS_FIFO_CTRL_TXFIFO_RST_OFFSET: u32 = 0x28;
pub const GC_SPS_FIFO_CTRL_TXFIFO_EN_LSB: u32 = 0x1;
pub const GC_SPS_FIFO_CTRL_TXFIFO_EN_MASK: u32 = 0x2;
pub const GC_SPS_FIFO_CTRL_TXFIFO_EN_SIZE: u32 = 0x1;
pub const GC_SPS_FIFO_CTRL_TXFIFO_EN_DEFAULT: u32 = 0x0;
pub const GC_SPS_FIFO_CTRL_TXFIFO_EN_OFFSET: u32 = 0x28;
pub const GC_SPS_FIFO_CTRL_TXFIFO_AUTO_DIS_LSB: u32 = 0x2;
pub const GC_SPS_FIFO_CTRL_TXFIFO_AUTO_DIS_MASK: u32 = 0x4;
pub const GC_SPS_FIFO_CTRL_TXFIFO_AUTO_DIS_SIZE: u32 = 0x1;
pub const GC_SPS_FIFO_CTRL_TXFIFO_AUTO_DIS_DEFAULT: u32 = 0x0;
pub const GC_SPS_FIFO_CTRL_TXFIFO_AUTO_DIS_OFFSET: u32 = 0x28;
pub const GC_SPS_FIFO_CTRL_RXFIFO_RST_LSB: u32 = 0x3;
pub const GC_SPS_FIFO_CTRL_RXFIFO_RST_MASK: u32 = 0x8;
pub const GC_SPS_FIFO_CTRL_RXFIFO_RST_SIZE: u32 = 0x1;
pub const GC_SPS_FIFO_CTRL_RXFIFO_RST_DEFAULT: u32 = 0x0;
pub const GC_SPS_FIFO_CTRL_RXFIFO_RST_OFFSET: u32 = 0x28;
pub const GC_SPS_FIFO_CTRL_RXFIFO_EN_LSB: u32 = 0x4;
pub const GC_SPS_FIFO_CTRL_RXFIFO_EN_MASK: u32 = 0x10;
pub const GC_SPS_FIFO_CTRL_RXFIFO_EN_SIZE: u32 = 0x1;
pub const GC_SPS_FIFO_CTRL_RXFIFO_EN_DEFAULT: u32 = 0x0;
pub const GC_SPS_FIFO_CTRL_RXFIFO_EN_OFFSET: u32 = 0x28;
pub const GC_SPS_FIFO_CTRL_RXFIFO_AUTO_DIS_LSB: u32 = 0x5;
pub const GC_SPS_FIFO_CTRL_RXFIFO_AUTO_DIS_MASK: u32 = 0x20;
pub const GC_SPS_FIFO_CTRL_RXFIFO_AUTO_DIS_SIZE: u32 = 0x1;
pub const GC_SPS_FIFO_CTRL_RXFIFO_AUTO_DIS_DEFAULT: u32 = 0x0;
pub const GC_SPS_FIFO_CTRL_RXFIFO_AUTO_DIS_OFFSET: u32 = 0x28;
pub const GC_SPS_ROM_REGION0_CTRL_READ_EN_LSB: u32 = 0x0;
pub const GC_SPS_ROM_REGION0_CTRL_READ_EN_MASK: u32 = 0x1;
pub const GC_SPS_ROM_REGION0_CTRL_READ_EN_SIZE: u32 = 0x1;
pub const GC_SPS_ROM_REGION0_CTRL_READ_EN_DEFAULT: u32 = 0x0;
pub const GC_SPS_ROM_REGION0_CTRL_READ_EN_OFFSET: u32 = 0x4c;
pub const GC_SPS_ROM_REGION0_CTRL_WRITE_EN_LSB: u32 = 0x1;
pub const GC_SPS_ROM_REGION0_CTRL_WRITE_EN_MASK: u32 = 0x2;
pub const GC_SPS_ROM_REGION0_CTRL_WRITE_EN_SIZE: u32 = 0x1;
pub const GC_SPS_ROM_REGION0_CTRL_WRITE_EN_DEFAULT: u32 = 0x0;
pub const GC_SPS_ROM_REGION0_CTRL_WRITE_EN_OFFSET: u32 = 0x4c;
pub const GC_SPS_ROM_REGION0_CTRL_WRAP_LSB: u32 = 0x2;
pub const GC_SPS_ROM_REGION0_CTRL_WRAP_MASK: u32 = 0x4;
pub const GC_SPS_ROM_REGION0_CTRL_WRAP_SIZE: u32 = 0x1;
pub const GC_SPS_ROM_REGION0_CTRL_WRAP_DEFAULT: u32 = 0x0;
pub const GC_SPS_ROM_REGION0_CTRL_WRAP_OFFSET: u32 = 0x4c;
pub const GC_SPS_ROM_REGION1_CTRL_READ_EN_LSB: u32 = 0x0;
pub const GC_SPS_ROM_REGION1_CTRL_READ_EN_MASK: u32 = 0x1;
pub const GC_SPS_ROM_REGION1_CTRL_READ_EN_SIZE: u32 = 0x1;
pub const GC_SPS_ROM_REGION1_CTRL_READ_EN_DEFAULT: u32 = 0x0;
pub const GC_SPS_ROM_REGION1_CTRL_READ_EN_OFFSET: u32 = 0x60;
pub const GC_SPS_ROM_REGION1_CTRL_WRITE_EN_LSB: u32 = 0x1;
pub const GC_SPS_ROM_REGION1_CTRL_WRITE_EN_MASK: u32 = 0x2;
pub const GC_SPS_ROM_REGION1_CTRL_WRITE_EN_SIZE: u32 = 0x1;
pub const GC_SPS_ROM_REGION1_CTRL_WRITE_EN_DEFAULT: u32 = 0x0;
pub const GC_SPS_ROM_REGION1_CTRL_WRITE_EN_OFFSET: u32 = 0x60;
pub const GC_SPS_ROM_REGION1_CTRL_WRAP_LSB: u32 = 0x2;
pub const GC_SPS_ROM_REGION1_CTRL_WRAP_MASK: u32 = 0x4;
pub const GC_SPS_ROM_REGION1_CTRL_WRAP_SIZE: u32 = 0x1;
pub const GC_SPS_ROM_REGION1_CTRL_WRAP_DEFAULT: u32 = 0x0;
pub const GC_SPS_ROM_REGION1_CTRL_WRAP_OFFSET: u32 = 0x60;
pub const GC_SPS_ROM_REGION2_CTRL_READ_EN_LSB: u32 = 0x0;
pub const GC_SPS_ROM_REGION2_CTRL_READ_EN_MASK: u32 = 0x1;
pub const GC_SPS_ROM_REGION2_CTRL_READ_EN_SIZE: u32 = 0x1;
pub const GC_SPS_ROM_REGION2_CTRL_READ_EN_DEFAULT: u32 = 0x0;
pub const GC_SPS_ROM_REGION2_CTRL_READ_EN_OFFSET: u32 = 0x74;
pub const GC_SPS_ROM_REGION2_CTRL_WRITE_EN_LSB: u32 = 0x1;
pub const GC_SPS_ROM_REGION2_CTRL_WRITE_EN_MASK: u32 = 0x2;
pub const GC_SPS_ROM_REGION2_CTRL_WRITE_EN_SIZE: u32 = 0x1;
pub const GC_SPS_ROM_REGION2_CTRL_WRITE_EN_DEFAULT: u32 = 0x0;
pub const GC_SPS_ROM_REGION2_CTRL_WRITE_EN_OFFSET: u32 = 0x74;
pub const GC_SPS_ROM_REGION2_CTRL_WRAP_LSB: u32 = 0x2;
pub const GC_SPS_ROM_REGION2_CTRL_WRAP_MASK: u32 = 0x4;
pub const GC_SPS_ROM_REGION2_CTRL_WRAP_SIZE: u32 = 0x1;
pub const GC_SPS_ROM_REGION2_CTRL_WRAP_DEFAULT: u32 = 0x0;
pub const GC_SPS_ROM_REGION2_CTRL_WRAP_OFFSET: u32 = 0x74;
pub const GC_SPS_ROM_REGION3_CTRL_READ_EN_LSB: u32 = 0x0;
pub const GC_SPS_ROM_REGION3_CTRL_READ_EN_MASK: u32 = 0x1;
pub const GC_SPS_ROM_REGION3_CTRL_READ_EN_SIZE: u32 = 0x1;
pub const GC_SPS_ROM_REGION3_CTRL_READ_EN_DEFAULT: u32 = 0x0;
pub const GC_SPS_ROM_REGION3_CTRL_READ_EN_OFFSET: u32 = 0x88;
pub const GC_SPS_ROM_REGION3_CTRL_WRITE_EN_LSB: u32 = 0x1;
pub const GC_SPS_ROM_REGION3_CTRL_WRITE_EN_MASK: u32 = 0x2;
pub const GC_SPS_ROM_REGION3_CTRL_WRITE_EN_SIZE: u32 = 0x1;
pub const GC_SPS_ROM_REGION3_CTRL_WRITE_EN_DEFAULT: u32 = 0x0;
pub const GC_SPS_ROM_REGION3_CTRL_WRITE_EN_OFFSET: u32 = 0x88;
pub const GC_SPS_ROM_REGION3_CTRL_WRAP_LSB: u32 = 0x2;
pub const GC_SPS_ROM_REGION3_CTRL_WRAP_MASK: u32 = 0x4;
pub const GC_SPS_ROM_REGION3_CTRL_WRAP_SIZE: u32 = 0x1;
pub const GC_SPS_ROM_REGION3_CTRL_WRAP_DEFAULT: u32 = 0x0;
pub const GC_SPS_ROM_REGION3_CTRL_WRAP_OFFSET: u32 = 0x88;
pub const GC_SPS_OVRD_MISOEN_LSB: u32 = 0x0;
pub const GC_SPS_OVRD_MISOEN_MASK: u32 = 0x1;
pub const GC_SPS_OVRD_MISOEN_SIZE: u32 = 0x1;
pub const GC_SPS_OVRD_MISOEN_DEFAULT: u32 = 0x0;
pub const GC_SPS_OVRD_MISOEN_OFFSET: u32 = 0xb4;
pub const GC_SPS_OVRD_MISOVAL_LSB: u32 = 0x1;
pub const GC_SPS_OVRD_MISOVAL_MASK: u32 = 0x2;
pub const GC_SPS_OVRD_MISOVAL_SIZE: u32 = 0x1;
pub const GC_SPS_OVRD_MISOVAL_DEFAULT: u32 = 0x0;
pub const GC_SPS_OVRD_MISOVAL_OFFSET: u32 = 0xb4;
pub const GC_SPS_VAL_MISO_LSB: u32 = 0x0;
pub const GC_SPS_VAL_MISO_MASK: u32 = 0x1;
pub const GC_SPS_VAL_MISO_SIZE: u32 = 0x1;
pub const GC_SPS_VAL_MISO_DEFAULT: u32 = 0x0;
pub const GC_SPS_VAL_MISO_OFFSET: u32 = 0xb8;
pub const GC_SPS_VAL_MOSI_LSB: u32 = 0x1;
pub const GC_SPS_VAL_MOSI_MASK: u32 = 0x2;
pub const GC_SPS_VAL_MOSI_SIZE: u32 = 0x1;
pub const GC_SPS_VAL_MOSI_DEFAULT: u32 = 0x0;
pub const GC_SPS_VAL_MOSI_OFFSET: u32 = 0xb8;
pub const GC_SPS_VAL_CSB_LSB: u32 = 0x2;
pub const GC_SPS_VAL_CSB_MASK: u32 = 0x4;
pub const GC_SPS_VAL_CSB_SIZE: u32 = 0x1;
pub const GC_SPS_VAL_CSB_DEFAULT: u32 = 0x0;
pub const GC_SPS_VAL_CSB_OFFSET: u32 = 0xb8;
pub const GC_SPS_VAL_SCK_LSB: u32 = 0x3;
pub const GC_SPS_VAL_SCK_MASK: u32 = 0x8;
pub const GC_SPS_VAL_SCK_SIZE: u32 = 0x1;
pub const GC_SPS_VAL_SCK_DEFAULT: u32 = 0x0;
pub const GC_SPS_VAL_SCK_OFFSET: u32 = 0xb8;
pub const GC_SPS_ICTRL_CTLWR0_LSB: u32 = 0x0;
pub const GC_SPS_ICTRL_CTLWR0_MASK: u32 = 0x1;
pub const GC_SPS_ICTRL_CTLWR0_SIZE: u32 = 0x1;
pub const GC_SPS_ICTRL_CTLWR0_DEFAULT: u32 = 0x0;
pub const GC_SPS_ICTRL_CTLWR0_OFFSET: u32 = 0xbc;
pub const GC_SPS_ICTRL_CTLWR1_LSB: u32 = 0x1;
pub const GC_SPS_ICTRL_CTLWR1_MASK: u32 = 0x2;
pub const GC_SPS_ICTRL_CTLWR1_SIZE: u32 = 0x1;
pub const GC_SPS_ICTRL_CTLWR1_DEFAULT: u32 = 0x0;
pub const GC_SPS_ICTRL_CTLWR1_OFFSET: u32 = 0xbc;
pub const GC_SPS_ICTRL_CTLWR2_LSB: u32 = 0x2;
pub const GC_SPS_ICTRL_CTLWR2_MASK: u32 = 0x4;
pub const GC_SPS_ICTRL_CTLWR2_SIZE: u32 = 0x1;
pub const GC_SPS_ICTRL_CTLWR2_DEFAULT: u32 = 0x0;
pub const GC_SPS_ICTRL_CTLWR2_OFFSET: u32 = 0xbc;
pub const GC_SPS_ICTRL_CTLWR3_LSB: u32 = 0x3;
pub const GC_SPS_ICTRL_CTLWR3_MASK: u32 = 0x8;
pub const GC_SPS_ICTRL_CTLWR3_SIZE: u32 = 0x1;
pub const GC_SPS_ICTRL_CTLWR3_DEFAULT: u32 = 0x0;
pub const GC_SPS_ICTRL_CTLWR3_OFFSET: u32 = 0xbc;
pub const GC_SPS_ICTRL_CTLWR4_LSB: u32 = 0x4;
pub const GC_SPS_ICTRL_CTLWR4_MASK: u32 = 0x10;
pub const GC_SPS_ICTRL_CTLWR4_SIZE: u32 = 0x1;
pub const GC_SPS_ICTRL_CTLWR4_DEFAULT: u32 = 0x0;
pub const GC_SPS_ICTRL_CTLWR4_OFFSET: u32 = 0xbc;
pub const GC_SPS_ICTRL_CTLWR5_LSB: u32 = 0x5;
pub const GC_SPS_ICTRL_CTLWR5_MASK: u32 = 0x20;
pub const GC_SPS_ICTRL_CTLWR5_SIZE: u32 = 0x1;
pub const GC_SPS_ICTRL_CTLWR5_DEFAULT: u32 = 0x0;
pub const GC_SPS_ICTRL_CTLWR5_OFFSET: u32 = 0xbc;
pub const GC_SPS_ICTRL_CTLWR6_LSB: u32 = 0x6;
pub const GC_SPS_ICTRL_CTLWR6_MASK: u32 = 0x40;
pub const GC_SPS_ICTRL_CTLWR6_SIZE: u32 = 0x1;
pub const GC_SPS_ICTRL_CTLWR6_DEFAULT: u32 = 0x0;
pub const GC_SPS_ICTRL_CTLWR6_OFFSET: u32 = 0xbc;
pub const GC_SPS_ICTRL_CTLWR7_LSB: u32 = 0x7;
pub const GC_SPS_ICTRL_CTLWR7_MASK: u32 = 0x80;
pub const GC_SPS_ICTRL_CTLWR7_SIZE: u32 = 0x1;
pub const GC_SPS_ICTRL_CTLWR7_DEFAULT: u32 = 0x0;
pub const GC_SPS_ICTRL_CTLWR7_OFFSET: u32 = 0xbc;
pub const GC_SPS_ICTRL_CS_ASSERT_LSB: u32 = 0x8;
pub const GC_SPS_ICTRL_CS_ASSERT_MASK: u32 = 0x100;
pub const GC_SPS_ICTRL_CS_ASSERT_SIZE: u32 = 0x1;
pub const GC_SPS_ICTRL_CS_ASSERT_DEFAULT: u32 = 0x0;
pub const GC_SPS_ICTRL_CS_ASSERT_OFFSET: u32 = 0xbc;
pub const GC_SPS_ICTRL_CS_DEASSERT_LSB: u32 = 0x9;
pub const GC_SPS_ICTRL_CS_DEASSERT_MASK: u32 = 0x200;
pub const GC_SPS_ICTRL_CS_DEASSERT_SIZE: u32 = 0x1;
pub const GC_SPS_ICTRL_CS_DEASSERT_DEFAULT: u32 = 0x0;
pub const GC_SPS_ICTRL_CS_DEASSERT_OFFSET: u32 = 0xbc;
pub const GC_SPS_ICTRL_RXFIFO_OVERFLOW_LSB: u32 = 0xa;
pub const GC_SPS_ICTRL_RXFIFO_OVERFLOW_MASK: u32 = 0x400;
pub const GC_SPS_ICTRL_RXFIFO_OVERFLOW_SIZE: u32 = 0x1;
pub const GC_SPS_ICTRL_RXFIFO_OVERFLOW_DEFAULT: u32 = 0x0;
pub const GC_SPS_ICTRL_RXFIFO_OVERFLOW_OFFSET: u32 = 0xbc;
pub const GC_SPS_ICTRL_TXFIFO_EMPTY_LSB: u32 = 0xb;
pub const GC_SPS_ICTRL_TXFIFO_EMPTY_MASK: u32 = 0x800;
pub const GC_SPS_ICTRL_TXFIFO_EMPTY_SIZE: u32 = 0x1;
pub const GC_SPS_ICTRL_TXFIFO_EMPTY_DEFAULT: u32 = 0x0;
pub const GC_SPS_ICTRL_TXFIFO_EMPTY_OFFSET: u32 = 0xbc;
pub const GC_SPS_ICTRL_TXFIFO_FULL_LSB: u32 = 0xc;
pub const GC_SPS_ICTRL_TXFIFO_FULL_MASK: u32 = 0x1000;
pub const GC_SPS_ICTRL_TXFIFO_FULL_SIZE: u32 = 0x1;
pub const GC_SPS_ICTRL_TXFIFO_FULL_DEFAULT: u32 = 0x0;
pub const GC_SPS_ICTRL_TXFIFO_FULL_OFFSET: u32 = 0xbc;
pub const GC_SPS_ICTRL_TXFIFO_LVL_LSB: u32 = 0xd;
pub const GC_SPS_ICTRL_TXFIFO_LVL_MASK: u32 = 0x2000;
pub const GC_SPS_ICTRL_TXFIFO_LVL_SIZE: u32 = 0x1;
pub const GC_SPS_ICTRL_TXFIFO_LVL_DEFAULT: u32 = 0x0;
pub const GC_SPS_ICTRL_TXFIFO_LVL_OFFSET: u32 = 0xbc;
pub const GC_SPS_ICTRL_RXFIFO_LVL_LSB: u32 = 0xe;
pub const GC_SPS_ICTRL_RXFIFO_LVL_MASK: u32 = 0x4000;
pub const GC_SPS_ICTRL_RXFIFO_LVL_SIZE: u32 = 0x1;
pub const GC_SPS_ICTRL_RXFIFO_LVL_DEFAULT: u32 = 0x0;
pub const GC_SPS_ICTRL_RXFIFO_LVL_OFFSET: u32 = 0xbc;
pub const GC_SPS_ICTRL_ROM_CMD_START_LSB: u32 = 0xf;
pub const GC_SPS_ICTRL_ROM_CMD_START_MASK: u32 = 0x8000;
pub const GC_SPS_ICTRL_ROM_CMD_START_SIZE: u32 = 0x1;
pub const GC_SPS_ICTRL_ROM_CMD_START_DEFAULT: u32 = 0x0;
pub const GC_SPS_ICTRL_ROM_CMD_START_OFFSET: u32 = 0xbc;
pub const GC_SPS_ICTRL_ROM_CMD_END_LSB: u32 = 0x10;
pub const GC_SPS_ICTRL_ROM_CMD_END_MASK: u32 = 0x10000;
pub const GC_SPS_ICTRL_ROM_CMD_END_SIZE: u32 = 0x1;
pub const GC_SPS_ICTRL_ROM_CMD_END_DEFAULT: u32 = 0x0;
pub const GC_SPS_ICTRL_ROM_CMD_END_OFFSET: u32 = 0xbc;
pub const GC_SPS_ICTRL_REGION0_BUF_LVL_LSB: u32 = 0x11;
pub const GC_SPS_ICTRL_REGION0_BUF_LVL_MASK: u32 = 0x20000;
pub const GC_SPS_ICTRL_REGION0_BUF_LVL_SIZE: u32 = 0x1;
pub const GC_SPS_ICTRL_REGION0_BUF_LVL_DEFAULT: u32 = 0x0;
pub const GC_SPS_ICTRL_REGION0_BUF_LVL_OFFSET: u32 = 0xbc;
pub const GC_SPS_ICTRL_REGION1_BUF_LVL_LSB: u32 = 0x12;
pub const GC_SPS_ICTRL_REGION1_BUF_LVL_MASK: u32 = 0x40000;
pub const GC_SPS_ICTRL_REGION1_BUF_LVL_SIZE: u32 = 0x1;
pub const GC_SPS_ICTRL_REGION1_BUF_LVL_DEFAULT: u32 = 0x0;
pub const GC_SPS_ICTRL_REGION1_BUF_LVL_OFFSET: u32 = 0xbc;
pub const GC_SPS_ICTRL_REGION2_BUF_LVL_LSB: u32 = 0x13;
pub const GC_SPS_ICTRL_REGION2_BUF_LVL_MASK: u32 = 0x80000;
pub const GC_SPS_ICTRL_REGION2_BUF_LVL_SIZE: u32 = 0x1;
pub const GC_SPS_ICTRL_REGION2_BUF_LVL_DEFAULT: u32 = 0x0;
pub const GC_SPS_ICTRL_REGION2_BUF_LVL_OFFSET: u32 = 0xbc;
pub const GC_SPS_ICTRL_REGION3_BUF_LVL_LSB: u32 = 0x14;
pub const GC_SPS_ICTRL_REGION3_BUF_LVL_MASK: u32 = 0x100000;
pub const GC_SPS_ICTRL_REGION3_BUF_LVL_SIZE: u32 = 0x1;
pub const GC_SPS_ICTRL_REGION3_BUF_LVL_DEFAULT: u32 = 0x0;
pub const GC_SPS_ICTRL_REGION3_BUF_LVL_OFFSET: u32 = 0xbc;
pub const GC_SPS_ISTATE_CTLWR0_LSB: u32 = 0x0;
pub const GC_SPS_ISTATE_CTLWR0_MASK: u32 = 0x1;
pub const GC_SPS_ISTATE_CTLWR0_SIZE: u32 = 0x1;
pub const GC_SPS_ISTATE_CTLWR0_DEFAULT: u32 = 0x0;
pub const GC_SPS_ISTATE_CTLWR0_OFFSET: u32 = 0xc0;
pub const GC_SPS_ISTATE_CTLWR1_LSB: u32 = 0x1;
pub const GC_SPS_ISTATE_CTLWR1_MASK: u32 = 0x2;
pub const GC_SPS_ISTATE_CTLWR1_SIZE: u32 = 0x1;
pub const GC_SPS_ISTATE_CTLWR1_DEFAULT: u32 = 0x0;
pub const GC_SPS_ISTATE_CTLWR1_OFFSET: u32 = 0xc0;
pub const GC_SPS_ISTATE_CTLWR2_LSB: u32 = 0x2;
pub const GC_SPS_ISTATE_CTLWR2_MASK: u32 = 0x4;
pub const GC_SPS_ISTATE_CTLWR2_SIZE: u32 = 0x1;
pub const GC_SPS_ISTATE_CTLWR2_DEFAULT: u32 = 0x0;
pub const GC_SPS_ISTATE_CTLWR2_OFFSET: u32 = 0xc0;
pub const GC_SPS_ISTATE_CTLWR3_LSB: u32 = 0x3;
pub const GC_SPS_ISTATE_CTLWR3_MASK: u32 = 0x8;
pub const GC_SPS_ISTATE_CTLWR3_SIZE: u32 = 0x1;
pub const GC_SPS_ISTATE_CTLWR3_DEFAULT: u32 = 0x0;
pub const GC_SPS_ISTATE_CTLWR3_OFFSET: u32 = 0xc0;
pub const GC_SPS_ISTATE_CTLWR4_LSB: u32 = 0x4;
pub const GC_SPS_ISTATE_CTLWR4_MASK: u32 = 0x10;
pub const GC_SPS_ISTATE_CTLWR4_SIZE: u32 = 0x1;
pub const GC_SPS_ISTATE_CTLWR4_DEFAULT: u32 = 0x0;
pub const GC_SPS_ISTATE_CTLWR4_OFFSET: u32 = 0xc0;
pub const GC_SPS_ISTATE_CTLWR5_LSB: u32 = 0x5;
pub const GC_SPS_ISTATE_CTLWR5_MASK: u32 = 0x20;
pub const GC_SPS_ISTATE_CTLWR5_SIZE: u32 = 0x1;
pub const GC_SPS_ISTATE_CTLWR5_DEFAULT: u32 = 0x0;
pub const GC_SPS_ISTATE_CTLWR5_OFFSET: u32 = 0xc0;
pub const GC_SPS_ISTATE_CTLWR6_LSB: u32 = 0x6;
pub const GC_SPS_ISTATE_CTLWR6_MASK: u32 = 0x40;
pub const GC_SPS_ISTATE_CTLWR6_SIZE: u32 = 0x1;
pub const GC_SPS_ISTATE_CTLWR6_DEFAULT: u32 = 0x0;
pub const GC_SPS_ISTATE_CTLWR6_OFFSET: u32 = 0xc0;
pub const GC_SPS_ISTATE_CTLWR7_LSB: u32 = 0x7;
pub const GC_SPS_ISTATE_CTLWR7_MASK: u32 = 0x80;
pub const GC_SPS_ISTATE_CTLWR7_SIZE: u32 = 0x1;
pub const GC_SPS_ISTATE_CTLWR7_DEFAULT: u32 = 0x0;
pub const GC_SPS_ISTATE_CTLWR7_OFFSET: u32 = 0xc0;
pub const GC_SPS_ISTATE_CS_ASSERT_LSB: u32 = 0x8;
pub const GC_SPS_ISTATE_CS_ASSERT_MASK: u32 = 0x100;
pub const GC_SPS_ISTATE_CS_ASSERT_SIZE: u32 = 0x1;
pub const GC_SPS_ISTATE_CS_ASSERT_DEFAULT: u32 = 0x0;
pub const GC_SPS_ISTATE_CS_ASSERT_OFFSET: u32 = 0xc0;
pub const GC_SPS_ISTATE_CS_DEASSERT_LSB: u32 = 0x9;
pub const GC_SPS_ISTATE_CS_DEASSERT_MASK: u32 = 0x200;
pub const GC_SPS_ISTATE_CS_DEASSERT_SIZE: u32 = 0x1;
pub const GC_SPS_ISTATE_CS_DEASSERT_DEFAULT: u32 = 0x0;
pub const GC_SPS_ISTATE_CS_DEASSERT_OFFSET: u32 = 0xc0;
pub const GC_SPS_ISTATE_RXFIFO_OVERFLOW_LSB: u32 = 0xa;
pub const GC_SPS_ISTATE_RXFIFO_OVERFLOW_MASK: u32 = 0x400;
pub const GC_SPS_ISTATE_RXFIFO_OVERFLOW_SIZE: u32 = 0x1;
pub const GC_SPS_ISTATE_RXFIFO_OVERFLOW_DEFAULT: u32 = 0x0;
pub const GC_SPS_ISTATE_RXFIFO_OVERFLOW_OFFSET: u32 = 0xc0;
pub const GC_SPS_ISTATE_TXFIFO_EMPTY_LSB: u32 = 0xb;
pub const GC_SPS_ISTATE_TXFIFO_EMPTY_MASK: u32 = 0x800;
pub const GC_SPS_ISTATE_TXFIFO_EMPTY_SIZE: u32 = 0x1;
pub const GC_SPS_ISTATE_TXFIFO_EMPTY_DEFAULT: u32 = 0x0;
pub const GC_SPS_ISTATE_TXFIFO_EMPTY_OFFSET: u32 = 0xc0;
pub const GC_SPS_ISTATE_TXFIFO_FULL_LSB: u32 = 0xc;
pub const GC_SPS_ISTATE_TXFIFO_FULL_MASK: u32 = 0x1000;
pub const GC_SPS_ISTATE_TXFIFO_FULL_SIZE: u32 = 0x1;
pub const GC_SPS_ISTATE_TXFIFO_FULL_DEFAULT: u32 = 0x0;
pub const GC_SPS_ISTATE_TXFIFO_FULL_OFFSET: u32 = 0xc0;
pub const GC_SPS_ISTATE_TXFIFO_LVL_LSB: u32 = 0xd;
pub const GC_SPS_ISTATE_TXFIFO_LVL_MASK: u32 = 0x2000;
pub const GC_SPS_ISTATE_TXFIFO_LVL_SIZE: u32 = 0x1;
pub const GC_SPS_ISTATE_TXFIFO_LVL_DEFAULT: u32 = 0x0;
pub const GC_SPS_ISTATE_TXFIFO_LVL_OFFSET: u32 = 0xc0;
pub const GC_SPS_ISTATE_RXFIFO_LVL_LSB: u32 = 0xe;
pub const GC_SPS_ISTATE_RXFIFO_LVL_MASK: u32 = 0x4000;
pub const GC_SPS_ISTATE_RXFIFO_LVL_SIZE: u32 = 0x1;
pub const GC_SPS_ISTATE_RXFIFO_LVL_DEFAULT: u32 = 0x0;
pub const GC_SPS_ISTATE_RXFIFO_LVL_OFFSET: u32 = 0xc0;
pub const GC_SPS_ISTATE_ROM_CMD_START_LSB: u32 = 0xf;
pub const GC_SPS_ISTATE_ROM_CMD_START_MASK: u32 = 0x8000;
pub const GC_SPS_ISTATE_ROM_CMD_START_SIZE: u32 = 0x1;
pub const GC_SPS_ISTATE_ROM_CMD_START_DEFAULT: u32 = 0x0;
pub const GC_SPS_ISTATE_ROM_CMD_START_OFFSET: u32 = 0xc0;
pub const GC_SPS_ISTATE_ROM_CMD_END_LSB: u32 = 0x10;
pub const GC_SPS_ISTATE_ROM_CMD_END_MASK: u32 = 0x10000;
pub const GC_SPS_ISTATE_ROM_CMD_END_SIZE: u32 = 0x1;
pub const GC_SPS_ISTATE_ROM_CMD_END_DEFAULT: u32 = 0x0;
pub const GC_SPS_ISTATE_ROM_CMD_END_OFFSET: u32 = 0xc0;
pub const GC_SPS_ISTATE_REGION0_BUF_LVL_LSB: u32 = 0x11;
pub const GC_SPS_ISTATE_REGION0_BUF_LVL_MASK: u32 = 0x20000;
pub const GC_SPS_ISTATE_REGION0_BUF_LVL_SIZE: u32 = 0x1;
pub const GC_SPS_ISTATE_REGION0_BUF_LVL_DEFAULT: u32 = 0x0;
pub const GC_SPS_ISTATE_REGION0_BUF_LVL_OFFSET: u32 = 0xc0;
pub const GC_SPS_ISTATE_REGION1_BUF_LVL_LSB: u32 = 0x12;
pub const GC_SPS_ISTATE_REGION1_BUF_LVL_MASK: u32 = 0x40000;
pub const GC_SPS_ISTATE_REGION1_BUF_LVL_SIZE: u32 = 0x1;
pub const GC_SPS_ISTATE_REGION1_BUF_LVL_DEFAULT: u32 = 0x0;
pub const GC_SPS_ISTATE_REGION1_BUF_LVL_OFFSET: u32 = 0xc0;
pub const GC_SPS_ISTATE_REGION2_BUF_LVL_LSB: u32 = 0x13;
pub const GC_SPS_ISTATE_REGION2_BUF_LVL_MASK: u32 = 0x80000;
pub const GC_SPS_ISTATE_REGION2_BUF_LVL_SIZE: u32 = 0x1;
pub const GC_SPS_ISTATE_REGION2_BUF_LVL_DEFAULT: u32 = 0x0;
pub const GC_SPS_ISTATE_REGION2_BUF_LVL_OFFSET: u32 = 0xc0;
pub const GC_SPS_ISTATE_REGION3_BUF_LVL_LSB: u32 = 0x14;
pub const GC_SPS_ISTATE_REGION3_BUF_LVL_MASK: u32 = 0x100000;
pub const GC_SPS_ISTATE_REGION3_BUF_LVL_SIZE: u32 = 0x1;
pub const GC_SPS_ISTATE_REGION3_BUF_LVL_DEFAULT: u32 = 0x0;
pub const GC_SPS_ISTATE_REGION3_BUF_LVL_OFFSET: u32 = 0xc0;
pub const GC_SPS_ISTATE_CLR_CTLWR0_LSB: u32 = 0x0;
pub const GC_SPS_ISTATE_CLR_CTLWR0_MASK: u32 = 0x1;
pub const GC_SPS_ISTATE_CLR_CTLWR0_SIZE: u32 = 0x1;
pub const GC_SPS_ISTATE_CLR_CTLWR0_DEFAULT: u32 = 0x0;
pub const GC_SPS_ISTATE_CLR_CTLWR0_OFFSET: u32 = 0xc4;
pub const GC_SPS_ISTATE_CLR_CTLWR1_LSB: u32 = 0x1;
pub const GC_SPS_ISTATE_CLR_CTLWR1_MASK: u32 = 0x2;
pub const GC_SPS_ISTATE_CLR_CTLWR1_SIZE: u32 = 0x1;
pub const GC_SPS_ISTATE_CLR_CTLWR1_DEFAULT: u32 = 0x0;
pub const GC_SPS_ISTATE_CLR_CTLWR1_OFFSET: u32 = 0xc4;
pub const GC_SPS_ISTATE_CLR_CTLWR2_LSB: u32 = 0x2;
pub const GC_SPS_ISTATE_CLR_CTLWR2_MASK: u32 = 0x4;
pub const GC_SPS_ISTATE_CLR_CTLWR2_SIZE: u32 = 0x1;
pub const GC_SPS_ISTATE_CLR_CTLWR2_DEFAULT: u32 = 0x0;
pub const GC_SPS_ISTATE_CLR_CTLWR2_OFFSET: u32 = 0xc4;
pub const GC_SPS_ISTATE_CLR_CTLWR3_LSB: u32 = 0x3;
pub const GC_SPS_ISTATE_CLR_CTLWR3_MASK: u32 = 0x8;
pub const GC_SPS_ISTATE_CLR_CTLWR3_SIZE: u32 = 0x1;
pub const GC_SPS_ISTATE_CLR_CTLWR3_DEFAULT: u32 = 0x0;
pub const GC_SPS_ISTATE_CLR_CTLWR3_OFFSET: u32 = 0xc4;
pub const GC_SPS_ISTATE_CLR_CTLWR4_LSB: u32 = 0x4;
pub const GC_SPS_ISTATE_CLR_CTLWR4_MASK: u32 = 0x10;
pub const GC_SPS_ISTATE_CLR_CTLWR4_SIZE: u32 = 0x1;
pub const GC_SPS_ISTATE_CLR_CTLWR4_DEFAULT: u32 = 0x0;
pub const GC_SPS_ISTATE_CLR_CTLWR4_OFFSET: u32 = 0xc4;
pub const GC_SPS_ISTATE_CLR_CTLWR5_LSB: u32 = 0x5;
pub const GC_SPS_ISTATE_CLR_CTLWR5_MASK: u32 = 0x20;
pub const GC_SPS_ISTATE_CLR_CTLWR5_SIZE: u32 = 0x1;
pub const GC_SPS_ISTATE_CLR_CTLWR5_DEFAULT: u32 = 0x0;
pub const GC_SPS_ISTATE_CLR_CTLWR5_OFFSET: u32 = 0xc4;
pub const GC_SPS_ISTATE_CLR_CTLWR6_LSB: u32 = 0x6;
pub const GC_SPS_ISTATE_CLR_CTLWR6_MASK: u32 = 0x40;
pub const GC_SPS_ISTATE_CLR_CTLWR6_SIZE: u32 = 0x1;
pub const GC_SPS_ISTATE_CLR_CTLWR6_DEFAULT: u32 = 0x0;
pub const GC_SPS_ISTATE_CLR_CTLWR6_OFFSET: u32 = 0xc4;
pub const GC_SPS_ISTATE_CLR_CTLWR7_LSB: u32 = 0x7;
pub const GC_SPS_ISTATE_CLR_CTLWR7_MASK: u32 = 0x80;
pub const GC_SPS_ISTATE_CLR_CTLWR7_SIZE: u32 = 0x1;
pub const GC_SPS_ISTATE_CLR_CTLWR7_DEFAULT: u32 = 0x0;
pub const GC_SPS_ISTATE_CLR_CTLWR7_OFFSET: u32 = 0xc4;
pub const GC_SPS_ISTATE_CLR_CS_ASSERT_LSB: u32 = 0x8;
pub const GC_SPS_ISTATE_CLR_CS_ASSERT_MASK: u32 = 0x100;
pub const GC_SPS_ISTATE_CLR_CS_ASSERT_SIZE: u32 = 0x1;
pub const GC_SPS_ISTATE_CLR_CS_ASSERT_DEFAULT: u32 = 0x0;
pub const GC_SPS_ISTATE_CLR_CS_ASSERT_OFFSET: u32 = 0xc4;
pub const GC_SPS_ISTATE_CLR_CS_DEASSERT_LSB: u32 = 0x9;
pub const GC_SPS_ISTATE_CLR_CS_DEASSERT_MASK: u32 = 0x200;
pub const GC_SPS_ISTATE_CLR_CS_DEASSERT_SIZE: u32 = 0x1;
pub const GC_SPS_ISTATE_CLR_CS_DEASSERT_DEFAULT: u32 = 0x0;
pub const GC_SPS_ISTATE_CLR_CS_DEASSERT_OFFSET: u32 = 0xc4;
pub const GC_SPS_ISTATE_CLR_RXFIFO_OVERFLOW_LSB: u32 = 0xa;
pub const GC_SPS_ISTATE_CLR_RXFIFO_OVERFLOW_MASK: u32 = 0x400;
pub const GC_SPS_ISTATE_CLR_RXFIFO_OVERFLOW_SIZE: u32 = 0x1;
pub const GC_SPS_ISTATE_CLR_RXFIFO_OVERFLOW_DEFAULT: u32 = 0x0;
pub const GC_SPS_ISTATE_CLR_RXFIFO_OVERFLOW_OFFSET: u32 = 0xc4;
pub const GC_SPS_ISTATE_CLR_ROM_CMD_START_LSB: u32 = 0xb;
pub const GC_SPS_ISTATE_CLR_ROM_CMD_START_MASK: u32 = 0x800;
pub const GC_SPS_ISTATE_CLR_ROM_CMD_START_SIZE: u32 = 0x1;
pub const GC_SPS_ISTATE_CLR_ROM_CMD_START_DEFAULT: u32 = 0x0;
pub const GC_SPS_ISTATE_CLR_ROM_CMD_START_OFFSET: u32 = 0xc4;
pub const GC_SPS_ISTATE_CLR_ROM_CMD_END_LSB: u32 = 0xc;
pub const GC_SPS_ISTATE_CLR_ROM_CMD_END_MASK: u32 = 0x1000;
pub const GC_SPS_ISTATE_CLR_ROM_CMD_END_SIZE: u32 = 0x1;
pub const GC_SPS_ISTATE_CLR_ROM_CMD_END_DEFAULT: u32 = 0x0;
pub const GC_SPS_ISTATE_CLR_ROM_CMD_END_OFFSET: u32 = 0xc4;
pub const GC_SPS_ISTATE_CLR_REGION0_BUF_LVL_LSB: u32 = 0xd;
pub const GC_SPS_ISTATE_CLR_REGION0_BUF_LVL_MASK: u32 = 0x2000;
pub const GC_SPS_ISTATE_CLR_REGION0_BUF_LVL_SIZE: u32 = 0x1;
pub const GC_SPS_ISTATE_CLR_REGION0_BUF_LVL_DEFAULT: u32 = 0x0;
pub const GC_SPS_ISTATE_CLR_REGION0_BUF_LVL_OFFSET: u32 = 0xc4;
pub const GC_SPS_ISTATE_CLR_REGION1_BUF_LVL_LSB: u32 = 0xe;
pub const GC_SPS_ISTATE_CLR_REGION1_BUF_LVL_MASK: u32 = 0x4000;
pub const GC_SPS_ISTATE_CLR_REGION1_BUF_LVL_SIZE: u32 = 0x1;
pub const GC_SPS_ISTATE_CLR_REGION1_BUF_LVL_DEFAULT: u32 = 0x0;
pub const GC_SPS_ISTATE_CLR_REGION1_BUF_LVL_OFFSET: u32 = 0xc4;
pub const GC_SPS_ISTATE_CLR_REGION2_BUF_LVL_LSB: u32 = 0xf;
pub const GC_SPS_ISTATE_CLR_REGION2_BUF_LVL_MASK: u32 = 0x8000;
pub const GC_SPS_ISTATE_CLR_REGION2_BUF_LVL_SIZE: u32 = 0x1;
pub const GC_SPS_ISTATE_CLR_REGION2_BUF_LVL_DEFAULT: u32 = 0x0;
pub const GC_SPS_ISTATE_CLR_REGION2_BUF_LVL_OFFSET: u32 = 0xc4;
pub const GC_SPS_ISTATE_CLR_REGION3_BUF_LVL_LSB: u32 = 0x10;
pub const GC_SPS_ISTATE_CLR_REGION3_BUF_LVL_MASK: u32 = 0x10000;
pub const GC_SPS_ISTATE_CLR_REGION3_BUF_LVL_SIZE: u32 = 0x1;
pub const GC_SPS_ISTATE_CLR_REGION3_BUF_LVL_DEFAULT: u32 = 0x0;
pub const GC_SPS_ISTATE_CLR_REGION3_BUF_LVL_OFFSET: u32 = 0xc4;
pub const GC_SPS_ITOP_CTRLINT0_LSB: u32 = 0x0;
pub const GC_SPS_ITOP_CTRLINT0_MASK: u32 = 0x1;
pub const GC_SPS_ITOP_CTRLINT0_SIZE: u32 = 0x1;
pub const GC_SPS_ITOP_CTRLINT0_DEFAULT: u32 = 0x0;
pub const GC_SPS_ITOP_CTRLINT0_OFFSET: u32 = 0xf04;
pub const GC_SPS_ITOP_CTRLINT1_LSB: u32 = 0x1;
pub const GC_SPS_ITOP_CTRLINT1_MASK: u32 = 0x2;
pub const GC_SPS_ITOP_CTRLINT1_SIZE: u32 = 0x1;
pub const GC_SPS_ITOP_CTRLINT1_DEFAULT: u32 = 0x0;
pub const GC_SPS_ITOP_CTRLINT1_OFFSET: u32 = 0xf04;
pub const GC_SPS_ITOP_CTRLINT2_LSB: u32 = 0x2;
pub const GC_SPS_ITOP_CTRLINT2_MASK: u32 = 0x4;
pub const GC_SPS_ITOP_CTRLINT2_SIZE: u32 = 0x1;
pub const GC_SPS_ITOP_CTRLINT2_DEFAULT: u32 = 0x0;
pub const GC_SPS_ITOP_CTRLINT2_OFFSET: u32 = 0xf04;
pub const GC_SPS_ITOP_CTRLINT3_LSB: u32 = 0x3;
pub const GC_SPS_ITOP_CTRLINT3_MASK: u32 = 0x8;
pub const GC_SPS_ITOP_CTRLINT3_SIZE: u32 = 0x1;
pub const GC_SPS_ITOP_CTRLINT3_DEFAULT: u32 = 0x0;
pub const GC_SPS_ITOP_CTRLINT3_OFFSET: u32 = 0xf04;
pub const GC_SPS_ITOP_CTRLINT4_LSB: u32 = 0x4;
pub const GC_SPS_ITOP_CTRLINT4_MASK: u32 = 0x10;
pub const GC_SPS_ITOP_CTRLINT4_SIZE: u32 = 0x1;
pub const GC_SPS_ITOP_CTRLINT4_DEFAULT: u32 = 0x0;
pub const GC_SPS_ITOP_CTRLINT4_OFFSET: u32 = 0xf04;
pub const GC_SPS_ITOP_CTRLINT5_LSB: u32 = 0x5;
pub const GC_SPS_ITOP_CTRLINT5_MASK: u32 = 0x20;
pub const GC_SPS_ITOP_CTRLINT5_SIZE: u32 = 0x1;
pub const GC_SPS_ITOP_CTRLINT5_DEFAULT: u32 = 0x0;
pub const GC_SPS_ITOP_CTRLINT5_OFFSET: u32 = 0xf04;
pub const GC_SPS_ITOP_CTRLINT6_LSB: u32 = 0x6;
pub const GC_SPS_ITOP_CTRLINT6_MASK: u32 = 0x40;
pub const GC_SPS_ITOP_CTRLINT6_SIZE: u32 = 0x1;
pub const GC_SPS_ITOP_CTRLINT6_DEFAULT: u32 = 0x0;
pub const GC_SPS_ITOP_CTRLINT6_OFFSET: u32 = 0xf04;
pub const GC_SPS_ITOP_CTRLINT7_LSB: u32 = 0x7;
pub const GC_SPS_ITOP_CTRLINT7_MASK: u32 = 0x80;
pub const GC_SPS_ITOP_CTRLINT7_SIZE: u32 = 0x1;
pub const GC_SPS_ITOP_CTRLINT7_DEFAULT: u32 = 0x0;
pub const GC_SPS_ITOP_CTRLINT7_OFFSET: u32 = 0xf04;
pub const GC_SPS_ITOP_CS_ASSERT_LSB: u32 = 0x8;
pub const GC_SPS_ITOP_CS_ASSERT_MASK: u32 = 0x100;
pub const GC_SPS_ITOP_CS_ASSERT_SIZE: u32 = 0x1;
pub const GC_SPS_ITOP_CS_ASSERT_DEFAULT: u32 = 0x0;
pub const GC_SPS_ITOP_CS_ASSERT_OFFSET: u32 = 0xf04;
pub const GC_SPS_ITOP_CS_DEASSERT_LSB: u32 = 0x9;
pub const GC_SPS_ITOP_CS_DEASSERT_MASK: u32 = 0x200;
pub const GC_SPS_ITOP_CS_DEASSERT_SIZE: u32 = 0x1;
pub const GC_SPS_ITOP_CS_DEASSERT_DEFAULT: u32 = 0x0;
pub const GC_SPS_ITOP_CS_DEASSERT_OFFSET: u32 = 0xf04;
pub const GC_SPS_ITOP_RXFIFO_OVERFLOW_LSB: u32 = 0xa;
pub const GC_SPS_ITOP_RXFIFO_OVERFLOW_MASK: u32 = 0x400;
pub const GC_SPS_ITOP_RXFIFO_OVERFLOW_SIZE: u32 = 0x1;
pub const GC_SPS_ITOP_RXFIFO_OVERFLOW_DEFAULT: u32 = 0x0;
pub const GC_SPS_ITOP_RXFIFO_OVERFLOW_OFFSET: u32 = 0xf04;
pub const GC_SPS_ITOP_TXFIFO_EMPTY_LSB: u32 = 0xb;
pub const GC_SPS_ITOP_TXFIFO_EMPTY_MASK: u32 = 0x800;
pub const GC_SPS_ITOP_TXFIFO_EMPTY_SIZE: u32 = 0x1;
pub const GC_SPS_ITOP_TXFIFO_EMPTY_DEFAULT: u32 = 0x0;
pub const GC_SPS_ITOP_TXFIFO_EMPTY_OFFSET: u32 = 0xf04;
pub const GC_SPS_ITOP_TXFIFO_FULL_LSB: u32 = 0xc;
pub const GC_SPS_ITOP_TXFIFO_FULL_MASK: u32 = 0x1000;
pub const GC_SPS_ITOP_TXFIFO_FULL_SIZE: u32 = 0x1;
pub const GC_SPS_ITOP_TXFIFO_FULL_DEFAULT: u32 = 0x0;
pub const GC_SPS_ITOP_TXFIFO_FULL_OFFSET: u32 = 0xf04;
pub const GC_SPS_ITOP_TXFIFO_LVL_LSB: u32 = 0xd;
pub const GC_SPS_ITOP_TXFIFO_LVL_MASK: u32 = 0x2000;
pub const GC_SPS_ITOP_TXFIFO_LVL_SIZE: u32 = 0x1;
pub const GC_SPS_ITOP_TXFIFO_LVL_DEFAULT: u32 = 0x0;
pub const GC_SPS_ITOP_TXFIFO_LVL_OFFSET: u32 = 0xf04;
pub const GC_SPS_ITOP_RXFIFO_LVL_LSB: u32 = 0xe;
pub const GC_SPS_ITOP_RXFIFO_LVL_MASK: u32 = 0x4000;
pub const GC_SPS_ITOP_RXFIFO_LVL_SIZE: u32 = 0x1;
pub const GC_SPS_ITOP_RXFIFO_LVL_DEFAULT: u32 = 0x0;
pub const GC_SPS_ITOP_RXFIFO_LVL_OFFSET: u32 = 0xf04;
pub const GC_SPS_ITOP_ROM_CMD_START_LSB: u32 = 0xf;
pub const GC_SPS_ITOP_ROM_CMD_START_MASK: u32 = 0x8000;
pub const GC_SPS_ITOP_ROM_CMD_START_SIZE: u32 = 0x1;
pub const GC_SPS_ITOP_ROM_CMD_START_DEFAULT: u32 = 0x0;
pub const GC_SPS_ITOP_ROM_CMD_START_OFFSET: u32 = 0xf04;
pub const GC_SPS_ITOP_ROM_CMD_END_LSB: u32 = 0x10;
pub const GC_SPS_ITOP_ROM_CMD_END_MASK: u32 = 0x10000;
pub const GC_SPS_ITOP_ROM_CMD_END_SIZE: u32 = 0x1;
pub const GC_SPS_ITOP_ROM_CMD_END_DEFAULT: u32 = 0x0;
pub const GC_SPS_ITOP_ROM_CMD_END_OFFSET: u32 = 0xf04;
pub const GC_SPS_ITOP_REGION0_BUF_LVL_LSB: u32 = 0x11;
pub const GC_SPS_ITOP_REGION0_BUF_LVL_MASK: u32 = 0x20000;
pub const GC_SPS_ITOP_REGION0_BUF_LVL_SIZE: u32 = 0x1;
pub const GC_SPS_ITOP_REGION0_BUF_LVL_DEFAULT: u32 = 0x0;
pub const GC_SPS_ITOP_REGION0_BUF_LVL_OFFSET: u32 = 0xf04;
pub const GC_SPS_ITOP_REGION1_BUF_LVL_LSB: u32 = 0x12;
pub const GC_SPS_ITOP_REGION1_BUF_LVL_MASK: u32 = 0x40000;
pub const GC_SPS_ITOP_REGION1_BUF_LVL_SIZE: u32 = 0x1;
pub const GC_SPS_ITOP_REGION1_BUF_LVL_DEFAULT: u32 = 0x0;
pub const GC_SPS_ITOP_REGION1_BUF_LVL_OFFSET: u32 = 0xf04;
pub const GC_SPS_ITOP_REGION2_BUF_LVL_LSB: u32 = 0x13;
pub const GC_SPS_ITOP_REGION2_BUF_LVL_MASK: u32 = 0x80000;
pub const GC_SPS_ITOP_REGION2_BUF_LVL_SIZE: u32 = 0x1;
pub const GC_SPS_ITOP_REGION2_BUF_LVL_DEFAULT: u32 = 0x0;
pub const GC_SPS_ITOP_REGION2_BUF_LVL_OFFSET: u32 = 0xf04;
pub const GC_SPS_ITOP_REGION3_BUF_LVL_LSB: u32 = 0x14;
pub const GC_SPS_ITOP_REGION3_BUF_LVL_MASK: u32 = 0x100000;
pub const GC_SPS_ITOP_REGION3_BUF_LVL_SIZE: u32 = 0x1;
pub const GC_SPS_ITOP_REGION3_BUF_LVL_DEFAULT: u32 = 0x0;
pub const GC_SPS_ITOP_REGION3_BUF_LVL_OFFSET: u32 = 0xf04;
pub const GC_TEMP_VERSION_CHANGE_LSB: u32 = 0x0;
pub const GC_TEMP_VERSION_CHANGE_MASK: u32 = 0xffffff;
pub const GC_TEMP_VERSION_CHANGE_SIZE: u32 = 0x18;
pub const GC_TEMP_VERSION_CHANGE_DEFAULT: u32 = 0xc178;
pub const GC_TEMP_VERSION_CHANGE_OFFSET: u32 = 0x0;
pub const GC_TEMP_VERSION_REVISION_LSB: u32 = 0x18;
pub const GC_TEMP_VERSION_REVISION_MASK: u32 = 0xff000000;
pub const GC_TEMP_VERSION_REVISION_SIZE: u32 = 0x8;
pub const GC_TEMP_VERSION_REVISION_DEFAULT: u32 = 0xd;
pub const GC_TEMP_VERSION_REVISION_OFFSET: u32 = 0x0;
pub const GC_TEMP_ADC_INT_ENABLE_ADC_ICLKDV_LSB: u32 = 0x0;
pub const GC_TEMP_ADC_INT_ENABLE_ADC_ICLKDV_MASK: u32 = 0x1;
pub const GC_TEMP_ADC_INT_ENABLE_ADC_ICLKDV_SIZE: u32 = 0x1;
pub const GC_TEMP_ADC_INT_ENABLE_ADC_ICLKDV_DEFAULT: u32 = 0x0;
pub const GC_TEMP_ADC_INT_ENABLE_ADC_ICLKDV_OFFSET: u32 = 0x4;
pub const GC_TEMP_ADC_INT_ENABLE_MIN_TEMP_LSB: u32 = 0x1;
pub const GC_TEMP_ADC_INT_ENABLE_MIN_TEMP_MASK: u32 = 0x2;
pub const GC_TEMP_ADC_INT_ENABLE_MIN_TEMP_SIZE: u32 = 0x1;
pub const GC_TEMP_ADC_INT_ENABLE_MIN_TEMP_DEFAULT: u32 = 0x0;
pub const GC_TEMP_ADC_INT_ENABLE_MIN_TEMP_OFFSET: u32 = 0x4;
pub const GC_TEMP_ADC_INT_ENABLE_MAX_TEMP_LSB: u32 = 0x2;
pub const GC_TEMP_ADC_INT_ENABLE_MAX_TEMP_MASK: u32 = 0x4;
pub const GC_TEMP_ADC_INT_ENABLE_MAX_TEMP_SIZE: u32 = 0x1;
pub const GC_TEMP_ADC_INT_ENABLE_MAX_TEMP_DEFAULT: u32 = 0x0;
pub const GC_TEMP_ADC_INT_ENABLE_MAX_TEMP_OFFSET: u32 = 0x4;
pub const GC_TEMP_ADC_INT_ENABLE_MAX_TEMP_DIFF_LSB: u32 = 0x3;
pub const GC_TEMP_ADC_INT_ENABLE_MAX_TEMP_DIFF_MASK: u32 = 0x8;
pub const GC_TEMP_ADC_INT_ENABLE_MAX_TEMP_DIFF_SIZE: u32 = 0x1;
pub const GC_TEMP_ADC_INT_ENABLE_MAX_TEMP_DIFF_DEFAULT: u32 = 0x0;
pub const GC_TEMP_ADC_INT_ENABLE_MAX_TEMP_DIFF_OFFSET: u32 = 0x4;
pub const GC_TEMP_ADC_INT_ENABLE_COMP_OVERFLOW_LSB: u32 = 0x4;
pub const GC_TEMP_ADC_INT_ENABLE_COMP_OVERFLOW_MASK: u32 = 0x10;
pub const GC_TEMP_ADC_INT_ENABLE_COMP_OVERFLOW_SIZE: u32 = 0x1;
pub const GC_TEMP_ADC_INT_ENABLE_COMP_OVERFLOW_DEFAULT: u32 = 0x0;
pub const GC_TEMP_ADC_INT_ENABLE_COMP_OVERFLOW_OFFSET: u32 = 0x4;
pub const GC_TEMP_ADC_INT_STATE_ADC_ICLKDV_LSB: u32 = 0x0;
pub const GC_TEMP_ADC_INT_STATE_ADC_ICLKDV_MASK: u32 = 0x1;
pub const GC_TEMP_ADC_INT_STATE_ADC_ICLKDV_SIZE: u32 = 0x1;
pub const GC_TEMP_ADC_INT_STATE_ADC_ICLKDV_DEFAULT: u32 = 0x0;
pub const GC_TEMP_ADC_INT_STATE_ADC_ICLKDV_OFFSET: u32 = 0x8;
pub const GC_TEMP_ADC_INT_STATE_MIN_TEMP_LSB: u32 = 0x1;
pub const GC_TEMP_ADC_INT_STATE_MIN_TEMP_MASK: u32 = 0x2;
pub const GC_TEMP_ADC_INT_STATE_MIN_TEMP_SIZE: u32 = 0x1;
pub const GC_TEMP_ADC_INT_STATE_MIN_TEMP_DEFAULT: u32 = 0x0;
pub const GC_TEMP_ADC_INT_STATE_MIN_TEMP_OFFSET: u32 = 0x8;
pub const GC_TEMP_ADC_INT_STATE_MAX_TEMP_LSB: u32 = 0x2;
pub const GC_TEMP_ADC_INT_STATE_MAX_TEMP_MASK: u32 = 0x4;
pub const GC_TEMP_ADC_INT_STATE_MAX_TEMP_SIZE: u32 = 0x1;
pub const GC_TEMP_ADC_INT_STATE_MAX_TEMP_DEFAULT: u32 = 0x0;
pub const GC_TEMP_ADC_INT_STATE_MAX_TEMP_OFFSET: u32 = 0x8;
pub const GC_TEMP_ADC_INT_STATE_MAX_TEMP_DIFF_LSB: u32 = 0x3;
pub const GC_TEMP_ADC_INT_STATE_MAX_TEMP_DIFF_MASK: u32 = 0x8;
pub const GC_TEMP_ADC_INT_STATE_MAX_TEMP_DIFF_SIZE: u32 = 0x1;
pub const GC_TEMP_ADC_INT_STATE_MAX_TEMP_DIFF_DEFAULT: u32 = 0x0;
pub const GC_TEMP_ADC_INT_STATE_MAX_TEMP_DIFF_OFFSET: u32 = 0x8;
pub const GC_TEMP_ADC_INT_STATE_COMP_OVERFLOW_LSB: u32 = 0x4;
pub const GC_TEMP_ADC_INT_STATE_COMP_OVERFLOW_MASK: u32 = 0x10;
pub const GC_TEMP_ADC_INT_STATE_COMP_OVERFLOW_SIZE: u32 = 0x1;
pub const GC_TEMP_ADC_INT_STATE_COMP_OVERFLOW_DEFAULT: u32 = 0x0;
pub const GC_TEMP_ADC_INT_STATE_COMP_OVERFLOW_OFFSET: u32 = 0x8;
pub const GC_TEMP_ADC_INT_TEST_ADC_ICLKDV_LSB: u32 = 0x0;
pub const GC_TEMP_ADC_INT_TEST_ADC_ICLKDV_MASK: u32 = 0x1;
pub const GC_TEMP_ADC_INT_TEST_ADC_ICLKDV_SIZE: u32 = 0x1;
pub const GC_TEMP_ADC_INT_TEST_ADC_ICLKDV_DEFAULT: u32 = 0x0;
pub const GC_TEMP_ADC_INT_TEST_ADC_ICLKDV_OFFSET: u32 = 0xc;
pub const GC_TEMP_ADC_INT_TEST_MIN_TEMP_LSB: u32 = 0x1;
pub const GC_TEMP_ADC_INT_TEST_MIN_TEMP_MASK: u32 = 0x2;
pub const GC_TEMP_ADC_INT_TEST_MIN_TEMP_SIZE: u32 = 0x1;
pub const GC_TEMP_ADC_INT_TEST_MIN_TEMP_DEFAULT: u32 = 0x0;
pub const GC_TEMP_ADC_INT_TEST_MIN_TEMP_OFFSET: u32 = 0xc;
pub const GC_TEMP_ADC_INT_TEST_MAX_TEMP_LSB: u32 = 0x2;
pub const GC_TEMP_ADC_INT_TEST_MAX_TEMP_MASK: u32 = 0x4;
pub const GC_TEMP_ADC_INT_TEST_MAX_TEMP_SIZE: u32 = 0x1;
pub const GC_TEMP_ADC_INT_TEST_MAX_TEMP_DEFAULT: u32 = 0x0;
pub const GC_TEMP_ADC_INT_TEST_MAX_TEMP_OFFSET: u32 = 0xc;
pub const GC_TEMP_ADC_INT_TEST_MAX_TEMP_DIFF_LSB: u32 = 0x3;
pub const GC_TEMP_ADC_INT_TEST_MAX_TEMP_DIFF_MASK: u32 = 0x8;
pub const GC_TEMP_ADC_INT_TEST_MAX_TEMP_DIFF_SIZE: u32 = 0x1;
pub const GC_TEMP_ADC_INT_TEST_MAX_TEMP_DIFF_DEFAULT: u32 = 0x0;
pub const GC_TEMP_ADC_INT_TEST_MAX_TEMP_DIFF_OFFSET: u32 = 0xc;
pub const GC_TEMP_ADC_INT_TEST_COMP_OVERFLOW_LSB: u32 = 0x4;
pub const GC_TEMP_ADC_INT_TEST_COMP_OVERFLOW_MASK: u32 = 0x10;
pub const GC_TEMP_ADC_INT_TEST_COMP_OVERFLOW_SIZE: u32 = 0x1;
pub const GC_TEMP_ADC_INT_TEST_COMP_OVERFLOW_DEFAULT: u32 = 0x0;
pub const GC_TEMP_ADC_INT_TEST_COMP_OVERFLOW_OFFSET: u32 = 0xc;
pub const GC_TEMP_ADC_ANALOG_CTRL_REFERENCE_LSB: u32 = 0x0;
pub const GC_TEMP_ADC_ANALOG_CTRL_REFERENCE_MASK: u32 = 0x7;
pub const GC_TEMP_ADC_ANALOG_CTRL_REFERENCE_SIZE: u32 = 0x3;
pub const GC_TEMP_ADC_ANALOG_CTRL_REFERENCE_DEFAULT: u32 = 0x5;
pub const GC_TEMP_ADC_ANALOG_CTRL_REFERENCE_OFFSET: u32 = 0x14;
pub const GC_TEMP_ADC_ANALOG_CTRL_REFERENCE_0P906V: u32 = 0x3;
pub const GC_TEMP_ADC_ANALOG_CTRL_REFERENCE_1P120V: u32 = 0x6;
pub const GC_TEMP_ADC_ANALOG_CTRL_REFERENCE_0P763V: u32 = 0x1;
pub const GC_TEMP_ADC_ANALOG_CTRL_REFERENCE_0P691V: u32 = 0x0;
pub const GC_TEMP_ADC_ANALOG_CTRL_REFERENCE_1P192V: u32 = 0x7;
pub const GC_TEMP_ADC_ANALOG_CTRL_REFERENCE_0P977V: u32 = 0x4;
pub const GC_TEMP_ADC_ANALOG_CTRL_REFERENCE_1P049V: u32 = 0x5;
pub const GC_TEMP_ADC_ANALOG_CTRL_REFERENCE_0P834V: u32 = 0x2;
pub const GC_TEMP_ADC_ANALOG_CTRL_COMMON_MODE_LSB: u32 = 0x4;
pub const GC_TEMP_ADC_ANALOG_CTRL_COMMON_MODE_MASK: u32 = 0x70;
pub const GC_TEMP_ADC_ANALOG_CTRL_COMMON_MODE_SIZE: u32 = 0x3;
pub const GC_TEMP_ADC_ANALOG_CTRL_COMMON_MODE_DEFAULT: u32 = 0x3;
pub const GC_TEMP_ADC_ANALOG_CTRL_COMMON_MODE_OFFSET: u32 = 0x14;
pub const GC_TEMP_ADC_ANALOG_CTRL_COMMON_MODE_0P429V: u32 = 0x2;
pub const GC_TEMP_ADC_ANALOG_CTRL_COMMON_MODE_0P477V: u32 = 0x3;
pub const GC_TEMP_ADC_ANALOG_CTRL_COMMON_MODE_0P382V: u32 = 0x1;
pub const GC_TEMP_ADC_ANALOG_CTRL_COMMON_MODE_0P572V: u32 = 0x5;
pub const GC_TEMP_ADC_ANALOG_CTRL_COMMON_MODE_0P524V: u32 = 0x4;
pub const GC_TEMP_ADC_FSM_CTRL_SYNC_IQ_LSB: u32 = 0x0;
pub const GC_TEMP_ADC_FSM_CTRL_SYNC_IQ_MASK: u32 = 0x1;
pub const GC_TEMP_ADC_FSM_CTRL_SYNC_IQ_SIZE: u32 = 0x1;
pub const GC_TEMP_ADC_FSM_CTRL_SYNC_IQ_DEFAULT: u32 = 0x0;
pub const GC_TEMP_ADC_FSM_CTRL_SYNC_IQ_OFFSET: u32 = 0x18;
pub const GC_TEMP_ADC_FSM_CTRL_ONESHOT_MODE_LSB: u32 = 0x1;
pub const GC_TEMP_ADC_FSM_CTRL_ONESHOT_MODE_MASK: u32 = 0x2;
pub const GC_TEMP_ADC_FSM_CTRL_ONESHOT_MODE_SIZE: u32 = 0x1;
pub const GC_TEMP_ADC_FSM_CTRL_ONESHOT_MODE_DEFAULT: u32 = 0x0;
pub const GC_TEMP_ADC_FSM_CTRL_ONESHOT_MODE_OFFSET: u32 = 0x18;
pub const GC_TEMP_ADC_FSM_CTRL_SINGLE_MODE_LSB: u32 = 0x2;
pub const GC_TEMP_ADC_FSM_CTRL_SINGLE_MODE_MASK: u32 = 0x4;
pub const GC_TEMP_ADC_FSM_CTRL_SINGLE_MODE_SIZE: u32 = 0x1;
pub const GC_TEMP_ADC_FSM_CTRL_SINGLE_MODE_DEFAULT: u32 = 0x1;
pub const GC_TEMP_ADC_FSM_CTRL_SINGLE_MODE_OFFSET: u32 = 0x18;
pub const GC_TEMP_ADC_FSM_CTRL_SINGLE_SIDE_LSB: u32 = 0x3;
pub const GC_TEMP_ADC_FSM_CTRL_SINGLE_SIDE_MASK: u32 = 0x8;
pub const GC_TEMP_ADC_FSM_CTRL_SINGLE_SIDE_SIZE: u32 = 0x1;
pub const GC_TEMP_ADC_FSM_CTRL_SINGLE_SIDE_DEFAULT: u32 = 0x0;
pub const GC_TEMP_ADC_FSM_CTRL_SINGLE_SIDE_OFFSET: u32 = 0x18;
pub const GC_TEMP_ADC_FSM_CTRL_MUX_CTRL_LSB: u32 = 0x4;
pub const GC_TEMP_ADC_FSM_CTRL_MUX_CTRL_MASK: u32 = 0x70;
pub const GC_TEMP_ADC_FSM_CTRL_MUX_CTRL_SIZE: u32 = 0x3;
pub const GC_TEMP_ADC_FSM_CTRL_MUX_CTRL_DEFAULT: u32 = 0x6;
pub const GC_TEMP_ADC_FSM_CTRL_MUX_CTRL_OFFSET: u32 = 0x18;
pub const GC_TEMP_ADC_FSM_CTRL_MUX_CTRL_ADC_INP_N5: u32 = 0x5;
pub const GC_TEMP_ADC_FSM_CTRL_MUX_CTRL_ADC_INP_N4: u32 = 0x4;
pub const GC_TEMP_ADC_FSM_CTRL_MUX_CTRL_ADC_INP_N3: u32 = 0x3;
pub const GC_TEMP_ADC_FSM_CTRL_MUX_CTRL_ADC_INP_N2: u32 = 0x2;
pub const GC_TEMP_ADC_FSM_CTRL_MUX_CTRL_ADC_INP_N1: u32 = 0x1;
pub const GC_TEMP_ADC_FSM_CTRL_MUX_CTRL_ADC_INP_N0: u32 = 0x0;
pub const GC_TEMP_ADC_FSM_CTRL_MUX_CTRL_VPTAT_CORE: u32 = 0x6;
pub const GC_TEMP_ADC_FSM_CTRL_MUX_CTRL_ANALOG_TEST_BUS: u32 = 0x7;
pub const GC_TEMP_ADC_FSM_CTRL_SMPL_DUR_FINE_LSB: u32 = 0x7;
pub const GC_TEMP_ADC_FSM_CTRL_SMPL_DUR_FINE_MASK: u32 = 0x780;
pub const GC_TEMP_ADC_FSM_CTRL_SMPL_DUR_FINE_SIZE: u32 = 0x4;
pub const GC_TEMP_ADC_FSM_CTRL_SMPL_DUR_FINE_DEFAULT: u32 = 0x0;
pub const GC_TEMP_ADC_FSM_CTRL_SMPL_DUR_FINE_OFFSET: u32 = 0x18;
pub const GC_TEMP_ADC_FSM_CTRL_SMPL_DUR_COARSE_LSB: u32 = 0xb;
pub const GC_TEMP_ADC_FSM_CTRL_SMPL_DUR_COARSE_MASK: u32 = 0x7800;
pub const GC_TEMP_ADC_FSM_CTRL_SMPL_DUR_COARSE_SIZE: u32 = 0x4;
pub const GC_TEMP_ADC_FSM_CTRL_SMPL_DUR_COARSE_DEFAULT: u32 = 0x1;
pub const GC_TEMP_ADC_FSM_CTRL_SMPL_DUR_COARSE_OFFSET: u32 = 0x18;
pub const GC_TEMP_ADC_FSM_CTRL_CHOP_REFBUF_AMP_LSB: u32 = 0xf;
pub const GC_TEMP_ADC_FSM_CTRL_CHOP_REFBUF_AMP_MASK: u32 = 0x8000;
pub const GC_TEMP_ADC_FSM_CTRL_CHOP_REFBUF_AMP_SIZE: u32 = 0x1;
pub const GC_TEMP_ADC_FSM_CTRL_CHOP_REFBUF_AMP_DEFAULT: u32 = 0x1;
pub const GC_TEMP_ADC_FSM_CTRL_CHOP_REFBUF_AMP_OFFSET: u32 = 0x18;
pub const GC_TEMP_ADC_FSM_CTRL_CHOP_CURRENT_MIRROR_LSB: u32 = 0x10;
pub const GC_TEMP_ADC_FSM_CTRL_CHOP_CURRENT_MIRROR_MASK: u32 = 0x10000;
pub const GC_TEMP_ADC_FSM_CTRL_CHOP_CURRENT_MIRROR_SIZE: u32 = 0x1;
pub const GC_TEMP_ADC_FSM_CTRL_CHOP_CURRENT_MIRROR_DEFAULT: u32 = 0x1;
pub const GC_TEMP_ADC_FSM_CTRL_CHOP_CURRENT_MIRROR_OFFSET: u32 = 0x18;
pub const GC_TEMP_ADC_FSM_CTRL_CHOP_FEEDBACK_AMP_LSB: u32 = 0x11;
pub const GC_TEMP_ADC_FSM_CTRL_CHOP_FEEDBACK_AMP_MASK: u32 = 0x20000;
pub const GC_TEMP_ADC_FSM_CTRL_CHOP_FEEDBACK_AMP_SIZE: u32 = 0x1;
pub const GC_TEMP_ADC_FSM_CTRL_CHOP_FEEDBACK_AMP_DEFAULT: u32 = 0x1;
pub const GC_TEMP_ADC_FSM_CTRL_CHOP_FEEDBACK_AMP_OFFSET: u32 = 0x18;
pub const GC_TEMP_ADC_OPERATION_RESET_B_LSB: u32 = 0x0;
pub const GC_TEMP_ADC_OPERATION_RESET_B_MASK: u32 = 0x1;
pub const GC_TEMP_ADC_OPERATION_RESET_B_SIZE: u32 = 0x1;
pub const GC_TEMP_ADC_OPERATION_RESET_B_DEFAULT: u32 = 0x0;
pub const GC_TEMP_ADC_OPERATION_RESET_B_OFFSET: u32 = 0x28;
pub const GC_TEMP_ADC_OPERATION_ENABLE_LSB: u32 = 0x1;
pub const GC_TEMP_ADC_OPERATION_ENABLE_MASK: u32 = 0x2;
pub const GC_TEMP_ADC_OPERATION_ENABLE_SIZE: u32 = 0x1;
pub const GC_TEMP_ADC_OPERATION_ENABLE_DEFAULT: u32 = 0x0;
pub const GC_TEMP_ADC_OPERATION_ENABLE_OFFSET: u32 = 0x28;
pub const GC_TEMP_ADC_CONFIG_SAMPLE_SELECT_LSB: u32 = 0x0;
pub const GC_TEMP_ADC_CONFIG_SAMPLE_SELECT_MASK: u32 = 0x3;
pub const GC_TEMP_ADC_CONFIG_SAMPLE_SELECT_SIZE: u32 = 0x2;
pub const GC_TEMP_ADC_CONFIG_SAMPLE_SELECT_DEFAULT: u32 = 0x0;
pub const GC_TEMP_ADC_CONFIG_SAMPLE_SELECT_OFFSET: u32 = 0x40;
pub const GC_TEMP_ADC_CONFIG_SAMPLE_SELECT_ADC_SUM2: u32 = 0x1;
pub const GC_TEMP_ADC_CONFIG_SAMPLE_SELECT_ADC_IOUT: u32 = 0x0;
pub const GC_TEMP_ADC_CONFIG_SAMPLE_SELECT_ADC_SUM8: u32 = 0x3;
pub const GC_TEMP_ADC_CONFIG_SAMPLE_SELECT_ADC_SUM4: u32 = 0x2;
pub const GC_TEMP_ABS_LIMIT_MIN_LSB: u32 = 0x0;
pub const GC_TEMP_ABS_LIMIT_MIN_MASK: u32 = 0xfff;
pub const GC_TEMP_ABS_LIMIT_MIN_SIZE: u32 = 0xc;
pub const GC_TEMP_ABS_LIMIT_MIN_DEFAULT: u32 = 0x0;
pub const GC_TEMP_ABS_LIMIT_MIN_OFFSET: u32 = 0x44;
pub const GC_TEMP_ABS_LIMIT_MAX_LSB: u32 = 0xc;
pub const GC_TEMP_ABS_LIMIT_MAX_MASK: u32 = 0xfff000;
pub const GC_TEMP_ABS_LIMIT_MAX_SIZE: u32 = 0xc;
pub const GC_TEMP_ABS_LIMIT_MAX_DEFAULT: u32 = 0x0;
pub const GC_TEMP_ABS_LIMIT_MAX_OFFSET: u32 = 0x44;
pub const GC_TEMP_DIFF_PARAM_MAX_LSB: u32 = 0x0;
pub const GC_TEMP_DIFF_PARAM_MAX_MASK: u32 = 0xfff;
pub const GC_TEMP_DIFF_PARAM_MAX_SIZE: u32 = 0xc;
pub const GC_TEMP_DIFF_PARAM_MAX_DEFAULT: u32 = 0x0;
pub const GC_TEMP_DIFF_PARAM_MAX_OFFSET: u32 = 0x48;
pub const GC_TEMP_DIFF_PARAM_PERIOD_LSB: u32 = 0xc;
pub const GC_TEMP_DIFF_PARAM_PERIOD_MASK: u32 = 0xfffff000;
pub const GC_TEMP_DIFF_PARAM_PERIOD_SIZE: u32 = 0x14;
pub const GC_TEMP_DIFF_PARAM_PERIOD_DEFAULT: u32 = 0x0;
pub const GC_TEMP_DIFF_PARAM_PERIOD_OFFSET: u32 = 0x48;
pub const GC_TEMP_METRIC_DIFF_LSB: u32 = 0x0;
pub const GC_TEMP_METRIC_DIFF_MASK: u32 = 0xfff;
pub const GC_TEMP_METRIC_DIFF_SIZE: u32 = 0xc;
pub const GC_TEMP_METRIC_DIFF_DEFAULT: u32 = 0x0;
pub const GC_TEMP_METRIC_DIFF_OFFSET: u32 = 0x4c;
pub const GC_TEMP_METRIC_CTR_LSB: u32 = 0xc;
pub const GC_TEMP_METRIC_CTR_MASK: u32 = 0xfffff000;
pub const GC_TEMP_METRIC_CTR_SIZE: u32 = 0x14;
pub const GC_TEMP_METRIC_CTR_DEFAULT: u32 = 0x0;
pub const GC_TEMP_METRIC_CTR_OFFSET: u32 = 0x4c;
pub const GC_TIMEHS_TIMER1CONTROL_ONESHOT_LSB: u32 = 0x0;
pub const GC_TIMEHS_TIMER1CONTROL_ONESHOT_MASK: u32 = 0x1;
pub const GC_TIMEHS_TIMER1CONTROL_ONESHOT_SIZE: u32 = 0x1;
pub const GC_TIMEHS_TIMER1CONTROL_ONESHOT_DEFAULT: u32 = 0x0;
pub const GC_TIMEHS_TIMER1CONTROL_ONESHOT_OFFSET: u32 = 0x8;
pub const GC_TIMEHS_TIMER1CONTROL_SIZE_LSB: u32 = 0x1;
pub const GC_TIMEHS_TIMER1CONTROL_SIZE_MASK: u32 = 0x2;
pub const GC_TIMEHS_TIMER1CONTROL_SIZE_SIZE: u32 = 0x1;
pub const GC_TIMEHS_TIMER1CONTROL_SIZE_DEFAULT: u32 = 0x0;
pub const GC_TIMEHS_TIMER1CONTROL_SIZE_OFFSET: u32 = 0x8;
pub const GC_TIMEHS_TIMER1CONTROL_PRE_LSB: u32 = 0x2;
pub const GC_TIMEHS_TIMER1CONTROL_PRE_MASK: u32 = 0xc;
pub const GC_TIMEHS_TIMER1CONTROL_PRE_SIZE: u32 = 0x2;
pub const GC_TIMEHS_TIMER1CONTROL_PRE_DEFAULT: u32 = 0x0;
pub const GC_TIMEHS_TIMER1CONTROL_PRE_OFFSET: u32 = 0x8;
pub const GC_TIMEHS_TIMER1CONTROL_RESERVED_LSB: u32 = 0x4;
pub const GC_TIMEHS_TIMER1CONTROL_RESERVED_MASK: u32 = 0x10;
pub const GC_TIMEHS_TIMER1CONTROL_RESERVED_SIZE: u32 = 0x1;
pub const GC_TIMEHS_TIMER1CONTROL_RESERVED_DEFAULT: u32 = 0x0;
pub const GC_TIMEHS_TIMER1CONTROL_RESERVED_OFFSET: u32 = 0x8;
pub const GC_TIMEHS_TIMER1CONTROL_INTENABLE_LSB: u32 = 0x5;
pub const GC_TIMEHS_TIMER1CONTROL_INTENABLE_MASK: u32 = 0x20;
pub const GC_TIMEHS_TIMER1CONTROL_INTENABLE_SIZE: u32 = 0x1;
pub const GC_TIMEHS_TIMER1CONTROL_INTENABLE_DEFAULT: u32 = 0x1;
pub const GC_TIMEHS_TIMER1CONTROL_INTENABLE_OFFSET: u32 = 0x8;
pub const GC_TIMEHS_TIMER1CONTROL_MODE_LSB: u32 = 0x6;
pub const GC_TIMEHS_TIMER1CONTROL_MODE_MASK: u32 = 0x40;
pub const GC_TIMEHS_TIMER1CONTROL_MODE_SIZE: u32 = 0x1;
pub const GC_TIMEHS_TIMER1CONTROL_MODE_DEFAULT: u32 = 0x0;
pub const GC_TIMEHS_TIMER1CONTROL_MODE_OFFSET: u32 = 0x8;
pub const GC_TIMEHS_TIMER1CONTROL_ENABLE_LSB: u32 = 0x7;
pub const GC_TIMEHS_TIMER1CONTROL_ENABLE_MASK: u32 = 0x80;
pub const GC_TIMEHS_TIMER1CONTROL_ENABLE_SIZE: u32 = 0x1;
pub const GC_TIMEHS_TIMER1CONTROL_ENABLE_DEFAULT: u32 = 0x0;
pub const GC_TIMEHS_TIMER1CONTROL_ENABLE_OFFSET: u32 = 0x8;
pub const GC_TIMEHS_TIMER2CONTROL_ONESHOT_LSB: u32 = 0x0;
pub const GC_TIMEHS_TIMER2CONTROL_ONESHOT_MASK: u32 = 0x1;
pub const GC_TIMEHS_TIMER2CONTROL_ONESHOT_SIZE: u32 = 0x1;
pub const GC_TIMEHS_TIMER2CONTROL_ONESHOT_DEFAULT: u32 = 0x0;
pub const GC_TIMEHS_TIMER2CONTROL_ONESHOT_OFFSET: u32 = 0x28;
pub const GC_TIMEHS_TIMER2CONTROL_SIZE_LSB: u32 = 0x1;
pub const GC_TIMEHS_TIMER2CONTROL_SIZE_MASK: u32 = 0x2;
pub const GC_TIMEHS_TIMER2CONTROL_SIZE_SIZE: u32 = 0x1;
pub const GC_TIMEHS_TIMER2CONTROL_SIZE_DEFAULT: u32 = 0x0;
pub const GC_TIMEHS_TIMER2CONTROL_SIZE_OFFSET: u32 = 0x28;
pub const GC_TIMEHS_TIMER2CONTROL_PRE_LSB: u32 = 0x2;
pub const GC_TIMEHS_TIMER2CONTROL_PRE_MASK: u32 = 0xc;
pub const GC_TIMEHS_TIMER2CONTROL_PRE_SIZE: u32 = 0x2;
pub const GC_TIMEHS_TIMER2CONTROL_PRE_DEFAULT: u32 = 0x0;
pub const GC_TIMEHS_TIMER2CONTROL_PRE_OFFSET: u32 = 0x28;
pub const GC_TIMEHS_TIMER2CONTROL_RESERVED_LSB: u32 = 0x4;
pub const GC_TIMEHS_TIMER2CONTROL_RESERVED_MASK: u32 = 0x10;
pub const GC_TIMEHS_TIMER2CONTROL_RESERVED_SIZE: u32 = 0x1;
pub const GC_TIMEHS_TIMER2CONTROL_RESERVED_DEFAULT: u32 = 0x0;
pub const GC_TIMEHS_TIMER2CONTROL_RESERVED_OFFSET: u32 = 0x28;
pub const GC_TIMEHS_TIMER2CONTROL_INTENABLE_LSB: u32 = 0x5;
pub const GC_TIMEHS_TIMER2CONTROL_INTENABLE_MASK: u32 = 0x20;
pub const GC_TIMEHS_TIMER2CONTROL_INTENABLE_SIZE: u32 = 0x1;
pub const GC_TIMEHS_TIMER2CONTROL_INTENABLE_DEFAULT: u32 = 0x1;
pub const GC_TIMEHS_TIMER2CONTROL_INTENABLE_OFFSET: u32 = 0x28;
pub const GC_TIMEHS_TIMER2CONTROL_MODE_LSB: u32 = 0x6;
pub const GC_TIMEHS_TIMER2CONTROL_MODE_MASK: u32 = 0x40;
pub const GC_TIMEHS_TIMER2CONTROL_MODE_SIZE: u32 = 0x1;
pub const GC_TIMEHS_TIMER2CONTROL_MODE_DEFAULT: u32 = 0x0;
pub const GC_TIMEHS_TIMER2CONTROL_MODE_OFFSET: u32 = 0x28;
pub const GC_TIMEHS_TIMER2CONTROL_ENABLE_LSB: u32 = 0x7;
pub const GC_TIMEHS_TIMER2CONTROL_ENABLE_MASK: u32 = 0x80;
pub const GC_TIMEHS_TIMER2CONTROL_ENABLE_SIZE: u32 = 0x1;
pub const GC_TIMEHS_TIMER2CONTROL_ENABLE_DEFAULT: u32 = 0x0;
pub const GC_TIMEHS_TIMER2CONTROL_ENABLE_OFFSET: u32 = 0x28;
pub const GC_TIMEHS_TIMERITOP_TIMINT1_LSB: u32 = 0x0;
pub const GC_TIMEHS_TIMERITOP_TIMINT1_MASK: u32 = 0x1;
pub const GC_TIMEHS_TIMERITOP_TIMINT1_SIZE: u32 = 0x1;
pub const GC_TIMEHS_TIMERITOP_TIMINT1_DEFAULT: u32 = 0x0;
pub const GC_TIMEHS_TIMERITOP_TIMINT1_OFFSET: u32 = 0xf04;
pub const GC_TIMEHS_TIMERITOP_TIMINT2_LSB: u32 = 0x1;
pub const GC_TIMEHS_TIMERITOP_TIMINT2_MASK: u32 = 0x2;
pub const GC_TIMEHS_TIMERITOP_TIMINT2_SIZE: u32 = 0x1;
pub const GC_TIMEHS_TIMERITOP_TIMINT2_DEFAULT: u32 = 0x0;
pub const GC_TIMEHS_TIMERITOP_TIMINT2_OFFSET: u32 = 0xf04;
pub const GC_TIMELS_TIMER0_CONTROL_ENABLE_LSB: u32 = 0x0;
pub const GC_TIMELS_TIMER0_CONTROL_ENABLE_MASK: u32 = 0x1;
pub const GC_TIMELS_TIMER0_CONTROL_ENABLE_SIZE: u32 = 0x1;
pub const GC_TIMELS_TIMER0_CONTROL_ENABLE_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER0_CONTROL_ENABLE_OFFSET: u32 = 0x0;
pub const GC_TIMELS_TIMER0_CONTROL_RELOAD_LSB: u32 = 0x1;
pub const GC_TIMELS_TIMER0_CONTROL_RELOAD_MASK: u32 = 0x2;
pub const GC_TIMELS_TIMER0_CONTROL_RELOAD_SIZE: u32 = 0x1;
pub const GC_TIMELS_TIMER0_CONTROL_RELOAD_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER0_CONTROL_RELOAD_OFFSET: u32 = 0x0;
pub const GC_TIMELS_TIMER0_CONTROL_WRAP_LSB: u32 = 0x2;
pub const GC_TIMELS_TIMER0_CONTROL_WRAP_MASK: u32 = 0x4;
pub const GC_TIMELS_TIMER0_CONTROL_WRAP_SIZE: u32 = 0x1;
pub const GC_TIMELS_TIMER0_CONTROL_WRAP_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER0_CONTROL_WRAP_OFFSET: u32 = 0x0;
pub const GC_TIMELS_TIMER0_CONTROL_TEST_LSB: u32 = 0x3;
pub const GC_TIMELS_TIMER0_CONTROL_TEST_MASK: u32 = 0x8;
pub const GC_TIMELS_TIMER0_CONTROL_TEST_SIZE: u32 = 0x1;
pub const GC_TIMELS_TIMER0_CONTROL_TEST_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER0_CONTROL_TEST_OFFSET: u32 = 0x0;
pub const GC_TIMELS_TIMER0_STATUS_SYNCING_LOAD_LSB: u32 = 0x0;
pub const GC_TIMELS_TIMER0_STATUS_SYNCING_LOAD_MASK: u32 = 0x1;
pub const GC_TIMELS_TIMER0_STATUS_SYNCING_LOAD_SIZE: u32 = 0x1;
pub const GC_TIMELS_TIMER0_STATUS_SYNCING_LOAD_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER0_STATUS_SYNCING_LOAD_OFFSET: u32 = 0x4;
pub const GC_TIMELS_TIMER0_STATUS_WAITING_LOAD_LSB: u32 = 0x1;
pub const GC_TIMELS_TIMER0_STATUS_WAITING_LOAD_MASK: u32 = 0x2;
pub const GC_TIMELS_TIMER0_STATUS_WAITING_LOAD_SIZE: u32 = 0x1;
pub const GC_TIMELS_TIMER0_STATUS_WAITING_LOAD_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER0_STATUS_WAITING_LOAD_OFFSET: u32 = 0x4;
pub const GC_TIMELS_TIMER0_STATUS_PENDING_LOAD_LSB: u32 = 0x2;
pub const GC_TIMELS_TIMER0_STATUS_PENDING_LOAD_MASK: u32 = 0x4;
pub const GC_TIMELS_TIMER0_STATUS_PENDING_LOAD_SIZE: u32 = 0x1;
pub const GC_TIMELS_TIMER0_STATUS_PENDING_LOAD_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER0_STATUS_PENDING_LOAD_OFFSET: u32 = 0x4;
pub const GC_TIMELS_TIMER0_STATUS_SYNCING_RELOAD_LSB: u32 = 0x3;
pub const GC_TIMELS_TIMER0_STATUS_SYNCING_RELOAD_MASK: u32 = 0x8;
pub const GC_TIMELS_TIMER0_STATUS_SYNCING_RELOAD_SIZE: u32 = 0x1;
pub const GC_TIMELS_TIMER0_STATUS_SYNCING_RELOAD_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER0_STATUS_SYNCING_RELOAD_OFFSET: u32 = 0x4;
pub const GC_TIMELS_TIMER0_STATUS_WAITING_RELOAD_LSB: u32 = 0x4;
pub const GC_TIMELS_TIMER0_STATUS_WAITING_RELOAD_MASK: u32 = 0x10;
pub const GC_TIMELS_TIMER0_STATUS_WAITING_RELOAD_SIZE: u32 = 0x1;
pub const GC_TIMELS_TIMER0_STATUS_WAITING_RELOAD_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER0_STATUS_WAITING_RELOAD_OFFSET: u32 = 0x4;
pub const GC_TIMELS_TIMER0_STATUS_PENDING_RELOAD_LSB: u32 = 0x5;
pub const GC_TIMELS_TIMER0_STATUS_PENDING_RELOAD_MASK: u32 = 0x20;
pub const GC_TIMELS_TIMER0_STATUS_PENDING_RELOAD_SIZE: u32 = 0x1;
pub const GC_TIMELS_TIMER0_STATUS_PENDING_RELOAD_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER0_STATUS_PENDING_RELOAD_OFFSET: u32 = 0x4;
pub const GC_TIMELS_TIMER0_STATUS_WRAPPED_LSB: u32 = 0x6;
pub const GC_TIMELS_TIMER0_STATUS_WRAPPED_MASK: u32 = 0x40;
pub const GC_TIMELS_TIMER0_STATUS_WRAPPED_SIZE: u32 = 0x1;
pub const GC_TIMELS_TIMER0_STATUS_WRAPPED_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER0_STATUS_WRAPPED_OFFSET: u32 = 0x4;
pub const GC_TIMELS_TIMER0_SETHOLD_EN_LSB: u32 = 0x0;
pub const GC_TIMELS_TIMER0_SETHOLD_EN_MASK: u32 = 0x1;
pub const GC_TIMELS_TIMER0_SETHOLD_EN_SIZE: u32 = 0x1;
pub const GC_TIMELS_TIMER0_SETHOLD_EN_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER0_SETHOLD_EN_OFFSET: u32 = 0x28;
pub const GC_TIMELS_TIMER0_CLRHOLD_EN_LSB: u32 = 0x0;
pub const GC_TIMELS_TIMER0_CLRHOLD_EN_MASK: u32 = 0x1;
pub const GC_TIMELS_TIMER0_CLRHOLD_EN_SIZE: u32 = 0x1;
pub const GC_TIMELS_TIMER0_CLRHOLD_EN_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER0_CLRHOLD_EN_OFFSET: u32 = 0x2c;
pub const GC_TIMELS_TIMER1_CONTROL_ENABLE_LSB: u32 = 0x0;
pub const GC_TIMELS_TIMER1_CONTROL_ENABLE_MASK: u32 = 0x1;
pub const GC_TIMELS_TIMER1_CONTROL_ENABLE_SIZE: u32 = 0x1;
pub const GC_TIMELS_TIMER1_CONTROL_ENABLE_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER1_CONTROL_ENABLE_OFFSET: u32 = 0x40;
pub const GC_TIMELS_TIMER1_CONTROL_RELOAD_LSB: u32 = 0x1;
pub const GC_TIMELS_TIMER1_CONTROL_RELOAD_MASK: u32 = 0x2;
pub const GC_TIMELS_TIMER1_CONTROL_RELOAD_SIZE: u32 = 0x1;
pub const GC_TIMELS_TIMER1_CONTROL_RELOAD_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER1_CONTROL_RELOAD_OFFSET: u32 = 0x40;
pub const GC_TIMELS_TIMER1_CONTROL_WRAP_LSB: u32 = 0x2;
pub const GC_TIMELS_TIMER1_CONTROL_WRAP_MASK: u32 = 0x4;
pub const GC_TIMELS_TIMER1_CONTROL_WRAP_SIZE: u32 = 0x1;
pub const GC_TIMELS_TIMER1_CONTROL_WRAP_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER1_CONTROL_WRAP_OFFSET: u32 = 0x40;
pub const GC_TIMELS_TIMER1_CONTROL_TEST_LSB: u32 = 0x3;
pub const GC_TIMELS_TIMER1_CONTROL_TEST_MASK: u32 = 0x8;
pub const GC_TIMELS_TIMER1_CONTROL_TEST_SIZE: u32 = 0x1;
pub const GC_TIMELS_TIMER1_CONTROL_TEST_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER1_CONTROL_TEST_OFFSET: u32 = 0x40;
pub const GC_TIMELS_TIMER1_STATUS_SYNCING_LOAD_LSB: u32 = 0x0;
pub const GC_TIMELS_TIMER1_STATUS_SYNCING_LOAD_MASK: u32 = 0x1;
pub const GC_TIMELS_TIMER1_STATUS_SYNCING_LOAD_SIZE: u32 = 0x1;
pub const GC_TIMELS_TIMER1_STATUS_SYNCING_LOAD_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER1_STATUS_SYNCING_LOAD_OFFSET: u32 = 0x44;
pub const GC_TIMELS_TIMER1_STATUS_WAITING_LOAD_LSB: u32 = 0x1;
pub const GC_TIMELS_TIMER1_STATUS_WAITING_LOAD_MASK: u32 = 0x2;
pub const GC_TIMELS_TIMER1_STATUS_WAITING_LOAD_SIZE: u32 = 0x1;
pub const GC_TIMELS_TIMER1_STATUS_WAITING_LOAD_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER1_STATUS_WAITING_LOAD_OFFSET: u32 = 0x44;
pub const GC_TIMELS_TIMER1_STATUS_PENDING_LOAD_LSB: u32 = 0x2;
pub const GC_TIMELS_TIMER1_STATUS_PENDING_LOAD_MASK: u32 = 0x4;
pub const GC_TIMELS_TIMER1_STATUS_PENDING_LOAD_SIZE: u32 = 0x1;
pub const GC_TIMELS_TIMER1_STATUS_PENDING_LOAD_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER1_STATUS_PENDING_LOAD_OFFSET: u32 = 0x44;
pub const GC_TIMELS_TIMER1_STATUS_SYNCING_RELOAD_LSB: u32 = 0x3;
pub const GC_TIMELS_TIMER1_STATUS_SYNCING_RELOAD_MASK: u32 = 0x8;
pub const GC_TIMELS_TIMER1_STATUS_SYNCING_RELOAD_SIZE: u32 = 0x1;
pub const GC_TIMELS_TIMER1_STATUS_SYNCING_RELOAD_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER1_STATUS_SYNCING_RELOAD_OFFSET: u32 = 0x44;
pub const GC_TIMELS_TIMER1_STATUS_WAITING_RELOAD_LSB: u32 = 0x4;
pub const GC_TIMELS_TIMER1_STATUS_WAITING_RELOAD_MASK: u32 = 0x10;
pub const GC_TIMELS_TIMER1_STATUS_WAITING_RELOAD_SIZE: u32 = 0x1;
pub const GC_TIMELS_TIMER1_STATUS_WAITING_RELOAD_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER1_STATUS_WAITING_RELOAD_OFFSET: u32 = 0x44;
pub const GC_TIMELS_TIMER1_STATUS_PENDING_RELOAD_LSB: u32 = 0x5;
pub const GC_TIMELS_TIMER1_STATUS_PENDING_RELOAD_MASK: u32 = 0x20;
pub const GC_TIMELS_TIMER1_STATUS_PENDING_RELOAD_SIZE: u32 = 0x1;
pub const GC_TIMELS_TIMER1_STATUS_PENDING_RELOAD_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER1_STATUS_PENDING_RELOAD_OFFSET: u32 = 0x44;
pub const GC_TIMELS_TIMER1_STATUS_WRAPPED_LSB: u32 = 0x6;
pub const GC_TIMELS_TIMER1_STATUS_WRAPPED_MASK: u32 = 0x40;
pub const GC_TIMELS_TIMER1_STATUS_WRAPPED_SIZE: u32 = 0x1;
pub const GC_TIMELS_TIMER1_STATUS_WRAPPED_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER1_STATUS_WRAPPED_OFFSET: u32 = 0x44;
pub const GC_TIMELS_TIMER1_SETHOLD_EN_LSB: u32 = 0x0;
pub const GC_TIMELS_TIMER1_SETHOLD_EN_MASK: u32 = 0x1;
pub const GC_TIMELS_TIMER1_SETHOLD_EN_SIZE: u32 = 0x1;
pub const GC_TIMELS_TIMER1_SETHOLD_EN_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER1_SETHOLD_EN_OFFSET: u32 = 0x68;
pub const GC_TIMELS_TIMER1_CLRHOLD_EN_LSB: u32 = 0x0;
pub const GC_TIMELS_TIMER1_CLRHOLD_EN_MASK: u32 = 0x1;
pub const GC_TIMELS_TIMER1_CLRHOLD_EN_SIZE: u32 = 0x1;
pub const GC_TIMELS_TIMER1_CLRHOLD_EN_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_TIMER1_CLRHOLD_EN_OFFSET: u32 = 0x6c;
pub const GC_TIMELS_ITOP_TIMINT0_LSB: u32 = 0x0;
pub const GC_TIMELS_ITOP_TIMINT0_MASK: u32 = 0x1;
pub const GC_TIMELS_ITOP_TIMINT0_SIZE: u32 = 0x1;
pub const GC_TIMELS_ITOP_TIMINT0_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_ITOP_TIMINT0_OFFSET: u32 = 0xf04;
pub const GC_TIMELS_ITOP_TIMINT1_LSB: u32 = 0x1;
pub const GC_TIMELS_ITOP_TIMINT1_MASK: u32 = 0x2;
pub const GC_TIMELS_ITOP_TIMINT1_SIZE: u32 = 0x1;
pub const GC_TIMELS_ITOP_TIMINT1_DEFAULT: u32 = 0x0;
pub const GC_TIMELS_ITOP_TIMINT1_OFFSET: u32 = 0xf04;
pub const GC_TRNG_VERSION_CHANGE_LSB: u32 = 0x0;
pub const GC_TRNG_VERSION_CHANGE_MASK: u32 = 0xffffff;
pub const GC_TRNG_VERSION_CHANGE_SIZE: u32 = 0x18;
pub const GC_TRNG_VERSION_CHANGE_DEFAULT: u32 = 0xc241;
pub const GC_TRNG_VERSION_CHANGE_OFFSET: u32 = 0x0;
pub const GC_TRNG_VERSION_REVISION_LSB: u32 = 0x18;
pub const GC_TRNG_VERSION_REVISION_MASK: u32 = 0xff000000;
pub const GC_TRNG_VERSION_REVISION_SIZE: u32 = 0x8;
pub const GC_TRNG_VERSION_REVISION_DEFAULT: u32 = 0x7;
pub const GC_TRNG_VERSION_REVISION_OFFSET: u32 = 0x0;
pub const GC_TRNG_INT_ENABLE_INTR_TIMEOUT_LSB: u32 = 0x0;
pub const GC_TRNG_INT_ENABLE_INTR_TIMEOUT_MASK: u32 = 0x1;
pub const GC_TRNG_INT_ENABLE_INTR_TIMEOUT_SIZE: u32 = 0x1;
pub const GC_TRNG_INT_ENABLE_INTR_TIMEOUT_DEFAULT: u32 = 0x0;
pub const GC_TRNG_INT_ENABLE_INTR_TIMEOUT_OFFSET: u32 = 0x4;
pub const GC_TRNG_INT_ENABLE_INTR_CALC_DONE_LSB: u32 = 0x1;
pub const GC_TRNG_INT_ENABLE_INTR_CALC_DONE_MASK: u32 = 0x2;
pub const GC_TRNG_INT_ENABLE_INTR_CALC_DONE_SIZE: u32 = 0x1;
pub const GC_TRNG_INT_ENABLE_INTR_CALC_DONE_DEFAULT: u32 = 0x0;
pub const GC_TRNG_INT_ENABLE_INTR_CALC_DONE_OFFSET: u32 = 0x4;
pub const GC_TRNG_INT_ENABLE_INTR_BUFFER_FULL_LSB: u32 = 0x2;
pub const GC_TRNG_INT_ENABLE_INTR_BUFFER_FULL_MASK: u32 = 0x4;
pub const GC_TRNG_INT_ENABLE_INTR_BUFFER_FULL_SIZE: u32 = 0x1;
pub const GC_TRNG_INT_ENABLE_INTR_BUFFER_FULL_DEFAULT: u32 = 0x0;
pub const GC_TRNG_INT_ENABLE_INTR_BUFFER_FULL_OFFSET: u32 = 0x4;
pub const GC_TRNG_INT_ENABLE_INTR_ONE_SHOT_DONE_LSB: u32 = 0x3;
pub const GC_TRNG_INT_ENABLE_INTR_ONE_SHOT_DONE_MASK: u32 = 0x8;
pub const GC_TRNG_INT_ENABLE_INTR_ONE_SHOT_DONE_SIZE: u32 = 0x1;
pub const GC_TRNG_INT_ENABLE_INTR_ONE_SHOT_DONE_DEFAULT: u32 = 0x0;
pub const GC_TRNG_INT_ENABLE_INTR_ONE_SHOT_DONE_OFFSET: u32 = 0x4;
pub const GC_TRNG_INT_ENABLE_INTR_STAT_40_60_LSB: u32 = 0x4;
pub const GC_TRNG_INT_ENABLE_INTR_STAT_40_60_MASK: u32 = 0x10;
pub const GC_TRNG_INT_ENABLE_INTR_STAT_40_60_SIZE: u32 = 0x1;
pub const GC_TRNG_INT_ENABLE_INTR_STAT_40_60_DEFAULT: u32 = 0x0;
pub const GC_TRNG_INT_ENABLE_INTR_STAT_40_60_OFFSET: u32 = 0x4;
pub const GC_TRNG_INT_ENABLE_INTR_STAT_30_70_LSB: u32 = 0x5;
pub const GC_TRNG_INT_ENABLE_INTR_STAT_30_70_MASK: u32 = 0x20;
pub const GC_TRNG_INT_ENABLE_INTR_STAT_30_70_SIZE: u32 = 0x1;
pub const GC_TRNG_INT_ENABLE_INTR_STAT_30_70_DEFAULT: u32 = 0x0;
pub const GC_TRNG_INT_ENABLE_INTR_STAT_30_70_OFFSET: u32 = 0x4;
pub const GC_TRNG_INT_STATE_INTR_TIMEOUT_LSB: u32 = 0x0;
pub const GC_TRNG_INT_STATE_INTR_TIMEOUT_MASK: u32 = 0x1;
pub const GC_TRNG_INT_STATE_INTR_TIMEOUT_SIZE: u32 = 0x1;
pub const GC_TRNG_INT_STATE_INTR_TIMEOUT_DEFAULT: u32 = 0x0;
pub const GC_TRNG_INT_STATE_INTR_TIMEOUT_OFFSET: u32 = 0x8;
pub const GC_TRNG_INT_STATE_INTR_CALC_DONE_LSB: u32 = 0x1;
pub const GC_TRNG_INT_STATE_INTR_CALC_DONE_MASK: u32 = 0x2;
pub const GC_TRNG_INT_STATE_INTR_CALC_DONE_SIZE: u32 = 0x1;
pub const GC_TRNG_INT_STATE_INTR_CALC_DONE_DEFAULT: u32 = 0x0;
pub const GC_TRNG_INT_STATE_INTR_CALC_DONE_OFFSET: u32 = 0x8;
pub const GC_TRNG_INT_STATE_INTR_BUFFER_FULL_LSB: u32 = 0x2;
pub const GC_TRNG_INT_STATE_INTR_BUFFER_FULL_MASK: u32 = 0x4;
pub const GC_TRNG_INT_STATE_INTR_BUFFER_FULL_SIZE: u32 = 0x1;
pub const GC_TRNG_INT_STATE_INTR_BUFFER_FULL_DEFAULT: u32 = 0x0;
pub const GC_TRNG_INT_STATE_INTR_BUFFER_FULL_OFFSET: u32 = 0x8;
pub const GC_TRNG_INT_STATE_INTR_ONE_SHOT_DONE_LSB: u32 = 0x3;
pub const GC_TRNG_INT_STATE_INTR_ONE_SHOT_DONE_MASK: u32 = 0x8;
pub const GC_TRNG_INT_STATE_INTR_ONE_SHOT_DONE_SIZE: u32 = 0x1;
pub const GC_TRNG_INT_STATE_INTR_ONE_SHOT_DONE_DEFAULT: u32 = 0x0;
pub const GC_TRNG_INT_STATE_INTR_ONE_SHOT_DONE_OFFSET: u32 = 0x8;
pub const GC_TRNG_INT_STATE_INTR_STAT_40_60_LSB: u32 = 0x4;
pub const GC_TRNG_INT_STATE_INTR_STAT_40_60_MASK: u32 = 0x10;
pub const GC_TRNG_INT_STATE_INTR_STAT_40_60_SIZE: u32 = 0x1;
pub const GC_TRNG_INT_STATE_INTR_STAT_40_60_DEFAULT: u32 = 0x0;
pub const GC_TRNG_INT_STATE_INTR_STAT_40_60_OFFSET: u32 = 0x8;
pub const GC_TRNG_INT_STATE_INTR_STAT_30_70_LSB: u32 = 0x5;
pub const GC_TRNG_INT_STATE_INTR_STAT_30_70_MASK: u32 = 0x20;
pub const GC_TRNG_INT_STATE_INTR_STAT_30_70_SIZE: u32 = 0x1;
pub const GC_TRNG_INT_STATE_INTR_STAT_30_70_DEFAULT: u32 = 0x0;
pub const GC_TRNG_INT_STATE_INTR_STAT_30_70_OFFSET: u32 = 0x8;
pub const GC_TRNG_INT_TEST_INTR_TIMEOUT_LSB: u32 = 0x0;
pub const GC_TRNG_INT_TEST_INTR_TIMEOUT_MASK: u32 = 0x1;
pub const GC_TRNG_INT_TEST_INTR_TIMEOUT_SIZE: u32 = 0x1;
pub const GC_TRNG_INT_TEST_INTR_TIMEOUT_DEFAULT: u32 = 0x0;
pub const GC_TRNG_INT_TEST_INTR_TIMEOUT_OFFSET: u32 = 0xc;
pub const GC_TRNG_INT_TEST_INTR_CALC_DONE_LSB: u32 = 0x1;
pub const GC_TRNG_INT_TEST_INTR_CALC_DONE_MASK: u32 = 0x2;
pub const GC_TRNG_INT_TEST_INTR_CALC_DONE_SIZE: u32 = 0x1;
pub const GC_TRNG_INT_TEST_INTR_CALC_DONE_DEFAULT: u32 = 0x0;
pub const GC_TRNG_INT_TEST_INTR_CALC_DONE_OFFSET: u32 = 0xc;
pub const GC_TRNG_INT_TEST_INTR_BUFFER_FULL_LSB: u32 = 0x2;
pub const GC_TRNG_INT_TEST_INTR_BUFFER_FULL_MASK: u32 = 0x4;
pub const GC_TRNG_INT_TEST_INTR_BUFFER_FULL_SIZE: u32 = 0x1;
pub const GC_TRNG_INT_TEST_INTR_BUFFER_FULL_DEFAULT: u32 = 0x0;
pub const GC_TRNG_INT_TEST_INTR_BUFFER_FULL_OFFSET: u32 = 0xc;
pub const GC_TRNG_INT_TEST_INTR_ONE_SHOT_DONE_LSB: u32 = 0x3;
pub const GC_TRNG_INT_TEST_INTR_ONE_SHOT_DONE_MASK: u32 = 0x8;
pub const GC_TRNG_INT_TEST_INTR_ONE_SHOT_DONE_SIZE: u32 = 0x1;
pub const GC_TRNG_INT_TEST_INTR_ONE_SHOT_DONE_DEFAULT: u32 = 0x0;
pub const GC_TRNG_INT_TEST_INTR_ONE_SHOT_DONE_OFFSET: u32 = 0xc;
pub const GC_TRNG_INT_TEST_INTR_STAT_40_60_LSB: u32 = 0x4;
pub const GC_TRNG_INT_TEST_INTR_STAT_40_60_MASK: u32 = 0x10;
pub const GC_TRNG_INT_TEST_INTR_STAT_40_60_SIZE: u32 = 0x1;
pub const GC_TRNG_INT_TEST_INTR_STAT_40_60_DEFAULT: u32 = 0x0;
pub const GC_TRNG_INT_TEST_INTR_STAT_40_60_OFFSET: u32 = 0xc;
pub const GC_TRNG_INT_TEST_INTR_STAT_30_70_LSB: u32 = 0x5;
pub const GC_TRNG_INT_TEST_INTR_STAT_30_70_MASK: u32 = 0x20;
pub const GC_TRNG_INT_TEST_INTR_STAT_30_70_SIZE: u32 = 0x1;
pub const GC_TRNG_INT_TEST_INTR_STAT_30_70_DEFAULT: u32 = 0x0;
pub const GC_TRNG_INT_TEST_INTR_STAT_30_70_OFFSET: u32 = 0xc;
pub const GC_TRNG_SLICE_MAX_LIMIT_LOWER_LSB: u32 = 0x0;
pub const GC_TRNG_SLICE_MAX_LIMIT_LOWER_MASK: u32 = 0xf;
pub const GC_TRNG_SLICE_MAX_LIMIT_LOWER_SIZE: u32 = 0x4;
pub const GC_TRNG_SLICE_MAX_LIMIT_LOWER_DEFAULT: u32 = 0x0;
pub const GC_TRNG_SLICE_MAX_LIMIT_LOWER_OFFSET: u32 = 0x28;
pub const GC_TRNG_SLICE_MAX_LIMIT_UPPER_LSB: u32 = 0x4;
pub const GC_TRNG_SLICE_MAX_LIMIT_UPPER_MASK: u32 = 0xf0;
pub const GC_TRNG_SLICE_MAX_LIMIT_UPPER_SIZE: u32 = 0x4;
pub const GC_TRNG_SLICE_MAX_LIMIT_UPPER_DEFAULT: u32 = 0xf;
pub const GC_TRNG_SLICE_MAX_LIMIT_UPPER_OFFSET: u32 = 0x28;
pub const GC_TRNG_FSM_STATE_FSM_IDLE_LSB: u32 = 0x0;
pub const GC_TRNG_FSM_STATE_FSM_IDLE_MASK: u32 = 0x1;
pub const GC_TRNG_FSM_STATE_FSM_IDLE_SIZE: u32 = 0x1;
pub const GC_TRNG_FSM_STATE_FSM_IDLE_DEFAULT: u32 = 0x1;
pub const GC_TRNG_FSM_STATE_FSM_IDLE_OFFSET: u32 = 0x38;
pub const GC_TRNG_FSM_STATE_FSM_WAIT_LSB: u32 = 0x1;
pub const GC_TRNG_FSM_STATE_FSM_WAIT_MASK: u32 = 0x2;
pub const GC_TRNG_FSM_STATE_FSM_WAIT_SIZE: u32 = 0x1;
pub const GC_TRNG_FSM_STATE_FSM_WAIT_DEFAULT: u32 = 0x0;
pub const GC_TRNG_FSM_STATE_FSM_WAIT_OFFSET: u32 = 0x38;
pub const GC_TRNG_FSM_STATE_FSM_TIMEOUT_LSB: u32 = 0x2;
pub const GC_TRNG_FSM_STATE_FSM_TIMEOUT_MASK: u32 = 0x4;
pub const GC_TRNG_FSM_STATE_FSM_TIMEOUT_SIZE: u32 = 0x1;
pub const GC_TRNG_FSM_STATE_FSM_TIMEOUT_DEFAULT: u32 = 0x0;
pub const GC_TRNG_FSM_STATE_FSM_TIMEOUT_OFFSET: u32 = 0x38;
pub const GC_TRNG_FSM_STATE_FSM_CAPTURE_LSB: u32 = 0x3;
pub const GC_TRNG_FSM_STATE_FSM_CAPTURE_MASK: u32 = 0x8;
pub const GC_TRNG_FSM_STATE_FSM_CAPTURE_SIZE: u32 = 0x1;
pub const GC_TRNG_FSM_STATE_FSM_CAPTURE_DEFAULT: u32 = 0x0;
pub const GC_TRNG_FSM_STATE_FSM_CAPTURE_OFFSET: u32 = 0x38;
pub const GC_TRNG_FSM_STATE_FSM_STAT_CALC_LSB: u32 = 0x4;
pub const GC_TRNG_FSM_STATE_FSM_STAT_CALC_MASK: u32 = 0x10;
pub const GC_TRNG_FSM_STATE_FSM_STAT_CALC_SIZE: u32 = 0x1;
pub const GC_TRNG_FSM_STATE_FSM_STAT_CALC_DEFAULT: u32 = 0x0;
pub const GC_TRNG_FSM_STATE_FSM_STAT_CALC_OFFSET: u32 = 0x38;
pub const GC_TRNG_FSM_STATE_FSM_FULL_LSB: u32 = 0x5;
pub const GC_TRNG_FSM_STATE_FSM_FULL_MASK: u32 = 0x20;
pub const GC_TRNG_FSM_STATE_FSM_FULL_SIZE: u32 = 0x1;
pub const GC_TRNG_FSM_STATE_FSM_FULL_DEFAULT: u32 = 0x0;
pub const GC_TRNG_FSM_STATE_FSM_FULL_OFFSET: u32 = 0x38;
pub const GC_TRNG_SLICE_RANGE_LOWER_LSB: u32 = 0x0;
pub const GC_TRNG_SLICE_RANGE_LOWER_MASK: u32 = 0xf;
pub const GC_TRNG_SLICE_RANGE_LOWER_SIZE: u32 = 0x4;
pub const GC_TRNG_SLICE_RANGE_LOWER_DEFAULT: u32 = 0x0;
pub const GC_TRNG_SLICE_RANGE_LOWER_OFFSET: u32 = 0x40;
pub const GC_TRNG_SLICE_RANGE_UPPER_LSB: u32 = 0x4;
pub const GC_TRNG_SLICE_RANGE_UPPER_MASK: u32 = 0xf0;
pub const GC_TRNG_SLICE_RANGE_UPPER_SIZE: u32 = 0x4;
pub const GC_TRNG_SLICE_RANGE_UPPER_DEFAULT: u32 = 0xf;
pub const GC_TRNG_SLICE_RANGE_UPPER_OFFSET: u32 = 0x40;
pub const GC_UART_CTRL_TX_LSB: u32 = 0x0;
pub const GC_UART_CTRL_TX_MASK: u32 = 0x1;
pub const GC_UART_CTRL_TX_SIZE: u32 = 0x1;
pub const GC_UART_CTRL_TX_DEFAULT: u32 = 0x0;
pub const GC_UART_CTRL_TX_OFFSET: u32 = 0xc;
pub const GC_UART_CTRL_RX_LSB: u32 = 0x1;
pub const GC_UART_CTRL_RX_MASK: u32 = 0x2;
pub const GC_UART_CTRL_RX_SIZE: u32 = 0x1;
pub const GC_UART_CTRL_RX_DEFAULT: u32 = 0x0;
pub const GC_UART_CTRL_RX_OFFSET: u32 = 0xc;
pub const GC_UART_CTRL_CTS_LSB: u32 = 0x2;
pub const GC_UART_CTRL_CTS_MASK: u32 = 0x4;
pub const GC_UART_CTRL_CTS_SIZE: u32 = 0x1;
pub const GC_UART_CTRL_CTS_DEFAULT: u32 = 0x0;
pub const GC_UART_CTRL_CTS_OFFSET: u32 = 0xc;
pub const GC_UART_CTRL_RTS_LSB: u32 = 0x3;
pub const GC_UART_CTRL_RTS_MASK: u32 = 0x8;
pub const GC_UART_CTRL_RTS_SIZE: u32 = 0x1;
pub const GC_UART_CTRL_RTS_DEFAULT: u32 = 0x0;
pub const GC_UART_CTRL_RTS_OFFSET: u32 = 0xc;
pub const GC_UART_CTRL_SLPBK_LSB: u32 = 0x4;
pub const GC_UART_CTRL_SLPBK_MASK: u32 = 0x10;
pub const GC_UART_CTRL_SLPBK_SIZE: u32 = 0x1;
pub const GC_UART_CTRL_SLPBK_DEFAULT: u32 = 0x0;
pub const GC_UART_CTRL_SLPBK_OFFSET: u32 = 0xc;
pub const GC_UART_CTRL_LLPBK_LSB: u32 = 0x5;
pub const GC_UART_CTRL_LLPBK_MASK: u32 = 0x20;
pub const GC_UART_CTRL_LLPBK_SIZE: u32 = 0x1;
pub const GC_UART_CTRL_LLPBK_DEFAULT: u32 = 0x0;
pub const GC_UART_CTRL_LLPBK_OFFSET: u32 = 0xc;
pub const GC_UART_CTRL_RCOS_LSB: u32 = 0x6;
pub const GC_UART_CTRL_RCOS_MASK: u32 = 0x40;
pub const GC_UART_CTRL_RCOS_SIZE: u32 = 0x1;
pub const GC_UART_CTRL_RCOS_DEFAULT: u32 = 0x0;
pub const GC_UART_CTRL_RCOS_OFFSET: u32 = 0xc;
pub const GC_UART_CTRL_NF_LSB: u32 = 0x7;
pub const GC_UART_CTRL_NF_MASK: u32 = 0x80;
pub const GC_UART_CTRL_NF_SIZE: u32 = 0x1;
pub const GC_UART_CTRL_NF_DEFAULT: u32 = 0x0;
pub const GC_UART_CTRL_NF_OFFSET: u32 = 0xc;
pub const GC_UART_ICTRL_TX_LSB: u32 = 0x0;
pub const GC_UART_ICTRL_TX_MASK: u32 = 0x1;
pub const GC_UART_ICTRL_TX_SIZE: u32 = 0x1;
pub const GC_UART_ICTRL_TX_DEFAULT: u32 = 0x0;
pub const GC_UART_ICTRL_TX_OFFSET: u32 = 0x10;
pub const GC_UART_ICTRL_RX_LSB: u32 = 0x1;
pub const GC_UART_ICTRL_RX_MASK: u32 = 0x2;
pub const GC_UART_ICTRL_RX_SIZE: u32 = 0x1;
pub const GC_UART_ICTRL_RX_DEFAULT: u32 = 0x0;
pub const GC_UART_ICTRL_RX_OFFSET: u32 = 0x10;
pub const GC_UART_ICTRL_TXO_LSB: u32 = 0x2;
pub const GC_UART_ICTRL_TXO_MASK: u32 = 0x4;
pub const GC_UART_ICTRL_TXO_SIZE: u32 = 0x1;
pub const GC_UART_ICTRL_TXO_DEFAULT: u32 = 0x0;
pub const GC_UART_ICTRL_TXO_OFFSET: u32 = 0x10;
pub const GC_UART_ICTRL_RXO_LSB: u32 = 0x3;
pub const GC_UART_ICTRL_RXO_MASK: u32 = 0x8;
pub const GC_UART_ICTRL_RXO_SIZE: u32 = 0x1;
pub const GC_UART_ICTRL_RXO_DEFAULT: u32 = 0x0;
pub const GC_UART_ICTRL_RXO_OFFSET: u32 = 0x10;
pub const GC_UART_ICTRL_RXF_LSB: u32 = 0x4;
pub const GC_UART_ICTRL_RXF_MASK: u32 = 0x10;
pub const GC_UART_ICTRL_RXF_SIZE: u32 = 0x1;
pub const GC_UART_ICTRL_RXF_DEFAULT: u32 = 0x0;
pub const GC_UART_ICTRL_RXF_OFFSET: u32 = 0x10;
pub const GC_UART_ICTRL_RXB_LSB: u32 = 0x5;
pub const GC_UART_ICTRL_RXB_MASK: u32 = 0x20;
pub const GC_UART_ICTRL_RXB_SIZE: u32 = 0x1;
pub const GC_UART_ICTRL_RXB_DEFAULT: u32 = 0x0;
pub const GC_UART_ICTRL_RXB_OFFSET: u32 = 0x10;
pub const GC_UART_ICTRL_RXBLVL_LSB: u32 = 0x6;
pub const GC_UART_ICTRL_RXBLVL_MASK: u32 = 0xc0;
pub const GC_UART_ICTRL_RXBLVL_SIZE: u32 = 0x2;
pub const GC_UART_ICTRL_RXBLVL_DEFAULT: u32 = 0x0;
pub const GC_UART_ICTRL_RXBLVL_OFFSET: u32 = 0x10;
pub const GC_UART_ICTRL_RXTO_LSB: u32 = 0x8;
pub const GC_UART_ICTRL_RXTO_MASK: u32 = 0x100;
pub const GC_UART_ICTRL_RXTO_SIZE: u32 = 0x1;
pub const GC_UART_ICTRL_RXTO_DEFAULT: u32 = 0x0;
pub const GC_UART_ICTRL_RXTO_OFFSET: u32 = 0x10;
pub const GC_UART_STATE_TX_LSB: u32 = 0x0;
pub const GC_UART_STATE_TX_MASK: u32 = 0x1;
pub const GC_UART_STATE_TX_SIZE: u32 = 0x1;
pub const GC_UART_STATE_TX_DEFAULT: u32 = 0x0;
pub const GC_UART_STATE_TX_OFFSET: u32 = 0x14;
pub const GC_UART_STATE_RX_LSB: u32 = 0x1;
pub const GC_UART_STATE_RX_MASK: u32 = 0x2;
pub const GC_UART_STATE_RX_SIZE: u32 = 0x1;
pub const GC_UART_STATE_RX_DEFAULT: u32 = 0x0;
pub const GC_UART_STATE_RX_OFFSET: u32 = 0x14;
pub const GC_UART_STATE_TXO_LSB: u32 = 0x2;
pub const GC_UART_STATE_TXO_MASK: u32 = 0x4;
pub const GC_UART_STATE_TXO_SIZE: u32 = 0x1;
pub const GC_UART_STATE_TXO_DEFAULT: u32 = 0x0;
pub const GC_UART_STATE_TXO_OFFSET: u32 = 0x14;
pub const GC_UART_STATE_RXO_LSB: u32 = 0x3;
pub const GC_UART_STATE_RXO_MASK: u32 = 0x8;
pub const GC_UART_STATE_RXO_SIZE: u32 = 0x1;
pub const GC_UART_STATE_RXO_DEFAULT: u32 = 0x0;
pub const GC_UART_STATE_RXO_OFFSET: u32 = 0x14;
pub const GC_UART_STATE_TXEMPTY_LSB: u32 = 0x4;
pub const GC_UART_STATE_TXEMPTY_MASK: u32 = 0x10;
pub const GC_UART_STATE_TXEMPTY_SIZE: u32 = 0x1;
pub const GC_UART_STATE_TXEMPTY_DEFAULT: u32 = 0x1;
pub const GC_UART_STATE_TXEMPTY_OFFSET: u32 = 0x14;
pub const GC_UART_STATE_TXIDLE_LSB: u32 = 0x5;
pub const GC_UART_STATE_TXIDLE_MASK: u32 = 0x20;
pub const GC_UART_STATE_TXIDLE_SIZE: u32 = 0x1;
pub const GC_UART_STATE_TXIDLE_DEFAULT: u32 = 0x0;
pub const GC_UART_STATE_TXIDLE_OFFSET: u32 = 0x14;
pub const GC_UART_STATE_RXIDLE_LSB: u32 = 0x6;
pub const GC_UART_STATE_RXIDLE_MASK: u32 = 0x40;
pub const GC_UART_STATE_RXIDLE_SIZE: u32 = 0x1;
pub const GC_UART_STATE_RXIDLE_DEFAULT: u32 = 0x0;
pub const GC_UART_STATE_RXIDLE_OFFSET: u32 = 0x14;
pub const GC_UART_STATE_RXEMPTY_LSB: u32 = 0x7;
pub const GC_UART_STATE_RXEMPTY_MASK: u32 = 0x80;
pub const GC_UART_STATE_RXEMPTY_SIZE: u32 = 0x1;
pub const GC_UART_STATE_RXEMPTY_DEFAULT: u32 = 0x1;
pub const GC_UART_STATE_RXEMPTY_OFFSET: u32 = 0x14;
pub const GC_UART_STATECLR_RES0_LSB: u32 = 0x0;
pub const GC_UART_STATECLR_RES0_MASK: u32 = 0x1;
pub const GC_UART_STATECLR_RES0_SIZE: u32 = 0x1;
pub const GC_UART_STATECLR_RES0_DEFAULT: u32 = 0x0;
pub const GC_UART_STATECLR_RES0_OFFSET: u32 = 0x18;
pub const GC_UART_STATECLR_RES1_LSB: u32 = 0x1;
pub const GC_UART_STATECLR_RES1_MASK: u32 = 0x2;
pub const GC_UART_STATECLR_RES1_SIZE: u32 = 0x1;
pub const GC_UART_STATECLR_RES1_DEFAULT: u32 = 0x0;
pub const GC_UART_STATECLR_RES1_OFFSET: u32 = 0x18;
pub const GC_UART_STATECLR_TXO_LSB: u32 = 0x2;
pub const GC_UART_STATECLR_TXO_MASK: u32 = 0x4;
pub const GC_UART_STATECLR_TXO_SIZE: u32 = 0x1;
pub const GC_UART_STATECLR_TXO_DEFAULT: u32 = 0x0;
pub const GC_UART_STATECLR_TXO_OFFSET: u32 = 0x18;
pub const GC_UART_STATECLR_RXO_LSB: u32 = 0x3;
pub const GC_UART_STATECLR_RXO_MASK: u32 = 0x8;
pub const GC_UART_STATECLR_RXO_SIZE: u32 = 0x1;
pub const GC_UART_STATECLR_RXO_DEFAULT: u32 = 0x0;
pub const GC_UART_STATECLR_RXO_OFFSET: u32 = 0x18;
pub const GC_UART_ISTATE_TX_LSB: u32 = 0x0;
pub const GC_UART_ISTATE_TX_MASK: u32 = 0x1;
pub const GC_UART_ISTATE_TX_SIZE: u32 = 0x1;
pub const GC_UART_ISTATE_TX_DEFAULT: u32 = 0x0;
pub const GC_UART_ISTATE_TX_OFFSET: u32 = 0x1c;
pub const GC_UART_ISTATE_RX_LSB: u32 = 0x1;
pub const GC_UART_ISTATE_RX_MASK: u32 = 0x2;
pub const GC_UART_ISTATE_RX_SIZE: u32 = 0x1;
pub const GC_UART_ISTATE_RX_DEFAULT: u32 = 0x0;
pub const GC_UART_ISTATE_RX_OFFSET: u32 = 0x1c;
pub const GC_UART_ISTATE_TXO_LSB: u32 = 0x2;
pub const GC_UART_ISTATE_TXO_MASK: u32 = 0x4;
pub const GC_UART_ISTATE_TXO_SIZE: u32 = 0x1;
pub const GC_UART_ISTATE_TXO_DEFAULT: u32 = 0x0;
pub const GC_UART_ISTATE_TXO_OFFSET: u32 = 0x1c;
pub const GC_UART_ISTATE_RXO_LSB: u32 = 0x3;
pub const GC_UART_ISTATE_RXO_MASK: u32 = 0x8;
pub const GC_UART_ISTATE_RXO_SIZE: u32 = 0x1;
pub const GC_UART_ISTATE_RXO_DEFAULT: u32 = 0x0;
pub const GC_UART_ISTATE_RXO_OFFSET: u32 = 0x1c;
pub const GC_UART_ISTATE_RXF_LSB: u32 = 0x4;
pub const GC_UART_ISTATE_RXF_MASK: u32 = 0x10;
pub const GC_UART_ISTATE_RXF_SIZE: u32 = 0x1;
pub const GC_UART_ISTATE_RXF_DEFAULT: u32 = 0x0;
pub const GC_UART_ISTATE_RXF_OFFSET: u32 = 0x1c;
pub const GC_UART_ISTATE_RXB_LSB: u32 = 0x5;
pub const GC_UART_ISTATE_RXB_MASK: u32 = 0x20;
pub const GC_UART_ISTATE_RXB_SIZE: u32 = 0x1;
pub const GC_UART_ISTATE_RXB_DEFAULT: u32 = 0x0;
pub const GC_UART_ISTATE_RXB_OFFSET: u32 = 0x1c;
pub const GC_UART_ISTATE_RXTO_LSB: u32 = 0x6;
pub const GC_UART_ISTATE_RXTO_MASK: u32 = 0x40;
pub const GC_UART_ISTATE_RXTO_SIZE: u32 = 0x1;
pub const GC_UART_ISTATE_RXTO_DEFAULT: u32 = 0x0;
pub const GC_UART_ISTATE_RXTO_OFFSET: u32 = 0x1c;
pub const GC_UART_ISTATECLR_TX_LSB: u32 = 0x0;
pub const GC_UART_ISTATECLR_TX_MASK: u32 = 0x1;
pub const GC_UART_ISTATECLR_TX_SIZE: u32 = 0x1;
pub const GC_UART_ISTATECLR_TX_DEFAULT: u32 = 0x0;
pub const GC_UART_ISTATECLR_TX_OFFSET: u32 = 0x20;
pub const GC_UART_ISTATECLR_RX_LSB: u32 = 0x1;
pub const GC_UART_ISTATECLR_RX_MASK: u32 = 0x2;
pub const GC_UART_ISTATECLR_RX_SIZE: u32 = 0x1;
pub const GC_UART_ISTATECLR_RX_DEFAULT: u32 = 0x0;
pub const GC_UART_ISTATECLR_RX_OFFSET: u32 = 0x20;
pub const GC_UART_ISTATECLR_TXO_LSB: u32 = 0x2;
pub const GC_UART_ISTATECLR_TXO_MASK: u32 = 0x4;
pub const GC_UART_ISTATECLR_TXO_SIZE: u32 = 0x1;
pub const GC_UART_ISTATECLR_TXO_DEFAULT: u32 = 0x0;
pub const GC_UART_ISTATECLR_TXO_OFFSET: u32 = 0x20;
pub const GC_UART_ISTATECLR_RXO_LSB: u32 = 0x3;
pub const GC_UART_ISTATECLR_RXO_MASK: u32 = 0x8;
pub const GC_UART_ISTATECLR_RXO_SIZE: u32 = 0x1;
pub const GC_UART_ISTATECLR_RXO_DEFAULT: u32 = 0x0;
pub const GC_UART_ISTATECLR_RXO_OFFSET: u32 = 0x20;
pub const GC_UART_ISTATECLR_RXF_LSB: u32 = 0x4;
pub const GC_UART_ISTATECLR_RXF_MASK: u32 = 0x10;
pub const GC_UART_ISTATECLR_RXF_SIZE: u32 = 0x1;
pub const GC_UART_ISTATECLR_RXF_DEFAULT: u32 = 0x0;
pub const GC_UART_ISTATECLR_RXF_OFFSET: u32 = 0x20;
pub const GC_UART_ISTATECLR_RXB_LSB: u32 = 0x5;
pub const GC_UART_ISTATECLR_RXB_MASK: u32 = 0x20;
pub const GC_UART_ISTATECLR_RXB_SIZE: u32 = 0x1;
pub const GC_UART_ISTATECLR_RXB_DEFAULT: u32 = 0x0;
pub const GC_UART_ISTATECLR_RXB_OFFSET: u32 = 0x20;
pub const GC_UART_ISTATECLR_RXTO_LSB: u32 = 0x6;
pub const GC_UART_ISTATECLR_RXTO_MASK: u32 = 0x40;
pub const GC_UART_ISTATECLR_RXTO_SIZE: u32 = 0x1;
pub const GC_UART_ISTATECLR_RXTO_DEFAULT: u32 = 0x0;
pub const GC_UART_ISTATECLR_RXTO_OFFSET: u32 = 0x20;
pub const GC_UART_FIFO_RXRST_LSB: u32 = 0x0;
pub const GC_UART_FIFO_RXRST_MASK: u32 = 0x1;
pub const GC_UART_FIFO_RXRST_SIZE: u32 = 0x1;
pub const GC_UART_FIFO_RXRST_DEFAULT: u32 = 0x0;
pub const GC_UART_FIFO_RXRST_OFFSET: u32 = 0x24;
pub const GC_UART_FIFO_TXRST_LSB: u32 = 0x1;
pub const GC_UART_FIFO_TXRST_MASK: u32 = 0x2;
pub const GC_UART_FIFO_TXRST_SIZE: u32 = 0x1;
pub const GC_UART_FIFO_TXRST_DEFAULT: u32 = 0x0;
pub const GC_UART_FIFO_TXRST_OFFSET: u32 = 0x24;
pub const GC_UART_FIFO_RXILVL_LSB: u32 = 0x2;
pub const GC_UART_FIFO_RXILVL_MASK: u32 = 0x1c;
pub const GC_UART_FIFO_RXILVL_SIZE: u32 = 0x3;
pub const GC_UART_FIFO_RXILVL_DEFAULT: u32 = 0x0;
pub const GC_UART_FIFO_RXILVL_OFFSET: u32 = 0x24;
pub const GC_UART_FIFO_TXILVL_LSB: u32 = 0x5;
pub const GC_UART_FIFO_TXILVL_MASK: u32 = 0x60;
pub const GC_UART_FIFO_TXILVL_SIZE: u32 = 0x2;
pub const GC_UART_FIFO_TXILVL_DEFAULT: u32 = 0x0;
pub const GC_UART_FIFO_TXILVL_OFFSET: u32 = 0x24;
pub const GC_UART_RFIFO_TXLVL_LSB: u32 = 0x0;
pub const GC_UART_RFIFO_TXLVL_MASK: u32 = 0x3f;
pub const GC_UART_RFIFO_TXLVL_SIZE: u32 = 0x6;
pub const GC_UART_RFIFO_TXLVL_DEFAULT: u32 = 0x0;
pub const GC_UART_RFIFO_TXLVL_OFFSET: u32 = 0x28;
pub const GC_UART_RFIFO_RXLVL_LSB: u32 = 0x6;
pub const GC_UART_RFIFO_RXLVL_MASK: u32 = 0xfc0;
pub const GC_UART_RFIFO_RXLVL_SIZE: u32 = 0x6;
pub const GC_UART_RFIFO_RXLVL_DEFAULT: u32 = 0x0;
pub const GC_UART_RFIFO_RXLVL_OFFSET: u32 = 0x28;
pub const GC_UART_OVRD_TXEN_LSB: u32 = 0x0;
pub const GC_UART_OVRD_TXEN_MASK: u32 = 0x1;
pub const GC_UART_OVRD_TXEN_SIZE: u32 = 0x1;
pub const GC_UART_OVRD_TXEN_DEFAULT: u32 = 0x0;
pub const GC_UART_OVRD_TXEN_OFFSET: u32 = 0x2c;
pub const GC_UART_OVRD_TXVAL_LSB: u32 = 0x1;
pub const GC_UART_OVRD_TXVAL_MASK: u32 = 0x2;
pub const GC_UART_OVRD_TXVAL_SIZE: u32 = 0x1;
pub const GC_UART_OVRD_TXVAL_DEFAULT: u32 = 0x0;
pub const GC_UART_OVRD_TXVAL_OFFSET: u32 = 0x2c;
pub const GC_UART_OVRD_RTSEN_LSB: u32 = 0x2;
pub const GC_UART_OVRD_RTSEN_MASK: u32 = 0x4;
pub const GC_UART_OVRD_RTSEN_SIZE: u32 = 0x1;
pub const GC_UART_OVRD_RTSEN_DEFAULT: u32 = 0x0;
pub const GC_UART_OVRD_RTSEN_OFFSET: u32 = 0x2c;
pub const GC_UART_OVRD_RTSVAL_LSB: u32 = 0x3;
pub const GC_UART_OVRD_RTSVAL_MASK: u32 = 0x8;
pub const GC_UART_OVRD_RTSVAL_SIZE: u32 = 0x1;
pub const GC_UART_OVRD_RTSVAL_DEFAULT: u32 = 0x0;
pub const GC_UART_OVRD_RTSVAL_OFFSET: u32 = 0x2c;
pub const GC_UART_VAL_RX_LSB: u32 = 0x0;
pub const GC_UART_VAL_RX_MASK: u32 = 0xffff;
pub const GC_UART_VAL_RX_SIZE: u32 = 0x10;
pub const GC_UART_VAL_RX_DEFAULT: u32 = 0x0;
pub const GC_UART_VAL_RX_OFFSET: u32 = 0x30;
pub const GC_UART_VAL_CTS_LSB: u32 = 0x10;
pub const GC_UART_VAL_CTS_MASK: u32 = 0xffff0000;
pub const GC_UART_VAL_CTS_SIZE: u32 = 0x10;
pub const GC_UART_VAL_CTS_DEFAULT: u32 = 0x0;
pub const GC_UART_VAL_CTS_OFFSET: u32 = 0x30;
pub const GC_UART_RXTO_EN_LSB: u32 = 0x0;
pub const GC_UART_RXTO_EN_MASK: u32 = 0x1;
pub const GC_UART_RXTO_EN_SIZE: u32 = 0x1;
pub const GC_UART_RXTO_EN_DEFAULT: u32 = 0x0;
pub const GC_UART_RXTO_EN_OFFSET: u32 = 0x34;
pub const GC_UART_RXTO_VAL_LSB: u32 = 0x1;
pub const GC_UART_RXTO_VAL_MASK: u32 = 0x1fffffe;
pub const GC_UART_RXTO_VAL_SIZE: u32 = 0x18;
pub const GC_UART_RXTO_VAL_DEFAULT: u32 = 0x0;
pub const GC_UART_RXTO_VAL_OFFSET: u32 = 0x34;
pub const GC_UART_ITOP_TX_LSB: u32 = 0x0;
pub const GC_UART_ITOP_TX_MASK: u32 = 0x1;
pub const GC_UART_ITOP_TX_SIZE: u32 = 0x1;
pub const GC_UART_ITOP_TX_DEFAULT: u32 = 0x0;
pub const GC_UART_ITOP_TX_OFFSET: u32 = 0xf04;
pub const GC_UART_ITOP_RX_LSB: u32 = 0x1;
pub const GC_UART_ITOP_RX_MASK: u32 = 0x2;
pub const GC_UART_ITOP_RX_SIZE: u32 = 0x1;
pub const GC_UART_ITOP_RX_DEFAULT: u32 = 0x0;
pub const GC_UART_ITOP_RX_OFFSET: u32 = 0xf04;
pub const GC_UART_ITOP_TXO_LSB: u32 = 0x2;
pub const GC_UART_ITOP_TXO_MASK: u32 = 0x4;
pub const GC_UART_ITOP_TXO_SIZE: u32 = 0x1;
pub const GC_UART_ITOP_TXO_DEFAULT: u32 = 0x0;
pub const GC_UART_ITOP_TXO_OFFSET: u32 = 0xf04;
pub const GC_UART_ITOP_RXO_LSB: u32 = 0x3;
pub const GC_UART_ITOP_RXO_MASK: u32 = 0x8;
pub const GC_UART_ITOP_RXO_SIZE: u32 = 0x1;
pub const GC_UART_ITOP_RXO_DEFAULT: u32 = 0x0;
pub const GC_UART_ITOP_RXO_OFFSET: u32 = 0xf04;
pub const GC_UART_ITOP_RXF_LSB: u32 = 0x4;
pub const GC_UART_ITOP_RXF_MASK: u32 = 0x10;
pub const GC_UART_ITOP_RXF_SIZE: u32 = 0x1;
pub const GC_UART_ITOP_RXF_DEFAULT: u32 = 0x0;
pub const GC_UART_ITOP_RXF_OFFSET: u32 = 0xf04;
pub const GC_UART_ITOP_RXB_LSB: u32 = 0x5;
pub const GC_UART_ITOP_RXB_MASK: u32 = 0x20;
pub const GC_UART_ITOP_RXB_SIZE: u32 = 0x1;
pub const GC_UART_ITOP_RXB_DEFAULT: u32 = 0x0;
pub const GC_UART_ITOP_RXB_OFFSET: u32 = 0xf04;
pub const GC_UART_ITOP_RXTO_LSB: u32 = 0x6;
pub const GC_UART_ITOP_RXTO_MASK: u32 = 0x40;
pub const GC_UART_ITOP_RXTO_SIZE: u32 = 0x1;
pub const GC_UART_ITOP_RXTO_DEFAULT: u32 = 0x0;
pub const GC_UART_ITOP_RXTO_OFFSET: u32 = 0xf04;
pub const GC_USB_GOTGCTL_BVALIDOVEN_LSB: u32 = 0x6;
pub const GC_USB_GOTGCTL_BVALIDOVEN_MASK: u32 = 0x40;
pub const GC_USB_GOTGCTL_BVALIDOVEN_SIZE: u32 = 0x1;
pub const GC_USB_GOTGCTL_BVALIDOVEN_DEFAULT: u32 = 0x0;
pub const GC_USB_GOTGCTL_BVALIDOVEN_OFFSET: u32 = 0x0;
pub const GC_USB_GOTGCTL_BVALIDOVVAL_LSB: u32 = 0x7;
pub const GC_USB_GOTGCTL_BVALIDOVVAL_MASK: u32 = 0x80;
pub const GC_USB_GOTGCTL_BVALIDOVVAL_SIZE: u32 = 0x1;
pub const GC_USB_GOTGCTL_BVALIDOVVAL_DEFAULT: u32 = 0x0;
pub const GC_USB_GOTGCTL_BVALIDOVVAL_OFFSET: u32 = 0x0;
pub const GC_USB_GOTGCTL_CONIDSTS_LSB: u32 = 0x10;
pub const GC_USB_GOTGCTL_CONIDSTS_MASK: u32 = 0x10000;
pub const GC_USB_GOTGCTL_CONIDSTS_SIZE: u32 = 0x1;
pub const GC_USB_GOTGCTL_CONIDSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_GOTGCTL_CONIDSTS_OFFSET: u32 = 0x0;
pub const GC_USB_GOTGCTL_BSESVLD_LSB: u32 = 0x13;
pub const GC_USB_GOTGCTL_BSESVLD_MASK: u32 = 0x80000;
pub const GC_USB_GOTGCTL_BSESVLD_SIZE: u32 = 0x1;
pub const GC_USB_GOTGCTL_BSESVLD_DEFAULT: u32 = 0x0;
pub const GC_USB_GOTGCTL_BSESVLD_OFFSET: u32 = 0x0;
pub const GC_USB_GOTGCTL_OTGVER_LSB: u32 = 0x14;
pub const GC_USB_GOTGCTL_OTGVER_MASK: u32 = 0x100000;
pub const GC_USB_GOTGCTL_OTGVER_SIZE: u32 = 0x1;
pub const GC_USB_GOTGCTL_OTGVER_DEFAULT: u32 = 0x0;
pub const GC_USB_GOTGCTL_OTGVER_OFFSET: u32 = 0x0;
pub const GC_USB_GOTGCTL_CURMOD_LSB: u32 = 0x15;
pub const GC_USB_GOTGCTL_CURMOD_MASK: u32 = 0x200000;
pub const GC_USB_GOTGCTL_CURMOD_SIZE: u32 = 0x1;
pub const GC_USB_GOTGCTL_CURMOD_DEFAULT: u32 = 0x0;
pub const GC_USB_GOTGCTL_CURMOD_OFFSET: u32 = 0x0;
pub const GC_USB_GOTGINT_SESENDDET_LSB: u32 = 0x2;
pub const GC_USB_GOTGINT_SESENDDET_MASK: u32 = 0x4;
pub const GC_USB_GOTGINT_SESENDDET_SIZE: u32 = 0x1;
pub const GC_USB_GOTGINT_SESENDDET_DEFAULT: u32 = 0x0;
pub const GC_USB_GOTGINT_SESENDDET_OFFSET: u32 = 0x4;
pub const GC_USB_GOTGINT_SESREQSUCSTSCHNG_LSB: u32 = 0x8;
pub const GC_USB_GOTGINT_SESREQSUCSTSCHNG_MASK: u32 = 0x100;
pub const GC_USB_GOTGINT_SESREQSUCSTSCHNG_SIZE: u32 = 0x1;
pub const GC_USB_GOTGINT_SESREQSUCSTSCHNG_DEFAULT: u32 = 0x0;
pub const GC_USB_GOTGINT_SESREQSUCSTSCHNG_OFFSET: u32 = 0x4;
pub const GC_USB_GOTGINT_HSTNEGSUCSTSCHNG_LSB: u32 = 0x9;
pub const GC_USB_GOTGINT_HSTNEGSUCSTSCHNG_MASK: u32 = 0x200;
pub const GC_USB_GOTGINT_HSTNEGSUCSTSCHNG_SIZE: u32 = 0x1;
pub const GC_USB_GOTGINT_HSTNEGSUCSTSCHNG_DEFAULT: u32 = 0x0;
pub const GC_USB_GOTGINT_HSTNEGSUCSTSCHNG_OFFSET: u32 = 0x4;
pub const GC_USB_GOTGINT_HSTNEGDET_LSB: u32 = 0x11;
pub const GC_USB_GOTGINT_HSTNEGDET_MASK: u32 = 0x20000;
pub const GC_USB_GOTGINT_HSTNEGDET_SIZE: u32 = 0x1;
pub const GC_USB_GOTGINT_HSTNEGDET_DEFAULT: u32 = 0x0;
pub const GC_USB_GOTGINT_HSTNEGDET_OFFSET: u32 = 0x4;
pub const GC_USB_GOTGINT_ADEVTOUTCHG_LSB: u32 = 0x12;
pub const GC_USB_GOTGINT_ADEVTOUTCHG_MASK: u32 = 0x40000;
pub const GC_USB_GOTGINT_ADEVTOUTCHG_SIZE: u32 = 0x1;
pub const GC_USB_GOTGINT_ADEVTOUTCHG_DEFAULT: u32 = 0x0;
pub const GC_USB_GOTGINT_ADEVTOUTCHG_OFFSET: u32 = 0x4;
pub const GC_USB_GAHBCFG_GLBLINTRMSK_LSB: u32 = 0x0;
pub const GC_USB_GAHBCFG_GLBLINTRMSK_MASK: u32 = 0x1;
pub const GC_USB_GAHBCFG_GLBLINTRMSK_SIZE: u32 = 0x1;
pub const GC_USB_GAHBCFG_GLBLINTRMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_GAHBCFG_GLBLINTRMSK_OFFSET: u32 = 0x8;
pub const GC_USB_GAHBCFG_HBSTLEN_LSB: u32 = 0x1;
pub const GC_USB_GAHBCFG_HBSTLEN_MASK: u32 = 0x1e;
pub const GC_USB_GAHBCFG_HBSTLEN_SIZE: u32 = 0x4;
pub const GC_USB_GAHBCFG_HBSTLEN_DEFAULT: u32 = 0x0;
pub const GC_USB_GAHBCFG_HBSTLEN_OFFSET: u32 = 0x8;
pub const GC_USB_GAHBCFG_DMAEN_LSB: u32 = 0x5;
pub const GC_USB_GAHBCFG_DMAEN_MASK: u32 = 0x20;
pub const GC_USB_GAHBCFG_DMAEN_SIZE: u32 = 0x1;
pub const GC_USB_GAHBCFG_DMAEN_DEFAULT: u32 = 0x0;
pub const GC_USB_GAHBCFG_DMAEN_OFFSET: u32 = 0x8;
pub const GC_USB_GAHBCFG_NPTXFEMPLVL_LSB: u32 = 0x7;
pub const GC_USB_GAHBCFG_NPTXFEMPLVL_MASK: u32 = 0x80;
pub const GC_USB_GAHBCFG_NPTXFEMPLVL_SIZE: u32 = 0x1;
pub const GC_USB_GAHBCFG_NPTXFEMPLVL_DEFAULT: u32 = 0x0;
pub const GC_USB_GAHBCFG_NPTXFEMPLVL_OFFSET: u32 = 0x8;
pub const GC_USB_GAHBCFG_REMMEMSUPP_LSB: u32 = 0x15;
pub const GC_USB_GAHBCFG_REMMEMSUPP_MASK: u32 = 0x200000;
pub const GC_USB_GAHBCFG_REMMEMSUPP_SIZE: u32 = 0x1;
pub const GC_USB_GAHBCFG_REMMEMSUPP_DEFAULT: u32 = 0x0;
pub const GC_USB_GAHBCFG_REMMEMSUPP_OFFSET: u32 = 0x8;
pub const GC_USB_GAHBCFG_NOTIALLDMAWRIT_LSB: u32 = 0x16;
pub const GC_USB_GAHBCFG_NOTIALLDMAWRIT_MASK: u32 = 0x400000;
pub const GC_USB_GAHBCFG_NOTIALLDMAWRIT_SIZE: u32 = 0x1;
pub const GC_USB_GAHBCFG_NOTIALLDMAWRIT_DEFAULT: u32 = 0x0;
pub const GC_USB_GAHBCFG_NOTIALLDMAWRIT_OFFSET: u32 = 0x8;
pub const GC_USB_GAHBCFG_AHBSINGLE_LSB: u32 = 0x17;
pub const GC_USB_GAHBCFG_AHBSINGLE_MASK: u32 = 0x800000;
pub const GC_USB_GAHBCFG_AHBSINGLE_SIZE: u32 = 0x1;
pub const GC_USB_GAHBCFG_AHBSINGLE_DEFAULT: u32 = 0x0;
pub const GC_USB_GAHBCFG_AHBSINGLE_OFFSET: u32 = 0x8;
pub const GC_USB_GAHBCFG_INVDESCENDIANESS_LSB: u32 = 0x18;
pub const GC_USB_GAHBCFG_INVDESCENDIANESS_MASK: u32 = 0x1000000;
pub const GC_USB_GAHBCFG_INVDESCENDIANESS_SIZE: u32 = 0x1;
pub const GC_USB_GAHBCFG_INVDESCENDIANESS_DEFAULT: u32 = 0x0;
pub const GC_USB_GAHBCFG_INVDESCENDIANESS_OFFSET: u32 = 0x8;
pub const GC_USB_GUSBCFG_TOUTCAL_LSB: u32 = 0x0;
pub const GC_USB_GUSBCFG_TOUTCAL_MASK: u32 = 0x7;
pub const GC_USB_GUSBCFG_TOUTCAL_SIZE: u32 = 0x3;
pub const GC_USB_GUSBCFG_TOUTCAL_DEFAULT: u32 = 0x0;
pub const GC_USB_GUSBCFG_TOUTCAL_OFFSET: u32 = 0xc;
pub const GC_USB_GUSBCFG_PHYIF_LSB: u32 = 0x3;
pub const GC_USB_GUSBCFG_PHYIF_MASK: u32 = 0x8;
pub const GC_USB_GUSBCFG_PHYIF_SIZE: u32 = 0x1;
pub const GC_USB_GUSBCFG_PHYIF_DEFAULT: u32 = 0x0;
pub const GC_USB_GUSBCFG_PHYIF_OFFSET: u32 = 0xc;
pub const GC_USB_GUSBCFG_ULPI_UTMI_SEL_LSB: u32 = 0x4;
pub const GC_USB_GUSBCFG_ULPI_UTMI_SEL_MASK: u32 = 0x10;
pub const GC_USB_GUSBCFG_ULPI_UTMI_SEL_SIZE: u32 = 0x1;
pub const GC_USB_GUSBCFG_ULPI_UTMI_SEL_DEFAULT: u32 = 0x0;
pub const GC_USB_GUSBCFG_ULPI_UTMI_SEL_OFFSET: u32 = 0xc;
pub const GC_USB_GUSBCFG_FSINTF_LSB: u32 = 0x5;
pub const GC_USB_GUSBCFG_FSINTF_MASK: u32 = 0x20;
pub const GC_USB_GUSBCFG_FSINTF_SIZE: u32 = 0x1;
pub const GC_USB_GUSBCFG_FSINTF_DEFAULT: u32 = 0x0;
pub const GC_USB_GUSBCFG_FSINTF_OFFSET: u32 = 0xc;
pub const GC_USB_GUSBCFG_PHYSEL_LSB: u32 = 0x6;
pub const GC_USB_GUSBCFG_PHYSEL_MASK: u32 = 0x40;
pub const GC_USB_GUSBCFG_PHYSEL_SIZE: u32 = 0x1;
pub const GC_USB_GUSBCFG_PHYSEL_DEFAULT: u32 = 0x0;
pub const GC_USB_GUSBCFG_PHYSEL_OFFSET: u32 = 0xc;
pub const GC_USB_GUSBCFG_DDRSEL_LSB: u32 = 0x7;
pub const GC_USB_GUSBCFG_DDRSEL_MASK: u32 = 0x80;
pub const GC_USB_GUSBCFG_DDRSEL_SIZE: u32 = 0x1;
pub const GC_USB_GUSBCFG_DDRSEL_DEFAULT: u32 = 0x0;
pub const GC_USB_GUSBCFG_DDRSEL_OFFSET: u32 = 0xc;
pub const GC_USB_GUSBCFG_USBTRDTIM_LSB: u32 = 0xa;
pub const GC_USB_GUSBCFG_USBTRDTIM_MASK: u32 = 0x3c00;
pub const GC_USB_GUSBCFG_USBTRDTIM_SIZE: u32 = 0x4;
pub const GC_USB_GUSBCFG_USBTRDTIM_DEFAULT: u32 = 0x0;
pub const GC_USB_GUSBCFG_USBTRDTIM_OFFSET: u32 = 0xc;
pub const GC_USB_GUSBCFG_PHYLPWRCLKSEL_LSB: u32 = 0xf;
pub const GC_USB_GUSBCFG_PHYLPWRCLKSEL_MASK: u32 = 0x8000;
pub const GC_USB_GUSBCFG_PHYLPWRCLKSEL_SIZE: u32 = 0x1;
pub const GC_USB_GUSBCFG_PHYLPWRCLKSEL_DEFAULT: u32 = 0x0;
pub const GC_USB_GUSBCFG_PHYLPWRCLKSEL_OFFSET: u32 = 0xc;
pub const GC_USB_GUSBCFG_ULPIFSLS_LSB: u32 = 0x11;
pub const GC_USB_GUSBCFG_ULPIFSLS_MASK: u32 = 0x20000;
pub const GC_USB_GUSBCFG_ULPIFSLS_SIZE: u32 = 0x1;
pub const GC_USB_GUSBCFG_ULPIFSLS_DEFAULT: u32 = 0x0;
pub const GC_USB_GUSBCFG_ULPIFSLS_OFFSET: u32 = 0xc;
pub const GC_USB_GUSBCFG_ULPIAUTORES_LSB: u32 = 0x12;
pub const GC_USB_GUSBCFG_ULPIAUTORES_MASK: u32 = 0x40000;
pub const GC_USB_GUSBCFG_ULPIAUTORES_SIZE: u32 = 0x1;
pub const GC_USB_GUSBCFG_ULPIAUTORES_DEFAULT: u32 = 0x0;
pub const GC_USB_GUSBCFG_ULPIAUTORES_OFFSET: u32 = 0xc;
pub const GC_USB_GUSBCFG_ULPICLKSUSM_LSB: u32 = 0x13;
pub const GC_USB_GUSBCFG_ULPICLKSUSM_MASK: u32 = 0x80000;
pub const GC_USB_GUSBCFG_ULPICLKSUSM_SIZE: u32 = 0x1;
pub const GC_USB_GUSBCFG_ULPICLKSUSM_DEFAULT: u32 = 0x0;
pub const GC_USB_GUSBCFG_ULPICLKSUSM_OFFSET: u32 = 0xc;
pub const GC_USB_GUSBCFG_TERMSELDLPULSE_LSB: u32 = 0x16;
pub const GC_USB_GUSBCFG_TERMSELDLPULSE_MASK: u32 = 0x400000;
pub const GC_USB_GUSBCFG_TERMSELDLPULSE_SIZE: u32 = 0x1;
pub const GC_USB_GUSBCFG_TERMSELDLPULSE_DEFAULT: u32 = 0x0;
pub const GC_USB_GUSBCFG_TERMSELDLPULSE_OFFSET: u32 = 0xc;
pub const GC_USB_GUSBCFG_IC_USBCAP_LSB: u32 = 0x1a;
pub const GC_USB_GUSBCFG_IC_USBCAP_MASK: u32 = 0x4000000;
pub const GC_USB_GUSBCFG_IC_USBCAP_SIZE: u32 = 0x1;
pub const GC_USB_GUSBCFG_IC_USBCAP_DEFAULT: u32 = 0x0;
pub const GC_USB_GUSBCFG_IC_USBCAP_OFFSET: u32 = 0xc;
pub const GC_USB_GUSBCFG_TXENDDELAY_LSB: u32 = 0x1c;
pub const GC_USB_GUSBCFG_TXENDDELAY_MASK: u32 = 0x10000000;
pub const GC_USB_GUSBCFG_TXENDDELAY_SIZE: u32 = 0x1;
pub const GC_USB_GUSBCFG_TXENDDELAY_DEFAULT: u32 = 0x0;
pub const GC_USB_GUSBCFG_TXENDDELAY_OFFSET: u32 = 0xc;
pub const GC_USB_GUSBCFG_CORRUPTTXPKT_LSB: u32 = 0x1f;
pub const GC_USB_GUSBCFG_CORRUPTTXPKT_MASK: u32 = 0x80000000;
pub const GC_USB_GUSBCFG_CORRUPTTXPKT_SIZE: u32 = 0x1;
pub const GC_USB_GUSBCFG_CORRUPTTXPKT_DEFAULT: u32 = 0x0;
pub const GC_USB_GUSBCFG_CORRUPTTXPKT_OFFSET: u32 = 0xc;
pub const GC_USB_GRSTCTL_CSFTRST_LSB: u32 = 0x0;
pub const GC_USB_GRSTCTL_CSFTRST_MASK: u32 = 0x1;
pub const GC_USB_GRSTCTL_CSFTRST_SIZE: u32 = 0x1;
pub const GC_USB_GRSTCTL_CSFTRST_DEFAULT: u32 = 0x0;
pub const GC_USB_GRSTCTL_CSFTRST_OFFSET: u32 = 0x10;
pub const GC_USB_GRSTCTL_PIUFSSFTRST_LSB: u32 = 0x1;
pub const GC_USB_GRSTCTL_PIUFSSFTRST_MASK: u32 = 0x2;
pub const GC_USB_GRSTCTL_PIUFSSFTRST_SIZE: u32 = 0x1;
pub const GC_USB_GRSTCTL_PIUFSSFTRST_DEFAULT: u32 = 0x0;
pub const GC_USB_GRSTCTL_PIUFSSFTRST_OFFSET: u32 = 0x10;
pub const GC_USB_GRSTCTL_RXFFLSH_LSB: u32 = 0x4;
pub const GC_USB_GRSTCTL_RXFFLSH_MASK: u32 = 0x10;
pub const GC_USB_GRSTCTL_RXFFLSH_SIZE: u32 = 0x1;
pub const GC_USB_GRSTCTL_RXFFLSH_DEFAULT: u32 = 0x0;
pub const GC_USB_GRSTCTL_RXFFLSH_OFFSET: u32 = 0x10;
pub const GC_USB_GRSTCTL_TXFFLSH_LSB: u32 = 0x5;
pub const GC_USB_GRSTCTL_TXFFLSH_MASK: u32 = 0x20;
pub const GC_USB_GRSTCTL_TXFFLSH_SIZE: u32 = 0x1;
pub const GC_USB_GRSTCTL_TXFFLSH_DEFAULT: u32 = 0x0;
pub const GC_USB_GRSTCTL_TXFFLSH_OFFSET: u32 = 0x10;
pub const GC_USB_GRSTCTL_TXFNUM_LSB: u32 = 0x6;
pub const GC_USB_GRSTCTL_TXFNUM_MASK: u32 = 0x7c0;
pub const GC_USB_GRSTCTL_TXFNUM_SIZE: u32 = 0x5;
pub const GC_USB_GRSTCTL_TXFNUM_DEFAULT: u32 = 0x0;
pub const GC_USB_GRSTCTL_TXFNUM_OFFSET: u32 = 0x10;
pub const GC_USB_GRSTCTL_DMAREQ_LSB: u32 = 0x1e;
pub const GC_USB_GRSTCTL_DMAREQ_MASK: u32 = 0x40000000;
pub const GC_USB_GRSTCTL_DMAREQ_SIZE: u32 = 0x1;
pub const GC_USB_GRSTCTL_DMAREQ_DEFAULT: u32 = 0x0;
pub const GC_USB_GRSTCTL_DMAREQ_OFFSET: u32 = 0x10;
pub const GC_USB_GRSTCTL_AHBIDLE_LSB: u32 = 0x1f;
pub const GC_USB_GRSTCTL_AHBIDLE_MASK: u32 = 0x80000000;
pub const GC_USB_GRSTCTL_AHBIDLE_SIZE: u32 = 0x1;
pub const GC_USB_GRSTCTL_AHBIDLE_DEFAULT: u32 = 0x0;
pub const GC_USB_GRSTCTL_AHBIDLE_OFFSET: u32 = 0x10;
pub const GC_USB_GINTSTS_CURMOD_LSB: u32 = 0x0;
pub const GC_USB_GINTSTS_CURMOD_MASK: u32 = 0x1;
pub const GC_USB_GINTSTS_CURMOD_SIZE: u32 = 0x1;
pub const GC_USB_GINTSTS_CURMOD_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTSTS_CURMOD_OFFSET: u32 = 0x14;
pub const GC_USB_GINTSTS_MODEMIS_LSB: u32 = 0x1;
pub const GC_USB_GINTSTS_MODEMIS_MASK: u32 = 0x2;
pub const GC_USB_GINTSTS_MODEMIS_SIZE: u32 = 0x1;
pub const GC_USB_GINTSTS_MODEMIS_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTSTS_MODEMIS_OFFSET: u32 = 0x14;
pub const GC_USB_GINTSTS_OTGINT_LSB: u32 = 0x2;
pub const GC_USB_GINTSTS_OTGINT_MASK: u32 = 0x4;
pub const GC_USB_GINTSTS_OTGINT_SIZE: u32 = 0x1;
pub const GC_USB_GINTSTS_OTGINT_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTSTS_OTGINT_OFFSET: u32 = 0x14;
pub const GC_USB_GINTSTS_SOF_LSB: u32 = 0x3;
pub const GC_USB_GINTSTS_SOF_MASK: u32 = 0x8;
pub const GC_USB_GINTSTS_SOF_SIZE: u32 = 0x1;
pub const GC_USB_GINTSTS_SOF_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTSTS_SOF_OFFSET: u32 = 0x14;
pub const GC_USB_GINTSTS_RXFLVL_LSB: u32 = 0x4;
pub const GC_USB_GINTSTS_RXFLVL_MASK: u32 = 0x10;
pub const GC_USB_GINTSTS_RXFLVL_SIZE: u32 = 0x1;
pub const GC_USB_GINTSTS_RXFLVL_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTSTS_RXFLVL_OFFSET: u32 = 0x14;
pub const GC_USB_GINTSTS_GINNAKEFF_LSB: u32 = 0x6;
pub const GC_USB_GINTSTS_GINNAKEFF_MASK: u32 = 0x40;
pub const GC_USB_GINTSTS_GINNAKEFF_SIZE: u32 = 0x1;
pub const GC_USB_GINTSTS_GINNAKEFF_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTSTS_GINNAKEFF_OFFSET: u32 = 0x14;
pub const GC_USB_GINTSTS_GOUTNAKEFF_LSB: u32 = 0x7;
pub const GC_USB_GINTSTS_GOUTNAKEFF_MASK: u32 = 0x80;
pub const GC_USB_GINTSTS_GOUTNAKEFF_SIZE: u32 = 0x1;
pub const GC_USB_GINTSTS_GOUTNAKEFF_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTSTS_GOUTNAKEFF_OFFSET: u32 = 0x14;
pub const GC_USB_GINTSTS_ERLYSUSP_LSB: u32 = 0xa;
pub const GC_USB_GINTSTS_ERLYSUSP_MASK: u32 = 0x400;
pub const GC_USB_GINTSTS_ERLYSUSP_SIZE: u32 = 0x1;
pub const GC_USB_GINTSTS_ERLYSUSP_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTSTS_ERLYSUSP_OFFSET: u32 = 0x14;
pub const GC_USB_GINTSTS_USBSUSP_LSB: u32 = 0xb;
pub const GC_USB_GINTSTS_USBSUSP_MASK: u32 = 0x800;
pub const GC_USB_GINTSTS_USBSUSP_SIZE: u32 = 0x1;
pub const GC_USB_GINTSTS_USBSUSP_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTSTS_USBSUSP_OFFSET: u32 = 0x14;
pub const GC_USB_GINTSTS_USBRST_LSB: u32 = 0xc;
pub const GC_USB_GINTSTS_USBRST_MASK: u32 = 0x1000;
pub const GC_USB_GINTSTS_USBRST_SIZE: u32 = 0x1;
pub const GC_USB_GINTSTS_USBRST_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTSTS_USBRST_OFFSET: u32 = 0x14;
pub const GC_USB_GINTSTS_ENUMDONE_LSB: u32 = 0xd;
pub const GC_USB_GINTSTS_ENUMDONE_MASK: u32 = 0x2000;
pub const GC_USB_GINTSTS_ENUMDONE_SIZE: u32 = 0x1;
pub const GC_USB_GINTSTS_ENUMDONE_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTSTS_ENUMDONE_OFFSET: u32 = 0x14;
pub const GC_USB_GINTSTS_ISOOUTDROP_LSB: u32 = 0xe;
pub const GC_USB_GINTSTS_ISOOUTDROP_MASK: u32 = 0x4000;
pub const GC_USB_GINTSTS_ISOOUTDROP_SIZE: u32 = 0x1;
pub const GC_USB_GINTSTS_ISOOUTDROP_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTSTS_ISOOUTDROP_OFFSET: u32 = 0x14;
pub const GC_USB_GINTSTS_EOPF_LSB: u32 = 0xf;
pub const GC_USB_GINTSTS_EOPF_MASK: u32 = 0x8000;
pub const GC_USB_GINTSTS_EOPF_SIZE: u32 = 0x1;
pub const GC_USB_GINTSTS_EOPF_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTSTS_EOPF_OFFSET: u32 = 0x14;
pub const GC_USB_GINTSTS_EPMIS_LSB: u32 = 0x11;
pub const GC_USB_GINTSTS_EPMIS_MASK: u32 = 0x20000;
pub const GC_USB_GINTSTS_EPMIS_SIZE: u32 = 0x1;
pub const GC_USB_GINTSTS_EPMIS_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTSTS_EPMIS_OFFSET: u32 = 0x14;
pub const GC_USB_GINTSTS_IEPINT_LSB: u32 = 0x12;
pub const GC_USB_GINTSTS_IEPINT_MASK: u32 = 0x40000;
pub const GC_USB_GINTSTS_IEPINT_SIZE: u32 = 0x1;
pub const GC_USB_GINTSTS_IEPINT_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTSTS_IEPINT_OFFSET: u32 = 0x14;
pub const GC_USB_GINTSTS_OEPINT_LSB: u32 = 0x13;
pub const GC_USB_GINTSTS_OEPINT_MASK: u32 = 0x80000;
pub const GC_USB_GINTSTS_OEPINT_SIZE: u32 = 0x1;
pub const GC_USB_GINTSTS_OEPINT_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTSTS_OEPINT_OFFSET: u32 = 0x14;
pub const GC_USB_GINTSTS_INCOMPISOIN_LSB: u32 = 0x14;
pub const GC_USB_GINTSTS_INCOMPISOIN_MASK: u32 = 0x100000;
pub const GC_USB_GINTSTS_INCOMPISOIN_SIZE: u32 = 0x1;
pub const GC_USB_GINTSTS_INCOMPISOIN_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTSTS_INCOMPISOIN_OFFSET: u32 = 0x14;
pub const GC_USB_GINTSTS_INCOMPLP_LSB: u32 = 0x15;
pub const GC_USB_GINTSTS_INCOMPLP_MASK: u32 = 0x200000;
pub const GC_USB_GINTSTS_INCOMPLP_SIZE: u32 = 0x1;
pub const GC_USB_GINTSTS_INCOMPLP_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTSTS_INCOMPLP_OFFSET: u32 = 0x14;
pub const GC_USB_GINTSTS_FETSUSP_LSB: u32 = 0x16;
pub const GC_USB_GINTSTS_FETSUSP_MASK: u32 = 0x400000;
pub const GC_USB_GINTSTS_FETSUSP_SIZE: u32 = 0x1;
pub const GC_USB_GINTSTS_FETSUSP_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTSTS_FETSUSP_OFFSET: u32 = 0x14;
pub const GC_USB_GINTSTS_RESETDET_LSB: u32 = 0x17;
pub const GC_USB_GINTSTS_RESETDET_MASK: u32 = 0x800000;
pub const GC_USB_GINTSTS_RESETDET_SIZE: u32 = 0x1;
pub const GC_USB_GINTSTS_RESETDET_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTSTS_RESETDET_OFFSET: u32 = 0x14;
pub const GC_USB_GINTSTS_CONIDSTSCHNG_LSB: u32 = 0x1c;
pub const GC_USB_GINTSTS_CONIDSTSCHNG_MASK: u32 = 0x10000000;
pub const GC_USB_GINTSTS_CONIDSTSCHNG_SIZE: u32 = 0x1;
pub const GC_USB_GINTSTS_CONIDSTSCHNG_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTSTS_CONIDSTSCHNG_OFFSET: u32 = 0x14;
pub const GC_USB_GINTSTS_SESSREQINT_LSB: u32 = 0x1e;
pub const GC_USB_GINTSTS_SESSREQINT_MASK: u32 = 0x40000000;
pub const GC_USB_GINTSTS_SESSREQINT_SIZE: u32 = 0x1;
pub const GC_USB_GINTSTS_SESSREQINT_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTSTS_SESSREQINT_OFFSET: u32 = 0x14;
pub const GC_USB_GINTSTS_WKUPINT_LSB: u32 = 0x1f;
pub const GC_USB_GINTSTS_WKUPINT_MASK: u32 = 0x80000000;
pub const GC_USB_GINTSTS_WKUPINT_SIZE: u32 = 0x1;
pub const GC_USB_GINTSTS_WKUPINT_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTSTS_WKUPINT_OFFSET: u32 = 0x14;
pub const GC_USB_GINTMSK_MODEMISMSK_LSB: u32 = 0x1;
pub const GC_USB_GINTMSK_MODEMISMSK_MASK: u32 = 0x2;
pub const GC_USB_GINTMSK_MODEMISMSK_SIZE: u32 = 0x1;
pub const GC_USB_GINTMSK_MODEMISMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTMSK_MODEMISMSK_OFFSET: u32 = 0x18;
pub const GC_USB_GINTMSK_OTGINTMSK_LSB: u32 = 0x2;
pub const GC_USB_GINTMSK_OTGINTMSK_MASK: u32 = 0x4;
pub const GC_USB_GINTMSK_OTGINTMSK_SIZE: u32 = 0x1;
pub const GC_USB_GINTMSK_OTGINTMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTMSK_OTGINTMSK_OFFSET: u32 = 0x18;
pub const GC_USB_GINTMSK_SOFMSK_LSB: u32 = 0x3;
pub const GC_USB_GINTMSK_SOFMSK_MASK: u32 = 0x8;
pub const GC_USB_GINTMSK_SOFMSK_SIZE: u32 = 0x1;
pub const GC_USB_GINTMSK_SOFMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTMSK_SOFMSK_OFFSET: u32 = 0x18;
pub const GC_USB_GINTMSK_RXFLVLMSK_LSB: u32 = 0x4;
pub const GC_USB_GINTMSK_RXFLVLMSK_MASK: u32 = 0x10;
pub const GC_USB_GINTMSK_RXFLVLMSK_SIZE: u32 = 0x1;
pub const GC_USB_GINTMSK_RXFLVLMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTMSK_RXFLVLMSK_OFFSET: u32 = 0x18;
pub const GC_USB_GINTMSK_GINNAKEFFMSK_LSB: u32 = 0x6;
pub const GC_USB_GINTMSK_GINNAKEFFMSK_MASK: u32 = 0x40;
pub const GC_USB_GINTMSK_GINNAKEFFMSK_SIZE: u32 = 0x1;
pub const GC_USB_GINTMSK_GINNAKEFFMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTMSK_GINNAKEFFMSK_OFFSET: u32 = 0x18;
pub const GC_USB_GINTMSK_GOUTNAKEFFMSK_LSB: u32 = 0x7;
pub const GC_USB_GINTMSK_GOUTNAKEFFMSK_MASK: u32 = 0x80;
pub const GC_USB_GINTMSK_GOUTNAKEFFMSK_SIZE: u32 = 0x1;
pub const GC_USB_GINTMSK_GOUTNAKEFFMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTMSK_GOUTNAKEFFMSK_OFFSET: u32 = 0x18;
pub const GC_USB_GINTMSK_ERLYSUSPMSK_LSB: u32 = 0xa;
pub const GC_USB_GINTMSK_ERLYSUSPMSK_MASK: u32 = 0x400;
pub const GC_USB_GINTMSK_ERLYSUSPMSK_SIZE: u32 = 0x1;
pub const GC_USB_GINTMSK_ERLYSUSPMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTMSK_ERLYSUSPMSK_OFFSET: u32 = 0x18;
pub const GC_USB_GINTMSK_USBSUSPMSK_LSB: u32 = 0xb;
pub const GC_USB_GINTMSK_USBSUSPMSK_MASK: u32 = 0x800;
pub const GC_USB_GINTMSK_USBSUSPMSK_SIZE: u32 = 0x1;
pub const GC_USB_GINTMSK_USBSUSPMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTMSK_USBSUSPMSK_OFFSET: u32 = 0x18;
pub const GC_USB_GINTMSK_USBRSTMSK_LSB: u32 = 0xc;
pub const GC_USB_GINTMSK_USBRSTMSK_MASK: u32 = 0x1000;
pub const GC_USB_GINTMSK_USBRSTMSK_SIZE: u32 = 0x1;
pub const GC_USB_GINTMSK_USBRSTMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTMSK_USBRSTMSK_OFFSET: u32 = 0x18;
pub const GC_USB_GINTMSK_ENUMDONEMSK_LSB: u32 = 0xd;
pub const GC_USB_GINTMSK_ENUMDONEMSK_MASK: u32 = 0x2000;
pub const GC_USB_GINTMSK_ENUMDONEMSK_SIZE: u32 = 0x1;
pub const GC_USB_GINTMSK_ENUMDONEMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTMSK_ENUMDONEMSK_OFFSET: u32 = 0x18;
pub const GC_USB_GINTMSK_ISOOUTDROPMSK_LSB: u32 = 0xe;
pub const GC_USB_GINTMSK_ISOOUTDROPMSK_MASK: u32 = 0x4000;
pub const GC_USB_GINTMSK_ISOOUTDROPMSK_SIZE: u32 = 0x1;
pub const GC_USB_GINTMSK_ISOOUTDROPMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTMSK_ISOOUTDROPMSK_OFFSET: u32 = 0x18;
pub const GC_USB_GINTMSK_EOPFMSK_LSB: u32 = 0xf;
pub const GC_USB_GINTMSK_EOPFMSK_MASK: u32 = 0x8000;
pub const GC_USB_GINTMSK_EOPFMSK_SIZE: u32 = 0x1;
pub const GC_USB_GINTMSK_EOPFMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTMSK_EOPFMSK_OFFSET: u32 = 0x18;
pub const GC_USB_GINTMSK_EPMISMSK_LSB: u32 = 0x11;
pub const GC_USB_GINTMSK_EPMISMSK_MASK: u32 = 0x20000;
pub const GC_USB_GINTMSK_EPMISMSK_SIZE: u32 = 0x1;
pub const GC_USB_GINTMSK_EPMISMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTMSK_EPMISMSK_OFFSET: u32 = 0x18;
pub const GC_USB_GINTMSK_IEPINTMSK_LSB: u32 = 0x12;
pub const GC_USB_GINTMSK_IEPINTMSK_MASK: u32 = 0x40000;
pub const GC_USB_GINTMSK_IEPINTMSK_SIZE: u32 = 0x1;
pub const GC_USB_GINTMSK_IEPINTMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTMSK_IEPINTMSK_OFFSET: u32 = 0x18;
pub const GC_USB_GINTMSK_OEPINTMSK_LSB: u32 = 0x13;
pub const GC_USB_GINTMSK_OEPINTMSK_MASK: u32 = 0x80000;
pub const GC_USB_GINTMSK_OEPINTMSK_SIZE: u32 = 0x1;
pub const GC_USB_GINTMSK_OEPINTMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTMSK_OEPINTMSK_OFFSET: u32 = 0x18;
pub const GC_USB_GINTMSK_INCOMPISOINMSK_LSB: u32 = 0x14;
pub const GC_USB_GINTMSK_INCOMPISOINMSK_MASK: u32 = 0x100000;
pub const GC_USB_GINTMSK_INCOMPISOINMSK_SIZE: u32 = 0x1;
pub const GC_USB_GINTMSK_INCOMPISOINMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTMSK_INCOMPISOINMSK_OFFSET: u32 = 0x18;
pub const GC_USB_GINTMSK_INCOMPLISOOUTMSK_LSB: u32 = 0x15;
pub const GC_USB_GINTMSK_INCOMPLISOOUTMSK_MASK: u32 = 0x200000;
pub const GC_USB_GINTMSK_INCOMPLISOOUTMSK_SIZE: u32 = 0x1;
pub const GC_USB_GINTMSK_INCOMPLISOOUTMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTMSK_INCOMPLISOOUTMSK_OFFSET: u32 = 0x18;
pub const GC_USB_GINTMSK_FETSUSPMSK_LSB: u32 = 0x16;
pub const GC_USB_GINTMSK_FETSUSPMSK_MASK: u32 = 0x400000;
pub const GC_USB_GINTMSK_FETSUSPMSK_SIZE: u32 = 0x1;
pub const GC_USB_GINTMSK_FETSUSPMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTMSK_FETSUSPMSK_OFFSET: u32 = 0x18;
pub const GC_USB_GINTMSK_RESETDETMSK_LSB: u32 = 0x17;
pub const GC_USB_GINTMSK_RESETDETMSK_MASK: u32 = 0x800000;
pub const GC_USB_GINTMSK_RESETDETMSK_SIZE: u32 = 0x1;
pub const GC_USB_GINTMSK_RESETDETMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTMSK_RESETDETMSK_OFFSET: u32 = 0x18;
pub const GC_USB_GINTMSK_CONIDSTSCHNGMSK_LSB: u32 = 0x1c;
pub const GC_USB_GINTMSK_CONIDSTSCHNGMSK_MASK: u32 = 0x10000000;
pub const GC_USB_GINTMSK_CONIDSTSCHNGMSK_SIZE: u32 = 0x1;
pub const GC_USB_GINTMSK_CONIDSTSCHNGMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTMSK_CONIDSTSCHNGMSK_OFFSET: u32 = 0x18;
pub const GC_USB_GINTMSK_DISCONNINTMSK_LSB: u32 = 0x1d;
pub const GC_USB_GINTMSK_DISCONNINTMSK_MASK: u32 = 0x20000000;
pub const GC_USB_GINTMSK_DISCONNINTMSK_SIZE: u32 = 0x1;
pub const GC_USB_GINTMSK_DISCONNINTMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTMSK_DISCONNINTMSK_OFFSET: u32 = 0x18;
pub const GC_USB_GINTMSK_SESSREQINTMSK_LSB: u32 = 0x1e;
pub const GC_USB_GINTMSK_SESSREQINTMSK_MASK: u32 = 0x40000000;
pub const GC_USB_GINTMSK_SESSREQINTMSK_SIZE: u32 = 0x1;
pub const GC_USB_GINTMSK_SESSREQINTMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTMSK_SESSREQINTMSK_OFFSET: u32 = 0x18;
pub const GC_USB_GINTMSK_WKUPINTMSK_LSB: u32 = 0x1f;
pub const GC_USB_GINTMSK_WKUPINTMSK_MASK: u32 = 0x80000000;
pub const GC_USB_GINTMSK_WKUPINTMSK_SIZE: u32 = 0x1;
pub const GC_USB_GINTMSK_WKUPINTMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_GINTMSK_WKUPINTMSK_OFFSET: u32 = 0x18;
pub const GC_USB_GRXSTSR_CHNUM_LSB: u32 = 0x0;
pub const GC_USB_GRXSTSR_CHNUM_MASK: u32 = 0xf;
pub const GC_USB_GRXSTSR_CHNUM_SIZE: u32 = 0x4;
pub const GC_USB_GRXSTSR_CHNUM_DEFAULT: u32 = 0x0;
pub const GC_USB_GRXSTSR_CHNUM_OFFSET: u32 = 0x1c;
pub const GC_USB_GRXSTSR_BCNT_LSB: u32 = 0x4;
pub const GC_USB_GRXSTSR_BCNT_MASK: u32 = 0x7ff0;
pub const GC_USB_GRXSTSR_BCNT_SIZE: u32 = 0xb;
pub const GC_USB_GRXSTSR_BCNT_DEFAULT: u32 = 0x0;
pub const GC_USB_GRXSTSR_BCNT_OFFSET: u32 = 0x1c;
pub const GC_USB_GRXSTSR_DPID_LSB: u32 = 0xf;
pub const GC_USB_GRXSTSR_DPID_MASK: u32 = 0x18000;
pub const GC_USB_GRXSTSR_DPID_SIZE: u32 = 0x2;
pub const GC_USB_GRXSTSR_DPID_DEFAULT: u32 = 0x0;
pub const GC_USB_GRXSTSR_DPID_OFFSET: u32 = 0x1c;
pub const GC_USB_GRXSTSR_PKTSTS_LSB: u32 = 0x11;
pub const GC_USB_GRXSTSR_PKTSTS_MASK: u32 = 0x1e0000;
pub const GC_USB_GRXSTSR_PKTSTS_SIZE: u32 = 0x4;
pub const GC_USB_GRXSTSR_PKTSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_GRXSTSR_PKTSTS_OFFSET: u32 = 0x1c;
pub const GC_USB_GRXSTSR_FN_LSB: u32 = 0x15;
pub const GC_USB_GRXSTSR_FN_MASK: u32 = 0x1e00000;
pub const GC_USB_GRXSTSR_FN_SIZE: u32 = 0x4;
pub const GC_USB_GRXSTSR_FN_DEFAULT: u32 = 0x0;
pub const GC_USB_GRXSTSR_FN_OFFSET: u32 = 0x1c;
pub const GC_USB_GRXSTSP_CHNUM_LSB: u32 = 0x0;
pub const GC_USB_GRXSTSP_CHNUM_MASK: u32 = 0xf;
pub const GC_USB_GRXSTSP_CHNUM_SIZE: u32 = 0x4;
pub const GC_USB_GRXSTSP_CHNUM_DEFAULT: u32 = 0x0;
pub const GC_USB_GRXSTSP_CHNUM_OFFSET: u32 = 0x20;
pub const GC_USB_GRXSTSP_BCNT_LSB: u32 = 0x4;
pub const GC_USB_GRXSTSP_BCNT_MASK: u32 = 0x7ff0;
pub const GC_USB_GRXSTSP_BCNT_SIZE: u32 = 0xb;
pub const GC_USB_GRXSTSP_BCNT_DEFAULT: u32 = 0x0;
pub const GC_USB_GRXSTSP_BCNT_OFFSET: u32 = 0x20;
pub const GC_USB_GRXSTSP_DPID_LSB: u32 = 0xf;
pub const GC_USB_GRXSTSP_DPID_MASK: u32 = 0x18000;
pub const GC_USB_GRXSTSP_DPID_SIZE: u32 = 0x2;
pub const GC_USB_GRXSTSP_DPID_DEFAULT: u32 = 0x0;
pub const GC_USB_GRXSTSP_DPID_OFFSET: u32 = 0x20;
pub const GC_USB_GRXSTSP_PKTSTS_LSB: u32 = 0x11;
pub const GC_USB_GRXSTSP_PKTSTS_MASK: u32 = 0x1e0000;
pub const GC_USB_GRXSTSP_PKTSTS_SIZE: u32 = 0x4;
pub const GC_USB_GRXSTSP_PKTSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_GRXSTSP_PKTSTS_OFFSET: u32 = 0x20;
pub const GC_USB_GRXSTSP_FN_LSB: u32 = 0x15;
pub const GC_USB_GRXSTSP_FN_MASK: u32 = 0x1e00000;
pub const GC_USB_GRXSTSP_FN_SIZE: u32 = 0x4;
pub const GC_USB_GRXSTSP_FN_DEFAULT: u32 = 0x0;
pub const GC_USB_GRXSTSP_FN_OFFSET: u32 = 0x20;
pub const GC_USB_GRXFSIZ_RXFDEP_LSB: u32 = 0x0;
pub const GC_USB_GRXFSIZ_RXFDEP_MASK: u32 = 0x7ff;
pub const GC_USB_GRXFSIZ_RXFDEP_SIZE: u32 = 0xb;
pub const GC_USB_GRXFSIZ_RXFDEP_DEFAULT: u32 = 0x0;
pub const GC_USB_GRXFSIZ_RXFDEP_OFFSET: u32 = 0x24;
pub const GC_USB_GNPTXFSIZ_INEPTXF0STADDR_LSB: u32 = 0x0;
pub const GC_USB_GNPTXFSIZ_INEPTXF0STADDR_MASK: u32 = 0xffff;
pub const GC_USB_GNPTXFSIZ_INEPTXF0STADDR_SIZE: u32 = 0x10;
pub const GC_USB_GNPTXFSIZ_INEPTXF0STADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_GNPTXFSIZ_INEPTXF0STADDR_OFFSET: u32 = 0x28;
pub const GC_USB_GNPTXFSIZ_INEPTXF0DEP_LSB: u32 = 0x10;
pub const GC_USB_GNPTXFSIZ_INEPTXF0DEP_MASK: u32 = 0xffff0000;
pub const GC_USB_GNPTXFSIZ_INEPTXF0DEP_SIZE: u32 = 0x10;
pub const GC_USB_GNPTXFSIZ_INEPTXF0DEP_DEFAULT: u32 = 0x0;
pub const GC_USB_GNPTXFSIZ_INEPTXF0DEP_OFFSET: u32 = 0x28;
pub const GC_USB_GGPIO_GPI_LSB: u32 = 0x0;
pub const GC_USB_GGPIO_GPI_MASK: u32 = 0xffff;
pub const GC_USB_GGPIO_GPI_SIZE: u32 = 0x10;
pub const GC_USB_GGPIO_GPI_DEFAULT: u32 = 0x0;
pub const GC_USB_GGPIO_GPI_OFFSET: u32 = 0x38;
pub const GC_USB_GGPIO_GPO_LSB: u32 = 0x10;
pub const GC_USB_GGPIO_GPO_MASK: u32 = 0xffff0000;
pub const GC_USB_GGPIO_GPO_SIZE: u32 = 0x10;
pub const GC_USB_GGPIO_GPO_DEFAULT: u32 = 0x0;
pub const GC_USB_GGPIO_GPO_OFFSET: u32 = 0x38;
pub const GC_USB_GUID_GUID_LSB: u32 = 0x0;
pub const GC_USB_GUID_GUID_MASK: u32 = 0xffffffff;
pub const GC_USB_GUID_GUID_SIZE: u32 = 0x20;
pub const GC_USB_GUID_GUID_DEFAULT: u32 = 0x0;
pub const GC_USB_GUID_GUID_OFFSET: u32 = 0x3c;
pub const GC_USB_GSNPSID_SYNOPSYSID_LSB: u32 = 0x0;
pub const GC_USB_GSNPSID_SYNOPSYSID_MASK: u32 = 0xffffffff;
pub const GC_USB_GSNPSID_SYNOPSYSID_SIZE: u32 = 0x20;
pub const GC_USB_GSNPSID_SYNOPSYSID_DEFAULT: u32 = 0x0;
pub const GC_USB_GSNPSID_SYNOPSYSID_OFFSET: u32 = 0x40;
pub const GC_USB_GHWCFG1_EPDIR_LSB: u32 = 0x0;
pub const GC_USB_GHWCFG1_EPDIR_MASK: u32 = 0xffffffff;
pub const GC_USB_GHWCFG1_EPDIR_SIZE: u32 = 0x20;
pub const GC_USB_GHWCFG1_EPDIR_DEFAULT: u32 = 0x0;
pub const GC_USB_GHWCFG1_EPDIR_OFFSET: u32 = 0x44;
pub const GC_USB_GHWCFG2_OTGMODE_LSB: u32 = 0x0;
pub const GC_USB_GHWCFG2_OTGMODE_MASK: u32 = 0x7;
pub const GC_USB_GHWCFG2_OTGMODE_SIZE: u32 = 0x3;
pub const GC_USB_GHWCFG2_OTGMODE_DEFAULT: u32 = 0x0;
pub const GC_USB_GHWCFG2_OTGMODE_OFFSET: u32 = 0x48;
pub const GC_USB_GHWCFG2_OTGARCH_LSB: u32 = 0x3;
pub const GC_USB_GHWCFG2_OTGARCH_MASK: u32 = 0x18;
pub const GC_USB_GHWCFG2_OTGARCH_SIZE: u32 = 0x2;
pub const GC_USB_GHWCFG2_OTGARCH_DEFAULT: u32 = 0x0;
pub const GC_USB_GHWCFG2_OTGARCH_OFFSET: u32 = 0x48;
pub const GC_USB_GHWCFG2_SINGPNT_LSB: u32 = 0x5;
pub const GC_USB_GHWCFG2_SINGPNT_MASK: u32 = 0x20;
pub const GC_USB_GHWCFG2_SINGPNT_SIZE: u32 = 0x1;
pub const GC_USB_GHWCFG2_SINGPNT_DEFAULT: u32 = 0x0;
pub const GC_USB_GHWCFG2_SINGPNT_OFFSET: u32 = 0x48;
pub const GC_USB_GHWCFG2_HSPHYTYPE_LSB: u32 = 0x6;
pub const GC_USB_GHWCFG2_HSPHYTYPE_MASK: u32 = 0xc0;
pub const GC_USB_GHWCFG2_HSPHYTYPE_SIZE: u32 = 0x2;
pub const GC_USB_GHWCFG2_HSPHYTYPE_DEFAULT: u32 = 0x0;
pub const GC_USB_GHWCFG2_HSPHYTYPE_OFFSET: u32 = 0x48;
pub const GC_USB_GHWCFG2_FSPHYTYPE_LSB: u32 = 0x8;
pub const GC_USB_GHWCFG2_FSPHYTYPE_MASK: u32 = 0x300;
pub const GC_USB_GHWCFG2_FSPHYTYPE_SIZE: u32 = 0x2;
pub const GC_USB_GHWCFG2_FSPHYTYPE_DEFAULT: u32 = 0x0;
pub const GC_USB_GHWCFG2_FSPHYTYPE_OFFSET: u32 = 0x48;
pub const GC_USB_GHWCFG2_NUMDEVEPS_LSB: u32 = 0xa;
pub const GC_USB_GHWCFG2_NUMDEVEPS_MASK: u32 = 0x3c00;
pub const GC_USB_GHWCFG2_NUMDEVEPS_SIZE: u32 = 0x4;
pub const GC_USB_GHWCFG2_NUMDEVEPS_DEFAULT: u32 = 0x0;
pub const GC_USB_GHWCFG2_NUMDEVEPS_OFFSET: u32 = 0x48;
pub const GC_USB_GHWCFG2_NUMHSTCHNL_LSB: u32 = 0xe;
pub const GC_USB_GHWCFG2_NUMHSTCHNL_MASK: u32 = 0x3c000;
pub const GC_USB_GHWCFG2_NUMHSTCHNL_SIZE: u32 = 0x4;
pub const GC_USB_GHWCFG2_NUMHSTCHNL_DEFAULT: u32 = 0x0;
pub const GC_USB_GHWCFG2_NUMHSTCHNL_OFFSET: u32 = 0x48;
pub const GC_USB_GHWCFG2_PERIOSUPPORT_LSB: u32 = 0x12;
pub const GC_USB_GHWCFG2_PERIOSUPPORT_MASK: u32 = 0x40000;
pub const GC_USB_GHWCFG2_PERIOSUPPORT_SIZE: u32 = 0x1;
pub const GC_USB_GHWCFG2_PERIOSUPPORT_DEFAULT: u32 = 0x0;
pub const GC_USB_GHWCFG2_PERIOSUPPORT_OFFSET: u32 = 0x48;
pub const GC_USB_GHWCFG2_DYNFIFOSIZING_LSB: u32 = 0x13;
pub const GC_USB_GHWCFG2_DYNFIFOSIZING_MASK: u32 = 0x80000;
pub const GC_USB_GHWCFG2_DYNFIFOSIZING_SIZE: u32 = 0x1;
pub const GC_USB_GHWCFG2_DYNFIFOSIZING_DEFAULT: u32 = 0x0;
pub const GC_USB_GHWCFG2_DYNFIFOSIZING_OFFSET: u32 = 0x48;
pub const GC_USB_GHWCFG2_MULTIPROCINTRPT_LSB: u32 = 0x14;
pub const GC_USB_GHWCFG2_MULTIPROCINTRPT_MASK: u32 = 0x100000;
pub const GC_USB_GHWCFG2_MULTIPROCINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_GHWCFG2_MULTIPROCINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_GHWCFG2_MULTIPROCINTRPT_OFFSET: u32 = 0x48;
pub const GC_USB_GHWCFG2_NPTXQDEPTH_LSB: u32 = 0x16;
pub const GC_USB_GHWCFG2_NPTXQDEPTH_MASK: u32 = 0xc00000;
pub const GC_USB_GHWCFG2_NPTXQDEPTH_SIZE: u32 = 0x2;
pub const GC_USB_GHWCFG2_NPTXQDEPTH_DEFAULT: u32 = 0x0;
pub const GC_USB_GHWCFG2_NPTXQDEPTH_OFFSET: u32 = 0x48;
pub const GC_USB_GHWCFG2_PTXQDEPTH_LSB: u32 = 0x18;
pub const GC_USB_GHWCFG2_PTXQDEPTH_MASK: u32 = 0x3000000;
pub const GC_USB_GHWCFG2_PTXQDEPTH_SIZE: u32 = 0x2;
pub const GC_USB_GHWCFG2_PTXQDEPTH_DEFAULT: u32 = 0x0;
pub const GC_USB_GHWCFG2_PTXQDEPTH_OFFSET: u32 = 0x48;
pub const GC_USB_GHWCFG2_TKNQDEPTH_LSB: u32 = 0x1a;
pub const GC_USB_GHWCFG2_TKNQDEPTH_MASK: u32 = 0x7c000000;
pub const GC_USB_GHWCFG2_TKNQDEPTH_SIZE: u32 = 0x5;
pub const GC_USB_GHWCFG2_TKNQDEPTH_DEFAULT: u32 = 0x0;
pub const GC_USB_GHWCFG2_TKNQDEPTH_OFFSET: u32 = 0x48;
pub const GC_USB_GHWCFG3_XFERSIZEWIDTH_LSB: u32 = 0x0;
pub const GC_USB_GHWCFG3_XFERSIZEWIDTH_MASK: u32 = 0xf;
pub const GC_USB_GHWCFG3_XFERSIZEWIDTH_SIZE: u32 = 0x4;
pub const GC_USB_GHWCFG3_XFERSIZEWIDTH_DEFAULT: u32 = 0x0;
pub const GC_USB_GHWCFG3_XFERSIZEWIDTH_OFFSET: u32 = 0x4c;
pub const GC_USB_GHWCFG3_PKTSIZEWIDTH_LSB: u32 = 0x4;
pub const GC_USB_GHWCFG3_PKTSIZEWIDTH_MASK: u32 = 0x70;
pub const GC_USB_GHWCFG3_PKTSIZEWIDTH_SIZE: u32 = 0x3;
pub const GC_USB_GHWCFG3_PKTSIZEWIDTH_DEFAULT: u32 = 0x0;
pub const GC_USB_GHWCFG3_PKTSIZEWIDTH_OFFSET: u32 = 0x4c;
pub const GC_USB_GHWCFG3_OTGEN_LSB: u32 = 0x7;
pub const GC_USB_GHWCFG3_OTGEN_MASK: u32 = 0x80;
pub const GC_USB_GHWCFG3_OTGEN_SIZE: u32 = 0x1;
pub const GC_USB_GHWCFG3_OTGEN_DEFAULT: u32 = 0x0;
pub const GC_USB_GHWCFG3_OTGEN_OFFSET: u32 = 0x4c;
pub const GC_USB_GHWCFG3_I2CINTSEL_LSB: u32 = 0x8;
pub const GC_USB_GHWCFG3_I2CINTSEL_MASK: u32 = 0x100;
pub const GC_USB_GHWCFG3_I2CINTSEL_SIZE: u32 = 0x1;
pub const GC_USB_GHWCFG3_I2CINTSEL_DEFAULT: u32 = 0x0;
pub const GC_USB_GHWCFG3_I2CINTSEL_OFFSET: u32 = 0x4c;
pub const GC_USB_GHWCFG3_VNDCTLSUPT_LSB: u32 = 0x9;
pub const GC_USB_GHWCFG3_VNDCTLSUPT_MASK: u32 = 0x200;
pub const GC_USB_GHWCFG3_VNDCTLSUPT_SIZE: u32 = 0x1;
pub const GC_USB_GHWCFG3_VNDCTLSUPT_DEFAULT: u32 = 0x0;
pub const GC_USB_GHWCFG3_VNDCTLSUPT_OFFSET: u32 = 0x4c;
pub const GC_USB_GHWCFG3_OPTFEATURE_LSB: u32 = 0xa;
pub const GC_USB_GHWCFG3_OPTFEATURE_MASK: u32 = 0x400;
pub const GC_USB_GHWCFG3_OPTFEATURE_SIZE: u32 = 0x1;
pub const GC_USB_GHWCFG3_OPTFEATURE_DEFAULT: u32 = 0x0;
pub const GC_USB_GHWCFG3_OPTFEATURE_OFFSET: u32 = 0x4c;
pub const GC_USB_GHWCFG3_RSTTYPE_LSB: u32 = 0xb;
pub const GC_USB_GHWCFG3_RSTTYPE_MASK: u32 = 0x800;
pub const GC_USB_GHWCFG3_RSTTYPE_SIZE: u32 = 0x1;
pub const GC_USB_GHWCFG3_RSTTYPE_DEFAULT: u32 = 0x0;
pub const GC_USB_GHWCFG3_RSTTYPE_OFFSET: u32 = 0x4c;
pub const GC_USB_GHWCFG3_ADPSUPPORT_LSB: u32 = 0xc;
pub const GC_USB_GHWCFG3_ADPSUPPORT_MASK: u32 = 0x1000;
pub const GC_USB_GHWCFG3_ADPSUPPORT_SIZE: u32 = 0x1;
pub const GC_USB_GHWCFG3_ADPSUPPORT_DEFAULT: u32 = 0x0;
pub const GC_USB_GHWCFG3_ADPSUPPORT_OFFSET: u32 = 0x4c;
pub const GC_USB_GHWCFG3_HSICMODE_LSB: u32 = 0xd;
pub const GC_USB_GHWCFG3_HSICMODE_MASK: u32 = 0x2000;
pub const GC_USB_GHWCFG3_HSICMODE_SIZE: u32 = 0x1;
pub const GC_USB_GHWCFG3_HSICMODE_DEFAULT: u32 = 0x0;
pub const GC_USB_GHWCFG3_HSICMODE_OFFSET: u32 = 0x4c;
pub const GC_USB_GHWCFG3_BCSUPPORT_LSB: u32 = 0xe;
pub const GC_USB_GHWCFG3_BCSUPPORT_MASK: u32 = 0x4000;
pub const GC_USB_GHWCFG3_BCSUPPORT_SIZE: u32 = 0x1;
pub const GC_USB_GHWCFG3_BCSUPPORT_DEFAULT: u32 = 0x0;
pub const GC_USB_GHWCFG3_BCSUPPORT_OFFSET: u32 = 0x4c;
pub const GC_USB_GHWCFG3_LPMMODE_LSB: u32 = 0xf;
pub const GC_USB_GHWCFG3_LPMMODE_MASK: u32 = 0x8000;
pub const GC_USB_GHWCFG3_LPMMODE_SIZE: u32 = 0x1;
pub const GC_USB_GHWCFG3_LPMMODE_DEFAULT: u32 = 0x0;
pub const GC_USB_GHWCFG3_LPMMODE_OFFSET: u32 = 0x4c;
pub const GC_USB_GHWCFG3_DFIFODEPTH_LSB: u32 = 0x10;
pub const GC_USB_GHWCFG3_DFIFODEPTH_MASK: u32 = 0xffff0000;
pub const GC_USB_GHWCFG3_DFIFODEPTH_SIZE: u32 = 0x10;
pub const GC_USB_GHWCFG3_DFIFODEPTH_DEFAULT: u32 = 0x0;
pub const GC_USB_GHWCFG3_DFIFODEPTH_OFFSET: u32 = 0x4c;
pub const GC_USB_GHWCFG4_NUMDEVPERIOEPS_LSB: u32 = 0x0;
pub const GC_USB_GHWCFG4_NUMDEVPERIOEPS_MASK: u32 = 0xf;
pub const GC_USB_GHWCFG4_NUMDEVPERIOEPS_SIZE: u32 = 0x4;
pub const GC_USB_GHWCFG4_NUMDEVPERIOEPS_DEFAULT: u32 = 0x0;
pub const GC_USB_GHWCFG4_NUMDEVPERIOEPS_OFFSET: u32 = 0x50;
pub const GC_USB_GHWCFG4_PARTIALPWRDN_LSB: u32 = 0x4;
pub const GC_USB_GHWCFG4_PARTIALPWRDN_MASK: u32 = 0x10;
pub const GC_USB_GHWCFG4_PARTIALPWRDN_SIZE: u32 = 0x1;
pub const GC_USB_GHWCFG4_PARTIALPWRDN_DEFAULT: u32 = 0x0;
pub const GC_USB_GHWCFG4_PARTIALPWRDN_OFFSET: u32 = 0x50;
pub const GC_USB_GHWCFG4_AHBFREQ_LSB: u32 = 0x5;
pub const GC_USB_GHWCFG4_AHBFREQ_MASK: u32 = 0x20;
pub const GC_USB_GHWCFG4_AHBFREQ_SIZE: u32 = 0x1;
pub const GC_USB_GHWCFG4_AHBFREQ_DEFAULT: u32 = 0x0;
pub const GC_USB_GHWCFG4_AHBFREQ_OFFSET: u32 = 0x50;
pub const GC_USB_GHWCFG4_HIBERNATION_LSB: u32 = 0x6;
pub const GC_USB_GHWCFG4_HIBERNATION_MASK: u32 = 0x40;
pub const GC_USB_GHWCFG4_HIBERNATION_SIZE: u32 = 0x1;
pub const GC_USB_GHWCFG4_HIBERNATION_DEFAULT: u32 = 0x0;
pub const GC_USB_GHWCFG4_HIBERNATION_OFFSET: u32 = 0x50;
pub const GC_USB_GHWCFG4_EXTENDEDHIBERNATION_LSB: u32 = 0x7;
pub const GC_USB_GHWCFG4_EXTENDEDHIBERNATION_MASK: u32 = 0x80;
pub const GC_USB_GHWCFG4_EXTENDEDHIBERNATION_SIZE: u32 = 0x1;
pub const GC_USB_GHWCFG4_EXTENDEDHIBERNATION_DEFAULT: u32 = 0x0;
pub const GC_USB_GHWCFG4_EXTENDEDHIBERNATION_OFFSET: u32 = 0x50;
pub const GC_USB_GHWCFG4_PHYDATAWIDTH_LSB: u32 = 0xe;
pub const GC_USB_GHWCFG4_PHYDATAWIDTH_MASK: u32 = 0xc000;
pub const GC_USB_GHWCFG4_PHYDATAWIDTH_SIZE: u32 = 0x2;
pub const GC_USB_GHWCFG4_PHYDATAWIDTH_DEFAULT: u32 = 0x0;
pub const GC_USB_GHWCFG4_PHYDATAWIDTH_OFFSET: u32 = 0x50;
pub const GC_USB_GHWCFG4_NUMCTLEPS_LSB: u32 = 0x10;
pub const GC_USB_GHWCFG4_NUMCTLEPS_MASK: u32 = 0xf0000;
pub const GC_USB_GHWCFG4_NUMCTLEPS_SIZE: u32 = 0x4;
pub const GC_USB_GHWCFG4_NUMCTLEPS_DEFAULT: u32 = 0x0;
pub const GC_USB_GHWCFG4_NUMCTLEPS_OFFSET: u32 = 0x50;
pub const GC_USB_GHWCFG4_IDDGFLTR_LSB: u32 = 0x14;
pub const GC_USB_GHWCFG4_IDDGFLTR_MASK: u32 = 0x100000;
pub const GC_USB_GHWCFG4_IDDGFLTR_SIZE: u32 = 0x1;
pub const GC_USB_GHWCFG4_IDDGFLTR_DEFAULT: u32 = 0x0;
pub const GC_USB_GHWCFG4_IDDGFLTR_OFFSET: u32 = 0x50;
pub const GC_USB_GHWCFG4_VBUSVALIDFLTR_LSB: u32 = 0x15;
pub const GC_USB_GHWCFG4_VBUSVALIDFLTR_MASK: u32 = 0x200000;
pub const GC_USB_GHWCFG4_VBUSVALIDFLTR_SIZE: u32 = 0x1;
pub const GC_USB_GHWCFG4_VBUSVALIDFLTR_DEFAULT: u32 = 0x0;
pub const GC_USB_GHWCFG4_VBUSVALIDFLTR_OFFSET: u32 = 0x50;
pub const GC_USB_GHWCFG4_AVALIDFLTR_LSB: u32 = 0x16;
pub const GC_USB_GHWCFG4_AVALIDFLTR_MASK: u32 = 0x400000;
pub const GC_USB_GHWCFG4_AVALIDFLTR_SIZE: u32 = 0x1;
pub const GC_USB_GHWCFG4_AVALIDFLTR_DEFAULT: u32 = 0x0;
pub const GC_USB_GHWCFG4_AVALIDFLTR_OFFSET: u32 = 0x50;
pub const GC_USB_GHWCFG4_BVALIDFLTR_LSB: u32 = 0x17;
pub const GC_USB_GHWCFG4_BVALIDFLTR_MASK: u32 = 0x800000;
pub const GC_USB_GHWCFG4_BVALIDFLTR_SIZE: u32 = 0x1;
pub const GC_USB_GHWCFG4_BVALIDFLTR_DEFAULT: u32 = 0x0;
pub const GC_USB_GHWCFG4_BVALIDFLTR_OFFSET: u32 = 0x50;
pub const GC_USB_GHWCFG4_SESSENDFLTR_LSB: u32 = 0x18;
pub const GC_USB_GHWCFG4_SESSENDFLTR_MASK: u32 = 0x1000000;
pub const GC_USB_GHWCFG4_SESSENDFLTR_SIZE: u32 = 0x1;
pub const GC_USB_GHWCFG4_SESSENDFLTR_DEFAULT: u32 = 0x0;
pub const GC_USB_GHWCFG4_SESSENDFLTR_OFFSET: u32 = 0x50;
pub const GC_USB_GHWCFG4_DEDFIFOMODE_LSB: u32 = 0x19;
pub const GC_USB_GHWCFG4_DEDFIFOMODE_MASK: u32 = 0x2000000;
pub const GC_USB_GHWCFG4_DEDFIFOMODE_SIZE: u32 = 0x1;
pub const GC_USB_GHWCFG4_DEDFIFOMODE_DEFAULT: u32 = 0x0;
pub const GC_USB_GHWCFG4_DEDFIFOMODE_OFFSET: u32 = 0x50;
pub const GC_USB_GHWCFG4_INEPS_LSB: u32 = 0x1a;
pub const GC_USB_GHWCFG4_INEPS_MASK: u32 = 0x3c000000;
pub const GC_USB_GHWCFG4_INEPS_SIZE: u32 = 0x4;
pub const GC_USB_GHWCFG4_INEPS_DEFAULT: u32 = 0x0;
pub const GC_USB_GHWCFG4_INEPS_OFFSET: u32 = 0x50;
pub const GC_USB_GHWCFG4_DESCDMAENABLED_LSB: u32 = 0x1e;
pub const GC_USB_GHWCFG4_DESCDMAENABLED_MASK: u32 = 0x40000000;
pub const GC_USB_GHWCFG4_DESCDMAENABLED_SIZE: u32 = 0x1;
pub const GC_USB_GHWCFG4_DESCDMAENABLED_DEFAULT: u32 = 0x0;
pub const GC_USB_GHWCFG4_DESCDMAENABLED_OFFSET: u32 = 0x50;
pub const GC_USB_GHWCFG4_DESCDMA_LSB: u32 = 0x1f;
pub const GC_USB_GHWCFG4_DESCDMA_MASK: u32 = 0x80000000;
pub const GC_USB_GHWCFG4_DESCDMA_SIZE: u32 = 0x1;
pub const GC_USB_GHWCFG4_DESCDMA_DEFAULT: u32 = 0x0;
pub const GC_USB_GHWCFG4_DESCDMA_OFFSET: u32 = 0x50;
pub const GC_USB_GDFIFOCFG_GDFIFOCFG_LSB: u32 = 0x0;
pub const GC_USB_GDFIFOCFG_GDFIFOCFG_MASK: u32 = 0xffff;
pub const GC_USB_GDFIFOCFG_GDFIFOCFG_SIZE: u32 = 0x10;
pub const GC_USB_GDFIFOCFG_GDFIFOCFG_DEFAULT: u32 = 0x0;
pub const GC_USB_GDFIFOCFG_GDFIFOCFG_OFFSET: u32 = 0x5c;
pub const GC_USB_GDFIFOCFG_EPINFOBASEADDR_LSB: u32 = 0x10;
pub const GC_USB_GDFIFOCFG_EPINFOBASEADDR_MASK: u32 = 0xffff0000;
pub const GC_USB_GDFIFOCFG_EPINFOBASEADDR_SIZE: u32 = 0x10;
pub const GC_USB_GDFIFOCFG_EPINFOBASEADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_GDFIFOCFG_EPINFOBASEADDR_OFFSET: u32 = 0x5c;
pub const GC_USB_DIEPTXF1_INEPNTXFSTADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPTXF1_INEPNTXFSTADDR_MASK: u32 = 0x7ff;
pub const GC_USB_DIEPTXF1_INEPNTXFSTADDR_SIZE: u32 = 0xb;
pub const GC_USB_DIEPTXF1_INEPNTXFSTADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTXF1_INEPNTXFSTADDR_OFFSET: u32 = 0x104;
pub const GC_USB_DIEPTXF1_INEPNTXFDEP_LSB: u32 = 0x10;
pub const GC_USB_DIEPTXF1_INEPNTXFDEP_MASK: u32 = 0x3f0000;
pub const GC_USB_DIEPTXF1_INEPNTXFDEP_SIZE: u32 = 0x6;
pub const GC_USB_DIEPTXF1_INEPNTXFDEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTXF1_INEPNTXFDEP_OFFSET: u32 = 0x104;
pub const GC_USB_DIEPTXF2_INEPNTXFSTADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPTXF2_INEPNTXFSTADDR_MASK: u32 = 0x7ff;
pub const GC_USB_DIEPTXF2_INEPNTXFSTADDR_SIZE: u32 = 0xb;
pub const GC_USB_DIEPTXF2_INEPNTXFSTADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTXF2_INEPNTXFSTADDR_OFFSET: u32 = 0x108;
pub const GC_USB_DIEPTXF2_INEPNTXFDEP_LSB: u32 = 0x10;
pub const GC_USB_DIEPTXF2_INEPNTXFDEP_MASK: u32 = 0x3f0000;
pub const GC_USB_DIEPTXF2_INEPNTXFDEP_SIZE: u32 = 0x6;
pub const GC_USB_DIEPTXF2_INEPNTXFDEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTXF2_INEPNTXFDEP_OFFSET: u32 = 0x108;
pub const GC_USB_DIEPTXF3_INEPNTXFSTADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPTXF3_INEPNTXFSTADDR_MASK: u32 = 0x7ff;
pub const GC_USB_DIEPTXF3_INEPNTXFSTADDR_SIZE: u32 = 0xb;
pub const GC_USB_DIEPTXF3_INEPNTXFSTADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTXF3_INEPNTXFSTADDR_OFFSET: u32 = 0x10c;
pub const GC_USB_DIEPTXF3_INEPNTXFDEP_LSB: u32 = 0x10;
pub const GC_USB_DIEPTXF3_INEPNTXFDEP_MASK: u32 = 0x3f0000;
pub const GC_USB_DIEPTXF3_INEPNTXFDEP_SIZE: u32 = 0x6;
pub const GC_USB_DIEPTXF3_INEPNTXFDEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTXF3_INEPNTXFDEP_OFFSET: u32 = 0x10c;
pub const GC_USB_DIEPTXF4_INEPNTXFSTADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPTXF4_INEPNTXFSTADDR_MASK: u32 = 0x7ff;
pub const GC_USB_DIEPTXF4_INEPNTXFSTADDR_SIZE: u32 = 0xb;
pub const GC_USB_DIEPTXF4_INEPNTXFSTADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTXF4_INEPNTXFSTADDR_OFFSET: u32 = 0x110;
pub const GC_USB_DIEPTXF4_INEPNTXFDEP_LSB: u32 = 0x10;
pub const GC_USB_DIEPTXF4_INEPNTXFDEP_MASK: u32 = 0x3f0000;
pub const GC_USB_DIEPTXF4_INEPNTXFDEP_SIZE: u32 = 0x6;
pub const GC_USB_DIEPTXF4_INEPNTXFDEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTXF4_INEPNTXFDEP_OFFSET: u32 = 0x110;
pub const GC_USB_DIEPTXF5_INEPNTXFSTADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPTXF5_INEPNTXFSTADDR_MASK: u32 = 0x7ff;
pub const GC_USB_DIEPTXF5_INEPNTXFSTADDR_SIZE: u32 = 0xb;
pub const GC_USB_DIEPTXF5_INEPNTXFSTADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTXF5_INEPNTXFSTADDR_OFFSET: u32 = 0x114;
pub const GC_USB_DIEPTXF5_INEPNTXFDEP_LSB: u32 = 0x10;
pub const GC_USB_DIEPTXF5_INEPNTXFDEP_MASK: u32 = 0x3f0000;
pub const GC_USB_DIEPTXF5_INEPNTXFDEP_SIZE: u32 = 0x6;
pub const GC_USB_DIEPTXF5_INEPNTXFDEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTXF5_INEPNTXFDEP_OFFSET: u32 = 0x114;
pub const GC_USB_DIEPTXF6_INEPNTXFSTADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPTXF6_INEPNTXFSTADDR_MASK: u32 = 0x7ff;
pub const GC_USB_DIEPTXF6_INEPNTXFSTADDR_SIZE: u32 = 0xb;
pub const GC_USB_DIEPTXF6_INEPNTXFSTADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTXF6_INEPNTXFSTADDR_OFFSET: u32 = 0x118;
pub const GC_USB_DIEPTXF6_INEPNTXFDEP_LSB: u32 = 0x10;
pub const GC_USB_DIEPTXF6_INEPNTXFDEP_MASK: u32 = 0x3f0000;
pub const GC_USB_DIEPTXF6_INEPNTXFDEP_SIZE: u32 = 0x6;
pub const GC_USB_DIEPTXF6_INEPNTXFDEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTXF6_INEPNTXFDEP_OFFSET: u32 = 0x118;
pub const GC_USB_DIEPTXF7_INEPNTXFSTADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPTXF7_INEPNTXFSTADDR_MASK: u32 = 0x7ff;
pub const GC_USB_DIEPTXF7_INEPNTXFSTADDR_SIZE: u32 = 0xb;
pub const GC_USB_DIEPTXF7_INEPNTXFSTADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTXF7_INEPNTXFSTADDR_OFFSET: u32 = 0x11c;
pub const GC_USB_DIEPTXF7_INEPNTXFDEP_LSB: u32 = 0x10;
pub const GC_USB_DIEPTXF7_INEPNTXFDEP_MASK: u32 = 0x3f0000;
pub const GC_USB_DIEPTXF7_INEPNTXFDEP_SIZE: u32 = 0x6;
pub const GC_USB_DIEPTXF7_INEPNTXFDEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTXF7_INEPNTXFDEP_OFFSET: u32 = 0x11c;
pub const GC_USB_DIEPTXF8_INEPNTXFSTADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPTXF8_INEPNTXFSTADDR_MASK: u32 = 0x7ff;
pub const GC_USB_DIEPTXF8_INEPNTXFSTADDR_SIZE: u32 = 0xb;
pub const GC_USB_DIEPTXF8_INEPNTXFSTADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTXF8_INEPNTXFSTADDR_OFFSET: u32 = 0x120;
pub const GC_USB_DIEPTXF8_INEPNTXFDEP_LSB: u32 = 0x10;
pub const GC_USB_DIEPTXF8_INEPNTXFDEP_MASK: u32 = 0x3f0000;
pub const GC_USB_DIEPTXF8_INEPNTXFDEP_SIZE: u32 = 0x6;
pub const GC_USB_DIEPTXF8_INEPNTXFDEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTXF8_INEPNTXFDEP_OFFSET: u32 = 0x120;
pub const GC_USB_DIEPTXF9_INEPNTXFSTADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPTXF9_INEPNTXFSTADDR_MASK: u32 = 0x7ff;
pub const GC_USB_DIEPTXF9_INEPNTXFSTADDR_SIZE: u32 = 0xb;
pub const GC_USB_DIEPTXF9_INEPNTXFSTADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTXF9_INEPNTXFSTADDR_OFFSET: u32 = 0x124;
pub const GC_USB_DIEPTXF9_INEPNTXFDEP_LSB: u32 = 0x10;
pub const GC_USB_DIEPTXF9_INEPNTXFDEP_MASK: u32 = 0x3f0000;
pub const GC_USB_DIEPTXF9_INEPNTXFDEP_SIZE: u32 = 0x6;
pub const GC_USB_DIEPTXF9_INEPNTXFDEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTXF9_INEPNTXFDEP_OFFSET: u32 = 0x124;
pub const GC_USB_DIEPTXF10_INEPNTXFSTADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPTXF10_INEPNTXFSTADDR_MASK: u32 = 0x7ff;
pub const GC_USB_DIEPTXF10_INEPNTXFSTADDR_SIZE: u32 = 0xb;
pub const GC_USB_DIEPTXF10_INEPNTXFSTADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTXF10_INEPNTXFSTADDR_OFFSET: u32 = 0x128;
pub const GC_USB_DIEPTXF10_INEPNTXFDEP_LSB: u32 = 0x10;
pub const GC_USB_DIEPTXF10_INEPNTXFDEP_MASK: u32 = 0x3f0000;
pub const GC_USB_DIEPTXF10_INEPNTXFDEP_SIZE: u32 = 0x6;
pub const GC_USB_DIEPTXF10_INEPNTXFDEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTXF10_INEPNTXFDEP_OFFSET: u32 = 0x128;
pub const GC_USB_DIEPTXF11_INEPNTXFSTADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPTXF11_INEPNTXFSTADDR_MASK: u32 = 0x7ff;
pub const GC_USB_DIEPTXF11_INEPNTXFSTADDR_SIZE: u32 = 0xb;
pub const GC_USB_DIEPTXF11_INEPNTXFSTADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTXF11_INEPNTXFSTADDR_OFFSET: u32 = 0x12c;
pub const GC_USB_DIEPTXF11_INEPNTXFDEP_LSB: u32 = 0x10;
pub const GC_USB_DIEPTXF11_INEPNTXFDEP_MASK: u32 = 0x3f0000;
pub const GC_USB_DIEPTXF11_INEPNTXFDEP_SIZE: u32 = 0x6;
pub const GC_USB_DIEPTXF11_INEPNTXFDEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTXF11_INEPNTXFDEP_OFFSET: u32 = 0x12c;
pub const GC_USB_DIEPTXF12_INEPNTXFSTADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPTXF12_INEPNTXFSTADDR_MASK: u32 = 0x7ff;
pub const GC_USB_DIEPTXF12_INEPNTXFSTADDR_SIZE: u32 = 0xb;
pub const GC_USB_DIEPTXF12_INEPNTXFSTADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTXF12_INEPNTXFSTADDR_OFFSET: u32 = 0x130;
pub const GC_USB_DIEPTXF12_INEPNTXFDEP_LSB: u32 = 0x10;
pub const GC_USB_DIEPTXF12_INEPNTXFDEP_MASK: u32 = 0x3f0000;
pub const GC_USB_DIEPTXF12_INEPNTXFDEP_SIZE: u32 = 0x6;
pub const GC_USB_DIEPTXF12_INEPNTXFDEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTXF12_INEPNTXFDEP_OFFSET: u32 = 0x130;
pub const GC_USB_DIEPTXF13_INEPNTXFSTADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPTXF13_INEPNTXFSTADDR_MASK: u32 = 0x7ff;
pub const GC_USB_DIEPTXF13_INEPNTXFSTADDR_SIZE: u32 = 0xb;
pub const GC_USB_DIEPTXF13_INEPNTXFSTADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTXF13_INEPNTXFSTADDR_OFFSET: u32 = 0x134;
pub const GC_USB_DIEPTXF13_INEPNTXFDEP_LSB: u32 = 0x10;
pub const GC_USB_DIEPTXF13_INEPNTXFDEP_MASK: u32 = 0x3f0000;
pub const GC_USB_DIEPTXF13_INEPNTXFDEP_SIZE: u32 = 0x6;
pub const GC_USB_DIEPTXF13_INEPNTXFDEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTXF13_INEPNTXFDEP_OFFSET: u32 = 0x134;
pub const GC_USB_DIEPTXF14_INEPNTXFSTADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPTXF14_INEPNTXFSTADDR_MASK: u32 = 0x7ff;
pub const GC_USB_DIEPTXF14_INEPNTXFSTADDR_SIZE: u32 = 0xb;
pub const GC_USB_DIEPTXF14_INEPNTXFSTADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTXF14_INEPNTXFSTADDR_OFFSET: u32 = 0x138;
pub const GC_USB_DIEPTXF14_INEPNTXFDEP_LSB: u32 = 0x10;
pub const GC_USB_DIEPTXF14_INEPNTXFDEP_MASK: u32 = 0x3f0000;
pub const GC_USB_DIEPTXF14_INEPNTXFDEP_SIZE: u32 = 0x6;
pub const GC_USB_DIEPTXF14_INEPNTXFDEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTXF14_INEPNTXFDEP_OFFSET: u32 = 0x138;
pub const GC_USB_DIEPTXF15_INEPNTXFSTADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPTXF15_INEPNTXFSTADDR_MASK: u32 = 0x7ff;
pub const GC_USB_DIEPTXF15_INEPNTXFSTADDR_SIZE: u32 = 0xb;
pub const GC_USB_DIEPTXF15_INEPNTXFSTADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTXF15_INEPNTXFSTADDR_OFFSET: u32 = 0x13c;
pub const GC_USB_DIEPTXF15_INEPNTXFDEP_LSB: u32 = 0x10;
pub const GC_USB_DIEPTXF15_INEPNTXFDEP_MASK: u32 = 0x3f0000;
pub const GC_USB_DIEPTXF15_INEPNTXFDEP_SIZE: u32 = 0x6;
pub const GC_USB_DIEPTXF15_INEPNTXFDEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTXF15_INEPNTXFDEP_OFFSET: u32 = 0x13c;
pub const GC_USB_DCFG_DEVSPD_LSB: u32 = 0x0;
pub const GC_USB_DCFG_DEVSPD_MASK: u32 = 0x3;
pub const GC_USB_DCFG_DEVSPD_SIZE: u32 = 0x2;
pub const GC_USB_DCFG_DEVSPD_DEFAULT: u32 = 0x0;
pub const GC_USB_DCFG_DEVSPD_OFFSET: u32 = 0x800;
pub const GC_USB_DCFG_NZSTSOUTHSHK_LSB: u32 = 0x2;
pub const GC_USB_DCFG_NZSTSOUTHSHK_MASK: u32 = 0x4;
pub const GC_USB_DCFG_NZSTSOUTHSHK_SIZE: u32 = 0x1;
pub const GC_USB_DCFG_NZSTSOUTHSHK_DEFAULT: u32 = 0x0;
pub const GC_USB_DCFG_NZSTSOUTHSHK_OFFSET: u32 = 0x800;
pub const GC_USB_DCFG_ENA32KHZSUSP_LSB: u32 = 0x3;
pub const GC_USB_DCFG_ENA32KHZSUSP_MASK: u32 = 0x8;
pub const GC_USB_DCFG_ENA32KHZSUSP_SIZE: u32 = 0x1;
pub const GC_USB_DCFG_ENA32KHZSUSP_DEFAULT: u32 = 0x0;
pub const GC_USB_DCFG_ENA32KHZSUSP_OFFSET: u32 = 0x800;
pub const GC_USB_DCFG_DEVADDR_LSB: u32 = 0x4;
pub const GC_USB_DCFG_DEVADDR_MASK: u32 = 0x7f0;
pub const GC_USB_DCFG_DEVADDR_SIZE: u32 = 0x7;
pub const GC_USB_DCFG_DEVADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DCFG_DEVADDR_OFFSET: u32 = 0x800;
pub const GC_USB_DCFG_PERFRINT_LSB: u32 = 0xb;
pub const GC_USB_DCFG_PERFRINT_MASK: u32 = 0x1800;
pub const GC_USB_DCFG_PERFRINT_SIZE: u32 = 0x2;
pub const GC_USB_DCFG_PERFRINT_DEFAULT: u32 = 0x0;
pub const GC_USB_DCFG_PERFRINT_OFFSET: u32 = 0x800;
pub const GC_USB_DCFG_ENDEVOUTNAK_LSB: u32 = 0xd;
pub const GC_USB_DCFG_ENDEVOUTNAK_MASK: u32 = 0x2000;
pub const GC_USB_DCFG_ENDEVOUTNAK_SIZE: u32 = 0x1;
pub const GC_USB_DCFG_ENDEVOUTNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DCFG_ENDEVOUTNAK_OFFSET: u32 = 0x800;
pub const GC_USB_DCFG_XCVRDLY_LSB: u32 = 0xe;
pub const GC_USB_DCFG_XCVRDLY_MASK: u32 = 0x4000;
pub const GC_USB_DCFG_XCVRDLY_SIZE: u32 = 0x1;
pub const GC_USB_DCFG_XCVRDLY_DEFAULT: u32 = 0x0;
pub const GC_USB_DCFG_XCVRDLY_OFFSET: u32 = 0x800;
pub const GC_USB_DCFG_ERRATICINTMSK_LSB: u32 = 0xf;
pub const GC_USB_DCFG_ERRATICINTMSK_MASK: u32 = 0x8000;
pub const GC_USB_DCFG_ERRATICINTMSK_SIZE: u32 = 0x1;
pub const GC_USB_DCFG_ERRATICINTMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_DCFG_ERRATICINTMSK_OFFSET: u32 = 0x800;
pub const GC_USB_DCFG_DESCDMA_LSB: u32 = 0x17;
pub const GC_USB_DCFG_DESCDMA_MASK: u32 = 0x800000;
pub const GC_USB_DCFG_DESCDMA_SIZE: u32 = 0x1;
pub const GC_USB_DCFG_DESCDMA_DEFAULT: u32 = 0x0;
pub const GC_USB_DCFG_DESCDMA_OFFSET: u32 = 0x800;
pub const GC_USB_DCFG_PERSCHINTVL_LSB: u32 = 0x18;
pub const GC_USB_DCFG_PERSCHINTVL_MASK: u32 = 0x3000000;
pub const GC_USB_DCFG_PERSCHINTVL_SIZE: u32 = 0x2;
pub const GC_USB_DCFG_PERSCHINTVL_DEFAULT: u32 = 0x0;
pub const GC_USB_DCFG_PERSCHINTVL_OFFSET: u32 = 0x800;
pub const GC_USB_DCFG_RESVALID_LSB: u32 = 0x1a;
pub const GC_USB_DCFG_RESVALID_MASK: u32 = 0xfc000000;
pub const GC_USB_DCFG_RESVALID_SIZE: u32 = 0x6;
pub const GC_USB_DCFG_RESVALID_DEFAULT: u32 = 0x2;
pub const GC_USB_DCFG_RESVALID_OFFSET: u32 = 0x800;
pub const GC_USB_DCTL_RMTWKUPSIG_LSB: u32 = 0x0;
pub const GC_USB_DCTL_RMTWKUPSIG_MASK: u32 = 0x1;
pub const GC_USB_DCTL_RMTWKUPSIG_SIZE: u32 = 0x1;
pub const GC_USB_DCTL_RMTWKUPSIG_DEFAULT: u32 = 0x0;
pub const GC_USB_DCTL_RMTWKUPSIG_OFFSET: u32 = 0x804;
pub const GC_USB_DCTL_SFTDISCON_LSB: u32 = 0x1;
pub const GC_USB_DCTL_SFTDISCON_MASK: u32 = 0x2;
pub const GC_USB_DCTL_SFTDISCON_SIZE: u32 = 0x1;
pub const GC_USB_DCTL_SFTDISCON_DEFAULT: u32 = 0x0;
pub const GC_USB_DCTL_SFTDISCON_OFFSET: u32 = 0x804;
pub const GC_USB_DCTL_GNPINNAKSTS_LSB: u32 = 0x2;
pub const GC_USB_DCTL_GNPINNAKSTS_MASK: u32 = 0x4;
pub const GC_USB_DCTL_GNPINNAKSTS_SIZE: u32 = 0x1;
pub const GC_USB_DCTL_GNPINNAKSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DCTL_GNPINNAKSTS_OFFSET: u32 = 0x804;
pub const GC_USB_DCTL_GOUTNAKSTS_LSB: u32 = 0x3;
pub const GC_USB_DCTL_GOUTNAKSTS_MASK: u32 = 0x8;
pub const GC_USB_DCTL_GOUTNAKSTS_SIZE: u32 = 0x1;
pub const GC_USB_DCTL_GOUTNAKSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DCTL_GOUTNAKSTS_OFFSET: u32 = 0x804;
pub const GC_USB_DCTL_TSTCTL_LSB: u32 = 0x4;
pub const GC_USB_DCTL_TSTCTL_MASK: u32 = 0x70;
pub const GC_USB_DCTL_TSTCTL_SIZE: u32 = 0x3;
pub const GC_USB_DCTL_TSTCTL_DEFAULT: u32 = 0x0;
pub const GC_USB_DCTL_TSTCTL_OFFSET: u32 = 0x804;
pub const GC_USB_DCTL_SGNPINNAK_LSB: u32 = 0x7;
pub const GC_USB_DCTL_SGNPINNAK_MASK: u32 = 0x80;
pub const GC_USB_DCTL_SGNPINNAK_SIZE: u32 = 0x1;
pub const GC_USB_DCTL_SGNPINNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DCTL_SGNPINNAK_OFFSET: u32 = 0x804;
pub const GC_USB_DCTL_CGNPINNAK_LSB: u32 = 0x8;
pub const GC_USB_DCTL_CGNPINNAK_MASK: u32 = 0x100;
pub const GC_USB_DCTL_CGNPINNAK_SIZE: u32 = 0x1;
pub const GC_USB_DCTL_CGNPINNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DCTL_CGNPINNAK_OFFSET: u32 = 0x804;
pub const GC_USB_DCTL_SGOUTNAK_LSB: u32 = 0x9;
pub const GC_USB_DCTL_SGOUTNAK_MASK: u32 = 0x200;
pub const GC_USB_DCTL_SGOUTNAK_SIZE: u32 = 0x1;
pub const GC_USB_DCTL_SGOUTNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DCTL_SGOUTNAK_OFFSET: u32 = 0x804;
pub const GC_USB_DCTL_CGOUTNAK_LSB: u32 = 0xa;
pub const GC_USB_DCTL_CGOUTNAK_MASK: u32 = 0x400;
pub const GC_USB_DCTL_CGOUTNAK_SIZE: u32 = 0x1;
pub const GC_USB_DCTL_CGOUTNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DCTL_CGOUTNAK_OFFSET: u32 = 0x804;
pub const GC_USB_DCTL_PWRONPRGDONE_LSB: u32 = 0xb;
pub const GC_USB_DCTL_PWRONPRGDONE_MASK: u32 = 0x800;
pub const GC_USB_DCTL_PWRONPRGDONE_SIZE: u32 = 0x1;
pub const GC_USB_DCTL_PWRONPRGDONE_DEFAULT: u32 = 0x0;
pub const GC_USB_DCTL_PWRONPRGDONE_OFFSET: u32 = 0x804;
pub const GC_USB_DCTL_GMC_LSB: u32 = 0xd;
pub const GC_USB_DCTL_GMC_MASK: u32 = 0x6000;
pub const GC_USB_DCTL_GMC_SIZE: u32 = 0x2;
pub const GC_USB_DCTL_GMC_DEFAULT: u32 = 0x0;
pub const GC_USB_DCTL_GMC_OFFSET: u32 = 0x804;
pub const GC_USB_DCTL_IGNRFRMNUM_LSB: u32 = 0xf;
pub const GC_USB_DCTL_IGNRFRMNUM_MASK: u32 = 0x8000;
pub const GC_USB_DCTL_IGNRFRMNUM_SIZE: u32 = 0x1;
pub const GC_USB_DCTL_IGNRFRMNUM_DEFAULT: u32 = 0x0;
pub const GC_USB_DCTL_IGNRFRMNUM_OFFSET: u32 = 0x804;
pub const GC_USB_DCTL_NAKONBBLE_LSB: u32 = 0x10;
pub const GC_USB_DCTL_NAKONBBLE_MASK: u32 = 0x10000;
pub const GC_USB_DCTL_NAKONBBLE_SIZE: u32 = 0x1;
pub const GC_USB_DCTL_NAKONBBLE_DEFAULT: u32 = 0x0;
pub const GC_USB_DCTL_NAKONBBLE_OFFSET: u32 = 0x804;
pub const GC_USB_DCTL_ENCONTONBNA_LSB: u32 = 0x11;
pub const GC_USB_DCTL_ENCONTONBNA_MASK: u32 = 0x20000;
pub const GC_USB_DCTL_ENCONTONBNA_SIZE: u32 = 0x1;
pub const GC_USB_DCTL_ENCONTONBNA_DEFAULT: u32 = 0x0;
pub const GC_USB_DCTL_ENCONTONBNA_OFFSET: u32 = 0x804;
pub const GC_USB_DSTS_SUSPSTS_LSB: u32 = 0x0;
pub const GC_USB_DSTS_SUSPSTS_MASK: u32 = 0x1;
pub const GC_USB_DSTS_SUSPSTS_SIZE: u32 = 0x1;
pub const GC_USB_DSTS_SUSPSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DSTS_SUSPSTS_OFFSET: u32 = 0x808;
pub const GC_USB_DSTS_ENUMSPD_LSB: u32 = 0x1;
pub const GC_USB_DSTS_ENUMSPD_MASK: u32 = 0x6;
pub const GC_USB_DSTS_ENUMSPD_SIZE: u32 = 0x2;
pub const GC_USB_DSTS_ENUMSPD_DEFAULT: u32 = 0x0;
pub const GC_USB_DSTS_ENUMSPD_OFFSET: u32 = 0x808;
pub const GC_USB_DSTS_ERRTICERR_LSB: u32 = 0x3;
pub const GC_USB_DSTS_ERRTICERR_MASK: u32 = 0x8;
pub const GC_USB_DSTS_ERRTICERR_SIZE: u32 = 0x1;
pub const GC_USB_DSTS_ERRTICERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DSTS_ERRTICERR_OFFSET: u32 = 0x808;
pub const GC_USB_DSTS_SOFFN_LSB: u32 = 0x8;
pub const GC_USB_DSTS_SOFFN_MASK: u32 = 0x3fff00;
pub const GC_USB_DSTS_SOFFN_SIZE: u32 = 0xe;
pub const GC_USB_DSTS_SOFFN_DEFAULT: u32 = 0x0;
pub const GC_USB_DSTS_SOFFN_OFFSET: u32 = 0x808;
pub const GC_USB_DSTS_DEVLNSTS_LSB: u32 = 0x16;
pub const GC_USB_DSTS_DEVLNSTS_MASK: u32 = 0xc00000;
pub const GC_USB_DSTS_DEVLNSTS_SIZE: u32 = 0x2;
pub const GC_USB_DSTS_DEVLNSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DSTS_DEVLNSTS_OFFSET: u32 = 0x808;
pub const GC_USB_DIEPMSK_XFERCOMPLMSK_LSB: u32 = 0x0;
pub const GC_USB_DIEPMSK_XFERCOMPLMSK_MASK: u32 = 0x1;
pub const GC_USB_DIEPMSK_XFERCOMPLMSK_SIZE: u32 = 0x1;
pub const GC_USB_DIEPMSK_XFERCOMPLMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPMSK_XFERCOMPLMSK_OFFSET: u32 = 0x810;
pub const GC_USB_DIEPMSK_EPDISBLDMSK_LSB: u32 = 0x1;
pub const GC_USB_DIEPMSK_EPDISBLDMSK_MASK: u32 = 0x2;
pub const GC_USB_DIEPMSK_EPDISBLDMSK_SIZE: u32 = 0x1;
pub const GC_USB_DIEPMSK_EPDISBLDMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPMSK_EPDISBLDMSK_OFFSET: u32 = 0x810;
pub const GC_USB_DIEPMSK_AHBERRMSK_LSB: u32 = 0x2;
pub const GC_USB_DIEPMSK_AHBERRMSK_MASK: u32 = 0x4;
pub const GC_USB_DIEPMSK_AHBERRMSK_SIZE: u32 = 0x1;
pub const GC_USB_DIEPMSK_AHBERRMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPMSK_AHBERRMSK_OFFSET: u32 = 0x810;
pub const GC_USB_DIEPMSK_TIMEOUTMSK_LSB: u32 = 0x3;
pub const GC_USB_DIEPMSK_TIMEOUTMSK_MASK: u32 = 0x8;
pub const GC_USB_DIEPMSK_TIMEOUTMSK_SIZE: u32 = 0x1;
pub const GC_USB_DIEPMSK_TIMEOUTMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPMSK_TIMEOUTMSK_OFFSET: u32 = 0x810;
pub const GC_USB_DIEPMSK_INTKNTXFEMPMSK_LSB: u32 = 0x4;
pub const GC_USB_DIEPMSK_INTKNTXFEMPMSK_MASK: u32 = 0x10;
pub const GC_USB_DIEPMSK_INTKNTXFEMPMSK_SIZE: u32 = 0x1;
pub const GC_USB_DIEPMSK_INTKNTXFEMPMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPMSK_INTKNTXFEMPMSK_OFFSET: u32 = 0x810;
pub const GC_USB_DIEPMSK_INTKNEPMISMSK_LSB: u32 = 0x5;
pub const GC_USB_DIEPMSK_INTKNEPMISMSK_MASK: u32 = 0x20;
pub const GC_USB_DIEPMSK_INTKNEPMISMSK_SIZE: u32 = 0x1;
pub const GC_USB_DIEPMSK_INTKNEPMISMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPMSK_INTKNEPMISMSK_OFFSET: u32 = 0x810;
pub const GC_USB_DIEPMSK_INEPNAKEFFMSK_LSB: u32 = 0x6;
pub const GC_USB_DIEPMSK_INEPNAKEFFMSK_MASK: u32 = 0x40;
pub const GC_USB_DIEPMSK_INEPNAKEFFMSK_SIZE: u32 = 0x1;
pub const GC_USB_DIEPMSK_INEPNAKEFFMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPMSK_INEPNAKEFFMSK_OFFSET: u32 = 0x810;
pub const GC_USB_DIEPMSK_TXFIFOUNDRNMSK_LSB: u32 = 0x8;
pub const GC_USB_DIEPMSK_TXFIFOUNDRNMSK_MASK: u32 = 0x100;
pub const GC_USB_DIEPMSK_TXFIFOUNDRNMSK_SIZE: u32 = 0x1;
pub const GC_USB_DIEPMSK_TXFIFOUNDRNMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPMSK_TXFIFOUNDRNMSK_OFFSET: u32 = 0x810;
pub const GC_USB_DIEPMSK_BNAININTRMSK_LSB: u32 = 0x9;
pub const GC_USB_DIEPMSK_BNAININTRMSK_MASK: u32 = 0x200;
pub const GC_USB_DIEPMSK_BNAININTRMSK_SIZE: u32 = 0x1;
pub const GC_USB_DIEPMSK_BNAININTRMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPMSK_BNAININTRMSK_OFFSET: u32 = 0x810;
pub const GC_USB_DIEPMSK_NAKMSK_LSB: u32 = 0xd;
pub const GC_USB_DIEPMSK_NAKMSK_MASK: u32 = 0x2000;
pub const GC_USB_DIEPMSK_NAKMSK_SIZE: u32 = 0x1;
pub const GC_USB_DIEPMSK_NAKMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPMSK_NAKMSK_OFFSET: u32 = 0x810;
pub const GC_USB_DOEPMSK_XFERCOMPLMSK_LSB: u32 = 0x0;
pub const GC_USB_DOEPMSK_XFERCOMPLMSK_MASK: u32 = 0x1;
pub const GC_USB_DOEPMSK_XFERCOMPLMSK_SIZE: u32 = 0x1;
pub const GC_USB_DOEPMSK_XFERCOMPLMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPMSK_XFERCOMPLMSK_OFFSET: u32 = 0x814;
pub const GC_USB_DOEPMSK_EPDISBLDMSK_LSB: u32 = 0x1;
pub const GC_USB_DOEPMSK_EPDISBLDMSK_MASK: u32 = 0x2;
pub const GC_USB_DOEPMSK_EPDISBLDMSK_SIZE: u32 = 0x1;
pub const GC_USB_DOEPMSK_EPDISBLDMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPMSK_EPDISBLDMSK_OFFSET: u32 = 0x814;
pub const GC_USB_DOEPMSK_AHBERRMSK_LSB: u32 = 0x2;
pub const GC_USB_DOEPMSK_AHBERRMSK_MASK: u32 = 0x4;
pub const GC_USB_DOEPMSK_AHBERRMSK_SIZE: u32 = 0x1;
pub const GC_USB_DOEPMSK_AHBERRMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPMSK_AHBERRMSK_OFFSET: u32 = 0x814;
pub const GC_USB_DOEPMSK_SETUPMSK_LSB: u32 = 0x3;
pub const GC_USB_DOEPMSK_SETUPMSK_MASK: u32 = 0x8;
pub const GC_USB_DOEPMSK_SETUPMSK_SIZE: u32 = 0x1;
pub const GC_USB_DOEPMSK_SETUPMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPMSK_SETUPMSK_OFFSET: u32 = 0x814;
pub const GC_USB_DOEPMSK_OUTTKNEPDISMSK_LSB: u32 = 0x4;
pub const GC_USB_DOEPMSK_OUTTKNEPDISMSK_MASK: u32 = 0x10;
pub const GC_USB_DOEPMSK_OUTTKNEPDISMSK_SIZE: u32 = 0x1;
pub const GC_USB_DOEPMSK_OUTTKNEPDISMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPMSK_OUTTKNEPDISMSK_OFFSET: u32 = 0x814;
pub const GC_USB_DOEPMSK_STSPHSERCVDMSK_LSB: u32 = 0x5;
pub const GC_USB_DOEPMSK_STSPHSERCVDMSK_MASK: u32 = 0x20;
pub const GC_USB_DOEPMSK_STSPHSERCVDMSK_SIZE: u32 = 0x1;
pub const GC_USB_DOEPMSK_STSPHSERCVDMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPMSK_STSPHSERCVDMSK_OFFSET: u32 = 0x814;
pub const GC_USB_DOEPMSK_BACK2BACKSETUP_LSB: u32 = 0x6;
pub const GC_USB_DOEPMSK_BACK2BACKSETUP_MASK: u32 = 0x40;
pub const GC_USB_DOEPMSK_BACK2BACKSETUP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPMSK_BACK2BACKSETUP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPMSK_BACK2BACKSETUP_OFFSET: u32 = 0x814;
pub const GC_USB_DOEPMSK_OUTPKTERRMSK_LSB: u32 = 0x8;
pub const GC_USB_DOEPMSK_OUTPKTERRMSK_MASK: u32 = 0x100;
pub const GC_USB_DOEPMSK_OUTPKTERRMSK_SIZE: u32 = 0x1;
pub const GC_USB_DOEPMSK_OUTPKTERRMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPMSK_OUTPKTERRMSK_OFFSET: u32 = 0x814;
pub const GC_USB_DOEPMSK_BNAOUTINTRMSK_LSB: u32 = 0x9;
pub const GC_USB_DOEPMSK_BNAOUTINTRMSK_MASK: u32 = 0x200;
pub const GC_USB_DOEPMSK_BNAOUTINTRMSK_SIZE: u32 = 0x1;
pub const GC_USB_DOEPMSK_BNAOUTINTRMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPMSK_BNAOUTINTRMSK_OFFSET: u32 = 0x814;
pub const GC_USB_DOEPMSK_BBLEERRMSK_LSB: u32 = 0xc;
pub const GC_USB_DOEPMSK_BBLEERRMSK_MASK: u32 = 0x1000;
pub const GC_USB_DOEPMSK_BBLEERRMSK_SIZE: u32 = 0x1;
pub const GC_USB_DOEPMSK_BBLEERRMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPMSK_BBLEERRMSK_OFFSET: u32 = 0x814;
pub const GC_USB_DOEPMSK_NAKMSK_LSB: u32 = 0xd;
pub const GC_USB_DOEPMSK_NAKMSK_MASK: u32 = 0x2000;
pub const GC_USB_DOEPMSK_NAKMSK_SIZE: u32 = 0x1;
pub const GC_USB_DOEPMSK_NAKMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPMSK_NAKMSK_OFFSET: u32 = 0x814;
pub const GC_USB_DOEPMSK_NYETMSK_LSB: u32 = 0xe;
pub const GC_USB_DOEPMSK_NYETMSK_MASK: u32 = 0x4000;
pub const GC_USB_DOEPMSK_NYETMSK_SIZE: u32 = 0x1;
pub const GC_USB_DOEPMSK_NYETMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPMSK_NYETMSK_OFFSET: u32 = 0x814;
pub const GC_USB_DAINT_INEPINT0_LSB: u32 = 0x0;
pub const GC_USB_DAINT_INEPINT0_MASK: u32 = 0x1;
pub const GC_USB_DAINT_INEPINT0_SIZE: u32 = 0x1;
pub const GC_USB_DAINT_INEPINT0_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINT_INEPINT0_OFFSET: u32 = 0x818;
pub const GC_USB_DAINT_INEPINT1_LSB: u32 = 0x1;
pub const GC_USB_DAINT_INEPINT1_MASK: u32 = 0x2;
pub const GC_USB_DAINT_INEPINT1_SIZE: u32 = 0x1;
pub const GC_USB_DAINT_INEPINT1_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINT_INEPINT1_OFFSET: u32 = 0x818;
pub const GC_USB_DAINT_INEPINT2_LSB: u32 = 0x2;
pub const GC_USB_DAINT_INEPINT2_MASK: u32 = 0x4;
pub const GC_USB_DAINT_INEPINT2_SIZE: u32 = 0x1;
pub const GC_USB_DAINT_INEPINT2_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINT_INEPINT2_OFFSET: u32 = 0x818;
pub const GC_USB_DAINT_INEPINT3_LSB: u32 = 0x3;
pub const GC_USB_DAINT_INEPINT3_MASK: u32 = 0x8;
pub const GC_USB_DAINT_INEPINT3_SIZE: u32 = 0x1;
pub const GC_USB_DAINT_INEPINT3_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINT_INEPINT3_OFFSET: u32 = 0x818;
pub const GC_USB_DAINT_INEPINT4_LSB: u32 = 0x4;
pub const GC_USB_DAINT_INEPINT4_MASK: u32 = 0x10;
pub const GC_USB_DAINT_INEPINT4_SIZE: u32 = 0x1;
pub const GC_USB_DAINT_INEPINT4_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINT_INEPINT4_OFFSET: u32 = 0x818;
pub const GC_USB_DAINT_INEPINT5_LSB: u32 = 0x5;
pub const GC_USB_DAINT_INEPINT5_MASK: u32 = 0x20;
pub const GC_USB_DAINT_INEPINT5_SIZE: u32 = 0x1;
pub const GC_USB_DAINT_INEPINT5_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINT_INEPINT5_OFFSET: u32 = 0x818;
pub const GC_USB_DAINT_INEPINT6_LSB: u32 = 0x6;
pub const GC_USB_DAINT_INEPINT6_MASK: u32 = 0x40;
pub const GC_USB_DAINT_INEPINT6_SIZE: u32 = 0x1;
pub const GC_USB_DAINT_INEPINT6_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINT_INEPINT6_OFFSET: u32 = 0x818;
pub const GC_USB_DAINT_INEPINT7_LSB: u32 = 0x7;
pub const GC_USB_DAINT_INEPINT7_MASK: u32 = 0x80;
pub const GC_USB_DAINT_INEPINT7_SIZE: u32 = 0x1;
pub const GC_USB_DAINT_INEPINT7_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINT_INEPINT7_OFFSET: u32 = 0x818;
pub const GC_USB_DAINT_INEPINT8_LSB: u32 = 0x8;
pub const GC_USB_DAINT_INEPINT8_MASK: u32 = 0x100;
pub const GC_USB_DAINT_INEPINT8_SIZE: u32 = 0x1;
pub const GC_USB_DAINT_INEPINT8_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINT_INEPINT8_OFFSET: u32 = 0x818;
pub const GC_USB_DAINT_INEPINT9_LSB: u32 = 0x9;
pub const GC_USB_DAINT_INEPINT9_MASK: u32 = 0x200;
pub const GC_USB_DAINT_INEPINT9_SIZE: u32 = 0x1;
pub const GC_USB_DAINT_INEPINT9_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINT_INEPINT9_OFFSET: u32 = 0x818;
pub const GC_USB_DAINT_INEPINT10_LSB: u32 = 0xa;
pub const GC_USB_DAINT_INEPINT10_MASK: u32 = 0x400;
pub const GC_USB_DAINT_INEPINT10_SIZE: u32 = 0x1;
pub const GC_USB_DAINT_INEPINT10_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINT_INEPINT10_OFFSET: u32 = 0x818;
pub const GC_USB_DAINT_INEPINT11_LSB: u32 = 0xb;
pub const GC_USB_DAINT_INEPINT11_MASK: u32 = 0x800;
pub const GC_USB_DAINT_INEPINT11_SIZE: u32 = 0x1;
pub const GC_USB_DAINT_INEPINT11_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINT_INEPINT11_OFFSET: u32 = 0x818;
pub const GC_USB_DAINT_INEPINT12_LSB: u32 = 0xc;
pub const GC_USB_DAINT_INEPINT12_MASK: u32 = 0x1000;
pub const GC_USB_DAINT_INEPINT12_SIZE: u32 = 0x1;
pub const GC_USB_DAINT_INEPINT12_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINT_INEPINT12_OFFSET: u32 = 0x818;
pub const GC_USB_DAINT_INEPINT13_LSB: u32 = 0xd;
pub const GC_USB_DAINT_INEPINT13_MASK: u32 = 0x2000;
pub const GC_USB_DAINT_INEPINT13_SIZE: u32 = 0x1;
pub const GC_USB_DAINT_INEPINT13_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINT_INEPINT13_OFFSET: u32 = 0x818;
pub const GC_USB_DAINT_INEPINT14_LSB: u32 = 0xe;
pub const GC_USB_DAINT_INEPINT14_MASK: u32 = 0x4000;
pub const GC_USB_DAINT_INEPINT14_SIZE: u32 = 0x1;
pub const GC_USB_DAINT_INEPINT14_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINT_INEPINT14_OFFSET: u32 = 0x818;
pub const GC_USB_DAINT_INEPINT15_LSB: u32 = 0xf;
pub const GC_USB_DAINT_INEPINT15_MASK: u32 = 0x8000;
pub const GC_USB_DAINT_INEPINT15_SIZE: u32 = 0x1;
pub const GC_USB_DAINT_INEPINT15_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINT_INEPINT15_OFFSET: u32 = 0x818;
pub const GC_USB_DAINT_OUTEPINT0_LSB: u32 = 0x10;
pub const GC_USB_DAINT_OUTEPINT0_MASK: u32 = 0x10000;
pub const GC_USB_DAINT_OUTEPINT0_SIZE: u32 = 0x1;
pub const GC_USB_DAINT_OUTEPINT0_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINT_OUTEPINT0_OFFSET: u32 = 0x818;
pub const GC_USB_DAINT_OUTEPINT1_LSB: u32 = 0x11;
pub const GC_USB_DAINT_OUTEPINT1_MASK: u32 = 0x20000;
pub const GC_USB_DAINT_OUTEPINT1_SIZE: u32 = 0x1;
pub const GC_USB_DAINT_OUTEPINT1_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINT_OUTEPINT1_OFFSET: u32 = 0x818;
pub const GC_USB_DAINT_OUTEPINT2_LSB: u32 = 0x12;
pub const GC_USB_DAINT_OUTEPINT2_MASK: u32 = 0x40000;
pub const GC_USB_DAINT_OUTEPINT2_SIZE: u32 = 0x1;
pub const GC_USB_DAINT_OUTEPINT2_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINT_OUTEPINT2_OFFSET: u32 = 0x818;
pub const GC_USB_DAINT_OUTEPINT3_LSB: u32 = 0x13;
pub const GC_USB_DAINT_OUTEPINT3_MASK: u32 = 0x80000;
pub const GC_USB_DAINT_OUTEPINT3_SIZE: u32 = 0x1;
pub const GC_USB_DAINT_OUTEPINT3_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINT_OUTEPINT3_OFFSET: u32 = 0x818;
pub const GC_USB_DAINT_OUTEPINT4_LSB: u32 = 0x14;
pub const GC_USB_DAINT_OUTEPINT4_MASK: u32 = 0x100000;
pub const GC_USB_DAINT_OUTEPINT4_SIZE: u32 = 0x1;
pub const GC_USB_DAINT_OUTEPINT4_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINT_OUTEPINT4_OFFSET: u32 = 0x818;
pub const GC_USB_DAINT_OUTEPINT5_LSB: u32 = 0x15;
pub const GC_USB_DAINT_OUTEPINT5_MASK: u32 = 0x200000;
pub const GC_USB_DAINT_OUTEPINT5_SIZE: u32 = 0x1;
pub const GC_USB_DAINT_OUTEPINT5_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINT_OUTEPINT5_OFFSET: u32 = 0x818;
pub const GC_USB_DAINT_OUTEPINT6_LSB: u32 = 0x16;
pub const GC_USB_DAINT_OUTEPINT6_MASK: u32 = 0x400000;
pub const GC_USB_DAINT_OUTEPINT6_SIZE: u32 = 0x1;
pub const GC_USB_DAINT_OUTEPINT6_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINT_OUTEPINT6_OFFSET: u32 = 0x818;
pub const GC_USB_DAINT_OUTEPINT7_LSB: u32 = 0x17;
pub const GC_USB_DAINT_OUTEPINT7_MASK: u32 = 0x800000;
pub const GC_USB_DAINT_OUTEPINT7_SIZE: u32 = 0x1;
pub const GC_USB_DAINT_OUTEPINT7_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINT_OUTEPINT7_OFFSET: u32 = 0x818;
pub const GC_USB_DAINT_OUTEPINT8_LSB: u32 = 0x18;
pub const GC_USB_DAINT_OUTEPINT8_MASK: u32 = 0x1000000;
pub const GC_USB_DAINT_OUTEPINT8_SIZE: u32 = 0x1;
pub const GC_USB_DAINT_OUTEPINT8_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINT_OUTEPINT8_OFFSET: u32 = 0x818;
pub const GC_USB_DAINT_OUTEPINT9_LSB: u32 = 0x19;
pub const GC_USB_DAINT_OUTEPINT9_MASK: u32 = 0x2000000;
pub const GC_USB_DAINT_OUTEPINT9_SIZE: u32 = 0x1;
pub const GC_USB_DAINT_OUTEPINT9_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINT_OUTEPINT9_OFFSET: u32 = 0x818;
pub const GC_USB_DAINT_OUTEPINT10_LSB: u32 = 0x1a;
pub const GC_USB_DAINT_OUTEPINT10_MASK: u32 = 0x4000000;
pub const GC_USB_DAINT_OUTEPINT10_SIZE: u32 = 0x1;
pub const GC_USB_DAINT_OUTEPINT10_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINT_OUTEPINT10_OFFSET: u32 = 0x818;
pub const GC_USB_DAINT_OUTEPINT11_LSB: u32 = 0x1b;
pub const GC_USB_DAINT_OUTEPINT11_MASK: u32 = 0x8000000;
pub const GC_USB_DAINT_OUTEPINT11_SIZE: u32 = 0x1;
pub const GC_USB_DAINT_OUTEPINT11_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINT_OUTEPINT11_OFFSET: u32 = 0x818;
pub const GC_USB_DAINT_OUTEPINT12_LSB: u32 = 0x1c;
pub const GC_USB_DAINT_OUTEPINT12_MASK: u32 = 0x10000000;
pub const GC_USB_DAINT_OUTEPINT12_SIZE: u32 = 0x1;
pub const GC_USB_DAINT_OUTEPINT12_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINT_OUTEPINT12_OFFSET: u32 = 0x818;
pub const GC_USB_DAINT_OUTEPINT13_LSB: u32 = 0x1d;
pub const GC_USB_DAINT_OUTEPINT13_MASK: u32 = 0x20000000;
pub const GC_USB_DAINT_OUTEPINT13_SIZE: u32 = 0x1;
pub const GC_USB_DAINT_OUTEPINT13_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINT_OUTEPINT13_OFFSET: u32 = 0x818;
pub const GC_USB_DAINT_OUTEPINT14_LSB: u32 = 0x1e;
pub const GC_USB_DAINT_OUTEPINT14_MASK: u32 = 0x40000000;
pub const GC_USB_DAINT_OUTEPINT14_SIZE: u32 = 0x1;
pub const GC_USB_DAINT_OUTEPINT14_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINT_OUTEPINT14_OFFSET: u32 = 0x818;
pub const GC_USB_DAINT_OUTEPINT15_LSB: u32 = 0x1f;
pub const GC_USB_DAINT_OUTEPINT15_MASK: u32 = 0x80000000;
pub const GC_USB_DAINT_OUTEPINT15_SIZE: u32 = 0x1;
pub const GC_USB_DAINT_OUTEPINT15_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINT_OUTEPINT15_OFFSET: u32 = 0x818;
pub const GC_USB_DAINTMSK_INEPMSK0_LSB: u32 = 0x0;
pub const GC_USB_DAINTMSK_INEPMSK0_MASK: u32 = 0x1;
pub const GC_USB_DAINTMSK_INEPMSK0_SIZE: u32 = 0x1;
pub const GC_USB_DAINTMSK_INEPMSK0_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINTMSK_INEPMSK0_OFFSET: u32 = 0x81c;
pub const GC_USB_DAINTMSK_INEPMSK1_LSB: u32 = 0x1;
pub const GC_USB_DAINTMSK_INEPMSK1_MASK: u32 = 0x2;
pub const GC_USB_DAINTMSK_INEPMSK1_SIZE: u32 = 0x1;
pub const GC_USB_DAINTMSK_INEPMSK1_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINTMSK_INEPMSK1_OFFSET: u32 = 0x81c;
pub const GC_USB_DAINTMSK_INEPMSK2_LSB: u32 = 0x2;
pub const GC_USB_DAINTMSK_INEPMSK2_MASK: u32 = 0x4;
pub const GC_USB_DAINTMSK_INEPMSK2_SIZE: u32 = 0x1;
pub const GC_USB_DAINTMSK_INEPMSK2_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINTMSK_INEPMSK2_OFFSET: u32 = 0x81c;
pub const GC_USB_DAINTMSK_INEPMSK3_LSB: u32 = 0x3;
pub const GC_USB_DAINTMSK_INEPMSK3_MASK: u32 = 0x8;
pub const GC_USB_DAINTMSK_INEPMSK3_SIZE: u32 = 0x1;
pub const GC_USB_DAINTMSK_INEPMSK3_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINTMSK_INEPMSK3_OFFSET: u32 = 0x81c;
pub const GC_USB_DAINTMSK_INEPMSK4_LSB: u32 = 0x4;
pub const GC_USB_DAINTMSK_INEPMSK4_MASK: u32 = 0x10;
pub const GC_USB_DAINTMSK_INEPMSK4_SIZE: u32 = 0x1;
pub const GC_USB_DAINTMSK_INEPMSK4_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINTMSK_INEPMSK4_OFFSET: u32 = 0x81c;
pub const GC_USB_DAINTMSK_INEPMSK5_LSB: u32 = 0x5;
pub const GC_USB_DAINTMSK_INEPMSK5_MASK: u32 = 0x20;
pub const GC_USB_DAINTMSK_INEPMSK5_SIZE: u32 = 0x1;
pub const GC_USB_DAINTMSK_INEPMSK5_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINTMSK_INEPMSK5_OFFSET: u32 = 0x81c;
pub const GC_USB_DAINTMSK_INEPMSK6_LSB: u32 = 0x6;
pub const GC_USB_DAINTMSK_INEPMSK6_MASK: u32 = 0x40;
pub const GC_USB_DAINTMSK_INEPMSK6_SIZE: u32 = 0x1;
pub const GC_USB_DAINTMSK_INEPMSK6_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINTMSK_INEPMSK6_OFFSET: u32 = 0x81c;
pub const GC_USB_DAINTMSK_INEPMSK7_LSB: u32 = 0x7;
pub const GC_USB_DAINTMSK_INEPMSK7_MASK: u32 = 0x80;
pub const GC_USB_DAINTMSK_INEPMSK7_SIZE: u32 = 0x1;
pub const GC_USB_DAINTMSK_INEPMSK7_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINTMSK_INEPMSK7_OFFSET: u32 = 0x81c;
pub const GC_USB_DAINTMSK_INEPMSK8_LSB: u32 = 0x8;
pub const GC_USB_DAINTMSK_INEPMSK8_MASK: u32 = 0x100;
pub const GC_USB_DAINTMSK_INEPMSK8_SIZE: u32 = 0x1;
pub const GC_USB_DAINTMSK_INEPMSK8_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINTMSK_INEPMSK8_OFFSET: u32 = 0x81c;
pub const GC_USB_DAINTMSK_INEPMSK9_LSB: u32 = 0x9;
pub const GC_USB_DAINTMSK_INEPMSK9_MASK: u32 = 0x200;
pub const GC_USB_DAINTMSK_INEPMSK9_SIZE: u32 = 0x1;
pub const GC_USB_DAINTMSK_INEPMSK9_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINTMSK_INEPMSK9_OFFSET: u32 = 0x81c;
pub const GC_USB_DAINTMSK_INEPMSK10_LSB: u32 = 0xa;
pub const GC_USB_DAINTMSK_INEPMSK10_MASK: u32 = 0x400;
pub const GC_USB_DAINTMSK_INEPMSK10_SIZE: u32 = 0x1;
pub const GC_USB_DAINTMSK_INEPMSK10_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINTMSK_INEPMSK10_OFFSET: u32 = 0x81c;
pub const GC_USB_DAINTMSK_INEPMSK11_LSB: u32 = 0xb;
pub const GC_USB_DAINTMSK_INEPMSK11_MASK: u32 = 0x800;
pub const GC_USB_DAINTMSK_INEPMSK11_SIZE: u32 = 0x1;
pub const GC_USB_DAINTMSK_INEPMSK11_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINTMSK_INEPMSK11_OFFSET: u32 = 0x81c;
pub const GC_USB_DAINTMSK_INEPMSK12_LSB: u32 = 0xc;
pub const GC_USB_DAINTMSK_INEPMSK12_MASK: u32 = 0x1000;
pub const GC_USB_DAINTMSK_INEPMSK12_SIZE: u32 = 0x1;
pub const GC_USB_DAINTMSK_INEPMSK12_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINTMSK_INEPMSK12_OFFSET: u32 = 0x81c;
pub const GC_USB_DAINTMSK_INEPMSK13_LSB: u32 = 0xd;
pub const GC_USB_DAINTMSK_INEPMSK13_MASK: u32 = 0x2000;
pub const GC_USB_DAINTMSK_INEPMSK13_SIZE: u32 = 0x1;
pub const GC_USB_DAINTMSK_INEPMSK13_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINTMSK_INEPMSK13_OFFSET: u32 = 0x81c;
pub const GC_USB_DAINTMSK_INEPMSK14_LSB: u32 = 0xe;
pub const GC_USB_DAINTMSK_INEPMSK14_MASK: u32 = 0x4000;
pub const GC_USB_DAINTMSK_INEPMSK14_SIZE: u32 = 0x1;
pub const GC_USB_DAINTMSK_INEPMSK14_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINTMSK_INEPMSK14_OFFSET: u32 = 0x81c;
pub const GC_USB_DAINTMSK_INEPMSK15_LSB: u32 = 0xf;
pub const GC_USB_DAINTMSK_INEPMSK15_MASK: u32 = 0x8000;
pub const GC_USB_DAINTMSK_INEPMSK15_SIZE: u32 = 0x1;
pub const GC_USB_DAINTMSK_INEPMSK15_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINTMSK_INEPMSK15_OFFSET: u32 = 0x81c;
pub const GC_USB_DAINTMSK_OUTEPMSK0_LSB: u32 = 0x10;
pub const GC_USB_DAINTMSK_OUTEPMSK0_MASK: u32 = 0x10000;
pub const GC_USB_DAINTMSK_OUTEPMSK0_SIZE: u32 = 0x1;
pub const GC_USB_DAINTMSK_OUTEPMSK0_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINTMSK_OUTEPMSK0_OFFSET: u32 = 0x81c;
pub const GC_USB_DAINTMSK_OUTEPMSK1_LSB: u32 = 0x11;
pub const GC_USB_DAINTMSK_OUTEPMSK1_MASK: u32 = 0x20000;
pub const GC_USB_DAINTMSK_OUTEPMSK1_SIZE: u32 = 0x1;
pub const GC_USB_DAINTMSK_OUTEPMSK1_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINTMSK_OUTEPMSK1_OFFSET: u32 = 0x81c;
pub const GC_USB_DAINTMSK_OUTEPMSK2_LSB: u32 = 0x12;
pub const GC_USB_DAINTMSK_OUTEPMSK2_MASK: u32 = 0x40000;
pub const GC_USB_DAINTMSK_OUTEPMSK2_SIZE: u32 = 0x1;
pub const GC_USB_DAINTMSK_OUTEPMSK2_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINTMSK_OUTEPMSK2_OFFSET: u32 = 0x81c;
pub const GC_USB_DAINTMSK_OUTEPMSK3_LSB: u32 = 0x13;
pub const GC_USB_DAINTMSK_OUTEPMSK3_MASK: u32 = 0x80000;
pub const GC_USB_DAINTMSK_OUTEPMSK3_SIZE: u32 = 0x1;
pub const GC_USB_DAINTMSK_OUTEPMSK3_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINTMSK_OUTEPMSK3_OFFSET: u32 = 0x81c;
pub const GC_USB_DAINTMSK_OUTEPMSK4_LSB: u32 = 0x14;
pub const GC_USB_DAINTMSK_OUTEPMSK4_MASK: u32 = 0x100000;
pub const GC_USB_DAINTMSK_OUTEPMSK4_SIZE: u32 = 0x1;
pub const GC_USB_DAINTMSK_OUTEPMSK4_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINTMSK_OUTEPMSK4_OFFSET: u32 = 0x81c;
pub const GC_USB_DAINTMSK_OUTEPMSK5_LSB: u32 = 0x15;
pub const GC_USB_DAINTMSK_OUTEPMSK5_MASK: u32 = 0x200000;
pub const GC_USB_DAINTMSK_OUTEPMSK5_SIZE: u32 = 0x1;
pub const GC_USB_DAINTMSK_OUTEPMSK5_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINTMSK_OUTEPMSK5_OFFSET: u32 = 0x81c;
pub const GC_USB_DAINTMSK_OUTEPMSK6_LSB: u32 = 0x16;
pub const GC_USB_DAINTMSK_OUTEPMSK6_MASK: u32 = 0x400000;
pub const GC_USB_DAINTMSK_OUTEPMSK6_SIZE: u32 = 0x1;
pub const GC_USB_DAINTMSK_OUTEPMSK6_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINTMSK_OUTEPMSK6_OFFSET: u32 = 0x81c;
pub const GC_USB_DAINTMSK_OUTEPMSK7_LSB: u32 = 0x17;
pub const GC_USB_DAINTMSK_OUTEPMSK7_MASK: u32 = 0x800000;
pub const GC_USB_DAINTMSK_OUTEPMSK7_SIZE: u32 = 0x1;
pub const GC_USB_DAINTMSK_OUTEPMSK7_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINTMSK_OUTEPMSK7_OFFSET: u32 = 0x81c;
pub const GC_USB_DAINTMSK_OUTEPMSK8_LSB: u32 = 0x18;
pub const GC_USB_DAINTMSK_OUTEPMSK8_MASK: u32 = 0x1000000;
pub const GC_USB_DAINTMSK_OUTEPMSK8_SIZE: u32 = 0x1;
pub const GC_USB_DAINTMSK_OUTEPMSK8_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINTMSK_OUTEPMSK8_OFFSET: u32 = 0x81c;
pub const GC_USB_DAINTMSK_OUTEPMSK9_LSB: u32 = 0x19;
pub const GC_USB_DAINTMSK_OUTEPMSK9_MASK: u32 = 0x2000000;
pub const GC_USB_DAINTMSK_OUTEPMSK9_SIZE: u32 = 0x1;
pub const GC_USB_DAINTMSK_OUTEPMSK9_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINTMSK_OUTEPMSK9_OFFSET: u32 = 0x81c;
pub const GC_USB_DAINTMSK_OUTEPMSK10_LSB: u32 = 0x1a;
pub const GC_USB_DAINTMSK_OUTEPMSK10_MASK: u32 = 0x4000000;
pub const GC_USB_DAINTMSK_OUTEPMSK10_SIZE: u32 = 0x1;
pub const GC_USB_DAINTMSK_OUTEPMSK10_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINTMSK_OUTEPMSK10_OFFSET: u32 = 0x81c;
pub const GC_USB_DAINTMSK_OUTEPMSK11_LSB: u32 = 0x1b;
pub const GC_USB_DAINTMSK_OUTEPMSK11_MASK: u32 = 0x8000000;
pub const GC_USB_DAINTMSK_OUTEPMSK11_SIZE: u32 = 0x1;
pub const GC_USB_DAINTMSK_OUTEPMSK11_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINTMSK_OUTEPMSK11_OFFSET: u32 = 0x81c;
pub const GC_USB_DAINTMSK_OUTEPMSK12_LSB: u32 = 0x1c;
pub const GC_USB_DAINTMSK_OUTEPMSK12_MASK: u32 = 0x10000000;
pub const GC_USB_DAINTMSK_OUTEPMSK12_SIZE: u32 = 0x1;
pub const GC_USB_DAINTMSK_OUTEPMSK12_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINTMSK_OUTEPMSK12_OFFSET: u32 = 0x81c;
pub const GC_USB_DAINTMSK_OUTEPMSK13_LSB: u32 = 0x1d;
pub const GC_USB_DAINTMSK_OUTEPMSK13_MASK: u32 = 0x20000000;
pub const GC_USB_DAINTMSK_OUTEPMSK13_SIZE: u32 = 0x1;
pub const GC_USB_DAINTMSK_OUTEPMSK13_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINTMSK_OUTEPMSK13_OFFSET: u32 = 0x81c;
pub const GC_USB_DAINTMSK_OUTEPMSK14_LSB: u32 = 0x1e;
pub const GC_USB_DAINTMSK_OUTEPMSK14_MASK: u32 = 0x40000000;
pub const GC_USB_DAINTMSK_OUTEPMSK14_SIZE: u32 = 0x1;
pub const GC_USB_DAINTMSK_OUTEPMSK14_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINTMSK_OUTEPMSK14_OFFSET: u32 = 0x81c;
pub const GC_USB_DAINTMSK_OUTEPMSK15_LSB: u32 = 0x1f;
pub const GC_USB_DAINTMSK_OUTEPMSK15_MASK: u32 = 0x80000000;
pub const GC_USB_DAINTMSK_OUTEPMSK15_SIZE: u32 = 0x1;
pub const GC_USB_DAINTMSK_OUTEPMSK15_DEFAULT: u32 = 0x0;
pub const GC_USB_DAINTMSK_OUTEPMSK15_OFFSET: u32 = 0x81c;
pub const GC_USB_DVBUSDIS_DVBUSDIS_LSB: u32 = 0x0;
pub const GC_USB_DVBUSDIS_DVBUSDIS_MASK: u32 = 0xffff;
pub const GC_USB_DVBUSDIS_DVBUSDIS_SIZE: u32 = 0x10;
pub const GC_USB_DVBUSDIS_DVBUSDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DVBUSDIS_DVBUSDIS_OFFSET: u32 = 0x828;
pub const GC_USB_DVBUSPULSE_DVBUSPULSE_LSB: u32 = 0x0;
pub const GC_USB_DVBUSPULSE_DVBUSPULSE_MASK: u32 = 0xfff;
pub const GC_USB_DVBUSPULSE_DVBUSPULSE_SIZE: u32 = 0xc;
pub const GC_USB_DVBUSPULSE_DVBUSPULSE_DEFAULT: u32 = 0x0;
pub const GC_USB_DVBUSPULSE_DVBUSPULSE_OFFSET: u32 = 0x82c;
pub const GC_USB_DTHRCTL_NONISOTHREN_LSB: u32 = 0x0;
pub const GC_USB_DTHRCTL_NONISOTHREN_MASK: u32 = 0x1;
pub const GC_USB_DTHRCTL_NONISOTHREN_SIZE: u32 = 0x1;
pub const GC_USB_DTHRCTL_NONISOTHREN_DEFAULT: u32 = 0x0;
pub const GC_USB_DTHRCTL_NONISOTHREN_OFFSET: u32 = 0x830;
pub const GC_USB_DTHRCTL_ISOTHREN_LSB: u32 = 0x1;
pub const GC_USB_DTHRCTL_ISOTHREN_MASK: u32 = 0x2;
pub const GC_USB_DTHRCTL_ISOTHREN_SIZE: u32 = 0x1;
pub const GC_USB_DTHRCTL_ISOTHREN_DEFAULT: u32 = 0x0;
pub const GC_USB_DTHRCTL_ISOTHREN_OFFSET: u32 = 0x830;
pub const GC_USB_DTHRCTL_TXTHRLEN_LSB: u32 = 0x2;
pub const GC_USB_DTHRCTL_TXTHRLEN_MASK: u32 = 0x7fc;
pub const GC_USB_DTHRCTL_TXTHRLEN_SIZE: u32 = 0x9;
pub const GC_USB_DTHRCTL_TXTHRLEN_DEFAULT: u32 = 0x0;
pub const GC_USB_DTHRCTL_TXTHRLEN_OFFSET: u32 = 0x830;
pub const GC_USB_DTHRCTL_AHBTHRRATIO_LSB: u32 = 0xb;
pub const GC_USB_DTHRCTL_AHBTHRRATIO_MASK: u32 = 0x1800;
pub const GC_USB_DTHRCTL_AHBTHRRATIO_SIZE: u32 = 0x2;
pub const GC_USB_DTHRCTL_AHBTHRRATIO_DEFAULT: u32 = 0x0;
pub const GC_USB_DTHRCTL_AHBTHRRATIO_OFFSET: u32 = 0x830;
pub const GC_USB_DTHRCTL_RXTHREN_LSB: u32 = 0x10;
pub const GC_USB_DTHRCTL_RXTHREN_MASK: u32 = 0x10000;
pub const GC_USB_DTHRCTL_RXTHREN_SIZE: u32 = 0x1;
pub const GC_USB_DTHRCTL_RXTHREN_DEFAULT: u32 = 0x0;
pub const GC_USB_DTHRCTL_RXTHREN_OFFSET: u32 = 0x830;
pub const GC_USB_DTHRCTL_RXTHRLEN_LSB: u32 = 0x11;
pub const GC_USB_DTHRCTL_RXTHRLEN_MASK: u32 = 0x3fe0000;
pub const GC_USB_DTHRCTL_RXTHRLEN_SIZE: u32 = 0x9;
pub const GC_USB_DTHRCTL_RXTHRLEN_DEFAULT: u32 = 0x0;
pub const GC_USB_DTHRCTL_RXTHRLEN_OFFSET: u32 = 0x830;
pub const GC_USB_DTHRCTL_ARBPRKEN_LSB: u32 = 0x1b;
pub const GC_USB_DTHRCTL_ARBPRKEN_MASK: u32 = 0x8000000;
pub const GC_USB_DTHRCTL_ARBPRKEN_SIZE: u32 = 0x1;
pub const GC_USB_DTHRCTL_ARBPRKEN_DEFAULT: u32 = 0x0;
pub const GC_USB_DTHRCTL_ARBPRKEN_OFFSET: u32 = 0x830;
pub const GC_USB_DIEPEMPMSK_INEPTXFEMPMSK_LSB: u32 = 0x0;
pub const GC_USB_DIEPEMPMSK_INEPTXFEMPMSK_MASK: u32 = 0xffff;
pub const GC_USB_DIEPEMPMSK_INEPTXFEMPMSK_SIZE: u32 = 0x10;
pub const GC_USB_DIEPEMPMSK_INEPTXFEMPMSK_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPEMPMSK_INEPTXFEMPMSK_OFFSET: u32 = 0x834;
pub const GC_USB_DIEPCTL0_MPS_LSB: u32 = 0x0;
pub const GC_USB_DIEPCTL0_MPS_MASK: u32 = 0x3;
pub const GC_USB_DIEPCTL0_MPS_SIZE: u32 = 0x2;
pub const GC_USB_DIEPCTL0_MPS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL0_MPS_OFFSET: u32 = 0x900;
pub const GC_USB_DIEPCTL0_USBACTEP_LSB: u32 = 0xf;
pub const GC_USB_DIEPCTL0_USBACTEP_MASK: u32 = 0x8000;
pub const GC_USB_DIEPCTL0_USBACTEP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL0_USBACTEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL0_USBACTEP_OFFSET: u32 = 0x900;
pub const GC_USB_DIEPCTL0_NAKSTS_LSB: u32 = 0x11;
pub const GC_USB_DIEPCTL0_NAKSTS_MASK: u32 = 0x20000;
pub const GC_USB_DIEPCTL0_NAKSTS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL0_NAKSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL0_NAKSTS_OFFSET: u32 = 0x900;
pub const GC_USB_DIEPCTL0_EPTYPE_LSB: u32 = 0x12;
pub const GC_USB_DIEPCTL0_EPTYPE_MASK: u32 = 0xc0000;
pub const GC_USB_DIEPCTL0_EPTYPE_SIZE: u32 = 0x2;
pub const GC_USB_DIEPCTL0_EPTYPE_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL0_EPTYPE_OFFSET: u32 = 0x900;
pub const GC_USB_DIEPCTL0_STALL_LSB: u32 = 0x15;
pub const GC_USB_DIEPCTL0_STALL_MASK: u32 = 0x200000;
pub const GC_USB_DIEPCTL0_STALL_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL0_STALL_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL0_STALL_OFFSET: u32 = 0x900;
pub const GC_USB_DIEPCTL0_TXFNUM_LSB: u32 = 0x16;
pub const GC_USB_DIEPCTL0_TXFNUM_MASK: u32 = 0x3c00000;
pub const GC_USB_DIEPCTL0_TXFNUM_SIZE: u32 = 0x4;
pub const GC_USB_DIEPCTL0_TXFNUM_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL0_TXFNUM_OFFSET: u32 = 0x900;
pub const GC_USB_DIEPCTL0_CNAK_LSB: u32 = 0x1a;
pub const GC_USB_DIEPCTL0_CNAK_MASK: u32 = 0x4000000;
pub const GC_USB_DIEPCTL0_CNAK_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL0_CNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL0_CNAK_OFFSET: u32 = 0x900;
pub const GC_USB_DIEPCTL0_SNAK_LSB: u32 = 0x1b;
pub const GC_USB_DIEPCTL0_SNAK_MASK: u32 = 0x8000000;
pub const GC_USB_DIEPCTL0_SNAK_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL0_SNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL0_SNAK_OFFSET: u32 = 0x900;
pub const GC_USB_DIEPCTL0_EPDIS_LSB: u32 = 0x1e;
pub const GC_USB_DIEPCTL0_EPDIS_MASK: u32 = 0x40000000;
pub const GC_USB_DIEPCTL0_EPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL0_EPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL0_EPDIS_OFFSET: u32 = 0x900;
pub const GC_USB_DIEPCTL0_EPENA_LSB: u32 = 0x1f;
pub const GC_USB_DIEPCTL0_EPENA_MASK: u32 = 0x80000000;
pub const GC_USB_DIEPCTL0_EPENA_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL0_EPENA_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL0_EPENA_OFFSET: u32 = 0x900;
pub const GC_USB_DIEPINT0_XFERCOMPL_LSB: u32 = 0x0;
pub const GC_USB_DIEPINT0_XFERCOMPL_MASK: u32 = 0x1;
pub const GC_USB_DIEPINT0_XFERCOMPL_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT0_XFERCOMPL_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT0_XFERCOMPL_OFFSET: u32 = 0x908;
pub const GC_USB_DIEPINT0_EPDISBLD_LSB: u32 = 0x1;
pub const GC_USB_DIEPINT0_EPDISBLD_MASK: u32 = 0x2;
pub const GC_USB_DIEPINT0_EPDISBLD_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT0_EPDISBLD_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT0_EPDISBLD_OFFSET: u32 = 0x908;
pub const GC_USB_DIEPINT0_AHBERR_LSB: u32 = 0x2;
pub const GC_USB_DIEPINT0_AHBERR_MASK: u32 = 0x4;
pub const GC_USB_DIEPINT0_AHBERR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT0_AHBERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT0_AHBERR_OFFSET: u32 = 0x908;
pub const GC_USB_DIEPINT0_TIMEOUT_LSB: u32 = 0x3;
pub const GC_USB_DIEPINT0_TIMEOUT_MASK: u32 = 0x8;
pub const GC_USB_DIEPINT0_TIMEOUT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT0_TIMEOUT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT0_TIMEOUT_OFFSET: u32 = 0x908;
pub const GC_USB_DIEPINT0_INTKNTXFEMP_LSB: u32 = 0x4;
pub const GC_USB_DIEPINT0_INTKNTXFEMP_MASK: u32 = 0x10;
pub const GC_USB_DIEPINT0_INTKNTXFEMP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT0_INTKNTXFEMP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT0_INTKNTXFEMP_OFFSET: u32 = 0x908;
pub const GC_USB_DIEPINT0_INTKNEPMIS_LSB: u32 = 0x5;
pub const GC_USB_DIEPINT0_INTKNEPMIS_MASK: u32 = 0x20;
pub const GC_USB_DIEPINT0_INTKNEPMIS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT0_INTKNEPMIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT0_INTKNEPMIS_OFFSET: u32 = 0x908;
pub const GC_USB_DIEPINT0_INEPNAKEFF_LSB: u32 = 0x6;
pub const GC_USB_DIEPINT0_INEPNAKEFF_MASK: u32 = 0x40;
pub const GC_USB_DIEPINT0_INEPNAKEFF_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT0_INEPNAKEFF_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT0_INEPNAKEFF_OFFSET: u32 = 0x908;
pub const GC_USB_DIEPINT0_TXFEMP_LSB: u32 = 0x7;
pub const GC_USB_DIEPINT0_TXFEMP_MASK: u32 = 0x80;
pub const GC_USB_DIEPINT0_TXFEMP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT0_TXFEMP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT0_TXFEMP_OFFSET: u32 = 0x908;
pub const GC_USB_DIEPINT0_TXFIFOUNDRN_LSB: u32 = 0x8;
pub const GC_USB_DIEPINT0_TXFIFOUNDRN_MASK: u32 = 0x100;
pub const GC_USB_DIEPINT0_TXFIFOUNDRN_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT0_TXFIFOUNDRN_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT0_TXFIFOUNDRN_OFFSET: u32 = 0x908;
pub const GC_USB_DIEPINT0_BNAINTR_LSB: u32 = 0x9;
pub const GC_USB_DIEPINT0_BNAINTR_MASK: u32 = 0x200;
pub const GC_USB_DIEPINT0_BNAINTR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT0_BNAINTR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT0_BNAINTR_OFFSET: u32 = 0x908;
pub const GC_USB_DIEPINT0_PKTDRPSTS_LSB: u32 = 0xb;
pub const GC_USB_DIEPINT0_PKTDRPSTS_MASK: u32 = 0x800;
pub const GC_USB_DIEPINT0_PKTDRPSTS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT0_PKTDRPSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT0_PKTDRPSTS_OFFSET: u32 = 0x908;
pub const GC_USB_DIEPINT0_BBLEERR_LSB: u32 = 0xc;
pub const GC_USB_DIEPINT0_BBLEERR_MASK: u32 = 0x1000;
pub const GC_USB_DIEPINT0_BBLEERR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT0_BBLEERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT0_BBLEERR_OFFSET: u32 = 0x908;
pub const GC_USB_DIEPINT0_NAKINTRPT_LSB: u32 = 0xd;
pub const GC_USB_DIEPINT0_NAKINTRPT_MASK: u32 = 0x2000;
pub const GC_USB_DIEPINT0_NAKINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT0_NAKINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT0_NAKINTRPT_OFFSET: u32 = 0x908;
pub const GC_USB_DIEPINT0_NYETINTRPT_LSB: u32 = 0xe;
pub const GC_USB_DIEPINT0_NYETINTRPT_MASK: u32 = 0x4000;
pub const GC_USB_DIEPINT0_NYETINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT0_NYETINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT0_NYETINTRPT_OFFSET: u32 = 0x908;
pub const GC_USB_DIEPTSIZ0_XFERSIZE_LSB: u32 = 0x0;
pub const GC_USB_DIEPTSIZ0_XFERSIZE_MASK: u32 = 0x7f;
pub const GC_USB_DIEPTSIZ0_XFERSIZE_SIZE: u32 = 0x7;
pub const GC_USB_DIEPTSIZ0_XFERSIZE_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ0_XFERSIZE_OFFSET: u32 = 0x910;
pub const GC_USB_DIEPTSIZ0_PKTCNT_LSB: u32 = 0x13;
pub const GC_USB_DIEPTSIZ0_PKTCNT_MASK: u32 = 0x180000;
pub const GC_USB_DIEPTSIZ0_PKTCNT_SIZE: u32 = 0x2;
pub const GC_USB_DIEPTSIZ0_PKTCNT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ0_PKTCNT_OFFSET: u32 = 0x910;
pub const GC_USB_DIEPDMA0_DMAADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPDMA0_DMAADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DIEPDMA0_DMAADDR_SIZE: u32 = 0x20;
pub const GC_USB_DIEPDMA0_DMAADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMA0_DMAADDR_OFFSET: u32 = 0x914;
pub const GC_USB_DTXFSTS0_INEPTXFSPCAVAIL_LSB: u32 = 0x0;
pub const GC_USB_DTXFSTS0_INEPTXFSPCAVAIL_MASK: u32 = 0xffff;
pub const GC_USB_DTXFSTS0_INEPTXFSPCAVAIL_SIZE: u32 = 0x10;
pub const GC_USB_DTXFSTS0_INEPTXFSPCAVAIL_DEFAULT: u32 = 0x0;
pub const GC_USB_DTXFSTS0_INEPTXFSPCAVAIL_OFFSET: u32 = 0x918;
pub const GC_USB_DIEPDMAB0_DMABUFFERADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPDMAB0_DMABUFFERADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DIEPDMAB0_DMABUFFERADDR_SIZE: u32 = 0x20;
pub const GC_USB_DIEPDMAB0_DMABUFFERADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMAB0_DMABUFFERADDR_OFFSET: u32 = 0x91c;
pub const GC_USB_DIEPCTL1_MPS_LSB: u32 = 0x0;
pub const GC_USB_DIEPCTL1_MPS_MASK: u32 = 0x7ff;
pub const GC_USB_DIEPCTL1_MPS_SIZE: u32 = 0xb;
pub const GC_USB_DIEPCTL1_MPS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL1_MPS_OFFSET: u32 = 0x920;
pub const GC_USB_DIEPCTL1_USBACTEP_LSB: u32 = 0xf;
pub const GC_USB_DIEPCTL1_USBACTEP_MASK: u32 = 0x8000;
pub const GC_USB_DIEPCTL1_USBACTEP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL1_USBACTEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL1_USBACTEP_OFFSET: u32 = 0x920;
pub const GC_USB_DIEPCTL1_DPID_LSB: u32 = 0x10;
pub const GC_USB_DIEPCTL1_DPID_MASK: u32 = 0x10000;
pub const GC_USB_DIEPCTL1_DPID_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL1_DPID_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL1_DPID_OFFSET: u32 = 0x920;
pub const GC_USB_DIEPCTL1_NAKSTS_LSB: u32 = 0x11;
pub const GC_USB_DIEPCTL1_NAKSTS_MASK: u32 = 0x20000;
pub const GC_USB_DIEPCTL1_NAKSTS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL1_NAKSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL1_NAKSTS_OFFSET: u32 = 0x920;
pub const GC_USB_DIEPCTL1_EPTYPE_LSB: u32 = 0x12;
pub const GC_USB_DIEPCTL1_EPTYPE_MASK: u32 = 0xc0000;
pub const GC_USB_DIEPCTL1_EPTYPE_SIZE: u32 = 0x2;
pub const GC_USB_DIEPCTL1_EPTYPE_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL1_EPTYPE_OFFSET: u32 = 0x920;
pub const GC_USB_DIEPCTL1_STALL_LSB: u32 = 0x15;
pub const GC_USB_DIEPCTL1_STALL_MASK: u32 = 0x200000;
pub const GC_USB_DIEPCTL1_STALL_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL1_STALL_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL1_STALL_OFFSET: u32 = 0x920;
pub const GC_USB_DIEPCTL1_TXFNUM_LSB: u32 = 0x16;
pub const GC_USB_DIEPCTL1_TXFNUM_MASK: u32 = 0x3c00000;
pub const GC_USB_DIEPCTL1_TXFNUM_SIZE: u32 = 0x4;
pub const GC_USB_DIEPCTL1_TXFNUM_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL1_TXFNUM_OFFSET: u32 = 0x920;
pub const GC_USB_DIEPCTL1_CNAK_LSB: u32 = 0x1a;
pub const GC_USB_DIEPCTL1_CNAK_MASK: u32 = 0x4000000;
pub const GC_USB_DIEPCTL1_CNAK_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL1_CNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL1_CNAK_OFFSET: u32 = 0x920;
pub const GC_USB_DIEPCTL1_SNAK_LSB: u32 = 0x1b;
pub const GC_USB_DIEPCTL1_SNAK_MASK: u32 = 0x8000000;
pub const GC_USB_DIEPCTL1_SNAK_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL1_SNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL1_SNAK_OFFSET: u32 = 0x920;
pub const GC_USB_DIEPCTL1_SETD0PID_LSB: u32 = 0x1c;
pub const GC_USB_DIEPCTL1_SETD0PID_MASK: u32 = 0x10000000;
pub const GC_USB_DIEPCTL1_SETD0PID_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL1_SETD0PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL1_SETD0PID_OFFSET: u32 = 0x920;
pub const GC_USB_DIEPCTL1_SETD1PID_LSB: u32 = 0x1d;
pub const GC_USB_DIEPCTL1_SETD1PID_MASK: u32 = 0x20000000;
pub const GC_USB_DIEPCTL1_SETD1PID_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL1_SETD1PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL1_SETD1PID_OFFSET: u32 = 0x920;
pub const GC_USB_DIEPCTL1_EPDIS_LSB: u32 = 0x1e;
pub const GC_USB_DIEPCTL1_EPDIS_MASK: u32 = 0x40000000;
pub const GC_USB_DIEPCTL1_EPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL1_EPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL1_EPDIS_OFFSET: u32 = 0x920;
pub const GC_USB_DIEPCTL1_EPENA_LSB: u32 = 0x1f;
pub const GC_USB_DIEPCTL1_EPENA_MASK: u32 = 0x80000000;
pub const GC_USB_DIEPCTL1_EPENA_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL1_EPENA_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL1_EPENA_OFFSET: u32 = 0x920;
pub const GC_USB_DIEPINT1_XFERCOMPL_LSB: u32 = 0x0;
pub const GC_USB_DIEPINT1_XFERCOMPL_MASK: u32 = 0x1;
pub const GC_USB_DIEPINT1_XFERCOMPL_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT1_XFERCOMPL_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT1_XFERCOMPL_OFFSET: u32 = 0x928;
pub const GC_USB_DIEPINT1_EPDISBLD_LSB: u32 = 0x1;
pub const GC_USB_DIEPINT1_EPDISBLD_MASK: u32 = 0x2;
pub const GC_USB_DIEPINT1_EPDISBLD_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT1_EPDISBLD_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT1_EPDISBLD_OFFSET: u32 = 0x928;
pub const GC_USB_DIEPINT1_AHBERR_LSB: u32 = 0x2;
pub const GC_USB_DIEPINT1_AHBERR_MASK: u32 = 0x4;
pub const GC_USB_DIEPINT1_AHBERR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT1_AHBERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT1_AHBERR_OFFSET: u32 = 0x928;
pub const GC_USB_DIEPINT1_TIMEOUT_LSB: u32 = 0x3;
pub const GC_USB_DIEPINT1_TIMEOUT_MASK: u32 = 0x8;
pub const GC_USB_DIEPINT1_TIMEOUT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT1_TIMEOUT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT1_TIMEOUT_OFFSET: u32 = 0x928;
pub const GC_USB_DIEPINT1_INTKNTXFEMP_LSB: u32 = 0x4;
pub const GC_USB_DIEPINT1_INTKNTXFEMP_MASK: u32 = 0x10;
pub const GC_USB_DIEPINT1_INTKNTXFEMP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT1_INTKNTXFEMP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT1_INTKNTXFEMP_OFFSET: u32 = 0x928;
pub const GC_USB_DIEPINT1_INTKNEPMIS_LSB: u32 = 0x5;
pub const GC_USB_DIEPINT1_INTKNEPMIS_MASK: u32 = 0x20;
pub const GC_USB_DIEPINT1_INTKNEPMIS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT1_INTKNEPMIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT1_INTKNEPMIS_OFFSET: u32 = 0x928;
pub const GC_USB_DIEPINT1_INEPNAKEFF_LSB: u32 = 0x6;
pub const GC_USB_DIEPINT1_INEPNAKEFF_MASK: u32 = 0x40;
pub const GC_USB_DIEPINT1_INEPNAKEFF_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT1_INEPNAKEFF_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT1_INEPNAKEFF_OFFSET: u32 = 0x928;
pub const GC_USB_DIEPINT1_TXFEMP_LSB: u32 = 0x7;
pub const GC_USB_DIEPINT1_TXFEMP_MASK: u32 = 0x80;
pub const GC_USB_DIEPINT1_TXFEMP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT1_TXFEMP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT1_TXFEMP_OFFSET: u32 = 0x928;
pub const GC_USB_DIEPINT1_TXFIFOUNDRN_LSB: u32 = 0x8;
pub const GC_USB_DIEPINT1_TXFIFOUNDRN_MASK: u32 = 0x100;
pub const GC_USB_DIEPINT1_TXFIFOUNDRN_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT1_TXFIFOUNDRN_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT1_TXFIFOUNDRN_OFFSET: u32 = 0x928;
pub const GC_USB_DIEPINT1_BNAINTR_LSB: u32 = 0x9;
pub const GC_USB_DIEPINT1_BNAINTR_MASK: u32 = 0x200;
pub const GC_USB_DIEPINT1_BNAINTR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT1_BNAINTR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT1_BNAINTR_OFFSET: u32 = 0x928;
pub const GC_USB_DIEPINT1_PKTDRPSTS_LSB: u32 = 0xb;
pub const GC_USB_DIEPINT1_PKTDRPSTS_MASK: u32 = 0x800;
pub const GC_USB_DIEPINT1_PKTDRPSTS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT1_PKTDRPSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT1_PKTDRPSTS_OFFSET: u32 = 0x928;
pub const GC_USB_DIEPINT1_BBLEERR_LSB: u32 = 0xc;
pub const GC_USB_DIEPINT1_BBLEERR_MASK: u32 = 0x1000;
pub const GC_USB_DIEPINT1_BBLEERR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT1_BBLEERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT1_BBLEERR_OFFSET: u32 = 0x928;
pub const GC_USB_DIEPINT1_NAKINTRPT_LSB: u32 = 0xd;
pub const GC_USB_DIEPINT1_NAKINTRPT_MASK: u32 = 0x2000;
pub const GC_USB_DIEPINT1_NAKINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT1_NAKINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT1_NAKINTRPT_OFFSET: u32 = 0x928;
pub const GC_USB_DIEPINT1_NYETINTRPT_LSB: u32 = 0xe;
pub const GC_USB_DIEPINT1_NYETINTRPT_MASK: u32 = 0x4000;
pub const GC_USB_DIEPINT1_NYETINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT1_NYETINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT1_NYETINTRPT_OFFSET: u32 = 0x928;
pub const GC_USB_DIEPTSIZ1_XFERSIZE_LSB: u32 = 0x0;
pub const GC_USB_DIEPTSIZ1_XFERSIZE_MASK: u32 = 0x7ffff;
pub const GC_USB_DIEPTSIZ1_XFERSIZE_SIZE: u32 = 0x13;
pub const GC_USB_DIEPTSIZ1_XFERSIZE_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ1_XFERSIZE_OFFSET: u32 = 0x930;
pub const GC_USB_DIEPTSIZ1_PKTCNT_LSB: u32 = 0x13;
pub const GC_USB_DIEPTSIZ1_PKTCNT_MASK: u32 = 0x1ff80000;
pub const GC_USB_DIEPTSIZ1_PKTCNT_SIZE: u32 = 0xa;
pub const GC_USB_DIEPTSIZ1_PKTCNT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ1_PKTCNT_OFFSET: u32 = 0x930;
pub const GC_USB_DIEPTSIZ1_MC_LSB: u32 = 0x1d;
pub const GC_USB_DIEPTSIZ1_MC_MASK: u32 = 0x60000000;
pub const GC_USB_DIEPTSIZ1_MC_SIZE: u32 = 0x2;
pub const GC_USB_DIEPTSIZ1_MC_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ1_MC_OFFSET: u32 = 0x930;
pub const GC_USB_DIEPDMA1_DMAADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPDMA1_DMAADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DIEPDMA1_DMAADDR_SIZE: u32 = 0x20;
pub const GC_USB_DIEPDMA1_DMAADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMA1_DMAADDR_OFFSET: u32 = 0x934;
pub const GC_USB_DTXFSTS1_INEPTXFSPCAVAIL_LSB: u32 = 0x0;
pub const GC_USB_DTXFSTS1_INEPTXFSPCAVAIL_MASK: u32 = 0xffff;
pub const GC_USB_DTXFSTS1_INEPTXFSPCAVAIL_SIZE: u32 = 0x10;
pub const GC_USB_DTXFSTS1_INEPTXFSPCAVAIL_DEFAULT: u32 = 0x0;
pub const GC_USB_DTXFSTS1_INEPTXFSPCAVAIL_OFFSET: u32 = 0x938;
pub const GC_USB_DIEPDMAB1_DMABUFFERADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPDMAB1_DMABUFFERADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DIEPDMAB1_DMABUFFERADDR_SIZE: u32 = 0x20;
pub const GC_USB_DIEPDMAB1_DMABUFFERADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMAB1_DMABUFFERADDR_OFFSET: u32 = 0x93c;
pub const GC_USB_DIEPCTL2_MPS_LSB: u32 = 0x0;
pub const GC_USB_DIEPCTL2_MPS_MASK: u32 = 0x7ff;
pub const GC_USB_DIEPCTL2_MPS_SIZE: u32 = 0xb;
pub const GC_USB_DIEPCTL2_MPS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL2_MPS_OFFSET: u32 = 0x940;
pub const GC_USB_DIEPCTL2_USBACTEP_LSB: u32 = 0xf;
pub const GC_USB_DIEPCTL2_USBACTEP_MASK: u32 = 0x8000;
pub const GC_USB_DIEPCTL2_USBACTEP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL2_USBACTEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL2_USBACTEP_OFFSET: u32 = 0x940;
pub const GC_USB_DIEPCTL2_DPID_LSB: u32 = 0x10;
pub const GC_USB_DIEPCTL2_DPID_MASK: u32 = 0x10000;
pub const GC_USB_DIEPCTL2_DPID_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL2_DPID_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL2_DPID_OFFSET: u32 = 0x940;
pub const GC_USB_DIEPCTL2_NAKSTS_LSB: u32 = 0x11;
pub const GC_USB_DIEPCTL2_NAKSTS_MASK: u32 = 0x20000;
pub const GC_USB_DIEPCTL2_NAKSTS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL2_NAKSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL2_NAKSTS_OFFSET: u32 = 0x940;
pub const GC_USB_DIEPCTL2_EPTYPE_LSB: u32 = 0x12;
pub const GC_USB_DIEPCTL2_EPTYPE_MASK: u32 = 0xc0000;
pub const GC_USB_DIEPCTL2_EPTYPE_SIZE: u32 = 0x2;
pub const GC_USB_DIEPCTL2_EPTYPE_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL2_EPTYPE_OFFSET: u32 = 0x940;
pub const GC_USB_DIEPCTL2_STALL_LSB: u32 = 0x15;
pub const GC_USB_DIEPCTL2_STALL_MASK: u32 = 0x200000;
pub const GC_USB_DIEPCTL2_STALL_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL2_STALL_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL2_STALL_OFFSET: u32 = 0x940;
pub const GC_USB_DIEPCTL2_TXFNUM_LSB: u32 = 0x16;
pub const GC_USB_DIEPCTL2_TXFNUM_MASK: u32 = 0x3c00000;
pub const GC_USB_DIEPCTL2_TXFNUM_SIZE: u32 = 0x4;
pub const GC_USB_DIEPCTL2_TXFNUM_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL2_TXFNUM_OFFSET: u32 = 0x940;
pub const GC_USB_DIEPCTL2_CNAK_LSB: u32 = 0x1a;
pub const GC_USB_DIEPCTL2_CNAK_MASK: u32 = 0x4000000;
pub const GC_USB_DIEPCTL2_CNAK_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL2_CNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL2_CNAK_OFFSET: u32 = 0x940;
pub const GC_USB_DIEPCTL2_SNAK_LSB: u32 = 0x1b;
pub const GC_USB_DIEPCTL2_SNAK_MASK: u32 = 0x8000000;
pub const GC_USB_DIEPCTL2_SNAK_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL2_SNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL2_SNAK_OFFSET: u32 = 0x940;
pub const GC_USB_DIEPCTL2_SETD0PID_LSB: u32 = 0x1c;
pub const GC_USB_DIEPCTL2_SETD0PID_MASK: u32 = 0x10000000;
pub const GC_USB_DIEPCTL2_SETD0PID_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL2_SETD0PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL2_SETD0PID_OFFSET: u32 = 0x940;
pub const GC_USB_DIEPCTL2_SETD1PID_LSB: u32 = 0x1d;
pub const GC_USB_DIEPCTL2_SETD1PID_MASK: u32 = 0x20000000;
pub const GC_USB_DIEPCTL2_SETD1PID_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL2_SETD1PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL2_SETD1PID_OFFSET: u32 = 0x940;
pub const GC_USB_DIEPCTL2_EPDIS_LSB: u32 = 0x1e;
pub const GC_USB_DIEPCTL2_EPDIS_MASK: u32 = 0x40000000;
pub const GC_USB_DIEPCTL2_EPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL2_EPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL2_EPDIS_OFFSET: u32 = 0x940;
pub const GC_USB_DIEPCTL2_EPENA_LSB: u32 = 0x1f;
pub const GC_USB_DIEPCTL2_EPENA_MASK: u32 = 0x80000000;
pub const GC_USB_DIEPCTL2_EPENA_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL2_EPENA_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL2_EPENA_OFFSET: u32 = 0x940;
pub const GC_USB_DIEPINT2_XFERCOMPL_LSB: u32 = 0x0;
pub const GC_USB_DIEPINT2_XFERCOMPL_MASK: u32 = 0x1;
pub const GC_USB_DIEPINT2_XFERCOMPL_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT2_XFERCOMPL_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT2_XFERCOMPL_OFFSET: u32 = 0x948;
pub const GC_USB_DIEPINT2_EPDISBLD_LSB: u32 = 0x1;
pub const GC_USB_DIEPINT2_EPDISBLD_MASK: u32 = 0x2;
pub const GC_USB_DIEPINT2_EPDISBLD_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT2_EPDISBLD_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT2_EPDISBLD_OFFSET: u32 = 0x948;
pub const GC_USB_DIEPINT2_AHBERR_LSB: u32 = 0x2;
pub const GC_USB_DIEPINT2_AHBERR_MASK: u32 = 0x4;
pub const GC_USB_DIEPINT2_AHBERR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT2_AHBERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT2_AHBERR_OFFSET: u32 = 0x948;
pub const GC_USB_DIEPINT2_TIMEOUT_LSB: u32 = 0x3;
pub const GC_USB_DIEPINT2_TIMEOUT_MASK: u32 = 0x8;
pub const GC_USB_DIEPINT2_TIMEOUT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT2_TIMEOUT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT2_TIMEOUT_OFFSET: u32 = 0x948;
pub const GC_USB_DIEPINT2_INTKNTXFEMP_LSB: u32 = 0x4;
pub const GC_USB_DIEPINT2_INTKNTXFEMP_MASK: u32 = 0x10;
pub const GC_USB_DIEPINT2_INTKNTXFEMP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT2_INTKNTXFEMP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT2_INTKNTXFEMP_OFFSET: u32 = 0x948;
pub const GC_USB_DIEPINT2_INTKNEPMIS_LSB: u32 = 0x5;
pub const GC_USB_DIEPINT2_INTKNEPMIS_MASK: u32 = 0x20;
pub const GC_USB_DIEPINT2_INTKNEPMIS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT2_INTKNEPMIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT2_INTKNEPMIS_OFFSET: u32 = 0x948;
pub const GC_USB_DIEPINT2_INEPNAKEFF_LSB: u32 = 0x6;
pub const GC_USB_DIEPINT2_INEPNAKEFF_MASK: u32 = 0x40;
pub const GC_USB_DIEPINT2_INEPNAKEFF_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT2_INEPNAKEFF_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT2_INEPNAKEFF_OFFSET: u32 = 0x948;
pub const GC_USB_DIEPINT2_TXFEMP_LSB: u32 = 0x7;
pub const GC_USB_DIEPINT2_TXFEMP_MASK: u32 = 0x80;
pub const GC_USB_DIEPINT2_TXFEMP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT2_TXFEMP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT2_TXFEMP_OFFSET: u32 = 0x948;
pub const GC_USB_DIEPINT2_TXFIFOUNDRN_LSB: u32 = 0x8;
pub const GC_USB_DIEPINT2_TXFIFOUNDRN_MASK: u32 = 0x100;
pub const GC_USB_DIEPINT2_TXFIFOUNDRN_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT2_TXFIFOUNDRN_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT2_TXFIFOUNDRN_OFFSET: u32 = 0x948;
pub const GC_USB_DIEPINT2_BNAINTR_LSB: u32 = 0x9;
pub const GC_USB_DIEPINT2_BNAINTR_MASK: u32 = 0x200;
pub const GC_USB_DIEPINT2_BNAINTR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT2_BNAINTR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT2_BNAINTR_OFFSET: u32 = 0x948;
pub const GC_USB_DIEPINT2_PKTDRPSTS_LSB: u32 = 0xb;
pub const GC_USB_DIEPINT2_PKTDRPSTS_MASK: u32 = 0x800;
pub const GC_USB_DIEPINT2_PKTDRPSTS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT2_PKTDRPSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT2_PKTDRPSTS_OFFSET: u32 = 0x948;
pub const GC_USB_DIEPINT2_BBLEERR_LSB: u32 = 0xc;
pub const GC_USB_DIEPINT2_BBLEERR_MASK: u32 = 0x1000;
pub const GC_USB_DIEPINT2_BBLEERR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT2_BBLEERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT2_BBLEERR_OFFSET: u32 = 0x948;
pub const GC_USB_DIEPINT2_NAKINTRPT_LSB: u32 = 0xd;
pub const GC_USB_DIEPINT2_NAKINTRPT_MASK: u32 = 0x2000;
pub const GC_USB_DIEPINT2_NAKINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT2_NAKINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT2_NAKINTRPT_OFFSET: u32 = 0x948;
pub const GC_USB_DIEPINT2_NYETINTRPT_LSB: u32 = 0xe;
pub const GC_USB_DIEPINT2_NYETINTRPT_MASK: u32 = 0x4000;
pub const GC_USB_DIEPINT2_NYETINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT2_NYETINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT2_NYETINTRPT_OFFSET: u32 = 0x948;
pub const GC_USB_DIEPTSIZ2_XFERSIZE_LSB: u32 = 0x0;
pub const GC_USB_DIEPTSIZ2_XFERSIZE_MASK: u32 = 0x7ffff;
pub const GC_USB_DIEPTSIZ2_XFERSIZE_SIZE: u32 = 0x13;
pub const GC_USB_DIEPTSIZ2_XFERSIZE_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ2_XFERSIZE_OFFSET: u32 = 0x950;
pub const GC_USB_DIEPTSIZ2_PKTCNT_LSB: u32 = 0x13;
pub const GC_USB_DIEPTSIZ2_PKTCNT_MASK: u32 = 0x1ff80000;
pub const GC_USB_DIEPTSIZ2_PKTCNT_SIZE: u32 = 0xa;
pub const GC_USB_DIEPTSIZ2_PKTCNT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ2_PKTCNT_OFFSET: u32 = 0x950;
pub const GC_USB_DIEPTSIZ2_MC_LSB: u32 = 0x1d;
pub const GC_USB_DIEPTSIZ2_MC_MASK: u32 = 0x60000000;
pub const GC_USB_DIEPTSIZ2_MC_SIZE: u32 = 0x2;
pub const GC_USB_DIEPTSIZ2_MC_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ2_MC_OFFSET: u32 = 0x950;
pub const GC_USB_DIEPDMA2_DMAADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPDMA2_DMAADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DIEPDMA2_DMAADDR_SIZE: u32 = 0x20;
pub const GC_USB_DIEPDMA2_DMAADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMA2_DMAADDR_OFFSET: u32 = 0x954;
pub const GC_USB_DTXFSTS2_INEPTXFSPCAVAIL_LSB: u32 = 0x0;
pub const GC_USB_DTXFSTS2_INEPTXFSPCAVAIL_MASK: u32 = 0xffff;
pub const GC_USB_DTXFSTS2_INEPTXFSPCAVAIL_SIZE: u32 = 0x10;
pub const GC_USB_DTXFSTS2_INEPTXFSPCAVAIL_DEFAULT: u32 = 0x0;
pub const GC_USB_DTXFSTS2_INEPTXFSPCAVAIL_OFFSET: u32 = 0x958;
pub const GC_USB_DIEPDMAB2_DMABUFFERADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPDMAB2_DMABUFFERADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DIEPDMAB2_DMABUFFERADDR_SIZE: u32 = 0x20;
pub const GC_USB_DIEPDMAB2_DMABUFFERADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMAB2_DMABUFFERADDR_OFFSET: u32 = 0x95c;
pub const GC_USB_DIEPCTL3_MPS_LSB: u32 = 0x0;
pub const GC_USB_DIEPCTL3_MPS_MASK: u32 = 0x7ff;
pub const GC_USB_DIEPCTL3_MPS_SIZE: u32 = 0xb;
pub const GC_USB_DIEPCTL3_MPS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL3_MPS_OFFSET: u32 = 0x960;
pub const GC_USB_DIEPCTL3_USBACTEP_LSB: u32 = 0xf;
pub const GC_USB_DIEPCTL3_USBACTEP_MASK: u32 = 0x8000;
pub const GC_USB_DIEPCTL3_USBACTEP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL3_USBACTEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL3_USBACTEP_OFFSET: u32 = 0x960;
pub const GC_USB_DIEPCTL3_DPID_LSB: u32 = 0x10;
pub const GC_USB_DIEPCTL3_DPID_MASK: u32 = 0x10000;
pub const GC_USB_DIEPCTL3_DPID_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL3_DPID_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL3_DPID_OFFSET: u32 = 0x960;
pub const GC_USB_DIEPCTL3_NAKSTS_LSB: u32 = 0x11;
pub const GC_USB_DIEPCTL3_NAKSTS_MASK: u32 = 0x20000;
pub const GC_USB_DIEPCTL3_NAKSTS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL3_NAKSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL3_NAKSTS_OFFSET: u32 = 0x960;
pub const GC_USB_DIEPCTL3_EPTYPE_LSB: u32 = 0x12;
pub const GC_USB_DIEPCTL3_EPTYPE_MASK: u32 = 0xc0000;
pub const GC_USB_DIEPCTL3_EPTYPE_SIZE: u32 = 0x2;
pub const GC_USB_DIEPCTL3_EPTYPE_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL3_EPTYPE_OFFSET: u32 = 0x960;
pub const GC_USB_DIEPCTL3_STALL_LSB: u32 = 0x15;
pub const GC_USB_DIEPCTL3_STALL_MASK: u32 = 0x200000;
pub const GC_USB_DIEPCTL3_STALL_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL3_STALL_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL3_STALL_OFFSET: u32 = 0x960;
pub const GC_USB_DIEPCTL3_TXFNUM_LSB: u32 = 0x16;
pub const GC_USB_DIEPCTL3_TXFNUM_MASK: u32 = 0x3c00000;
pub const GC_USB_DIEPCTL3_TXFNUM_SIZE: u32 = 0x4;
pub const GC_USB_DIEPCTL3_TXFNUM_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL3_TXFNUM_OFFSET: u32 = 0x960;
pub const GC_USB_DIEPCTL3_CNAK_LSB: u32 = 0x1a;
pub const GC_USB_DIEPCTL3_CNAK_MASK: u32 = 0x4000000;
pub const GC_USB_DIEPCTL3_CNAK_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL3_CNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL3_CNAK_OFFSET: u32 = 0x960;
pub const GC_USB_DIEPCTL3_SNAK_LSB: u32 = 0x1b;
pub const GC_USB_DIEPCTL3_SNAK_MASK: u32 = 0x8000000;
pub const GC_USB_DIEPCTL3_SNAK_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL3_SNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL3_SNAK_OFFSET: u32 = 0x960;
pub const GC_USB_DIEPCTL3_SETD0PID_LSB: u32 = 0x1c;
pub const GC_USB_DIEPCTL3_SETD0PID_MASK: u32 = 0x10000000;
pub const GC_USB_DIEPCTL3_SETD0PID_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL3_SETD0PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL3_SETD0PID_OFFSET: u32 = 0x960;
pub const GC_USB_DIEPCTL3_SETD1PID_LSB: u32 = 0x1d;
pub const GC_USB_DIEPCTL3_SETD1PID_MASK: u32 = 0x20000000;
pub const GC_USB_DIEPCTL3_SETD1PID_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL3_SETD1PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL3_SETD1PID_OFFSET: u32 = 0x960;
pub const GC_USB_DIEPCTL3_EPDIS_LSB: u32 = 0x1e;
pub const GC_USB_DIEPCTL3_EPDIS_MASK: u32 = 0x40000000;
pub const GC_USB_DIEPCTL3_EPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL3_EPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL3_EPDIS_OFFSET: u32 = 0x960;
pub const GC_USB_DIEPCTL3_EPENA_LSB: u32 = 0x1f;
pub const GC_USB_DIEPCTL3_EPENA_MASK: u32 = 0x80000000;
pub const GC_USB_DIEPCTL3_EPENA_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL3_EPENA_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL3_EPENA_OFFSET: u32 = 0x960;
pub const GC_USB_DIEPINT3_XFERCOMPL_LSB: u32 = 0x0;
pub const GC_USB_DIEPINT3_XFERCOMPL_MASK: u32 = 0x1;
pub const GC_USB_DIEPINT3_XFERCOMPL_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT3_XFERCOMPL_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT3_XFERCOMPL_OFFSET: u32 = 0x968;
pub const GC_USB_DIEPINT3_EPDISBLD_LSB: u32 = 0x1;
pub const GC_USB_DIEPINT3_EPDISBLD_MASK: u32 = 0x2;
pub const GC_USB_DIEPINT3_EPDISBLD_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT3_EPDISBLD_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT3_EPDISBLD_OFFSET: u32 = 0x968;
pub const GC_USB_DIEPINT3_AHBERR_LSB: u32 = 0x2;
pub const GC_USB_DIEPINT3_AHBERR_MASK: u32 = 0x4;
pub const GC_USB_DIEPINT3_AHBERR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT3_AHBERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT3_AHBERR_OFFSET: u32 = 0x968;
pub const GC_USB_DIEPINT3_TIMEOUT_LSB: u32 = 0x3;
pub const GC_USB_DIEPINT3_TIMEOUT_MASK: u32 = 0x8;
pub const GC_USB_DIEPINT3_TIMEOUT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT3_TIMEOUT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT3_TIMEOUT_OFFSET: u32 = 0x968;
pub const GC_USB_DIEPINT3_INTKNTXFEMP_LSB: u32 = 0x4;
pub const GC_USB_DIEPINT3_INTKNTXFEMP_MASK: u32 = 0x10;
pub const GC_USB_DIEPINT3_INTKNTXFEMP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT3_INTKNTXFEMP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT3_INTKNTXFEMP_OFFSET: u32 = 0x968;
pub const GC_USB_DIEPINT3_INTKNEPMIS_LSB: u32 = 0x5;
pub const GC_USB_DIEPINT3_INTKNEPMIS_MASK: u32 = 0x20;
pub const GC_USB_DIEPINT3_INTKNEPMIS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT3_INTKNEPMIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT3_INTKNEPMIS_OFFSET: u32 = 0x968;
pub const GC_USB_DIEPINT3_INEPNAKEFF_LSB: u32 = 0x6;
pub const GC_USB_DIEPINT3_INEPNAKEFF_MASK: u32 = 0x40;
pub const GC_USB_DIEPINT3_INEPNAKEFF_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT3_INEPNAKEFF_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT3_INEPNAKEFF_OFFSET: u32 = 0x968;
pub const GC_USB_DIEPINT3_TXFEMP_LSB: u32 = 0x7;
pub const GC_USB_DIEPINT3_TXFEMP_MASK: u32 = 0x80;
pub const GC_USB_DIEPINT3_TXFEMP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT3_TXFEMP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT3_TXFEMP_OFFSET: u32 = 0x968;
pub const GC_USB_DIEPINT3_TXFIFOUNDRN_LSB: u32 = 0x8;
pub const GC_USB_DIEPINT3_TXFIFOUNDRN_MASK: u32 = 0x100;
pub const GC_USB_DIEPINT3_TXFIFOUNDRN_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT3_TXFIFOUNDRN_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT3_TXFIFOUNDRN_OFFSET: u32 = 0x968;
pub const GC_USB_DIEPINT3_BNAINTR_LSB: u32 = 0x9;
pub const GC_USB_DIEPINT3_BNAINTR_MASK: u32 = 0x200;
pub const GC_USB_DIEPINT3_BNAINTR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT3_BNAINTR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT3_BNAINTR_OFFSET: u32 = 0x968;
pub const GC_USB_DIEPINT3_PKTDRPSTS_LSB: u32 = 0xb;
pub const GC_USB_DIEPINT3_PKTDRPSTS_MASK: u32 = 0x800;
pub const GC_USB_DIEPINT3_PKTDRPSTS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT3_PKTDRPSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT3_PKTDRPSTS_OFFSET: u32 = 0x968;
pub const GC_USB_DIEPINT3_BBLEERR_LSB: u32 = 0xc;
pub const GC_USB_DIEPINT3_BBLEERR_MASK: u32 = 0x1000;
pub const GC_USB_DIEPINT3_BBLEERR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT3_BBLEERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT3_BBLEERR_OFFSET: u32 = 0x968;
pub const GC_USB_DIEPINT3_NAKINTRPT_LSB: u32 = 0xd;
pub const GC_USB_DIEPINT3_NAKINTRPT_MASK: u32 = 0x2000;
pub const GC_USB_DIEPINT3_NAKINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT3_NAKINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT3_NAKINTRPT_OFFSET: u32 = 0x968;
pub const GC_USB_DIEPINT3_NYETINTRPT_LSB: u32 = 0xe;
pub const GC_USB_DIEPINT3_NYETINTRPT_MASK: u32 = 0x4000;
pub const GC_USB_DIEPINT3_NYETINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT3_NYETINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT3_NYETINTRPT_OFFSET: u32 = 0x968;
pub const GC_USB_DIEPTSIZ3_XFERSIZE_LSB: u32 = 0x0;
pub const GC_USB_DIEPTSIZ3_XFERSIZE_MASK: u32 = 0x7ffff;
pub const GC_USB_DIEPTSIZ3_XFERSIZE_SIZE: u32 = 0x13;
pub const GC_USB_DIEPTSIZ3_XFERSIZE_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ3_XFERSIZE_OFFSET: u32 = 0x970;
pub const GC_USB_DIEPTSIZ3_PKTCNT_LSB: u32 = 0x13;
pub const GC_USB_DIEPTSIZ3_PKTCNT_MASK: u32 = 0x1ff80000;
pub const GC_USB_DIEPTSIZ3_PKTCNT_SIZE: u32 = 0xa;
pub const GC_USB_DIEPTSIZ3_PKTCNT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ3_PKTCNT_OFFSET: u32 = 0x970;
pub const GC_USB_DIEPTSIZ3_MC_LSB: u32 = 0x1d;
pub const GC_USB_DIEPTSIZ3_MC_MASK: u32 = 0x60000000;
pub const GC_USB_DIEPTSIZ3_MC_SIZE: u32 = 0x2;
pub const GC_USB_DIEPTSIZ3_MC_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ3_MC_OFFSET: u32 = 0x970;
pub const GC_USB_DIEPDMA3_DMAADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPDMA3_DMAADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DIEPDMA3_DMAADDR_SIZE: u32 = 0x20;
pub const GC_USB_DIEPDMA3_DMAADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMA3_DMAADDR_OFFSET: u32 = 0x974;
pub const GC_USB_DTXFSTS3_INEPTXFSPCAVAIL_LSB: u32 = 0x0;
pub const GC_USB_DTXFSTS3_INEPTXFSPCAVAIL_MASK: u32 = 0xffff;
pub const GC_USB_DTXFSTS3_INEPTXFSPCAVAIL_SIZE: u32 = 0x10;
pub const GC_USB_DTXFSTS3_INEPTXFSPCAVAIL_DEFAULT: u32 = 0x0;
pub const GC_USB_DTXFSTS3_INEPTXFSPCAVAIL_OFFSET: u32 = 0x978;
pub const GC_USB_DIEPDMAB3_DMABUFFERADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPDMAB3_DMABUFFERADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DIEPDMAB3_DMABUFFERADDR_SIZE: u32 = 0x20;
pub const GC_USB_DIEPDMAB3_DMABUFFERADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMAB3_DMABUFFERADDR_OFFSET: u32 = 0x97c;
pub const GC_USB_DIEPCTL4_MPS_LSB: u32 = 0x0;
pub const GC_USB_DIEPCTL4_MPS_MASK: u32 = 0x7ff;
pub const GC_USB_DIEPCTL4_MPS_SIZE: u32 = 0xb;
pub const GC_USB_DIEPCTL4_MPS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL4_MPS_OFFSET: u32 = 0x980;
pub const GC_USB_DIEPCTL4_USBACTEP_LSB: u32 = 0xf;
pub const GC_USB_DIEPCTL4_USBACTEP_MASK: u32 = 0x8000;
pub const GC_USB_DIEPCTL4_USBACTEP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL4_USBACTEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL4_USBACTEP_OFFSET: u32 = 0x980;
pub const GC_USB_DIEPCTL4_DPID_LSB: u32 = 0x10;
pub const GC_USB_DIEPCTL4_DPID_MASK: u32 = 0x10000;
pub const GC_USB_DIEPCTL4_DPID_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL4_DPID_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL4_DPID_OFFSET: u32 = 0x980;
pub const GC_USB_DIEPCTL4_NAKSTS_LSB: u32 = 0x11;
pub const GC_USB_DIEPCTL4_NAKSTS_MASK: u32 = 0x20000;
pub const GC_USB_DIEPCTL4_NAKSTS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL4_NAKSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL4_NAKSTS_OFFSET: u32 = 0x980;
pub const GC_USB_DIEPCTL4_EPTYPE_LSB: u32 = 0x12;
pub const GC_USB_DIEPCTL4_EPTYPE_MASK: u32 = 0xc0000;
pub const GC_USB_DIEPCTL4_EPTYPE_SIZE: u32 = 0x2;
pub const GC_USB_DIEPCTL4_EPTYPE_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL4_EPTYPE_OFFSET: u32 = 0x980;
pub const GC_USB_DIEPCTL4_STALL_LSB: u32 = 0x15;
pub const GC_USB_DIEPCTL4_STALL_MASK: u32 = 0x200000;
pub const GC_USB_DIEPCTL4_STALL_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL4_STALL_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL4_STALL_OFFSET: u32 = 0x980;
pub const GC_USB_DIEPCTL4_TXFNUM_LSB: u32 = 0x16;
pub const GC_USB_DIEPCTL4_TXFNUM_MASK: u32 = 0x3c00000;
pub const GC_USB_DIEPCTL4_TXFNUM_SIZE: u32 = 0x4;
pub const GC_USB_DIEPCTL4_TXFNUM_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL4_TXFNUM_OFFSET: u32 = 0x980;
pub const GC_USB_DIEPCTL4_CNAK_LSB: u32 = 0x1a;
pub const GC_USB_DIEPCTL4_CNAK_MASK: u32 = 0x4000000;
pub const GC_USB_DIEPCTL4_CNAK_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL4_CNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL4_CNAK_OFFSET: u32 = 0x980;
pub const GC_USB_DIEPCTL4_SNAK_LSB: u32 = 0x1b;
pub const GC_USB_DIEPCTL4_SNAK_MASK: u32 = 0x8000000;
pub const GC_USB_DIEPCTL4_SNAK_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL4_SNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL4_SNAK_OFFSET: u32 = 0x980;
pub const GC_USB_DIEPCTL4_SETD0PID_LSB: u32 = 0x1c;
pub const GC_USB_DIEPCTL4_SETD0PID_MASK: u32 = 0x10000000;
pub const GC_USB_DIEPCTL4_SETD0PID_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL4_SETD0PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL4_SETD0PID_OFFSET: u32 = 0x980;
pub const GC_USB_DIEPCTL4_SETD1PID_LSB: u32 = 0x1d;
pub const GC_USB_DIEPCTL4_SETD1PID_MASK: u32 = 0x20000000;
pub const GC_USB_DIEPCTL4_SETD1PID_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL4_SETD1PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL4_SETD1PID_OFFSET: u32 = 0x980;
pub const GC_USB_DIEPCTL4_EPDIS_LSB: u32 = 0x1e;
pub const GC_USB_DIEPCTL4_EPDIS_MASK: u32 = 0x40000000;
pub const GC_USB_DIEPCTL4_EPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL4_EPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL4_EPDIS_OFFSET: u32 = 0x980;
pub const GC_USB_DIEPCTL4_EPENA_LSB: u32 = 0x1f;
pub const GC_USB_DIEPCTL4_EPENA_MASK: u32 = 0x80000000;
pub const GC_USB_DIEPCTL4_EPENA_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL4_EPENA_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL4_EPENA_OFFSET: u32 = 0x980;
pub const GC_USB_DIEPINT4_XFERCOMPL_LSB: u32 = 0x0;
pub const GC_USB_DIEPINT4_XFERCOMPL_MASK: u32 = 0x1;
pub const GC_USB_DIEPINT4_XFERCOMPL_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT4_XFERCOMPL_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT4_XFERCOMPL_OFFSET: u32 = 0x988;
pub const GC_USB_DIEPINT4_EPDISBLD_LSB: u32 = 0x1;
pub const GC_USB_DIEPINT4_EPDISBLD_MASK: u32 = 0x2;
pub const GC_USB_DIEPINT4_EPDISBLD_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT4_EPDISBLD_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT4_EPDISBLD_OFFSET: u32 = 0x988;
pub const GC_USB_DIEPINT4_AHBERR_LSB: u32 = 0x2;
pub const GC_USB_DIEPINT4_AHBERR_MASK: u32 = 0x4;
pub const GC_USB_DIEPINT4_AHBERR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT4_AHBERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT4_AHBERR_OFFSET: u32 = 0x988;
pub const GC_USB_DIEPINT4_TIMEOUT_LSB: u32 = 0x3;
pub const GC_USB_DIEPINT4_TIMEOUT_MASK: u32 = 0x8;
pub const GC_USB_DIEPINT4_TIMEOUT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT4_TIMEOUT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT4_TIMEOUT_OFFSET: u32 = 0x988;
pub const GC_USB_DIEPINT4_INTKNTXFEMP_LSB: u32 = 0x4;
pub const GC_USB_DIEPINT4_INTKNTXFEMP_MASK: u32 = 0x10;
pub const GC_USB_DIEPINT4_INTKNTXFEMP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT4_INTKNTXFEMP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT4_INTKNTXFEMP_OFFSET: u32 = 0x988;
pub const GC_USB_DIEPINT4_INTKNEPMIS_LSB: u32 = 0x5;
pub const GC_USB_DIEPINT4_INTKNEPMIS_MASK: u32 = 0x20;
pub const GC_USB_DIEPINT4_INTKNEPMIS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT4_INTKNEPMIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT4_INTKNEPMIS_OFFSET: u32 = 0x988;
pub const GC_USB_DIEPINT4_INEPNAKEFF_LSB: u32 = 0x6;
pub const GC_USB_DIEPINT4_INEPNAKEFF_MASK: u32 = 0x40;
pub const GC_USB_DIEPINT4_INEPNAKEFF_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT4_INEPNAKEFF_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT4_INEPNAKEFF_OFFSET: u32 = 0x988;
pub const GC_USB_DIEPINT4_TXFEMP_LSB: u32 = 0x7;
pub const GC_USB_DIEPINT4_TXFEMP_MASK: u32 = 0x80;
pub const GC_USB_DIEPINT4_TXFEMP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT4_TXFEMP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT4_TXFEMP_OFFSET: u32 = 0x988;
pub const GC_USB_DIEPINT4_TXFIFOUNDRN_LSB: u32 = 0x8;
pub const GC_USB_DIEPINT4_TXFIFOUNDRN_MASK: u32 = 0x100;
pub const GC_USB_DIEPINT4_TXFIFOUNDRN_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT4_TXFIFOUNDRN_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT4_TXFIFOUNDRN_OFFSET: u32 = 0x988;
pub const GC_USB_DIEPINT4_BNAINTR_LSB: u32 = 0x9;
pub const GC_USB_DIEPINT4_BNAINTR_MASK: u32 = 0x200;
pub const GC_USB_DIEPINT4_BNAINTR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT4_BNAINTR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT4_BNAINTR_OFFSET: u32 = 0x988;
pub const GC_USB_DIEPINT4_PKTDRPSTS_LSB: u32 = 0xb;
pub const GC_USB_DIEPINT4_PKTDRPSTS_MASK: u32 = 0x800;
pub const GC_USB_DIEPINT4_PKTDRPSTS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT4_PKTDRPSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT4_PKTDRPSTS_OFFSET: u32 = 0x988;
pub const GC_USB_DIEPINT4_BBLEERR_LSB: u32 = 0xc;
pub const GC_USB_DIEPINT4_BBLEERR_MASK: u32 = 0x1000;
pub const GC_USB_DIEPINT4_BBLEERR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT4_BBLEERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT4_BBLEERR_OFFSET: u32 = 0x988;
pub const GC_USB_DIEPINT4_NAKINTRPT_LSB: u32 = 0xd;
pub const GC_USB_DIEPINT4_NAKINTRPT_MASK: u32 = 0x2000;
pub const GC_USB_DIEPINT4_NAKINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT4_NAKINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT4_NAKINTRPT_OFFSET: u32 = 0x988;
pub const GC_USB_DIEPINT4_NYETINTRPT_LSB: u32 = 0xe;
pub const GC_USB_DIEPINT4_NYETINTRPT_MASK: u32 = 0x4000;
pub const GC_USB_DIEPINT4_NYETINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT4_NYETINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT4_NYETINTRPT_OFFSET: u32 = 0x988;
pub const GC_USB_DIEPTSIZ4_XFERSIZE_LSB: u32 = 0x0;
pub const GC_USB_DIEPTSIZ4_XFERSIZE_MASK: u32 = 0x7ffff;
pub const GC_USB_DIEPTSIZ4_XFERSIZE_SIZE: u32 = 0x13;
pub const GC_USB_DIEPTSIZ4_XFERSIZE_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ4_XFERSIZE_OFFSET: u32 = 0x990;
pub const GC_USB_DIEPTSIZ4_PKTCNT_LSB: u32 = 0x13;
pub const GC_USB_DIEPTSIZ4_PKTCNT_MASK: u32 = 0x1ff80000;
pub const GC_USB_DIEPTSIZ4_PKTCNT_SIZE: u32 = 0xa;
pub const GC_USB_DIEPTSIZ4_PKTCNT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ4_PKTCNT_OFFSET: u32 = 0x990;
pub const GC_USB_DIEPTSIZ4_MC_LSB: u32 = 0x1d;
pub const GC_USB_DIEPTSIZ4_MC_MASK: u32 = 0x60000000;
pub const GC_USB_DIEPTSIZ4_MC_SIZE: u32 = 0x2;
pub const GC_USB_DIEPTSIZ4_MC_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ4_MC_OFFSET: u32 = 0x990;
pub const GC_USB_DIEPDMA4_DMAADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPDMA4_DMAADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DIEPDMA4_DMAADDR_SIZE: u32 = 0x20;
pub const GC_USB_DIEPDMA4_DMAADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMA4_DMAADDR_OFFSET: u32 = 0x994;
pub const GC_USB_DTXFSTS4_INEPTXFSPCAVAIL_LSB: u32 = 0x0;
pub const GC_USB_DTXFSTS4_INEPTXFSPCAVAIL_MASK: u32 = 0xffff;
pub const GC_USB_DTXFSTS4_INEPTXFSPCAVAIL_SIZE: u32 = 0x10;
pub const GC_USB_DTXFSTS4_INEPTXFSPCAVAIL_DEFAULT: u32 = 0x0;
pub const GC_USB_DTXFSTS4_INEPTXFSPCAVAIL_OFFSET: u32 = 0x998;
pub const GC_USB_DIEPDMAB4_DMABUFFERADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPDMAB4_DMABUFFERADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DIEPDMAB4_DMABUFFERADDR_SIZE: u32 = 0x20;
pub const GC_USB_DIEPDMAB4_DMABUFFERADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMAB4_DMABUFFERADDR_OFFSET: u32 = 0x99c;
pub const GC_USB_DIEPCTL5_MPS_LSB: u32 = 0x0;
pub const GC_USB_DIEPCTL5_MPS_MASK: u32 = 0x7ff;
pub const GC_USB_DIEPCTL5_MPS_SIZE: u32 = 0xb;
pub const GC_USB_DIEPCTL5_MPS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL5_MPS_OFFSET: u32 = 0x9a0;
pub const GC_USB_DIEPCTL5_USBACTEP_LSB: u32 = 0xf;
pub const GC_USB_DIEPCTL5_USBACTEP_MASK: u32 = 0x8000;
pub const GC_USB_DIEPCTL5_USBACTEP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL5_USBACTEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL5_USBACTEP_OFFSET: u32 = 0x9a0;
pub const GC_USB_DIEPCTL5_DPID_LSB: u32 = 0x10;
pub const GC_USB_DIEPCTL5_DPID_MASK: u32 = 0x10000;
pub const GC_USB_DIEPCTL5_DPID_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL5_DPID_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL5_DPID_OFFSET: u32 = 0x9a0;
pub const GC_USB_DIEPCTL5_NAKSTS_LSB: u32 = 0x11;
pub const GC_USB_DIEPCTL5_NAKSTS_MASK: u32 = 0x20000;
pub const GC_USB_DIEPCTL5_NAKSTS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL5_NAKSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL5_NAKSTS_OFFSET: u32 = 0x9a0;
pub const GC_USB_DIEPCTL5_EPTYPE_LSB: u32 = 0x12;
pub const GC_USB_DIEPCTL5_EPTYPE_MASK: u32 = 0xc0000;
pub const GC_USB_DIEPCTL5_EPTYPE_SIZE: u32 = 0x2;
pub const GC_USB_DIEPCTL5_EPTYPE_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL5_EPTYPE_OFFSET: u32 = 0x9a0;
pub const GC_USB_DIEPCTL5_STALL_LSB: u32 = 0x15;
pub const GC_USB_DIEPCTL5_STALL_MASK: u32 = 0x200000;
pub const GC_USB_DIEPCTL5_STALL_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL5_STALL_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL5_STALL_OFFSET: u32 = 0x9a0;
pub const GC_USB_DIEPCTL5_TXFNUM_LSB: u32 = 0x16;
pub const GC_USB_DIEPCTL5_TXFNUM_MASK: u32 = 0x3c00000;
pub const GC_USB_DIEPCTL5_TXFNUM_SIZE: u32 = 0x4;
pub const GC_USB_DIEPCTL5_TXFNUM_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL5_TXFNUM_OFFSET: u32 = 0x9a0;
pub const GC_USB_DIEPCTL5_CNAK_LSB: u32 = 0x1a;
pub const GC_USB_DIEPCTL5_CNAK_MASK: u32 = 0x4000000;
pub const GC_USB_DIEPCTL5_CNAK_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL5_CNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL5_CNAK_OFFSET: u32 = 0x9a0;
pub const GC_USB_DIEPCTL5_SNAK_LSB: u32 = 0x1b;
pub const GC_USB_DIEPCTL5_SNAK_MASK: u32 = 0x8000000;
pub const GC_USB_DIEPCTL5_SNAK_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL5_SNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL5_SNAK_OFFSET: u32 = 0x9a0;
pub const GC_USB_DIEPCTL5_SETD0PID_LSB: u32 = 0x1c;
pub const GC_USB_DIEPCTL5_SETD0PID_MASK: u32 = 0x10000000;
pub const GC_USB_DIEPCTL5_SETD0PID_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL5_SETD0PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL5_SETD0PID_OFFSET: u32 = 0x9a0;
pub const GC_USB_DIEPCTL5_SETD1PID_LSB: u32 = 0x1d;
pub const GC_USB_DIEPCTL5_SETD1PID_MASK: u32 = 0x20000000;
pub const GC_USB_DIEPCTL5_SETD1PID_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL5_SETD1PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL5_SETD1PID_OFFSET: u32 = 0x9a0;
pub const GC_USB_DIEPCTL5_EPDIS_LSB: u32 = 0x1e;
pub const GC_USB_DIEPCTL5_EPDIS_MASK: u32 = 0x40000000;
pub const GC_USB_DIEPCTL5_EPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL5_EPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL5_EPDIS_OFFSET: u32 = 0x9a0;
pub const GC_USB_DIEPCTL5_EPENA_LSB: u32 = 0x1f;
pub const GC_USB_DIEPCTL5_EPENA_MASK: u32 = 0x80000000;
pub const GC_USB_DIEPCTL5_EPENA_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL5_EPENA_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL5_EPENA_OFFSET: u32 = 0x9a0;
pub const GC_USB_DIEPINT5_XFERCOMPL_LSB: u32 = 0x0;
pub const GC_USB_DIEPINT5_XFERCOMPL_MASK: u32 = 0x1;
pub const GC_USB_DIEPINT5_XFERCOMPL_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT5_XFERCOMPL_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT5_XFERCOMPL_OFFSET: u32 = 0x9a8;
pub const GC_USB_DIEPINT5_EPDISBLD_LSB: u32 = 0x1;
pub const GC_USB_DIEPINT5_EPDISBLD_MASK: u32 = 0x2;
pub const GC_USB_DIEPINT5_EPDISBLD_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT5_EPDISBLD_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT5_EPDISBLD_OFFSET: u32 = 0x9a8;
pub const GC_USB_DIEPINT5_AHBERR_LSB: u32 = 0x2;
pub const GC_USB_DIEPINT5_AHBERR_MASK: u32 = 0x4;
pub const GC_USB_DIEPINT5_AHBERR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT5_AHBERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT5_AHBERR_OFFSET: u32 = 0x9a8;
pub const GC_USB_DIEPINT5_TIMEOUT_LSB: u32 = 0x3;
pub const GC_USB_DIEPINT5_TIMEOUT_MASK: u32 = 0x8;
pub const GC_USB_DIEPINT5_TIMEOUT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT5_TIMEOUT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT5_TIMEOUT_OFFSET: u32 = 0x9a8;
pub const GC_USB_DIEPINT5_INTKNTXFEMP_LSB: u32 = 0x4;
pub const GC_USB_DIEPINT5_INTKNTXFEMP_MASK: u32 = 0x10;
pub const GC_USB_DIEPINT5_INTKNTXFEMP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT5_INTKNTXFEMP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT5_INTKNTXFEMP_OFFSET: u32 = 0x9a8;
pub const GC_USB_DIEPINT5_INTKNEPMIS_LSB: u32 = 0x5;
pub const GC_USB_DIEPINT5_INTKNEPMIS_MASK: u32 = 0x20;
pub const GC_USB_DIEPINT5_INTKNEPMIS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT5_INTKNEPMIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT5_INTKNEPMIS_OFFSET: u32 = 0x9a8;
pub const GC_USB_DIEPINT5_INEPNAKEFF_LSB: u32 = 0x6;
pub const GC_USB_DIEPINT5_INEPNAKEFF_MASK: u32 = 0x40;
pub const GC_USB_DIEPINT5_INEPNAKEFF_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT5_INEPNAKEFF_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT5_INEPNAKEFF_OFFSET: u32 = 0x9a8;
pub const GC_USB_DIEPINT5_TXFEMP_LSB: u32 = 0x7;
pub const GC_USB_DIEPINT5_TXFEMP_MASK: u32 = 0x80;
pub const GC_USB_DIEPINT5_TXFEMP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT5_TXFEMP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT5_TXFEMP_OFFSET: u32 = 0x9a8;
pub const GC_USB_DIEPINT5_TXFIFOUNDRN_LSB: u32 = 0x8;
pub const GC_USB_DIEPINT5_TXFIFOUNDRN_MASK: u32 = 0x100;
pub const GC_USB_DIEPINT5_TXFIFOUNDRN_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT5_TXFIFOUNDRN_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT5_TXFIFOUNDRN_OFFSET: u32 = 0x9a8;
pub const GC_USB_DIEPINT5_BNAINTR_LSB: u32 = 0x9;
pub const GC_USB_DIEPINT5_BNAINTR_MASK: u32 = 0x200;
pub const GC_USB_DIEPINT5_BNAINTR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT5_BNAINTR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT5_BNAINTR_OFFSET: u32 = 0x9a8;
pub const GC_USB_DIEPINT5_PKTDRPSTS_LSB: u32 = 0xb;
pub const GC_USB_DIEPINT5_PKTDRPSTS_MASK: u32 = 0x800;
pub const GC_USB_DIEPINT5_PKTDRPSTS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT5_PKTDRPSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT5_PKTDRPSTS_OFFSET: u32 = 0x9a8;
pub const GC_USB_DIEPINT5_BBLEERR_LSB: u32 = 0xc;
pub const GC_USB_DIEPINT5_BBLEERR_MASK: u32 = 0x1000;
pub const GC_USB_DIEPINT5_BBLEERR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT5_BBLEERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT5_BBLEERR_OFFSET: u32 = 0x9a8;
pub const GC_USB_DIEPINT5_NAKINTRPT_LSB: u32 = 0xd;
pub const GC_USB_DIEPINT5_NAKINTRPT_MASK: u32 = 0x2000;
pub const GC_USB_DIEPINT5_NAKINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT5_NAKINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT5_NAKINTRPT_OFFSET: u32 = 0x9a8;
pub const GC_USB_DIEPINT5_NYETINTRPT_LSB: u32 = 0xe;
pub const GC_USB_DIEPINT5_NYETINTRPT_MASK: u32 = 0x4000;
pub const GC_USB_DIEPINT5_NYETINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT5_NYETINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT5_NYETINTRPT_OFFSET: u32 = 0x9a8;
pub const GC_USB_DIEPTSIZ5_XFERSIZE_LSB: u32 = 0x0;
pub const GC_USB_DIEPTSIZ5_XFERSIZE_MASK: u32 = 0x7ffff;
pub const GC_USB_DIEPTSIZ5_XFERSIZE_SIZE: u32 = 0x13;
pub const GC_USB_DIEPTSIZ5_XFERSIZE_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ5_XFERSIZE_OFFSET: u32 = 0x9b0;
pub const GC_USB_DIEPTSIZ5_PKTCNT_LSB: u32 = 0x13;
pub const GC_USB_DIEPTSIZ5_PKTCNT_MASK: u32 = 0x1ff80000;
pub const GC_USB_DIEPTSIZ5_PKTCNT_SIZE: u32 = 0xa;
pub const GC_USB_DIEPTSIZ5_PKTCNT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ5_PKTCNT_OFFSET: u32 = 0x9b0;
pub const GC_USB_DIEPTSIZ5_MC_LSB: u32 = 0x1d;
pub const GC_USB_DIEPTSIZ5_MC_MASK: u32 = 0x60000000;
pub const GC_USB_DIEPTSIZ5_MC_SIZE: u32 = 0x2;
pub const GC_USB_DIEPTSIZ5_MC_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ5_MC_OFFSET: u32 = 0x9b0;
pub const GC_USB_DIEPDMA5_DMAADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPDMA5_DMAADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DIEPDMA5_DMAADDR_SIZE: u32 = 0x20;
pub const GC_USB_DIEPDMA5_DMAADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMA5_DMAADDR_OFFSET: u32 = 0x9b4;
pub const GC_USB_DTXFSTS5_INEPTXFSPCAVAIL_LSB: u32 = 0x0;
pub const GC_USB_DTXFSTS5_INEPTXFSPCAVAIL_MASK: u32 = 0xffff;
pub const GC_USB_DTXFSTS5_INEPTXFSPCAVAIL_SIZE: u32 = 0x10;
pub const GC_USB_DTXFSTS5_INEPTXFSPCAVAIL_DEFAULT: u32 = 0x0;
pub const GC_USB_DTXFSTS5_INEPTXFSPCAVAIL_OFFSET: u32 = 0x9b8;
pub const GC_USB_DIEPDMAB5_DMABUFFERADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPDMAB5_DMABUFFERADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DIEPDMAB5_DMABUFFERADDR_SIZE: u32 = 0x20;
pub const GC_USB_DIEPDMAB5_DMABUFFERADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMAB5_DMABUFFERADDR_OFFSET: u32 = 0x9bc;
pub const GC_USB_DIEPCTL6_MPS_LSB: u32 = 0x0;
pub const GC_USB_DIEPCTL6_MPS_MASK: u32 = 0x7ff;
pub const GC_USB_DIEPCTL6_MPS_SIZE: u32 = 0xb;
pub const GC_USB_DIEPCTL6_MPS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL6_MPS_OFFSET: u32 = 0x9c0;
pub const GC_USB_DIEPCTL6_USBACTEP_LSB: u32 = 0xf;
pub const GC_USB_DIEPCTL6_USBACTEP_MASK: u32 = 0x8000;
pub const GC_USB_DIEPCTL6_USBACTEP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL6_USBACTEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL6_USBACTEP_OFFSET: u32 = 0x9c0;
pub const GC_USB_DIEPCTL6_DPID_LSB: u32 = 0x10;
pub const GC_USB_DIEPCTL6_DPID_MASK: u32 = 0x10000;
pub const GC_USB_DIEPCTL6_DPID_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL6_DPID_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL6_DPID_OFFSET: u32 = 0x9c0;
pub const GC_USB_DIEPCTL6_NAKSTS_LSB: u32 = 0x11;
pub const GC_USB_DIEPCTL6_NAKSTS_MASK: u32 = 0x20000;
pub const GC_USB_DIEPCTL6_NAKSTS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL6_NAKSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL6_NAKSTS_OFFSET: u32 = 0x9c0;
pub const GC_USB_DIEPCTL6_EPTYPE_LSB: u32 = 0x12;
pub const GC_USB_DIEPCTL6_EPTYPE_MASK: u32 = 0xc0000;
pub const GC_USB_DIEPCTL6_EPTYPE_SIZE: u32 = 0x2;
pub const GC_USB_DIEPCTL6_EPTYPE_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL6_EPTYPE_OFFSET: u32 = 0x9c0;
pub const GC_USB_DIEPCTL6_STALL_LSB: u32 = 0x15;
pub const GC_USB_DIEPCTL6_STALL_MASK: u32 = 0x200000;
pub const GC_USB_DIEPCTL6_STALL_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL6_STALL_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL6_STALL_OFFSET: u32 = 0x9c0;
pub const GC_USB_DIEPCTL6_TXFNUM_LSB: u32 = 0x16;
pub const GC_USB_DIEPCTL6_TXFNUM_MASK: u32 = 0x3c00000;
pub const GC_USB_DIEPCTL6_TXFNUM_SIZE: u32 = 0x4;
pub const GC_USB_DIEPCTL6_TXFNUM_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL6_TXFNUM_OFFSET: u32 = 0x9c0;
pub const GC_USB_DIEPCTL6_CNAK_LSB: u32 = 0x1a;
pub const GC_USB_DIEPCTL6_CNAK_MASK: u32 = 0x4000000;
pub const GC_USB_DIEPCTL6_CNAK_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL6_CNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL6_CNAK_OFFSET: u32 = 0x9c0;
pub const GC_USB_DIEPCTL6_SNAK_LSB: u32 = 0x1b;
pub const GC_USB_DIEPCTL6_SNAK_MASK: u32 = 0x8000000;
pub const GC_USB_DIEPCTL6_SNAK_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL6_SNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL6_SNAK_OFFSET: u32 = 0x9c0;
pub const GC_USB_DIEPCTL6_SETD0PID_LSB: u32 = 0x1c;
pub const GC_USB_DIEPCTL6_SETD0PID_MASK: u32 = 0x10000000;
pub const GC_USB_DIEPCTL6_SETD0PID_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL6_SETD0PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL6_SETD0PID_OFFSET: u32 = 0x9c0;
pub const GC_USB_DIEPCTL6_SETD1PID_LSB: u32 = 0x1d;
pub const GC_USB_DIEPCTL6_SETD1PID_MASK: u32 = 0x20000000;
pub const GC_USB_DIEPCTL6_SETD1PID_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL6_SETD1PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL6_SETD1PID_OFFSET: u32 = 0x9c0;
pub const GC_USB_DIEPCTL6_EPDIS_LSB: u32 = 0x1e;
pub const GC_USB_DIEPCTL6_EPDIS_MASK: u32 = 0x40000000;
pub const GC_USB_DIEPCTL6_EPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL6_EPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL6_EPDIS_OFFSET: u32 = 0x9c0;
pub const GC_USB_DIEPCTL6_EPENA_LSB: u32 = 0x1f;
pub const GC_USB_DIEPCTL6_EPENA_MASK: u32 = 0x80000000;
pub const GC_USB_DIEPCTL6_EPENA_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL6_EPENA_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL6_EPENA_OFFSET: u32 = 0x9c0;
pub const GC_USB_DIEPINT6_XFERCOMPL_LSB: u32 = 0x0;
pub const GC_USB_DIEPINT6_XFERCOMPL_MASK: u32 = 0x1;
pub const GC_USB_DIEPINT6_XFERCOMPL_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT6_XFERCOMPL_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT6_XFERCOMPL_OFFSET: u32 = 0x9c8;
pub const GC_USB_DIEPINT6_EPDISBLD_LSB: u32 = 0x1;
pub const GC_USB_DIEPINT6_EPDISBLD_MASK: u32 = 0x2;
pub const GC_USB_DIEPINT6_EPDISBLD_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT6_EPDISBLD_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT6_EPDISBLD_OFFSET: u32 = 0x9c8;
pub const GC_USB_DIEPINT6_AHBERR_LSB: u32 = 0x2;
pub const GC_USB_DIEPINT6_AHBERR_MASK: u32 = 0x4;
pub const GC_USB_DIEPINT6_AHBERR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT6_AHBERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT6_AHBERR_OFFSET: u32 = 0x9c8;
pub const GC_USB_DIEPINT6_TIMEOUT_LSB: u32 = 0x3;
pub const GC_USB_DIEPINT6_TIMEOUT_MASK: u32 = 0x8;
pub const GC_USB_DIEPINT6_TIMEOUT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT6_TIMEOUT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT6_TIMEOUT_OFFSET: u32 = 0x9c8;
pub const GC_USB_DIEPINT6_INTKNTXFEMP_LSB: u32 = 0x4;
pub const GC_USB_DIEPINT6_INTKNTXFEMP_MASK: u32 = 0x10;
pub const GC_USB_DIEPINT6_INTKNTXFEMP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT6_INTKNTXFEMP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT6_INTKNTXFEMP_OFFSET: u32 = 0x9c8;
pub const GC_USB_DIEPINT6_INTKNEPMIS_LSB: u32 = 0x5;
pub const GC_USB_DIEPINT6_INTKNEPMIS_MASK: u32 = 0x20;
pub const GC_USB_DIEPINT6_INTKNEPMIS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT6_INTKNEPMIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT6_INTKNEPMIS_OFFSET: u32 = 0x9c8;
pub const GC_USB_DIEPINT6_INEPNAKEFF_LSB: u32 = 0x6;
pub const GC_USB_DIEPINT6_INEPNAKEFF_MASK: u32 = 0x40;
pub const GC_USB_DIEPINT6_INEPNAKEFF_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT6_INEPNAKEFF_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT6_INEPNAKEFF_OFFSET: u32 = 0x9c8;
pub const GC_USB_DIEPINT6_TXFEMP_LSB: u32 = 0x7;
pub const GC_USB_DIEPINT6_TXFEMP_MASK: u32 = 0x80;
pub const GC_USB_DIEPINT6_TXFEMP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT6_TXFEMP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT6_TXFEMP_OFFSET: u32 = 0x9c8;
pub const GC_USB_DIEPINT6_TXFIFOUNDRN_LSB: u32 = 0x8;
pub const GC_USB_DIEPINT6_TXFIFOUNDRN_MASK: u32 = 0x100;
pub const GC_USB_DIEPINT6_TXFIFOUNDRN_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT6_TXFIFOUNDRN_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT6_TXFIFOUNDRN_OFFSET: u32 = 0x9c8;
pub const GC_USB_DIEPINT6_BNAINTR_LSB: u32 = 0x9;
pub const GC_USB_DIEPINT6_BNAINTR_MASK: u32 = 0x200;
pub const GC_USB_DIEPINT6_BNAINTR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT6_BNAINTR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT6_BNAINTR_OFFSET: u32 = 0x9c8;
pub const GC_USB_DIEPINT6_PKTDRPSTS_LSB: u32 = 0xb;
pub const GC_USB_DIEPINT6_PKTDRPSTS_MASK: u32 = 0x800;
pub const GC_USB_DIEPINT6_PKTDRPSTS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT6_PKTDRPSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT6_PKTDRPSTS_OFFSET: u32 = 0x9c8;
pub const GC_USB_DIEPINT6_BBLEERR_LSB: u32 = 0xc;
pub const GC_USB_DIEPINT6_BBLEERR_MASK: u32 = 0x1000;
pub const GC_USB_DIEPINT6_BBLEERR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT6_BBLEERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT6_BBLEERR_OFFSET: u32 = 0x9c8;
pub const GC_USB_DIEPINT6_NAKINTRPT_LSB: u32 = 0xd;
pub const GC_USB_DIEPINT6_NAKINTRPT_MASK: u32 = 0x2000;
pub const GC_USB_DIEPINT6_NAKINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT6_NAKINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT6_NAKINTRPT_OFFSET: u32 = 0x9c8;
pub const GC_USB_DIEPINT6_NYETINTRPT_LSB: u32 = 0xe;
pub const GC_USB_DIEPINT6_NYETINTRPT_MASK: u32 = 0x4000;
pub const GC_USB_DIEPINT6_NYETINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT6_NYETINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT6_NYETINTRPT_OFFSET: u32 = 0x9c8;
pub const GC_USB_DIEPTSIZ6_XFERSIZE_LSB: u32 = 0x0;
pub const GC_USB_DIEPTSIZ6_XFERSIZE_MASK: u32 = 0x7ffff;
pub const GC_USB_DIEPTSIZ6_XFERSIZE_SIZE: u32 = 0x13;
pub const GC_USB_DIEPTSIZ6_XFERSIZE_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ6_XFERSIZE_OFFSET: u32 = 0x9d0;
pub const GC_USB_DIEPTSIZ6_PKTCNT_LSB: u32 = 0x13;
pub const GC_USB_DIEPTSIZ6_PKTCNT_MASK: u32 = 0x1ff80000;
pub const GC_USB_DIEPTSIZ6_PKTCNT_SIZE: u32 = 0xa;
pub const GC_USB_DIEPTSIZ6_PKTCNT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ6_PKTCNT_OFFSET: u32 = 0x9d0;
pub const GC_USB_DIEPTSIZ6_MC_LSB: u32 = 0x1d;
pub const GC_USB_DIEPTSIZ6_MC_MASK: u32 = 0x60000000;
pub const GC_USB_DIEPTSIZ6_MC_SIZE: u32 = 0x2;
pub const GC_USB_DIEPTSIZ6_MC_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ6_MC_OFFSET: u32 = 0x9d0;
pub const GC_USB_DIEPDMA6_DMAADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPDMA6_DMAADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DIEPDMA6_DMAADDR_SIZE: u32 = 0x20;
pub const GC_USB_DIEPDMA6_DMAADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMA6_DMAADDR_OFFSET: u32 = 0x9d4;
pub const GC_USB_DTXFSTS6_INEPTXFSPCAVAIL_LSB: u32 = 0x0;
pub const GC_USB_DTXFSTS6_INEPTXFSPCAVAIL_MASK: u32 = 0xffff;
pub const GC_USB_DTXFSTS6_INEPTXFSPCAVAIL_SIZE: u32 = 0x10;
pub const GC_USB_DTXFSTS6_INEPTXFSPCAVAIL_DEFAULT: u32 = 0x0;
pub const GC_USB_DTXFSTS6_INEPTXFSPCAVAIL_OFFSET: u32 = 0x9d8;
pub const GC_USB_DIEPDMAB6_DMABUFFERADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPDMAB6_DMABUFFERADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DIEPDMAB6_DMABUFFERADDR_SIZE: u32 = 0x20;
pub const GC_USB_DIEPDMAB6_DMABUFFERADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMAB6_DMABUFFERADDR_OFFSET: u32 = 0x9dc;
pub const GC_USB_DIEPCTL7_MPS_LSB: u32 = 0x0;
pub const GC_USB_DIEPCTL7_MPS_MASK: u32 = 0x7ff;
pub const GC_USB_DIEPCTL7_MPS_SIZE: u32 = 0xb;
pub const GC_USB_DIEPCTL7_MPS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL7_MPS_OFFSET: u32 = 0x9e0;
pub const GC_USB_DIEPCTL7_USBACTEP_LSB: u32 = 0xf;
pub const GC_USB_DIEPCTL7_USBACTEP_MASK: u32 = 0x8000;
pub const GC_USB_DIEPCTL7_USBACTEP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL7_USBACTEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL7_USBACTEP_OFFSET: u32 = 0x9e0;
pub const GC_USB_DIEPCTL7_DPID_LSB: u32 = 0x10;
pub const GC_USB_DIEPCTL7_DPID_MASK: u32 = 0x10000;
pub const GC_USB_DIEPCTL7_DPID_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL7_DPID_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL7_DPID_OFFSET: u32 = 0x9e0;
pub const GC_USB_DIEPCTL7_NAKSTS_LSB: u32 = 0x11;
pub const GC_USB_DIEPCTL7_NAKSTS_MASK: u32 = 0x20000;
pub const GC_USB_DIEPCTL7_NAKSTS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL7_NAKSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL7_NAKSTS_OFFSET: u32 = 0x9e0;
pub const GC_USB_DIEPCTL7_EPTYPE_LSB: u32 = 0x12;
pub const GC_USB_DIEPCTL7_EPTYPE_MASK: u32 = 0xc0000;
pub const GC_USB_DIEPCTL7_EPTYPE_SIZE: u32 = 0x2;
pub const GC_USB_DIEPCTL7_EPTYPE_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL7_EPTYPE_OFFSET: u32 = 0x9e0;
pub const GC_USB_DIEPCTL7_STALL_LSB: u32 = 0x15;
pub const GC_USB_DIEPCTL7_STALL_MASK: u32 = 0x200000;
pub const GC_USB_DIEPCTL7_STALL_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL7_STALL_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL7_STALL_OFFSET: u32 = 0x9e0;
pub const GC_USB_DIEPCTL7_TXFNUM_LSB: u32 = 0x16;
pub const GC_USB_DIEPCTL7_TXFNUM_MASK: u32 = 0x3c00000;
pub const GC_USB_DIEPCTL7_TXFNUM_SIZE: u32 = 0x4;
pub const GC_USB_DIEPCTL7_TXFNUM_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL7_TXFNUM_OFFSET: u32 = 0x9e0;
pub const GC_USB_DIEPCTL7_CNAK_LSB: u32 = 0x1a;
pub const GC_USB_DIEPCTL7_CNAK_MASK: u32 = 0x4000000;
pub const GC_USB_DIEPCTL7_CNAK_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL7_CNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL7_CNAK_OFFSET: u32 = 0x9e0;
pub const GC_USB_DIEPCTL7_SNAK_LSB: u32 = 0x1b;
pub const GC_USB_DIEPCTL7_SNAK_MASK: u32 = 0x8000000;
pub const GC_USB_DIEPCTL7_SNAK_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL7_SNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL7_SNAK_OFFSET: u32 = 0x9e0;
pub const GC_USB_DIEPCTL7_SETD0PID_LSB: u32 = 0x1c;
pub const GC_USB_DIEPCTL7_SETD0PID_MASK: u32 = 0x10000000;
pub const GC_USB_DIEPCTL7_SETD0PID_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL7_SETD0PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL7_SETD0PID_OFFSET: u32 = 0x9e0;
pub const GC_USB_DIEPCTL7_SETD1PID_LSB: u32 = 0x1d;
pub const GC_USB_DIEPCTL7_SETD1PID_MASK: u32 = 0x20000000;
pub const GC_USB_DIEPCTL7_SETD1PID_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL7_SETD1PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL7_SETD1PID_OFFSET: u32 = 0x9e0;
pub const GC_USB_DIEPCTL7_EPDIS_LSB: u32 = 0x1e;
pub const GC_USB_DIEPCTL7_EPDIS_MASK: u32 = 0x40000000;
pub const GC_USB_DIEPCTL7_EPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL7_EPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL7_EPDIS_OFFSET: u32 = 0x9e0;
pub const GC_USB_DIEPCTL7_EPENA_LSB: u32 = 0x1f;
pub const GC_USB_DIEPCTL7_EPENA_MASK: u32 = 0x80000000;
pub const GC_USB_DIEPCTL7_EPENA_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL7_EPENA_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL7_EPENA_OFFSET: u32 = 0x9e0;
pub const GC_USB_DIEPINT7_XFERCOMPL_LSB: u32 = 0x0;
pub const GC_USB_DIEPINT7_XFERCOMPL_MASK: u32 = 0x1;
pub const GC_USB_DIEPINT7_XFERCOMPL_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT7_XFERCOMPL_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT7_XFERCOMPL_OFFSET: u32 = 0x9e8;
pub const GC_USB_DIEPINT7_EPDISBLD_LSB: u32 = 0x1;
pub const GC_USB_DIEPINT7_EPDISBLD_MASK: u32 = 0x2;
pub const GC_USB_DIEPINT7_EPDISBLD_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT7_EPDISBLD_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT7_EPDISBLD_OFFSET: u32 = 0x9e8;
pub const GC_USB_DIEPINT7_AHBERR_LSB: u32 = 0x2;
pub const GC_USB_DIEPINT7_AHBERR_MASK: u32 = 0x4;
pub const GC_USB_DIEPINT7_AHBERR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT7_AHBERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT7_AHBERR_OFFSET: u32 = 0x9e8;
pub const GC_USB_DIEPINT7_TIMEOUT_LSB: u32 = 0x3;
pub const GC_USB_DIEPINT7_TIMEOUT_MASK: u32 = 0x8;
pub const GC_USB_DIEPINT7_TIMEOUT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT7_TIMEOUT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT7_TIMEOUT_OFFSET: u32 = 0x9e8;
pub const GC_USB_DIEPINT7_INTKNTXFEMP_LSB: u32 = 0x4;
pub const GC_USB_DIEPINT7_INTKNTXFEMP_MASK: u32 = 0x10;
pub const GC_USB_DIEPINT7_INTKNTXFEMP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT7_INTKNTXFEMP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT7_INTKNTXFEMP_OFFSET: u32 = 0x9e8;
pub const GC_USB_DIEPINT7_INTKNEPMIS_LSB: u32 = 0x5;
pub const GC_USB_DIEPINT7_INTKNEPMIS_MASK: u32 = 0x20;
pub const GC_USB_DIEPINT7_INTKNEPMIS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT7_INTKNEPMIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT7_INTKNEPMIS_OFFSET: u32 = 0x9e8;
pub const GC_USB_DIEPINT7_INEPNAKEFF_LSB: u32 = 0x6;
pub const GC_USB_DIEPINT7_INEPNAKEFF_MASK: u32 = 0x40;
pub const GC_USB_DIEPINT7_INEPNAKEFF_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT7_INEPNAKEFF_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT7_INEPNAKEFF_OFFSET: u32 = 0x9e8;
pub const GC_USB_DIEPINT7_TXFEMP_LSB: u32 = 0x7;
pub const GC_USB_DIEPINT7_TXFEMP_MASK: u32 = 0x80;
pub const GC_USB_DIEPINT7_TXFEMP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT7_TXFEMP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT7_TXFEMP_OFFSET: u32 = 0x9e8;
pub const GC_USB_DIEPINT7_TXFIFOUNDRN_LSB: u32 = 0x8;
pub const GC_USB_DIEPINT7_TXFIFOUNDRN_MASK: u32 = 0x100;
pub const GC_USB_DIEPINT7_TXFIFOUNDRN_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT7_TXFIFOUNDRN_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT7_TXFIFOUNDRN_OFFSET: u32 = 0x9e8;
pub const GC_USB_DIEPINT7_BNAINTR_LSB: u32 = 0x9;
pub const GC_USB_DIEPINT7_BNAINTR_MASK: u32 = 0x200;
pub const GC_USB_DIEPINT7_BNAINTR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT7_BNAINTR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT7_BNAINTR_OFFSET: u32 = 0x9e8;
pub const GC_USB_DIEPINT7_PKTDRPSTS_LSB: u32 = 0xb;
pub const GC_USB_DIEPINT7_PKTDRPSTS_MASK: u32 = 0x800;
pub const GC_USB_DIEPINT7_PKTDRPSTS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT7_PKTDRPSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT7_PKTDRPSTS_OFFSET: u32 = 0x9e8;
pub const GC_USB_DIEPINT7_BBLEERR_LSB: u32 = 0xc;
pub const GC_USB_DIEPINT7_BBLEERR_MASK: u32 = 0x1000;
pub const GC_USB_DIEPINT7_BBLEERR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT7_BBLEERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT7_BBLEERR_OFFSET: u32 = 0x9e8;
pub const GC_USB_DIEPINT7_NAKINTRPT_LSB: u32 = 0xd;
pub const GC_USB_DIEPINT7_NAKINTRPT_MASK: u32 = 0x2000;
pub const GC_USB_DIEPINT7_NAKINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT7_NAKINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT7_NAKINTRPT_OFFSET: u32 = 0x9e8;
pub const GC_USB_DIEPINT7_NYETINTRPT_LSB: u32 = 0xe;
pub const GC_USB_DIEPINT7_NYETINTRPT_MASK: u32 = 0x4000;
pub const GC_USB_DIEPINT7_NYETINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT7_NYETINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT7_NYETINTRPT_OFFSET: u32 = 0x9e8;
pub const GC_USB_DIEPTSIZ7_XFERSIZE_LSB: u32 = 0x0;
pub const GC_USB_DIEPTSIZ7_XFERSIZE_MASK: u32 = 0x7ffff;
pub const GC_USB_DIEPTSIZ7_XFERSIZE_SIZE: u32 = 0x13;
pub const GC_USB_DIEPTSIZ7_XFERSIZE_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ7_XFERSIZE_OFFSET: u32 = 0x9f0;
pub const GC_USB_DIEPTSIZ7_PKTCNT_LSB: u32 = 0x13;
pub const GC_USB_DIEPTSIZ7_PKTCNT_MASK: u32 = 0x1ff80000;
pub const GC_USB_DIEPTSIZ7_PKTCNT_SIZE: u32 = 0xa;
pub const GC_USB_DIEPTSIZ7_PKTCNT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ7_PKTCNT_OFFSET: u32 = 0x9f0;
pub const GC_USB_DIEPTSIZ7_MC_LSB: u32 = 0x1d;
pub const GC_USB_DIEPTSIZ7_MC_MASK: u32 = 0x60000000;
pub const GC_USB_DIEPTSIZ7_MC_SIZE: u32 = 0x2;
pub const GC_USB_DIEPTSIZ7_MC_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ7_MC_OFFSET: u32 = 0x9f0;
pub const GC_USB_DIEPDMA7_DMAADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPDMA7_DMAADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DIEPDMA7_DMAADDR_SIZE: u32 = 0x20;
pub const GC_USB_DIEPDMA7_DMAADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMA7_DMAADDR_OFFSET: u32 = 0x9f4;
pub const GC_USB_DTXFSTS7_INEPTXFSPCAVAIL_LSB: u32 = 0x0;
pub const GC_USB_DTXFSTS7_INEPTXFSPCAVAIL_MASK: u32 = 0xffff;
pub const GC_USB_DTXFSTS7_INEPTXFSPCAVAIL_SIZE: u32 = 0x10;
pub const GC_USB_DTXFSTS7_INEPTXFSPCAVAIL_DEFAULT: u32 = 0x0;
pub const GC_USB_DTXFSTS7_INEPTXFSPCAVAIL_OFFSET: u32 = 0x9f8;
pub const GC_USB_DIEPDMAB7_DMABUFFERADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPDMAB7_DMABUFFERADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DIEPDMAB7_DMABUFFERADDR_SIZE: u32 = 0x20;
pub const GC_USB_DIEPDMAB7_DMABUFFERADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMAB7_DMABUFFERADDR_OFFSET: u32 = 0x9fc;
pub const GC_USB_DIEPCTL8_MPS_LSB: u32 = 0x0;
pub const GC_USB_DIEPCTL8_MPS_MASK: u32 = 0x7ff;
pub const GC_USB_DIEPCTL8_MPS_SIZE: u32 = 0xb;
pub const GC_USB_DIEPCTL8_MPS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL8_MPS_OFFSET: u32 = 0xa00;
pub const GC_USB_DIEPCTL8_USBACTEP_LSB: u32 = 0xf;
pub const GC_USB_DIEPCTL8_USBACTEP_MASK: u32 = 0x8000;
pub const GC_USB_DIEPCTL8_USBACTEP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL8_USBACTEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL8_USBACTEP_OFFSET: u32 = 0xa00;
pub const GC_USB_DIEPCTL8_DPID_LSB: u32 = 0x10;
pub const GC_USB_DIEPCTL8_DPID_MASK: u32 = 0x10000;
pub const GC_USB_DIEPCTL8_DPID_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL8_DPID_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL8_DPID_OFFSET: u32 = 0xa00;
pub const GC_USB_DIEPCTL8_NAKSTS_LSB: u32 = 0x11;
pub const GC_USB_DIEPCTL8_NAKSTS_MASK: u32 = 0x20000;
pub const GC_USB_DIEPCTL8_NAKSTS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL8_NAKSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL8_NAKSTS_OFFSET: u32 = 0xa00;
pub const GC_USB_DIEPCTL8_EPTYPE_LSB: u32 = 0x12;
pub const GC_USB_DIEPCTL8_EPTYPE_MASK: u32 = 0xc0000;
pub const GC_USB_DIEPCTL8_EPTYPE_SIZE: u32 = 0x2;
pub const GC_USB_DIEPCTL8_EPTYPE_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL8_EPTYPE_OFFSET: u32 = 0xa00;
pub const GC_USB_DIEPCTL8_STALL_LSB: u32 = 0x15;
pub const GC_USB_DIEPCTL8_STALL_MASK: u32 = 0x200000;
pub const GC_USB_DIEPCTL8_STALL_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL8_STALL_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL8_STALL_OFFSET: u32 = 0xa00;
pub const GC_USB_DIEPCTL8_TXFNUM_LSB: u32 = 0x16;
pub const GC_USB_DIEPCTL8_TXFNUM_MASK: u32 = 0x3c00000;
pub const GC_USB_DIEPCTL8_TXFNUM_SIZE: u32 = 0x4;
pub const GC_USB_DIEPCTL8_TXFNUM_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL8_TXFNUM_OFFSET: u32 = 0xa00;
pub const GC_USB_DIEPCTL8_CNAK_LSB: u32 = 0x1a;
pub const GC_USB_DIEPCTL8_CNAK_MASK: u32 = 0x4000000;
pub const GC_USB_DIEPCTL8_CNAK_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL8_CNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL8_CNAK_OFFSET: u32 = 0xa00;
pub const GC_USB_DIEPCTL8_SNAK_LSB: u32 = 0x1b;
pub const GC_USB_DIEPCTL8_SNAK_MASK: u32 = 0x8000000;
pub const GC_USB_DIEPCTL8_SNAK_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL8_SNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL8_SNAK_OFFSET: u32 = 0xa00;
pub const GC_USB_DIEPCTL8_SETD0PID_LSB: u32 = 0x1c;
pub const GC_USB_DIEPCTL8_SETD0PID_MASK: u32 = 0x10000000;
pub const GC_USB_DIEPCTL8_SETD0PID_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL8_SETD0PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL8_SETD0PID_OFFSET: u32 = 0xa00;
pub const GC_USB_DIEPCTL8_SETD1PID_LSB: u32 = 0x1d;
pub const GC_USB_DIEPCTL8_SETD1PID_MASK: u32 = 0x20000000;
pub const GC_USB_DIEPCTL8_SETD1PID_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL8_SETD1PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL8_SETD1PID_OFFSET: u32 = 0xa00;
pub const GC_USB_DIEPCTL8_EPDIS_LSB: u32 = 0x1e;
pub const GC_USB_DIEPCTL8_EPDIS_MASK: u32 = 0x40000000;
pub const GC_USB_DIEPCTL8_EPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL8_EPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL8_EPDIS_OFFSET: u32 = 0xa00;
pub const GC_USB_DIEPCTL8_EPENA_LSB: u32 = 0x1f;
pub const GC_USB_DIEPCTL8_EPENA_MASK: u32 = 0x80000000;
pub const GC_USB_DIEPCTL8_EPENA_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL8_EPENA_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL8_EPENA_OFFSET: u32 = 0xa00;
pub const GC_USB_DIEPINT8_XFERCOMPL_LSB: u32 = 0x0;
pub const GC_USB_DIEPINT8_XFERCOMPL_MASK: u32 = 0x1;
pub const GC_USB_DIEPINT8_XFERCOMPL_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT8_XFERCOMPL_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT8_XFERCOMPL_OFFSET: u32 = 0xa08;
pub const GC_USB_DIEPINT8_EPDISBLD_LSB: u32 = 0x1;
pub const GC_USB_DIEPINT8_EPDISBLD_MASK: u32 = 0x2;
pub const GC_USB_DIEPINT8_EPDISBLD_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT8_EPDISBLD_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT8_EPDISBLD_OFFSET: u32 = 0xa08;
pub const GC_USB_DIEPINT8_AHBERR_LSB: u32 = 0x2;
pub const GC_USB_DIEPINT8_AHBERR_MASK: u32 = 0x4;
pub const GC_USB_DIEPINT8_AHBERR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT8_AHBERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT8_AHBERR_OFFSET: u32 = 0xa08;
pub const GC_USB_DIEPINT8_TIMEOUT_LSB: u32 = 0x3;
pub const GC_USB_DIEPINT8_TIMEOUT_MASK: u32 = 0x8;
pub const GC_USB_DIEPINT8_TIMEOUT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT8_TIMEOUT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT8_TIMEOUT_OFFSET: u32 = 0xa08;
pub const GC_USB_DIEPINT8_INTKNTXFEMP_LSB: u32 = 0x4;
pub const GC_USB_DIEPINT8_INTKNTXFEMP_MASK: u32 = 0x10;
pub const GC_USB_DIEPINT8_INTKNTXFEMP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT8_INTKNTXFEMP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT8_INTKNTXFEMP_OFFSET: u32 = 0xa08;
pub const GC_USB_DIEPINT8_INTKNEPMIS_LSB: u32 = 0x5;
pub const GC_USB_DIEPINT8_INTKNEPMIS_MASK: u32 = 0x20;
pub const GC_USB_DIEPINT8_INTKNEPMIS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT8_INTKNEPMIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT8_INTKNEPMIS_OFFSET: u32 = 0xa08;
pub const GC_USB_DIEPINT8_INEPNAKEFF_LSB: u32 = 0x6;
pub const GC_USB_DIEPINT8_INEPNAKEFF_MASK: u32 = 0x40;
pub const GC_USB_DIEPINT8_INEPNAKEFF_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT8_INEPNAKEFF_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT8_INEPNAKEFF_OFFSET: u32 = 0xa08;
pub const GC_USB_DIEPINT8_TXFEMP_LSB: u32 = 0x7;
pub const GC_USB_DIEPINT8_TXFEMP_MASK: u32 = 0x80;
pub const GC_USB_DIEPINT8_TXFEMP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT8_TXFEMP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT8_TXFEMP_OFFSET: u32 = 0xa08;
pub const GC_USB_DIEPINT8_TXFIFOUNDRN_LSB: u32 = 0x8;
pub const GC_USB_DIEPINT8_TXFIFOUNDRN_MASK: u32 = 0x100;
pub const GC_USB_DIEPINT8_TXFIFOUNDRN_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT8_TXFIFOUNDRN_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT8_TXFIFOUNDRN_OFFSET: u32 = 0xa08;
pub const GC_USB_DIEPINT8_BNAINTR_LSB: u32 = 0x9;
pub const GC_USB_DIEPINT8_BNAINTR_MASK: u32 = 0x200;
pub const GC_USB_DIEPINT8_BNAINTR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT8_BNAINTR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT8_BNAINTR_OFFSET: u32 = 0xa08;
pub const GC_USB_DIEPINT8_PKTDRPSTS_LSB: u32 = 0xb;
pub const GC_USB_DIEPINT8_PKTDRPSTS_MASK: u32 = 0x800;
pub const GC_USB_DIEPINT8_PKTDRPSTS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT8_PKTDRPSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT8_PKTDRPSTS_OFFSET: u32 = 0xa08;
pub const GC_USB_DIEPINT8_BBLEERR_LSB: u32 = 0xc;
pub const GC_USB_DIEPINT8_BBLEERR_MASK: u32 = 0x1000;
pub const GC_USB_DIEPINT8_BBLEERR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT8_BBLEERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT8_BBLEERR_OFFSET: u32 = 0xa08;
pub const GC_USB_DIEPINT8_NAKINTRPT_LSB: u32 = 0xd;
pub const GC_USB_DIEPINT8_NAKINTRPT_MASK: u32 = 0x2000;
pub const GC_USB_DIEPINT8_NAKINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT8_NAKINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT8_NAKINTRPT_OFFSET: u32 = 0xa08;
pub const GC_USB_DIEPINT8_NYETINTRPT_LSB: u32 = 0xe;
pub const GC_USB_DIEPINT8_NYETINTRPT_MASK: u32 = 0x4000;
pub const GC_USB_DIEPINT8_NYETINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT8_NYETINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT8_NYETINTRPT_OFFSET: u32 = 0xa08;
pub const GC_USB_DIEPTSIZ8_XFERSIZE_LSB: u32 = 0x0;
pub const GC_USB_DIEPTSIZ8_XFERSIZE_MASK: u32 = 0x7ffff;
pub const GC_USB_DIEPTSIZ8_XFERSIZE_SIZE: u32 = 0x13;
pub const GC_USB_DIEPTSIZ8_XFERSIZE_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ8_XFERSIZE_OFFSET: u32 = 0xa10;
pub const GC_USB_DIEPTSIZ8_PKTCNT_LSB: u32 = 0x13;
pub const GC_USB_DIEPTSIZ8_PKTCNT_MASK: u32 = 0x1ff80000;
pub const GC_USB_DIEPTSIZ8_PKTCNT_SIZE: u32 = 0xa;
pub const GC_USB_DIEPTSIZ8_PKTCNT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ8_PKTCNT_OFFSET: u32 = 0xa10;
pub const GC_USB_DIEPTSIZ8_MC_LSB: u32 = 0x1d;
pub const GC_USB_DIEPTSIZ8_MC_MASK: u32 = 0x60000000;
pub const GC_USB_DIEPTSIZ8_MC_SIZE: u32 = 0x2;
pub const GC_USB_DIEPTSIZ8_MC_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ8_MC_OFFSET: u32 = 0xa10;
pub const GC_USB_DIEPDMA8_DMAADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPDMA8_DMAADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DIEPDMA8_DMAADDR_SIZE: u32 = 0x20;
pub const GC_USB_DIEPDMA8_DMAADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMA8_DMAADDR_OFFSET: u32 = 0xa14;
pub const GC_USB_DTXFSTS8_INEPTXFSPCAVAIL_LSB: u32 = 0x0;
pub const GC_USB_DTXFSTS8_INEPTXFSPCAVAIL_MASK: u32 = 0xffff;
pub const GC_USB_DTXFSTS8_INEPTXFSPCAVAIL_SIZE: u32 = 0x10;
pub const GC_USB_DTXFSTS8_INEPTXFSPCAVAIL_DEFAULT: u32 = 0x0;
pub const GC_USB_DTXFSTS8_INEPTXFSPCAVAIL_OFFSET: u32 = 0xa18;
pub const GC_USB_DIEPDMAB8_DMABUFFERADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPDMAB8_DMABUFFERADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DIEPDMAB8_DMABUFFERADDR_SIZE: u32 = 0x20;
pub const GC_USB_DIEPDMAB8_DMABUFFERADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMAB8_DMABUFFERADDR_OFFSET: u32 = 0xa1c;
pub const GC_USB_DIEPCTL9_MPS_LSB: u32 = 0x0;
pub const GC_USB_DIEPCTL9_MPS_MASK: u32 = 0x7ff;
pub const GC_USB_DIEPCTL9_MPS_SIZE: u32 = 0xb;
pub const GC_USB_DIEPCTL9_MPS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL9_MPS_OFFSET: u32 = 0xa20;
pub const GC_USB_DIEPCTL9_USBACTEP_LSB: u32 = 0xf;
pub const GC_USB_DIEPCTL9_USBACTEP_MASK: u32 = 0x8000;
pub const GC_USB_DIEPCTL9_USBACTEP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL9_USBACTEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL9_USBACTEP_OFFSET: u32 = 0xa20;
pub const GC_USB_DIEPCTL9_DPID_LSB: u32 = 0x10;
pub const GC_USB_DIEPCTL9_DPID_MASK: u32 = 0x10000;
pub const GC_USB_DIEPCTL9_DPID_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL9_DPID_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL9_DPID_OFFSET: u32 = 0xa20;
pub const GC_USB_DIEPCTL9_NAKSTS_LSB: u32 = 0x11;
pub const GC_USB_DIEPCTL9_NAKSTS_MASK: u32 = 0x20000;
pub const GC_USB_DIEPCTL9_NAKSTS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL9_NAKSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL9_NAKSTS_OFFSET: u32 = 0xa20;
pub const GC_USB_DIEPCTL9_EPTYPE_LSB: u32 = 0x12;
pub const GC_USB_DIEPCTL9_EPTYPE_MASK: u32 = 0xc0000;
pub const GC_USB_DIEPCTL9_EPTYPE_SIZE: u32 = 0x2;
pub const GC_USB_DIEPCTL9_EPTYPE_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL9_EPTYPE_OFFSET: u32 = 0xa20;
pub const GC_USB_DIEPCTL9_STALL_LSB: u32 = 0x15;
pub const GC_USB_DIEPCTL9_STALL_MASK: u32 = 0x200000;
pub const GC_USB_DIEPCTL9_STALL_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL9_STALL_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL9_STALL_OFFSET: u32 = 0xa20;
pub const GC_USB_DIEPCTL9_TXFNUM_LSB: u32 = 0x16;
pub const GC_USB_DIEPCTL9_TXFNUM_MASK: u32 = 0x3c00000;
pub const GC_USB_DIEPCTL9_TXFNUM_SIZE: u32 = 0x4;
pub const GC_USB_DIEPCTL9_TXFNUM_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL9_TXFNUM_OFFSET: u32 = 0xa20;
pub const GC_USB_DIEPCTL9_CNAK_LSB: u32 = 0x1a;
pub const GC_USB_DIEPCTL9_CNAK_MASK: u32 = 0x4000000;
pub const GC_USB_DIEPCTL9_CNAK_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL9_CNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL9_CNAK_OFFSET: u32 = 0xa20;
pub const GC_USB_DIEPCTL9_SNAK_LSB: u32 = 0x1b;
pub const GC_USB_DIEPCTL9_SNAK_MASK: u32 = 0x8000000;
pub const GC_USB_DIEPCTL9_SNAK_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL9_SNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL9_SNAK_OFFSET: u32 = 0xa20;
pub const GC_USB_DIEPCTL9_SETD0PID_LSB: u32 = 0x1c;
pub const GC_USB_DIEPCTL9_SETD0PID_MASK: u32 = 0x10000000;
pub const GC_USB_DIEPCTL9_SETD0PID_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL9_SETD0PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL9_SETD0PID_OFFSET: u32 = 0xa20;
pub const GC_USB_DIEPCTL9_SETD1PID_LSB: u32 = 0x1d;
pub const GC_USB_DIEPCTL9_SETD1PID_MASK: u32 = 0x20000000;
pub const GC_USB_DIEPCTL9_SETD1PID_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL9_SETD1PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL9_SETD1PID_OFFSET: u32 = 0xa20;
pub const GC_USB_DIEPCTL9_EPDIS_LSB: u32 = 0x1e;
pub const GC_USB_DIEPCTL9_EPDIS_MASK: u32 = 0x40000000;
pub const GC_USB_DIEPCTL9_EPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL9_EPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL9_EPDIS_OFFSET: u32 = 0xa20;
pub const GC_USB_DIEPCTL9_EPENA_LSB: u32 = 0x1f;
pub const GC_USB_DIEPCTL9_EPENA_MASK: u32 = 0x80000000;
pub const GC_USB_DIEPCTL9_EPENA_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL9_EPENA_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL9_EPENA_OFFSET: u32 = 0xa20;
pub const GC_USB_DIEPINT9_XFERCOMPL_LSB: u32 = 0x0;
pub const GC_USB_DIEPINT9_XFERCOMPL_MASK: u32 = 0x1;
pub const GC_USB_DIEPINT9_XFERCOMPL_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT9_XFERCOMPL_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT9_XFERCOMPL_OFFSET: u32 = 0xa28;
pub const GC_USB_DIEPINT9_EPDISBLD_LSB: u32 = 0x1;
pub const GC_USB_DIEPINT9_EPDISBLD_MASK: u32 = 0x2;
pub const GC_USB_DIEPINT9_EPDISBLD_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT9_EPDISBLD_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT9_EPDISBLD_OFFSET: u32 = 0xa28;
pub const GC_USB_DIEPINT9_AHBERR_LSB: u32 = 0x2;
pub const GC_USB_DIEPINT9_AHBERR_MASK: u32 = 0x4;
pub const GC_USB_DIEPINT9_AHBERR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT9_AHBERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT9_AHBERR_OFFSET: u32 = 0xa28;
pub const GC_USB_DIEPINT9_TIMEOUT_LSB: u32 = 0x3;
pub const GC_USB_DIEPINT9_TIMEOUT_MASK: u32 = 0x8;
pub const GC_USB_DIEPINT9_TIMEOUT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT9_TIMEOUT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT9_TIMEOUT_OFFSET: u32 = 0xa28;
pub const GC_USB_DIEPINT9_INTKNTXFEMP_LSB: u32 = 0x4;
pub const GC_USB_DIEPINT9_INTKNTXFEMP_MASK: u32 = 0x10;
pub const GC_USB_DIEPINT9_INTKNTXFEMP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT9_INTKNTXFEMP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT9_INTKNTXFEMP_OFFSET: u32 = 0xa28;
pub const GC_USB_DIEPINT9_INTKNEPMIS_LSB: u32 = 0x5;
pub const GC_USB_DIEPINT9_INTKNEPMIS_MASK: u32 = 0x20;
pub const GC_USB_DIEPINT9_INTKNEPMIS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT9_INTKNEPMIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT9_INTKNEPMIS_OFFSET: u32 = 0xa28;
pub const GC_USB_DIEPINT9_INEPNAKEFF_LSB: u32 = 0x6;
pub const GC_USB_DIEPINT9_INEPNAKEFF_MASK: u32 = 0x40;
pub const GC_USB_DIEPINT9_INEPNAKEFF_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT9_INEPNAKEFF_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT9_INEPNAKEFF_OFFSET: u32 = 0xa28;
pub const GC_USB_DIEPINT9_TXFEMP_LSB: u32 = 0x7;
pub const GC_USB_DIEPINT9_TXFEMP_MASK: u32 = 0x80;
pub const GC_USB_DIEPINT9_TXFEMP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT9_TXFEMP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT9_TXFEMP_OFFSET: u32 = 0xa28;
pub const GC_USB_DIEPINT9_TXFIFOUNDRN_LSB: u32 = 0x8;
pub const GC_USB_DIEPINT9_TXFIFOUNDRN_MASK: u32 = 0x100;
pub const GC_USB_DIEPINT9_TXFIFOUNDRN_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT9_TXFIFOUNDRN_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT9_TXFIFOUNDRN_OFFSET: u32 = 0xa28;
pub const GC_USB_DIEPINT9_BNAINTR_LSB: u32 = 0x9;
pub const GC_USB_DIEPINT9_BNAINTR_MASK: u32 = 0x200;
pub const GC_USB_DIEPINT9_BNAINTR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT9_BNAINTR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT9_BNAINTR_OFFSET: u32 = 0xa28;
pub const GC_USB_DIEPINT9_PKTDRPSTS_LSB: u32 = 0xb;
pub const GC_USB_DIEPINT9_PKTDRPSTS_MASK: u32 = 0x800;
pub const GC_USB_DIEPINT9_PKTDRPSTS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT9_PKTDRPSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT9_PKTDRPSTS_OFFSET: u32 = 0xa28;
pub const GC_USB_DIEPINT9_BBLEERR_LSB: u32 = 0xc;
pub const GC_USB_DIEPINT9_BBLEERR_MASK: u32 = 0x1000;
pub const GC_USB_DIEPINT9_BBLEERR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT9_BBLEERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT9_BBLEERR_OFFSET: u32 = 0xa28;
pub const GC_USB_DIEPINT9_NAKINTRPT_LSB: u32 = 0xd;
pub const GC_USB_DIEPINT9_NAKINTRPT_MASK: u32 = 0x2000;
pub const GC_USB_DIEPINT9_NAKINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT9_NAKINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT9_NAKINTRPT_OFFSET: u32 = 0xa28;
pub const GC_USB_DIEPINT9_NYETINTRPT_LSB: u32 = 0xe;
pub const GC_USB_DIEPINT9_NYETINTRPT_MASK: u32 = 0x4000;
pub const GC_USB_DIEPINT9_NYETINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT9_NYETINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT9_NYETINTRPT_OFFSET: u32 = 0xa28;
pub const GC_USB_DIEPTSIZ9_XFERSIZE_LSB: u32 = 0x0;
pub const GC_USB_DIEPTSIZ9_XFERSIZE_MASK: u32 = 0x7ffff;
pub const GC_USB_DIEPTSIZ9_XFERSIZE_SIZE: u32 = 0x13;
pub const GC_USB_DIEPTSIZ9_XFERSIZE_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ9_XFERSIZE_OFFSET: u32 = 0xa30;
pub const GC_USB_DIEPTSIZ9_PKTCNT_LSB: u32 = 0x13;
pub const GC_USB_DIEPTSIZ9_PKTCNT_MASK: u32 = 0x1ff80000;
pub const GC_USB_DIEPTSIZ9_PKTCNT_SIZE: u32 = 0xa;
pub const GC_USB_DIEPTSIZ9_PKTCNT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ9_PKTCNT_OFFSET: u32 = 0xa30;
pub const GC_USB_DIEPTSIZ9_MC_LSB: u32 = 0x1d;
pub const GC_USB_DIEPTSIZ9_MC_MASK: u32 = 0x60000000;
pub const GC_USB_DIEPTSIZ9_MC_SIZE: u32 = 0x2;
pub const GC_USB_DIEPTSIZ9_MC_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ9_MC_OFFSET: u32 = 0xa30;
pub const GC_USB_DIEPDMA9_DMAADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPDMA9_DMAADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DIEPDMA9_DMAADDR_SIZE: u32 = 0x20;
pub const GC_USB_DIEPDMA9_DMAADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMA9_DMAADDR_OFFSET: u32 = 0xa34;
pub const GC_USB_DTXFSTS9_INEPTXFSPCAVAIL_LSB: u32 = 0x0;
pub const GC_USB_DTXFSTS9_INEPTXFSPCAVAIL_MASK: u32 = 0xffff;
pub const GC_USB_DTXFSTS9_INEPTXFSPCAVAIL_SIZE: u32 = 0x10;
pub const GC_USB_DTXFSTS9_INEPTXFSPCAVAIL_DEFAULT: u32 = 0x0;
pub const GC_USB_DTXFSTS9_INEPTXFSPCAVAIL_OFFSET: u32 = 0xa38;
pub const GC_USB_DIEPDMAB9_DMABUFFERADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPDMAB9_DMABUFFERADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DIEPDMAB9_DMABUFFERADDR_SIZE: u32 = 0x20;
pub const GC_USB_DIEPDMAB9_DMABUFFERADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMAB9_DMABUFFERADDR_OFFSET: u32 = 0xa3c;
pub const GC_USB_DIEPCTL10_MPS_LSB: u32 = 0x0;
pub const GC_USB_DIEPCTL10_MPS_MASK: u32 = 0x7ff;
pub const GC_USB_DIEPCTL10_MPS_SIZE: u32 = 0xb;
pub const GC_USB_DIEPCTL10_MPS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL10_MPS_OFFSET: u32 = 0xa40;
pub const GC_USB_DIEPCTL10_USBACTEP_LSB: u32 = 0xf;
pub const GC_USB_DIEPCTL10_USBACTEP_MASK: u32 = 0x8000;
pub const GC_USB_DIEPCTL10_USBACTEP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL10_USBACTEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL10_USBACTEP_OFFSET: u32 = 0xa40;
pub const GC_USB_DIEPCTL10_DPID_LSB: u32 = 0x10;
pub const GC_USB_DIEPCTL10_DPID_MASK: u32 = 0x10000;
pub const GC_USB_DIEPCTL10_DPID_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL10_DPID_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL10_DPID_OFFSET: u32 = 0xa40;
pub const GC_USB_DIEPCTL10_NAKSTS_LSB: u32 = 0x11;
pub const GC_USB_DIEPCTL10_NAKSTS_MASK: u32 = 0x20000;
pub const GC_USB_DIEPCTL10_NAKSTS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL10_NAKSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL10_NAKSTS_OFFSET: u32 = 0xa40;
pub const GC_USB_DIEPCTL10_EPTYPE_LSB: u32 = 0x12;
pub const GC_USB_DIEPCTL10_EPTYPE_MASK: u32 = 0xc0000;
pub const GC_USB_DIEPCTL10_EPTYPE_SIZE: u32 = 0x2;
pub const GC_USB_DIEPCTL10_EPTYPE_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL10_EPTYPE_OFFSET: u32 = 0xa40;
pub const GC_USB_DIEPCTL10_STALL_LSB: u32 = 0x15;
pub const GC_USB_DIEPCTL10_STALL_MASK: u32 = 0x200000;
pub const GC_USB_DIEPCTL10_STALL_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL10_STALL_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL10_STALL_OFFSET: u32 = 0xa40;
pub const GC_USB_DIEPCTL10_TXFNUM_LSB: u32 = 0x16;
pub const GC_USB_DIEPCTL10_TXFNUM_MASK: u32 = 0x3c00000;
pub const GC_USB_DIEPCTL10_TXFNUM_SIZE: u32 = 0x4;
pub const GC_USB_DIEPCTL10_TXFNUM_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL10_TXFNUM_OFFSET: u32 = 0xa40;
pub const GC_USB_DIEPCTL10_CNAK_LSB: u32 = 0x1a;
pub const GC_USB_DIEPCTL10_CNAK_MASK: u32 = 0x4000000;
pub const GC_USB_DIEPCTL10_CNAK_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL10_CNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL10_CNAK_OFFSET: u32 = 0xa40;
pub const GC_USB_DIEPCTL10_SNAK_LSB: u32 = 0x1b;
pub const GC_USB_DIEPCTL10_SNAK_MASK: u32 = 0x8000000;
pub const GC_USB_DIEPCTL10_SNAK_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL10_SNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL10_SNAK_OFFSET: u32 = 0xa40;
pub const GC_USB_DIEPCTL10_SETD0PID_LSB: u32 = 0x1c;
pub const GC_USB_DIEPCTL10_SETD0PID_MASK: u32 = 0x10000000;
pub const GC_USB_DIEPCTL10_SETD0PID_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL10_SETD0PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL10_SETD0PID_OFFSET: u32 = 0xa40;
pub const GC_USB_DIEPCTL10_SETD1PID_LSB: u32 = 0x1d;
pub const GC_USB_DIEPCTL10_SETD1PID_MASK: u32 = 0x20000000;
pub const GC_USB_DIEPCTL10_SETD1PID_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL10_SETD1PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL10_SETD1PID_OFFSET: u32 = 0xa40;
pub const GC_USB_DIEPCTL10_EPDIS_LSB: u32 = 0x1e;
pub const GC_USB_DIEPCTL10_EPDIS_MASK: u32 = 0x40000000;
pub const GC_USB_DIEPCTL10_EPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL10_EPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL10_EPDIS_OFFSET: u32 = 0xa40;
pub const GC_USB_DIEPCTL10_EPENA_LSB: u32 = 0x1f;
pub const GC_USB_DIEPCTL10_EPENA_MASK: u32 = 0x80000000;
pub const GC_USB_DIEPCTL10_EPENA_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL10_EPENA_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL10_EPENA_OFFSET: u32 = 0xa40;
pub const GC_USB_DIEPINT10_XFERCOMPL_LSB: u32 = 0x0;
pub const GC_USB_DIEPINT10_XFERCOMPL_MASK: u32 = 0x1;
pub const GC_USB_DIEPINT10_XFERCOMPL_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT10_XFERCOMPL_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT10_XFERCOMPL_OFFSET: u32 = 0xa48;
pub const GC_USB_DIEPINT10_EPDISBLD_LSB: u32 = 0x1;
pub const GC_USB_DIEPINT10_EPDISBLD_MASK: u32 = 0x2;
pub const GC_USB_DIEPINT10_EPDISBLD_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT10_EPDISBLD_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT10_EPDISBLD_OFFSET: u32 = 0xa48;
pub const GC_USB_DIEPINT10_AHBERR_LSB: u32 = 0x2;
pub const GC_USB_DIEPINT10_AHBERR_MASK: u32 = 0x4;
pub const GC_USB_DIEPINT10_AHBERR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT10_AHBERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT10_AHBERR_OFFSET: u32 = 0xa48;
pub const GC_USB_DIEPINT10_TIMEOUT_LSB: u32 = 0x3;
pub const GC_USB_DIEPINT10_TIMEOUT_MASK: u32 = 0x8;
pub const GC_USB_DIEPINT10_TIMEOUT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT10_TIMEOUT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT10_TIMEOUT_OFFSET: u32 = 0xa48;
pub const GC_USB_DIEPINT10_INTKNTXFEMP_LSB: u32 = 0x4;
pub const GC_USB_DIEPINT10_INTKNTXFEMP_MASK: u32 = 0x10;
pub const GC_USB_DIEPINT10_INTKNTXFEMP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT10_INTKNTXFEMP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT10_INTKNTXFEMP_OFFSET: u32 = 0xa48;
pub const GC_USB_DIEPINT10_INTKNEPMIS_LSB: u32 = 0x5;
pub const GC_USB_DIEPINT10_INTKNEPMIS_MASK: u32 = 0x20;
pub const GC_USB_DIEPINT10_INTKNEPMIS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT10_INTKNEPMIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT10_INTKNEPMIS_OFFSET: u32 = 0xa48;
pub const GC_USB_DIEPINT10_INEPNAKEFF_LSB: u32 = 0x6;
pub const GC_USB_DIEPINT10_INEPNAKEFF_MASK: u32 = 0x40;
pub const GC_USB_DIEPINT10_INEPNAKEFF_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT10_INEPNAKEFF_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT10_INEPNAKEFF_OFFSET: u32 = 0xa48;
pub const GC_USB_DIEPINT10_TXFEMP_LSB: u32 = 0x7;
pub const GC_USB_DIEPINT10_TXFEMP_MASK: u32 = 0x80;
pub const GC_USB_DIEPINT10_TXFEMP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT10_TXFEMP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT10_TXFEMP_OFFSET: u32 = 0xa48;
pub const GC_USB_DIEPINT10_TXFIFOUNDRN_LSB: u32 = 0x8;
pub const GC_USB_DIEPINT10_TXFIFOUNDRN_MASK: u32 = 0x100;
pub const GC_USB_DIEPINT10_TXFIFOUNDRN_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT10_TXFIFOUNDRN_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT10_TXFIFOUNDRN_OFFSET: u32 = 0xa48;
pub const GC_USB_DIEPINT10_BNAINTR_LSB: u32 = 0x9;
pub const GC_USB_DIEPINT10_BNAINTR_MASK: u32 = 0x200;
pub const GC_USB_DIEPINT10_BNAINTR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT10_BNAINTR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT10_BNAINTR_OFFSET: u32 = 0xa48;
pub const GC_USB_DIEPINT10_PKTDRPSTS_LSB: u32 = 0xb;
pub const GC_USB_DIEPINT10_PKTDRPSTS_MASK: u32 = 0x800;
pub const GC_USB_DIEPINT10_PKTDRPSTS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT10_PKTDRPSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT10_PKTDRPSTS_OFFSET: u32 = 0xa48;
pub const GC_USB_DIEPINT10_BBLEERR_LSB: u32 = 0xc;
pub const GC_USB_DIEPINT10_BBLEERR_MASK: u32 = 0x1000;
pub const GC_USB_DIEPINT10_BBLEERR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT10_BBLEERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT10_BBLEERR_OFFSET: u32 = 0xa48;
pub const GC_USB_DIEPINT10_NAKINTRPT_LSB: u32 = 0xd;
pub const GC_USB_DIEPINT10_NAKINTRPT_MASK: u32 = 0x2000;
pub const GC_USB_DIEPINT10_NAKINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT10_NAKINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT10_NAKINTRPT_OFFSET: u32 = 0xa48;
pub const GC_USB_DIEPINT10_NYETINTRPT_LSB: u32 = 0xe;
pub const GC_USB_DIEPINT10_NYETINTRPT_MASK: u32 = 0x4000;
pub const GC_USB_DIEPINT10_NYETINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT10_NYETINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT10_NYETINTRPT_OFFSET: u32 = 0xa48;
pub const GC_USB_DIEPTSIZ10_XFERSIZE_LSB: u32 = 0x0;
pub const GC_USB_DIEPTSIZ10_XFERSIZE_MASK: u32 = 0x7ffff;
pub const GC_USB_DIEPTSIZ10_XFERSIZE_SIZE: u32 = 0x13;
pub const GC_USB_DIEPTSIZ10_XFERSIZE_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ10_XFERSIZE_OFFSET: u32 = 0xa50;
pub const GC_USB_DIEPTSIZ10_PKTCNT_LSB: u32 = 0x13;
pub const GC_USB_DIEPTSIZ10_PKTCNT_MASK: u32 = 0x1ff80000;
pub const GC_USB_DIEPTSIZ10_PKTCNT_SIZE: u32 = 0xa;
pub const GC_USB_DIEPTSIZ10_PKTCNT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ10_PKTCNT_OFFSET: u32 = 0xa50;
pub const GC_USB_DIEPTSIZ10_MC_LSB: u32 = 0x1d;
pub const GC_USB_DIEPTSIZ10_MC_MASK: u32 = 0x60000000;
pub const GC_USB_DIEPTSIZ10_MC_SIZE: u32 = 0x2;
pub const GC_USB_DIEPTSIZ10_MC_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ10_MC_OFFSET: u32 = 0xa50;
pub const GC_USB_DIEPDMA10_DMAADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPDMA10_DMAADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DIEPDMA10_DMAADDR_SIZE: u32 = 0x20;
pub const GC_USB_DIEPDMA10_DMAADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMA10_DMAADDR_OFFSET: u32 = 0xa54;
pub const GC_USB_DTXFSTS10_INEPTXFSPCAVAIL_LSB: u32 = 0x0;
pub const GC_USB_DTXFSTS10_INEPTXFSPCAVAIL_MASK: u32 = 0xffff;
pub const GC_USB_DTXFSTS10_INEPTXFSPCAVAIL_SIZE: u32 = 0x10;
pub const GC_USB_DTXFSTS10_INEPTXFSPCAVAIL_DEFAULT: u32 = 0x0;
pub const GC_USB_DTXFSTS10_INEPTXFSPCAVAIL_OFFSET: u32 = 0xa58;
pub const GC_USB_DIEPDMAB10_DMABUFFERADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPDMAB10_DMABUFFERADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DIEPDMAB10_DMABUFFERADDR_SIZE: u32 = 0x20;
pub const GC_USB_DIEPDMAB10_DMABUFFERADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMAB10_DMABUFFERADDR_OFFSET: u32 = 0xa5c;
pub const GC_USB_DIEPCTL11_MPS_LSB: u32 = 0x0;
pub const GC_USB_DIEPCTL11_MPS_MASK: u32 = 0x7ff;
pub const GC_USB_DIEPCTL11_MPS_SIZE: u32 = 0xb;
pub const GC_USB_DIEPCTL11_MPS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL11_MPS_OFFSET: u32 = 0xa60;
pub const GC_USB_DIEPCTL11_USBACTEP_LSB: u32 = 0xf;
pub const GC_USB_DIEPCTL11_USBACTEP_MASK: u32 = 0x8000;
pub const GC_USB_DIEPCTL11_USBACTEP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL11_USBACTEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL11_USBACTEP_OFFSET: u32 = 0xa60;
pub const GC_USB_DIEPCTL11_DPID_LSB: u32 = 0x10;
pub const GC_USB_DIEPCTL11_DPID_MASK: u32 = 0x10000;
pub const GC_USB_DIEPCTL11_DPID_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL11_DPID_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL11_DPID_OFFSET: u32 = 0xa60;
pub const GC_USB_DIEPCTL11_NAKSTS_LSB: u32 = 0x11;
pub const GC_USB_DIEPCTL11_NAKSTS_MASK: u32 = 0x20000;
pub const GC_USB_DIEPCTL11_NAKSTS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL11_NAKSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL11_NAKSTS_OFFSET: u32 = 0xa60;
pub const GC_USB_DIEPCTL11_EPTYPE_LSB: u32 = 0x12;
pub const GC_USB_DIEPCTL11_EPTYPE_MASK: u32 = 0xc0000;
pub const GC_USB_DIEPCTL11_EPTYPE_SIZE: u32 = 0x2;
pub const GC_USB_DIEPCTL11_EPTYPE_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL11_EPTYPE_OFFSET: u32 = 0xa60;
pub const GC_USB_DIEPCTL11_STALL_LSB: u32 = 0x15;
pub const GC_USB_DIEPCTL11_STALL_MASK: u32 = 0x200000;
pub const GC_USB_DIEPCTL11_STALL_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL11_STALL_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL11_STALL_OFFSET: u32 = 0xa60;
pub const GC_USB_DIEPCTL11_TXFNUM_LSB: u32 = 0x16;
pub const GC_USB_DIEPCTL11_TXFNUM_MASK: u32 = 0x3c00000;
pub const GC_USB_DIEPCTL11_TXFNUM_SIZE: u32 = 0x4;
pub const GC_USB_DIEPCTL11_TXFNUM_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL11_TXFNUM_OFFSET: u32 = 0xa60;
pub const GC_USB_DIEPCTL11_CNAK_LSB: u32 = 0x1a;
pub const GC_USB_DIEPCTL11_CNAK_MASK: u32 = 0x4000000;
pub const GC_USB_DIEPCTL11_CNAK_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL11_CNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL11_CNAK_OFFSET: u32 = 0xa60;
pub const GC_USB_DIEPCTL11_SNAK_LSB: u32 = 0x1b;
pub const GC_USB_DIEPCTL11_SNAK_MASK: u32 = 0x8000000;
pub const GC_USB_DIEPCTL11_SNAK_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL11_SNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL11_SNAK_OFFSET: u32 = 0xa60;
pub const GC_USB_DIEPCTL11_SETD0PID_LSB: u32 = 0x1c;
pub const GC_USB_DIEPCTL11_SETD0PID_MASK: u32 = 0x10000000;
pub const GC_USB_DIEPCTL11_SETD0PID_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL11_SETD0PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL11_SETD0PID_OFFSET: u32 = 0xa60;
pub const GC_USB_DIEPCTL11_SETD1PID_LSB: u32 = 0x1d;
pub const GC_USB_DIEPCTL11_SETD1PID_MASK: u32 = 0x20000000;
pub const GC_USB_DIEPCTL11_SETD1PID_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL11_SETD1PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL11_SETD1PID_OFFSET: u32 = 0xa60;
pub const GC_USB_DIEPCTL11_EPDIS_LSB: u32 = 0x1e;
pub const GC_USB_DIEPCTL11_EPDIS_MASK: u32 = 0x40000000;
pub const GC_USB_DIEPCTL11_EPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL11_EPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL11_EPDIS_OFFSET: u32 = 0xa60;
pub const GC_USB_DIEPCTL11_EPENA_LSB: u32 = 0x1f;
pub const GC_USB_DIEPCTL11_EPENA_MASK: u32 = 0x80000000;
pub const GC_USB_DIEPCTL11_EPENA_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL11_EPENA_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL11_EPENA_OFFSET: u32 = 0xa60;
pub const GC_USB_DIEPINT11_XFERCOMPL_LSB: u32 = 0x0;
pub const GC_USB_DIEPINT11_XFERCOMPL_MASK: u32 = 0x1;
pub const GC_USB_DIEPINT11_XFERCOMPL_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT11_XFERCOMPL_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT11_XFERCOMPL_OFFSET: u32 = 0xa68;
pub const GC_USB_DIEPINT11_EPDISBLD_LSB: u32 = 0x1;
pub const GC_USB_DIEPINT11_EPDISBLD_MASK: u32 = 0x2;
pub const GC_USB_DIEPINT11_EPDISBLD_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT11_EPDISBLD_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT11_EPDISBLD_OFFSET: u32 = 0xa68;
pub const GC_USB_DIEPINT11_AHBERR_LSB: u32 = 0x2;
pub const GC_USB_DIEPINT11_AHBERR_MASK: u32 = 0x4;
pub const GC_USB_DIEPINT11_AHBERR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT11_AHBERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT11_AHBERR_OFFSET: u32 = 0xa68;
pub const GC_USB_DIEPINT11_TIMEOUT_LSB: u32 = 0x3;
pub const GC_USB_DIEPINT11_TIMEOUT_MASK: u32 = 0x8;
pub const GC_USB_DIEPINT11_TIMEOUT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT11_TIMEOUT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT11_TIMEOUT_OFFSET: u32 = 0xa68;
pub const GC_USB_DIEPINT11_INTKNTXFEMP_LSB: u32 = 0x4;
pub const GC_USB_DIEPINT11_INTKNTXFEMP_MASK: u32 = 0x10;
pub const GC_USB_DIEPINT11_INTKNTXFEMP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT11_INTKNTXFEMP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT11_INTKNTXFEMP_OFFSET: u32 = 0xa68;
pub const GC_USB_DIEPINT11_INTKNEPMIS_LSB: u32 = 0x5;
pub const GC_USB_DIEPINT11_INTKNEPMIS_MASK: u32 = 0x20;
pub const GC_USB_DIEPINT11_INTKNEPMIS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT11_INTKNEPMIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT11_INTKNEPMIS_OFFSET: u32 = 0xa68;
pub const GC_USB_DIEPINT11_INEPNAKEFF_LSB: u32 = 0x6;
pub const GC_USB_DIEPINT11_INEPNAKEFF_MASK: u32 = 0x40;
pub const GC_USB_DIEPINT11_INEPNAKEFF_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT11_INEPNAKEFF_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT11_INEPNAKEFF_OFFSET: u32 = 0xa68;
pub const GC_USB_DIEPINT11_TXFEMP_LSB: u32 = 0x7;
pub const GC_USB_DIEPINT11_TXFEMP_MASK: u32 = 0x80;
pub const GC_USB_DIEPINT11_TXFEMP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT11_TXFEMP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT11_TXFEMP_OFFSET: u32 = 0xa68;
pub const GC_USB_DIEPINT11_TXFIFOUNDRN_LSB: u32 = 0x8;
pub const GC_USB_DIEPINT11_TXFIFOUNDRN_MASK: u32 = 0x100;
pub const GC_USB_DIEPINT11_TXFIFOUNDRN_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT11_TXFIFOUNDRN_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT11_TXFIFOUNDRN_OFFSET: u32 = 0xa68;
pub const GC_USB_DIEPINT11_BNAINTR_LSB: u32 = 0x9;
pub const GC_USB_DIEPINT11_BNAINTR_MASK: u32 = 0x200;
pub const GC_USB_DIEPINT11_BNAINTR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT11_BNAINTR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT11_BNAINTR_OFFSET: u32 = 0xa68;
pub const GC_USB_DIEPINT11_PKTDRPSTS_LSB: u32 = 0xb;
pub const GC_USB_DIEPINT11_PKTDRPSTS_MASK: u32 = 0x800;
pub const GC_USB_DIEPINT11_PKTDRPSTS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT11_PKTDRPSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT11_PKTDRPSTS_OFFSET: u32 = 0xa68;
pub const GC_USB_DIEPINT11_BBLEERR_LSB: u32 = 0xc;
pub const GC_USB_DIEPINT11_BBLEERR_MASK: u32 = 0x1000;
pub const GC_USB_DIEPINT11_BBLEERR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT11_BBLEERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT11_BBLEERR_OFFSET: u32 = 0xa68;
pub const GC_USB_DIEPINT11_NAKINTRPT_LSB: u32 = 0xd;
pub const GC_USB_DIEPINT11_NAKINTRPT_MASK: u32 = 0x2000;
pub const GC_USB_DIEPINT11_NAKINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT11_NAKINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT11_NAKINTRPT_OFFSET: u32 = 0xa68;
pub const GC_USB_DIEPINT11_NYETINTRPT_LSB: u32 = 0xe;
pub const GC_USB_DIEPINT11_NYETINTRPT_MASK: u32 = 0x4000;
pub const GC_USB_DIEPINT11_NYETINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT11_NYETINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT11_NYETINTRPT_OFFSET: u32 = 0xa68;
pub const GC_USB_DIEPTSIZ11_XFERSIZE_LSB: u32 = 0x0;
pub const GC_USB_DIEPTSIZ11_XFERSIZE_MASK: u32 = 0x7ffff;
pub const GC_USB_DIEPTSIZ11_XFERSIZE_SIZE: u32 = 0x13;
pub const GC_USB_DIEPTSIZ11_XFERSIZE_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ11_XFERSIZE_OFFSET: u32 = 0xa70;
pub const GC_USB_DIEPTSIZ11_PKTCNT_LSB: u32 = 0x13;
pub const GC_USB_DIEPTSIZ11_PKTCNT_MASK: u32 = 0x1ff80000;
pub const GC_USB_DIEPTSIZ11_PKTCNT_SIZE: u32 = 0xa;
pub const GC_USB_DIEPTSIZ11_PKTCNT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ11_PKTCNT_OFFSET: u32 = 0xa70;
pub const GC_USB_DIEPTSIZ11_MC_LSB: u32 = 0x1d;
pub const GC_USB_DIEPTSIZ11_MC_MASK: u32 = 0x60000000;
pub const GC_USB_DIEPTSIZ11_MC_SIZE: u32 = 0x2;
pub const GC_USB_DIEPTSIZ11_MC_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ11_MC_OFFSET: u32 = 0xa70;
pub const GC_USB_DIEPDMA11_DMAADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPDMA11_DMAADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DIEPDMA11_DMAADDR_SIZE: u32 = 0x20;
pub const GC_USB_DIEPDMA11_DMAADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMA11_DMAADDR_OFFSET: u32 = 0xa74;
pub const GC_USB_DTXFSTS11_INEPTXFSPCAVAIL_LSB: u32 = 0x0;
pub const GC_USB_DTXFSTS11_INEPTXFSPCAVAIL_MASK: u32 = 0xffff;
pub const GC_USB_DTXFSTS11_INEPTXFSPCAVAIL_SIZE: u32 = 0x10;
pub const GC_USB_DTXFSTS11_INEPTXFSPCAVAIL_DEFAULT: u32 = 0x0;
pub const GC_USB_DTXFSTS11_INEPTXFSPCAVAIL_OFFSET: u32 = 0xa78;
pub const GC_USB_DIEPDMAB11_DMABUFFERADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPDMAB11_DMABUFFERADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DIEPDMAB11_DMABUFFERADDR_SIZE: u32 = 0x20;
pub const GC_USB_DIEPDMAB11_DMABUFFERADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMAB11_DMABUFFERADDR_OFFSET: u32 = 0xa7c;
pub const GC_USB_DIEPCTL12_MPS_LSB: u32 = 0x0;
pub const GC_USB_DIEPCTL12_MPS_MASK: u32 = 0x7ff;
pub const GC_USB_DIEPCTL12_MPS_SIZE: u32 = 0xb;
pub const GC_USB_DIEPCTL12_MPS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL12_MPS_OFFSET: u32 = 0xa80;
pub const GC_USB_DIEPCTL12_USBACTEP_LSB: u32 = 0xf;
pub const GC_USB_DIEPCTL12_USBACTEP_MASK: u32 = 0x8000;
pub const GC_USB_DIEPCTL12_USBACTEP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL12_USBACTEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL12_USBACTEP_OFFSET: u32 = 0xa80;
pub const GC_USB_DIEPCTL12_DPID_LSB: u32 = 0x10;
pub const GC_USB_DIEPCTL12_DPID_MASK: u32 = 0x10000;
pub const GC_USB_DIEPCTL12_DPID_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL12_DPID_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL12_DPID_OFFSET: u32 = 0xa80;
pub const GC_USB_DIEPCTL12_NAKSTS_LSB: u32 = 0x11;
pub const GC_USB_DIEPCTL12_NAKSTS_MASK: u32 = 0x20000;
pub const GC_USB_DIEPCTL12_NAKSTS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL12_NAKSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL12_NAKSTS_OFFSET: u32 = 0xa80;
pub const GC_USB_DIEPCTL12_EPTYPE_LSB: u32 = 0x12;
pub const GC_USB_DIEPCTL12_EPTYPE_MASK: u32 = 0xc0000;
pub const GC_USB_DIEPCTL12_EPTYPE_SIZE: u32 = 0x2;
pub const GC_USB_DIEPCTL12_EPTYPE_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL12_EPTYPE_OFFSET: u32 = 0xa80;
pub const GC_USB_DIEPCTL12_STALL_LSB: u32 = 0x15;
pub const GC_USB_DIEPCTL12_STALL_MASK: u32 = 0x200000;
pub const GC_USB_DIEPCTL12_STALL_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL12_STALL_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL12_STALL_OFFSET: u32 = 0xa80;
pub const GC_USB_DIEPCTL12_TXFNUM_LSB: u32 = 0x16;
pub const GC_USB_DIEPCTL12_TXFNUM_MASK: u32 = 0x3c00000;
pub const GC_USB_DIEPCTL12_TXFNUM_SIZE: u32 = 0x4;
pub const GC_USB_DIEPCTL12_TXFNUM_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL12_TXFNUM_OFFSET: u32 = 0xa80;
pub const GC_USB_DIEPCTL12_CNAK_LSB: u32 = 0x1a;
pub const GC_USB_DIEPCTL12_CNAK_MASK: u32 = 0x4000000;
pub const GC_USB_DIEPCTL12_CNAK_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL12_CNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL12_CNAK_OFFSET: u32 = 0xa80;
pub const GC_USB_DIEPCTL12_SNAK_LSB: u32 = 0x1b;
pub const GC_USB_DIEPCTL12_SNAK_MASK: u32 = 0x8000000;
pub const GC_USB_DIEPCTL12_SNAK_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL12_SNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL12_SNAK_OFFSET: u32 = 0xa80;
pub const GC_USB_DIEPCTL12_SETD0PID_LSB: u32 = 0x1c;
pub const GC_USB_DIEPCTL12_SETD0PID_MASK: u32 = 0x10000000;
pub const GC_USB_DIEPCTL12_SETD0PID_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL12_SETD0PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL12_SETD0PID_OFFSET: u32 = 0xa80;
pub const GC_USB_DIEPCTL12_SETD1PID_LSB: u32 = 0x1d;
pub const GC_USB_DIEPCTL12_SETD1PID_MASK: u32 = 0x20000000;
pub const GC_USB_DIEPCTL12_SETD1PID_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL12_SETD1PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL12_SETD1PID_OFFSET: u32 = 0xa80;
pub const GC_USB_DIEPCTL12_EPDIS_LSB: u32 = 0x1e;
pub const GC_USB_DIEPCTL12_EPDIS_MASK: u32 = 0x40000000;
pub const GC_USB_DIEPCTL12_EPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL12_EPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL12_EPDIS_OFFSET: u32 = 0xa80;
pub const GC_USB_DIEPCTL12_EPENA_LSB: u32 = 0x1f;
pub const GC_USB_DIEPCTL12_EPENA_MASK: u32 = 0x80000000;
pub const GC_USB_DIEPCTL12_EPENA_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL12_EPENA_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL12_EPENA_OFFSET: u32 = 0xa80;
pub const GC_USB_DIEPINT12_XFERCOMPL_LSB: u32 = 0x0;
pub const GC_USB_DIEPINT12_XFERCOMPL_MASK: u32 = 0x1;
pub const GC_USB_DIEPINT12_XFERCOMPL_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT12_XFERCOMPL_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT12_XFERCOMPL_OFFSET: u32 = 0xa88;
pub const GC_USB_DIEPINT12_EPDISBLD_LSB: u32 = 0x1;
pub const GC_USB_DIEPINT12_EPDISBLD_MASK: u32 = 0x2;
pub const GC_USB_DIEPINT12_EPDISBLD_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT12_EPDISBLD_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT12_EPDISBLD_OFFSET: u32 = 0xa88;
pub const GC_USB_DIEPINT12_AHBERR_LSB: u32 = 0x2;
pub const GC_USB_DIEPINT12_AHBERR_MASK: u32 = 0x4;
pub const GC_USB_DIEPINT12_AHBERR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT12_AHBERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT12_AHBERR_OFFSET: u32 = 0xa88;
pub const GC_USB_DIEPINT12_TIMEOUT_LSB: u32 = 0x3;
pub const GC_USB_DIEPINT12_TIMEOUT_MASK: u32 = 0x8;
pub const GC_USB_DIEPINT12_TIMEOUT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT12_TIMEOUT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT12_TIMEOUT_OFFSET: u32 = 0xa88;
pub const GC_USB_DIEPINT12_INTKNTXFEMP_LSB: u32 = 0x4;
pub const GC_USB_DIEPINT12_INTKNTXFEMP_MASK: u32 = 0x10;
pub const GC_USB_DIEPINT12_INTKNTXFEMP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT12_INTKNTXFEMP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT12_INTKNTXFEMP_OFFSET: u32 = 0xa88;
pub const GC_USB_DIEPINT12_INTKNEPMIS_LSB: u32 = 0x5;
pub const GC_USB_DIEPINT12_INTKNEPMIS_MASK: u32 = 0x20;
pub const GC_USB_DIEPINT12_INTKNEPMIS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT12_INTKNEPMIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT12_INTKNEPMIS_OFFSET: u32 = 0xa88;
pub const GC_USB_DIEPINT12_INEPNAKEFF_LSB: u32 = 0x6;
pub const GC_USB_DIEPINT12_INEPNAKEFF_MASK: u32 = 0x40;
pub const GC_USB_DIEPINT12_INEPNAKEFF_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT12_INEPNAKEFF_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT12_INEPNAKEFF_OFFSET: u32 = 0xa88;
pub const GC_USB_DIEPINT12_TXFEMP_LSB: u32 = 0x7;
pub const GC_USB_DIEPINT12_TXFEMP_MASK: u32 = 0x80;
pub const GC_USB_DIEPINT12_TXFEMP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT12_TXFEMP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT12_TXFEMP_OFFSET: u32 = 0xa88;
pub const GC_USB_DIEPINT12_TXFIFOUNDRN_LSB: u32 = 0x8;
pub const GC_USB_DIEPINT12_TXFIFOUNDRN_MASK: u32 = 0x100;
pub const GC_USB_DIEPINT12_TXFIFOUNDRN_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT12_TXFIFOUNDRN_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT12_TXFIFOUNDRN_OFFSET: u32 = 0xa88;
pub const GC_USB_DIEPINT12_BNAINTR_LSB: u32 = 0x9;
pub const GC_USB_DIEPINT12_BNAINTR_MASK: u32 = 0x200;
pub const GC_USB_DIEPINT12_BNAINTR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT12_BNAINTR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT12_BNAINTR_OFFSET: u32 = 0xa88;
pub const GC_USB_DIEPINT12_PKTDRPSTS_LSB: u32 = 0xb;
pub const GC_USB_DIEPINT12_PKTDRPSTS_MASK: u32 = 0x800;
pub const GC_USB_DIEPINT12_PKTDRPSTS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT12_PKTDRPSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT12_PKTDRPSTS_OFFSET: u32 = 0xa88;
pub const GC_USB_DIEPINT12_BBLEERR_LSB: u32 = 0xc;
pub const GC_USB_DIEPINT12_BBLEERR_MASK: u32 = 0x1000;
pub const GC_USB_DIEPINT12_BBLEERR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT12_BBLEERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT12_BBLEERR_OFFSET: u32 = 0xa88;
pub const GC_USB_DIEPINT12_NAKINTRPT_LSB: u32 = 0xd;
pub const GC_USB_DIEPINT12_NAKINTRPT_MASK: u32 = 0x2000;
pub const GC_USB_DIEPINT12_NAKINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT12_NAKINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT12_NAKINTRPT_OFFSET: u32 = 0xa88;
pub const GC_USB_DIEPINT12_NYETINTRPT_LSB: u32 = 0xe;
pub const GC_USB_DIEPINT12_NYETINTRPT_MASK: u32 = 0x4000;
pub const GC_USB_DIEPINT12_NYETINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT12_NYETINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT12_NYETINTRPT_OFFSET: u32 = 0xa88;
pub const GC_USB_DIEPTSIZ12_XFERSIZE_LSB: u32 = 0x0;
pub const GC_USB_DIEPTSIZ12_XFERSIZE_MASK: u32 = 0x7ffff;
pub const GC_USB_DIEPTSIZ12_XFERSIZE_SIZE: u32 = 0x13;
pub const GC_USB_DIEPTSIZ12_XFERSIZE_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ12_XFERSIZE_OFFSET: u32 = 0xa90;
pub const GC_USB_DIEPTSIZ12_PKTCNT_LSB: u32 = 0x13;
pub const GC_USB_DIEPTSIZ12_PKTCNT_MASK: u32 = 0x1ff80000;
pub const GC_USB_DIEPTSIZ12_PKTCNT_SIZE: u32 = 0xa;
pub const GC_USB_DIEPTSIZ12_PKTCNT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ12_PKTCNT_OFFSET: u32 = 0xa90;
pub const GC_USB_DIEPTSIZ12_MC_LSB: u32 = 0x1d;
pub const GC_USB_DIEPTSIZ12_MC_MASK: u32 = 0x60000000;
pub const GC_USB_DIEPTSIZ12_MC_SIZE: u32 = 0x2;
pub const GC_USB_DIEPTSIZ12_MC_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ12_MC_OFFSET: u32 = 0xa90;
pub const GC_USB_DIEPDMA12_DMAADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPDMA12_DMAADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DIEPDMA12_DMAADDR_SIZE: u32 = 0x20;
pub const GC_USB_DIEPDMA12_DMAADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMA12_DMAADDR_OFFSET: u32 = 0xa94;
pub const GC_USB_DTXFSTS12_INEPTXFSPCAVAIL_LSB: u32 = 0x0;
pub const GC_USB_DTXFSTS12_INEPTXFSPCAVAIL_MASK: u32 = 0xffff;
pub const GC_USB_DTXFSTS12_INEPTXFSPCAVAIL_SIZE: u32 = 0x10;
pub const GC_USB_DTXFSTS12_INEPTXFSPCAVAIL_DEFAULT: u32 = 0x0;
pub const GC_USB_DTXFSTS12_INEPTXFSPCAVAIL_OFFSET: u32 = 0xa98;
pub const GC_USB_DIEPDMAB12_DMABUFFERADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPDMAB12_DMABUFFERADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DIEPDMAB12_DMABUFFERADDR_SIZE: u32 = 0x20;
pub const GC_USB_DIEPDMAB12_DMABUFFERADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMAB12_DMABUFFERADDR_OFFSET: u32 = 0xa9c;
pub const GC_USB_DIEPCTL13_MPS_LSB: u32 = 0x0;
pub const GC_USB_DIEPCTL13_MPS_MASK: u32 = 0x7ff;
pub const GC_USB_DIEPCTL13_MPS_SIZE: u32 = 0xb;
pub const GC_USB_DIEPCTL13_MPS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL13_MPS_OFFSET: u32 = 0xaa0;
pub const GC_USB_DIEPCTL13_USBACTEP_LSB: u32 = 0xf;
pub const GC_USB_DIEPCTL13_USBACTEP_MASK: u32 = 0x8000;
pub const GC_USB_DIEPCTL13_USBACTEP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL13_USBACTEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL13_USBACTEP_OFFSET: u32 = 0xaa0;
pub const GC_USB_DIEPCTL13_DPID_LSB: u32 = 0x10;
pub const GC_USB_DIEPCTL13_DPID_MASK: u32 = 0x10000;
pub const GC_USB_DIEPCTL13_DPID_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL13_DPID_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL13_DPID_OFFSET: u32 = 0xaa0;
pub const GC_USB_DIEPCTL13_NAKSTS_LSB: u32 = 0x11;
pub const GC_USB_DIEPCTL13_NAKSTS_MASK: u32 = 0x20000;
pub const GC_USB_DIEPCTL13_NAKSTS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL13_NAKSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL13_NAKSTS_OFFSET: u32 = 0xaa0;
pub const GC_USB_DIEPCTL13_EPTYPE_LSB: u32 = 0x12;
pub const GC_USB_DIEPCTL13_EPTYPE_MASK: u32 = 0xc0000;
pub const GC_USB_DIEPCTL13_EPTYPE_SIZE: u32 = 0x2;
pub const GC_USB_DIEPCTL13_EPTYPE_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL13_EPTYPE_OFFSET: u32 = 0xaa0;
pub const GC_USB_DIEPCTL13_STALL_LSB: u32 = 0x15;
pub const GC_USB_DIEPCTL13_STALL_MASK: u32 = 0x200000;
pub const GC_USB_DIEPCTL13_STALL_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL13_STALL_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL13_STALL_OFFSET: u32 = 0xaa0;
pub const GC_USB_DIEPCTL13_TXFNUM_LSB: u32 = 0x16;
pub const GC_USB_DIEPCTL13_TXFNUM_MASK: u32 = 0x3c00000;
pub const GC_USB_DIEPCTL13_TXFNUM_SIZE: u32 = 0x4;
pub const GC_USB_DIEPCTL13_TXFNUM_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL13_TXFNUM_OFFSET: u32 = 0xaa0;
pub const GC_USB_DIEPCTL13_CNAK_LSB: u32 = 0x1a;
pub const GC_USB_DIEPCTL13_CNAK_MASK: u32 = 0x4000000;
pub const GC_USB_DIEPCTL13_CNAK_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL13_CNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL13_CNAK_OFFSET: u32 = 0xaa0;
pub const GC_USB_DIEPCTL13_SNAK_LSB: u32 = 0x1b;
pub const GC_USB_DIEPCTL13_SNAK_MASK: u32 = 0x8000000;
pub const GC_USB_DIEPCTL13_SNAK_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL13_SNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL13_SNAK_OFFSET: u32 = 0xaa0;
pub const GC_USB_DIEPCTL13_SETD0PID_LSB: u32 = 0x1c;
pub const GC_USB_DIEPCTL13_SETD0PID_MASK: u32 = 0x10000000;
pub const GC_USB_DIEPCTL13_SETD0PID_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL13_SETD0PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL13_SETD0PID_OFFSET: u32 = 0xaa0;
pub const GC_USB_DIEPCTL13_SETD1PID_LSB: u32 = 0x1d;
pub const GC_USB_DIEPCTL13_SETD1PID_MASK: u32 = 0x20000000;
pub const GC_USB_DIEPCTL13_SETD1PID_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL13_SETD1PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL13_SETD1PID_OFFSET: u32 = 0xaa0;
pub const GC_USB_DIEPCTL13_EPDIS_LSB: u32 = 0x1e;
pub const GC_USB_DIEPCTL13_EPDIS_MASK: u32 = 0x40000000;
pub const GC_USB_DIEPCTL13_EPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL13_EPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL13_EPDIS_OFFSET: u32 = 0xaa0;
pub const GC_USB_DIEPCTL13_EPENA_LSB: u32 = 0x1f;
pub const GC_USB_DIEPCTL13_EPENA_MASK: u32 = 0x80000000;
pub const GC_USB_DIEPCTL13_EPENA_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL13_EPENA_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL13_EPENA_OFFSET: u32 = 0xaa0;
pub const GC_USB_DIEPINT13_XFERCOMPL_LSB: u32 = 0x0;
pub const GC_USB_DIEPINT13_XFERCOMPL_MASK: u32 = 0x1;
pub const GC_USB_DIEPINT13_XFERCOMPL_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT13_XFERCOMPL_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT13_XFERCOMPL_OFFSET: u32 = 0xaa8;
pub const GC_USB_DIEPINT13_EPDISBLD_LSB: u32 = 0x1;
pub const GC_USB_DIEPINT13_EPDISBLD_MASK: u32 = 0x2;
pub const GC_USB_DIEPINT13_EPDISBLD_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT13_EPDISBLD_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT13_EPDISBLD_OFFSET: u32 = 0xaa8;
pub const GC_USB_DIEPINT13_AHBERR_LSB: u32 = 0x2;
pub const GC_USB_DIEPINT13_AHBERR_MASK: u32 = 0x4;
pub const GC_USB_DIEPINT13_AHBERR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT13_AHBERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT13_AHBERR_OFFSET: u32 = 0xaa8;
pub const GC_USB_DIEPINT13_TIMEOUT_LSB: u32 = 0x3;
pub const GC_USB_DIEPINT13_TIMEOUT_MASK: u32 = 0x8;
pub const GC_USB_DIEPINT13_TIMEOUT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT13_TIMEOUT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT13_TIMEOUT_OFFSET: u32 = 0xaa8;
pub const GC_USB_DIEPINT13_INTKNTXFEMP_LSB: u32 = 0x4;
pub const GC_USB_DIEPINT13_INTKNTXFEMP_MASK: u32 = 0x10;
pub const GC_USB_DIEPINT13_INTKNTXFEMP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT13_INTKNTXFEMP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT13_INTKNTXFEMP_OFFSET: u32 = 0xaa8;
pub const GC_USB_DIEPINT13_INTKNEPMIS_LSB: u32 = 0x5;
pub const GC_USB_DIEPINT13_INTKNEPMIS_MASK: u32 = 0x20;
pub const GC_USB_DIEPINT13_INTKNEPMIS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT13_INTKNEPMIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT13_INTKNEPMIS_OFFSET: u32 = 0xaa8;
pub const GC_USB_DIEPINT13_INEPNAKEFF_LSB: u32 = 0x6;
pub const GC_USB_DIEPINT13_INEPNAKEFF_MASK: u32 = 0x40;
pub const GC_USB_DIEPINT13_INEPNAKEFF_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT13_INEPNAKEFF_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT13_INEPNAKEFF_OFFSET: u32 = 0xaa8;
pub const GC_USB_DIEPINT13_TXFEMP_LSB: u32 = 0x7;
pub const GC_USB_DIEPINT13_TXFEMP_MASK: u32 = 0x80;
pub const GC_USB_DIEPINT13_TXFEMP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT13_TXFEMP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT13_TXFEMP_OFFSET: u32 = 0xaa8;
pub const GC_USB_DIEPINT13_TXFIFOUNDRN_LSB: u32 = 0x8;
pub const GC_USB_DIEPINT13_TXFIFOUNDRN_MASK: u32 = 0x100;
pub const GC_USB_DIEPINT13_TXFIFOUNDRN_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT13_TXFIFOUNDRN_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT13_TXFIFOUNDRN_OFFSET: u32 = 0xaa8;
pub const GC_USB_DIEPINT13_BNAINTR_LSB: u32 = 0x9;
pub const GC_USB_DIEPINT13_BNAINTR_MASK: u32 = 0x200;
pub const GC_USB_DIEPINT13_BNAINTR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT13_BNAINTR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT13_BNAINTR_OFFSET: u32 = 0xaa8;
pub const GC_USB_DIEPINT13_PKTDRPSTS_LSB: u32 = 0xb;
pub const GC_USB_DIEPINT13_PKTDRPSTS_MASK: u32 = 0x800;
pub const GC_USB_DIEPINT13_PKTDRPSTS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT13_PKTDRPSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT13_PKTDRPSTS_OFFSET: u32 = 0xaa8;
pub const GC_USB_DIEPINT13_BBLEERR_LSB: u32 = 0xc;
pub const GC_USB_DIEPINT13_BBLEERR_MASK: u32 = 0x1000;
pub const GC_USB_DIEPINT13_BBLEERR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT13_BBLEERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT13_BBLEERR_OFFSET: u32 = 0xaa8;
pub const GC_USB_DIEPINT13_NAKINTRPT_LSB: u32 = 0xd;
pub const GC_USB_DIEPINT13_NAKINTRPT_MASK: u32 = 0x2000;
pub const GC_USB_DIEPINT13_NAKINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT13_NAKINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT13_NAKINTRPT_OFFSET: u32 = 0xaa8;
pub const GC_USB_DIEPINT13_NYETINTRPT_LSB: u32 = 0xe;
pub const GC_USB_DIEPINT13_NYETINTRPT_MASK: u32 = 0x4000;
pub const GC_USB_DIEPINT13_NYETINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT13_NYETINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT13_NYETINTRPT_OFFSET: u32 = 0xaa8;
pub const GC_USB_DIEPTSIZ13_XFERSIZE_LSB: u32 = 0x0;
pub const GC_USB_DIEPTSIZ13_XFERSIZE_MASK: u32 = 0x7ffff;
pub const GC_USB_DIEPTSIZ13_XFERSIZE_SIZE: u32 = 0x13;
pub const GC_USB_DIEPTSIZ13_XFERSIZE_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ13_XFERSIZE_OFFSET: u32 = 0xab0;
pub const GC_USB_DIEPTSIZ13_PKTCNT_LSB: u32 = 0x13;
pub const GC_USB_DIEPTSIZ13_PKTCNT_MASK: u32 = 0x1ff80000;
pub const GC_USB_DIEPTSIZ13_PKTCNT_SIZE: u32 = 0xa;
pub const GC_USB_DIEPTSIZ13_PKTCNT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ13_PKTCNT_OFFSET: u32 = 0xab0;
pub const GC_USB_DIEPTSIZ13_MC_LSB: u32 = 0x1d;
pub const GC_USB_DIEPTSIZ13_MC_MASK: u32 = 0x60000000;
pub const GC_USB_DIEPTSIZ13_MC_SIZE: u32 = 0x2;
pub const GC_USB_DIEPTSIZ13_MC_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ13_MC_OFFSET: u32 = 0xab0;
pub const GC_USB_DIEPDMA13_DMAADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPDMA13_DMAADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DIEPDMA13_DMAADDR_SIZE: u32 = 0x20;
pub const GC_USB_DIEPDMA13_DMAADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMA13_DMAADDR_OFFSET: u32 = 0xab4;
pub const GC_USB_DTXFSTS13_INEPTXFSPCAVAIL_LSB: u32 = 0x0;
pub const GC_USB_DTXFSTS13_INEPTXFSPCAVAIL_MASK: u32 = 0xffff;
pub const GC_USB_DTXFSTS13_INEPTXFSPCAVAIL_SIZE: u32 = 0x10;
pub const GC_USB_DTXFSTS13_INEPTXFSPCAVAIL_DEFAULT: u32 = 0x0;
pub const GC_USB_DTXFSTS13_INEPTXFSPCAVAIL_OFFSET: u32 = 0xab8;
pub const GC_USB_DIEPDMAB13_DMABUFFERADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPDMAB13_DMABUFFERADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DIEPDMAB13_DMABUFFERADDR_SIZE: u32 = 0x20;
pub const GC_USB_DIEPDMAB13_DMABUFFERADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMAB13_DMABUFFERADDR_OFFSET: u32 = 0xabc;
pub const GC_USB_DIEPCTL14_MPS_LSB: u32 = 0x0;
pub const GC_USB_DIEPCTL14_MPS_MASK: u32 = 0x7ff;
pub const GC_USB_DIEPCTL14_MPS_SIZE: u32 = 0xb;
pub const GC_USB_DIEPCTL14_MPS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL14_MPS_OFFSET: u32 = 0xac0;
pub const GC_USB_DIEPCTL14_USBACTEP_LSB: u32 = 0xf;
pub const GC_USB_DIEPCTL14_USBACTEP_MASK: u32 = 0x8000;
pub const GC_USB_DIEPCTL14_USBACTEP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL14_USBACTEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL14_USBACTEP_OFFSET: u32 = 0xac0;
pub const GC_USB_DIEPCTL14_DPID_LSB: u32 = 0x10;
pub const GC_USB_DIEPCTL14_DPID_MASK: u32 = 0x10000;
pub const GC_USB_DIEPCTL14_DPID_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL14_DPID_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL14_DPID_OFFSET: u32 = 0xac0;
pub const GC_USB_DIEPCTL14_NAKSTS_LSB: u32 = 0x11;
pub const GC_USB_DIEPCTL14_NAKSTS_MASK: u32 = 0x20000;
pub const GC_USB_DIEPCTL14_NAKSTS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL14_NAKSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL14_NAKSTS_OFFSET: u32 = 0xac0;
pub const GC_USB_DIEPCTL14_EPTYPE_LSB: u32 = 0x12;
pub const GC_USB_DIEPCTL14_EPTYPE_MASK: u32 = 0xc0000;
pub const GC_USB_DIEPCTL14_EPTYPE_SIZE: u32 = 0x2;
pub const GC_USB_DIEPCTL14_EPTYPE_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL14_EPTYPE_OFFSET: u32 = 0xac0;
pub const GC_USB_DIEPCTL14_STALL_LSB: u32 = 0x15;
pub const GC_USB_DIEPCTL14_STALL_MASK: u32 = 0x200000;
pub const GC_USB_DIEPCTL14_STALL_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL14_STALL_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL14_STALL_OFFSET: u32 = 0xac0;
pub const GC_USB_DIEPCTL14_TXFNUM_LSB: u32 = 0x16;
pub const GC_USB_DIEPCTL14_TXFNUM_MASK: u32 = 0x3c00000;
pub const GC_USB_DIEPCTL14_TXFNUM_SIZE: u32 = 0x4;
pub const GC_USB_DIEPCTL14_TXFNUM_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL14_TXFNUM_OFFSET: u32 = 0xac0;
pub const GC_USB_DIEPCTL14_CNAK_LSB: u32 = 0x1a;
pub const GC_USB_DIEPCTL14_CNAK_MASK: u32 = 0x4000000;
pub const GC_USB_DIEPCTL14_CNAK_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL14_CNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL14_CNAK_OFFSET: u32 = 0xac0;
pub const GC_USB_DIEPCTL14_SNAK_LSB: u32 = 0x1b;
pub const GC_USB_DIEPCTL14_SNAK_MASK: u32 = 0x8000000;
pub const GC_USB_DIEPCTL14_SNAK_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL14_SNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL14_SNAK_OFFSET: u32 = 0xac0;
pub const GC_USB_DIEPCTL14_SETD0PID_LSB: u32 = 0x1c;
pub const GC_USB_DIEPCTL14_SETD0PID_MASK: u32 = 0x10000000;
pub const GC_USB_DIEPCTL14_SETD0PID_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL14_SETD0PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL14_SETD0PID_OFFSET: u32 = 0xac0;
pub const GC_USB_DIEPCTL14_SETD1PID_LSB: u32 = 0x1d;
pub const GC_USB_DIEPCTL14_SETD1PID_MASK: u32 = 0x20000000;
pub const GC_USB_DIEPCTL14_SETD1PID_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL14_SETD1PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL14_SETD1PID_OFFSET: u32 = 0xac0;
pub const GC_USB_DIEPCTL14_EPDIS_LSB: u32 = 0x1e;
pub const GC_USB_DIEPCTL14_EPDIS_MASK: u32 = 0x40000000;
pub const GC_USB_DIEPCTL14_EPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL14_EPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL14_EPDIS_OFFSET: u32 = 0xac0;
pub const GC_USB_DIEPCTL14_EPENA_LSB: u32 = 0x1f;
pub const GC_USB_DIEPCTL14_EPENA_MASK: u32 = 0x80000000;
pub const GC_USB_DIEPCTL14_EPENA_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL14_EPENA_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL14_EPENA_OFFSET: u32 = 0xac0;
pub const GC_USB_DIEPINT14_XFERCOMPL_LSB: u32 = 0x0;
pub const GC_USB_DIEPINT14_XFERCOMPL_MASK: u32 = 0x1;
pub const GC_USB_DIEPINT14_XFERCOMPL_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT14_XFERCOMPL_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT14_XFERCOMPL_OFFSET: u32 = 0xac8;
pub const GC_USB_DIEPINT14_EPDISBLD_LSB: u32 = 0x1;
pub const GC_USB_DIEPINT14_EPDISBLD_MASK: u32 = 0x2;
pub const GC_USB_DIEPINT14_EPDISBLD_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT14_EPDISBLD_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT14_EPDISBLD_OFFSET: u32 = 0xac8;
pub const GC_USB_DIEPINT14_AHBERR_LSB: u32 = 0x2;
pub const GC_USB_DIEPINT14_AHBERR_MASK: u32 = 0x4;
pub const GC_USB_DIEPINT14_AHBERR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT14_AHBERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT14_AHBERR_OFFSET: u32 = 0xac8;
pub const GC_USB_DIEPINT14_TIMEOUT_LSB: u32 = 0x3;
pub const GC_USB_DIEPINT14_TIMEOUT_MASK: u32 = 0x8;
pub const GC_USB_DIEPINT14_TIMEOUT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT14_TIMEOUT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT14_TIMEOUT_OFFSET: u32 = 0xac8;
pub const GC_USB_DIEPINT14_INTKNTXFEMP_LSB: u32 = 0x4;
pub const GC_USB_DIEPINT14_INTKNTXFEMP_MASK: u32 = 0x10;
pub const GC_USB_DIEPINT14_INTKNTXFEMP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT14_INTKNTXFEMP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT14_INTKNTXFEMP_OFFSET: u32 = 0xac8;
pub const GC_USB_DIEPINT14_INTKNEPMIS_LSB: u32 = 0x5;
pub const GC_USB_DIEPINT14_INTKNEPMIS_MASK: u32 = 0x20;
pub const GC_USB_DIEPINT14_INTKNEPMIS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT14_INTKNEPMIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT14_INTKNEPMIS_OFFSET: u32 = 0xac8;
pub const GC_USB_DIEPINT14_INEPNAKEFF_LSB: u32 = 0x6;
pub const GC_USB_DIEPINT14_INEPNAKEFF_MASK: u32 = 0x40;
pub const GC_USB_DIEPINT14_INEPNAKEFF_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT14_INEPNAKEFF_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT14_INEPNAKEFF_OFFSET: u32 = 0xac8;
pub const GC_USB_DIEPINT14_TXFEMP_LSB: u32 = 0x7;
pub const GC_USB_DIEPINT14_TXFEMP_MASK: u32 = 0x80;
pub const GC_USB_DIEPINT14_TXFEMP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT14_TXFEMP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT14_TXFEMP_OFFSET: u32 = 0xac8;
pub const GC_USB_DIEPINT14_TXFIFOUNDRN_LSB: u32 = 0x8;
pub const GC_USB_DIEPINT14_TXFIFOUNDRN_MASK: u32 = 0x100;
pub const GC_USB_DIEPINT14_TXFIFOUNDRN_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT14_TXFIFOUNDRN_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT14_TXFIFOUNDRN_OFFSET: u32 = 0xac8;
pub const GC_USB_DIEPINT14_BNAINTR_LSB: u32 = 0x9;
pub const GC_USB_DIEPINT14_BNAINTR_MASK: u32 = 0x200;
pub const GC_USB_DIEPINT14_BNAINTR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT14_BNAINTR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT14_BNAINTR_OFFSET: u32 = 0xac8;
pub const GC_USB_DIEPINT14_PKTDRPSTS_LSB: u32 = 0xb;
pub const GC_USB_DIEPINT14_PKTDRPSTS_MASK: u32 = 0x800;
pub const GC_USB_DIEPINT14_PKTDRPSTS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT14_PKTDRPSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT14_PKTDRPSTS_OFFSET: u32 = 0xac8;
pub const GC_USB_DIEPINT14_BBLEERR_LSB: u32 = 0xc;
pub const GC_USB_DIEPINT14_BBLEERR_MASK: u32 = 0x1000;
pub const GC_USB_DIEPINT14_BBLEERR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT14_BBLEERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT14_BBLEERR_OFFSET: u32 = 0xac8;
pub const GC_USB_DIEPINT14_NAKINTRPT_LSB: u32 = 0xd;
pub const GC_USB_DIEPINT14_NAKINTRPT_MASK: u32 = 0x2000;
pub const GC_USB_DIEPINT14_NAKINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT14_NAKINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT14_NAKINTRPT_OFFSET: u32 = 0xac8;
pub const GC_USB_DIEPINT14_NYETINTRPT_LSB: u32 = 0xe;
pub const GC_USB_DIEPINT14_NYETINTRPT_MASK: u32 = 0x4000;
pub const GC_USB_DIEPINT14_NYETINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT14_NYETINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT14_NYETINTRPT_OFFSET: u32 = 0xac8;
pub const GC_USB_DIEPTSIZ14_XFERSIZE_LSB: u32 = 0x0;
pub const GC_USB_DIEPTSIZ14_XFERSIZE_MASK: u32 = 0x7ffff;
pub const GC_USB_DIEPTSIZ14_XFERSIZE_SIZE: u32 = 0x13;
pub const GC_USB_DIEPTSIZ14_XFERSIZE_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ14_XFERSIZE_OFFSET: u32 = 0xad0;
pub const GC_USB_DIEPTSIZ14_PKTCNT_LSB: u32 = 0x13;
pub const GC_USB_DIEPTSIZ14_PKTCNT_MASK: u32 = 0x1ff80000;
pub const GC_USB_DIEPTSIZ14_PKTCNT_SIZE: u32 = 0xa;
pub const GC_USB_DIEPTSIZ14_PKTCNT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ14_PKTCNT_OFFSET: u32 = 0xad0;
pub const GC_USB_DIEPTSIZ14_MC_LSB: u32 = 0x1d;
pub const GC_USB_DIEPTSIZ14_MC_MASK: u32 = 0x60000000;
pub const GC_USB_DIEPTSIZ14_MC_SIZE: u32 = 0x2;
pub const GC_USB_DIEPTSIZ14_MC_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ14_MC_OFFSET: u32 = 0xad0;
pub const GC_USB_DIEPDMA14_DMAADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPDMA14_DMAADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DIEPDMA14_DMAADDR_SIZE: u32 = 0x20;
pub const GC_USB_DIEPDMA14_DMAADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMA14_DMAADDR_OFFSET: u32 = 0xad4;
pub const GC_USB_DTXFSTS14_INEPTXFSPCAVAIL_LSB: u32 = 0x0;
pub const GC_USB_DTXFSTS14_INEPTXFSPCAVAIL_MASK: u32 = 0xffff;
pub const GC_USB_DTXFSTS14_INEPTXFSPCAVAIL_SIZE: u32 = 0x10;
pub const GC_USB_DTXFSTS14_INEPTXFSPCAVAIL_DEFAULT: u32 = 0x0;
pub const GC_USB_DTXFSTS14_INEPTXFSPCAVAIL_OFFSET: u32 = 0xad8;
pub const GC_USB_DIEPDMAB14_DMABUFFERADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPDMAB14_DMABUFFERADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DIEPDMAB14_DMABUFFERADDR_SIZE: u32 = 0x20;
pub const GC_USB_DIEPDMAB14_DMABUFFERADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMAB14_DMABUFFERADDR_OFFSET: u32 = 0xadc;
pub const GC_USB_DIEPCTL15_MPS_LSB: u32 = 0x0;
pub const GC_USB_DIEPCTL15_MPS_MASK: u32 = 0x7ff;
pub const GC_USB_DIEPCTL15_MPS_SIZE: u32 = 0xb;
pub const GC_USB_DIEPCTL15_MPS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL15_MPS_OFFSET: u32 = 0xae0;
pub const GC_USB_DIEPCTL15_USBACTEP_LSB: u32 = 0xf;
pub const GC_USB_DIEPCTL15_USBACTEP_MASK: u32 = 0x8000;
pub const GC_USB_DIEPCTL15_USBACTEP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL15_USBACTEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL15_USBACTEP_OFFSET: u32 = 0xae0;
pub const GC_USB_DIEPCTL15_DPID_LSB: u32 = 0x10;
pub const GC_USB_DIEPCTL15_DPID_MASK: u32 = 0x10000;
pub const GC_USB_DIEPCTL15_DPID_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL15_DPID_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL15_DPID_OFFSET: u32 = 0xae0;
pub const GC_USB_DIEPCTL15_NAKSTS_LSB: u32 = 0x11;
pub const GC_USB_DIEPCTL15_NAKSTS_MASK: u32 = 0x20000;
pub const GC_USB_DIEPCTL15_NAKSTS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL15_NAKSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL15_NAKSTS_OFFSET: u32 = 0xae0;
pub const GC_USB_DIEPCTL15_EPTYPE_LSB: u32 = 0x12;
pub const GC_USB_DIEPCTL15_EPTYPE_MASK: u32 = 0xc0000;
pub const GC_USB_DIEPCTL15_EPTYPE_SIZE: u32 = 0x2;
pub const GC_USB_DIEPCTL15_EPTYPE_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL15_EPTYPE_OFFSET: u32 = 0xae0;
pub const GC_USB_DIEPCTL15_STALL_LSB: u32 = 0x15;
pub const GC_USB_DIEPCTL15_STALL_MASK: u32 = 0x200000;
pub const GC_USB_DIEPCTL15_STALL_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL15_STALL_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL15_STALL_OFFSET: u32 = 0xae0;
pub const GC_USB_DIEPCTL15_TXFNUM_LSB: u32 = 0x16;
pub const GC_USB_DIEPCTL15_TXFNUM_MASK: u32 = 0x3c00000;
pub const GC_USB_DIEPCTL15_TXFNUM_SIZE: u32 = 0x4;
pub const GC_USB_DIEPCTL15_TXFNUM_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL15_TXFNUM_OFFSET: u32 = 0xae0;
pub const GC_USB_DIEPCTL15_CNAK_LSB: u32 = 0x1a;
pub const GC_USB_DIEPCTL15_CNAK_MASK: u32 = 0x4000000;
pub const GC_USB_DIEPCTL15_CNAK_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL15_CNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL15_CNAK_OFFSET: u32 = 0xae0;
pub const GC_USB_DIEPCTL15_SNAK_LSB: u32 = 0x1b;
pub const GC_USB_DIEPCTL15_SNAK_MASK: u32 = 0x8000000;
pub const GC_USB_DIEPCTL15_SNAK_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL15_SNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL15_SNAK_OFFSET: u32 = 0xae0;
pub const GC_USB_DIEPCTL15_SETD0PID_LSB: u32 = 0x1c;
pub const GC_USB_DIEPCTL15_SETD0PID_MASK: u32 = 0x10000000;
pub const GC_USB_DIEPCTL15_SETD0PID_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL15_SETD0PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL15_SETD0PID_OFFSET: u32 = 0xae0;
pub const GC_USB_DIEPCTL15_SETD1PID_LSB: u32 = 0x1d;
pub const GC_USB_DIEPCTL15_SETD1PID_MASK: u32 = 0x20000000;
pub const GC_USB_DIEPCTL15_SETD1PID_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL15_SETD1PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL15_SETD1PID_OFFSET: u32 = 0xae0;
pub const GC_USB_DIEPCTL15_EPDIS_LSB: u32 = 0x1e;
pub const GC_USB_DIEPCTL15_EPDIS_MASK: u32 = 0x40000000;
pub const GC_USB_DIEPCTL15_EPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL15_EPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL15_EPDIS_OFFSET: u32 = 0xae0;
pub const GC_USB_DIEPCTL15_EPENA_LSB: u32 = 0x1f;
pub const GC_USB_DIEPCTL15_EPENA_MASK: u32 = 0x80000000;
pub const GC_USB_DIEPCTL15_EPENA_SIZE: u32 = 0x1;
pub const GC_USB_DIEPCTL15_EPENA_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPCTL15_EPENA_OFFSET: u32 = 0xae0;
pub const GC_USB_DIEPINT15_XFERCOMPL_LSB: u32 = 0x0;
pub const GC_USB_DIEPINT15_XFERCOMPL_MASK: u32 = 0x1;
pub const GC_USB_DIEPINT15_XFERCOMPL_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT15_XFERCOMPL_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT15_XFERCOMPL_OFFSET: u32 = 0xae8;
pub const GC_USB_DIEPINT15_EPDISBLD_LSB: u32 = 0x1;
pub const GC_USB_DIEPINT15_EPDISBLD_MASK: u32 = 0x2;
pub const GC_USB_DIEPINT15_EPDISBLD_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT15_EPDISBLD_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT15_EPDISBLD_OFFSET: u32 = 0xae8;
pub const GC_USB_DIEPINT15_AHBERR_LSB: u32 = 0x2;
pub const GC_USB_DIEPINT15_AHBERR_MASK: u32 = 0x4;
pub const GC_USB_DIEPINT15_AHBERR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT15_AHBERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT15_AHBERR_OFFSET: u32 = 0xae8;
pub const GC_USB_DIEPINT15_TIMEOUT_LSB: u32 = 0x3;
pub const GC_USB_DIEPINT15_TIMEOUT_MASK: u32 = 0x8;
pub const GC_USB_DIEPINT15_TIMEOUT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT15_TIMEOUT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT15_TIMEOUT_OFFSET: u32 = 0xae8;
pub const GC_USB_DIEPINT15_INTKNTXFEMP_LSB: u32 = 0x4;
pub const GC_USB_DIEPINT15_INTKNTXFEMP_MASK: u32 = 0x10;
pub const GC_USB_DIEPINT15_INTKNTXFEMP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT15_INTKNTXFEMP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT15_INTKNTXFEMP_OFFSET: u32 = 0xae8;
pub const GC_USB_DIEPINT15_INTKNEPMIS_LSB: u32 = 0x5;
pub const GC_USB_DIEPINT15_INTKNEPMIS_MASK: u32 = 0x20;
pub const GC_USB_DIEPINT15_INTKNEPMIS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT15_INTKNEPMIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT15_INTKNEPMIS_OFFSET: u32 = 0xae8;
pub const GC_USB_DIEPINT15_INEPNAKEFF_LSB: u32 = 0x6;
pub const GC_USB_DIEPINT15_INEPNAKEFF_MASK: u32 = 0x40;
pub const GC_USB_DIEPINT15_INEPNAKEFF_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT15_INEPNAKEFF_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT15_INEPNAKEFF_OFFSET: u32 = 0xae8;
pub const GC_USB_DIEPINT15_TXFEMP_LSB: u32 = 0x7;
pub const GC_USB_DIEPINT15_TXFEMP_MASK: u32 = 0x80;
pub const GC_USB_DIEPINT15_TXFEMP_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT15_TXFEMP_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT15_TXFEMP_OFFSET: u32 = 0xae8;
pub const GC_USB_DIEPINT15_TXFIFOUNDRN_LSB: u32 = 0x8;
pub const GC_USB_DIEPINT15_TXFIFOUNDRN_MASK: u32 = 0x100;
pub const GC_USB_DIEPINT15_TXFIFOUNDRN_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT15_TXFIFOUNDRN_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT15_TXFIFOUNDRN_OFFSET: u32 = 0xae8;
pub const GC_USB_DIEPINT15_BNAINTR_LSB: u32 = 0x9;
pub const GC_USB_DIEPINT15_BNAINTR_MASK: u32 = 0x200;
pub const GC_USB_DIEPINT15_BNAINTR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT15_BNAINTR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT15_BNAINTR_OFFSET: u32 = 0xae8;
pub const GC_USB_DIEPINT15_PKTDRPSTS_LSB: u32 = 0xb;
pub const GC_USB_DIEPINT15_PKTDRPSTS_MASK: u32 = 0x800;
pub const GC_USB_DIEPINT15_PKTDRPSTS_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT15_PKTDRPSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT15_PKTDRPSTS_OFFSET: u32 = 0xae8;
pub const GC_USB_DIEPINT15_BBLEERR_LSB: u32 = 0xc;
pub const GC_USB_DIEPINT15_BBLEERR_MASK: u32 = 0x1000;
pub const GC_USB_DIEPINT15_BBLEERR_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT15_BBLEERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT15_BBLEERR_OFFSET: u32 = 0xae8;
pub const GC_USB_DIEPINT15_NAKINTRPT_LSB: u32 = 0xd;
pub const GC_USB_DIEPINT15_NAKINTRPT_MASK: u32 = 0x2000;
pub const GC_USB_DIEPINT15_NAKINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT15_NAKINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT15_NAKINTRPT_OFFSET: u32 = 0xae8;
pub const GC_USB_DIEPINT15_NYETINTRPT_LSB: u32 = 0xe;
pub const GC_USB_DIEPINT15_NYETINTRPT_MASK: u32 = 0x4000;
pub const GC_USB_DIEPINT15_NYETINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DIEPINT15_NYETINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPINT15_NYETINTRPT_OFFSET: u32 = 0xae8;
pub const GC_USB_DIEPTSIZ15_XFERSIZE_LSB: u32 = 0x0;
pub const GC_USB_DIEPTSIZ15_XFERSIZE_MASK: u32 = 0x7ffff;
pub const GC_USB_DIEPTSIZ15_XFERSIZE_SIZE: u32 = 0x13;
pub const GC_USB_DIEPTSIZ15_XFERSIZE_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ15_XFERSIZE_OFFSET: u32 = 0xaf0;
pub const GC_USB_DIEPTSIZ15_PKTCNT_LSB: u32 = 0x13;
pub const GC_USB_DIEPTSIZ15_PKTCNT_MASK: u32 = 0x1ff80000;
pub const GC_USB_DIEPTSIZ15_PKTCNT_SIZE: u32 = 0xa;
pub const GC_USB_DIEPTSIZ15_PKTCNT_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ15_PKTCNT_OFFSET: u32 = 0xaf0;
pub const GC_USB_DIEPTSIZ15_MC_LSB: u32 = 0x1d;
pub const GC_USB_DIEPTSIZ15_MC_MASK: u32 = 0x60000000;
pub const GC_USB_DIEPTSIZ15_MC_SIZE: u32 = 0x2;
pub const GC_USB_DIEPTSIZ15_MC_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPTSIZ15_MC_OFFSET: u32 = 0xaf0;
pub const GC_USB_DIEPDMA15_DMAADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPDMA15_DMAADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DIEPDMA15_DMAADDR_SIZE: u32 = 0x20;
pub const GC_USB_DIEPDMA15_DMAADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMA15_DMAADDR_OFFSET: u32 = 0xaf4;
pub const GC_USB_DTXFSTS15_INEPTXFSPCAVAIL_LSB: u32 = 0x0;
pub const GC_USB_DTXFSTS15_INEPTXFSPCAVAIL_MASK: u32 = 0xffff;
pub const GC_USB_DTXFSTS15_INEPTXFSPCAVAIL_SIZE: u32 = 0x10;
pub const GC_USB_DTXFSTS15_INEPTXFSPCAVAIL_DEFAULT: u32 = 0x0;
pub const GC_USB_DTXFSTS15_INEPTXFSPCAVAIL_OFFSET: u32 = 0xaf8;
pub const GC_USB_DIEPDMAB15_DMABUFFERADDR_LSB: u32 = 0x0;
pub const GC_USB_DIEPDMAB15_DMABUFFERADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DIEPDMAB15_DMABUFFERADDR_SIZE: u32 = 0x20;
pub const GC_USB_DIEPDMAB15_DMABUFFERADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DIEPDMAB15_DMABUFFERADDR_OFFSET: u32 = 0xafc;
pub const GC_USB_DOEPCTL0_MPS_LSB: u32 = 0x0;
pub const GC_USB_DOEPCTL0_MPS_MASK: u32 = 0x3;
pub const GC_USB_DOEPCTL0_MPS_SIZE: u32 = 0x2;
pub const GC_USB_DOEPCTL0_MPS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL0_MPS_OFFSET: u32 = 0xb00;
pub const GC_USB_DOEPCTL0_USBACTEP_LSB: u32 = 0xf;
pub const GC_USB_DOEPCTL0_USBACTEP_MASK: u32 = 0x8000;
pub const GC_USB_DOEPCTL0_USBACTEP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL0_USBACTEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL0_USBACTEP_OFFSET: u32 = 0xb00;
pub const GC_USB_DOEPCTL0_NAKSTS_LSB: u32 = 0x11;
pub const GC_USB_DOEPCTL0_NAKSTS_MASK: u32 = 0x20000;
pub const GC_USB_DOEPCTL0_NAKSTS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL0_NAKSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL0_NAKSTS_OFFSET: u32 = 0xb00;
pub const GC_USB_DOEPCTL0_EPTYPE_LSB: u32 = 0x12;
pub const GC_USB_DOEPCTL0_EPTYPE_MASK: u32 = 0xc0000;
pub const GC_USB_DOEPCTL0_EPTYPE_SIZE: u32 = 0x2;
pub const GC_USB_DOEPCTL0_EPTYPE_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL0_EPTYPE_OFFSET: u32 = 0xb00;
pub const GC_USB_DOEPCTL0_SNP_LSB: u32 = 0x14;
pub const GC_USB_DOEPCTL0_SNP_MASK: u32 = 0x100000;
pub const GC_USB_DOEPCTL0_SNP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL0_SNP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL0_SNP_OFFSET: u32 = 0xb00;
pub const GC_USB_DOEPCTL0_STALL_LSB: u32 = 0x15;
pub const GC_USB_DOEPCTL0_STALL_MASK: u32 = 0x200000;
pub const GC_USB_DOEPCTL0_STALL_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL0_STALL_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL0_STALL_OFFSET: u32 = 0xb00;
pub const GC_USB_DOEPCTL0_CNAK_LSB: u32 = 0x1a;
pub const GC_USB_DOEPCTL0_CNAK_MASK: u32 = 0x4000000;
pub const GC_USB_DOEPCTL0_CNAK_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL0_CNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL0_CNAK_OFFSET: u32 = 0xb00;
pub const GC_USB_DOEPCTL0_SNAK_LSB: u32 = 0x1b;
pub const GC_USB_DOEPCTL0_SNAK_MASK: u32 = 0x8000000;
pub const GC_USB_DOEPCTL0_SNAK_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL0_SNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL0_SNAK_OFFSET: u32 = 0xb00;
pub const GC_USB_DOEPCTL0_EPDIS_LSB: u32 = 0x1e;
pub const GC_USB_DOEPCTL0_EPDIS_MASK: u32 = 0x40000000;
pub const GC_USB_DOEPCTL0_EPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL0_EPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL0_EPDIS_OFFSET: u32 = 0xb00;
pub const GC_USB_DOEPCTL0_EPENA_LSB: u32 = 0x1f;
pub const GC_USB_DOEPCTL0_EPENA_MASK: u32 = 0x80000000;
pub const GC_USB_DOEPCTL0_EPENA_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL0_EPENA_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL0_EPENA_OFFSET: u32 = 0xb00;
pub const GC_USB_DOEPINT0_XFERCOMPL_LSB: u32 = 0x0;
pub const GC_USB_DOEPINT0_XFERCOMPL_MASK: u32 = 0x1;
pub const GC_USB_DOEPINT0_XFERCOMPL_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT0_XFERCOMPL_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT0_XFERCOMPL_OFFSET: u32 = 0xb08;
pub const GC_USB_DOEPINT0_EPDISBLD_LSB: u32 = 0x1;
pub const GC_USB_DOEPINT0_EPDISBLD_MASK: u32 = 0x2;
pub const GC_USB_DOEPINT0_EPDISBLD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT0_EPDISBLD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT0_EPDISBLD_OFFSET: u32 = 0xb08;
pub const GC_USB_DOEPINT0_AHBERR_LSB: u32 = 0x2;
pub const GC_USB_DOEPINT0_AHBERR_MASK: u32 = 0x4;
pub const GC_USB_DOEPINT0_AHBERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT0_AHBERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT0_AHBERR_OFFSET: u32 = 0xb08;
pub const GC_USB_DOEPINT0_SETUP_LSB: u32 = 0x3;
pub const GC_USB_DOEPINT0_SETUP_MASK: u32 = 0x8;
pub const GC_USB_DOEPINT0_SETUP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT0_SETUP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT0_SETUP_OFFSET: u32 = 0xb08;
pub const GC_USB_DOEPINT0_OUTTKNEPDIS_LSB: u32 = 0x4;
pub const GC_USB_DOEPINT0_OUTTKNEPDIS_MASK: u32 = 0x10;
pub const GC_USB_DOEPINT0_OUTTKNEPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT0_OUTTKNEPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT0_OUTTKNEPDIS_OFFSET: u32 = 0xb08;
pub const GC_USB_DOEPINT0_STSPHSERCVD_LSB: u32 = 0x5;
pub const GC_USB_DOEPINT0_STSPHSERCVD_MASK: u32 = 0x20;
pub const GC_USB_DOEPINT0_STSPHSERCVD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT0_STSPHSERCVD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT0_STSPHSERCVD_OFFSET: u32 = 0xb08;
pub const GC_USB_DOEPINT0_BACK2BACKSETUP_LSB: u32 = 0x6;
pub const GC_USB_DOEPINT0_BACK2BACKSETUP_MASK: u32 = 0x40;
pub const GC_USB_DOEPINT0_BACK2BACKSETUP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT0_BACK2BACKSETUP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT0_BACK2BACKSETUP_OFFSET: u32 = 0xb08;
pub const GC_USB_DOEPINT0_OUTPKTERR_LSB: u32 = 0x8;
pub const GC_USB_DOEPINT0_OUTPKTERR_MASK: u32 = 0x100;
pub const GC_USB_DOEPINT0_OUTPKTERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT0_OUTPKTERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT0_OUTPKTERR_OFFSET: u32 = 0xb08;
pub const GC_USB_DOEPINT0_BNAINTR_LSB: u32 = 0x9;
pub const GC_USB_DOEPINT0_BNAINTR_MASK: u32 = 0x200;
pub const GC_USB_DOEPINT0_BNAINTR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT0_BNAINTR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT0_BNAINTR_OFFSET: u32 = 0xb08;
pub const GC_USB_DOEPINT0_PKTDRPSTS_LSB: u32 = 0xb;
pub const GC_USB_DOEPINT0_PKTDRPSTS_MASK: u32 = 0x800;
pub const GC_USB_DOEPINT0_PKTDRPSTS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT0_PKTDRPSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT0_PKTDRPSTS_OFFSET: u32 = 0xb08;
pub const GC_USB_DOEPINT0_BBLEERR_LSB: u32 = 0xc;
pub const GC_USB_DOEPINT0_BBLEERR_MASK: u32 = 0x1000;
pub const GC_USB_DOEPINT0_BBLEERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT0_BBLEERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT0_BBLEERR_OFFSET: u32 = 0xb08;
pub const GC_USB_DOEPINT0_NAKINTRPT_LSB: u32 = 0xd;
pub const GC_USB_DOEPINT0_NAKINTRPT_MASK: u32 = 0x2000;
pub const GC_USB_DOEPINT0_NAKINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT0_NAKINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT0_NAKINTRPT_OFFSET: u32 = 0xb08;
pub const GC_USB_DOEPINT0_NYETINTRPT_LSB: u32 = 0xe;
pub const GC_USB_DOEPINT0_NYETINTRPT_MASK: u32 = 0x4000;
pub const GC_USB_DOEPINT0_NYETINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT0_NYETINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT0_NYETINTRPT_OFFSET: u32 = 0xb08;
pub const GC_USB_DOEPINT0_STUPPKTRCVD_LSB: u32 = 0xf;
pub const GC_USB_DOEPINT0_STUPPKTRCVD_MASK: u32 = 0x8000;
pub const GC_USB_DOEPINT0_STUPPKTRCVD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT0_STUPPKTRCVD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT0_STUPPKTRCVD_OFFSET: u32 = 0xb08;
pub const GC_USB_DOEPTSIZ0_XFERSIZE_LSB: u32 = 0x0;
pub const GC_USB_DOEPTSIZ0_XFERSIZE_MASK: u32 = 0x7f;
pub const GC_USB_DOEPTSIZ0_XFERSIZE_SIZE: u32 = 0x7;
pub const GC_USB_DOEPTSIZ0_XFERSIZE_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ0_XFERSIZE_OFFSET: u32 = 0xb10;
pub const GC_USB_DOEPTSIZ0_PKTCNT_LSB: u32 = 0x13;
pub const GC_USB_DOEPTSIZ0_PKTCNT_MASK: u32 = 0x80000;
pub const GC_USB_DOEPTSIZ0_PKTCNT_SIZE: u32 = 0x1;
pub const GC_USB_DOEPTSIZ0_PKTCNT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ0_PKTCNT_OFFSET: u32 = 0xb10;
pub const GC_USB_DOEPTSIZ0_SUPCNT_LSB: u32 = 0x1d;
pub const GC_USB_DOEPTSIZ0_SUPCNT_MASK: u32 = 0x60000000;
pub const GC_USB_DOEPTSIZ0_SUPCNT_SIZE: u32 = 0x2;
pub const GC_USB_DOEPTSIZ0_SUPCNT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ0_SUPCNT_OFFSET: u32 = 0xb10;
pub const GC_USB_DOEPDMA0_DMAADDR_LSB: u32 = 0x0;
pub const GC_USB_DOEPDMA0_DMAADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DOEPDMA0_DMAADDR_SIZE: u32 = 0x20;
pub const GC_USB_DOEPDMA0_DMAADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMA0_DMAADDR_OFFSET: u32 = 0xb14;
pub const GC_USB_DOEPDMAB0_DMABUFFERADDR_LSB: u32 = 0x0;
pub const GC_USB_DOEPDMAB0_DMABUFFERADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DOEPDMAB0_DMABUFFERADDR_SIZE: u32 = 0x20;
pub const GC_USB_DOEPDMAB0_DMABUFFERADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMAB0_DMABUFFERADDR_OFFSET: u32 = 0xb1c;
pub const GC_USB_DOEPCTL1_MPS_LSB: u32 = 0x0;
pub const GC_USB_DOEPCTL1_MPS_MASK: u32 = 0x7ff;
pub const GC_USB_DOEPCTL1_MPS_SIZE: u32 = 0xb;
pub const GC_USB_DOEPCTL1_MPS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL1_MPS_OFFSET: u32 = 0xb20;
pub const GC_USB_DOEPCTL1_USBACTEP_LSB: u32 = 0xf;
pub const GC_USB_DOEPCTL1_USBACTEP_MASK: u32 = 0x8000;
pub const GC_USB_DOEPCTL1_USBACTEP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL1_USBACTEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL1_USBACTEP_OFFSET: u32 = 0xb20;
pub const GC_USB_DOEPCTL1_DPID_LSB: u32 = 0x10;
pub const GC_USB_DOEPCTL1_DPID_MASK: u32 = 0x10000;
pub const GC_USB_DOEPCTL1_DPID_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL1_DPID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL1_DPID_OFFSET: u32 = 0xb20;
pub const GC_USB_DOEPCTL1_NAKSTS_LSB: u32 = 0x11;
pub const GC_USB_DOEPCTL1_NAKSTS_MASK: u32 = 0x20000;
pub const GC_USB_DOEPCTL1_NAKSTS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL1_NAKSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL1_NAKSTS_OFFSET: u32 = 0xb20;
pub const GC_USB_DOEPCTL1_EPTYPE_LSB: u32 = 0x12;
pub const GC_USB_DOEPCTL1_EPTYPE_MASK: u32 = 0xc0000;
pub const GC_USB_DOEPCTL1_EPTYPE_SIZE: u32 = 0x2;
pub const GC_USB_DOEPCTL1_EPTYPE_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL1_EPTYPE_OFFSET: u32 = 0xb20;
pub const GC_USB_DOEPCTL1_SNP_LSB: u32 = 0x14;
pub const GC_USB_DOEPCTL1_SNP_MASK: u32 = 0x100000;
pub const GC_USB_DOEPCTL1_SNP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL1_SNP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL1_SNP_OFFSET: u32 = 0xb20;
pub const GC_USB_DOEPCTL1_STALL_LSB: u32 = 0x15;
pub const GC_USB_DOEPCTL1_STALL_MASK: u32 = 0x200000;
pub const GC_USB_DOEPCTL1_STALL_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL1_STALL_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL1_STALL_OFFSET: u32 = 0xb20;
pub const GC_USB_DOEPCTL1_CNAK_LSB: u32 = 0x1a;
pub const GC_USB_DOEPCTL1_CNAK_MASK: u32 = 0x4000000;
pub const GC_USB_DOEPCTL1_CNAK_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL1_CNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL1_CNAK_OFFSET: u32 = 0xb20;
pub const GC_USB_DOEPCTL1_SNAK_LSB: u32 = 0x1b;
pub const GC_USB_DOEPCTL1_SNAK_MASK: u32 = 0x8000000;
pub const GC_USB_DOEPCTL1_SNAK_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL1_SNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL1_SNAK_OFFSET: u32 = 0xb20;
pub const GC_USB_DOEPCTL1_SETD0PID_LSB: u32 = 0x1c;
pub const GC_USB_DOEPCTL1_SETD0PID_MASK: u32 = 0x10000000;
pub const GC_USB_DOEPCTL1_SETD0PID_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL1_SETD0PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL1_SETD0PID_OFFSET: u32 = 0xb20;
pub const GC_USB_DOEPCTL1_SETD1PID_LSB: u32 = 0x1d;
pub const GC_USB_DOEPCTL1_SETD1PID_MASK: u32 = 0x20000000;
pub const GC_USB_DOEPCTL1_SETD1PID_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL1_SETD1PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL1_SETD1PID_OFFSET: u32 = 0xb20;
pub const GC_USB_DOEPCTL1_EPDIS_LSB: u32 = 0x1e;
pub const GC_USB_DOEPCTL1_EPDIS_MASK: u32 = 0x40000000;
pub const GC_USB_DOEPCTL1_EPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL1_EPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL1_EPDIS_OFFSET: u32 = 0xb20;
pub const GC_USB_DOEPCTL1_EPENA_LSB: u32 = 0x1f;
pub const GC_USB_DOEPCTL1_EPENA_MASK: u32 = 0x80000000;
pub const GC_USB_DOEPCTL1_EPENA_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL1_EPENA_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL1_EPENA_OFFSET: u32 = 0xb20;
pub const GC_USB_DOEPINT1_XFERCOMPL_LSB: u32 = 0x0;
pub const GC_USB_DOEPINT1_XFERCOMPL_MASK: u32 = 0x1;
pub const GC_USB_DOEPINT1_XFERCOMPL_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT1_XFERCOMPL_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT1_XFERCOMPL_OFFSET: u32 = 0xb28;
pub const GC_USB_DOEPINT1_EPDISBLD_LSB: u32 = 0x1;
pub const GC_USB_DOEPINT1_EPDISBLD_MASK: u32 = 0x2;
pub const GC_USB_DOEPINT1_EPDISBLD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT1_EPDISBLD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT1_EPDISBLD_OFFSET: u32 = 0xb28;
pub const GC_USB_DOEPINT1_AHBERR_LSB: u32 = 0x2;
pub const GC_USB_DOEPINT1_AHBERR_MASK: u32 = 0x4;
pub const GC_USB_DOEPINT1_AHBERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT1_AHBERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT1_AHBERR_OFFSET: u32 = 0xb28;
pub const GC_USB_DOEPINT1_SETUP_LSB: u32 = 0x3;
pub const GC_USB_DOEPINT1_SETUP_MASK: u32 = 0x8;
pub const GC_USB_DOEPINT1_SETUP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT1_SETUP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT1_SETUP_OFFSET: u32 = 0xb28;
pub const GC_USB_DOEPINT1_OUTTKNEPDIS_LSB: u32 = 0x4;
pub const GC_USB_DOEPINT1_OUTTKNEPDIS_MASK: u32 = 0x10;
pub const GC_USB_DOEPINT1_OUTTKNEPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT1_OUTTKNEPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT1_OUTTKNEPDIS_OFFSET: u32 = 0xb28;
pub const GC_USB_DOEPINT1_STSPHSERCVD_LSB: u32 = 0x5;
pub const GC_USB_DOEPINT1_STSPHSERCVD_MASK: u32 = 0x20;
pub const GC_USB_DOEPINT1_STSPHSERCVD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT1_STSPHSERCVD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT1_STSPHSERCVD_OFFSET: u32 = 0xb28;
pub const GC_USB_DOEPINT1_BACK2BACKSETUP_LSB: u32 = 0x6;
pub const GC_USB_DOEPINT1_BACK2BACKSETUP_MASK: u32 = 0x40;
pub const GC_USB_DOEPINT1_BACK2BACKSETUP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT1_BACK2BACKSETUP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT1_BACK2BACKSETUP_OFFSET: u32 = 0xb28;
pub const GC_USB_DOEPINT1_OUTPKTERR_LSB: u32 = 0x8;
pub const GC_USB_DOEPINT1_OUTPKTERR_MASK: u32 = 0x100;
pub const GC_USB_DOEPINT1_OUTPKTERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT1_OUTPKTERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT1_OUTPKTERR_OFFSET: u32 = 0xb28;
pub const GC_USB_DOEPINT1_BNAINTR_LSB: u32 = 0x9;
pub const GC_USB_DOEPINT1_BNAINTR_MASK: u32 = 0x200;
pub const GC_USB_DOEPINT1_BNAINTR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT1_BNAINTR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT1_BNAINTR_OFFSET: u32 = 0xb28;
pub const GC_USB_DOEPINT1_PKTDRPSTS_LSB: u32 = 0xb;
pub const GC_USB_DOEPINT1_PKTDRPSTS_MASK: u32 = 0x800;
pub const GC_USB_DOEPINT1_PKTDRPSTS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT1_PKTDRPSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT1_PKTDRPSTS_OFFSET: u32 = 0xb28;
pub const GC_USB_DOEPINT1_BBLEERR_LSB: u32 = 0xc;
pub const GC_USB_DOEPINT1_BBLEERR_MASK: u32 = 0x1000;
pub const GC_USB_DOEPINT1_BBLEERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT1_BBLEERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT1_BBLEERR_OFFSET: u32 = 0xb28;
pub const GC_USB_DOEPINT1_NAKINTRPT_LSB: u32 = 0xd;
pub const GC_USB_DOEPINT1_NAKINTRPT_MASK: u32 = 0x2000;
pub const GC_USB_DOEPINT1_NAKINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT1_NAKINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT1_NAKINTRPT_OFFSET: u32 = 0xb28;
pub const GC_USB_DOEPINT1_NYETINTRPT_LSB: u32 = 0xe;
pub const GC_USB_DOEPINT1_NYETINTRPT_MASK: u32 = 0x4000;
pub const GC_USB_DOEPINT1_NYETINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT1_NYETINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT1_NYETINTRPT_OFFSET: u32 = 0xb28;
pub const GC_USB_DOEPINT1_STUPPKTRCVD_LSB: u32 = 0xf;
pub const GC_USB_DOEPINT1_STUPPKTRCVD_MASK: u32 = 0x8000;
pub const GC_USB_DOEPINT1_STUPPKTRCVD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT1_STUPPKTRCVD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT1_STUPPKTRCVD_OFFSET: u32 = 0xb28;
pub const GC_USB_DOEPTSIZ1_XFERSIZE_LSB: u32 = 0x0;
pub const GC_USB_DOEPTSIZ1_XFERSIZE_MASK: u32 = 0x7ffff;
pub const GC_USB_DOEPTSIZ1_XFERSIZE_SIZE: u32 = 0x13;
pub const GC_USB_DOEPTSIZ1_XFERSIZE_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ1_XFERSIZE_OFFSET: u32 = 0xb30;
pub const GC_USB_DOEPTSIZ1_PKTCNT_LSB: u32 = 0x13;
pub const GC_USB_DOEPTSIZ1_PKTCNT_MASK: u32 = 0x1ff80000;
pub const GC_USB_DOEPTSIZ1_PKTCNT_SIZE: u32 = 0xa;
pub const GC_USB_DOEPTSIZ1_PKTCNT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ1_PKTCNT_OFFSET: u32 = 0xb30;
pub const GC_USB_DOEPTSIZ1_RXDPID_LSB: u32 = 0x1d;
pub const GC_USB_DOEPTSIZ1_RXDPID_MASK: u32 = 0x60000000;
pub const GC_USB_DOEPTSIZ1_RXDPID_SIZE: u32 = 0x2;
pub const GC_USB_DOEPTSIZ1_RXDPID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ1_RXDPID_OFFSET: u32 = 0xb30;
pub const GC_USB_DOEPDMA1_DMAADDR_LSB: u32 = 0x0;
pub const GC_USB_DOEPDMA1_DMAADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DOEPDMA1_DMAADDR_SIZE: u32 = 0x20;
pub const GC_USB_DOEPDMA1_DMAADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMA1_DMAADDR_OFFSET: u32 = 0xb34;
pub const GC_USB_DOEPDMAB1_DMABUFFERADDR_LSB: u32 = 0x0;
pub const GC_USB_DOEPDMAB1_DMABUFFERADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DOEPDMAB1_DMABUFFERADDR_SIZE: u32 = 0x20;
pub const GC_USB_DOEPDMAB1_DMABUFFERADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMAB1_DMABUFFERADDR_OFFSET: u32 = 0xb3c;
pub const GC_USB_DOEPCTL2_MPS_LSB: u32 = 0x0;
pub const GC_USB_DOEPCTL2_MPS_MASK: u32 = 0x7ff;
pub const GC_USB_DOEPCTL2_MPS_SIZE: u32 = 0xb;
pub const GC_USB_DOEPCTL2_MPS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL2_MPS_OFFSET: u32 = 0xb40;
pub const GC_USB_DOEPCTL2_USBACTEP_LSB: u32 = 0xf;
pub const GC_USB_DOEPCTL2_USBACTEP_MASK: u32 = 0x8000;
pub const GC_USB_DOEPCTL2_USBACTEP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL2_USBACTEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL2_USBACTEP_OFFSET: u32 = 0xb40;
pub const GC_USB_DOEPCTL2_DPID_LSB: u32 = 0x10;
pub const GC_USB_DOEPCTL2_DPID_MASK: u32 = 0x10000;
pub const GC_USB_DOEPCTL2_DPID_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL2_DPID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL2_DPID_OFFSET: u32 = 0xb40;
pub const GC_USB_DOEPCTL2_NAKSTS_LSB: u32 = 0x11;
pub const GC_USB_DOEPCTL2_NAKSTS_MASK: u32 = 0x20000;
pub const GC_USB_DOEPCTL2_NAKSTS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL2_NAKSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL2_NAKSTS_OFFSET: u32 = 0xb40;
pub const GC_USB_DOEPCTL2_EPTYPE_LSB: u32 = 0x12;
pub const GC_USB_DOEPCTL2_EPTYPE_MASK: u32 = 0xc0000;
pub const GC_USB_DOEPCTL2_EPTYPE_SIZE: u32 = 0x2;
pub const GC_USB_DOEPCTL2_EPTYPE_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL2_EPTYPE_OFFSET: u32 = 0xb40;
pub const GC_USB_DOEPCTL2_SNP_LSB: u32 = 0x14;
pub const GC_USB_DOEPCTL2_SNP_MASK: u32 = 0x100000;
pub const GC_USB_DOEPCTL2_SNP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL2_SNP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL2_SNP_OFFSET: u32 = 0xb40;
pub const GC_USB_DOEPCTL2_STALL_LSB: u32 = 0x15;
pub const GC_USB_DOEPCTL2_STALL_MASK: u32 = 0x200000;
pub const GC_USB_DOEPCTL2_STALL_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL2_STALL_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL2_STALL_OFFSET: u32 = 0xb40;
pub const GC_USB_DOEPCTL2_CNAK_LSB: u32 = 0x1a;
pub const GC_USB_DOEPCTL2_CNAK_MASK: u32 = 0x4000000;
pub const GC_USB_DOEPCTL2_CNAK_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL2_CNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL2_CNAK_OFFSET: u32 = 0xb40;
pub const GC_USB_DOEPCTL2_SNAK_LSB: u32 = 0x1b;
pub const GC_USB_DOEPCTL2_SNAK_MASK: u32 = 0x8000000;
pub const GC_USB_DOEPCTL2_SNAK_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL2_SNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL2_SNAK_OFFSET: u32 = 0xb40;
pub const GC_USB_DOEPCTL2_SETD0PID_LSB: u32 = 0x1c;
pub const GC_USB_DOEPCTL2_SETD0PID_MASK: u32 = 0x10000000;
pub const GC_USB_DOEPCTL2_SETD0PID_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL2_SETD0PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL2_SETD0PID_OFFSET: u32 = 0xb40;
pub const GC_USB_DOEPCTL2_SETD1PID_LSB: u32 = 0x1d;
pub const GC_USB_DOEPCTL2_SETD1PID_MASK: u32 = 0x20000000;
pub const GC_USB_DOEPCTL2_SETD1PID_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL2_SETD1PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL2_SETD1PID_OFFSET: u32 = 0xb40;
pub const GC_USB_DOEPCTL2_EPDIS_LSB: u32 = 0x1e;
pub const GC_USB_DOEPCTL2_EPDIS_MASK: u32 = 0x40000000;
pub const GC_USB_DOEPCTL2_EPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL2_EPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL2_EPDIS_OFFSET: u32 = 0xb40;
pub const GC_USB_DOEPCTL2_EPENA_LSB: u32 = 0x1f;
pub const GC_USB_DOEPCTL2_EPENA_MASK: u32 = 0x80000000;
pub const GC_USB_DOEPCTL2_EPENA_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL2_EPENA_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL2_EPENA_OFFSET: u32 = 0xb40;
pub const GC_USB_DOEPINT2_XFERCOMPL_LSB: u32 = 0x0;
pub const GC_USB_DOEPINT2_XFERCOMPL_MASK: u32 = 0x1;
pub const GC_USB_DOEPINT2_XFERCOMPL_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT2_XFERCOMPL_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT2_XFERCOMPL_OFFSET: u32 = 0xb48;
pub const GC_USB_DOEPINT2_EPDISBLD_LSB: u32 = 0x1;
pub const GC_USB_DOEPINT2_EPDISBLD_MASK: u32 = 0x2;
pub const GC_USB_DOEPINT2_EPDISBLD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT2_EPDISBLD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT2_EPDISBLD_OFFSET: u32 = 0xb48;
pub const GC_USB_DOEPINT2_AHBERR_LSB: u32 = 0x2;
pub const GC_USB_DOEPINT2_AHBERR_MASK: u32 = 0x4;
pub const GC_USB_DOEPINT2_AHBERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT2_AHBERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT2_AHBERR_OFFSET: u32 = 0xb48;
pub const GC_USB_DOEPINT2_SETUP_LSB: u32 = 0x3;
pub const GC_USB_DOEPINT2_SETUP_MASK: u32 = 0x8;
pub const GC_USB_DOEPINT2_SETUP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT2_SETUP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT2_SETUP_OFFSET: u32 = 0xb48;
pub const GC_USB_DOEPINT2_OUTTKNEPDIS_LSB: u32 = 0x4;
pub const GC_USB_DOEPINT2_OUTTKNEPDIS_MASK: u32 = 0x10;
pub const GC_USB_DOEPINT2_OUTTKNEPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT2_OUTTKNEPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT2_OUTTKNEPDIS_OFFSET: u32 = 0xb48;
pub const GC_USB_DOEPINT2_STSPHSERCVD_LSB: u32 = 0x5;
pub const GC_USB_DOEPINT2_STSPHSERCVD_MASK: u32 = 0x20;
pub const GC_USB_DOEPINT2_STSPHSERCVD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT2_STSPHSERCVD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT2_STSPHSERCVD_OFFSET: u32 = 0xb48;
pub const GC_USB_DOEPINT2_BACK2BACKSETUP_LSB: u32 = 0x6;
pub const GC_USB_DOEPINT2_BACK2BACKSETUP_MASK: u32 = 0x40;
pub const GC_USB_DOEPINT2_BACK2BACKSETUP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT2_BACK2BACKSETUP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT2_BACK2BACKSETUP_OFFSET: u32 = 0xb48;
pub const GC_USB_DOEPINT2_OUTPKTERR_LSB: u32 = 0x8;
pub const GC_USB_DOEPINT2_OUTPKTERR_MASK: u32 = 0x100;
pub const GC_USB_DOEPINT2_OUTPKTERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT2_OUTPKTERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT2_OUTPKTERR_OFFSET: u32 = 0xb48;
pub const GC_USB_DOEPINT2_BNAINTR_LSB: u32 = 0x9;
pub const GC_USB_DOEPINT2_BNAINTR_MASK: u32 = 0x200;
pub const GC_USB_DOEPINT2_BNAINTR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT2_BNAINTR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT2_BNAINTR_OFFSET: u32 = 0xb48;
pub const GC_USB_DOEPINT2_PKTDRPSTS_LSB: u32 = 0xb;
pub const GC_USB_DOEPINT2_PKTDRPSTS_MASK: u32 = 0x800;
pub const GC_USB_DOEPINT2_PKTDRPSTS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT2_PKTDRPSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT2_PKTDRPSTS_OFFSET: u32 = 0xb48;
pub const GC_USB_DOEPINT2_BBLEERR_LSB: u32 = 0xc;
pub const GC_USB_DOEPINT2_BBLEERR_MASK: u32 = 0x1000;
pub const GC_USB_DOEPINT2_BBLEERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT2_BBLEERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT2_BBLEERR_OFFSET: u32 = 0xb48;
pub const GC_USB_DOEPINT2_NAKINTRPT_LSB: u32 = 0xd;
pub const GC_USB_DOEPINT2_NAKINTRPT_MASK: u32 = 0x2000;
pub const GC_USB_DOEPINT2_NAKINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT2_NAKINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT2_NAKINTRPT_OFFSET: u32 = 0xb48;
pub const GC_USB_DOEPINT2_NYETINTRPT_LSB: u32 = 0xe;
pub const GC_USB_DOEPINT2_NYETINTRPT_MASK: u32 = 0x4000;
pub const GC_USB_DOEPINT2_NYETINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT2_NYETINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT2_NYETINTRPT_OFFSET: u32 = 0xb48;
pub const GC_USB_DOEPINT2_STUPPKTRCVD_LSB: u32 = 0xf;
pub const GC_USB_DOEPINT2_STUPPKTRCVD_MASK: u32 = 0x8000;
pub const GC_USB_DOEPINT2_STUPPKTRCVD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT2_STUPPKTRCVD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT2_STUPPKTRCVD_OFFSET: u32 = 0xb48;
pub const GC_USB_DOEPTSIZ2_XFERSIZE_LSB: u32 = 0x0;
pub const GC_USB_DOEPTSIZ2_XFERSIZE_MASK: u32 = 0x7ffff;
pub const GC_USB_DOEPTSIZ2_XFERSIZE_SIZE: u32 = 0x13;
pub const GC_USB_DOEPTSIZ2_XFERSIZE_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ2_XFERSIZE_OFFSET: u32 = 0xb50;
pub const GC_USB_DOEPTSIZ2_PKTCNT_LSB: u32 = 0x13;
pub const GC_USB_DOEPTSIZ2_PKTCNT_MASK: u32 = 0x1ff80000;
pub const GC_USB_DOEPTSIZ2_PKTCNT_SIZE: u32 = 0xa;
pub const GC_USB_DOEPTSIZ2_PKTCNT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ2_PKTCNT_OFFSET: u32 = 0xb50;
pub const GC_USB_DOEPTSIZ2_RXDPID_LSB: u32 = 0x1d;
pub const GC_USB_DOEPTSIZ2_RXDPID_MASK: u32 = 0x60000000;
pub const GC_USB_DOEPTSIZ2_RXDPID_SIZE: u32 = 0x2;
pub const GC_USB_DOEPTSIZ2_RXDPID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ2_RXDPID_OFFSET: u32 = 0xb50;
pub const GC_USB_DOEPDMA2_DMAADDR_LSB: u32 = 0x0;
pub const GC_USB_DOEPDMA2_DMAADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DOEPDMA2_DMAADDR_SIZE: u32 = 0x20;
pub const GC_USB_DOEPDMA2_DMAADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMA2_DMAADDR_OFFSET: u32 = 0xb54;
pub const GC_USB_DOEPDMAB2_DMABUFFERADDR_LSB: u32 = 0x0;
pub const GC_USB_DOEPDMAB2_DMABUFFERADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DOEPDMAB2_DMABUFFERADDR_SIZE: u32 = 0x20;
pub const GC_USB_DOEPDMAB2_DMABUFFERADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMAB2_DMABUFFERADDR_OFFSET: u32 = 0xb5c;
pub const GC_USB_DOEPCTL3_MPS_LSB: u32 = 0x0;
pub const GC_USB_DOEPCTL3_MPS_MASK: u32 = 0x7ff;
pub const GC_USB_DOEPCTL3_MPS_SIZE: u32 = 0xb;
pub const GC_USB_DOEPCTL3_MPS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL3_MPS_OFFSET: u32 = 0xb60;
pub const GC_USB_DOEPCTL3_USBACTEP_LSB: u32 = 0xf;
pub const GC_USB_DOEPCTL3_USBACTEP_MASK: u32 = 0x8000;
pub const GC_USB_DOEPCTL3_USBACTEP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL3_USBACTEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL3_USBACTEP_OFFSET: u32 = 0xb60;
pub const GC_USB_DOEPCTL3_DPID_LSB: u32 = 0x10;
pub const GC_USB_DOEPCTL3_DPID_MASK: u32 = 0x10000;
pub const GC_USB_DOEPCTL3_DPID_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL3_DPID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL3_DPID_OFFSET: u32 = 0xb60;
pub const GC_USB_DOEPCTL3_NAKSTS_LSB: u32 = 0x11;
pub const GC_USB_DOEPCTL3_NAKSTS_MASK: u32 = 0x20000;
pub const GC_USB_DOEPCTL3_NAKSTS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL3_NAKSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL3_NAKSTS_OFFSET: u32 = 0xb60;
pub const GC_USB_DOEPCTL3_EPTYPE_LSB: u32 = 0x12;
pub const GC_USB_DOEPCTL3_EPTYPE_MASK: u32 = 0xc0000;
pub const GC_USB_DOEPCTL3_EPTYPE_SIZE: u32 = 0x2;
pub const GC_USB_DOEPCTL3_EPTYPE_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL3_EPTYPE_OFFSET: u32 = 0xb60;
pub const GC_USB_DOEPCTL3_SNP_LSB: u32 = 0x14;
pub const GC_USB_DOEPCTL3_SNP_MASK: u32 = 0x100000;
pub const GC_USB_DOEPCTL3_SNP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL3_SNP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL3_SNP_OFFSET: u32 = 0xb60;
pub const GC_USB_DOEPCTL3_STALL_LSB: u32 = 0x15;
pub const GC_USB_DOEPCTL3_STALL_MASK: u32 = 0x200000;
pub const GC_USB_DOEPCTL3_STALL_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL3_STALL_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL3_STALL_OFFSET: u32 = 0xb60;
pub const GC_USB_DOEPCTL3_CNAK_LSB: u32 = 0x1a;
pub const GC_USB_DOEPCTL3_CNAK_MASK: u32 = 0x4000000;
pub const GC_USB_DOEPCTL3_CNAK_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL3_CNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL3_CNAK_OFFSET: u32 = 0xb60;
pub const GC_USB_DOEPCTL3_SNAK_LSB: u32 = 0x1b;
pub const GC_USB_DOEPCTL3_SNAK_MASK: u32 = 0x8000000;
pub const GC_USB_DOEPCTL3_SNAK_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL3_SNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL3_SNAK_OFFSET: u32 = 0xb60;
pub const GC_USB_DOEPCTL3_SETD0PID_LSB: u32 = 0x1c;
pub const GC_USB_DOEPCTL3_SETD0PID_MASK: u32 = 0x10000000;
pub const GC_USB_DOEPCTL3_SETD0PID_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL3_SETD0PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL3_SETD0PID_OFFSET: u32 = 0xb60;
pub const GC_USB_DOEPCTL3_SETD1PID_LSB: u32 = 0x1d;
pub const GC_USB_DOEPCTL3_SETD1PID_MASK: u32 = 0x20000000;
pub const GC_USB_DOEPCTL3_SETD1PID_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL3_SETD1PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL3_SETD1PID_OFFSET: u32 = 0xb60;
pub const GC_USB_DOEPCTL3_EPDIS_LSB: u32 = 0x1e;
pub const GC_USB_DOEPCTL3_EPDIS_MASK: u32 = 0x40000000;
pub const GC_USB_DOEPCTL3_EPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL3_EPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL3_EPDIS_OFFSET: u32 = 0xb60;
pub const GC_USB_DOEPCTL3_EPENA_LSB: u32 = 0x1f;
pub const GC_USB_DOEPCTL3_EPENA_MASK: u32 = 0x80000000;
pub const GC_USB_DOEPCTL3_EPENA_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL3_EPENA_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL3_EPENA_OFFSET: u32 = 0xb60;
pub const GC_USB_DOEPINT3_XFERCOMPL_LSB: u32 = 0x0;
pub const GC_USB_DOEPINT3_XFERCOMPL_MASK: u32 = 0x1;
pub const GC_USB_DOEPINT3_XFERCOMPL_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT3_XFERCOMPL_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT3_XFERCOMPL_OFFSET: u32 = 0xb68;
pub const GC_USB_DOEPINT3_EPDISBLD_LSB: u32 = 0x1;
pub const GC_USB_DOEPINT3_EPDISBLD_MASK: u32 = 0x2;
pub const GC_USB_DOEPINT3_EPDISBLD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT3_EPDISBLD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT3_EPDISBLD_OFFSET: u32 = 0xb68;
pub const GC_USB_DOEPINT3_AHBERR_LSB: u32 = 0x2;
pub const GC_USB_DOEPINT3_AHBERR_MASK: u32 = 0x4;
pub const GC_USB_DOEPINT3_AHBERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT3_AHBERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT3_AHBERR_OFFSET: u32 = 0xb68;
pub const GC_USB_DOEPINT3_SETUP_LSB: u32 = 0x3;
pub const GC_USB_DOEPINT3_SETUP_MASK: u32 = 0x8;
pub const GC_USB_DOEPINT3_SETUP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT3_SETUP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT3_SETUP_OFFSET: u32 = 0xb68;
pub const GC_USB_DOEPINT3_OUTTKNEPDIS_LSB: u32 = 0x4;
pub const GC_USB_DOEPINT3_OUTTKNEPDIS_MASK: u32 = 0x10;
pub const GC_USB_DOEPINT3_OUTTKNEPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT3_OUTTKNEPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT3_OUTTKNEPDIS_OFFSET: u32 = 0xb68;
pub const GC_USB_DOEPINT3_STSPHSERCVD_LSB: u32 = 0x5;
pub const GC_USB_DOEPINT3_STSPHSERCVD_MASK: u32 = 0x20;
pub const GC_USB_DOEPINT3_STSPHSERCVD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT3_STSPHSERCVD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT3_STSPHSERCVD_OFFSET: u32 = 0xb68;
pub const GC_USB_DOEPINT3_BACK2BACKSETUP_LSB: u32 = 0x6;
pub const GC_USB_DOEPINT3_BACK2BACKSETUP_MASK: u32 = 0x40;
pub const GC_USB_DOEPINT3_BACK2BACKSETUP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT3_BACK2BACKSETUP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT3_BACK2BACKSETUP_OFFSET: u32 = 0xb68;
pub const GC_USB_DOEPINT3_OUTPKTERR_LSB: u32 = 0x8;
pub const GC_USB_DOEPINT3_OUTPKTERR_MASK: u32 = 0x100;
pub const GC_USB_DOEPINT3_OUTPKTERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT3_OUTPKTERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT3_OUTPKTERR_OFFSET: u32 = 0xb68;
pub const GC_USB_DOEPINT3_BNAINTR_LSB: u32 = 0x9;
pub const GC_USB_DOEPINT3_BNAINTR_MASK: u32 = 0x200;
pub const GC_USB_DOEPINT3_BNAINTR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT3_BNAINTR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT3_BNAINTR_OFFSET: u32 = 0xb68;
pub const GC_USB_DOEPINT3_PKTDRPSTS_LSB: u32 = 0xb;
pub const GC_USB_DOEPINT3_PKTDRPSTS_MASK: u32 = 0x800;
pub const GC_USB_DOEPINT3_PKTDRPSTS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT3_PKTDRPSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT3_PKTDRPSTS_OFFSET: u32 = 0xb68;
pub const GC_USB_DOEPINT3_BBLEERR_LSB: u32 = 0xc;
pub const GC_USB_DOEPINT3_BBLEERR_MASK: u32 = 0x1000;
pub const GC_USB_DOEPINT3_BBLEERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT3_BBLEERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT3_BBLEERR_OFFSET: u32 = 0xb68;
pub const GC_USB_DOEPINT3_NAKINTRPT_LSB: u32 = 0xd;
pub const GC_USB_DOEPINT3_NAKINTRPT_MASK: u32 = 0x2000;
pub const GC_USB_DOEPINT3_NAKINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT3_NAKINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT3_NAKINTRPT_OFFSET: u32 = 0xb68;
pub const GC_USB_DOEPINT3_NYETINTRPT_LSB: u32 = 0xe;
pub const GC_USB_DOEPINT3_NYETINTRPT_MASK: u32 = 0x4000;
pub const GC_USB_DOEPINT3_NYETINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT3_NYETINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT3_NYETINTRPT_OFFSET: u32 = 0xb68;
pub const GC_USB_DOEPINT3_STUPPKTRCVD_LSB: u32 = 0xf;
pub const GC_USB_DOEPINT3_STUPPKTRCVD_MASK: u32 = 0x8000;
pub const GC_USB_DOEPINT3_STUPPKTRCVD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT3_STUPPKTRCVD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT3_STUPPKTRCVD_OFFSET: u32 = 0xb68;
pub const GC_USB_DOEPTSIZ3_XFERSIZE_LSB: u32 = 0x0;
pub const GC_USB_DOEPTSIZ3_XFERSIZE_MASK: u32 = 0x7ffff;
pub const GC_USB_DOEPTSIZ3_XFERSIZE_SIZE: u32 = 0x13;
pub const GC_USB_DOEPTSIZ3_XFERSIZE_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ3_XFERSIZE_OFFSET: u32 = 0xb70;
pub const GC_USB_DOEPTSIZ3_PKTCNT_LSB: u32 = 0x13;
pub const GC_USB_DOEPTSIZ3_PKTCNT_MASK: u32 = 0x1ff80000;
pub const GC_USB_DOEPTSIZ3_PKTCNT_SIZE: u32 = 0xa;
pub const GC_USB_DOEPTSIZ3_PKTCNT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ3_PKTCNT_OFFSET: u32 = 0xb70;
pub const GC_USB_DOEPTSIZ3_RXDPID_LSB: u32 = 0x1d;
pub const GC_USB_DOEPTSIZ3_RXDPID_MASK: u32 = 0x60000000;
pub const GC_USB_DOEPTSIZ3_RXDPID_SIZE: u32 = 0x2;
pub const GC_USB_DOEPTSIZ3_RXDPID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ3_RXDPID_OFFSET: u32 = 0xb70;
pub const GC_USB_DOEPDMA3_DMAADDR_LSB: u32 = 0x0;
pub const GC_USB_DOEPDMA3_DMAADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DOEPDMA3_DMAADDR_SIZE: u32 = 0x20;
pub const GC_USB_DOEPDMA3_DMAADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMA3_DMAADDR_OFFSET: u32 = 0xb74;
pub const GC_USB_DOEPDMAB3_DMABUFFERADDR_LSB: u32 = 0x0;
pub const GC_USB_DOEPDMAB3_DMABUFFERADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DOEPDMAB3_DMABUFFERADDR_SIZE: u32 = 0x20;
pub const GC_USB_DOEPDMAB3_DMABUFFERADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMAB3_DMABUFFERADDR_OFFSET: u32 = 0xb7c;
pub const GC_USB_DOEPCTL4_MPS_LSB: u32 = 0x0;
pub const GC_USB_DOEPCTL4_MPS_MASK: u32 = 0x7ff;
pub const GC_USB_DOEPCTL4_MPS_SIZE: u32 = 0xb;
pub const GC_USB_DOEPCTL4_MPS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL4_MPS_OFFSET: u32 = 0xb80;
pub const GC_USB_DOEPCTL4_USBACTEP_LSB: u32 = 0xf;
pub const GC_USB_DOEPCTL4_USBACTEP_MASK: u32 = 0x8000;
pub const GC_USB_DOEPCTL4_USBACTEP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL4_USBACTEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL4_USBACTEP_OFFSET: u32 = 0xb80;
pub const GC_USB_DOEPCTL4_DPID_LSB: u32 = 0x10;
pub const GC_USB_DOEPCTL4_DPID_MASK: u32 = 0x10000;
pub const GC_USB_DOEPCTL4_DPID_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL4_DPID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL4_DPID_OFFSET: u32 = 0xb80;
pub const GC_USB_DOEPCTL4_NAKSTS_LSB: u32 = 0x11;
pub const GC_USB_DOEPCTL4_NAKSTS_MASK: u32 = 0x20000;
pub const GC_USB_DOEPCTL4_NAKSTS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL4_NAKSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL4_NAKSTS_OFFSET: u32 = 0xb80;
pub const GC_USB_DOEPCTL4_EPTYPE_LSB: u32 = 0x12;
pub const GC_USB_DOEPCTL4_EPTYPE_MASK: u32 = 0xc0000;
pub const GC_USB_DOEPCTL4_EPTYPE_SIZE: u32 = 0x2;
pub const GC_USB_DOEPCTL4_EPTYPE_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL4_EPTYPE_OFFSET: u32 = 0xb80;
pub const GC_USB_DOEPCTL4_SNP_LSB: u32 = 0x14;
pub const GC_USB_DOEPCTL4_SNP_MASK: u32 = 0x100000;
pub const GC_USB_DOEPCTL4_SNP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL4_SNP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL4_SNP_OFFSET: u32 = 0xb80;
pub const GC_USB_DOEPCTL4_STALL_LSB: u32 = 0x15;
pub const GC_USB_DOEPCTL4_STALL_MASK: u32 = 0x200000;
pub const GC_USB_DOEPCTL4_STALL_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL4_STALL_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL4_STALL_OFFSET: u32 = 0xb80;
pub const GC_USB_DOEPCTL4_CNAK_LSB: u32 = 0x1a;
pub const GC_USB_DOEPCTL4_CNAK_MASK: u32 = 0x4000000;
pub const GC_USB_DOEPCTL4_CNAK_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL4_CNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL4_CNAK_OFFSET: u32 = 0xb80;
pub const GC_USB_DOEPCTL4_SNAK_LSB: u32 = 0x1b;
pub const GC_USB_DOEPCTL4_SNAK_MASK: u32 = 0x8000000;
pub const GC_USB_DOEPCTL4_SNAK_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL4_SNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL4_SNAK_OFFSET: u32 = 0xb80;
pub const GC_USB_DOEPCTL4_SETD0PID_LSB: u32 = 0x1c;
pub const GC_USB_DOEPCTL4_SETD0PID_MASK: u32 = 0x10000000;
pub const GC_USB_DOEPCTL4_SETD0PID_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL4_SETD0PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL4_SETD0PID_OFFSET: u32 = 0xb80;
pub const GC_USB_DOEPCTL4_SETD1PID_LSB: u32 = 0x1d;
pub const GC_USB_DOEPCTL4_SETD1PID_MASK: u32 = 0x20000000;
pub const GC_USB_DOEPCTL4_SETD1PID_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL4_SETD1PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL4_SETD1PID_OFFSET: u32 = 0xb80;
pub const GC_USB_DOEPCTL4_EPDIS_LSB: u32 = 0x1e;
pub const GC_USB_DOEPCTL4_EPDIS_MASK: u32 = 0x40000000;
pub const GC_USB_DOEPCTL4_EPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL4_EPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL4_EPDIS_OFFSET: u32 = 0xb80;
pub const GC_USB_DOEPCTL4_EPENA_LSB: u32 = 0x1f;
pub const GC_USB_DOEPCTL4_EPENA_MASK: u32 = 0x80000000;
pub const GC_USB_DOEPCTL4_EPENA_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL4_EPENA_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL4_EPENA_OFFSET: u32 = 0xb80;
pub const GC_USB_DOEPINT4_XFERCOMPL_LSB: u32 = 0x0;
pub const GC_USB_DOEPINT4_XFERCOMPL_MASK: u32 = 0x1;
pub const GC_USB_DOEPINT4_XFERCOMPL_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT4_XFERCOMPL_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT4_XFERCOMPL_OFFSET: u32 = 0xb88;
pub const GC_USB_DOEPINT4_EPDISBLD_LSB: u32 = 0x1;
pub const GC_USB_DOEPINT4_EPDISBLD_MASK: u32 = 0x2;
pub const GC_USB_DOEPINT4_EPDISBLD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT4_EPDISBLD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT4_EPDISBLD_OFFSET: u32 = 0xb88;
pub const GC_USB_DOEPINT4_AHBERR_LSB: u32 = 0x2;
pub const GC_USB_DOEPINT4_AHBERR_MASK: u32 = 0x4;
pub const GC_USB_DOEPINT4_AHBERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT4_AHBERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT4_AHBERR_OFFSET: u32 = 0xb88;
pub const GC_USB_DOEPINT4_SETUP_LSB: u32 = 0x3;
pub const GC_USB_DOEPINT4_SETUP_MASK: u32 = 0x8;
pub const GC_USB_DOEPINT4_SETUP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT4_SETUP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT4_SETUP_OFFSET: u32 = 0xb88;
pub const GC_USB_DOEPINT4_OUTTKNEPDIS_LSB: u32 = 0x4;
pub const GC_USB_DOEPINT4_OUTTKNEPDIS_MASK: u32 = 0x10;
pub const GC_USB_DOEPINT4_OUTTKNEPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT4_OUTTKNEPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT4_OUTTKNEPDIS_OFFSET: u32 = 0xb88;
pub const GC_USB_DOEPINT4_STSPHSERCVD_LSB: u32 = 0x5;
pub const GC_USB_DOEPINT4_STSPHSERCVD_MASK: u32 = 0x20;
pub const GC_USB_DOEPINT4_STSPHSERCVD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT4_STSPHSERCVD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT4_STSPHSERCVD_OFFSET: u32 = 0xb88;
pub const GC_USB_DOEPINT4_BACK2BACKSETUP_LSB: u32 = 0x6;
pub const GC_USB_DOEPINT4_BACK2BACKSETUP_MASK: u32 = 0x40;
pub const GC_USB_DOEPINT4_BACK2BACKSETUP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT4_BACK2BACKSETUP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT4_BACK2BACKSETUP_OFFSET: u32 = 0xb88;
pub const GC_USB_DOEPINT4_OUTPKTERR_LSB: u32 = 0x8;
pub const GC_USB_DOEPINT4_OUTPKTERR_MASK: u32 = 0x100;
pub const GC_USB_DOEPINT4_OUTPKTERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT4_OUTPKTERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT4_OUTPKTERR_OFFSET: u32 = 0xb88;
pub const GC_USB_DOEPINT4_BNAINTR_LSB: u32 = 0x9;
pub const GC_USB_DOEPINT4_BNAINTR_MASK: u32 = 0x200;
pub const GC_USB_DOEPINT4_BNAINTR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT4_BNAINTR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT4_BNAINTR_OFFSET: u32 = 0xb88;
pub const GC_USB_DOEPINT4_PKTDRPSTS_LSB: u32 = 0xb;
pub const GC_USB_DOEPINT4_PKTDRPSTS_MASK: u32 = 0x800;
pub const GC_USB_DOEPINT4_PKTDRPSTS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT4_PKTDRPSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT4_PKTDRPSTS_OFFSET: u32 = 0xb88;
pub const GC_USB_DOEPINT4_BBLEERR_LSB: u32 = 0xc;
pub const GC_USB_DOEPINT4_BBLEERR_MASK: u32 = 0x1000;
pub const GC_USB_DOEPINT4_BBLEERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT4_BBLEERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT4_BBLEERR_OFFSET: u32 = 0xb88;
pub const GC_USB_DOEPINT4_NAKINTRPT_LSB: u32 = 0xd;
pub const GC_USB_DOEPINT4_NAKINTRPT_MASK: u32 = 0x2000;
pub const GC_USB_DOEPINT4_NAKINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT4_NAKINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT4_NAKINTRPT_OFFSET: u32 = 0xb88;
pub const GC_USB_DOEPINT4_NYETINTRPT_LSB: u32 = 0xe;
pub const GC_USB_DOEPINT4_NYETINTRPT_MASK: u32 = 0x4000;
pub const GC_USB_DOEPINT4_NYETINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT4_NYETINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT4_NYETINTRPT_OFFSET: u32 = 0xb88;
pub const GC_USB_DOEPINT4_STUPPKTRCVD_LSB: u32 = 0xf;
pub const GC_USB_DOEPINT4_STUPPKTRCVD_MASK: u32 = 0x8000;
pub const GC_USB_DOEPINT4_STUPPKTRCVD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT4_STUPPKTRCVD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT4_STUPPKTRCVD_OFFSET: u32 = 0xb88;
pub const GC_USB_DOEPTSIZ4_XFERSIZE_LSB: u32 = 0x0;
pub const GC_USB_DOEPTSIZ4_XFERSIZE_MASK: u32 = 0x7ffff;
pub const GC_USB_DOEPTSIZ4_XFERSIZE_SIZE: u32 = 0x13;
pub const GC_USB_DOEPTSIZ4_XFERSIZE_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ4_XFERSIZE_OFFSET: u32 = 0xb90;
pub const GC_USB_DOEPTSIZ4_PKTCNT_LSB: u32 = 0x13;
pub const GC_USB_DOEPTSIZ4_PKTCNT_MASK: u32 = 0x1ff80000;
pub const GC_USB_DOEPTSIZ4_PKTCNT_SIZE: u32 = 0xa;
pub const GC_USB_DOEPTSIZ4_PKTCNT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ4_PKTCNT_OFFSET: u32 = 0xb90;
pub const GC_USB_DOEPTSIZ4_RXDPID_LSB: u32 = 0x1d;
pub const GC_USB_DOEPTSIZ4_RXDPID_MASK: u32 = 0x60000000;
pub const GC_USB_DOEPTSIZ4_RXDPID_SIZE: u32 = 0x2;
pub const GC_USB_DOEPTSIZ4_RXDPID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ4_RXDPID_OFFSET: u32 = 0xb90;
pub const GC_USB_DOEPDMA4_DMAADDR_LSB: u32 = 0x0;
pub const GC_USB_DOEPDMA4_DMAADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DOEPDMA4_DMAADDR_SIZE: u32 = 0x20;
pub const GC_USB_DOEPDMA4_DMAADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMA4_DMAADDR_OFFSET: u32 = 0xb94;
pub const GC_USB_DOEPDMAB4_DMABUFFERADDR_LSB: u32 = 0x0;
pub const GC_USB_DOEPDMAB4_DMABUFFERADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DOEPDMAB4_DMABUFFERADDR_SIZE: u32 = 0x20;
pub const GC_USB_DOEPDMAB4_DMABUFFERADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMAB4_DMABUFFERADDR_OFFSET: u32 = 0xb9c;
pub const GC_USB_DOEPCTL5_MPS_LSB: u32 = 0x0;
pub const GC_USB_DOEPCTL5_MPS_MASK: u32 = 0x7ff;
pub const GC_USB_DOEPCTL5_MPS_SIZE: u32 = 0xb;
pub const GC_USB_DOEPCTL5_MPS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL5_MPS_OFFSET: u32 = 0xba0;
pub const GC_USB_DOEPCTL5_USBACTEP_LSB: u32 = 0xf;
pub const GC_USB_DOEPCTL5_USBACTEP_MASK: u32 = 0x8000;
pub const GC_USB_DOEPCTL5_USBACTEP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL5_USBACTEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL5_USBACTEP_OFFSET: u32 = 0xba0;
pub const GC_USB_DOEPCTL5_DPID_LSB: u32 = 0x10;
pub const GC_USB_DOEPCTL5_DPID_MASK: u32 = 0x10000;
pub const GC_USB_DOEPCTL5_DPID_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL5_DPID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL5_DPID_OFFSET: u32 = 0xba0;
pub const GC_USB_DOEPCTL5_NAKSTS_LSB: u32 = 0x11;
pub const GC_USB_DOEPCTL5_NAKSTS_MASK: u32 = 0x20000;
pub const GC_USB_DOEPCTL5_NAKSTS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL5_NAKSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL5_NAKSTS_OFFSET: u32 = 0xba0;
pub const GC_USB_DOEPCTL5_EPTYPE_LSB: u32 = 0x12;
pub const GC_USB_DOEPCTL5_EPTYPE_MASK: u32 = 0xc0000;
pub const GC_USB_DOEPCTL5_EPTYPE_SIZE: u32 = 0x2;
pub const GC_USB_DOEPCTL5_EPTYPE_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL5_EPTYPE_OFFSET: u32 = 0xba0;
pub const GC_USB_DOEPCTL5_SNP_LSB: u32 = 0x14;
pub const GC_USB_DOEPCTL5_SNP_MASK: u32 = 0x100000;
pub const GC_USB_DOEPCTL5_SNP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL5_SNP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL5_SNP_OFFSET: u32 = 0xba0;
pub const GC_USB_DOEPCTL5_STALL_LSB: u32 = 0x15;
pub const GC_USB_DOEPCTL5_STALL_MASK: u32 = 0x200000;
pub const GC_USB_DOEPCTL5_STALL_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL5_STALL_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL5_STALL_OFFSET: u32 = 0xba0;
pub const GC_USB_DOEPCTL5_CNAK_LSB: u32 = 0x1a;
pub const GC_USB_DOEPCTL5_CNAK_MASK: u32 = 0x4000000;
pub const GC_USB_DOEPCTL5_CNAK_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL5_CNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL5_CNAK_OFFSET: u32 = 0xba0;
pub const GC_USB_DOEPCTL5_SNAK_LSB: u32 = 0x1b;
pub const GC_USB_DOEPCTL5_SNAK_MASK: u32 = 0x8000000;
pub const GC_USB_DOEPCTL5_SNAK_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL5_SNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL5_SNAK_OFFSET: u32 = 0xba0;
pub const GC_USB_DOEPCTL5_SETD0PID_LSB: u32 = 0x1c;
pub const GC_USB_DOEPCTL5_SETD0PID_MASK: u32 = 0x10000000;
pub const GC_USB_DOEPCTL5_SETD0PID_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL5_SETD0PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL5_SETD0PID_OFFSET: u32 = 0xba0;
pub const GC_USB_DOEPCTL5_SETD1PID_LSB: u32 = 0x1d;
pub const GC_USB_DOEPCTL5_SETD1PID_MASK: u32 = 0x20000000;
pub const GC_USB_DOEPCTL5_SETD1PID_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL5_SETD1PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL5_SETD1PID_OFFSET: u32 = 0xba0;
pub const GC_USB_DOEPCTL5_EPDIS_LSB: u32 = 0x1e;
pub const GC_USB_DOEPCTL5_EPDIS_MASK: u32 = 0x40000000;
pub const GC_USB_DOEPCTL5_EPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL5_EPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL5_EPDIS_OFFSET: u32 = 0xba0;
pub const GC_USB_DOEPCTL5_EPENA_LSB: u32 = 0x1f;
pub const GC_USB_DOEPCTL5_EPENA_MASK: u32 = 0x80000000;
pub const GC_USB_DOEPCTL5_EPENA_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL5_EPENA_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL5_EPENA_OFFSET: u32 = 0xba0;
pub const GC_USB_DOEPINT5_XFERCOMPL_LSB: u32 = 0x0;
pub const GC_USB_DOEPINT5_XFERCOMPL_MASK: u32 = 0x1;
pub const GC_USB_DOEPINT5_XFERCOMPL_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT5_XFERCOMPL_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT5_XFERCOMPL_OFFSET: u32 = 0xba8;
pub const GC_USB_DOEPINT5_EPDISBLD_LSB: u32 = 0x1;
pub const GC_USB_DOEPINT5_EPDISBLD_MASK: u32 = 0x2;
pub const GC_USB_DOEPINT5_EPDISBLD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT5_EPDISBLD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT5_EPDISBLD_OFFSET: u32 = 0xba8;
pub const GC_USB_DOEPINT5_AHBERR_LSB: u32 = 0x2;
pub const GC_USB_DOEPINT5_AHBERR_MASK: u32 = 0x4;
pub const GC_USB_DOEPINT5_AHBERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT5_AHBERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT5_AHBERR_OFFSET: u32 = 0xba8;
pub const GC_USB_DOEPINT5_SETUP_LSB: u32 = 0x3;
pub const GC_USB_DOEPINT5_SETUP_MASK: u32 = 0x8;
pub const GC_USB_DOEPINT5_SETUP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT5_SETUP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT5_SETUP_OFFSET: u32 = 0xba8;
pub const GC_USB_DOEPINT5_OUTTKNEPDIS_LSB: u32 = 0x4;
pub const GC_USB_DOEPINT5_OUTTKNEPDIS_MASK: u32 = 0x10;
pub const GC_USB_DOEPINT5_OUTTKNEPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT5_OUTTKNEPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT5_OUTTKNEPDIS_OFFSET: u32 = 0xba8;
pub const GC_USB_DOEPINT5_STSPHSERCVD_LSB: u32 = 0x5;
pub const GC_USB_DOEPINT5_STSPHSERCVD_MASK: u32 = 0x20;
pub const GC_USB_DOEPINT5_STSPHSERCVD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT5_STSPHSERCVD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT5_STSPHSERCVD_OFFSET: u32 = 0xba8;
pub const GC_USB_DOEPINT5_BACK2BACKSETUP_LSB: u32 = 0x6;
pub const GC_USB_DOEPINT5_BACK2BACKSETUP_MASK: u32 = 0x40;
pub const GC_USB_DOEPINT5_BACK2BACKSETUP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT5_BACK2BACKSETUP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT5_BACK2BACKSETUP_OFFSET: u32 = 0xba8;
pub const GC_USB_DOEPINT5_OUTPKTERR_LSB: u32 = 0x8;
pub const GC_USB_DOEPINT5_OUTPKTERR_MASK: u32 = 0x100;
pub const GC_USB_DOEPINT5_OUTPKTERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT5_OUTPKTERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT5_OUTPKTERR_OFFSET: u32 = 0xba8;
pub const GC_USB_DOEPINT5_BNAINTR_LSB: u32 = 0x9;
pub const GC_USB_DOEPINT5_BNAINTR_MASK: u32 = 0x200;
pub const GC_USB_DOEPINT5_BNAINTR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT5_BNAINTR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT5_BNAINTR_OFFSET: u32 = 0xba8;
pub const GC_USB_DOEPINT5_PKTDRPSTS_LSB: u32 = 0xb;
pub const GC_USB_DOEPINT5_PKTDRPSTS_MASK: u32 = 0x800;
pub const GC_USB_DOEPINT5_PKTDRPSTS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT5_PKTDRPSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT5_PKTDRPSTS_OFFSET: u32 = 0xba8;
pub const GC_USB_DOEPINT5_BBLEERR_LSB: u32 = 0xc;
pub const GC_USB_DOEPINT5_BBLEERR_MASK: u32 = 0x1000;
pub const GC_USB_DOEPINT5_BBLEERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT5_BBLEERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT5_BBLEERR_OFFSET: u32 = 0xba8;
pub const GC_USB_DOEPINT5_NAKINTRPT_LSB: u32 = 0xd;
pub const GC_USB_DOEPINT5_NAKINTRPT_MASK: u32 = 0x2000;
pub const GC_USB_DOEPINT5_NAKINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT5_NAKINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT5_NAKINTRPT_OFFSET: u32 = 0xba8;
pub const GC_USB_DOEPINT5_NYETINTRPT_LSB: u32 = 0xe;
pub const GC_USB_DOEPINT5_NYETINTRPT_MASK: u32 = 0x4000;
pub const GC_USB_DOEPINT5_NYETINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT5_NYETINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT5_NYETINTRPT_OFFSET: u32 = 0xba8;
pub const GC_USB_DOEPINT5_STUPPKTRCVD_LSB: u32 = 0xf;
pub const GC_USB_DOEPINT5_STUPPKTRCVD_MASK: u32 = 0x8000;
pub const GC_USB_DOEPINT5_STUPPKTRCVD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT5_STUPPKTRCVD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT5_STUPPKTRCVD_OFFSET: u32 = 0xba8;
pub const GC_USB_DOEPTSIZ5_XFERSIZE_LSB: u32 = 0x0;
pub const GC_USB_DOEPTSIZ5_XFERSIZE_MASK: u32 = 0x7ffff;
pub const GC_USB_DOEPTSIZ5_XFERSIZE_SIZE: u32 = 0x13;
pub const GC_USB_DOEPTSIZ5_XFERSIZE_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ5_XFERSIZE_OFFSET: u32 = 0xbb0;
pub const GC_USB_DOEPTSIZ5_PKTCNT_LSB: u32 = 0x13;
pub const GC_USB_DOEPTSIZ5_PKTCNT_MASK: u32 = 0x1ff80000;
pub const GC_USB_DOEPTSIZ5_PKTCNT_SIZE: u32 = 0xa;
pub const GC_USB_DOEPTSIZ5_PKTCNT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ5_PKTCNT_OFFSET: u32 = 0xbb0;
pub const GC_USB_DOEPTSIZ5_RXDPID_LSB: u32 = 0x1d;
pub const GC_USB_DOEPTSIZ5_RXDPID_MASK: u32 = 0x60000000;
pub const GC_USB_DOEPTSIZ5_RXDPID_SIZE: u32 = 0x2;
pub const GC_USB_DOEPTSIZ5_RXDPID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ5_RXDPID_OFFSET: u32 = 0xbb0;
pub const GC_USB_DOEPDMA5_DMAADDR_LSB: u32 = 0x0;
pub const GC_USB_DOEPDMA5_DMAADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DOEPDMA5_DMAADDR_SIZE: u32 = 0x20;
pub const GC_USB_DOEPDMA5_DMAADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMA5_DMAADDR_OFFSET: u32 = 0xbb4;
pub const GC_USB_DOEPDMAB5_DMABUFFERADDR_LSB: u32 = 0x0;
pub const GC_USB_DOEPDMAB5_DMABUFFERADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DOEPDMAB5_DMABUFFERADDR_SIZE: u32 = 0x20;
pub const GC_USB_DOEPDMAB5_DMABUFFERADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMAB5_DMABUFFERADDR_OFFSET: u32 = 0xbbc;
pub const GC_USB_DOEPCTL6_MPS_LSB: u32 = 0x0;
pub const GC_USB_DOEPCTL6_MPS_MASK: u32 = 0x7ff;
pub const GC_USB_DOEPCTL6_MPS_SIZE: u32 = 0xb;
pub const GC_USB_DOEPCTL6_MPS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL6_MPS_OFFSET: u32 = 0xbc0;
pub const GC_USB_DOEPCTL6_USBACTEP_LSB: u32 = 0xf;
pub const GC_USB_DOEPCTL6_USBACTEP_MASK: u32 = 0x8000;
pub const GC_USB_DOEPCTL6_USBACTEP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL6_USBACTEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL6_USBACTEP_OFFSET: u32 = 0xbc0;
pub const GC_USB_DOEPCTL6_DPID_LSB: u32 = 0x10;
pub const GC_USB_DOEPCTL6_DPID_MASK: u32 = 0x10000;
pub const GC_USB_DOEPCTL6_DPID_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL6_DPID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL6_DPID_OFFSET: u32 = 0xbc0;
pub const GC_USB_DOEPCTL6_NAKSTS_LSB: u32 = 0x11;
pub const GC_USB_DOEPCTL6_NAKSTS_MASK: u32 = 0x20000;
pub const GC_USB_DOEPCTL6_NAKSTS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL6_NAKSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL6_NAKSTS_OFFSET: u32 = 0xbc0;
pub const GC_USB_DOEPCTL6_EPTYPE_LSB: u32 = 0x12;
pub const GC_USB_DOEPCTL6_EPTYPE_MASK: u32 = 0xc0000;
pub const GC_USB_DOEPCTL6_EPTYPE_SIZE: u32 = 0x2;
pub const GC_USB_DOEPCTL6_EPTYPE_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL6_EPTYPE_OFFSET: u32 = 0xbc0;
pub const GC_USB_DOEPCTL6_SNP_LSB: u32 = 0x14;
pub const GC_USB_DOEPCTL6_SNP_MASK: u32 = 0x100000;
pub const GC_USB_DOEPCTL6_SNP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL6_SNP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL6_SNP_OFFSET: u32 = 0xbc0;
pub const GC_USB_DOEPCTL6_STALL_LSB: u32 = 0x15;
pub const GC_USB_DOEPCTL6_STALL_MASK: u32 = 0x200000;
pub const GC_USB_DOEPCTL6_STALL_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL6_STALL_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL6_STALL_OFFSET: u32 = 0xbc0;
pub const GC_USB_DOEPCTL6_CNAK_LSB: u32 = 0x1a;
pub const GC_USB_DOEPCTL6_CNAK_MASK: u32 = 0x4000000;
pub const GC_USB_DOEPCTL6_CNAK_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL6_CNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL6_CNAK_OFFSET: u32 = 0xbc0;
pub const GC_USB_DOEPCTL6_SNAK_LSB: u32 = 0x1b;
pub const GC_USB_DOEPCTL6_SNAK_MASK: u32 = 0x8000000;
pub const GC_USB_DOEPCTL6_SNAK_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL6_SNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL6_SNAK_OFFSET: u32 = 0xbc0;
pub const GC_USB_DOEPCTL6_SETD0PID_LSB: u32 = 0x1c;
pub const GC_USB_DOEPCTL6_SETD0PID_MASK: u32 = 0x10000000;
pub const GC_USB_DOEPCTL6_SETD0PID_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL6_SETD0PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL6_SETD0PID_OFFSET: u32 = 0xbc0;
pub const GC_USB_DOEPCTL6_SETD1PID_LSB: u32 = 0x1d;
pub const GC_USB_DOEPCTL6_SETD1PID_MASK: u32 = 0x20000000;
pub const GC_USB_DOEPCTL6_SETD1PID_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL6_SETD1PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL6_SETD1PID_OFFSET: u32 = 0xbc0;
pub const GC_USB_DOEPCTL6_EPDIS_LSB: u32 = 0x1e;
pub const GC_USB_DOEPCTL6_EPDIS_MASK: u32 = 0x40000000;
pub const GC_USB_DOEPCTL6_EPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL6_EPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL6_EPDIS_OFFSET: u32 = 0xbc0;
pub const GC_USB_DOEPCTL6_EPENA_LSB: u32 = 0x1f;
pub const GC_USB_DOEPCTL6_EPENA_MASK: u32 = 0x80000000;
pub const GC_USB_DOEPCTL6_EPENA_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL6_EPENA_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL6_EPENA_OFFSET: u32 = 0xbc0;
pub const GC_USB_DOEPINT6_XFERCOMPL_LSB: u32 = 0x0;
pub const GC_USB_DOEPINT6_XFERCOMPL_MASK: u32 = 0x1;
pub const GC_USB_DOEPINT6_XFERCOMPL_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT6_XFERCOMPL_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT6_XFERCOMPL_OFFSET: u32 = 0xbc8;
pub const GC_USB_DOEPINT6_EPDISBLD_LSB: u32 = 0x1;
pub const GC_USB_DOEPINT6_EPDISBLD_MASK: u32 = 0x2;
pub const GC_USB_DOEPINT6_EPDISBLD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT6_EPDISBLD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT6_EPDISBLD_OFFSET: u32 = 0xbc8;
pub const GC_USB_DOEPINT6_AHBERR_LSB: u32 = 0x2;
pub const GC_USB_DOEPINT6_AHBERR_MASK: u32 = 0x4;
pub const GC_USB_DOEPINT6_AHBERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT6_AHBERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT6_AHBERR_OFFSET: u32 = 0xbc8;
pub const GC_USB_DOEPINT6_SETUP_LSB: u32 = 0x3;
pub const GC_USB_DOEPINT6_SETUP_MASK: u32 = 0x8;
pub const GC_USB_DOEPINT6_SETUP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT6_SETUP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT6_SETUP_OFFSET: u32 = 0xbc8;
pub const GC_USB_DOEPINT6_OUTTKNEPDIS_LSB: u32 = 0x4;
pub const GC_USB_DOEPINT6_OUTTKNEPDIS_MASK: u32 = 0x10;
pub const GC_USB_DOEPINT6_OUTTKNEPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT6_OUTTKNEPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT6_OUTTKNEPDIS_OFFSET: u32 = 0xbc8;
pub const GC_USB_DOEPINT6_STSPHSERCVD_LSB: u32 = 0x5;
pub const GC_USB_DOEPINT6_STSPHSERCVD_MASK: u32 = 0x20;
pub const GC_USB_DOEPINT6_STSPHSERCVD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT6_STSPHSERCVD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT6_STSPHSERCVD_OFFSET: u32 = 0xbc8;
pub const GC_USB_DOEPINT6_BACK2BACKSETUP_LSB: u32 = 0x6;
pub const GC_USB_DOEPINT6_BACK2BACKSETUP_MASK: u32 = 0x40;
pub const GC_USB_DOEPINT6_BACK2BACKSETUP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT6_BACK2BACKSETUP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT6_BACK2BACKSETUP_OFFSET: u32 = 0xbc8;
pub const GC_USB_DOEPINT6_OUTPKTERR_LSB: u32 = 0x8;
pub const GC_USB_DOEPINT6_OUTPKTERR_MASK: u32 = 0x100;
pub const GC_USB_DOEPINT6_OUTPKTERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT6_OUTPKTERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT6_OUTPKTERR_OFFSET: u32 = 0xbc8;
pub const GC_USB_DOEPINT6_BNAINTR_LSB: u32 = 0x9;
pub const GC_USB_DOEPINT6_BNAINTR_MASK: u32 = 0x200;
pub const GC_USB_DOEPINT6_BNAINTR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT6_BNAINTR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT6_BNAINTR_OFFSET: u32 = 0xbc8;
pub const GC_USB_DOEPINT6_PKTDRPSTS_LSB: u32 = 0xb;
pub const GC_USB_DOEPINT6_PKTDRPSTS_MASK: u32 = 0x800;
pub const GC_USB_DOEPINT6_PKTDRPSTS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT6_PKTDRPSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT6_PKTDRPSTS_OFFSET: u32 = 0xbc8;
pub const GC_USB_DOEPINT6_BBLEERR_LSB: u32 = 0xc;
pub const GC_USB_DOEPINT6_BBLEERR_MASK: u32 = 0x1000;
pub const GC_USB_DOEPINT6_BBLEERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT6_BBLEERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT6_BBLEERR_OFFSET: u32 = 0xbc8;
pub const GC_USB_DOEPINT6_NAKINTRPT_LSB: u32 = 0xd;
pub const GC_USB_DOEPINT6_NAKINTRPT_MASK: u32 = 0x2000;
pub const GC_USB_DOEPINT6_NAKINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT6_NAKINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT6_NAKINTRPT_OFFSET: u32 = 0xbc8;
pub const GC_USB_DOEPINT6_NYETINTRPT_LSB: u32 = 0xe;
pub const GC_USB_DOEPINT6_NYETINTRPT_MASK: u32 = 0x4000;
pub const GC_USB_DOEPINT6_NYETINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT6_NYETINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT6_NYETINTRPT_OFFSET: u32 = 0xbc8;
pub const GC_USB_DOEPINT6_STUPPKTRCVD_LSB: u32 = 0xf;
pub const GC_USB_DOEPINT6_STUPPKTRCVD_MASK: u32 = 0x8000;
pub const GC_USB_DOEPINT6_STUPPKTRCVD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT6_STUPPKTRCVD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT6_STUPPKTRCVD_OFFSET: u32 = 0xbc8;
pub const GC_USB_DOEPTSIZ6_XFERSIZE_LSB: u32 = 0x0;
pub const GC_USB_DOEPTSIZ6_XFERSIZE_MASK: u32 = 0x7ffff;
pub const GC_USB_DOEPTSIZ6_XFERSIZE_SIZE: u32 = 0x13;
pub const GC_USB_DOEPTSIZ6_XFERSIZE_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ6_XFERSIZE_OFFSET: u32 = 0xbd0;
pub const GC_USB_DOEPTSIZ6_PKTCNT_LSB: u32 = 0x13;
pub const GC_USB_DOEPTSIZ6_PKTCNT_MASK: u32 = 0x1ff80000;
pub const GC_USB_DOEPTSIZ6_PKTCNT_SIZE: u32 = 0xa;
pub const GC_USB_DOEPTSIZ6_PKTCNT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ6_PKTCNT_OFFSET: u32 = 0xbd0;
pub const GC_USB_DOEPTSIZ6_RXDPID_LSB: u32 = 0x1d;
pub const GC_USB_DOEPTSIZ6_RXDPID_MASK: u32 = 0x60000000;
pub const GC_USB_DOEPTSIZ6_RXDPID_SIZE: u32 = 0x2;
pub const GC_USB_DOEPTSIZ6_RXDPID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ6_RXDPID_OFFSET: u32 = 0xbd0;
pub const GC_USB_DOEPDMA6_DMAADDR_LSB: u32 = 0x0;
pub const GC_USB_DOEPDMA6_DMAADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DOEPDMA6_DMAADDR_SIZE: u32 = 0x20;
pub const GC_USB_DOEPDMA6_DMAADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMA6_DMAADDR_OFFSET: u32 = 0xbd4;
pub const GC_USB_DOEPDMAB6_DMABUFFERADDR_LSB: u32 = 0x0;
pub const GC_USB_DOEPDMAB6_DMABUFFERADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DOEPDMAB6_DMABUFFERADDR_SIZE: u32 = 0x20;
pub const GC_USB_DOEPDMAB6_DMABUFFERADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMAB6_DMABUFFERADDR_OFFSET: u32 = 0xbdc;
pub const GC_USB_DOEPCTL7_MPS_LSB: u32 = 0x0;
pub const GC_USB_DOEPCTL7_MPS_MASK: u32 = 0x7ff;
pub const GC_USB_DOEPCTL7_MPS_SIZE: u32 = 0xb;
pub const GC_USB_DOEPCTL7_MPS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL7_MPS_OFFSET: u32 = 0xbe0;
pub const GC_USB_DOEPCTL7_USBACTEP_LSB: u32 = 0xf;
pub const GC_USB_DOEPCTL7_USBACTEP_MASK: u32 = 0x8000;
pub const GC_USB_DOEPCTL7_USBACTEP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL7_USBACTEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL7_USBACTEP_OFFSET: u32 = 0xbe0;
pub const GC_USB_DOEPCTL7_DPID_LSB: u32 = 0x10;
pub const GC_USB_DOEPCTL7_DPID_MASK: u32 = 0x10000;
pub const GC_USB_DOEPCTL7_DPID_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL7_DPID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL7_DPID_OFFSET: u32 = 0xbe0;
pub const GC_USB_DOEPCTL7_NAKSTS_LSB: u32 = 0x11;
pub const GC_USB_DOEPCTL7_NAKSTS_MASK: u32 = 0x20000;
pub const GC_USB_DOEPCTL7_NAKSTS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL7_NAKSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL7_NAKSTS_OFFSET: u32 = 0xbe0;
pub const GC_USB_DOEPCTL7_EPTYPE_LSB: u32 = 0x12;
pub const GC_USB_DOEPCTL7_EPTYPE_MASK: u32 = 0xc0000;
pub const GC_USB_DOEPCTL7_EPTYPE_SIZE: u32 = 0x2;
pub const GC_USB_DOEPCTL7_EPTYPE_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL7_EPTYPE_OFFSET: u32 = 0xbe0;
pub const GC_USB_DOEPCTL7_SNP_LSB: u32 = 0x14;
pub const GC_USB_DOEPCTL7_SNP_MASK: u32 = 0x100000;
pub const GC_USB_DOEPCTL7_SNP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL7_SNP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL7_SNP_OFFSET: u32 = 0xbe0;
pub const GC_USB_DOEPCTL7_STALL_LSB: u32 = 0x15;
pub const GC_USB_DOEPCTL7_STALL_MASK: u32 = 0x200000;
pub const GC_USB_DOEPCTL7_STALL_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL7_STALL_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL7_STALL_OFFSET: u32 = 0xbe0;
pub const GC_USB_DOEPCTL7_CNAK_LSB: u32 = 0x1a;
pub const GC_USB_DOEPCTL7_CNAK_MASK: u32 = 0x4000000;
pub const GC_USB_DOEPCTL7_CNAK_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL7_CNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL7_CNAK_OFFSET: u32 = 0xbe0;
pub const GC_USB_DOEPCTL7_SNAK_LSB: u32 = 0x1b;
pub const GC_USB_DOEPCTL7_SNAK_MASK: u32 = 0x8000000;
pub const GC_USB_DOEPCTL7_SNAK_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL7_SNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL7_SNAK_OFFSET: u32 = 0xbe0;
pub const GC_USB_DOEPCTL7_SETD0PID_LSB: u32 = 0x1c;
pub const GC_USB_DOEPCTL7_SETD0PID_MASK: u32 = 0x10000000;
pub const GC_USB_DOEPCTL7_SETD0PID_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL7_SETD0PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL7_SETD0PID_OFFSET: u32 = 0xbe0;
pub const GC_USB_DOEPCTL7_SETD1PID_LSB: u32 = 0x1d;
pub const GC_USB_DOEPCTL7_SETD1PID_MASK: u32 = 0x20000000;
pub const GC_USB_DOEPCTL7_SETD1PID_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL7_SETD1PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL7_SETD1PID_OFFSET: u32 = 0xbe0;
pub const GC_USB_DOEPCTL7_EPDIS_LSB: u32 = 0x1e;
pub const GC_USB_DOEPCTL7_EPDIS_MASK: u32 = 0x40000000;
pub const GC_USB_DOEPCTL7_EPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL7_EPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL7_EPDIS_OFFSET: u32 = 0xbe0;
pub const GC_USB_DOEPCTL7_EPENA_LSB: u32 = 0x1f;
pub const GC_USB_DOEPCTL7_EPENA_MASK: u32 = 0x80000000;
pub const GC_USB_DOEPCTL7_EPENA_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL7_EPENA_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL7_EPENA_OFFSET: u32 = 0xbe0;
pub const GC_USB_DOEPINT7_XFERCOMPL_LSB: u32 = 0x0;
pub const GC_USB_DOEPINT7_XFERCOMPL_MASK: u32 = 0x1;
pub const GC_USB_DOEPINT7_XFERCOMPL_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT7_XFERCOMPL_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT7_XFERCOMPL_OFFSET: u32 = 0xbe8;
pub const GC_USB_DOEPINT7_EPDISBLD_LSB: u32 = 0x1;
pub const GC_USB_DOEPINT7_EPDISBLD_MASK: u32 = 0x2;
pub const GC_USB_DOEPINT7_EPDISBLD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT7_EPDISBLD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT7_EPDISBLD_OFFSET: u32 = 0xbe8;
pub const GC_USB_DOEPINT7_AHBERR_LSB: u32 = 0x2;
pub const GC_USB_DOEPINT7_AHBERR_MASK: u32 = 0x4;
pub const GC_USB_DOEPINT7_AHBERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT7_AHBERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT7_AHBERR_OFFSET: u32 = 0xbe8;
pub const GC_USB_DOEPINT7_SETUP_LSB: u32 = 0x3;
pub const GC_USB_DOEPINT7_SETUP_MASK: u32 = 0x8;
pub const GC_USB_DOEPINT7_SETUP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT7_SETUP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT7_SETUP_OFFSET: u32 = 0xbe8;
pub const GC_USB_DOEPINT7_OUTTKNEPDIS_LSB: u32 = 0x4;
pub const GC_USB_DOEPINT7_OUTTKNEPDIS_MASK: u32 = 0x10;
pub const GC_USB_DOEPINT7_OUTTKNEPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT7_OUTTKNEPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT7_OUTTKNEPDIS_OFFSET: u32 = 0xbe8;
pub const GC_USB_DOEPINT7_STSPHSERCVD_LSB: u32 = 0x5;
pub const GC_USB_DOEPINT7_STSPHSERCVD_MASK: u32 = 0x20;
pub const GC_USB_DOEPINT7_STSPHSERCVD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT7_STSPHSERCVD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT7_STSPHSERCVD_OFFSET: u32 = 0xbe8;
pub const GC_USB_DOEPINT7_BACK2BACKSETUP_LSB: u32 = 0x6;
pub const GC_USB_DOEPINT7_BACK2BACKSETUP_MASK: u32 = 0x40;
pub const GC_USB_DOEPINT7_BACK2BACKSETUP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT7_BACK2BACKSETUP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT7_BACK2BACKSETUP_OFFSET: u32 = 0xbe8;
pub const GC_USB_DOEPINT7_OUTPKTERR_LSB: u32 = 0x8;
pub const GC_USB_DOEPINT7_OUTPKTERR_MASK: u32 = 0x100;
pub const GC_USB_DOEPINT7_OUTPKTERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT7_OUTPKTERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT7_OUTPKTERR_OFFSET: u32 = 0xbe8;
pub const GC_USB_DOEPINT7_BNAINTR_LSB: u32 = 0x9;
pub const GC_USB_DOEPINT7_BNAINTR_MASK: u32 = 0x200;
pub const GC_USB_DOEPINT7_BNAINTR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT7_BNAINTR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT7_BNAINTR_OFFSET: u32 = 0xbe8;
pub const GC_USB_DOEPINT7_PKTDRPSTS_LSB: u32 = 0xb;
pub const GC_USB_DOEPINT7_PKTDRPSTS_MASK: u32 = 0x800;
pub const GC_USB_DOEPINT7_PKTDRPSTS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT7_PKTDRPSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT7_PKTDRPSTS_OFFSET: u32 = 0xbe8;
pub const GC_USB_DOEPINT7_BBLEERR_LSB: u32 = 0xc;
pub const GC_USB_DOEPINT7_BBLEERR_MASK: u32 = 0x1000;
pub const GC_USB_DOEPINT7_BBLEERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT7_BBLEERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT7_BBLEERR_OFFSET: u32 = 0xbe8;
pub const GC_USB_DOEPINT7_NAKINTRPT_LSB: u32 = 0xd;
pub const GC_USB_DOEPINT7_NAKINTRPT_MASK: u32 = 0x2000;
pub const GC_USB_DOEPINT7_NAKINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT7_NAKINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT7_NAKINTRPT_OFFSET: u32 = 0xbe8;
pub const GC_USB_DOEPINT7_NYETINTRPT_LSB: u32 = 0xe;
pub const GC_USB_DOEPINT7_NYETINTRPT_MASK: u32 = 0x4000;
pub const GC_USB_DOEPINT7_NYETINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT7_NYETINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT7_NYETINTRPT_OFFSET: u32 = 0xbe8;
pub const GC_USB_DOEPINT7_STUPPKTRCVD_LSB: u32 = 0xf;
pub const GC_USB_DOEPINT7_STUPPKTRCVD_MASK: u32 = 0x8000;
pub const GC_USB_DOEPINT7_STUPPKTRCVD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT7_STUPPKTRCVD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT7_STUPPKTRCVD_OFFSET: u32 = 0xbe8;
pub const GC_USB_DOEPTSIZ7_XFERSIZE_LSB: u32 = 0x0;
pub const GC_USB_DOEPTSIZ7_XFERSIZE_MASK: u32 = 0x7ffff;
pub const GC_USB_DOEPTSIZ7_XFERSIZE_SIZE: u32 = 0x13;
pub const GC_USB_DOEPTSIZ7_XFERSIZE_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ7_XFERSIZE_OFFSET: u32 = 0xbf0;
pub const GC_USB_DOEPTSIZ7_PKTCNT_LSB: u32 = 0x13;
pub const GC_USB_DOEPTSIZ7_PKTCNT_MASK: u32 = 0x1ff80000;
pub const GC_USB_DOEPTSIZ7_PKTCNT_SIZE: u32 = 0xa;
pub const GC_USB_DOEPTSIZ7_PKTCNT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ7_PKTCNT_OFFSET: u32 = 0xbf0;
pub const GC_USB_DOEPTSIZ7_RXDPID_LSB: u32 = 0x1d;
pub const GC_USB_DOEPTSIZ7_RXDPID_MASK: u32 = 0x60000000;
pub const GC_USB_DOEPTSIZ7_RXDPID_SIZE: u32 = 0x2;
pub const GC_USB_DOEPTSIZ7_RXDPID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ7_RXDPID_OFFSET: u32 = 0xbf0;
pub const GC_USB_DOEPDMA7_DMAADDR_LSB: u32 = 0x0;
pub const GC_USB_DOEPDMA7_DMAADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DOEPDMA7_DMAADDR_SIZE: u32 = 0x20;
pub const GC_USB_DOEPDMA7_DMAADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMA7_DMAADDR_OFFSET: u32 = 0xbf4;
pub const GC_USB_DOEPDMAB7_DMABUFFERADDR_LSB: u32 = 0x0;
pub const GC_USB_DOEPDMAB7_DMABUFFERADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DOEPDMAB7_DMABUFFERADDR_SIZE: u32 = 0x20;
pub const GC_USB_DOEPDMAB7_DMABUFFERADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMAB7_DMABUFFERADDR_OFFSET: u32 = 0xbfc;
pub const GC_USB_DOEPCTL8_MPS_LSB: u32 = 0x0;
pub const GC_USB_DOEPCTL8_MPS_MASK: u32 = 0x7ff;
pub const GC_USB_DOEPCTL8_MPS_SIZE: u32 = 0xb;
pub const GC_USB_DOEPCTL8_MPS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL8_MPS_OFFSET: u32 = 0xc00;
pub const GC_USB_DOEPCTL8_USBACTEP_LSB: u32 = 0xf;
pub const GC_USB_DOEPCTL8_USBACTEP_MASK: u32 = 0x8000;
pub const GC_USB_DOEPCTL8_USBACTEP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL8_USBACTEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL8_USBACTEP_OFFSET: u32 = 0xc00;
pub const GC_USB_DOEPCTL8_DPID_LSB: u32 = 0x10;
pub const GC_USB_DOEPCTL8_DPID_MASK: u32 = 0x10000;
pub const GC_USB_DOEPCTL8_DPID_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL8_DPID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL8_DPID_OFFSET: u32 = 0xc00;
pub const GC_USB_DOEPCTL8_NAKSTS_LSB: u32 = 0x11;
pub const GC_USB_DOEPCTL8_NAKSTS_MASK: u32 = 0x20000;
pub const GC_USB_DOEPCTL8_NAKSTS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL8_NAKSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL8_NAKSTS_OFFSET: u32 = 0xc00;
pub const GC_USB_DOEPCTL8_EPTYPE_LSB: u32 = 0x12;
pub const GC_USB_DOEPCTL8_EPTYPE_MASK: u32 = 0xc0000;
pub const GC_USB_DOEPCTL8_EPTYPE_SIZE: u32 = 0x2;
pub const GC_USB_DOEPCTL8_EPTYPE_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL8_EPTYPE_OFFSET: u32 = 0xc00;
pub const GC_USB_DOEPCTL8_SNP_LSB: u32 = 0x14;
pub const GC_USB_DOEPCTL8_SNP_MASK: u32 = 0x100000;
pub const GC_USB_DOEPCTL8_SNP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL8_SNP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL8_SNP_OFFSET: u32 = 0xc00;
pub const GC_USB_DOEPCTL8_STALL_LSB: u32 = 0x15;
pub const GC_USB_DOEPCTL8_STALL_MASK: u32 = 0x200000;
pub const GC_USB_DOEPCTL8_STALL_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL8_STALL_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL8_STALL_OFFSET: u32 = 0xc00;
pub const GC_USB_DOEPCTL8_CNAK_LSB: u32 = 0x1a;
pub const GC_USB_DOEPCTL8_CNAK_MASK: u32 = 0x4000000;
pub const GC_USB_DOEPCTL8_CNAK_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL8_CNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL8_CNAK_OFFSET: u32 = 0xc00;
pub const GC_USB_DOEPCTL8_SNAK_LSB: u32 = 0x1b;
pub const GC_USB_DOEPCTL8_SNAK_MASK: u32 = 0x8000000;
pub const GC_USB_DOEPCTL8_SNAK_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL8_SNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL8_SNAK_OFFSET: u32 = 0xc00;
pub const GC_USB_DOEPCTL8_SETD0PID_LSB: u32 = 0x1c;
pub const GC_USB_DOEPCTL8_SETD0PID_MASK: u32 = 0x10000000;
pub const GC_USB_DOEPCTL8_SETD0PID_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL8_SETD0PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL8_SETD0PID_OFFSET: u32 = 0xc00;
pub const GC_USB_DOEPCTL8_SETD1PID_LSB: u32 = 0x1d;
pub const GC_USB_DOEPCTL8_SETD1PID_MASK: u32 = 0x20000000;
pub const GC_USB_DOEPCTL8_SETD1PID_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL8_SETD1PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL8_SETD1PID_OFFSET: u32 = 0xc00;
pub const GC_USB_DOEPCTL8_EPDIS_LSB: u32 = 0x1e;
pub const GC_USB_DOEPCTL8_EPDIS_MASK: u32 = 0x40000000;
pub const GC_USB_DOEPCTL8_EPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL8_EPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL8_EPDIS_OFFSET: u32 = 0xc00;
pub const GC_USB_DOEPCTL8_EPENA_LSB: u32 = 0x1f;
pub const GC_USB_DOEPCTL8_EPENA_MASK: u32 = 0x80000000;
pub const GC_USB_DOEPCTL8_EPENA_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL8_EPENA_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL8_EPENA_OFFSET: u32 = 0xc00;
pub const GC_USB_DOEPINT8_XFERCOMPL_LSB: u32 = 0x0;
pub const GC_USB_DOEPINT8_XFERCOMPL_MASK: u32 = 0x1;
pub const GC_USB_DOEPINT8_XFERCOMPL_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT8_XFERCOMPL_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT8_XFERCOMPL_OFFSET: u32 = 0xc08;
pub const GC_USB_DOEPINT8_EPDISBLD_LSB: u32 = 0x1;
pub const GC_USB_DOEPINT8_EPDISBLD_MASK: u32 = 0x2;
pub const GC_USB_DOEPINT8_EPDISBLD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT8_EPDISBLD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT8_EPDISBLD_OFFSET: u32 = 0xc08;
pub const GC_USB_DOEPINT8_AHBERR_LSB: u32 = 0x2;
pub const GC_USB_DOEPINT8_AHBERR_MASK: u32 = 0x4;
pub const GC_USB_DOEPINT8_AHBERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT8_AHBERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT8_AHBERR_OFFSET: u32 = 0xc08;
pub const GC_USB_DOEPINT8_SETUP_LSB: u32 = 0x3;
pub const GC_USB_DOEPINT8_SETUP_MASK: u32 = 0x8;
pub const GC_USB_DOEPINT8_SETUP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT8_SETUP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT8_SETUP_OFFSET: u32 = 0xc08;
pub const GC_USB_DOEPINT8_OUTTKNEPDIS_LSB: u32 = 0x4;
pub const GC_USB_DOEPINT8_OUTTKNEPDIS_MASK: u32 = 0x10;
pub const GC_USB_DOEPINT8_OUTTKNEPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT8_OUTTKNEPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT8_OUTTKNEPDIS_OFFSET: u32 = 0xc08;
pub const GC_USB_DOEPINT8_STSPHSERCVD_LSB: u32 = 0x5;
pub const GC_USB_DOEPINT8_STSPHSERCVD_MASK: u32 = 0x20;
pub const GC_USB_DOEPINT8_STSPHSERCVD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT8_STSPHSERCVD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT8_STSPHSERCVD_OFFSET: u32 = 0xc08;
pub const GC_USB_DOEPINT8_BACK2BACKSETUP_LSB: u32 = 0x6;
pub const GC_USB_DOEPINT8_BACK2BACKSETUP_MASK: u32 = 0x40;
pub const GC_USB_DOEPINT8_BACK2BACKSETUP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT8_BACK2BACKSETUP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT8_BACK2BACKSETUP_OFFSET: u32 = 0xc08;
pub const GC_USB_DOEPINT8_OUTPKTERR_LSB: u32 = 0x8;
pub const GC_USB_DOEPINT8_OUTPKTERR_MASK: u32 = 0x100;
pub const GC_USB_DOEPINT8_OUTPKTERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT8_OUTPKTERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT8_OUTPKTERR_OFFSET: u32 = 0xc08;
pub const GC_USB_DOEPINT8_BNAINTR_LSB: u32 = 0x9;
pub const GC_USB_DOEPINT8_BNAINTR_MASK: u32 = 0x200;
pub const GC_USB_DOEPINT8_BNAINTR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT8_BNAINTR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT8_BNAINTR_OFFSET: u32 = 0xc08;
pub const GC_USB_DOEPINT8_PKTDRPSTS_LSB: u32 = 0xb;
pub const GC_USB_DOEPINT8_PKTDRPSTS_MASK: u32 = 0x800;
pub const GC_USB_DOEPINT8_PKTDRPSTS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT8_PKTDRPSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT8_PKTDRPSTS_OFFSET: u32 = 0xc08;
pub const GC_USB_DOEPINT8_BBLEERR_LSB: u32 = 0xc;
pub const GC_USB_DOEPINT8_BBLEERR_MASK: u32 = 0x1000;
pub const GC_USB_DOEPINT8_BBLEERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT8_BBLEERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT8_BBLEERR_OFFSET: u32 = 0xc08;
pub const GC_USB_DOEPINT8_NAKINTRPT_LSB: u32 = 0xd;
pub const GC_USB_DOEPINT8_NAKINTRPT_MASK: u32 = 0x2000;
pub const GC_USB_DOEPINT8_NAKINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT8_NAKINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT8_NAKINTRPT_OFFSET: u32 = 0xc08;
pub const GC_USB_DOEPINT8_NYETINTRPT_LSB: u32 = 0xe;
pub const GC_USB_DOEPINT8_NYETINTRPT_MASK: u32 = 0x4000;
pub const GC_USB_DOEPINT8_NYETINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT8_NYETINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT8_NYETINTRPT_OFFSET: u32 = 0xc08;
pub const GC_USB_DOEPINT8_STUPPKTRCVD_LSB: u32 = 0xf;
pub const GC_USB_DOEPINT8_STUPPKTRCVD_MASK: u32 = 0x8000;
pub const GC_USB_DOEPINT8_STUPPKTRCVD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT8_STUPPKTRCVD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT8_STUPPKTRCVD_OFFSET: u32 = 0xc08;
pub const GC_USB_DOEPTSIZ8_XFERSIZE_LSB: u32 = 0x0;
pub const GC_USB_DOEPTSIZ8_XFERSIZE_MASK: u32 = 0x7ffff;
pub const GC_USB_DOEPTSIZ8_XFERSIZE_SIZE: u32 = 0x13;
pub const GC_USB_DOEPTSIZ8_XFERSIZE_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ8_XFERSIZE_OFFSET: u32 = 0xc10;
pub const GC_USB_DOEPTSIZ8_PKTCNT_LSB: u32 = 0x13;
pub const GC_USB_DOEPTSIZ8_PKTCNT_MASK: u32 = 0x1ff80000;
pub const GC_USB_DOEPTSIZ8_PKTCNT_SIZE: u32 = 0xa;
pub const GC_USB_DOEPTSIZ8_PKTCNT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ8_PKTCNT_OFFSET: u32 = 0xc10;
pub const GC_USB_DOEPTSIZ8_RXDPID_LSB: u32 = 0x1d;
pub const GC_USB_DOEPTSIZ8_RXDPID_MASK: u32 = 0x60000000;
pub const GC_USB_DOEPTSIZ8_RXDPID_SIZE: u32 = 0x2;
pub const GC_USB_DOEPTSIZ8_RXDPID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ8_RXDPID_OFFSET: u32 = 0xc10;
pub const GC_USB_DOEPDMA8_DMAADDR_LSB: u32 = 0x0;
pub const GC_USB_DOEPDMA8_DMAADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DOEPDMA8_DMAADDR_SIZE: u32 = 0x20;
pub const GC_USB_DOEPDMA8_DMAADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMA8_DMAADDR_OFFSET: u32 = 0xc14;
pub const GC_USB_DOEPDMAB8_DMABUFFERADDR_LSB: u32 = 0x0;
pub const GC_USB_DOEPDMAB8_DMABUFFERADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DOEPDMAB8_DMABUFFERADDR_SIZE: u32 = 0x20;
pub const GC_USB_DOEPDMAB8_DMABUFFERADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMAB8_DMABUFFERADDR_OFFSET: u32 = 0xc1c;
pub const GC_USB_DOEPCTL9_MPS_LSB: u32 = 0x0;
pub const GC_USB_DOEPCTL9_MPS_MASK: u32 = 0x7ff;
pub const GC_USB_DOEPCTL9_MPS_SIZE: u32 = 0xb;
pub const GC_USB_DOEPCTL9_MPS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL9_MPS_OFFSET: u32 = 0xc20;
pub const GC_USB_DOEPCTL9_USBACTEP_LSB: u32 = 0xf;
pub const GC_USB_DOEPCTL9_USBACTEP_MASK: u32 = 0x8000;
pub const GC_USB_DOEPCTL9_USBACTEP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL9_USBACTEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL9_USBACTEP_OFFSET: u32 = 0xc20;
pub const GC_USB_DOEPCTL9_DPID_LSB: u32 = 0x10;
pub const GC_USB_DOEPCTL9_DPID_MASK: u32 = 0x10000;
pub const GC_USB_DOEPCTL9_DPID_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL9_DPID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL9_DPID_OFFSET: u32 = 0xc20;
pub const GC_USB_DOEPCTL9_NAKSTS_LSB: u32 = 0x11;
pub const GC_USB_DOEPCTL9_NAKSTS_MASK: u32 = 0x20000;
pub const GC_USB_DOEPCTL9_NAKSTS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL9_NAKSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL9_NAKSTS_OFFSET: u32 = 0xc20;
pub const GC_USB_DOEPCTL9_EPTYPE_LSB: u32 = 0x12;
pub const GC_USB_DOEPCTL9_EPTYPE_MASK: u32 = 0xc0000;
pub const GC_USB_DOEPCTL9_EPTYPE_SIZE: u32 = 0x2;
pub const GC_USB_DOEPCTL9_EPTYPE_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL9_EPTYPE_OFFSET: u32 = 0xc20;
pub const GC_USB_DOEPCTL9_SNP_LSB: u32 = 0x14;
pub const GC_USB_DOEPCTL9_SNP_MASK: u32 = 0x100000;
pub const GC_USB_DOEPCTL9_SNP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL9_SNP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL9_SNP_OFFSET: u32 = 0xc20;
pub const GC_USB_DOEPCTL9_STALL_LSB: u32 = 0x15;
pub const GC_USB_DOEPCTL9_STALL_MASK: u32 = 0x200000;
pub const GC_USB_DOEPCTL9_STALL_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL9_STALL_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL9_STALL_OFFSET: u32 = 0xc20;
pub const GC_USB_DOEPCTL9_CNAK_LSB: u32 = 0x1a;
pub const GC_USB_DOEPCTL9_CNAK_MASK: u32 = 0x4000000;
pub const GC_USB_DOEPCTL9_CNAK_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL9_CNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL9_CNAK_OFFSET: u32 = 0xc20;
pub const GC_USB_DOEPCTL9_SNAK_LSB: u32 = 0x1b;
pub const GC_USB_DOEPCTL9_SNAK_MASK: u32 = 0x8000000;
pub const GC_USB_DOEPCTL9_SNAK_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL9_SNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL9_SNAK_OFFSET: u32 = 0xc20;
pub const GC_USB_DOEPCTL9_SETD0PID_LSB: u32 = 0x1c;
pub const GC_USB_DOEPCTL9_SETD0PID_MASK: u32 = 0x10000000;
pub const GC_USB_DOEPCTL9_SETD0PID_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL9_SETD0PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL9_SETD0PID_OFFSET: u32 = 0xc20;
pub const GC_USB_DOEPCTL9_SETD1PID_LSB: u32 = 0x1d;
pub const GC_USB_DOEPCTL9_SETD1PID_MASK: u32 = 0x20000000;
pub const GC_USB_DOEPCTL9_SETD1PID_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL9_SETD1PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL9_SETD1PID_OFFSET: u32 = 0xc20;
pub const GC_USB_DOEPCTL9_EPDIS_LSB: u32 = 0x1e;
pub const GC_USB_DOEPCTL9_EPDIS_MASK: u32 = 0x40000000;
pub const GC_USB_DOEPCTL9_EPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL9_EPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL9_EPDIS_OFFSET: u32 = 0xc20;
pub const GC_USB_DOEPCTL9_EPENA_LSB: u32 = 0x1f;
pub const GC_USB_DOEPCTL9_EPENA_MASK: u32 = 0x80000000;
pub const GC_USB_DOEPCTL9_EPENA_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL9_EPENA_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL9_EPENA_OFFSET: u32 = 0xc20;
pub const GC_USB_DOEPINT9_XFERCOMPL_LSB: u32 = 0x0;
pub const GC_USB_DOEPINT9_XFERCOMPL_MASK: u32 = 0x1;
pub const GC_USB_DOEPINT9_XFERCOMPL_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT9_XFERCOMPL_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT9_XFERCOMPL_OFFSET: u32 = 0xc28;
pub const GC_USB_DOEPINT9_EPDISBLD_LSB: u32 = 0x1;
pub const GC_USB_DOEPINT9_EPDISBLD_MASK: u32 = 0x2;
pub const GC_USB_DOEPINT9_EPDISBLD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT9_EPDISBLD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT9_EPDISBLD_OFFSET: u32 = 0xc28;
pub const GC_USB_DOEPINT9_AHBERR_LSB: u32 = 0x2;
pub const GC_USB_DOEPINT9_AHBERR_MASK: u32 = 0x4;
pub const GC_USB_DOEPINT9_AHBERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT9_AHBERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT9_AHBERR_OFFSET: u32 = 0xc28;
pub const GC_USB_DOEPINT9_SETUP_LSB: u32 = 0x3;
pub const GC_USB_DOEPINT9_SETUP_MASK: u32 = 0x8;
pub const GC_USB_DOEPINT9_SETUP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT9_SETUP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT9_SETUP_OFFSET: u32 = 0xc28;
pub const GC_USB_DOEPINT9_OUTTKNEPDIS_LSB: u32 = 0x4;
pub const GC_USB_DOEPINT9_OUTTKNEPDIS_MASK: u32 = 0x10;
pub const GC_USB_DOEPINT9_OUTTKNEPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT9_OUTTKNEPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT9_OUTTKNEPDIS_OFFSET: u32 = 0xc28;
pub const GC_USB_DOEPINT9_STSPHSERCVD_LSB: u32 = 0x5;
pub const GC_USB_DOEPINT9_STSPHSERCVD_MASK: u32 = 0x20;
pub const GC_USB_DOEPINT9_STSPHSERCVD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT9_STSPHSERCVD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT9_STSPHSERCVD_OFFSET: u32 = 0xc28;
pub const GC_USB_DOEPINT9_BACK2BACKSETUP_LSB: u32 = 0x6;
pub const GC_USB_DOEPINT9_BACK2BACKSETUP_MASK: u32 = 0x40;
pub const GC_USB_DOEPINT9_BACK2BACKSETUP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT9_BACK2BACKSETUP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT9_BACK2BACKSETUP_OFFSET: u32 = 0xc28;
pub const GC_USB_DOEPINT9_OUTPKTERR_LSB: u32 = 0x8;
pub const GC_USB_DOEPINT9_OUTPKTERR_MASK: u32 = 0x100;
pub const GC_USB_DOEPINT9_OUTPKTERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT9_OUTPKTERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT9_OUTPKTERR_OFFSET: u32 = 0xc28;
pub const GC_USB_DOEPINT9_BNAINTR_LSB: u32 = 0x9;
pub const GC_USB_DOEPINT9_BNAINTR_MASK: u32 = 0x200;
pub const GC_USB_DOEPINT9_BNAINTR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT9_BNAINTR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT9_BNAINTR_OFFSET: u32 = 0xc28;
pub const GC_USB_DOEPINT9_PKTDRPSTS_LSB: u32 = 0xb;
pub const GC_USB_DOEPINT9_PKTDRPSTS_MASK: u32 = 0x800;
pub const GC_USB_DOEPINT9_PKTDRPSTS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT9_PKTDRPSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT9_PKTDRPSTS_OFFSET: u32 = 0xc28;
pub const GC_USB_DOEPINT9_BBLEERR_LSB: u32 = 0xc;
pub const GC_USB_DOEPINT9_BBLEERR_MASK: u32 = 0x1000;
pub const GC_USB_DOEPINT9_BBLEERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT9_BBLEERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT9_BBLEERR_OFFSET: u32 = 0xc28;
pub const GC_USB_DOEPINT9_NAKINTRPT_LSB: u32 = 0xd;
pub const GC_USB_DOEPINT9_NAKINTRPT_MASK: u32 = 0x2000;
pub const GC_USB_DOEPINT9_NAKINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT9_NAKINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT9_NAKINTRPT_OFFSET: u32 = 0xc28;
pub const GC_USB_DOEPINT9_NYETINTRPT_LSB: u32 = 0xe;
pub const GC_USB_DOEPINT9_NYETINTRPT_MASK: u32 = 0x4000;
pub const GC_USB_DOEPINT9_NYETINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT9_NYETINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT9_NYETINTRPT_OFFSET: u32 = 0xc28;
pub const GC_USB_DOEPINT9_STUPPKTRCVD_LSB: u32 = 0xf;
pub const GC_USB_DOEPINT9_STUPPKTRCVD_MASK: u32 = 0x8000;
pub const GC_USB_DOEPINT9_STUPPKTRCVD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT9_STUPPKTRCVD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT9_STUPPKTRCVD_OFFSET: u32 = 0xc28;
pub const GC_USB_DOEPTSIZ9_XFERSIZE_LSB: u32 = 0x0;
pub const GC_USB_DOEPTSIZ9_XFERSIZE_MASK: u32 = 0x7ffff;
pub const GC_USB_DOEPTSIZ9_XFERSIZE_SIZE: u32 = 0x13;
pub const GC_USB_DOEPTSIZ9_XFERSIZE_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ9_XFERSIZE_OFFSET: u32 = 0xc30;
pub const GC_USB_DOEPTSIZ9_PKTCNT_LSB: u32 = 0x13;
pub const GC_USB_DOEPTSIZ9_PKTCNT_MASK: u32 = 0x1ff80000;
pub const GC_USB_DOEPTSIZ9_PKTCNT_SIZE: u32 = 0xa;
pub const GC_USB_DOEPTSIZ9_PKTCNT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ9_PKTCNT_OFFSET: u32 = 0xc30;
pub const GC_USB_DOEPTSIZ9_RXDPID_LSB: u32 = 0x1d;
pub const GC_USB_DOEPTSIZ9_RXDPID_MASK: u32 = 0x60000000;
pub const GC_USB_DOEPTSIZ9_RXDPID_SIZE: u32 = 0x2;
pub const GC_USB_DOEPTSIZ9_RXDPID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ9_RXDPID_OFFSET: u32 = 0xc30;
pub const GC_USB_DOEPDMA9_DMAADDR_LSB: u32 = 0x0;
pub const GC_USB_DOEPDMA9_DMAADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DOEPDMA9_DMAADDR_SIZE: u32 = 0x20;
pub const GC_USB_DOEPDMA9_DMAADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMA9_DMAADDR_OFFSET: u32 = 0xc34;
pub const GC_USB_DOEPDMAB9_DMABUFFERADDR_LSB: u32 = 0x0;
pub const GC_USB_DOEPDMAB9_DMABUFFERADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DOEPDMAB9_DMABUFFERADDR_SIZE: u32 = 0x20;
pub const GC_USB_DOEPDMAB9_DMABUFFERADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMAB9_DMABUFFERADDR_OFFSET: u32 = 0xc3c;
pub const GC_USB_DOEPCTL10_MPS_LSB: u32 = 0x0;
pub const GC_USB_DOEPCTL10_MPS_MASK: u32 = 0x7ff;
pub const GC_USB_DOEPCTL10_MPS_SIZE: u32 = 0xb;
pub const GC_USB_DOEPCTL10_MPS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL10_MPS_OFFSET: u32 = 0xc40;
pub const GC_USB_DOEPCTL10_USBACTEP_LSB: u32 = 0xf;
pub const GC_USB_DOEPCTL10_USBACTEP_MASK: u32 = 0x8000;
pub const GC_USB_DOEPCTL10_USBACTEP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL10_USBACTEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL10_USBACTEP_OFFSET: u32 = 0xc40;
pub const GC_USB_DOEPCTL10_DPID_LSB: u32 = 0x10;
pub const GC_USB_DOEPCTL10_DPID_MASK: u32 = 0x10000;
pub const GC_USB_DOEPCTL10_DPID_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL10_DPID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL10_DPID_OFFSET: u32 = 0xc40;
pub const GC_USB_DOEPCTL10_NAKSTS_LSB: u32 = 0x11;
pub const GC_USB_DOEPCTL10_NAKSTS_MASK: u32 = 0x20000;
pub const GC_USB_DOEPCTL10_NAKSTS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL10_NAKSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL10_NAKSTS_OFFSET: u32 = 0xc40;
pub const GC_USB_DOEPCTL10_EPTYPE_LSB: u32 = 0x12;
pub const GC_USB_DOEPCTL10_EPTYPE_MASK: u32 = 0xc0000;
pub const GC_USB_DOEPCTL10_EPTYPE_SIZE: u32 = 0x2;
pub const GC_USB_DOEPCTL10_EPTYPE_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL10_EPTYPE_OFFSET: u32 = 0xc40;
pub const GC_USB_DOEPCTL10_SNP_LSB: u32 = 0x14;
pub const GC_USB_DOEPCTL10_SNP_MASK: u32 = 0x100000;
pub const GC_USB_DOEPCTL10_SNP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL10_SNP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL10_SNP_OFFSET: u32 = 0xc40;
pub const GC_USB_DOEPCTL10_STALL_LSB: u32 = 0x15;
pub const GC_USB_DOEPCTL10_STALL_MASK: u32 = 0x200000;
pub const GC_USB_DOEPCTL10_STALL_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL10_STALL_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL10_STALL_OFFSET: u32 = 0xc40;
pub const GC_USB_DOEPCTL10_CNAK_LSB: u32 = 0x1a;
pub const GC_USB_DOEPCTL10_CNAK_MASK: u32 = 0x4000000;
pub const GC_USB_DOEPCTL10_CNAK_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL10_CNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL10_CNAK_OFFSET: u32 = 0xc40;
pub const GC_USB_DOEPCTL10_SNAK_LSB: u32 = 0x1b;
pub const GC_USB_DOEPCTL10_SNAK_MASK: u32 = 0x8000000;
pub const GC_USB_DOEPCTL10_SNAK_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL10_SNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL10_SNAK_OFFSET: u32 = 0xc40;
pub const GC_USB_DOEPCTL10_SETD0PID_LSB: u32 = 0x1c;
pub const GC_USB_DOEPCTL10_SETD0PID_MASK: u32 = 0x10000000;
pub const GC_USB_DOEPCTL10_SETD0PID_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL10_SETD0PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL10_SETD0PID_OFFSET: u32 = 0xc40;
pub const GC_USB_DOEPCTL10_SETD1PID_LSB: u32 = 0x1d;
pub const GC_USB_DOEPCTL10_SETD1PID_MASK: u32 = 0x20000000;
pub const GC_USB_DOEPCTL10_SETD1PID_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL10_SETD1PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL10_SETD1PID_OFFSET: u32 = 0xc40;
pub const GC_USB_DOEPCTL10_EPDIS_LSB: u32 = 0x1e;
pub const GC_USB_DOEPCTL10_EPDIS_MASK: u32 = 0x40000000;
pub const GC_USB_DOEPCTL10_EPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL10_EPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL10_EPDIS_OFFSET: u32 = 0xc40;
pub const GC_USB_DOEPCTL10_EPENA_LSB: u32 = 0x1f;
pub const GC_USB_DOEPCTL10_EPENA_MASK: u32 = 0x80000000;
pub const GC_USB_DOEPCTL10_EPENA_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL10_EPENA_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL10_EPENA_OFFSET: u32 = 0xc40;
pub const GC_USB_DOEPINT10_XFERCOMPL_LSB: u32 = 0x0;
pub const GC_USB_DOEPINT10_XFERCOMPL_MASK: u32 = 0x1;
pub const GC_USB_DOEPINT10_XFERCOMPL_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT10_XFERCOMPL_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT10_XFERCOMPL_OFFSET: u32 = 0xc48;
pub const GC_USB_DOEPINT10_EPDISBLD_LSB: u32 = 0x1;
pub const GC_USB_DOEPINT10_EPDISBLD_MASK: u32 = 0x2;
pub const GC_USB_DOEPINT10_EPDISBLD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT10_EPDISBLD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT10_EPDISBLD_OFFSET: u32 = 0xc48;
pub const GC_USB_DOEPINT10_AHBERR_LSB: u32 = 0x2;
pub const GC_USB_DOEPINT10_AHBERR_MASK: u32 = 0x4;
pub const GC_USB_DOEPINT10_AHBERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT10_AHBERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT10_AHBERR_OFFSET: u32 = 0xc48;
pub const GC_USB_DOEPINT10_SETUP_LSB: u32 = 0x3;
pub const GC_USB_DOEPINT10_SETUP_MASK: u32 = 0x8;
pub const GC_USB_DOEPINT10_SETUP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT10_SETUP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT10_SETUP_OFFSET: u32 = 0xc48;
pub const GC_USB_DOEPINT10_OUTTKNEPDIS_LSB: u32 = 0x4;
pub const GC_USB_DOEPINT10_OUTTKNEPDIS_MASK: u32 = 0x10;
pub const GC_USB_DOEPINT10_OUTTKNEPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT10_OUTTKNEPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT10_OUTTKNEPDIS_OFFSET: u32 = 0xc48;
pub const GC_USB_DOEPINT10_STSPHSERCVD_LSB: u32 = 0x5;
pub const GC_USB_DOEPINT10_STSPHSERCVD_MASK: u32 = 0x20;
pub const GC_USB_DOEPINT10_STSPHSERCVD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT10_STSPHSERCVD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT10_STSPHSERCVD_OFFSET: u32 = 0xc48;
pub const GC_USB_DOEPINT10_BACK2BACKSETUP_LSB: u32 = 0x6;
pub const GC_USB_DOEPINT10_BACK2BACKSETUP_MASK: u32 = 0x40;
pub const GC_USB_DOEPINT10_BACK2BACKSETUP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT10_BACK2BACKSETUP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT10_BACK2BACKSETUP_OFFSET: u32 = 0xc48;
pub const GC_USB_DOEPINT10_OUTPKTERR_LSB: u32 = 0x8;
pub const GC_USB_DOEPINT10_OUTPKTERR_MASK: u32 = 0x100;
pub const GC_USB_DOEPINT10_OUTPKTERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT10_OUTPKTERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT10_OUTPKTERR_OFFSET: u32 = 0xc48;
pub const GC_USB_DOEPINT10_BNAINTR_LSB: u32 = 0x9;
pub const GC_USB_DOEPINT10_BNAINTR_MASK: u32 = 0x200;
pub const GC_USB_DOEPINT10_BNAINTR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT10_BNAINTR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT10_BNAINTR_OFFSET: u32 = 0xc48;
pub const GC_USB_DOEPINT10_PKTDRPSTS_LSB: u32 = 0xb;
pub const GC_USB_DOEPINT10_PKTDRPSTS_MASK: u32 = 0x800;
pub const GC_USB_DOEPINT10_PKTDRPSTS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT10_PKTDRPSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT10_PKTDRPSTS_OFFSET: u32 = 0xc48;
pub const GC_USB_DOEPINT10_BBLEERR_LSB: u32 = 0xc;
pub const GC_USB_DOEPINT10_BBLEERR_MASK: u32 = 0x1000;
pub const GC_USB_DOEPINT10_BBLEERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT10_BBLEERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT10_BBLEERR_OFFSET: u32 = 0xc48;
pub const GC_USB_DOEPINT10_NAKINTRPT_LSB: u32 = 0xd;
pub const GC_USB_DOEPINT10_NAKINTRPT_MASK: u32 = 0x2000;
pub const GC_USB_DOEPINT10_NAKINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT10_NAKINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT10_NAKINTRPT_OFFSET: u32 = 0xc48;
pub const GC_USB_DOEPINT10_NYETINTRPT_LSB: u32 = 0xe;
pub const GC_USB_DOEPINT10_NYETINTRPT_MASK: u32 = 0x4000;
pub const GC_USB_DOEPINT10_NYETINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT10_NYETINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT10_NYETINTRPT_OFFSET: u32 = 0xc48;
pub const GC_USB_DOEPINT10_STUPPKTRCVD_LSB: u32 = 0xf;
pub const GC_USB_DOEPINT10_STUPPKTRCVD_MASK: u32 = 0x8000;
pub const GC_USB_DOEPINT10_STUPPKTRCVD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT10_STUPPKTRCVD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT10_STUPPKTRCVD_OFFSET: u32 = 0xc48;
pub const GC_USB_DOEPTSIZ10_XFERSIZE_LSB: u32 = 0x0;
pub const GC_USB_DOEPTSIZ10_XFERSIZE_MASK: u32 = 0x7ffff;
pub const GC_USB_DOEPTSIZ10_XFERSIZE_SIZE: u32 = 0x13;
pub const GC_USB_DOEPTSIZ10_XFERSIZE_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ10_XFERSIZE_OFFSET: u32 = 0xc50;
pub const GC_USB_DOEPTSIZ10_PKTCNT_LSB: u32 = 0x13;
pub const GC_USB_DOEPTSIZ10_PKTCNT_MASK: u32 = 0x1ff80000;
pub const GC_USB_DOEPTSIZ10_PKTCNT_SIZE: u32 = 0xa;
pub const GC_USB_DOEPTSIZ10_PKTCNT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ10_PKTCNT_OFFSET: u32 = 0xc50;
pub const GC_USB_DOEPTSIZ10_RXDPID_LSB: u32 = 0x1d;
pub const GC_USB_DOEPTSIZ10_RXDPID_MASK: u32 = 0x60000000;
pub const GC_USB_DOEPTSIZ10_RXDPID_SIZE: u32 = 0x2;
pub const GC_USB_DOEPTSIZ10_RXDPID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ10_RXDPID_OFFSET: u32 = 0xc50;
pub const GC_USB_DOEPDMA10_DMAADDR_LSB: u32 = 0x0;
pub const GC_USB_DOEPDMA10_DMAADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DOEPDMA10_DMAADDR_SIZE: u32 = 0x20;
pub const GC_USB_DOEPDMA10_DMAADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMA10_DMAADDR_OFFSET: u32 = 0xc54;
pub const GC_USB_DOEPDMAB10_DMABUFFERADDR_LSB: u32 = 0x0;
pub const GC_USB_DOEPDMAB10_DMABUFFERADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DOEPDMAB10_DMABUFFERADDR_SIZE: u32 = 0x20;
pub const GC_USB_DOEPDMAB10_DMABUFFERADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMAB10_DMABUFFERADDR_OFFSET: u32 = 0xc5c;
pub const GC_USB_DOEPCTL11_MPS_LSB: u32 = 0x0;
pub const GC_USB_DOEPCTL11_MPS_MASK: u32 = 0x7ff;
pub const GC_USB_DOEPCTL11_MPS_SIZE: u32 = 0xb;
pub const GC_USB_DOEPCTL11_MPS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL11_MPS_OFFSET: u32 = 0xc60;
pub const GC_USB_DOEPCTL11_USBACTEP_LSB: u32 = 0xf;
pub const GC_USB_DOEPCTL11_USBACTEP_MASK: u32 = 0x8000;
pub const GC_USB_DOEPCTL11_USBACTEP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL11_USBACTEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL11_USBACTEP_OFFSET: u32 = 0xc60;
pub const GC_USB_DOEPCTL11_DPID_LSB: u32 = 0x10;
pub const GC_USB_DOEPCTL11_DPID_MASK: u32 = 0x10000;
pub const GC_USB_DOEPCTL11_DPID_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL11_DPID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL11_DPID_OFFSET: u32 = 0xc60;
pub const GC_USB_DOEPCTL11_NAKSTS_LSB: u32 = 0x11;
pub const GC_USB_DOEPCTL11_NAKSTS_MASK: u32 = 0x20000;
pub const GC_USB_DOEPCTL11_NAKSTS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL11_NAKSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL11_NAKSTS_OFFSET: u32 = 0xc60;
pub const GC_USB_DOEPCTL11_EPTYPE_LSB: u32 = 0x12;
pub const GC_USB_DOEPCTL11_EPTYPE_MASK: u32 = 0xc0000;
pub const GC_USB_DOEPCTL11_EPTYPE_SIZE: u32 = 0x2;
pub const GC_USB_DOEPCTL11_EPTYPE_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL11_EPTYPE_OFFSET: u32 = 0xc60;
pub const GC_USB_DOEPCTL11_SNP_LSB: u32 = 0x14;
pub const GC_USB_DOEPCTL11_SNP_MASK: u32 = 0x100000;
pub const GC_USB_DOEPCTL11_SNP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL11_SNP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL11_SNP_OFFSET: u32 = 0xc60;
pub const GC_USB_DOEPCTL11_STALL_LSB: u32 = 0x15;
pub const GC_USB_DOEPCTL11_STALL_MASK: u32 = 0x200000;
pub const GC_USB_DOEPCTL11_STALL_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL11_STALL_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL11_STALL_OFFSET: u32 = 0xc60;
pub const GC_USB_DOEPCTL11_CNAK_LSB: u32 = 0x1a;
pub const GC_USB_DOEPCTL11_CNAK_MASK: u32 = 0x4000000;
pub const GC_USB_DOEPCTL11_CNAK_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL11_CNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL11_CNAK_OFFSET: u32 = 0xc60;
pub const GC_USB_DOEPCTL11_SNAK_LSB: u32 = 0x1b;
pub const GC_USB_DOEPCTL11_SNAK_MASK: u32 = 0x8000000;
pub const GC_USB_DOEPCTL11_SNAK_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL11_SNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL11_SNAK_OFFSET: u32 = 0xc60;
pub const GC_USB_DOEPCTL11_SETD0PID_LSB: u32 = 0x1c;
pub const GC_USB_DOEPCTL11_SETD0PID_MASK: u32 = 0x10000000;
pub const GC_USB_DOEPCTL11_SETD0PID_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL11_SETD0PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL11_SETD0PID_OFFSET: u32 = 0xc60;
pub const GC_USB_DOEPCTL11_SETD1PID_LSB: u32 = 0x1d;
pub const GC_USB_DOEPCTL11_SETD1PID_MASK: u32 = 0x20000000;
pub const GC_USB_DOEPCTL11_SETD1PID_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL11_SETD1PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL11_SETD1PID_OFFSET: u32 = 0xc60;
pub const GC_USB_DOEPCTL11_EPDIS_LSB: u32 = 0x1e;
pub const GC_USB_DOEPCTL11_EPDIS_MASK: u32 = 0x40000000;
pub const GC_USB_DOEPCTL11_EPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL11_EPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL11_EPDIS_OFFSET: u32 = 0xc60;
pub const GC_USB_DOEPCTL11_EPENA_LSB: u32 = 0x1f;
pub const GC_USB_DOEPCTL11_EPENA_MASK: u32 = 0x80000000;
pub const GC_USB_DOEPCTL11_EPENA_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL11_EPENA_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL11_EPENA_OFFSET: u32 = 0xc60;
pub const GC_USB_DOEPINT11_XFERCOMPL_LSB: u32 = 0x0;
pub const GC_USB_DOEPINT11_XFERCOMPL_MASK: u32 = 0x1;
pub const GC_USB_DOEPINT11_XFERCOMPL_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT11_XFERCOMPL_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT11_XFERCOMPL_OFFSET: u32 = 0xc68;
pub const GC_USB_DOEPINT11_EPDISBLD_LSB: u32 = 0x1;
pub const GC_USB_DOEPINT11_EPDISBLD_MASK: u32 = 0x2;
pub const GC_USB_DOEPINT11_EPDISBLD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT11_EPDISBLD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT11_EPDISBLD_OFFSET: u32 = 0xc68;
pub const GC_USB_DOEPINT11_AHBERR_LSB: u32 = 0x2;
pub const GC_USB_DOEPINT11_AHBERR_MASK: u32 = 0x4;
pub const GC_USB_DOEPINT11_AHBERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT11_AHBERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT11_AHBERR_OFFSET: u32 = 0xc68;
pub const GC_USB_DOEPINT11_SETUP_LSB: u32 = 0x3;
pub const GC_USB_DOEPINT11_SETUP_MASK: u32 = 0x8;
pub const GC_USB_DOEPINT11_SETUP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT11_SETUP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT11_SETUP_OFFSET: u32 = 0xc68;
pub const GC_USB_DOEPINT11_OUTTKNEPDIS_LSB: u32 = 0x4;
pub const GC_USB_DOEPINT11_OUTTKNEPDIS_MASK: u32 = 0x10;
pub const GC_USB_DOEPINT11_OUTTKNEPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT11_OUTTKNEPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT11_OUTTKNEPDIS_OFFSET: u32 = 0xc68;
pub const GC_USB_DOEPINT11_STSPHSERCVD_LSB: u32 = 0x5;
pub const GC_USB_DOEPINT11_STSPHSERCVD_MASK: u32 = 0x20;
pub const GC_USB_DOEPINT11_STSPHSERCVD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT11_STSPHSERCVD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT11_STSPHSERCVD_OFFSET: u32 = 0xc68;
pub const GC_USB_DOEPINT11_BACK2BACKSETUP_LSB: u32 = 0x6;
pub const GC_USB_DOEPINT11_BACK2BACKSETUP_MASK: u32 = 0x40;
pub const GC_USB_DOEPINT11_BACK2BACKSETUP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT11_BACK2BACKSETUP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT11_BACK2BACKSETUP_OFFSET: u32 = 0xc68;
pub const GC_USB_DOEPINT11_OUTPKTERR_LSB: u32 = 0x8;
pub const GC_USB_DOEPINT11_OUTPKTERR_MASK: u32 = 0x100;
pub const GC_USB_DOEPINT11_OUTPKTERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT11_OUTPKTERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT11_OUTPKTERR_OFFSET: u32 = 0xc68;
pub const GC_USB_DOEPINT11_BNAINTR_LSB: u32 = 0x9;
pub const GC_USB_DOEPINT11_BNAINTR_MASK: u32 = 0x200;
pub const GC_USB_DOEPINT11_BNAINTR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT11_BNAINTR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT11_BNAINTR_OFFSET: u32 = 0xc68;
pub const GC_USB_DOEPINT11_PKTDRPSTS_LSB: u32 = 0xb;
pub const GC_USB_DOEPINT11_PKTDRPSTS_MASK: u32 = 0x800;
pub const GC_USB_DOEPINT11_PKTDRPSTS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT11_PKTDRPSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT11_PKTDRPSTS_OFFSET: u32 = 0xc68;
pub const GC_USB_DOEPINT11_BBLEERR_LSB: u32 = 0xc;
pub const GC_USB_DOEPINT11_BBLEERR_MASK: u32 = 0x1000;
pub const GC_USB_DOEPINT11_BBLEERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT11_BBLEERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT11_BBLEERR_OFFSET: u32 = 0xc68;
pub const GC_USB_DOEPINT11_NAKINTRPT_LSB: u32 = 0xd;
pub const GC_USB_DOEPINT11_NAKINTRPT_MASK: u32 = 0x2000;
pub const GC_USB_DOEPINT11_NAKINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT11_NAKINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT11_NAKINTRPT_OFFSET: u32 = 0xc68;
pub const GC_USB_DOEPINT11_NYETINTRPT_LSB: u32 = 0xe;
pub const GC_USB_DOEPINT11_NYETINTRPT_MASK: u32 = 0x4000;
pub const GC_USB_DOEPINT11_NYETINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT11_NYETINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT11_NYETINTRPT_OFFSET: u32 = 0xc68;
pub const GC_USB_DOEPINT11_STUPPKTRCVD_LSB: u32 = 0xf;
pub const GC_USB_DOEPINT11_STUPPKTRCVD_MASK: u32 = 0x8000;
pub const GC_USB_DOEPINT11_STUPPKTRCVD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT11_STUPPKTRCVD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT11_STUPPKTRCVD_OFFSET: u32 = 0xc68;
pub const GC_USB_DOEPTSIZ11_XFERSIZE_LSB: u32 = 0x0;
pub const GC_USB_DOEPTSIZ11_XFERSIZE_MASK: u32 = 0x7ffff;
pub const GC_USB_DOEPTSIZ11_XFERSIZE_SIZE: u32 = 0x13;
pub const GC_USB_DOEPTSIZ11_XFERSIZE_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ11_XFERSIZE_OFFSET: u32 = 0xc70;
pub const GC_USB_DOEPTSIZ11_PKTCNT_LSB: u32 = 0x13;
pub const GC_USB_DOEPTSIZ11_PKTCNT_MASK: u32 = 0x1ff80000;
pub const GC_USB_DOEPTSIZ11_PKTCNT_SIZE: u32 = 0xa;
pub const GC_USB_DOEPTSIZ11_PKTCNT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ11_PKTCNT_OFFSET: u32 = 0xc70;
pub const GC_USB_DOEPTSIZ11_RXDPID_LSB: u32 = 0x1d;
pub const GC_USB_DOEPTSIZ11_RXDPID_MASK: u32 = 0x60000000;
pub const GC_USB_DOEPTSIZ11_RXDPID_SIZE: u32 = 0x2;
pub const GC_USB_DOEPTSIZ11_RXDPID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ11_RXDPID_OFFSET: u32 = 0xc70;
pub const GC_USB_DOEPDMA11_DMAADDR_LSB: u32 = 0x0;
pub const GC_USB_DOEPDMA11_DMAADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DOEPDMA11_DMAADDR_SIZE: u32 = 0x20;
pub const GC_USB_DOEPDMA11_DMAADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMA11_DMAADDR_OFFSET: u32 = 0xc74;
pub const GC_USB_DOEPDMAB11_DMABUFFERADDR_LSB: u32 = 0x0;
pub const GC_USB_DOEPDMAB11_DMABUFFERADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DOEPDMAB11_DMABUFFERADDR_SIZE: u32 = 0x20;
pub const GC_USB_DOEPDMAB11_DMABUFFERADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMAB11_DMABUFFERADDR_OFFSET: u32 = 0xc7c;
pub const GC_USB_DOEPCTL12_MPS_LSB: u32 = 0x0;
pub const GC_USB_DOEPCTL12_MPS_MASK: u32 = 0x7ff;
pub const GC_USB_DOEPCTL12_MPS_SIZE: u32 = 0xb;
pub const GC_USB_DOEPCTL12_MPS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL12_MPS_OFFSET: u32 = 0xc80;
pub const GC_USB_DOEPCTL12_USBACTEP_LSB: u32 = 0xf;
pub const GC_USB_DOEPCTL12_USBACTEP_MASK: u32 = 0x8000;
pub const GC_USB_DOEPCTL12_USBACTEP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL12_USBACTEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL12_USBACTEP_OFFSET: u32 = 0xc80;
pub const GC_USB_DOEPCTL12_DPID_LSB: u32 = 0x10;
pub const GC_USB_DOEPCTL12_DPID_MASK: u32 = 0x10000;
pub const GC_USB_DOEPCTL12_DPID_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL12_DPID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL12_DPID_OFFSET: u32 = 0xc80;
pub const GC_USB_DOEPCTL12_NAKSTS_LSB: u32 = 0x11;
pub const GC_USB_DOEPCTL12_NAKSTS_MASK: u32 = 0x20000;
pub const GC_USB_DOEPCTL12_NAKSTS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL12_NAKSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL12_NAKSTS_OFFSET: u32 = 0xc80;
pub const GC_USB_DOEPCTL12_EPTYPE_LSB: u32 = 0x12;
pub const GC_USB_DOEPCTL12_EPTYPE_MASK: u32 = 0xc0000;
pub const GC_USB_DOEPCTL12_EPTYPE_SIZE: u32 = 0x2;
pub const GC_USB_DOEPCTL12_EPTYPE_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL12_EPTYPE_OFFSET: u32 = 0xc80;
pub const GC_USB_DOEPCTL12_SNP_LSB: u32 = 0x14;
pub const GC_USB_DOEPCTL12_SNP_MASK: u32 = 0x100000;
pub const GC_USB_DOEPCTL12_SNP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL12_SNP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL12_SNP_OFFSET: u32 = 0xc80;
pub const GC_USB_DOEPCTL12_STALL_LSB: u32 = 0x15;
pub const GC_USB_DOEPCTL12_STALL_MASK: u32 = 0x200000;
pub const GC_USB_DOEPCTL12_STALL_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL12_STALL_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL12_STALL_OFFSET: u32 = 0xc80;
pub const GC_USB_DOEPCTL12_CNAK_LSB: u32 = 0x1a;
pub const GC_USB_DOEPCTL12_CNAK_MASK: u32 = 0x4000000;
pub const GC_USB_DOEPCTL12_CNAK_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL12_CNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL12_CNAK_OFFSET: u32 = 0xc80;
pub const GC_USB_DOEPCTL12_SNAK_LSB: u32 = 0x1b;
pub const GC_USB_DOEPCTL12_SNAK_MASK: u32 = 0x8000000;
pub const GC_USB_DOEPCTL12_SNAK_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL12_SNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL12_SNAK_OFFSET: u32 = 0xc80;
pub const GC_USB_DOEPCTL12_SETD0PID_LSB: u32 = 0x1c;
pub const GC_USB_DOEPCTL12_SETD0PID_MASK: u32 = 0x10000000;
pub const GC_USB_DOEPCTL12_SETD0PID_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL12_SETD0PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL12_SETD0PID_OFFSET: u32 = 0xc80;
pub const GC_USB_DOEPCTL12_SETD1PID_LSB: u32 = 0x1d;
pub const GC_USB_DOEPCTL12_SETD1PID_MASK: u32 = 0x20000000;
pub const GC_USB_DOEPCTL12_SETD1PID_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL12_SETD1PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL12_SETD1PID_OFFSET: u32 = 0xc80;
pub const GC_USB_DOEPCTL12_EPDIS_LSB: u32 = 0x1e;
pub const GC_USB_DOEPCTL12_EPDIS_MASK: u32 = 0x40000000;
pub const GC_USB_DOEPCTL12_EPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL12_EPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL12_EPDIS_OFFSET: u32 = 0xc80;
pub const GC_USB_DOEPCTL12_EPENA_LSB: u32 = 0x1f;
pub const GC_USB_DOEPCTL12_EPENA_MASK: u32 = 0x80000000;
pub const GC_USB_DOEPCTL12_EPENA_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL12_EPENA_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL12_EPENA_OFFSET: u32 = 0xc80;
pub const GC_USB_DOEPINT12_XFERCOMPL_LSB: u32 = 0x0;
pub const GC_USB_DOEPINT12_XFERCOMPL_MASK: u32 = 0x1;
pub const GC_USB_DOEPINT12_XFERCOMPL_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT12_XFERCOMPL_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT12_XFERCOMPL_OFFSET: u32 = 0xc88;
pub const GC_USB_DOEPINT12_EPDISBLD_LSB: u32 = 0x1;
pub const GC_USB_DOEPINT12_EPDISBLD_MASK: u32 = 0x2;
pub const GC_USB_DOEPINT12_EPDISBLD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT12_EPDISBLD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT12_EPDISBLD_OFFSET: u32 = 0xc88;
pub const GC_USB_DOEPINT12_AHBERR_LSB: u32 = 0x2;
pub const GC_USB_DOEPINT12_AHBERR_MASK: u32 = 0x4;
pub const GC_USB_DOEPINT12_AHBERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT12_AHBERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT12_AHBERR_OFFSET: u32 = 0xc88;
pub const GC_USB_DOEPINT12_SETUP_LSB: u32 = 0x3;
pub const GC_USB_DOEPINT12_SETUP_MASK: u32 = 0x8;
pub const GC_USB_DOEPINT12_SETUP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT12_SETUP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT12_SETUP_OFFSET: u32 = 0xc88;
pub const GC_USB_DOEPINT12_OUTTKNEPDIS_LSB: u32 = 0x4;
pub const GC_USB_DOEPINT12_OUTTKNEPDIS_MASK: u32 = 0x10;
pub const GC_USB_DOEPINT12_OUTTKNEPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT12_OUTTKNEPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT12_OUTTKNEPDIS_OFFSET: u32 = 0xc88;
pub const GC_USB_DOEPINT12_STSPHSERCVD_LSB: u32 = 0x5;
pub const GC_USB_DOEPINT12_STSPHSERCVD_MASK: u32 = 0x20;
pub const GC_USB_DOEPINT12_STSPHSERCVD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT12_STSPHSERCVD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT12_STSPHSERCVD_OFFSET: u32 = 0xc88;
pub const GC_USB_DOEPINT12_BACK2BACKSETUP_LSB: u32 = 0x6;
pub const GC_USB_DOEPINT12_BACK2BACKSETUP_MASK: u32 = 0x40;
pub const GC_USB_DOEPINT12_BACK2BACKSETUP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT12_BACK2BACKSETUP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT12_BACK2BACKSETUP_OFFSET: u32 = 0xc88;
pub const GC_USB_DOEPINT12_OUTPKTERR_LSB: u32 = 0x8;
pub const GC_USB_DOEPINT12_OUTPKTERR_MASK: u32 = 0x100;
pub const GC_USB_DOEPINT12_OUTPKTERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT12_OUTPKTERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT12_OUTPKTERR_OFFSET: u32 = 0xc88;
pub const GC_USB_DOEPINT12_BNAINTR_LSB: u32 = 0x9;
pub const GC_USB_DOEPINT12_BNAINTR_MASK: u32 = 0x200;
pub const GC_USB_DOEPINT12_BNAINTR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT12_BNAINTR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT12_BNAINTR_OFFSET: u32 = 0xc88;
pub const GC_USB_DOEPINT12_PKTDRPSTS_LSB: u32 = 0xb;
pub const GC_USB_DOEPINT12_PKTDRPSTS_MASK: u32 = 0x800;
pub const GC_USB_DOEPINT12_PKTDRPSTS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT12_PKTDRPSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT12_PKTDRPSTS_OFFSET: u32 = 0xc88;
pub const GC_USB_DOEPINT12_BBLEERR_LSB: u32 = 0xc;
pub const GC_USB_DOEPINT12_BBLEERR_MASK: u32 = 0x1000;
pub const GC_USB_DOEPINT12_BBLEERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT12_BBLEERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT12_BBLEERR_OFFSET: u32 = 0xc88;
pub const GC_USB_DOEPINT12_NAKINTRPT_LSB: u32 = 0xd;
pub const GC_USB_DOEPINT12_NAKINTRPT_MASK: u32 = 0x2000;
pub const GC_USB_DOEPINT12_NAKINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT12_NAKINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT12_NAKINTRPT_OFFSET: u32 = 0xc88;
pub const GC_USB_DOEPINT12_NYETINTRPT_LSB: u32 = 0xe;
pub const GC_USB_DOEPINT12_NYETINTRPT_MASK: u32 = 0x4000;
pub const GC_USB_DOEPINT12_NYETINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT12_NYETINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT12_NYETINTRPT_OFFSET: u32 = 0xc88;
pub const GC_USB_DOEPINT12_STUPPKTRCVD_LSB: u32 = 0xf;
pub const GC_USB_DOEPINT12_STUPPKTRCVD_MASK: u32 = 0x8000;
pub const GC_USB_DOEPINT12_STUPPKTRCVD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT12_STUPPKTRCVD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT12_STUPPKTRCVD_OFFSET: u32 = 0xc88;
pub const GC_USB_DOEPTSIZ12_XFERSIZE_LSB: u32 = 0x0;
pub const GC_USB_DOEPTSIZ12_XFERSIZE_MASK: u32 = 0x7ffff;
pub const GC_USB_DOEPTSIZ12_XFERSIZE_SIZE: u32 = 0x13;
pub const GC_USB_DOEPTSIZ12_XFERSIZE_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ12_XFERSIZE_OFFSET: u32 = 0xc90;
pub const GC_USB_DOEPTSIZ12_PKTCNT_LSB: u32 = 0x13;
pub const GC_USB_DOEPTSIZ12_PKTCNT_MASK: u32 = 0x1ff80000;
pub const GC_USB_DOEPTSIZ12_PKTCNT_SIZE: u32 = 0xa;
pub const GC_USB_DOEPTSIZ12_PKTCNT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ12_PKTCNT_OFFSET: u32 = 0xc90;
pub const GC_USB_DOEPTSIZ12_RXDPID_LSB: u32 = 0x1d;
pub const GC_USB_DOEPTSIZ12_RXDPID_MASK: u32 = 0x60000000;
pub const GC_USB_DOEPTSIZ12_RXDPID_SIZE: u32 = 0x2;
pub const GC_USB_DOEPTSIZ12_RXDPID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ12_RXDPID_OFFSET: u32 = 0xc90;
pub const GC_USB_DOEPDMA12_DMAADDR_LSB: u32 = 0x0;
pub const GC_USB_DOEPDMA12_DMAADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DOEPDMA12_DMAADDR_SIZE: u32 = 0x20;
pub const GC_USB_DOEPDMA12_DMAADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMA12_DMAADDR_OFFSET: u32 = 0xc94;
pub const GC_USB_DOEPDMAB12_DMABUFFERADDR_LSB: u32 = 0x0;
pub const GC_USB_DOEPDMAB12_DMABUFFERADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DOEPDMAB12_DMABUFFERADDR_SIZE: u32 = 0x20;
pub const GC_USB_DOEPDMAB12_DMABUFFERADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMAB12_DMABUFFERADDR_OFFSET: u32 = 0xc9c;
pub const GC_USB_DOEPCTL13_MPS_LSB: u32 = 0x0;
pub const GC_USB_DOEPCTL13_MPS_MASK: u32 = 0x7ff;
pub const GC_USB_DOEPCTL13_MPS_SIZE: u32 = 0xb;
pub const GC_USB_DOEPCTL13_MPS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL13_MPS_OFFSET: u32 = 0xca0;
pub const GC_USB_DOEPCTL13_USBACTEP_LSB: u32 = 0xf;
pub const GC_USB_DOEPCTL13_USBACTEP_MASK: u32 = 0x8000;
pub const GC_USB_DOEPCTL13_USBACTEP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL13_USBACTEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL13_USBACTEP_OFFSET: u32 = 0xca0;
pub const GC_USB_DOEPCTL13_DPID_LSB: u32 = 0x10;
pub const GC_USB_DOEPCTL13_DPID_MASK: u32 = 0x10000;
pub const GC_USB_DOEPCTL13_DPID_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL13_DPID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL13_DPID_OFFSET: u32 = 0xca0;
pub const GC_USB_DOEPCTL13_NAKSTS_LSB: u32 = 0x11;
pub const GC_USB_DOEPCTL13_NAKSTS_MASK: u32 = 0x20000;
pub const GC_USB_DOEPCTL13_NAKSTS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL13_NAKSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL13_NAKSTS_OFFSET: u32 = 0xca0;
pub const GC_USB_DOEPCTL13_EPTYPE_LSB: u32 = 0x12;
pub const GC_USB_DOEPCTL13_EPTYPE_MASK: u32 = 0xc0000;
pub const GC_USB_DOEPCTL13_EPTYPE_SIZE: u32 = 0x2;
pub const GC_USB_DOEPCTL13_EPTYPE_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL13_EPTYPE_OFFSET: u32 = 0xca0;
pub const GC_USB_DOEPCTL13_SNP_LSB: u32 = 0x14;
pub const GC_USB_DOEPCTL13_SNP_MASK: u32 = 0x100000;
pub const GC_USB_DOEPCTL13_SNP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL13_SNP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL13_SNP_OFFSET: u32 = 0xca0;
pub const GC_USB_DOEPCTL13_STALL_LSB: u32 = 0x15;
pub const GC_USB_DOEPCTL13_STALL_MASK: u32 = 0x200000;
pub const GC_USB_DOEPCTL13_STALL_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL13_STALL_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL13_STALL_OFFSET: u32 = 0xca0;
pub const GC_USB_DOEPCTL13_CNAK_LSB: u32 = 0x1a;
pub const GC_USB_DOEPCTL13_CNAK_MASK: u32 = 0x4000000;
pub const GC_USB_DOEPCTL13_CNAK_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL13_CNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL13_CNAK_OFFSET: u32 = 0xca0;
pub const GC_USB_DOEPCTL13_SNAK_LSB: u32 = 0x1b;
pub const GC_USB_DOEPCTL13_SNAK_MASK: u32 = 0x8000000;
pub const GC_USB_DOEPCTL13_SNAK_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL13_SNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL13_SNAK_OFFSET: u32 = 0xca0;
pub const GC_USB_DOEPCTL13_SETD0PID_LSB: u32 = 0x1c;
pub const GC_USB_DOEPCTL13_SETD0PID_MASK: u32 = 0x10000000;
pub const GC_USB_DOEPCTL13_SETD0PID_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL13_SETD0PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL13_SETD0PID_OFFSET: u32 = 0xca0;
pub const GC_USB_DOEPCTL13_SETD1PID_LSB: u32 = 0x1d;
pub const GC_USB_DOEPCTL13_SETD1PID_MASK: u32 = 0x20000000;
pub const GC_USB_DOEPCTL13_SETD1PID_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL13_SETD1PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL13_SETD1PID_OFFSET: u32 = 0xca0;
pub const GC_USB_DOEPCTL13_EPDIS_LSB: u32 = 0x1e;
pub const GC_USB_DOEPCTL13_EPDIS_MASK: u32 = 0x40000000;
pub const GC_USB_DOEPCTL13_EPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL13_EPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL13_EPDIS_OFFSET: u32 = 0xca0;
pub const GC_USB_DOEPCTL13_EPENA_LSB: u32 = 0x1f;
pub const GC_USB_DOEPCTL13_EPENA_MASK: u32 = 0x80000000;
pub const GC_USB_DOEPCTL13_EPENA_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL13_EPENA_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL13_EPENA_OFFSET: u32 = 0xca0;
pub const GC_USB_DOEPINT13_XFERCOMPL_LSB: u32 = 0x0;
pub const GC_USB_DOEPINT13_XFERCOMPL_MASK: u32 = 0x1;
pub const GC_USB_DOEPINT13_XFERCOMPL_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT13_XFERCOMPL_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT13_XFERCOMPL_OFFSET: u32 = 0xca8;
pub const GC_USB_DOEPINT13_EPDISBLD_LSB: u32 = 0x1;
pub const GC_USB_DOEPINT13_EPDISBLD_MASK: u32 = 0x2;
pub const GC_USB_DOEPINT13_EPDISBLD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT13_EPDISBLD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT13_EPDISBLD_OFFSET: u32 = 0xca8;
pub const GC_USB_DOEPINT13_AHBERR_LSB: u32 = 0x2;
pub const GC_USB_DOEPINT13_AHBERR_MASK: u32 = 0x4;
pub const GC_USB_DOEPINT13_AHBERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT13_AHBERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT13_AHBERR_OFFSET: u32 = 0xca8;
pub const GC_USB_DOEPINT13_SETUP_LSB: u32 = 0x3;
pub const GC_USB_DOEPINT13_SETUP_MASK: u32 = 0x8;
pub const GC_USB_DOEPINT13_SETUP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT13_SETUP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT13_SETUP_OFFSET: u32 = 0xca8;
pub const GC_USB_DOEPINT13_OUTTKNEPDIS_LSB: u32 = 0x4;
pub const GC_USB_DOEPINT13_OUTTKNEPDIS_MASK: u32 = 0x10;
pub const GC_USB_DOEPINT13_OUTTKNEPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT13_OUTTKNEPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT13_OUTTKNEPDIS_OFFSET: u32 = 0xca8;
pub const GC_USB_DOEPINT13_STSPHSERCVD_LSB: u32 = 0x5;
pub const GC_USB_DOEPINT13_STSPHSERCVD_MASK: u32 = 0x20;
pub const GC_USB_DOEPINT13_STSPHSERCVD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT13_STSPHSERCVD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT13_STSPHSERCVD_OFFSET: u32 = 0xca8;
pub const GC_USB_DOEPINT13_BACK2BACKSETUP_LSB: u32 = 0x6;
pub const GC_USB_DOEPINT13_BACK2BACKSETUP_MASK: u32 = 0x40;
pub const GC_USB_DOEPINT13_BACK2BACKSETUP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT13_BACK2BACKSETUP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT13_BACK2BACKSETUP_OFFSET: u32 = 0xca8;
pub const GC_USB_DOEPINT13_OUTPKTERR_LSB: u32 = 0x8;
pub const GC_USB_DOEPINT13_OUTPKTERR_MASK: u32 = 0x100;
pub const GC_USB_DOEPINT13_OUTPKTERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT13_OUTPKTERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT13_OUTPKTERR_OFFSET: u32 = 0xca8;
pub const GC_USB_DOEPINT13_BNAINTR_LSB: u32 = 0x9;
pub const GC_USB_DOEPINT13_BNAINTR_MASK: u32 = 0x200;
pub const GC_USB_DOEPINT13_BNAINTR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT13_BNAINTR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT13_BNAINTR_OFFSET: u32 = 0xca8;
pub const GC_USB_DOEPINT13_PKTDRPSTS_LSB: u32 = 0xb;
pub const GC_USB_DOEPINT13_PKTDRPSTS_MASK: u32 = 0x800;
pub const GC_USB_DOEPINT13_PKTDRPSTS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT13_PKTDRPSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT13_PKTDRPSTS_OFFSET: u32 = 0xca8;
pub const GC_USB_DOEPINT13_BBLEERR_LSB: u32 = 0xc;
pub const GC_USB_DOEPINT13_BBLEERR_MASK: u32 = 0x1000;
pub const GC_USB_DOEPINT13_BBLEERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT13_BBLEERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT13_BBLEERR_OFFSET: u32 = 0xca8;
pub const GC_USB_DOEPINT13_NAKINTRPT_LSB: u32 = 0xd;
pub const GC_USB_DOEPINT13_NAKINTRPT_MASK: u32 = 0x2000;
pub const GC_USB_DOEPINT13_NAKINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT13_NAKINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT13_NAKINTRPT_OFFSET: u32 = 0xca8;
pub const GC_USB_DOEPINT13_NYETINTRPT_LSB: u32 = 0xe;
pub const GC_USB_DOEPINT13_NYETINTRPT_MASK: u32 = 0x4000;
pub const GC_USB_DOEPINT13_NYETINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT13_NYETINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT13_NYETINTRPT_OFFSET: u32 = 0xca8;
pub const GC_USB_DOEPINT13_STUPPKTRCVD_LSB: u32 = 0xf;
pub const GC_USB_DOEPINT13_STUPPKTRCVD_MASK: u32 = 0x8000;
pub const GC_USB_DOEPINT13_STUPPKTRCVD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT13_STUPPKTRCVD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT13_STUPPKTRCVD_OFFSET: u32 = 0xca8;
pub const GC_USB_DOEPTSIZ13_XFERSIZE_LSB: u32 = 0x0;
pub const GC_USB_DOEPTSIZ13_XFERSIZE_MASK: u32 = 0x7ffff;
pub const GC_USB_DOEPTSIZ13_XFERSIZE_SIZE: u32 = 0x13;
pub const GC_USB_DOEPTSIZ13_XFERSIZE_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ13_XFERSIZE_OFFSET: u32 = 0xcb0;
pub const GC_USB_DOEPTSIZ13_PKTCNT_LSB: u32 = 0x13;
pub const GC_USB_DOEPTSIZ13_PKTCNT_MASK: u32 = 0x1ff80000;
pub const GC_USB_DOEPTSIZ13_PKTCNT_SIZE: u32 = 0xa;
pub const GC_USB_DOEPTSIZ13_PKTCNT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ13_PKTCNT_OFFSET: u32 = 0xcb0;
pub const GC_USB_DOEPTSIZ13_RXDPID_LSB: u32 = 0x1d;
pub const GC_USB_DOEPTSIZ13_RXDPID_MASK: u32 = 0x60000000;
pub const GC_USB_DOEPTSIZ13_RXDPID_SIZE: u32 = 0x2;
pub const GC_USB_DOEPTSIZ13_RXDPID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ13_RXDPID_OFFSET: u32 = 0xcb0;
pub const GC_USB_DOEPDMA13_DMAADDR_LSB: u32 = 0x0;
pub const GC_USB_DOEPDMA13_DMAADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DOEPDMA13_DMAADDR_SIZE: u32 = 0x20;
pub const GC_USB_DOEPDMA13_DMAADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMA13_DMAADDR_OFFSET: u32 = 0xcb4;
pub const GC_USB_DOEPDMAB13_DMABUFFERADDR_LSB: u32 = 0x0;
pub const GC_USB_DOEPDMAB13_DMABUFFERADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DOEPDMAB13_DMABUFFERADDR_SIZE: u32 = 0x20;
pub const GC_USB_DOEPDMAB13_DMABUFFERADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMAB13_DMABUFFERADDR_OFFSET: u32 = 0xcbc;
pub const GC_USB_DOEPCTL14_MPS_LSB: u32 = 0x0;
pub const GC_USB_DOEPCTL14_MPS_MASK: u32 = 0x7ff;
pub const GC_USB_DOEPCTL14_MPS_SIZE: u32 = 0xb;
pub const GC_USB_DOEPCTL14_MPS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL14_MPS_OFFSET: u32 = 0xcc0;
pub const GC_USB_DOEPCTL14_USBACTEP_LSB: u32 = 0xf;
pub const GC_USB_DOEPCTL14_USBACTEP_MASK: u32 = 0x8000;
pub const GC_USB_DOEPCTL14_USBACTEP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL14_USBACTEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL14_USBACTEP_OFFSET: u32 = 0xcc0;
pub const GC_USB_DOEPCTL14_DPID_LSB: u32 = 0x10;
pub const GC_USB_DOEPCTL14_DPID_MASK: u32 = 0x10000;
pub const GC_USB_DOEPCTL14_DPID_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL14_DPID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL14_DPID_OFFSET: u32 = 0xcc0;
pub const GC_USB_DOEPCTL14_NAKSTS_LSB: u32 = 0x11;
pub const GC_USB_DOEPCTL14_NAKSTS_MASK: u32 = 0x20000;
pub const GC_USB_DOEPCTL14_NAKSTS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL14_NAKSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL14_NAKSTS_OFFSET: u32 = 0xcc0;
pub const GC_USB_DOEPCTL14_EPTYPE_LSB: u32 = 0x12;
pub const GC_USB_DOEPCTL14_EPTYPE_MASK: u32 = 0xc0000;
pub const GC_USB_DOEPCTL14_EPTYPE_SIZE: u32 = 0x2;
pub const GC_USB_DOEPCTL14_EPTYPE_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL14_EPTYPE_OFFSET: u32 = 0xcc0;
pub const GC_USB_DOEPCTL14_SNP_LSB: u32 = 0x14;
pub const GC_USB_DOEPCTL14_SNP_MASK: u32 = 0x100000;
pub const GC_USB_DOEPCTL14_SNP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL14_SNP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL14_SNP_OFFSET: u32 = 0xcc0;
pub const GC_USB_DOEPCTL14_STALL_LSB: u32 = 0x15;
pub const GC_USB_DOEPCTL14_STALL_MASK: u32 = 0x200000;
pub const GC_USB_DOEPCTL14_STALL_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL14_STALL_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL14_STALL_OFFSET: u32 = 0xcc0;
pub const GC_USB_DOEPCTL14_CNAK_LSB: u32 = 0x1a;
pub const GC_USB_DOEPCTL14_CNAK_MASK: u32 = 0x4000000;
pub const GC_USB_DOEPCTL14_CNAK_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL14_CNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL14_CNAK_OFFSET: u32 = 0xcc0;
pub const GC_USB_DOEPCTL14_SNAK_LSB: u32 = 0x1b;
pub const GC_USB_DOEPCTL14_SNAK_MASK: u32 = 0x8000000;
pub const GC_USB_DOEPCTL14_SNAK_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL14_SNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL14_SNAK_OFFSET: u32 = 0xcc0;
pub const GC_USB_DOEPCTL14_SETD0PID_LSB: u32 = 0x1c;
pub const GC_USB_DOEPCTL14_SETD0PID_MASK: u32 = 0x10000000;
pub const GC_USB_DOEPCTL14_SETD0PID_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL14_SETD0PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL14_SETD0PID_OFFSET: u32 = 0xcc0;
pub const GC_USB_DOEPCTL14_SETD1PID_LSB: u32 = 0x1d;
pub const GC_USB_DOEPCTL14_SETD1PID_MASK: u32 = 0x20000000;
pub const GC_USB_DOEPCTL14_SETD1PID_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL14_SETD1PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL14_SETD1PID_OFFSET: u32 = 0xcc0;
pub const GC_USB_DOEPCTL14_EPDIS_LSB: u32 = 0x1e;
pub const GC_USB_DOEPCTL14_EPDIS_MASK: u32 = 0x40000000;
pub const GC_USB_DOEPCTL14_EPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL14_EPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL14_EPDIS_OFFSET: u32 = 0xcc0;
pub const GC_USB_DOEPCTL14_EPENA_LSB: u32 = 0x1f;
pub const GC_USB_DOEPCTL14_EPENA_MASK: u32 = 0x80000000;
pub const GC_USB_DOEPCTL14_EPENA_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL14_EPENA_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL14_EPENA_OFFSET: u32 = 0xcc0;
pub const GC_USB_DOEPINT14_XFERCOMPL_LSB: u32 = 0x0;
pub const GC_USB_DOEPINT14_XFERCOMPL_MASK: u32 = 0x1;
pub const GC_USB_DOEPINT14_XFERCOMPL_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT14_XFERCOMPL_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT14_XFERCOMPL_OFFSET: u32 = 0xcc8;
pub const GC_USB_DOEPINT14_EPDISBLD_LSB: u32 = 0x1;
pub const GC_USB_DOEPINT14_EPDISBLD_MASK: u32 = 0x2;
pub const GC_USB_DOEPINT14_EPDISBLD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT14_EPDISBLD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT14_EPDISBLD_OFFSET: u32 = 0xcc8;
pub const GC_USB_DOEPINT14_AHBERR_LSB: u32 = 0x2;
pub const GC_USB_DOEPINT14_AHBERR_MASK: u32 = 0x4;
pub const GC_USB_DOEPINT14_AHBERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT14_AHBERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT14_AHBERR_OFFSET: u32 = 0xcc8;
pub const GC_USB_DOEPINT14_SETUP_LSB: u32 = 0x3;
pub const GC_USB_DOEPINT14_SETUP_MASK: u32 = 0x8;
pub const GC_USB_DOEPINT14_SETUP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT14_SETUP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT14_SETUP_OFFSET: u32 = 0xcc8;
pub const GC_USB_DOEPINT14_OUTTKNEPDIS_LSB: u32 = 0x4;
pub const GC_USB_DOEPINT14_OUTTKNEPDIS_MASK: u32 = 0x10;
pub const GC_USB_DOEPINT14_OUTTKNEPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT14_OUTTKNEPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT14_OUTTKNEPDIS_OFFSET: u32 = 0xcc8;
pub const GC_USB_DOEPINT14_STSPHSERCVD_LSB: u32 = 0x5;
pub const GC_USB_DOEPINT14_STSPHSERCVD_MASK: u32 = 0x20;
pub const GC_USB_DOEPINT14_STSPHSERCVD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT14_STSPHSERCVD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT14_STSPHSERCVD_OFFSET: u32 = 0xcc8;
pub const GC_USB_DOEPINT14_BACK2BACKSETUP_LSB: u32 = 0x6;
pub const GC_USB_DOEPINT14_BACK2BACKSETUP_MASK: u32 = 0x40;
pub const GC_USB_DOEPINT14_BACK2BACKSETUP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT14_BACK2BACKSETUP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT14_BACK2BACKSETUP_OFFSET: u32 = 0xcc8;
pub const GC_USB_DOEPINT14_OUTPKTERR_LSB: u32 = 0x8;
pub const GC_USB_DOEPINT14_OUTPKTERR_MASK: u32 = 0x100;
pub const GC_USB_DOEPINT14_OUTPKTERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT14_OUTPKTERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT14_OUTPKTERR_OFFSET: u32 = 0xcc8;
pub const GC_USB_DOEPINT14_BNAINTR_LSB: u32 = 0x9;
pub const GC_USB_DOEPINT14_BNAINTR_MASK: u32 = 0x200;
pub const GC_USB_DOEPINT14_BNAINTR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT14_BNAINTR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT14_BNAINTR_OFFSET: u32 = 0xcc8;
pub const GC_USB_DOEPINT14_PKTDRPSTS_LSB: u32 = 0xb;
pub const GC_USB_DOEPINT14_PKTDRPSTS_MASK: u32 = 0x800;
pub const GC_USB_DOEPINT14_PKTDRPSTS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT14_PKTDRPSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT14_PKTDRPSTS_OFFSET: u32 = 0xcc8;
pub const GC_USB_DOEPINT14_BBLEERR_LSB: u32 = 0xc;
pub const GC_USB_DOEPINT14_BBLEERR_MASK: u32 = 0x1000;
pub const GC_USB_DOEPINT14_BBLEERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT14_BBLEERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT14_BBLEERR_OFFSET: u32 = 0xcc8;
pub const GC_USB_DOEPINT14_NAKINTRPT_LSB: u32 = 0xd;
pub const GC_USB_DOEPINT14_NAKINTRPT_MASK: u32 = 0x2000;
pub const GC_USB_DOEPINT14_NAKINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT14_NAKINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT14_NAKINTRPT_OFFSET: u32 = 0xcc8;
pub const GC_USB_DOEPINT14_NYETINTRPT_LSB: u32 = 0xe;
pub const GC_USB_DOEPINT14_NYETINTRPT_MASK: u32 = 0x4000;
pub const GC_USB_DOEPINT14_NYETINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT14_NYETINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT14_NYETINTRPT_OFFSET: u32 = 0xcc8;
pub const GC_USB_DOEPINT14_STUPPKTRCVD_LSB: u32 = 0xf;
pub const GC_USB_DOEPINT14_STUPPKTRCVD_MASK: u32 = 0x8000;
pub const GC_USB_DOEPINT14_STUPPKTRCVD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT14_STUPPKTRCVD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT14_STUPPKTRCVD_OFFSET: u32 = 0xcc8;
pub const GC_USB_DOEPTSIZ14_XFERSIZE_LSB: u32 = 0x0;
pub const GC_USB_DOEPTSIZ14_XFERSIZE_MASK: u32 = 0x7ffff;
pub const GC_USB_DOEPTSIZ14_XFERSIZE_SIZE: u32 = 0x13;
pub const GC_USB_DOEPTSIZ14_XFERSIZE_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ14_XFERSIZE_OFFSET: u32 = 0xcd0;
pub const GC_USB_DOEPTSIZ14_PKTCNT_LSB: u32 = 0x13;
pub const GC_USB_DOEPTSIZ14_PKTCNT_MASK: u32 = 0x1ff80000;
pub const GC_USB_DOEPTSIZ14_PKTCNT_SIZE: u32 = 0xa;
pub const GC_USB_DOEPTSIZ14_PKTCNT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ14_PKTCNT_OFFSET: u32 = 0xcd0;
pub const GC_USB_DOEPTSIZ14_RXDPID_LSB: u32 = 0x1d;
pub const GC_USB_DOEPTSIZ14_RXDPID_MASK: u32 = 0x60000000;
pub const GC_USB_DOEPTSIZ14_RXDPID_SIZE: u32 = 0x2;
pub const GC_USB_DOEPTSIZ14_RXDPID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ14_RXDPID_OFFSET: u32 = 0xcd0;
pub const GC_USB_DOEPDMA14_DMAADDR_LSB: u32 = 0x0;
pub const GC_USB_DOEPDMA14_DMAADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DOEPDMA14_DMAADDR_SIZE: u32 = 0x20;
pub const GC_USB_DOEPDMA14_DMAADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMA14_DMAADDR_OFFSET: u32 = 0xcd4;
pub const GC_USB_DOEPDMAB14_DMABUFFERADDR_LSB: u32 = 0x0;
pub const GC_USB_DOEPDMAB14_DMABUFFERADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DOEPDMAB14_DMABUFFERADDR_SIZE: u32 = 0x20;
pub const GC_USB_DOEPDMAB14_DMABUFFERADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMAB14_DMABUFFERADDR_OFFSET: u32 = 0xcdc;
pub const GC_USB_DOEPCTL15_MPS_LSB: u32 = 0x0;
pub const GC_USB_DOEPCTL15_MPS_MASK: u32 = 0x7ff;
pub const GC_USB_DOEPCTL15_MPS_SIZE: u32 = 0xb;
pub const GC_USB_DOEPCTL15_MPS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL15_MPS_OFFSET: u32 = 0xce0;
pub const GC_USB_DOEPCTL15_USBACTEP_LSB: u32 = 0xf;
pub const GC_USB_DOEPCTL15_USBACTEP_MASK: u32 = 0x8000;
pub const GC_USB_DOEPCTL15_USBACTEP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL15_USBACTEP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL15_USBACTEP_OFFSET: u32 = 0xce0;
pub const GC_USB_DOEPCTL15_DPID_LSB: u32 = 0x10;
pub const GC_USB_DOEPCTL15_DPID_MASK: u32 = 0x10000;
pub const GC_USB_DOEPCTL15_DPID_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL15_DPID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL15_DPID_OFFSET: u32 = 0xce0;
pub const GC_USB_DOEPCTL15_NAKSTS_LSB: u32 = 0x11;
pub const GC_USB_DOEPCTL15_NAKSTS_MASK: u32 = 0x20000;
pub const GC_USB_DOEPCTL15_NAKSTS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL15_NAKSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL15_NAKSTS_OFFSET: u32 = 0xce0;
pub const GC_USB_DOEPCTL15_EPTYPE_LSB: u32 = 0x12;
pub const GC_USB_DOEPCTL15_EPTYPE_MASK: u32 = 0xc0000;
pub const GC_USB_DOEPCTL15_EPTYPE_SIZE: u32 = 0x2;
pub const GC_USB_DOEPCTL15_EPTYPE_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL15_EPTYPE_OFFSET: u32 = 0xce0;
pub const GC_USB_DOEPCTL15_SNP_LSB: u32 = 0x14;
pub const GC_USB_DOEPCTL15_SNP_MASK: u32 = 0x100000;
pub const GC_USB_DOEPCTL15_SNP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL15_SNP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL15_SNP_OFFSET: u32 = 0xce0;
pub const GC_USB_DOEPCTL15_STALL_LSB: u32 = 0x15;
pub const GC_USB_DOEPCTL15_STALL_MASK: u32 = 0x200000;
pub const GC_USB_DOEPCTL15_STALL_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL15_STALL_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL15_STALL_OFFSET: u32 = 0xce0;
pub const GC_USB_DOEPCTL15_CNAK_LSB: u32 = 0x1a;
pub const GC_USB_DOEPCTL15_CNAK_MASK: u32 = 0x4000000;
pub const GC_USB_DOEPCTL15_CNAK_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL15_CNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL15_CNAK_OFFSET: u32 = 0xce0;
pub const GC_USB_DOEPCTL15_SNAK_LSB: u32 = 0x1b;
pub const GC_USB_DOEPCTL15_SNAK_MASK: u32 = 0x8000000;
pub const GC_USB_DOEPCTL15_SNAK_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL15_SNAK_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL15_SNAK_OFFSET: u32 = 0xce0;
pub const GC_USB_DOEPCTL15_SETD0PID_LSB: u32 = 0x1c;
pub const GC_USB_DOEPCTL15_SETD0PID_MASK: u32 = 0x10000000;
pub const GC_USB_DOEPCTL15_SETD0PID_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL15_SETD0PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL15_SETD0PID_OFFSET: u32 = 0xce0;
pub const GC_USB_DOEPCTL15_SETD1PID_LSB: u32 = 0x1d;
pub const GC_USB_DOEPCTL15_SETD1PID_MASK: u32 = 0x20000000;
pub const GC_USB_DOEPCTL15_SETD1PID_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL15_SETD1PID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL15_SETD1PID_OFFSET: u32 = 0xce0;
pub const GC_USB_DOEPCTL15_EPDIS_LSB: u32 = 0x1e;
pub const GC_USB_DOEPCTL15_EPDIS_MASK: u32 = 0x40000000;
pub const GC_USB_DOEPCTL15_EPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL15_EPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL15_EPDIS_OFFSET: u32 = 0xce0;
pub const GC_USB_DOEPCTL15_EPENA_LSB: u32 = 0x1f;
pub const GC_USB_DOEPCTL15_EPENA_MASK: u32 = 0x80000000;
pub const GC_USB_DOEPCTL15_EPENA_SIZE: u32 = 0x1;
pub const GC_USB_DOEPCTL15_EPENA_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPCTL15_EPENA_OFFSET: u32 = 0xce0;
pub const GC_USB_DOEPINT15_XFERCOMPL_LSB: u32 = 0x0;
pub const GC_USB_DOEPINT15_XFERCOMPL_MASK: u32 = 0x1;
pub const GC_USB_DOEPINT15_XFERCOMPL_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT15_XFERCOMPL_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT15_XFERCOMPL_OFFSET: u32 = 0xce8;
pub const GC_USB_DOEPINT15_EPDISBLD_LSB: u32 = 0x1;
pub const GC_USB_DOEPINT15_EPDISBLD_MASK: u32 = 0x2;
pub const GC_USB_DOEPINT15_EPDISBLD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT15_EPDISBLD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT15_EPDISBLD_OFFSET: u32 = 0xce8;
pub const GC_USB_DOEPINT15_AHBERR_LSB: u32 = 0x2;
pub const GC_USB_DOEPINT15_AHBERR_MASK: u32 = 0x4;
pub const GC_USB_DOEPINT15_AHBERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT15_AHBERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT15_AHBERR_OFFSET: u32 = 0xce8;
pub const GC_USB_DOEPINT15_SETUP_LSB: u32 = 0x3;
pub const GC_USB_DOEPINT15_SETUP_MASK: u32 = 0x8;
pub const GC_USB_DOEPINT15_SETUP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT15_SETUP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT15_SETUP_OFFSET: u32 = 0xce8;
pub const GC_USB_DOEPINT15_OUTTKNEPDIS_LSB: u32 = 0x4;
pub const GC_USB_DOEPINT15_OUTTKNEPDIS_MASK: u32 = 0x10;
pub const GC_USB_DOEPINT15_OUTTKNEPDIS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT15_OUTTKNEPDIS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT15_OUTTKNEPDIS_OFFSET: u32 = 0xce8;
pub const GC_USB_DOEPINT15_STSPHSERCVD_LSB: u32 = 0x5;
pub const GC_USB_DOEPINT15_STSPHSERCVD_MASK: u32 = 0x20;
pub const GC_USB_DOEPINT15_STSPHSERCVD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT15_STSPHSERCVD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT15_STSPHSERCVD_OFFSET: u32 = 0xce8;
pub const GC_USB_DOEPINT15_BACK2BACKSETUP_LSB: u32 = 0x6;
pub const GC_USB_DOEPINT15_BACK2BACKSETUP_MASK: u32 = 0x40;
pub const GC_USB_DOEPINT15_BACK2BACKSETUP_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT15_BACK2BACKSETUP_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT15_BACK2BACKSETUP_OFFSET: u32 = 0xce8;
pub const GC_USB_DOEPINT15_OUTPKTERR_LSB: u32 = 0x8;
pub const GC_USB_DOEPINT15_OUTPKTERR_MASK: u32 = 0x100;
pub const GC_USB_DOEPINT15_OUTPKTERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT15_OUTPKTERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT15_OUTPKTERR_OFFSET: u32 = 0xce8;
pub const GC_USB_DOEPINT15_BNAINTR_LSB: u32 = 0x9;
pub const GC_USB_DOEPINT15_BNAINTR_MASK: u32 = 0x200;
pub const GC_USB_DOEPINT15_BNAINTR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT15_BNAINTR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT15_BNAINTR_OFFSET: u32 = 0xce8;
pub const GC_USB_DOEPINT15_PKTDRPSTS_LSB: u32 = 0xb;
pub const GC_USB_DOEPINT15_PKTDRPSTS_MASK: u32 = 0x800;
pub const GC_USB_DOEPINT15_PKTDRPSTS_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT15_PKTDRPSTS_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT15_PKTDRPSTS_OFFSET: u32 = 0xce8;
pub const GC_USB_DOEPINT15_BBLEERR_LSB: u32 = 0xc;
pub const GC_USB_DOEPINT15_BBLEERR_MASK: u32 = 0x1000;
pub const GC_USB_DOEPINT15_BBLEERR_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT15_BBLEERR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT15_BBLEERR_OFFSET: u32 = 0xce8;
pub const GC_USB_DOEPINT15_NAKINTRPT_LSB: u32 = 0xd;
pub const GC_USB_DOEPINT15_NAKINTRPT_MASK: u32 = 0x2000;
pub const GC_USB_DOEPINT15_NAKINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT15_NAKINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT15_NAKINTRPT_OFFSET: u32 = 0xce8;
pub const GC_USB_DOEPINT15_NYETINTRPT_LSB: u32 = 0xe;
pub const GC_USB_DOEPINT15_NYETINTRPT_MASK: u32 = 0x4000;
pub const GC_USB_DOEPINT15_NYETINTRPT_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT15_NYETINTRPT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT15_NYETINTRPT_OFFSET: u32 = 0xce8;
pub const GC_USB_DOEPINT15_STUPPKTRCVD_LSB: u32 = 0xf;
pub const GC_USB_DOEPINT15_STUPPKTRCVD_MASK: u32 = 0x8000;
pub const GC_USB_DOEPINT15_STUPPKTRCVD_SIZE: u32 = 0x1;
pub const GC_USB_DOEPINT15_STUPPKTRCVD_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPINT15_STUPPKTRCVD_OFFSET: u32 = 0xce8;
pub const GC_USB_DOEPTSIZ15_XFERSIZE_LSB: u32 = 0x0;
pub const GC_USB_DOEPTSIZ15_XFERSIZE_MASK: u32 = 0x7ffff;
pub const GC_USB_DOEPTSIZ15_XFERSIZE_SIZE: u32 = 0x13;
pub const GC_USB_DOEPTSIZ15_XFERSIZE_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ15_XFERSIZE_OFFSET: u32 = 0xcf0;
pub const GC_USB_DOEPTSIZ15_PKTCNT_LSB: u32 = 0x13;
pub const GC_USB_DOEPTSIZ15_PKTCNT_MASK: u32 = 0x1ff80000;
pub const GC_USB_DOEPTSIZ15_PKTCNT_SIZE: u32 = 0xa;
pub const GC_USB_DOEPTSIZ15_PKTCNT_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ15_PKTCNT_OFFSET: u32 = 0xcf0;
pub const GC_USB_DOEPTSIZ15_RXDPID_LSB: u32 = 0x1d;
pub const GC_USB_DOEPTSIZ15_RXDPID_MASK: u32 = 0x60000000;
pub const GC_USB_DOEPTSIZ15_RXDPID_SIZE: u32 = 0x2;
pub const GC_USB_DOEPTSIZ15_RXDPID_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPTSIZ15_RXDPID_OFFSET: u32 = 0xcf0;
pub const GC_USB_DOEPDMA15_DMAADDR_LSB: u32 = 0x0;
pub const GC_USB_DOEPDMA15_DMAADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DOEPDMA15_DMAADDR_SIZE: u32 = 0x20;
pub const GC_USB_DOEPDMA15_DMAADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMA15_DMAADDR_OFFSET: u32 = 0xcf4;
pub const GC_USB_DOEPDMAB15_DMABUFFERADDR_LSB: u32 = 0x0;
pub const GC_USB_DOEPDMAB15_DMABUFFERADDR_MASK: u32 = 0xffffffff;
pub const GC_USB_DOEPDMAB15_DMABUFFERADDR_SIZE: u32 = 0x20;
pub const GC_USB_DOEPDMAB15_DMABUFFERADDR_DEFAULT: u32 = 0x0;
pub const GC_USB_DOEPDMAB15_DMABUFFERADDR_OFFSET: u32 = 0xcfc;
pub const GC_WATCHDOG_WDOGCONTROL_INTEN_LSB: u32 = 0x0;
pub const GC_WATCHDOG_WDOGCONTROL_INTEN_MASK: u32 = 0x1;
pub const GC_WATCHDOG_WDOGCONTROL_INTEN_SIZE: u32 = 0x1;
pub const GC_WATCHDOG_WDOGCONTROL_INTEN_DEFAULT: u32 = 0x0;
pub const GC_WATCHDOG_WDOGCONTROL_INTEN_OFFSET: u32 = 0x8;
pub const GC_WATCHDOG_WDOGCONTROL_RESEN_LSB: u32 = 0x1;
pub const GC_WATCHDOG_WDOGCONTROL_RESEN_MASK: u32 = 0x2;
pub const GC_WATCHDOG_WDOGCONTROL_RESEN_SIZE: u32 = 0x1;
pub const GC_WATCHDOG_WDOGCONTROL_RESEN_DEFAULT: u32 = 0x0;
pub const GC_WATCHDOG_WDOGCONTROL_RESEN_OFFSET: u32 = 0x8;
pub const GC_WATCHDOG_WDOGITOP_WDOGRES_LSB: u32 = 0x0;
pub const GC_WATCHDOG_WDOGITOP_WDOGRES_MASK: u32 = 0x1;
pub const GC_WATCHDOG_WDOGITOP_WDOGRES_SIZE: u32 = 0x1;
pub const GC_WATCHDOG_WDOGITOP_WDOGRES_DEFAULT: u32 = 0x0;
pub const GC_WATCHDOG_WDOGITOP_WDOGRES_OFFSET: u32 = 0xf04;
pub const GC_WATCHDOG_WDOGITOP_WDOGINT_LSB: u32 = 0x1;
pub const GC_WATCHDOG_WDOGITOP_WDOGINT_MASK: u32 = 0x2;
pub const GC_WATCHDOG_WDOGITOP_WDOGINT_SIZE: u32 = 0x1;
pub const GC_WATCHDOG_WDOGITOP_WDOGINT_DEFAULT: u32 = 0x0;
pub const GC_WATCHDOG_WDOGITOP_WDOGINT_OFFSET: u32 = 0xf04;
pub const GC_XO_OSC_CLKOUT_ADC_EN_LSB: u32 = 0x0;
pub const GC_XO_OSC_CLKOUT_ADC_EN_MASK: u32 = 0x1;
pub const GC_XO_OSC_CLKOUT_ADC_EN_SIZE: u32 = 0x1;
pub const GC_XO_OSC_CLKOUT_ADC_EN_DEFAULT: u32 = 0x0;
pub const GC_XO_OSC_CLKOUT_ADC_EN_OFFSET: u32 = 0x0;
pub const GC_XO_OSC_CLKOUT_PLL_EN_LSB: u32 = 0x1;
pub const GC_XO_OSC_CLKOUT_PLL_EN_MASK: u32 = 0x2;
pub const GC_XO_OSC_CLKOUT_PLL_EN_SIZE: u32 = 0x1;
pub const GC_XO_OSC_CLKOUT_PLL_EN_DEFAULT: u32 = 0x0;
pub const GC_XO_OSC_CLKOUT_PLL_EN_OFFSET: u32 = 0x0;
pub const GC_XO_OSC_CLKOUT_BADC_EN_LSB: u32 = 0x2;
pub const GC_XO_OSC_CLKOUT_BADC_EN_MASK: u32 = 0x4;
pub const GC_XO_OSC_CLKOUT_BADC_EN_SIZE: u32 = 0x1;
pub const GC_XO_OSC_CLKOUT_BADC_EN_DEFAULT: u32 = 0x0;
pub const GC_XO_OSC_CLKOUT_BADC_EN_OFFSET: u32 = 0x0;
pub const GC_XO_OSC_CLKOUT_USB_EN_LSB: u32 = 0x3;
pub const GC_XO_OSC_CLKOUT_USB_EN_MASK: u32 = 0x8;
pub const GC_XO_OSC_CLKOUT_USB_EN_SIZE: u32 = 0x1;
pub const GC_XO_OSC_CLKOUT_USB_EN_DEFAULT: u32 = 0x0;
pub const GC_XO_OSC_CLKOUT_USB_EN_OFFSET: u32 = 0x0;
pub const GC_XO_OSC_ADC_CAL_FREQ2X_CNTL_LSB: u32 = 0x0;
pub const GC_XO_OSC_ADC_CAL_FREQ2X_CNTL_MASK: u32 = 0xf;
pub const GC_XO_OSC_ADC_CAL_FREQ2X_CNTL_SIZE: u32 = 0x4;
pub const GC_XO_OSC_ADC_CAL_FREQ2X_CNTL_DEFAULT: u32 = 0x6;
pub const GC_XO_OSC_ADC_CAL_FREQ2X_CNTL_OFFSET: u32 = 0x4;
pub const GC_XO_OSC_ADC_CAL_FREQ2X_EN_LSB: u32 = 0x4;
pub const GC_XO_OSC_ADC_CAL_FREQ2X_EN_MASK: u32 = 0x10;
pub const GC_XO_OSC_ADC_CAL_FREQ2X_EN_SIZE: u32 = 0x1;
pub const GC_XO_OSC_ADC_CAL_FREQ2X_EN_DEFAULT: u32 = 0x0;
pub const GC_XO_OSC_ADC_CAL_FREQ2X_EN_OFFSET: u32 = 0x4;
pub const GC_XO_OSC_ADC_CAL_FREQ2X_STAT_CNTL_LSB: u32 = 0x0;
pub const GC_XO_OSC_ADC_CAL_FREQ2X_STAT_CNTL_MASK: u32 = 0xf;
pub const GC_XO_OSC_ADC_CAL_FREQ2X_STAT_CNTL_SIZE: u32 = 0x4;
pub const GC_XO_OSC_ADC_CAL_FREQ2X_STAT_CNTL_DEFAULT: u32 = 0x6;
pub const GC_XO_OSC_ADC_CAL_FREQ2X_STAT_CNTL_OFFSET: u32 = 0x8;
pub const GC_XO_OSC_ADC_CAL_FREQ2X_STAT_EN_LSB: u32 = 0x4;
pub const GC_XO_OSC_ADC_CAL_FREQ2X_STAT_EN_MASK: u32 = 0x10;
pub const GC_XO_OSC_ADC_CAL_FREQ2X_STAT_EN_SIZE: u32 = 0x1;
pub const GC_XO_OSC_ADC_CAL_FREQ2X_STAT_EN_DEFAULT: u32 = 0x0;
pub const GC_XO_OSC_ADC_CAL_FREQ2X_STAT_EN_OFFSET: u32 = 0x8;
pub const GC_XO_OSC_24_48B_SEL_ADC_LSB: u32 = 0x0;
pub const GC_XO_OSC_24_48B_SEL_ADC_MASK: u32 = 0x1;
pub const GC_XO_OSC_24_48B_SEL_ADC_SIZE: u32 = 0x1;
pub const GC_XO_OSC_24_48B_SEL_ADC_DEFAULT: u32 = 0x0;
pub const GC_XO_OSC_24_48B_SEL_ADC_OFFSET: u32 = 0xc;
pub const GC_XO_OSC_24_48B_SEL_PLL_LSB: u32 = 0x1;
pub const GC_XO_OSC_24_48B_SEL_PLL_MASK: u32 = 0x2;
pub const GC_XO_OSC_24_48B_SEL_PLL_SIZE: u32 = 0x1;
pub const GC_XO_OSC_24_48B_SEL_PLL_DEFAULT: u32 = 0x0;
pub const GC_XO_OSC_24_48B_SEL_PLL_OFFSET: u32 = 0xc;
pub const GC_XO_OSC_TEST_CLK48_ADC_EN_LSB: u32 = 0x0;
pub const GC_XO_OSC_TEST_CLK48_ADC_EN_MASK: u32 = 0x1;
pub const GC_XO_OSC_TEST_CLK48_ADC_EN_SIZE: u32 = 0x1;
pub const GC_XO_OSC_TEST_CLK48_ADC_EN_DEFAULT: u32 = 0x0;
pub const GC_XO_OSC_TEST_CLK48_ADC_EN_OFFSET: u32 = 0x10;
pub const GC_XO_OSC_TEST_CLK48_PLL_EN_LSB: u32 = 0x1;
pub const GC_XO_OSC_TEST_CLK48_PLL_EN_MASK: u32 = 0x2;
pub const GC_XO_OSC_TEST_CLK48_PLL_EN_SIZE: u32 = 0x1;
pub const GC_XO_OSC_TEST_CLK48_PLL_EN_DEFAULT: u32 = 0x0;
pub const GC_XO_OSC_TEST_CLK48_PLL_EN_OFFSET: u32 = 0x10;
pub const GC_XO_OSC_TEST_DIG_EN_LSB: u32 = 0x2;
pub const GC_XO_OSC_TEST_DIG_EN_MASK: u32 = 0x4;
pub const GC_XO_OSC_TEST_DIG_EN_SIZE: u32 = 0x1;
pub const GC_XO_OSC_TEST_DIG_EN_DEFAULT: u32 = 0x0;
pub const GC_XO_OSC_TEST_DIG_EN_OFFSET: u32 = 0x10;
pub const GC_XO_OSC_RC_TRIM_LSB: u32 = 0x0;
pub const GC_XO_OSC_RC_TRIM_MASK: u32 = 0xfffffff;
pub const GC_XO_OSC_RC_TRIM_SIZE: u32 = 0x1c;
pub const GC_XO_OSC_RC_TRIM_DEFAULT: u32 = 0x4444444;
pub const GC_XO_OSC_RC_TRIM_OFFSET: u32 = 0x28;
pub const GC_XO_OSC_RC_EN_LSB: u32 = 0x1c;
pub const GC_XO_OSC_RC_EN_MASK: u32 = 0x10000000;
pub const GC_XO_OSC_RC_EN_SIZE: u32 = 0x1;
pub const GC_XO_OSC_RC_EN_DEFAULT: u32 = 0x0;
pub const GC_XO_OSC_RC_EN_OFFSET: u32 = 0x28;
pub const GC_XO_OSC_RC_STATUS_TRIM_LSB: u32 = 0x0;
pub const GC_XO_OSC_RC_STATUS_TRIM_MASK: u32 = 0xfffffff;
pub const GC_XO_OSC_RC_STATUS_TRIM_SIZE: u32 = 0x1c;
pub const GC_XO_OSC_RC_STATUS_TRIM_DEFAULT: u32 = 0x4444444;
pub const GC_XO_OSC_RC_STATUS_TRIM_OFFSET: u32 = 0x2c;
pub const GC_XO_OSC_RC_STATUS_EN_LSB: u32 = 0x1c;
pub const GC_XO_OSC_RC_STATUS_EN_MASK: u32 = 0x10000000;
pub const GC_XO_OSC_RC_STATUS_EN_SIZE: u32 = 0x1;
pub const GC_XO_OSC_RC_STATUS_EN_DEFAULT: u32 = 0x0;
pub const GC_XO_OSC_RC_STATUS_EN_OFFSET: u32 = 0x2c;
pub const GC_XO_OSC_XTL_RC_FLTR_TRIM_LSB: u32 = 0x0;
pub const GC_XO_OSC_XTL_RC_FLTR_TRIM_MASK: u32 = 0xf;
pub const GC_XO_OSC_XTL_RC_FLTR_TRIM_SIZE: u32 = 0x4;
pub const GC_XO_OSC_XTL_RC_FLTR_TRIM_DEFAULT: u32 = 0x5;
pub const GC_XO_OSC_XTL_RC_FLTR_TRIM_OFFSET: u32 = 0x3c;
pub const GC_XO_OSC_XTL_RC_FLTR_BYPASS_LSB: u32 = 0x4;
pub const GC_XO_OSC_XTL_RC_FLTR_BYPASS_MASK: u32 = 0x10;
pub const GC_XO_OSC_XTL_RC_FLTR_BYPASS_SIZE: u32 = 0x1;
pub const GC_XO_OSC_XTL_RC_FLTR_BYPASS_DEFAULT: u32 = 0x1;
pub const GC_XO_OSC_XTL_RC_FLTR_BYPASS_OFFSET: u32 = 0x3c;
pub const GC_XO_OSC_XTL_OVRD_TRIM_LSB: u32 = 0x0;
pub const GC_XO_OSC_XTL_OVRD_TRIM_MASK: u32 = 0xf;
pub const GC_XO_OSC_XTL_OVRD_TRIM_SIZE: u32 = 0x4;
pub const GC_XO_OSC_XTL_OVRD_TRIM_DEFAULT: u32 = 0x7;
pub const GC_XO_OSC_XTL_OVRD_TRIM_OFFSET: u32 = 0x40;
pub const GC_XO_OSC_XTL_OVRD_ENB_LSB: u32 = 0x4;
pub const GC_XO_OSC_XTL_OVRD_ENB_MASK: u32 = 0x10;
pub const GC_XO_OSC_XTL_OVRD_ENB_SIZE: u32 = 0x1;
pub const GC_XO_OSC_XTL_OVRD_ENB_DEFAULT: u32 = 0x1;
pub const GC_XO_OSC_XTL_OVRD_ENB_OFFSET: u32 = 0x40;
pub const GC_XO_OSC_XTL_TRIM_CODE_LSB: u32 = 0x0;
pub const GC_XO_OSC_XTL_TRIM_CODE_MASK: u32 = 0xf;
pub const GC_XO_OSC_XTL_TRIM_CODE_SIZE: u32 = 0x4;
pub const GC_XO_OSC_XTL_TRIM_CODE_DEFAULT: u32 = 0x0;
pub const GC_XO_OSC_XTL_TRIM_CODE_OFFSET: u32 = 0x48;
pub const GC_XO_OSC_XTL_TRIM_EN_LSB: u32 = 0x4;
pub const GC_XO_OSC_XTL_TRIM_EN_MASK: u32 = 0x10;
pub const GC_XO_OSC_XTL_TRIM_EN_SIZE: u32 = 0x1;
pub const GC_XO_OSC_XTL_TRIM_EN_DEFAULT: u32 = 0x0;
pub const GC_XO_OSC_XTL_TRIM_EN_OFFSET: u32 = 0x48;
pub const GC_XO_OSC_XTL_TRIM_STAT_CODE_LSB: u32 = 0x0;
pub const GC_XO_OSC_XTL_TRIM_STAT_CODE_MASK: u32 = 0xf;
pub const GC_XO_OSC_XTL_TRIM_STAT_CODE_SIZE: u32 = 0x4;
pub const GC_XO_OSC_XTL_TRIM_STAT_CODE_DEFAULT: u32 = 0x0;
pub const GC_XO_OSC_XTL_TRIM_STAT_CODE_OFFSET: u32 = 0x4c;
pub const GC_XO_OSC_XTL_TRIM_STAT_EN_LSB: u32 = 0x4;
pub const GC_XO_OSC_XTL_TRIM_STAT_EN_MASK: u32 = 0x10;
pub const GC_XO_OSC_XTL_TRIM_STAT_EN_SIZE: u32 = 0x1;
pub const GC_XO_OSC_XTL_TRIM_STAT_EN_DEFAULT: u32 = 0x0;
pub const GC_XO_OSC_XTL_TRIM_STAT_EN_OFFSET: u32 = 0x4c;
pub const GC_XO_OSC_XTL_FSM_DONE_LSB: u32 = 0x0;
pub const GC_XO_OSC_XTL_FSM_DONE_MASK: u32 = 0x1;
pub const GC_XO_OSC_XTL_FSM_DONE_SIZE: u32 = 0x1;
pub const GC_XO_OSC_XTL_FSM_DONE_DEFAULT: u32 = 0x0;
pub const GC_XO_OSC_XTL_FSM_DONE_OFFSET: u32 = 0x54;
pub const GC_XO_OSC_XTL_FSM_TRIM_LSB: u32 = 0x1;
pub const GC_XO_OSC_XTL_FSM_TRIM_MASK: u32 = 0x1e;
pub const GC_XO_OSC_XTL_FSM_TRIM_SIZE: u32 = 0x4;
pub const GC_XO_OSC_XTL_FSM_TRIM_DEFAULT: u32 = 0x0;
pub const GC_XO_OSC_XTL_FSM_TRIM_OFFSET: u32 = 0x54;
pub const GC_XO_OSC_XTL_FSM_STATUS_LSB: u32 = 0x5;
pub const GC_XO_OSC_XTL_FSM_STATUS_MASK: u32 = 0x20;
pub const GC_XO_OSC_XTL_FSM_STATUS_SIZE: u32 = 0x1;
pub const GC_XO_OSC_XTL_FSM_STATUS_DEFAULT: u32 = 0x0;
pub const GC_XO_OSC_XTL_FSM_STATUS_OFFSET: u32 = 0x54;
pub const GC_XO_OSC_XTL_FSM_STATE_LSB: u32 = 0x6;
pub const GC_XO_OSC_XTL_FSM_STATE_MASK: u32 = 0x3c0;
pub const GC_XO_OSC_XTL_FSM_STATE_SIZE: u32 = 0x4;
pub const GC_XO_OSC_XTL_FSM_STATE_DEFAULT: u32 = 0x0;
pub const GC_XO_OSC_XTL_FSM_STATE_OFFSET: u32 = 0x54;
pub const GC_XO_OSC_XTL_FSM_LVL_DET_SYNC_LSB: u32 = 0xa;
pub const GC_XO_OSC_XTL_FSM_LVL_DET_SYNC_MASK: u32 = 0x400;
pub const GC_XO_OSC_XTL_FSM_LVL_DET_SYNC_SIZE: u32 = 0x1;
pub const GC_XO_OSC_XTL_FSM_LVL_DET_SYNC_DEFAULT: u32 = 0x0;
pub const GC_XO_OSC_XTL_FSM_LVL_DET_SYNC_OFFSET: u32 = 0x54;
pub const GC_XO_OSC_XTL_FSM_CFG_TRIM_MAX_LSB: u32 = 0x0;
pub const GC_XO_OSC_XTL_FSM_CFG_TRIM_MAX_MASK: u32 = 0xf;
pub const GC_XO_OSC_XTL_FSM_CFG_TRIM_MAX_SIZE: u32 = 0x4;
pub const GC_XO_OSC_XTL_FSM_CFG_TRIM_MAX_DEFAULT: u32 = 0x8;
pub const GC_XO_OSC_XTL_FSM_CFG_TRIM_MAX_OFFSET: u32 = 0x58;
pub const GC_XO_OSC_XTL_FSM_CFG_LVL_DET_SNIFF_LSB: u32 = 0x4;
pub const GC_XO_OSC_XTL_FSM_CFG_LVL_DET_SNIFF_MASK: u32 = 0x30;
pub const GC_XO_OSC_XTL_FSM_CFG_LVL_DET_SNIFF_SIZE: u32 = 0x2;
pub const GC_XO_OSC_XTL_FSM_CFG_LVL_DET_SNIFF_DEFAULT: u32 = 0x0;
pub const GC_XO_OSC_XTL_FSM_CFG_LVL_DET_SNIFF_OFFSET: u32 = 0x58;
pub const GC_XO_OSC_XTL_FSM_CFG_LVL_DET_SENSE_LSB: u32 = 0x6;
pub const GC_XO_OSC_XTL_FSM_CFG_LVL_DET_SENSE_MASK: u32 = 0xc0;
pub const GC_XO_OSC_XTL_FSM_CFG_LVL_DET_SENSE_SIZE: u32 = 0x2;
pub const GC_XO_OSC_XTL_FSM_CFG_LVL_DET_SENSE_DEFAULT: u32 = 0x2;
pub const GC_XO_OSC_XTL_FSM_CFG_LVL_DET_SENSE_OFFSET: u32 = 0x58;
pub const GC_XO_OSC_XTL_FSM_CFG_PWRUP_REG_MAX_LSB: u32 = 0x8;
pub const GC_XO_OSC_XTL_FSM_CFG_PWRUP_REG_MAX_MASK: u32 = 0x700;
pub const GC_XO_OSC_XTL_FSM_CFG_PWRUP_REG_MAX_SIZE: u32 = 0x3;
pub const GC_XO_OSC_XTL_FSM_CFG_PWRUP_REG_MAX_DEFAULT: u32 = 0x4;
pub const GC_XO_OSC_XTL_FSM_CFG_PWRUP_REG_MAX_OFFSET: u32 = 0x58;
pub const GC_XO_OSC_XTL_FSM_CFG_SNIFF_REG_MAX_LSB: u32 = 0xb;
pub const GC_XO_OSC_XTL_FSM_CFG_SNIFF_REG_MAX_MASK: u32 = 0xf800;
pub const GC_XO_OSC_XTL_FSM_CFG_SNIFF_REG_MAX_SIZE: u32 = 0x5;
pub const GC_XO_OSC_XTL_FSM_CFG_SNIFF_REG_MAX_DEFAULT: u32 = 0xe;
pub const GC_XO_OSC_XTL_FSM_CFG_SNIFF_REG_MAX_OFFSET: u32 = 0x58;
pub const GC_XO_OSC_XTL_FSM_CFG_SENSE_REG_MAX_LSB: u32 = 0x10;
pub const GC_XO_OSC_XTL_FSM_CFG_SENSE_REG_MAX_MASK: u32 = 0x1f0000;
pub const GC_XO_OSC_XTL_FSM_CFG_SENSE_REG_MAX_SIZE: u32 = 0x5;
pub const GC_XO_OSC_XTL_FSM_CFG_SENSE_REG_MAX_DEFAULT: u32 = 0xd;
pub const GC_XO_OSC_XTL_FSM_CFG_SENSE_REG_MAX_OFFSET: u32 = 0x58;
pub const GC_XO_OSC_SETHOLD_RC_TRIM_LSB: u32 = 0x0;
pub const GC_XO_OSC_SETHOLD_RC_TRIM_MASK: u32 = 0x1;
pub const GC_XO_OSC_SETHOLD_RC_TRIM_SIZE: u32 = 0x1;
pub const GC_XO_OSC_SETHOLD_RC_TRIM_DEFAULT: u32 = 0x0;
pub const GC_XO_OSC_SETHOLD_RC_TRIM_OFFSET: u32 = 0x5c;
pub const GC_XO_OSC_SETHOLD_XTL_LSB: u32 = 0x1;
pub const GC_XO_OSC_SETHOLD_XTL_MASK: u32 = 0x2;
pub const GC_XO_OSC_SETHOLD_XTL_SIZE: u32 = 0x1;
pub const GC_XO_OSC_SETHOLD_XTL_DEFAULT: u32 = 0x0;
pub const GC_XO_OSC_SETHOLD_XTL_OFFSET: u32 = 0x5c;
pub const GC_XO_OSC_SETHOLD_ANA_LSB: u32 = 0x2;
pub const GC_XO_OSC_SETHOLD_ANA_MASK: u32 = 0x4;
pub const GC_XO_OSC_SETHOLD_ANA_SIZE: u32 = 0x1;
pub const GC_XO_OSC_SETHOLD_ANA_DEFAULT: u32 = 0x0;
pub const GC_XO_OSC_SETHOLD_ANA_OFFSET: u32 = 0x5c;
pub const GC_XO_OSC_CLRHOLD_RC_TRIM_LSB: u32 = 0x0;
pub const GC_XO_OSC_CLRHOLD_RC_TRIM_MASK: u32 = 0x1;
pub const GC_XO_OSC_CLRHOLD_RC_TRIM_SIZE: u32 = 0x1;
pub const GC_XO_OSC_CLRHOLD_RC_TRIM_DEFAULT: u32 = 0x0;
pub const GC_XO_OSC_CLRHOLD_RC_TRIM_OFFSET: u32 = 0x60;
pub const GC_XO_OSC_CLRHOLD_XTL_LSB: u32 = 0x1;
pub const GC_XO_OSC_CLRHOLD_XTL_MASK: u32 = 0x2;
pub const GC_XO_OSC_CLRHOLD_XTL_SIZE: u32 = 0x1;
pub const GC_XO_OSC_CLRHOLD_XTL_DEFAULT: u32 = 0x0;
pub const GC_XO_OSC_CLRHOLD_XTL_OFFSET: u32 = 0x60;
pub const GC_XO_OSC_CLRHOLD_ANA_LSB: u32 = 0x2;
pub const GC_XO_OSC_CLRHOLD_ANA_MASK: u32 = 0x4;
pub const GC_XO_OSC_CLRHOLD_ANA_SIZE: u32 = 0x1;
pub const GC_XO_OSC_CLRHOLD_ANA_DEFAULT: u32 = 0x0;
pub const GC_XO_OSC_CLRHOLD_ANA_OFFSET: u32 = 0x60;
pub const GC_M3_ICTR_INTLINESNUM_LSB: u32 = 0x0;
pub const GC_M3_ICTR_INTLINESNUM_MASK: u32 = 0xf;
pub const GC_M3_ICTR_INTLINESNUM_SIZE: u32 = 0x4;
pub const GC_M3_ICTR_INTLINESNUM_DEFAULT: u32 = 0x4;
pub const GC_M3_ICTR_INTLINESNUM_OFFSET: u32 = 0xe004;
pub const GC_M3_SYST_CSR_ENABLE_LSB: u32 = 0x0;
pub const GC_M3_SYST_CSR_ENABLE_MASK: u32 = 0x1;
pub const GC_M3_SYST_CSR_ENABLE_SIZE: u32 = 0x1;
pub const GC_M3_SYST_CSR_ENABLE_DEFAULT: u32 = 0x0;
pub const GC_M3_SYST_CSR_ENABLE_OFFSET: u32 = 0xe010;
pub const GC_M3_SYST_CSR_TICKINT_LSB: u32 = 0x1;
pub const GC_M3_SYST_CSR_TICKINT_MASK: u32 = 0x2;
pub const GC_M3_SYST_CSR_TICKINT_SIZE: u32 = 0x1;
pub const GC_M3_SYST_CSR_TICKINT_DEFAULT: u32 = 0x0;
pub const GC_M3_SYST_CSR_TICKINT_OFFSET: u32 = 0xe010;
pub const GC_M3_SYST_CSR_CLKSOURCE_LSB: u32 = 0x2;
pub const GC_M3_SYST_CSR_CLKSOURCE_MASK: u32 = 0x4;
pub const GC_M3_SYST_CSR_CLKSOURCE_SIZE: u32 = 0x1;
pub const GC_M3_SYST_CSR_CLKSOURCE_DEFAULT: u32 = 0x1;
pub const GC_M3_SYST_CSR_CLKSOURCE_OFFSET: u32 = 0xe010;
pub const GC_M3_SYST_CSR_RESERVED_LSB: u32 = 0x3;
pub const GC_M3_SYST_CSR_RESERVED_MASK: u32 = 0xfff8;
pub const GC_M3_SYST_CSR_RESERVED_SIZE: u32 = 0xd;
pub const GC_M3_SYST_CSR_RESERVED_DEFAULT: u32 = 0x0;
pub const GC_M3_SYST_CSR_RESERVED_OFFSET: u32 = 0xe010;
pub const GC_M3_SYST_CSR_COUNTFLAG_LSB: u32 = 0x10;
pub const GC_M3_SYST_CSR_COUNTFLAG_MASK: u32 = 0x10000;
pub const GC_M3_SYST_CSR_COUNTFLAG_SIZE: u32 = 0x1;
pub const GC_M3_SYST_CSR_COUNTFLAG_DEFAULT: u32 = 0x0;
pub const GC_M3_SYST_CSR_COUNTFLAG_OFFSET: u32 = 0xe010;
pub const GC_M3_SYST_RVR_RELOAD_LSB: u32 = 0x0;
pub const GC_M3_SYST_RVR_RELOAD_MASK: u32 = 0xffffff;
pub const GC_M3_SYST_RVR_RELOAD_SIZE: u32 = 0x18;
pub const GC_M3_SYST_RVR_RELOAD_DEFAULT: u32 = 0x0;
pub const GC_M3_SYST_RVR_RELOAD_OFFSET: u32 = 0xe014;
pub const GC_M3_SYST_CVR_RELOAD_LSB: u32 = 0x0;
pub const GC_M3_SYST_CVR_RELOAD_MASK: u32 = 0xffffffff;
pub const GC_M3_SYST_CVR_RELOAD_SIZE: u32 = 0x20;
pub const GC_M3_SYST_CVR_RELOAD_DEFAULT: u32 = 0x0;
pub const GC_M3_SYST_CVR_RELOAD_OFFSET: u32 = 0xe018;
pub const GC_M3_SYST_CALIB_TENMS_LSB: u32 = 0x0;
pub const GC_M3_SYST_CALIB_TENMS_MASK: u32 = 0xffffff;
pub const GC_M3_SYST_CALIB_TENMS_SIZE: u32 = 0x18;
pub const GC_M3_SYST_CALIB_TENMS_DEFAULT: u32 = 0x3f79f;
pub const GC_M3_SYST_CALIB_TENMS_OFFSET: u32 = 0xe01c;
pub const GC_M3_SYST_CALIB_RESERVED_LSB: u32 = 0x18;
pub const GC_M3_SYST_CALIB_RESERVED_MASK: u32 = 0x3f000000;
pub const GC_M3_SYST_CALIB_RESERVED_SIZE: u32 = 0x6;
pub const GC_M3_SYST_CALIB_RESERVED_DEFAULT: u32 = 0x0;
pub const GC_M3_SYST_CALIB_RESERVED_OFFSET: u32 = 0xe01c;
pub const GC_M3_SYST_CALIB_SKEW_LSB: u32 = 0x1e;
pub const GC_M3_SYST_CALIB_SKEW_MASK: u32 = 0x40000000;
pub const GC_M3_SYST_CALIB_SKEW_SIZE: u32 = 0x1;
pub const GC_M3_SYST_CALIB_SKEW_DEFAULT: u32 = 0x0;
pub const GC_M3_SYST_CALIB_SKEW_OFFSET: u32 = 0xe01c;
pub const GC_M3_SYST_CALIB_NOREF_LSB: u32 = 0x1f;
pub const GC_M3_SYST_CALIB_NOREF_MASK: u32 = 0x80000000;
pub const GC_M3_SYST_CALIB_NOREF_SIZE: u32 = 0x1;
pub const GC_M3_SYST_CALIB_NOREF_DEFAULT: u32 = 0x0;
pub const GC_M3_SYST_CALIB_NOREF_OFFSET: u32 = 0xe01c;
pub const GC_SPI_DATA_SIZE: u32 = 0x100;
pub const GC_SPS_DATA_SIZE: u32 = 0x800;
pub const GC_USB_DFIFO_PP0_SIZE: u32 = 0x1000;
pub const GC_USB_DFIFO_PP1_SIZE: u32 = 0x1000;
pub const GC_USB_DFIFO_PP2_SIZE: u32 = 0x1000;
pub const GC_USB_DFIFO_PP3_SIZE: u32 = 0x1000;
pub const GC_USB_DFIFO_PP4_SIZE: u32 = 0x1000;
pub const GC_USB_DFIFO_PP5_SIZE: u32 = 0x1000;
pub const GC_USB_DFIFO_PP6_SIZE: u32 = 0x1000;
pub const GC_USB_DFIFO_PP7_SIZE: u32 = 0x1000;
pub const GC_USB_DFIFO_PP8_SIZE: u32 = 0x1000;
pub const GC_USB_DFIFO_PP9_SIZE: u32 = 0x1000;
pub const GC_USB_DFIFO_PP10_SIZE: u32 = 0x1000;
pub const GC_USB_DFIFO_PP11_SIZE: u32 = 0x1000;
pub const GC_USB_DFIFO_PP12_SIZE: u32 = 0x1000;
pub const GC_USB_DFIFO_PP13_SIZE: u32 = 0x1000;
pub const GC_USB_DFIFO_PP14_SIZE: u32 = 0x1000;
pub const GC_USB_DFIFO_PP15_SIZE: u32 = 0x1000;
pub const GC_USB_DFIFO_SIZE: u32 = 0x1000;
pub const GC_FLASH_DFT_REGS_ADDR_WIDTH: u32 = 4;
pub const GC_FLASH_DFT_R_PIN_ADDR: u32 = 0;
pub const GC_FLASH_DFT_R_PIN_WIDTH: u32 = 7;
pub const GC_FLASH_DFT_R_XADR_ADDR: u32 = 1;
pub const GC_FLASH_DFT_R_XADR_WIDTH: u32 = 10;
pub const GC_FLASH_DFT_R_YADR_ADDR: u32 = 2;
pub const GC_FLASH_DFT_R_YADR_WIDTH: u32 = 6;
pub const GC_FLASH_DFT_R_DATA_ADDR: u32 = 3;
pub const GC_FLASH_DFT_R_DATA_WIDTH: u32 = 32;
pub const GC_FLASH_DFT_R_CTRL_ADDR: u32 = 4;
pub const GC_FLASH_DFT_R_CTRL_WIDTH: u32 = 16;
pub const GC_FLASH_DFT_R_GRPSEL_ADDR: u32 = 5;
pub const GC_FLASH_DFT_R_GRPSEL_WIDTH: u32 = 1;
pub const GC_FLASH_DFT_R_OPMODE_ADDR: u32 = 6;
pub const GC_FLASH_DFT_R_OPMODE_WIDTH: u32 = 5;
pub const GC_FLASH_DFT_R_IPSEL_ADDR: u32 = 7;
pub const GC_FLASH_DFT_R_IPSEL_WIDTH: u32 = 4;
pub const GC_FLASH_DFT_R_STATUS_ADDR: u32 = 8;
pub const GC_FLASH_DFT_R_STATUS_WIDTH: u32 = 2;
pub const GC_FLASH_DFT_R_BITSEL_ADDR: u32 = 9;
pub const GC_FLASH_DFT_R_BITSEL_WIDTH: u32 = 6;
pub const GC_FLASH_DFT_R_REPAIR_0_ADDR: u32 = 10;
pub const GC_FLASH_DFT_R_REPAIR_0_WIDTH: u32 = 8;
pub const GC_FLASH_DFT_R_REPAIR_1_ADDR: u32 = 11;
pub const GC_FLASH_DFT_R_REPAIR_1_WIDTH: u32 = 8;
pub const GC_FLASH_DFT_R_SMW_ADDR: u32 = 12;
pub const GC_FLASH_DFT_R_SMW_WIDTH: u32 = 2;
pub const GC_CONST_FSH_PE_CONTROL_READ: u32 = 0x16021765;
pub const GC_CONST_FSH_PE_CONTROL_PROGRAM: u32 = 0x27182818;
pub const GC_CONST_FSH_PE_CONTROL_ERASE: u32 = 0x31415927;
pub const GC_CONST_FSH_PE_CONTROL_BULKERASE: u32 = 0x1d1e2bad;
pub const GC_CONST_FSH_OVRD_UNLOCK: u32 = 0x13806488;
pub const GC_CONST_FSH_PE_EN: u32 = 0xb11924e1;
