//
// Copyright (c) 2011 NVIDIA Corporation. 
// All rights reserved. 
// 
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions are met: 
// 
// Redistributions of source code must retain the above copyright notice, 
// this list of conditions and the following disclaimer. 
// 
// Redistributions in binary form must reproduce the above copyright notice, 
// this list of conditions and the following disclaimer in the documentation 
// and/or other materials provided with the distribution. 
// 
// Neither the name of the NVIDIA Corporation nor the names of its contributors 
// may be used to endorse or promote products derived from this software 
// without specific prior written permission. 
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE 
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE 
// POSSIBILITY OF SUCH DAMAGE. 
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARAPBDMACHAN_H_INC_
#define ___ARAPBDMACHAN_H_INC_

// Register APBDMACHAN_CHANNEL_0_CSR_0  
#define APBDMACHAN_CHANNEL_0_CSR_0                      _MK_ADDR_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_SECURE                       0x0
#define APBDMACHAN_CHANNEL_0_CSR_0_WORD_COUNT                   0x1
#define APBDMACHAN_CHANNEL_0_CSR_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_RESET_MASK                   _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_0_CSR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_READ_MASK                    _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_0_CSR_0_WRITE_MASK                   _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_0_CSR_0_ENB_SHIFT                    _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_0_CSR_0_ENB_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_0_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_0_CSR_0_ENB_RANGE                    31:31
#define APBDMACHAN_CHANNEL_0_CSR_0_ENB_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_0_CSR_0_ENB_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_ENB_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_0_CSR_0_ENB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_ENB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_ENB_DISABLE                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_0_CSR_0_ENB_ENABLE                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_0_CSR_0_IE_EOC_SHIFT                 _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_0_CSR_0_IE_EOC_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_0_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_0_CSR_0_IE_EOC_RANGE                 30:30
#define APBDMACHAN_CHANNEL_0_CSR_0_IE_EOC_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_0_CSR_0_IE_EOC_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_IE_EOC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_0_CSR_0_IE_EOC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_IE_EOC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_IE_EOC_DISABLE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_0_CSR_0_IE_EOC_ENABLE                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_0_CSR_0_HOLD_SHIFT                   _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_0_CSR_0_HOLD_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_0_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_0_CSR_0_HOLD_RANGE                   29:29
#define APBDMACHAN_CHANNEL_0_CSR_0_HOLD_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_0_CSR_0_HOLD_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_HOLD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_0_CSR_0_HOLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_HOLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_HOLD_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_0_CSR_0_HOLD_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_0_CSR_0_DIR_SHIFT                    _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_0_CSR_0_DIR_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_0_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_0_CSR_0_DIR_RANGE                    28:28
#define APBDMACHAN_CHANNEL_0_CSR_0_DIR_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_0_CSR_0_DIR_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_DIR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_0_CSR_0_DIR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_DIR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_DIR_AHB_WRITE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_0_CSR_0_DIR_AHB_READ                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_0_CSR_0_ONCE_SHIFT                   _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_0_CSR_0_ONCE_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_0_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_0_CSR_0_ONCE_RANGE                   27:27
#define APBDMACHAN_CHANNEL_0_CSR_0_ONCE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_0_CSR_0_ONCE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_ONCE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_0_CSR_0_ONCE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_ONCE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_ONCE_MULTIPLE_BLOCK                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_0_CSR_0_ONCE_SINGLE_BLOCK                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_0_CSR_0_TRIG_SEL_SHIFT                       _MK_SHIFT_CONST(22)
#define APBDMACHAN_CHANNEL_0_CSR_0_TRIG_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_0_CSR_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_0_CSR_0_TRIG_SEL_RANGE                       26:22
#define APBDMACHAN_CHANNEL_0_CSR_0_TRIG_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_0_CSR_0_TRIG_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_TRIG_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_0_CSR_0_TRIG_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_TRIG_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_TRIG_SEL_NA1                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_0_CSR_0_TRIG_SEL_SMP24                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_0_CSR_0_TRIG_SEL_SMP25                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_0_CSR_0_TRIG_SEL_SMP26                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_0_CSR_0_TRIG_SEL_SMP27                       _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_0_CSR_0_TRIG_SEL_XRQ_A                       _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_0_CSR_0_TRIG_SEL_XRQ_B                       _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_0_CSR_0_TRIG_SEL_TMR1                        _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_0_CSR_0_TRIG_SEL_TMR2                        _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_0_CSR_0_TRIG_SEL_APB_0                       _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_0_CSR_0_TRIG_SEL_APB_1                       _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_0_CSR_0_TRIG_SEL_APB_2                       _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_0_CSR_0_TRIG_SEL_APB_3                       _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_0_CSR_0_TRIG_SEL_APB_4                       _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_0_CSR_0_TRIG_SEL_APB_5                       _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_0_CSR_0_TRIG_SEL_APB_6                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_0_CSR_0_TRIG_SEL_APB_7                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_0_CSR_0_TRIG_SEL_APB_8                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_0_CSR_0_TRIG_SEL_APB_9                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_0_CSR_0_TRIG_SEL_APB_10                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_0_CSR_0_TRIG_SEL_APB_11                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_0_CSR_0_TRIG_SEL_APB_12                      _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_0_CSR_0_TRIG_SEL_APB_13                      _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_0_CSR_0_TRIG_SEL_APB_14                      _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_0_CSR_0_TRIG_SEL_APB_15                      _MK_ENUM_CONST(24)

#define APBDMACHAN_CHANNEL_0_CSR_0_FLOW_SHIFT                   _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_0_CSR_0_FLOW_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_0_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_0_CSR_0_FLOW_RANGE                   21:21
#define APBDMACHAN_CHANNEL_0_CSR_0_FLOW_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_0_CSR_0_FLOW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_FLOW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_0_CSR_0_FLOW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_FLOW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_FLOW_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_0_CSR_0_FLOW_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_SHIFT                        _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_FIELD                        _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_RANGE                        20:16
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_CNTR_REQ                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_APBIF_CH0                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_APBIF_CH1                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_APBIF_CH2                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_APBIF_CH3                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_HSI                  _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_NA6                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_NA7                  _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_UART_A                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_UART_B                       _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_UART_C                       _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_DTV                  _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_NA12                 _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_NA13                 _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_NA14                 _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_SL2B1                        _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_SL2B2                        _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_SL2B3                        _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_SL2B4                        _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_UART_D                       _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_UART_E                       _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_I2C                  _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_I2C2                 _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_I2C3                 _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_DVC_I2C                      _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_OWR                  _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_I2C4                 _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_SL2B5                        _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_SL2B6                        _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_NA29                 _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_NA30                 _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_NA31                 _MK_ENUM_CONST(31)

#define APBDMACHAN_CHANNEL_0_CSR_0_WCOUNT_SHIFT                 _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_0_CSR_0_WCOUNT_FIELD                 _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_0_CSR_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_0_CSR_0_WCOUNT_RANGE                 15:2
#define APBDMACHAN_CHANNEL_0_CSR_0_WCOUNT_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_0_CSR_0_WCOUNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_WCOUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_0_CSR_0_WCOUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_WCOUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_0_STA_0  
#define APBDMACHAN_CHANNEL_0_STA_0                      _MK_ADDR_CONST(0x4)
#define APBDMACHAN_CHANNEL_0_STA_0_SECURE                       0x0
#define APBDMACHAN_CHANNEL_0_STA_0_WORD_COUNT                   0x1
#define APBDMACHAN_CHANNEL_0_STA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_STA_0_RESET_MASK                   _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_0_STA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_STA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_STA_0_READ_MASK                    _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_0_STA_0_WRITE_MASK                   _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_0_STA_0_BSY_SHIFT                    _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_0_STA_0_BSY_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_0_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_0_STA_0_BSY_RANGE                    31:31
#define APBDMACHAN_CHANNEL_0_STA_0_BSY_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_0_STA_0_BSY_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_STA_0_BSY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_0_STA_0_BSY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_STA_0_BSY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_STA_0_BSY_WAIT                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_0_STA_0_BSY_ACTIVE                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_0_STA_0_ISE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_0_STA_0_ISE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_0_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_0_STA_0_ISE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_0_STA_0_ISE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_0_STA_0_ISE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_STA_0_ISE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_0_STA_0_ISE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_STA_0_ISE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_STA_0_ISE_EOC_NO_INTR                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_0_STA_0_ISE_EOC_INTR                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_0_STA_0_HALT_SHIFT                   _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_0_STA_0_HALT_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_0_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_0_STA_0_HALT_RANGE                   29:29
#define APBDMACHAN_CHANNEL_0_STA_0_HALT_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_0_STA_0_HALT_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_STA_0_HALT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_0_STA_0_HALT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_STA_0_HALT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_STA_0_HALT_NO_HALT                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_0_STA_0_HALT_HALT                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_0_STA_0_PING_PONG_STA_SHIFT                  _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_0_STA_0_PING_PONG_STA_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_0_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_0_STA_0_PING_PONG_STA_RANGE                  28:28
#define APBDMACHAN_CHANNEL_0_STA_0_PING_PONG_STA_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_0_STA_0_PING_PONG_STA_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_STA_0_PING_PONG_STA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_0_STA_0_PING_PONG_STA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_STA_0_PING_PONG_STA_PING_INTR_STA                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_0_STA_0_PING_PONG_STA_PONG_INTR_STA                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_0_STA_0_COUNT_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_0_STA_0_COUNT_FIELD                  _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_0_STA_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_0_STA_0_COUNT_RANGE                  15:2
#define APBDMACHAN_CHANNEL_0_STA_0_COUNT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_0_STA_0_COUNT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_STA_0_COUNT_DEFAULT_MASK                   _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_0_STA_0_COUNT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_STA_0_COUNT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_0_DMA_BYTE_STA_0  
#define APBDMACHAN_CHANNEL_0_DMA_BYTE_STA_0                     _MK_ADDR_CONST(0x8)
#define APBDMACHAN_CHANNEL_0_DMA_BYTE_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_0_DMA_BYTE_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_0_DMA_BYTE_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_DMA_BYTE_STA_0_RESET_MASK                  _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_0_DMA_BYTE_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_DMA_BYTE_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_DMA_BYTE_STA_0_READ_MASK                   _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_0_DMA_BYTE_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                     _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_0_DMA_BYTE_STA_0_DMA_COUNT_FIELD                     _MK_FIELD_CONST(0x3ffffff, APBDMACHAN_CHANNEL_0_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_0_DMA_BYTE_STA_0_DMA_COUNT_RANGE                     25:0
#define APBDMACHAN_CHANNEL_0_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_0_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                      _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_0_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 12 [0xc] 

// Register APBDMACHAN_CHANNEL_0_AHB_PTR_0  
#define APBDMACHAN_CHANNEL_0_AHB_PTR_0                  _MK_ADDR_CONST(0x10)
#define APBDMACHAN_CHANNEL_0_AHB_PTR_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_0_AHB_PTR_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_0_AHB_PTR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_AHB_PTR_0_RESET_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_0_AHB_PTR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_AHB_PTR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_AHB_PTR_0_READ_MASK                        _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_0_AHB_PTR_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_0_AHB_PTR_0_AHB_BASE_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_0_AHB_PTR_0_AHB_BASE_FIELD                   _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_0_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_0_AHB_PTR_0_AHB_BASE_RANGE                   31:2
#define APBDMACHAN_CHANNEL_0_AHB_PTR_0_AHB_BASE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_0_AHB_PTR_0_AHB_BASE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                    _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_0_AHB_PTR_0_AHB_BASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_0_AHB_SEQ_0  
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0                  _MK_ADDR_CONST(0x14)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_RESET_VAL                        _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_RESET_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_READ_MASK                        _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_WRITE_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_INTR_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_INTR_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_0_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_INTR_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_INTR_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_INTR_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_INTR_ENB_CPU                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_INTR_ENB_COP                     _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                      30:28
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                    _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                      _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                      _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                      _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                      27:27
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BURST_SHIFT                  _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BURST_FIELD                  _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BURST_RANGE                  26:24
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BURST_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BURST_DEFAULT                        _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                       _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                       _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                       _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_DBL_BUF_SHIFT                    _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_DBL_BUF_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_0_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_DBL_BUF_RANGE                    19:19
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_DBL_BUF_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_DBL_BUF_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_WRAP_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_WRAP_FIELD                       _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_0_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_WRAP_RANGE                       18:16
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_WRAP_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_WRAP_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_WRAP_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_WRAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_WRAP_NO_WRAP                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                    _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_0_APB_PTR_0  
#define APBDMACHAN_CHANNEL_0_APB_PTR_0                  _MK_ADDR_CONST(0x18)
#define APBDMACHAN_CHANNEL_0_APB_PTR_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_0_APB_PTR_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_0_APB_PTR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_APB_PTR_0_RESET_MASK                       _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_0_APB_PTR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_APB_PTR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_APB_PTR_0_READ_MASK                        _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_0_APB_PTR_0_WRITE_MASK                       _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_0_APB_PTR_0_APB_BASE_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_0_APB_PTR_0_APB_BASE_FIELD                   _MK_FIELD_CONST(0x3ffff, APBDMACHAN_CHANNEL_0_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_0_APB_PTR_0_APB_BASE_RANGE                   19:2
#define APBDMACHAN_CHANNEL_0_APB_PTR_0_APB_BASE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_0_APB_PTR_0_APB_BASE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_APB_PTR_0_APB_BASE_DEFAULT_MASK                    _MK_MASK_CONST(0x3ffff)
#define APBDMACHAN_CHANNEL_0_APB_PTR_0_APB_BASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_0_APB_SEQ_0  
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0                  _MK_ADDR_CONST(0x1c)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_RESET_VAL                        _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_RESET_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_READ_MASK                        _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_WRITE_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_BUS_WIDTH_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_BUS_WIDTH_RANGE                      30:28
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                    _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                      _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_DATA_SWAP_SHIFT                      _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_DATA_SWAP_FIELD                      _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_DATA_SWAP_RANGE                      27:27
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_DATA_SWAP_DISABLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_DATA_SWAP_ENABLE                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_ADDR_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_ADDR_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                     _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                     _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                    _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                    _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_1_CSR_0  
#define APBDMACHAN_CHANNEL_1_CSR_0                      _MK_ADDR_CONST(0x20)
#define APBDMACHAN_CHANNEL_1_CSR_0_SECURE                       0x0
#define APBDMACHAN_CHANNEL_1_CSR_0_WORD_COUNT                   0x1
#define APBDMACHAN_CHANNEL_1_CSR_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_RESET_MASK                   _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_1_CSR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_READ_MASK                    _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_1_CSR_0_WRITE_MASK                   _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_1_CSR_0_ENB_SHIFT                    _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_1_CSR_0_ENB_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_1_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_1_CSR_0_ENB_RANGE                    31:31
#define APBDMACHAN_CHANNEL_1_CSR_0_ENB_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_1_CSR_0_ENB_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_ENB_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_1_CSR_0_ENB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_ENB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_ENB_DISABLE                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_1_CSR_0_ENB_ENABLE                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_1_CSR_0_IE_EOC_SHIFT                 _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_1_CSR_0_IE_EOC_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_1_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_1_CSR_0_IE_EOC_RANGE                 30:30
#define APBDMACHAN_CHANNEL_1_CSR_0_IE_EOC_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_1_CSR_0_IE_EOC_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_IE_EOC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_1_CSR_0_IE_EOC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_IE_EOC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_IE_EOC_DISABLE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_1_CSR_0_IE_EOC_ENABLE                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_1_CSR_0_HOLD_SHIFT                   _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_1_CSR_0_HOLD_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_1_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_1_CSR_0_HOLD_RANGE                   29:29
#define APBDMACHAN_CHANNEL_1_CSR_0_HOLD_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_1_CSR_0_HOLD_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_HOLD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_1_CSR_0_HOLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_HOLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_HOLD_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_1_CSR_0_HOLD_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_1_CSR_0_DIR_SHIFT                    _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_1_CSR_0_DIR_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_1_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_1_CSR_0_DIR_RANGE                    28:28
#define APBDMACHAN_CHANNEL_1_CSR_0_DIR_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_1_CSR_0_DIR_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_DIR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_1_CSR_0_DIR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_DIR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_DIR_AHB_WRITE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_1_CSR_0_DIR_AHB_READ                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_1_CSR_0_ONCE_SHIFT                   _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_1_CSR_0_ONCE_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_1_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_1_CSR_0_ONCE_RANGE                   27:27
#define APBDMACHAN_CHANNEL_1_CSR_0_ONCE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_1_CSR_0_ONCE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_ONCE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_1_CSR_0_ONCE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_ONCE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_ONCE_MULTIPLE_BLOCK                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_1_CSR_0_ONCE_SINGLE_BLOCK                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_1_CSR_0_TRIG_SEL_SHIFT                       _MK_SHIFT_CONST(22)
#define APBDMACHAN_CHANNEL_1_CSR_0_TRIG_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_1_CSR_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_1_CSR_0_TRIG_SEL_RANGE                       26:22
#define APBDMACHAN_CHANNEL_1_CSR_0_TRIG_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_1_CSR_0_TRIG_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_TRIG_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_1_CSR_0_TRIG_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_TRIG_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_TRIG_SEL_NA1                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_1_CSR_0_TRIG_SEL_SMP24                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_1_CSR_0_TRIG_SEL_SMP25                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_1_CSR_0_TRIG_SEL_SMP26                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_1_CSR_0_TRIG_SEL_SMP27                       _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_1_CSR_0_TRIG_SEL_XRQ_A                       _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_1_CSR_0_TRIG_SEL_XRQ_B                       _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_1_CSR_0_TRIG_SEL_TMR1                        _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_1_CSR_0_TRIG_SEL_TMR2                        _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_1_CSR_0_TRIG_SEL_APB_0                       _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_1_CSR_0_TRIG_SEL_APB_1                       _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_1_CSR_0_TRIG_SEL_APB_2                       _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_1_CSR_0_TRIG_SEL_APB_3                       _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_1_CSR_0_TRIG_SEL_APB_4                       _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_1_CSR_0_TRIG_SEL_APB_5                       _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_1_CSR_0_TRIG_SEL_APB_6                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_1_CSR_0_TRIG_SEL_APB_7                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_1_CSR_0_TRIG_SEL_APB_8                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_1_CSR_0_TRIG_SEL_APB_9                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_1_CSR_0_TRIG_SEL_APB_10                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_1_CSR_0_TRIG_SEL_APB_11                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_1_CSR_0_TRIG_SEL_APB_12                      _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_1_CSR_0_TRIG_SEL_APB_13                      _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_1_CSR_0_TRIG_SEL_APB_14                      _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_1_CSR_0_TRIG_SEL_APB_15                      _MK_ENUM_CONST(24)

#define APBDMACHAN_CHANNEL_1_CSR_0_FLOW_SHIFT                   _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_1_CSR_0_FLOW_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_1_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_1_CSR_0_FLOW_RANGE                   21:21
#define APBDMACHAN_CHANNEL_1_CSR_0_FLOW_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_1_CSR_0_FLOW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_FLOW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_1_CSR_0_FLOW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_FLOW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_FLOW_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_1_CSR_0_FLOW_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_SHIFT                        _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_FIELD                        _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_RANGE                        20:16
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_CNTR_REQ                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_APBIF_CH0                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_APBIF_CH1                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_APBIF_CH2                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_APBIF_CH3                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_HSI                  _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_NA6                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_NA7                  _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_UART_A                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_UART_B                       _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_UART_C                       _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_DTV                  _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_NA12                 _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_NA13                 _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_NA14                 _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_SL2B1                        _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_SL2B2                        _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_SL2B3                        _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_SL2B4                        _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_UART_D                       _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_UART_E                       _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_I2C                  _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_I2C2                 _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_I2C3                 _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_DVC_I2C                      _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_OWR                  _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_I2C4                 _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_SL2B5                        _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_SL2B6                        _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_NA29                 _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_NA30                 _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_NA31                 _MK_ENUM_CONST(31)

#define APBDMACHAN_CHANNEL_1_CSR_0_WCOUNT_SHIFT                 _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_1_CSR_0_WCOUNT_FIELD                 _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_1_CSR_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_1_CSR_0_WCOUNT_RANGE                 15:2
#define APBDMACHAN_CHANNEL_1_CSR_0_WCOUNT_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_1_CSR_0_WCOUNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_WCOUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_1_CSR_0_WCOUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_WCOUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_1_STA_0  
#define APBDMACHAN_CHANNEL_1_STA_0                      _MK_ADDR_CONST(0x24)
#define APBDMACHAN_CHANNEL_1_STA_0_SECURE                       0x0
#define APBDMACHAN_CHANNEL_1_STA_0_WORD_COUNT                   0x1
#define APBDMACHAN_CHANNEL_1_STA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_STA_0_RESET_MASK                   _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_1_STA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_STA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_STA_0_READ_MASK                    _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_1_STA_0_WRITE_MASK                   _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_1_STA_0_BSY_SHIFT                    _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_1_STA_0_BSY_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_1_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_1_STA_0_BSY_RANGE                    31:31
#define APBDMACHAN_CHANNEL_1_STA_0_BSY_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_1_STA_0_BSY_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_STA_0_BSY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_1_STA_0_BSY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_STA_0_BSY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_STA_0_BSY_WAIT                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_1_STA_0_BSY_ACTIVE                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_1_STA_0_ISE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_1_STA_0_ISE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_1_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_1_STA_0_ISE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_1_STA_0_ISE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_1_STA_0_ISE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_STA_0_ISE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_1_STA_0_ISE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_STA_0_ISE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_STA_0_ISE_EOC_NO_INTR                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_1_STA_0_ISE_EOC_INTR                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_1_STA_0_HALT_SHIFT                   _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_1_STA_0_HALT_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_1_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_1_STA_0_HALT_RANGE                   29:29
#define APBDMACHAN_CHANNEL_1_STA_0_HALT_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_1_STA_0_HALT_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_STA_0_HALT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_1_STA_0_HALT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_STA_0_HALT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_STA_0_HALT_NO_HALT                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_1_STA_0_HALT_HALT                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_1_STA_0_PING_PONG_STA_SHIFT                  _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_1_STA_0_PING_PONG_STA_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_1_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_1_STA_0_PING_PONG_STA_RANGE                  28:28
#define APBDMACHAN_CHANNEL_1_STA_0_PING_PONG_STA_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_1_STA_0_PING_PONG_STA_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_STA_0_PING_PONG_STA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_1_STA_0_PING_PONG_STA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_STA_0_PING_PONG_STA_PING_INTR_STA                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_1_STA_0_PING_PONG_STA_PONG_INTR_STA                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_1_STA_0_COUNT_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_1_STA_0_COUNT_FIELD                  _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_1_STA_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_1_STA_0_COUNT_RANGE                  15:2
#define APBDMACHAN_CHANNEL_1_STA_0_COUNT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_1_STA_0_COUNT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_STA_0_COUNT_DEFAULT_MASK                   _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_1_STA_0_COUNT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_STA_0_COUNT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_1_DMA_BYTE_STA_0  
#define APBDMACHAN_CHANNEL_1_DMA_BYTE_STA_0                     _MK_ADDR_CONST(0x28)
#define APBDMACHAN_CHANNEL_1_DMA_BYTE_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_1_DMA_BYTE_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_1_DMA_BYTE_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_DMA_BYTE_STA_0_RESET_MASK                  _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_1_DMA_BYTE_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_DMA_BYTE_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_DMA_BYTE_STA_0_READ_MASK                   _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_1_DMA_BYTE_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                     _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_1_DMA_BYTE_STA_0_DMA_COUNT_FIELD                     _MK_FIELD_CONST(0x3ffffff, APBDMACHAN_CHANNEL_1_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_1_DMA_BYTE_STA_0_DMA_COUNT_RANGE                     25:0
#define APBDMACHAN_CHANNEL_1_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_1_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                      _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_1_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 44 [0x2c] 

// Register APBDMACHAN_CHANNEL_1_AHB_PTR_0  
#define APBDMACHAN_CHANNEL_1_AHB_PTR_0                  _MK_ADDR_CONST(0x30)
#define APBDMACHAN_CHANNEL_1_AHB_PTR_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_1_AHB_PTR_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_1_AHB_PTR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_AHB_PTR_0_RESET_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_1_AHB_PTR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_AHB_PTR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_AHB_PTR_0_READ_MASK                        _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_1_AHB_PTR_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_1_AHB_PTR_0_AHB_BASE_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_1_AHB_PTR_0_AHB_BASE_FIELD                   _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_1_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_1_AHB_PTR_0_AHB_BASE_RANGE                   31:2
#define APBDMACHAN_CHANNEL_1_AHB_PTR_0_AHB_BASE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_1_AHB_PTR_0_AHB_BASE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                    _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_1_AHB_PTR_0_AHB_BASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_1_AHB_SEQ_0  
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0                  _MK_ADDR_CONST(0x34)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_RESET_VAL                        _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_RESET_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_READ_MASK                        _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_WRITE_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_INTR_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_INTR_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_1_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_INTR_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_INTR_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_INTR_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_INTR_ENB_CPU                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_INTR_ENB_COP                     _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                      30:28
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                    _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                      _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                      _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                      _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                      27:27
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BURST_SHIFT                  _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BURST_FIELD                  _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BURST_RANGE                  26:24
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BURST_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BURST_DEFAULT                        _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                       _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                       _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                       _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_DBL_BUF_SHIFT                    _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_DBL_BUF_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_1_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_DBL_BUF_RANGE                    19:19
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_DBL_BUF_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_DBL_BUF_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_WRAP_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_WRAP_FIELD                       _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_1_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_WRAP_RANGE                       18:16
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_WRAP_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_WRAP_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_WRAP_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_WRAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_WRAP_NO_WRAP                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                    _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_1_APB_PTR_0  
#define APBDMACHAN_CHANNEL_1_APB_PTR_0                  _MK_ADDR_CONST(0x38)
#define APBDMACHAN_CHANNEL_1_APB_PTR_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_1_APB_PTR_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_1_APB_PTR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_APB_PTR_0_RESET_MASK                       _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_1_APB_PTR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_APB_PTR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_APB_PTR_0_READ_MASK                        _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_1_APB_PTR_0_WRITE_MASK                       _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_1_APB_PTR_0_APB_BASE_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_1_APB_PTR_0_APB_BASE_FIELD                   _MK_FIELD_CONST(0x3ffff, APBDMACHAN_CHANNEL_1_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_1_APB_PTR_0_APB_BASE_RANGE                   19:2
#define APBDMACHAN_CHANNEL_1_APB_PTR_0_APB_BASE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_1_APB_PTR_0_APB_BASE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_APB_PTR_0_APB_BASE_DEFAULT_MASK                    _MK_MASK_CONST(0x3ffff)
#define APBDMACHAN_CHANNEL_1_APB_PTR_0_APB_BASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_1_APB_SEQ_0  
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0                  _MK_ADDR_CONST(0x3c)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_RESET_VAL                        _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_RESET_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_READ_MASK                        _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_WRITE_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_BUS_WIDTH_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_BUS_WIDTH_RANGE                      30:28
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                    _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                      _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_DATA_SWAP_SHIFT                      _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_DATA_SWAP_FIELD                      _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_DATA_SWAP_RANGE                      27:27
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_DATA_SWAP_DISABLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_DATA_SWAP_ENABLE                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_ADDR_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_ADDR_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                     _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                     _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                    _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                    _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_2_CSR_0  
#define APBDMACHAN_CHANNEL_2_CSR_0                      _MK_ADDR_CONST(0x40)
#define APBDMACHAN_CHANNEL_2_CSR_0_SECURE                       0x0
#define APBDMACHAN_CHANNEL_2_CSR_0_WORD_COUNT                   0x1
#define APBDMACHAN_CHANNEL_2_CSR_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_RESET_MASK                   _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_2_CSR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_READ_MASK                    _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_2_CSR_0_WRITE_MASK                   _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_2_CSR_0_ENB_SHIFT                    _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_2_CSR_0_ENB_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_2_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_2_CSR_0_ENB_RANGE                    31:31
#define APBDMACHAN_CHANNEL_2_CSR_0_ENB_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_2_CSR_0_ENB_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_ENB_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_2_CSR_0_ENB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_ENB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_ENB_DISABLE                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_2_CSR_0_ENB_ENABLE                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_2_CSR_0_IE_EOC_SHIFT                 _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_2_CSR_0_IE_EOC_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_2_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_2_CSR_0_IE_EOC_RANGE                 30:30
#define APBDMACHAN_CHANNEL_2_CSR_0_IE_EOC_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_2_CSR_0_IE_EOC_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_IE_EOC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_2_CSR_0_IE_EOC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_IE_EOC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_IE_EOC_DISABLE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_2_CSR_0_IE_EOC_ENABLE                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_2_CSR_0_HOLD_SHIFT                   _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_2_CSR_0_HOLD_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_2_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_2_CSR_0_HOLD_RANGE                   29:29
#define APBDMACHAN_CHANNEL_2_CSR_0_HOLD_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_2_CSR_0_HOLD_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_HOLD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_2_CSR_0_HOLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_HOLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_HOLD_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_2_CSR_0_HOLD_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_2_CSR_0_DIR_SHIFT                    _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_2_CSR_0_DIR_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_2_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_2_CSR_0_DIR_RANGE                    28:28
#define APBDMACHAN_CHANNEL_2_CSR_0_DIR_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_2_CSR_0_DIR_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_DIR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_2_CSR_0_DIR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_DIR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_DIR_AHB_WRITE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_2_CSR_0_DIR_AHB_READ                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_2_CSR_0_ONCE_SHIFT                   _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_2_CSR_0_ONCE_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_2_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_2_CSR_0_ONCE_RANGE                   27:27
#define APBDMACHAN_CHANNEL_2_CSR_0_ONCE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_2_CSR_0_ONCE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_ONCE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_2_CSR_0_ONCE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_ONCE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_ONCE_MULTIPLE_BLOCK                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_2_CSR_0_ONCE_SINGLE_BLOCK                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_2_CSR_0_TRIG_SEL_SHIFT                       _MK_SHIFT_CONST(22)
#define APBDMACHAN_CHANNEL_2_CSR_0_TRIG_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_2_CSR_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_2_CSR_0_TRIG_SEL_RANGE                       26:22
#define APBDMACHAN_CHANNEL_2_CSR_0_TRIG_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_2_CSR_0_TRIG_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_TRIG_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_2_CSR_0_TRIG_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_TRIG_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_TRIG_SEL_NA1                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_2_CSR_0_TRIG_SEL_SMP24                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_2_CSR_0_TRIG_SEL_SMP25                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_2_CSR_0_TRIG_SEL_SMP26                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_2_CSR_0_TRIG_SEL_SMP27                       _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_2_CSR_0_TRIG_SEL_XRQ_A                       _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_2_CSR_0_TRIG_SEL_XRQ_B                       _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_2_CSR_0_TRIG_SEL_TMR1                        _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_2_CSR_0_TRIG_SEL_TMR2                        _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_2_CSR_0_TRIG_SEL_APB_0                       _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_2_CSR_0_TRIG_SEL_APB_1                       _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_2_CSR_0_TRIG_SEL_APB_2                       _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_2_CSR_0_TRIG_SEL_APB_3                       _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_2_CSR_0_TRIG_SEL_APB_4                       _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_2_CSR_0_TRIG_SEL_APB_5                       _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_2_CSR_0_TRIG_SEL_APB_6                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_2_CSR_0_TRIG_SEL_APB_7                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_2_CSR_0_TRIG_SEL_APB_8                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_2_CSR_0_TRIG_SEL_APB_9                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_2_CSR_0_TRIG_SEL_APB_10                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_2_CSR_0_TRIG_SEL_APB_11                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_2_CSR_0_TRIG_SEL_APB_12                      _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_2_CSR_0_TRIG_SEL_APB_13                      _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_2_CSR_0_TRIG_SEL_APB_14                      _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_2_CSR_0_TRIG_SEL_APB_15                      _MK_ENUM_CONST(24)

#define APBDMACHAN_CHANNEL_2_CSR_0_FLOW_SHIFT                   _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_2_CSR_0_FLOW_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_2_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_2_CSR_0_FLOW_RANGE                   21:21
#define APBDMACHAN_CHANNEL_2_CSR_0_FLOW_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_2_CSR_0_FLOW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_FLOW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_2_CSR_0_FLOW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_FLOW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_FLOW_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_2_CSR_0_FLOW_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_SHIFT                        _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_FIELD                        _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_RANGE                        20:16
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_CNTR_REQ                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_APBIF_CH0                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_APBIF_CH1                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_APBIF_CH2                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_APBIF_CH3                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_HSI                  _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_NA6                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_NA7                  _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_UART_A                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_UART_B                       _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_UART_C                       _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_DTV                  _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_NA12                 _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_NA13                 _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_NA14                 _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_SL2B1                        _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_SL2B2                        _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_SL2B3                        _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_SL2B4                        _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_UART_D                       _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_UART_E                       _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_I2C                  _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_I2C2                 _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_I2C3                 _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_DVC_I2C                      _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_OWR                  _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_I2C4                 _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_SL2B5                        _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_SL2B6                        _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_NA29                 _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_NA30                 _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_NA31                 _MK_ENUM_CONST(31)

#define APBDMACHAN_CHANNEL_2_CSR_0_WCOUNT_SHIFT                 _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_2_CSR_0_WCOUNT_FIELD                 _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_2_CSR_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_2_CSR_0_WCOUNT_RANGE                 15:2
#define APBDMACHAN_CHANNEL_2_CSR_0_WCOUNT_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_2_CSR_0_WCOUNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_WCOUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_2_CSR_0_WCOUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_WCOUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_2_STA_0  
#define APBDMACHAN_CHANNEL_2_STA_0                      _MK_ADDR_CONST(0x44)
#define APBDMACHAN_CHANNEL_2_STA_0_SECURE                       0x0
#define APBDMACHAN_CHANNEL_2_STA_0_WORD_COUNT                   0x1
#define APBDMACHAN_CHANNEL_2_STA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_STA_0_RESET_MASK                   _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_2_STA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_STA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_STA_0_READ_MASK                    _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_2_STA_0_WRITE_MASK                   _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_2_STA_0_BSY_SHIFT                    _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_2_STA_0_BSY_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_2_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_2_STA_0_BSY_RANGE                    31:31
#define APBDMACHAN_CHANNEL_2_STA_0_BSY_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_2_STA_0_BSY_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_STA_0_BSY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_2_STA_0_BSY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_STA_0_BSY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_STA_0_BSY_WAIT                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_2_STA_0_BSY_ACTIVE                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_2_STA_0_ISE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_2_STA_0_ISE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_2_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_2_STA_0_ISE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_2_STA_0_ISE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_2_STA_0_ISE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_STA_0_ISE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_2_STA_0_ISE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_STA_0_ISE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_STA_0_ISE_EOC_NO_INTR                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_2_STA_0_ISE_EOC_INTR                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_2_STA_0_HALT_SHIFT                   _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_2_STA_0_HALT_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_2_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_2_STA_0_HALT_RANGE                   29:29
#define APBDMACHAN_CHANNEL_2_STA_0_HALT_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_2_STA_0_HALT_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_STA_0_HALT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_2_STA_0_HALT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_STA_0_HALT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_STA_0_HALT_NO_HALT                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_2_STA_0_HALT_HALT                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_2_STA_0_PING_PONG_STA_SHIFT                  _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_2_STA_0_PING_PONG_STA_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_2_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_2_STA_0_PING_PONG_STA_RANGE                  28:28
#define APBDMACHAN_CHANNEL_2_STA_0_PING_PONG_STA_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_2_STA_0_PING_PONG_STA_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_STA_0_PING_PONG_STA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_2_STA_0_PING_PONG_STA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_STA_0_PING_PONG_STA_PING_INTR_STA                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_2_STA_0_PING_PONG_STA_PONG_INTR_STA                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_2_STA_0_COUNT_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_2_STA_0_COUNT_FIELD                  _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_2_STA_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_2_STA_0_COUNT_RANGE                  15:2
#define APBDMACHAN_CHANNEL_2_STA_0_COUNT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_2_STA_0_COUNT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_STA_0_COUNT_DEFAULT_MASK                   _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_2_STA_0_COUNT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_STA_0_COUNT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_2_DMA_BYTE_STA_0  
#define APBDMACHAN_CHANNEL_2_DMA_BYTE_STA_0                     _MK_ADDR_CONST(0x48)
#define APBDMACHAN_CHANNEL_2_DMA_BYTE_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_2_DMA_BYTE_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_2_DMA_BYTE_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_DMA_BYTE_STA_0_RESET_MASK                  _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_2_DMA_BYTE_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_DMA_BYTE_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_DMA_BYTE_STA_0_READ_MASK                   _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_2_DMA_BYTE_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                     _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_2_DMA_BYTE_STA_0_DMA_COUNT_FIELD                     _MK_FIELD_CONST(0x3ffffff, APBDMACHAN_CHANNEL_2_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_2_DMA_BYTE_STA_0_DMA_COUNT_RANGE                     25:0
#define APBDMACHAN_CHANNEL_2_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_2_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                      _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_2_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 76 [0x4c] 

// Register APBDMACHAN_CHANNEL_2_AHB_PTR_0  
#define APBDMACHAN_CHANNEL_2_AHB_PTR_0                  _MK_ADDR_CONST(0x50)
#define APBDMACHAN_CHANNEL_2_AHB_PTR_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_2_AHB_PTR_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_2_AHB_PTR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_AHB_PTR_0_RESET_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_2_AHB_PTR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_AHB_PTR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_AHB_PTR_0_READ_MASK                        _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_2_AHB_PTR_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_2_AHB_PTR_0_AHB_BASE_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_2_AHB_PTR_0_AHB_BASE_FIELD                   _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_2_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_2_AHB_PTR_0_AHB_BASE_RANGE                   31:2
#define APBDMACHAN_CHANNEL_2_AHB_PTR_0_AHB_BASE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_2_AHB_PTR_0_AHB_BASE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                    _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_2_AHB_PTR_0_AHB_BASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_2_AHB_SEQ_0  
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0                  _MK_ADDR_CONST(0x54)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_RESET_VAL                        _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_RESET_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_READ_MASK                        _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_WRITE_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_INTR_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_INTR_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_2_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_INTR_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_INTR_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_INTR_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_INTR_ENB_CPU                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_INTR_ENB_COP                     _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                      30:28
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                    _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                      _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                      _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                      _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                      27:27
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BURST_SHIFT                  _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BURST_FIELD                  _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BURST_RANGE                  26:24
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BURST_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BURST_DEFAULT                        _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                       _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                       _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                       _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_DBL_BUF_SHIFT                    _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_DBL_BUF_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_2_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_DBL_BUF_RANGE                    19:19
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_DBL_BUF_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_DBL_BUF_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_WRAP_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_WRAP_FIELD                       _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_2_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_WRAP_RANGE                       18:16
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_WRAP_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_WRAP_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_WRAP_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_WRAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_WRAP_NO_WRAP                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                    _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_2_APB_PTR_0  
#define APBDMACHAN_CHANNEL_2_APB_PTR_0                  _MK_ADDR_CONST(0x58)
#define APBDMACHAN_CHANNEL_2_APB_PTR_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_2_APB_PTR_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_2_APB_PTR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_APB_PTR_0_RESET_MASK                       _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_2_APB_PTR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_APB_PTR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_APB_PTR_0_READ_MASK                        _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_2_APB_PTR_0_WRITE_MASK                       _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_2_APB_PTR_0_APB_BASE_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_2_APB_PTR_0_APB_BASE_FIELD                   _MK_FIELD_CONST(0x3ffff, APBDMACHAN_CHANNEL_2_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_2_APB_PTR_0_APB_BASE_RANGE                   19:2
#define APBDMACHAN_CHANNEL_2_APB_PTR_0_APB_BASE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_2_APB_PTR_0_APB_BASE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_APB_PTR_0_APB_BASE_DEFAULT_MASK                    _MK_MASK_CONST(0x3ffff)
#define APBDMACHAN_CHANNEL_2_APB_PTR_0_APB_BASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_2_APB_SEQ_0  
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0                  _MK_ADDR_CONST(0x5c)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_RESET_VAL                        _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_RESET_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_READ_MASK                        _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_WRITE_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_BUS_WIDTH_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_BUS_WIDTH_RANGE                      30:28
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                    _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                      _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_DATA_SWAP_SHIFT                      _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_DATA_SWAP_FIELD                      _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_DATA_SWAP_RANGE                      27:27
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_DATA_SWAP_DISABLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_DATA_SWAP_ENABLE                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_ADDR_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_ADDR_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                     _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                     _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                    _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                    _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_3_CSR_0  
#define APBDMACHAN_CHANNEL_3_CSR_0                      _MK_ADDR_CONST(0x60)
#define APBDMACHAN_CHANNEL_3_CSR_0_SECURE                       0x0
#define APBDMACHAN_CHANNEL_3_CSR_0_WORD_COUNT                   0x1
#define APBDMACHAN_CHANNEL_3_CSR_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_RESET_MASK                   _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_3_CSR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_READ_MASK                    _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_3_CSR_0_WRITE_MASK                   _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_3_CSR_0_ENB_SHIFT                    _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_3_CSR_0_ENB_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_3_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_3_CSR_0_ENB_RANGE                    31:31
#define APBDMACHAN_CHANNEL_3_CSR_0_ENB_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_3_CSR_0_ENB_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_ENB_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_3_CSR_0_ENB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_ENB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_ENB_DISABLE                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_3_CSR_0_ENB_ENABLE                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_3_CSR_0_IE_EOC_SHIFT                 _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_3_CSR_0_IE_EOC_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_3_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_3_CSR_0_IE_EOC_RANGE                 30:30
#define APBDMACHAN_CHANNEL_3_CSR_0_IE_EOC_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_3_CSR_0_IE_EOC_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_IE_EOC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_3_CSR_0_IE_EOC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_IE_EOC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_IE_EOC_DISABLE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_3_CSR_0_IE_EOC_ENABLE                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_3_CSR_0_HOLD_SHIFT                   _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_3_CSR_0_HOLD_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_3_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_3_CSR_0_HOLD_RANGE                   29:29
#define APBDMACHAN_CHANNEL_3_CSR_0_HOLD_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_3_CSR_0_HOLD_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_HOLD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_3_CSR_0_HOLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_HOLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_HOLD_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_3_CSR_0_HOLD_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_3_CSR_0_DIR_SHIFT                    _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_3_CSR_0_DIR_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_3_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_3_CSR_0_DIR_RANGE                    28:28
#define APBDMACHAN_CHANNEL_3_CSR_0_DIR_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_3_CSR_0_DIR_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_DIR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_3_CSR_0_DIR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_DIR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_DIR_AHB_WRITE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_3_CSR_0_DIR_AHB_READ                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_3_CSR_0_ONCE_SHIFT                   _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_3_CSR_0_ONCE_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_3_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_3_CSR_0_ONCE_RANGE                   27:27
#define APBDMACHAN_CHANNEL_3_CSR_0_ONCE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_3_CSR_0_ONCE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_ONCE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_3_CSR_0_ONCE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_ONCE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_ONCE_MULTIPLE_BLOCK                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_3_CSR_0_ONCE_SINGLE_BLOCK                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_3_CSR_0_TRIG_SEL_SHIFT                       _MK_SHIFT_CONST(22)
#define APBDMACHAN_CHANNEL_3_CSR_0_TRIG_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_3_CSR_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_3_CSR_0_TRIG_SEL_RANGE                       26:22
#define APBDMACHAN_CHANNEL_3_CSR_0_TRIG_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_3_CSR_0_TRIG_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_TRIG_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_3_CSR_0_TRIG_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_TRIG_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_TRIG_SEL_NA1                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_3_CSR_0_TRIG_SEL_SMP24                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_3_CSR_0_TRIG_SEL_SMP25                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_3_CSR_0_TRIG_SEL_SMP26                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_3_CSR_0_TRIG_SEL_SMP27                       _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_3_CSR_0_TRIG_SEL_XRQ_A                       _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_3_CSR_0_TRIG_SEL_XRQ_B                       _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_3_CSR_0_TRIG_SEL_TMR1                        _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_3_CSR_0_TRIG_SEL_TMR2                        _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_3_CSR_0_TRIG_SEL_APB_0                       _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_3_CSR_0_TRIG_SEL_APB_1                       _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_3_CSR_0_TRIG_SEL_APB_2                       _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_3_CSR_0_TRIG_SEL_APB_3                       _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_3_CSR_0_TRIG_SEL_APB_4                       _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_3_CSR_0_TRIG_SEL_APB_5                       _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_3_CSR_0_TRIG_SEL_APB_6                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_3_CSR_0_TRIG_SEL_APB_7                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_3_CSR_0_TRIG_SEL_APB_8                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_3_CSR_0_TRIG_SEL_APB_9                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_3_CSR_0_TRIG_SEL_APB_10                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_3_CSR_0_TRIG_SEL_APB_11                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_3_CSR_0_TRIG_SEL_APB_12                      _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_3_CSR_0_TRIG_SEL_APB_13                      _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_3_CSR_0_TRIG_SEL_APB_14                      _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_3_CSR_0_TRIG_SEL_APB_15                      _MK_ENUM_CONST(24)

#define APBDMACHAN_CHANNEL_3_CSR_0_FLOW_SHIFT                   _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_3_CSR_0_FLOW_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_3_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_3_CSR_0_FLOW_RANGE                   21:21
#define APBDMACHAN_CHANNEL_3_CSR_0_FLOW_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_3_CSR_0_FLOW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_FLOW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_3_CSR_0_FLOW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_FLOW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_FLOW_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_3_CSR_0_FLOW_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_SHIFT                        _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_FIELD                        _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_RANGE                        20:16
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_CNTR_REQ                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_APBIF_CH0                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_APBIF_CH1                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_APBIF_CH2                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_APBIF_CH3                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_HSI                  _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_NA6                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_NA7                  _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_UART_A                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_UART_B                       _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_UART_C                       _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_DTV                  _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_NA12                 _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_NA13                 _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_NA14                 _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_SL2B1                        _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_SL2B2                        _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_SL2B3                        _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_SL2B4                        _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_UART_D                       _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_UART_E                       _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_I2C                  _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_I2C2                 _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_I2C3                 _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_DVC_I2C                      _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_OWR                  _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_I2C4                 _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_SL2B5                        _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_SL2B6                        _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_NA29                 _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_NA30                 _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_NA31                 _MK_ENUM_CONST(31)

#define APBDMACHAN_CHANNEL_3_CSR_0_WCOUNT_SHIFT                 _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_3_CSR_0_WCOUNT_FIELD                 _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_3_CSR_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_3_CSR_0_WCOUNT_RANGE                 15:2
#define APBDMACHAN_CHANNEL_3_CSR_0_WCOUNT_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_3_CSR_0_WCOUNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_WCOUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_3_CSR_0_WCOUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_WCOUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_3_STA_0  
#define APBDMACHAN_CHANNEL_3_STA_0                      _MK_ADDR_CONST(0x64)
#define APBDMACHAN_CHANNEL_3_STA_0_SECURE                       0x0
#define APBDMACHAN_CHANNEL_3_STA_0_WORD_COUNT                   0x1
#define APBDMACHAN_CHANNEL_3_STA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_STA_0_RESET_MASK                   _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_3_STA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_STA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_STA_0_READ_MASK                    _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_3_STA_0_WRITE_MASK                   _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_3_STA_0_BSY_SHIFT                    _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_3_STA_0_BSY_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_3_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_3_STA_0_BSY_RANGE                    31:31
#define APBDMACHAN_CHANNEL_3_STA_0_BSY_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_3_STA_0_BSY_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_STA_0_BSY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_3_STA_0_BSY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_STA_0_BSY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_STA_0_BSY_WAIT                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_3_STA_0_BSY_ACTIVE                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_3_STA_0_ISE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_3_STA_0_ISE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_3_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_3_STA_0_ISE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_3_STA_0_ISE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_3_STA_0_ISE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_STA_0_ISE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_3_STA_0_ISE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_STA_0_ISE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_STA_0_ISE_EOC_NO_INTR                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_3_STA_0_ISE_EOC_INTR                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_3_STA_0_HALT_SHIFT                   _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_3_STA_0_HALT_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_3_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_3_STA_0_HALT_RANGE                   29:29
#define APBDMACHAN_CHANNEL_3_STA_0_HALT_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_3_STA_0_HALT_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_STA_0_HALT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_3_STA_0_HALT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_STA_0_HALT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_STA_0_HALT_NO_HALT                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_3_STA_0_HALT_HALT                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_3_STA_0_PING_PONG_STA_SHIFT                  _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_3_STA_0_PING_PONG_STA_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_3_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_3_STA_0_PING_PONG_STA_RANGE                  28:28
#define APBDMACHAN_CHANNEL_3_STA_0_PING_PONG_STA_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_3_STA_0_PING_PONG_STA_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_STA_0_PING_PONG_STA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_3_STA_0_PING_PONG_STA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_STA_0_PING_PONG_STA_PING_INTR_STA                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_3_STA_0_PING_PONG_STA_PONG_INTR_STA                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_3_STA_0_COUNT_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_3_STA_0_COUNT_FIELD                  _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_3_STA_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_3_STA_0_COUNT_RANGE                  15:2
#define APBDMACHAN_CHANNEL_3_STA_0_COUNT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_3_STA_0_COUNT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_STA_0_COUNT_DEFAULT_MASK                   _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_3_STA_0_COUNT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_STA_0_COUNT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_3_DMA_BYTE_STA_0  
#define APBDMACHAN_CHANNEL_3_DMA_BYTE_STA_0                     _MK_ADDR_CONST(0x68)
#define APBDMACHAN_CHANNEL_3_DMA_BYTE_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_3_DMA_BYTE_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_3_DMA_BYTE_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_DMA_BYTE_STA_0_RESET_MASK                  _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_3_DMA_BYTE_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_DMA_BYTE_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_DMA_BYTE_STA_0_READ_MASK                   _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_3_DMA_BYTE_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                     _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_3_DMA_BYTE_STA_0_DMA_COUNT_FIELD                     _MK_FIELD_CONST(0x3ffffff, APBDMACHAN_CHANNEL_3_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_3_DMA_BYTE_STA_0_DMA_COUNT_RANGE                     25:0
#define APBDMACHAN_CHANNEL_3_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_3_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                      _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_3_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 108 [0x6c] 

// Register APBDMACHAN_CHANNEL_3_AHB_PTR_0  
#define APBDMACHAN_CHANNEL_3_AHB_PTR_0                  _MK_ADDR_CONST(0x70)
#define APBDMACHAN_CHANNEL_3_AHB_PTR_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_3_AHB_PTR_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_3_AHB_PTR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_AHB_PTR_0_RESET_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_3_AHB_PTR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_AHB_PTR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_AHB_PTR_0_READ_MASK                        _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_3_AHB_PTR_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_3_AHB_PTR_0_AHB_BASE_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_3_AHB_PTR_0_AHB_BASE_FIELD                   _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_3_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_3_AHB_PTR_0_AHB_BASE_RANGE                   31:2
#define APBDMACHAN_CHANNEL_3_AHB_PTR_0_AHB_BASE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_3_AHB_PTR_0_AHB_BASE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                    _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_3_AHB_PTR_0_AHB_BASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_3_AHB_SEQ_0  
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0                  _MK_ADDR_CONST(0x74)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_RESET_VAL                        _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_RESET_MASK                       _MK_MASK_CONST(0xff070000)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_READ_MASK                        _MK_MASK_CONST(0xff070000)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_WRITE_MASK                       _MK_MASK_CONST(0xff070000)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_INTR_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_INTR_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_3_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_INTR_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_INTR_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_INTR_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_INTR_ENB_CPU                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_INTR_ENB_COP                     _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                      30:28
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                    _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                      _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                      _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                      _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                      27:27
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BURST_SHIFT                  _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BURST_FIELD                  _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BURST_RANGE                  26:24
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BURST_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BURST_DEFAULT                        _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                       _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                       _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                       _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_WRAP_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_WRAP_FIELD                       _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_3_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_WRAP_RANGE                       18:16
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_WRAP_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_WRAP_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_WRAP_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_WRAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_WRAP_NO_WRAP                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                    _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_3_APB_PTR_0  
#define APBDMACHAN_CHANNEL_3_APB_PTR_0                  _MK_ADDR_CONST(0x78)
#define APBDMACHAN_CHANNEL_3_APB_PTR_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_3_APB_PTR_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_3_APB_PTR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_APB_PTR_0_RESET_MASK                       _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_3_APB_PTR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_APB_PTR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_APB_PTR_0_READ_MASK                        _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_3_APB_PTR_0_WRITE_MASK                       _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_3_APB_PTR_0_APB_BASE_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_3_APB_PTR_0_APB_BASE_FIELD                   _MK_FIELD_CONST(0x3ffff, APBDMACHAN_CHANNEL_3_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_3_APB_PTR_0_APB_BASE_RANGE                   19:2
#define APBDMACHAN_CHANNEL_3_APB_PTR_0_APB_BASE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_3_APB_PTR_0_APB_BASE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_APB_PTR_0_APB_BASE_DEFAULT_MASK                    _MK_MASK_CONST(0x3ffff)
#define APBDMACHAN_CHANNEL_3_APB_PTR_0_APB_BASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_3_APB_SEQ_0  
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0                  _MK_ADDR_CONST(0x7c)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_RESET_VAL                        _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_RESET_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_READ_MASK                        _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_WRITE_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_BUS_WIDTH_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_BUS_WIDTH_RANGE                      30:28
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                    _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                      _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_DATA_SWAP_SHIFT                      _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_DATA_SWAP_FIELD                      _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_DATA_SWAP_RANGE                      27:27
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_DATA_SWAP_DISABLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_DATA_SWAP_ENABLE                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_ADDR_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_ADDR_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                     _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                     _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                    _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                    _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_4_CSR_0  
#define APBDMACHAN_CHANNEL_4_CSR_0                      _MK_ADDR_CONST(0x80)
#define APBDMACHAN_CHANNEL_4_CSR_0_SECURE                       0x0
#define APBDMACHAN_CHANNEL_4_CSR_0_WORD_COUNT                   0x1
#define APBDMACHAN_CHANNEL_4_CSR_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_RESET_MASK                   _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_4_CSR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_READ_MASK                    _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_4_CSR_0_WRITE_MASK                   _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_4_CSR_0_ENB_SHIFT                    _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_4_CSR_0_ENB_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_4_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_4_CSR_0_ENB_RANGE                    31:31
#define APBDMACHAN_CHANNEL_4_CSR_0_ENB_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_4_CSR_0_ENB_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_ENB_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_4_CSR_0_ENB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_ENB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_ENB_DISABLE                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_4_CSR_0_ENB_ENABLE                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_4_CSR_0_IE_EOC_SHIFT                 _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_4_CSR_0_IE_EOC_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_4_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_4_CSR_0_IE_EOC_RANGE                 30:30
#define APBDMACHAN_CHANNEL_4_CSR_0_IE_EOC_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_4_CSR_0_IE_EOC_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_IE_EOC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_4_CSR_0_IE_EOC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_IE_EOC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_IE_EOC_DISABLE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_4_CSR_0_IE_EOC_ENABLE                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_4_CSR_0_HOLD_SHIFT                   _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_4_CSR_0_HOLD_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_4_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_4_CSR_0_HOLD_RANGE                   29:29
#define APBDMACHAN_CHANNEL_4_CSR_0_HOLD_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_4_CSR_0_HOLD_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_HOLD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_4_CSR_0_HOLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_HOLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_HOLD_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_4_CSR_0_HOLD_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_4_CSR_0_DIR_SHIFT                    _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_4_CSR_0_DIR_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_4_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_4_CSR_0_DIR_RANGE                    28:28
#define APBDMACHAN_CHANNEL_4_CSR_0_DIR_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_4_CSR_0_DIR_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_DIR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_4_CSR_0_DIR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_DIR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_DIR_AHB_WRITE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_4_CSR_0_DIR_AHB_READ                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_4_CSR_0_ONCE_SHIFT                   _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_4_CSR_0_ONCE_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_4_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_4_CSR_0_ONCE_RANGE                   27:27
#define APBDMACHAN_CHANNEL_4_CSR_0_ONCE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_4_CSR_0_ONCE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_ONCE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_4_CSR_0_ONCE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_ONCE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_ONCE_MULTIPLE_BLOCK                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_4_CSR_0_ONCE_SINGLE_BLOCK                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_4_CSR_0_TRIG_SEL_SHIFT                       _MK_SHIFT_CONST(22)
#define APBDMACHAN_CHANNEL_4_CSR_0_TRIG_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_4_CSR_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_4_CSR_0_TRIG_SEL_RANGE                       26:22
#define APBDMACHAN_CHANNEL_4_CSR_0_TRIG_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_4_CSR_0_TRIG_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_TRIG_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_4_CSR_0_TRIG_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_TRIG_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_TRIG_SEL_NA1                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_4_CSR_0_TRIG_SEL_SMP24                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_4_CSR_0_TRIG_SEL_SMP25                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_4_CSR_0_TRIG_SEL_SMP26                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_4_CSR_0_TRIG_SEL_SMP27                       _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_4_CSR_0_TRIG_SEL_XRQ_A                       _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_4_CSR_0_TRIG_SEL_XRQ_B                       _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_4_CSR_0_TRIG_SEL_TMR1                        _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_4_CSR_0_TRIG_SEL_TMR2                        _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_4_CSR_0_TRIG_SEL_APB_0                       _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_4_CSR_0_TRIG_SEL_APB_1                       _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_4_CSR_0_TRIG_SEL_APB_2                       _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_4_CSR_0_TRIG_SEL_APB_3                       _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_4_CSR_0_TRIG_SEL_APB_4                       _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_4_CSR_0_TRIG_SEL_APB_5                       _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_4_CSR_0_TRIG_SEL_APB_6                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_4_CSR_0_TRIG_SEL_APB_7                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_4_CSR_0_TRIG_SEL_APB_8                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_4_CSR_0_TRIG_SEL_APB_9                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_4_CSR_0_TRIG_SEL_APB_10                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_4_CSR_0_TRIG_SEL_APB_11                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_4_CSR_0_TRIG_SEL_APB_12                      _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_4_CSR_0_TRIG_SEL_APB_13                      _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_4_CSR_0_TRIG_SEL_APB_14                      _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_4_CSR_0_TRIG_SEL_APB_15                      _MK_ENUM_CONST(24)

#define APBDMACHAN_CHANNEL_4_CSR_0_FLOW_SHIFT                   _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_4_CSR_0_FLOW_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_4_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_4_CSR_0_FLOW_RANGE                   21:21
#define APBDMACHAN_CHANNEL_4_CSR_0_FLOW_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_4_CSR_0_FLOW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_FLOW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_4_CSR_0_FLOW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_FLOW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_FLOW_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_4_CSR_0_FLOW_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_SHIFT                        _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_FIELD                        _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_RANGE                        20:16
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_CNTR_REQ                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_APBIF_CH0                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_APBIF_CH1                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_APBIF_CH2                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_APBIF_CH3                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_HSI                  _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_NA6                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_NA7                  _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_UART_A                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_UART_B                       _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_UART_C                       _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_DTV                  _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_NA12                 _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_NA13                 _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_NA14                 _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_SL2B1                        _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_SL2B2                        _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_SL2B3                        _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_SL2B4                        _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_UART_D                       _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_UART_E                       _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_I2C                  _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_I2C2                 _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_I2C3                 _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_DVC_I2C                      _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_OWR                  _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_I2C4                 _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_SL2B5                        _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_SL2B6                        _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_NA29                 _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_NA30                 _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_NA31                 _MK_ENUM_CONST(31)

#define APBDMACHAN_CHANNEL_4_CSR_0_WCOUNT_SHIFT                 _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_4_CSR_0_WCOUNT_FIELD                 _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_4_CSR_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_4_CSR_0_WCOUNT_RANGE                 15:2
#define APBDMACHAN_CHANNEL_4_CSR_0_WCOUNT_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_4_CSR_0_WCOUNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_WCOUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_4_CSR_0_WCOUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_WCOUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_4_STA_0  
#define APBDMACHAN_CHANNEL_4_STA_0                      _MK_ADDR_CONST(0x84)
#define APBDMACHAN_CHANNEL_4_STA_0_SECURE                       0x0
#define APBDMACHAN_CHANNEL_4_STA_0_WORD_COUNT                   0x1
#define APBDMACHAN_CHANNEL_4_STA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_STA_0_RESET_MASK                   _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_4_STA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_STA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_STA_0_READ_MASK                    _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_4_STA_0_WRITE_MASK                   _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_4_STA_0_BSY_SHIFT                    _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_4_STA_0_BSY_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_4_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_4_STA_0_BSY_RANGE                    31:31
#define APBDMACHAN_CHANNEL_4_STA_0_BSY_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_4_STA_0_BSY_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_STA_0_BSY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_4_STA_0_BSY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_STA_0_BSY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_STA_0_BSY_WAIT                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_4_STA_0_BSY_ACTIVE                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_4_STA_0_ISE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_4_STA_0_ISE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_4_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_4_STA_0_ISE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_4_STA_0_ISE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_4_STA_0_ISE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_STA_0_ISE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_4_STA_0_ISE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_STA_0_ISE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_STA_0_ISE_EOC_NO_INTR                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_4_STA_0_ISE_EOC_INTR                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_4_STA_0_HALT_SHIFT                   _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_4_STA_0_HALT_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_4_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_4_STA_0_HALT_RANGE                   29:29
#define APBDMACHAN_CHANNEL_4_STA_0_HALT_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_4_STA_0_HALT_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_STA_0_HALT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_4_STA_0_HALT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_STA_0_HALT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_STA_0_HALT_NO_HALT                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_4_STA_0_HALT_HALT                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_4_STA_0_PING_PONG_STA_SHIFT                  _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_4_STA_0_PING_PONG_STA_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_4_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_4_STA_0_PING_PONG_STA_RANGE                  28:28
#define APBDMACHAN_CHANNEL_4_STA_0_PING_PONG_STA_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_4_STA_0_PING_PONG_STA_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_STA_0_PING_PONG_STA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_4_STA_0_PING_PONG_STA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_STA_0_PING_PONG_STA_PING_INTR_STA                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_4_STA_0_PING_PONG_STA_PONG_INTR_STA                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_4_STA_0_COUNT_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_4_STA_0_COUNT_FIELD                  _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_4_STA_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_4_STA_0_COUNT_RANGE                  15:2
#define APBDMACHAN_CHANNEL_4_STA_0_COUNT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_4_STA_0_COUNT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_STA_0_COUNT_DEFAULT_MASK                   _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_4_STA_0_COUNT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_STA_0_COUNT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_4_DMA_BYTE_STA_0  
#define APBDMACHAN_CHANNEL_4_DMA_BYTE_STA_0                     _MK_ADDR_CONST(0x88)
#define APBDMACHAN_CHANNEL_4_DMA_BYTE_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_4_DMA_BYTE_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_4_DMA_BYTE_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_DMA_BYTE_STA_0_RESET_MASK                  _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_4_DMA_BYTE_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_DMA_BYTE_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_DMA_BYTE_STA_0_READ_MASK                   _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_4_DMA_BYTE_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                     _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_4_DMA_BYTE_STA_0_DMA_COUNT_FIELD                     _MK_FIELD_CONST(0x3ffffff, APBDMACHAN_CHANNEL_4_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_4_DMA_BYTE_STA_0_DMA_COUNT_RANGE                     25:0
#define APBDMACHAN_CHANNEL_4_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_4_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                      _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_4_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 140 [0x8c] 

// Register APBDMACHAN_CHANNEL_4_AHB_PTR_0  
#define APBDMACHAN_CHANNEL_4_AHB_PTR_0                  _MK_ADDR_CONST(0x90)
#define APBDMACHAN_CHANNEL_4_AHB_PTR_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_4_AHB_PTR_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_4_AHB_PTR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_AHB_PTR_0_RESET_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_4_AHB_PTR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_AHB_PTR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_AHB_PTR_0_READ_MASK                        _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_4_AHB_PTR_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_4_AHB_PTR_0_AHB_BASE_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_4_AHB_PTR_0_AHB_BASE_FIELD                   _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_4_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_4_AHB_PTR_0_AHB_BASE_RANGE                   31:2
#define APBDMACHAN_CHANNEL_4_AHB_PTR_0_AHB_BASE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_4_AHB_PTR_0_AHB_BASE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                    _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_4_AHB_PTR_0_AHB_BASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_4_AHB_SEQ_0  
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0                  _MK_ADDR_CONST(0x94)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_RESET_VAL                        _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_RESET_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_READ_MASK                        _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_WRITE_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_INTR_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_INTR_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_4_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_INTR_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_INTR_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_INTR_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_INTR_ENB_CPU                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_INTR_ENB_COP                     _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                      30:28
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                    _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                      _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                      _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                      _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                      27:27
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BURST_SHIFT                  _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BURST_FIELD                  _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BURST_RANGE                  26:24
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BURST_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BURST_DEFAULT                        _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                       _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                       _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                       _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_DBL_BUF_SHIFT                    _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_DBL_BUF_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_4_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_DBL_BUF_RANGE                    19:19
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_DBL_BUF_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_DBL_BUF_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_WRAP_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_WRAP_FIELD                       _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_4_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_WRAP_RANGE                       18:16
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_WRAP_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_WRAP_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_WRAP_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_WRAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_WRAP_NO_WRAP                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                    _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_4_APB_PTR_0  
#define APBDMACHAN_CHANNEL_4_APB_PTR_0                  _MK_ADDR_CONST(0x98)
#define APBDMACHAN_CHANNEL_4_APB_PTR_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_4_APB_PTR_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_4_APB_PTR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_APB_PTR_0_RESET_MASK                       _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_4_APB_PTR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_APB_PTR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_APB_PTR_0_READ_MASK                        _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_4_APB_PTR_0_WRITE_MASK                       _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_4_APB_PTR_0_APB_BASE_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_4_APB_PTR_0_APB_BASE_FIELD                   _MK_FIELD_CONST(0x3ffff, APBDMACHAN_CHANNEL_4_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_4_APB_PTR_0_APB_BASE_RANGE                   19:2
#define APBDMACHAN_CHANNEL_4_APB_PTR_0_APB_BASE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_4_APB_PTR_0_APB_BASE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_APB_PTR_0_APB_BASE_DEFAULT_MASK                    _MK_MASK_CONST(0x3ffff)
#define APBDMACHAN_CHANNEL_4_APB_PTR_0_APB_BASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_4_APB_SEQ_0  
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0                  _MK_ADDR_CONST(0x9c)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_RESET_VAL                        _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_RESET_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_READ_MASK                        _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_WRITE_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_BUS_WIDTH_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_BUS_WIDTH_RANGE                      30:28
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                    _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                      _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_DATA_SWAP_SHIFT                      _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_DATA_SWAP_FIELD                      _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_DATA_SWAP_RANGE                      27:27
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_DATA_SWAP_DISABLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_DATA_SWAP_ENABLE                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_ADDR_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_ADDR_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                     _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                     _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                    _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                    _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_5_CSR_0  
#define APBDMACHAN_CHANNEL_5_CSR_0                      _MK_ADDR_CONST(0xa0)
#define APBDMACHAN_CHANNEL_5_CSR_0_SECURE                       0x0
#define APBDMACHAN_CHANNEL_5_CSR_0_WORD_COUNT                   0x1
#define APBDMACHAN_CHANNEL_5_CSR_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_RESET_MASK                   _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_5_CSR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_READ_MASK                    _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_5_CSR_0_WRITE_MASK                   _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_5_CSR_0_ENB_SHIFT                    _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_5_CSR_0_ENB_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_5_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_5_CSR_0_ENB_RANGE                    31:31
#define APBDMACHAN_CHANNEL_5_CSR_0_ENB_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_5_CSR_0_ENB_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_ENB_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_5_CSR_0_ENB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_ENB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_ENB_DISABLE                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_5_CSR_0_ENB_ENABLE                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_5_CSR_0_IE_EOC_SHIFT                 _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_5_CSR_0_IE_EOC_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_5_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_5_CSR_0_IE_EOC_RANGE                 30:30
#define APBDMACHAN_CHANNEL_5_CSR_0_IE_EOC_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_5_CSR_0_IE_EOC_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_IE_EOC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_5_CSR_0_IE_EOC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_IE_EOC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_IE_EOC_DISABLE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_5_CSR_0_IE_EOC_ENABLE                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_5_CSR_0_HOLD_SHIFT                   _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_5_CSR_0_HOLD_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_5_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_5_CSR_0_HOLD_RANGE                   29:29
#define APBDMACHAN_CHANNEL_5_CSR_0_HOLD_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_5_CSR_0_HOLD_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_HOLD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_5_CSR_0_HOLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_HOLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_HOLD_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_5_CSR_0_HOLD_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_5_CSR_0_DIR_SHIFT                    _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_5_CSR_0_DIR_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_5_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_5_CSR_0_DIR_RANGE                    28:28
#define APBDMACHAN_CHANNEL_5_CSR_0_DIR_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_5_CSR_0_DIR_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_DIR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_5_CSR_0_DIR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_DIR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_DIR_AHB_WRITE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_5_CSR_0_DIR_AHB_READ                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_5_CSR_0_ONCE_SHIFT                   _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_5_CSR_0_ONCE_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_5_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_5_CSR_0_ONCE_RANGE                   27:27
#define APBDMACHAN_CHANNEL_5_CSR_0_ONCE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_5_CSR_0_ONCE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_ONCE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_5_CSR_0_ONCE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_ONCE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_ONCE_MULTIPLE_BLOCK                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_5_CSR_0_ONCE_SINGLE_BLOCK                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_5_CSR_0_TRIG_SEL_SHIFT                       _MK_SHIFT_CONST(22)
#define APBDMACHAN_CHANNEL_5_CSR_0_TRIG_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_5_CSR_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_5_CSR_0_TRIG_SEL_RANGE                       26:22
#define APBDMACHAN_CHANNEL_5_CSR_0_TRIG_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_5_CSR_0_TRIG_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_TRIG_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_5_CSR_0_TRIG_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_TRIG_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_TRIG_SEL_NA1                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_5_CSR_0_TRIG_SEL_SMP24                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_5_CSR_0_TRIG_SEL_SMP25                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_5_CSR_0_TRIG_SEL_SMP26                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_5_CSR_0_TRIG_SEL_SMP27                       _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_5_CSR_0_TRIG_SEL_XRQ_A                       _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_5_CSR_0_TRIG_SEL_XRQ_B                       _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_5_CSR_0_TRIG_SEL_TMR1                        _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_5_CSR_0_TRIG_SEL_TMR2                        _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_5_CSR_0_TRIG_SEL_APB_0                       _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_5_CSR_0_TRIG_SEL_APB_1                       _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_5_CSR_0_TRIG_SEL_APB_2                       _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_5_CSR_0_TRIG_SEL_APB_3                       _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_5_CSR_0_TRIG_SEL_APB_4                       _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_5_CSR_0_TRIG_SEL_APB_5                       _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_5_CSR_0_TRIG_SEL_APB_6                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_5_CSR_0_TRIG_SEL_APB_7                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_5_CSR_0_TRIG_SEL_APB_8                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_5_CSR_0_TRIG_SEL_APB_9                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_5_CSR_0_TRIG_SEL_APB_10                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_5_CSR_0_TRIG_SEL_APB_11                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_5_CSR_0_TRIG_SEL_APB_12                      _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_5_CSR_0_TRIG_SEL_APB_13                      _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_5_CSR_0_TRIG_SEL_APB_14                      _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_5_CSR_0_TRIG_SEL_APB_15                      _MK_ENUM_CONST(24)

#define APBDMACHAN_CHANNEL_5_CSR_0_FLOW_SHIFT                   _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_5_CSR_0_FLOW_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_5_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_5_CSR_0_FLOW_RANGE                   21:21
#define APBDMACHAN_CHANNEL_5_CSR_0_FLOW_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_5_CSR_0_FLOW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_FLOW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_5_CSR_0_FLOW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_FLOW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_FLOW_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_5_CSR_0_FLOW_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_SHIFT                        _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_FIELD                        _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_RANGE                        20:16
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_CNTR_REQ                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_APBIF_CH0                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_APBIF_CH1                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_APBIF_CH2                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_APBIF_CH3                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_HSI                  _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_NA6                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_NA7                  _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_UART_A                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_UART_B                       _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_UART_C                       _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_DTV                  _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_NA12                 _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_NA13                 _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_NA14                 _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_SL2B1                        _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_SL2B2                        _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_SL2B3                        _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_SL2B4                        _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_UART_D                       _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_UART_E                       _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_I2C                  _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_I2C2                 _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_I2C3                 _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_DVC_I2C                      _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_OWR                  _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_I2C4                 _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_SL2B5                        _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_SL2B6                        _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_NA29                 _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_NA30                 _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_NA31                 _MK_ENUM_CONST(31)

#define APBDMACHAN_CHANNEL_5_CSR_0_WCOUNT_SHIFT                 _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_5_CSR_0_WCOUNT_FIELD                 _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_5_CSR_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_5_CSR_0_WCOUNT_RANGE                 15:2
#define APBDMACHAN_CHANNEL_5_CSR_0_WCOUNT_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_5_CSR_0_WCOUNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_WCOUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_5_CSR_0_WCOUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_WCOUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_5_STA_0  
#define APBDMACHAN_CHANNEL_5_STA_0                      _MK_ADDR_CONST(0xa4)
#define APBDMACHAN_CHANNEL_5_STA_0_SECURE                       0x0
#define APBDMACHAN_CHANNEL_5_STA_0_WORD_COUNT                   0x1
#define APBDMACHAN_CHANNEL_5_STA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_STA_0_RESET_MASK                   _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_5_STA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_STA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_STA_0_READ_MASK                    _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_5_STA_0_WRITE_MASK                   _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_5_STA_0_BSY_SHIFT                    _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_5_STA_0_BSY_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_5_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_5_STA_0_BSY_RANGE                    31:31
#define APBDMACHAN_CHANNEL_5_STA_0_BSY_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_5_STA_0_BSY_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_STA_0_BSY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_5_STA_0_BSY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_STA_0_BSY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_STA_0_BSY_WAIT                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_5_STA_0_BSY_ACTIVE                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_5_STA_0_ISE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_5_STA_0_ISE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_5_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_5_STA_0_ISE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_5_STA_0_ISE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_5_STA_0_ISE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_STA_0_ISE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_5_STA_0_ISE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_STA_0_ISE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_STA_0_ISE_EOC_NO_INTR                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_5_STA_0_ISE_EOC_INTR                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_5_STA_0_HALT_SHIFT                   _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_5_STA_0_HALT_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_5_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_5_STA_0_HALT_RANGE                   29:29
#define APBDMACHAN_CHANNEL_5_STA_0_HALT_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_5_STA_0_HALT_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_STA_0_HALT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_5_STA_0_HALT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_STA_0_HALT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_STA_0_HALT_NO_HALT                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_5_STA_0_HALT_HALT                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_5_STA_0_PING_PONG_STA_SHIFT                  _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_5_STA_0_PING_PONG_STA_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_5_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_5_STA_0_PING_PONG_STA_RANGE                  28:28
#define APBDMACHAN_CHANNEL_5_STA_0_PING_PONG_STA_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_5_STA_0_PING_PONG_STA_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_STA_0_PING_PONG_STA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_5_STA_0_PING_PONG_STA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_STA_0_PING_PONG_STA_PING_INTR_STA                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_5_STA_0_PING_PONG_STA_PONG_INTR_STA                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_5_STA_0_COUNT_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_5_STA_0_COUNT_FIELD                  _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_5_STA_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_5_STA_0_COUNT_RANGE                  15:2
#define APBDMACHAN_CHANNEL_5_STA_0_COUNT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_5_STA_0_COUNT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_STA_0_COUNT_DEFAULT_MASK                   _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_5_STA_0_COUNT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_STA_0_COUNT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_5_DMA_BYTE_STA_0  
#define APBDMACHAN_CHANNEL_5_DMA_BYTE_STA_0                     _MK_ADDR_CONST(0xa8)
#define APBDMACHAN_CHANNEL_5_DMA_BYTE_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_5_DMA_BYTE_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_5_DMA_BYTE_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_DMA_BYTE_STA_0_RESET_MASK                  _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_5_DMA_BYTE_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_DMA_BYTE_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_DMA_BYTE_STA_0_READ_MASK                   _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_5_DMA_BYTE_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                     _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_5_DMA_BYTE_STA_0_DMA_COUNT_FIELD                     _MK_FIELD_CONST(0x3ffffff, APBDMACHAN_CHANNEL_5_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_5_DMA_BYTE_STA_0_DMA_COUNT_RANGE                     25:0
#define APBDMACHAN_CHANNEL_5_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_5_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                      _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_5_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 172 [0xac] 

// Register APBDMACHAN_CHANNEL_5_AHB_PTR_0  
#define APBDMACHAN_CHANNEL_5_AHB_PTR_0                  _MK_ADDR_CONST(0xb0)
#define APBDMACHAN_CHANNEL_5_AHB_PTR_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_5_AHB_PTR_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_5_AHB_PTR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_AHB_PTR_0_RESET_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_5_AHB_PTR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_AHB_PTR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_AHB_PTR_0_READ_MASK                        _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_5_AHB_PTR_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_5_AHB_PTR_0_AHB_BASE_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_5_AHB_PTR_0_AHB_BASE_FIELD                   _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_5_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_5_AHB_PTR_0_AHB_BASE_RANGE                   31:2
#define APBDMACHAN_CHANNEL_5_AHB_PTR_0_AHB_BASE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_5_AHB_PTR_0_AHB_BASE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                    _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_5_AHB_PTR_0_AHB_BASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_5_AHB_SEQ_0  
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0                  _MK_ADDR_CONST(0xb4)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_RESET_VAL                        _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_RESET_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_READ_MASK                        _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_WRITE_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_INTR_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_INTR_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_5_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_INTR_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_INTR_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_INTR_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_INTR_ENB_CPU                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_INTR_ENB_COP                     _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                      30:28
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                    _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                      _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                      _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                      _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                      27:27
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BURST_SHIFT                  _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BURST_FIELD                  _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BURST_RANGE                  26:24
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BURST_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BURST_DEFAULT                        _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                       _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                       _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                       _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_DBL_BUF_SHIFT                    _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_DBL_BUF_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_5_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_DBL_BUF_RANGE                    19:19
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_DBL_BUF_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_DBL_BUF_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_WRAP_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_WRAP_FIELD                       _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_5_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_WRAP_RANGE                       18:16
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_WRAP_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_WRAP_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_WRAP_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_WRAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_WRAP_NO_WRAP                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                    _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_5_APB_PTR_0  
#define APBDMACHAN_CHANNEL_5_APB_PTR_0                  _MK_ADDR_CONST(0xb8)
#define APBDMACHAN_CHANNEL_5_APB_PTR_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_5_APB_PTR_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_5_APB_PTR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_APB_PTR_0_RESET_MASK                       _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_5_APB_PTR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_APB_PTR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_APB_PTR_0_READ_MASK                        _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_5_APB_PTR_0_WRITE_MASK                       _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_5_APB_PTR_0_APB_BASE_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_5_APB_PTR_0_APB_BASE_FIELD                   _MK_FIELD_CONST(0x3ffff, APBDMACHAN_CHANNEL_5_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_5_APB_PTR_0_APB_BASE_RANGE                   19:2
#define APBDMACHAN_CHANNEL_5_APB_PTR_0_APB_BASE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_5_APB_PTR_0_APB_BASE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_APB_PTR_0_APB_BASE_DEFAULT_MASK                    _MK_MASK_CONST(0x3ffff)
#define APBDMACHAN_CHANNEL_5_APB_PTR_0_APB_BASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_5_APB_SEQ_0  
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0                  _MK_ADDR_CONST(0xbc)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_RESET_VAL                        _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_RESET_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_READ_MASK                        _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_WRITE_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_BUS_WIDTH_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_BUS_WIDTH_RANGE                      30:28
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                    _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                      _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_DATA_SWAP_SHIFT                      _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_DATA_SWAP_FIELD                      _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_DATA_SWAP_RANGE                      27:27
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_DATA_SWAP_DISABLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_DATA_SWAP_ENABLE                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_ADDR_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_ADDR_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                     _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                     _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                    _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                    _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_6_CSR_0  
#define APBDMACHAN_CHANNEL_6_CSR_0                      _MK_ADDR_CONST(0xc0)
#define APBDMACHAN_CHANNEL_6_CSR_0_SECURE                       0x0
#define APBDMACHAN_CHANNEL_6_CSR_0_WORD_COUNT                   0x1
#define APBDMACHAN_CHANNEL_6_CSR_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_RESET_MASK                   _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_6_CSR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_READ_MASK                    _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_6_CSR_0_WRITE_MASK                   _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_6_CSR_0_ENB_SHIFT                    _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_6_CSR_0_ENB_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_6_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_6_CSR_0_ENB_RANGE                    31:31
#define APBDMACHAN_CHANNEL_6_CSR_0_ENB_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_6_CSR_0_ENB_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_ENB_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_6_CSR_0_ENB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_ENB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_ENB_DISABLE                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_6_CSR_0_ENB_ENABLE                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_6_CSR_0_IE_EOC_SHIFT                 _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_6_CSR_0_IE_EOC_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_6_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_6_CSR_0_IE_EOC_RANGE                 30:30
#define APBDMACHAN_CHANNEL_6_CSR_0_IE_EOC_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_6_CSR_0_IE_EOC_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_IE_EOC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_6_CSR_0_IE_EOC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_IE_EOC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_IE_EOC_DISABLE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_6_CSR_0_IE_EOC_ENABLE                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_6_CSR_0_HOLD_SHIFT                   _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_6_CSR_0_HOLD_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_6_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_6_CSR_0_HOLD_RANGE                   29:29
#define APBDMACHAN_CHANNEL_6_CSR_0_HOLD_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_6_CSR_0_HOLD_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_HOLD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_6_CSR_0_HOLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_HOLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_HOLD_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_6_CSR_0_HOLD_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_6_CSR_0_DIR_SHIFT                    _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_6_CSR_0_DIR_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_6_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_6_CSR_0_DIR_RANGE                    28:28
#define APBDMACHAN_CHANNEL_6_CSR_0_DIR_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_6_CSR_0_DIR_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_DIR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_6_CSR_0_DIR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_DIR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_DIR_AHB_WRITE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_6_CSR_0_DIR_AHB_READ                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_6_CSR_0_ONCE_SHIFT                   _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_6_CSR_0_ONCE_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_6_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_6_CSR_0_ONCE_RANGE                   27:27
#define APBDMACHAN_CHANNEL_6_CSR_0_ONCE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_6_CSR_0_ONCE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_ONCE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_6_CSR_0_ONCE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_ONCE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_ONCE_MULTIPLE_BLOCK                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_6_CSR_0_ONCE_SINGLE_BLOCK                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_6_CSR_0_TRIG_SEL_SHIFT                       _MK_SHIFT_CONST(22)
#define APBDMACHAN_CHANNEL_6_CSR_0_TRIG_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_6_CSR_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_6_CSR_0_TRIG_SEL_RANGE                       26:22
#define APBDMACHAN_CHANNEL_6_CSR_0_TRIG_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_6_CSR_0_TRIG_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_TRIG_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_6_CSR_0_TRIG_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_TRIG_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_TRIG_SEL_NA1                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_6_CSR_0_TRIG_SEL_SMP24                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_6_CSR_0_TRIG_SEL_SMP25                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_6_CSR_0_TRIG_SEL_SMP26                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_6_CSR_0_TRIG_SEL_SMP27                       _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_6_CSR_0_TRIG_SEL_XRQ_A                       _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_6_CSR_0_TRIG_SEL_XRQ_B                       _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_6_CSR_0_TRIG_SEL_TMR1                        _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_6_CSR_0_TRIG_SEL_TMR2                        _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_6_CSR_0_TRIG_SEL_APB_0                       _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_6_CSR_0_TRIG_SEL_APB_1                       _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_6_CSR_0_TRIG_SEL_APB_2                       _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_6_CSR_0_TRIG_SEL_APB_3                       _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_6_CSR_0_TRIG_SEL_APB_4                       _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_6_CSR_0_TRIG_SEL_APB_5                       _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_6_CSR_0_TRIG_SEL_APB_6                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_6_CSR_0_TRIG_SEL_APB_7                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_6_CSR_0_TRIG_SEL_APB_8                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_6_CSR_0_TRIG_SEL_APB_9                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_6_CSR_0_TRIG_SEL_APB_10                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_6_CSR_0_TRIG_SEL_APB_11                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_6_CSR_0_TRIG_SEL_APB_12                      _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_6_CSR_0_TRIG_SEL_APB_13                      _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_6_CSR_0_TRIG_SEL_APB_14                      _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_6_CSR_0_TRIG_SEL_APB_15                      _MK_ENUM_CONST(24)

#define APBDMACHAN_CHANNEL_6_CSR_0_FLOW_SHIFT                   _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_6_CSR_0_FLOW_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_6_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_6_CSR_0_FLOW_RANGE                   21:21
#define APBDMACHAN_CHANNEL_6_CSR_0_FLOW_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_6_CSR_0_FLOW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_FLOW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_6_CSR_0_FLOW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_FLOW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_FLOW_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_6_CSR_0_FLOW_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_SHIFT                        _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_FIELD                        _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_RANGE                        20:16
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_CNTR_REQ                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_APBIF_CH0                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_APBIF_CH1                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_APBIF_CH2                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_APBIF_CH3                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_HSI                  _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_NA6                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_NA7                  _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_UART_A                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_UART_B                       _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_UART_C                       _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_DTV                  _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_NA12                 _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_NA13                 _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_NA14                 _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_SL2B1                        _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_SL2B2                        _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_SL2B3                        _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_SL2B4                        _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_UART_D                       _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_UART_E                       _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_I2C                  _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_I2C2                 _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_I2C3                 _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_DVC_I2C                      _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_OWR                  _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_I2C4                 _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_SL2B5                        _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_SL2B6                        _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_NA29                 _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_NA30                 _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_NA31                 _MK_ENUM_CONST(31)

#define APBDMACHAN_CHANNEL_6_CSR_0_WCOUNT_SHIFT                 _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_6_CSR_0_WCOUNT_FIELD                 _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_6_CSR_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_6_CSR_0_WCOUNT_RANGE                 15:2
#define APBDMACHAN_CHANNEL_6_CSR_0_WCOUNT_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_6_CSR_0_WCOUNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_WCOUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_6_CSR_0_WCOUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_WCOUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_6_STA_0  
#define APBDMACHAN_CHANNEL_6_STA_0                      _MK_ADDR_CONST(0xc4)
#define APBDMACHAN_CHANNEL_6_STA_0_SECURE                       0x0
#define APBDMACHAN_CHANNEL_6_STA_0_WORD_COUNT                   0x1
#define APBDMACHAN_CHANNEL_6_STA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_STA_0_RESET_MASK                   _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_6_STA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_STA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_STA_0_READ_MASK                    _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_6_STA_0_WRITE_MASK                   _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_6_STA_0_BSY_SHIFT                    _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_6_STA_0_BSY_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_6_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_6_STA_0_BSY_RANGE                    31:31
#define APBDMACHAN_CHANNEL_6_STA_0_BSY_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_6_STA_0_BSY_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_STA_0_BSY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_6_STA_0_BSY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_STA_0_BSY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_STA_0_BSY_WAIT                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_6_STA_0_BSY_ACTIVE                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_6_STA_0_ISE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_6_STA_0_ISE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_6_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_6_STA_0_ISE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_6_STA_0_ISE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_6_STA_0_ISE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_STA_0_ISE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_6_STA_0_ISE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_STA_0_ISE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_STA_0_ISE_EOC_NO_INTR                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_6_STA_0_ISE_EOC_INTR                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_6_STA_0_HALT_SHIFT                   _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_6_STA_0_HALT_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_6_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_6_STA_0_HALT_RANGE                   29:29
#define APBDMACHAN_CHANNEL_6_STA_0_HALT_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_6_STA_0_HALT_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_STA_0_HALT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_6_STA_0_HALT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_STA_0_HALT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_STA_0_HALT_NO_HALT                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_6_STA_0_HALT_HALT                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_6_STA_0_PING_PONG_STA_SHIFT                  _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_6_STA_0_PING_PONG_STA_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_6_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_6_STA_0_PING_PONG_STA_RANGE                  28:28
#define APBDMACHAN_CHANNEL_6_STA_0_PING_PONG_STA_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_6_STA_0_PING_PONG_STA_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_STA_0_PING_PONG_STA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_6_STA_0_PING_PONG_STA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_STA_0_PING_PONG_STA_PING_INTR_STA                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_6_STA_0_PING_PONG_STA_PONG_INTR_STA                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_6_STA_0_COUNT_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_6_STA_0_COUNT_FIELD                  _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_6_STA_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_6_STA_0_COUNT_RANGE                  15:2
#define APBDMACHAN_CHANNEL_6_STA_0_COUNT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_6_STA_0_COUNT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_STA_0_COUNT_DEFAULT_MASK                   _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_6_STA_0_COUNT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_STA_0_COUNT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_6_DMA_BYTE_STA_0  
#define APBDMACHAN_CHANNEL_6_DMA_BYTE_STA_0                     _MK_ADDR_CONST(0xc8)
#define APBDMACHAN_CHANNEL_6_DMA_BYTE_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_6_DMA_BYTE_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_6_DMA_BYTE_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_DMA_BYTE_STA_0_RESET_MASK                  _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_6_DMA_BYTE_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_DMA_BYTE_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_DMA_BYTE_STA_0_READ_MASK                   _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_6_DMA_BYTE_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                     _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_6_DMA_BYTE_STA_0_DMA_COUNT_FIELD                     _MK_FIELD_CONST(0x3ffffff, APBDMACHAN_CHANNEL_6_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_6_DMA_BYTE_STA_0_DMA_COUNT_RANGE                     25:0
#define APBDMACHAN_CHANNEL_6_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_6_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                      _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_6_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 204 [0xcc] 

// Register APBDMACHAN_CHANNEL_6_AHB_PTR_0  
#define APBDMACHAN_CHANNEL_6_AHB_PTR_0                  _MK_ADDR_CONST(0xd0)
#define APBDMACHAN_CHANNEL_6_AHB_PTR_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_6_AHB_PTR_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_6_AHB_PTR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_AHB_PTR_0_RESET_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_6_AHB_PTR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_AHB_PTR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_AHB_PTR_0_READ_MASK                        _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_6_AHB_PTR_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_6_AHB_PTR_0_AHB_BASE_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_6_AHB_PTR_0_AHB_BASE_FIELD                   _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_6_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_6_AHB_PTR_0_AHB_BASE_RANGE                   31:2
#define APBDMACHAN_CHANNEL_6_AHB_PTR_0_AHB_BASE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_6_AHB_PTR_0_AHB_BASE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                    _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_6_AHB_PTR_0_AHB_BASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_6_AHB_SEQ_0  
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0                  _MK_ADDR_CONST(0xd4)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_RESET_VAL                        _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_RESET_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_READ_MASK                        _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_WRITE_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_INTR_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_INTR_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_6_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_INTR_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_INTR_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_INTR_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_INTR_ENB_CPU                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_INTR_ENB_COP                     _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                      30:28
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                    _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                      _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                      _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                      _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                      27:27
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BURST_SHIFT                  _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BURST_FIELD                  _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BURST_RANGE                  26:24
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BURST_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BURST_DEFAULT                        _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                       _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                       _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                       _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_DBL_BUF_SHIFT                    _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_DBL_BUF_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_6_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_DBL_BUF_RANGE                    19:19
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_DBL_BUF_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_DBL_BUF_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_WRAP_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_WRAP_FIELD                       _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_6_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_WRAP_RANGE                       18:16
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_WRAP_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_WRAP_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_WRAP_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_WRAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_WRAP_NO_WRAP                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                    _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_6_APB_PTR_0  
#define APBDMACHAN_CHANNEL_6_APB_PTR_0                  _MK_ADDR_CONST(0xd8)
#define APBDMACHAN_CHANNEL_6_APB_PTR_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_6_APB_PTR_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_6_APB_PTR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_APB_PTR_0_RESET_MASK                       _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_6_APB_PTR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_APB_PTR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_APB_PTR_0_READ_MASK                        _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_6_APB_PTR_0_WRITE_MASK                       _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_6_APB_PTR_0_APB_BASE_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_6_APB_PTR_0_APB_BASE_FIELD                   _MK_FIELD_CONST(0x3ffff, APBDMACHAN_CHANNEL_6_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_6_APB_PTR_0_APB_BASE_RANGE                   19:2
#define APBDMACHAN_CHANNEL_6_APB_PTR_0_APB_BASE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_6_APB_PTR_0_APB_BASE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_APB_PTR_0_APB_BASE_DEFAULT_MASK                    _MK_MASK_CONST(0x3ffff)
#define APBDMACHAN_CHANNEL_6_APB_PTR_0_APB_BASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_6_APB_SEQ_0  
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0                  _MK_ADDR_CONST(0xdc)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_RESET_VAL                        _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_RESET_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_READ_MASK                        _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_WRITE_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_BUS_WIDTH_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_BUS_WIDTH_RANGE                      30:28
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                    _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                      _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_DATA_SWAP_SHIFT                      _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_DATA_SWAP_FIELD                      _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_DATA_SWAP_RANGE                      27:27
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_DATA_SWAP_DISABLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_DATA_SWAP_ENABLE                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_ADDR_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_ADDR_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                     _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                     _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                    _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                    _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_7_CSR_0  
#define APBDMACHAN_CHANNEL_7_CSR_0                      _MK_ADDR_CONST(0xe0)
#define APBDMACHAN_CHANNEL_7_CSR_0_SECURE                       0x0
#define APBDMACHAN_CHANNEL_7_CSR_0_WORD_COUNT                   0x1
#define APBDMACHAN_CHANNEL_7_CSR_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_RESET_MASK                   _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_7_CSR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_READ_MASK                    _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_7_CSR_0_WRITE_MASK                   _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_7_CSR_0_ENB_SHIFT                    _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_7_CSR_0_ENB_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_7_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_7_CSR_0_ENB_RANGE                    31:31
#define APBDMACHAN_CHANNEL_7_CSR_0_ENB_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_7_CSR_0_ENB_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_ENB_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_7_CSR_0_ENB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_ENB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_ENB_DISABLE                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_7_CSR_0_ENB_ENABLE                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_7_CSR_0_IE_EOC_SHIFT                 _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_7_CSR_0_IE_EOC_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_7_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_7_CSR_0_IE_EOC_RANGE                 30:30
#define APBDMACHAN_CHANNEL_7_CSR_0_IE_EOC_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_7_CSR_0_IE_EOC_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_IE_EOC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_7_CSR_0_IE_EOC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_IE_EOC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_IE_EOC_DISABLE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_7_CSR_0_IE_EOC_ENABLE                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_7_CSR_0_HOLD_SHIFT                   _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_7_CSR_0_HOLD_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_7_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_7_CSR_0_HOLD_RANGE                   29:29
#define APBDMACHAN_CHANNEL_7_CSR_0_HOLD_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_7_CSR_0_HOLD_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_HOLD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_7_CSR_0_HOLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_HOLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_HOLD_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_7_CSR_0_HOLD_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_7_CSR_0_DIR_SHIFT                    _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_7_CSR_0_DIR_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_7_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_7_CSR_0_DIR_RANGE                    28:28
#define APBDMACHAN_CHANNEL_7_CSR_0_DIR_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_7_CSR_0_DIR_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_DIR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_7_CSR_0_DIR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_DIR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_DIR_AHB_WRITE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_7_CSR_0_DIR_AHB_READ                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_7_CSR_0_ONCE_SHIFT                   _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_7_CSR_0_ONCE_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_7_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_7_CSR_0_ONCE_RANGE                   27:27
#define APBDMACHAN_CHANNEL_7_CSR_0_ONCE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_7_CSR_0_ONCE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_ONCE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_7_CSR_0_ONCE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_ONCE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_ONCE_MULTIPLE_BLOCK                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_7_CSR_0_ONCE_SINGLE_BLOCK                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_7_CSR_0_TRIG_SEL_SHIFT                       _MK_SHIFT_CONST(22)
#define APBDMACHAN_CHANNEL_7_CSR_0_TRIG_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_7_CSR_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_7_CSR_0_TRIG_SEL_RANGE                       26:22
#define APBDMACHAN_CHANNEL_7_CSR_0_TRIG_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_7_CSR_0_TRIG_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_TRIG_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_7_CSR_0_TRIG_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_TRIG_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_TRIG_SEL_NA1                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_7_CSR_0_TRIG_SEL_SMP24                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_7_CSR_0_TRIG_SEL_SMP25                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_7_CSR_0_TRIG_SEL_SMP26                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_7_CSR_0_TRIG_SEL_SMP27                       _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_7_CSR_0_TRIG_SEL_XRQ_A                       _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_7_CSR_0_TRIG_SEL_XRQ_B                       _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_7_CSR_0_TRIG_SEL_TMR1                        _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_7_CSR_0_TRIG_SEL_TMR2                        _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_7_CSR_0_TRIG_SEL_APB_0                       _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_7_CSR_0_TRIG_SEL_APB_1                       _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_7_CSR_0_TRIG_SEL_APB_2                       _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_7_CSR_0_TRIG_SEL_APB_3                       _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_7_CSR_0_TRIG_SEL_APB_4                       _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_7_CSR_0_TRIG_SEL_APB_5                       _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_7_CSR_0_TRIG_SEL_APB_6                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_7_CSR_0_TRIG_SEL_APB_7                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_7_CSR_0_TRIG_SEL_APB_8                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_7_CSR_0_TRIG_SEL_APB_9                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_7_CSR_0_TRIG_SEL_APB_10                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_7_CSR_0_TRIG_SEL_APB_11                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_7_CSR_0_TRIG_SEL_APB_12                      _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_7_CSR_0_TRIG_SEL_APB_13                      _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_7_CSR_0_TRIG_SEL_APB_14                      _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_7_CSR_0_TRIG_SEL_APB_15                      _MK_ENUM_CONST(24)

#define APBDMACHAN_CHANNEL_7_CSR_0_FLOW_SHIFT                   _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_7_CSR_0_FLOW_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_7_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_7_CSR_0_FLOW_RANGE                   21:21
#define APBDMACHAN_CHANNEL_7_CSR_0_FLOW_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_7_CSR_0_FLOW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_FLOW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_7_CSR_0_FLOW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_FLOW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_FLOW_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_7_CSR_0_FLOW_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_SHIFT                        _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_FIELD                        _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_RANGE                        20:16
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_CNTR_REQ                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_APBIF_CH0                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_APBIF_CH1                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_APBIF_CH2                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_APBIF_CH3                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_HSI                  _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_NA6                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_NA7                  _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_UART_A                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_UART_B                       _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_UART_C                       _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_DTV                  _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_NA12                 _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_NA13                 _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_NA14                 _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_SL2B1                        _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_SL2B2                        _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_SL2B3                        _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_SL2B4                        _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_UART_D                       _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_UART_E                       _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_I2C                  _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_I2C2                 _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_I2C3                 _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_DVC_I2C                      _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_OWR                  _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_I2C4                 _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_SL2B5                        _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_SL2B6                        _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_NA29                 _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_NA30                 _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_NA31                 _MK_ENUM_CONST(31)

#define APBDMACHAN_CHANNEL_7_CSR_0_WCOUNT_SHIFT                 _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_7_CSR_0_WCOUNT_FIELD                 _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_7_CSR_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_7_CSR_0_WCOUNT_RANGE                 15:2
#define APBDMACHAN_CHANNEL_7_CSR_0_WCOUNT_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_7_CSR_0_WCOUNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_WCOUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_7_CSR_0_WCOUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_WCOUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_7_STA_0  
#define APBDMACHAN_CHANNEL_7_STA_0                      _MK_ADDR_CONST(0xe4)
#define APBDMACHAN_CHANNEL_7_STA_0_SECURE                       0x0
#define APBDMACHAN_CHANNEL_7_STA_0_WORD_COUNT                   0x1
#define APBDMACHAN_CHANNEL_7_STA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_STA_0_RESET_MASK                   _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_7_STA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_STA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_STA_0_READ_MASK                    _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_7_STA_0_WRITE_MASK                   _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_7_STA_0_BSY_SHIFT                    _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_7_STA_0_BSY_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_7_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_7_STA_0_BSY_RANGE                    31:31
#define APBDMACHAN_CHANNEL_7_STA_0_BSY_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_7_STA_0_BSY_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_STA_0_BSY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_7_STA_0_BSY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_STA_0_BSY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_STA_0_BSY_WAIT                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_7_STA_0_BSY_ACTIVE                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_7_STA_0_ISE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_7_STA_0_ISE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_7_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_7_STA_0_ISE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_7_STA_0_ISE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_7_STA_0_ISE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_STA_0_ISE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_7_STA_0_ISE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_STA_0_ISE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_STA_0_ISE_EOC_NO_INTR                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_7_STA_0_ISE_EOC_INTR                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_7_STA_0_HALT_SHIFT                   _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_7_STA_0_HALT_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_7_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_7_STA_0_HALT_RANGE                   29:29
#define APBDMACHAN_CHANNEL_7_STA_0_HALT_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_7_STA_0_HALT_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_STA_0_HALT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_7_STA_0_HALT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_STA_0_HALT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_STA_0_HALT_NO_HALT                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_7_STA_0_HALT_HALT                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_7_STA_0_PING_PONG_STA_SHIFT                  _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_7_STA_0_PING_PONG_STA_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_7_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_7_STA_0_PING_PONG_STA_RANGE                  28:28
#define APBDMACHAN_CHANNEL_7_STA_0_PING_PONG_STA_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_7_STA_0_PING_PONG_STA_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_STA_0_PING_PONG_STA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_7_STA_0_PING_PONG_STA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_STA_0_PING_PONG_STA_PING_INTR_STA                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_7_STA_0_PING_PONG_STA_PONG_INTR_STA                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_7_STA_0_COUNT_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_7_STA_0_COUNT_FIELD                  _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_7_STA_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_7_STA_0_COUNT_RANGE                  15:2
#define APBDMACHAN_CHANNEL_7_STA_0_COUNT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_7_STA_0_COUNT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_STA_0_COUNT_DEFAULT_MASK                   _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_7_STA_0_COUNT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_STA_0_COUNT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_7_DMA_BYTE_STA_0  
#define APBDMACHAN_CHANNEL_7_DMA_BYTE_STA_0                     _MK_ADDR_CONST(0xe8)
#define APBDMACHAN_CHANNEL_7_DMA_BYTE_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_7_DMA_BYTE_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_7_DMA_BYTE_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_DMA_BYTE_STA_0_RESET_MASK                  _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_7_DMA_BYTE_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_DMA_BYTE_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_DMA_BYTE_STA_0_READ_MASK                   _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_7_DMA_BYTE_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                     _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_7_DMA_BYTE_STA_0_DMA_COUNT_FIELD                     _MK_FIELD_CONST(0x3ffffff, APBDMACHAN_CHANNEL_7_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_7_DMA_BYTE_STA_0_DMA_COUNT_RANGE                     25:0
#define APBDMACHAN_CHANNEL_7_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_7_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                      _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_7_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 236 [0xec] 

// Register APBDMACHAN_CHANNEL_7_AHB_PTR_0  
#define APBDMACHAN_CHANNEL_7_AHB_PTR_0                  _MK_ADDR_CONST(0xf0)
#define APBDMACHAN_CHANNEL_7_AHB_PTR_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_7_AHB_PTR_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_7_AHB_PTR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_AHB_PTR_0_RESET_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_7_AHB_PTR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_AHB_PTR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_AHB_PTR_0_READ_MASK                        _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_7_AHB_PTR_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_7_AHB_PTR_0_AHB_BASE_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_7_AHB_PTR_0_AHB_BASE_FIELD                   _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_7_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_7_AHB_PTR_0_AHB_BASE_RANGE                   31:2
#define APBDMACHAN_CHANNEL_7_AHB_PTR_0_AHB_BASE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_7_AHB_PTR_0_AHB_BASE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                    _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_7_AHB_PTR_0_AHB_BASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_7_AHB_SEQ_0  
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0                  _MK_ADDR_CONST(0xf4)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_RESET_VAL                        _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_RESET_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_READ_MASK                        _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_WRITE_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_INTR_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_INTR_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_7_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_INTR_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_INTR_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_INTR_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_INTR_ENB_CPU                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_INTR_ENB_COP                     _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                      30:28
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                    _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                      _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                      _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                      _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                      27:27
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BURST_SHIFT                  _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BURST_FIELD                  _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BURST_RANGE                  26:24
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BURST_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BURST_DEFAULT                        _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                       _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                       _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                       _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_DBL_BUF_SHIFT                    _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_DBL_BUF_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_7_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_DBL_BUF_RANGE                    19:19
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_DBL_BUF_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_DBL_BUF_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_WRAP_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_WRAP_FIELD                       _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_7_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_WRAP_RANGE                       18:16
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_WRAP_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_WRAP_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_WRAP_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_WRAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_WRAP_NO_WRAP                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                    _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_7_APB_PTR_0  
#define APBDMACHAN_CHANNEL_7_APB_PTR_0                  _MK_ADDR_CONST(0xf8)
#define APBDMACHAN_CHANNEL_7_APB_PTR_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_7_APB_PTR_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_7_APB_PTR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_APB_PTR_0_RESET_MASK                       _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_7_APB_PTR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_APB_PTR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_APB_PTR_0_READ_MASK                        _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_7_APB_PTR_0_WRITE_MASK                       _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_7_APB_PTR_0_APB_BASE_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_7_APB_PTR_0_APB_BASE_FIELD                   _MK_FIELD_CONST(0x3ffff, APBDMACHAN_CHANNEL_7_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_7_APB_PTR_0_APB_BASE_RANGE                   19:2
#define APBDMACHAN_CHANNEL_7_APB_PTR_0_APB_BASE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_7_APB_PTR_0_APB_BASE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_APB_PTR_0_APB_BASE_DEFAULT_MASK                    _MK_MASK_CONST(0x3ffff)
#define APBDMACHAN_CHANNEL_7_APB_PTR_0_APB_BASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_7_APB_SEQ_0  
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0                  _MK_ADDR_CONST(0xfc)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_RESET_VAL                        _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_RESET_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_READ_MASK                        _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_WRITE_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_BUS_WIDTH_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_BUS_WIDTH_RANGE                      30:28
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                    _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                      _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_DATA_SWAP_SHIFT                      _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_DATA_SWAP_FIELD                      _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_DATA_SWAP_RANGE                      27:27
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_DATA_SWAP_DISABLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_DATA_SWAP_ENABLE                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_ADDR_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_ADDR_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                     _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                     _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                    _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                    _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_8_CSR_0  
#define APBDMACHAN_CHANNEL_8_CSR_0                      _MK_ADDR_CONST(0x100)
#define APBDMACHAN_CHANNEL_8_CSR_0_SECURE                       0x0
#define APBDMACHAN_CHANNEL_8_CSR_0_WORD_COUNT                   0x1
#define APBDMACHAN_CHANNEL_8_CSR_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_RESET_MASK                   _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_8_CSR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_READ_MASK                    _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_8_CSR_0_WRITE_MASK                   _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_8_CSR_0_ENB_SHIFT                    _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_8_CSR_0_ENB_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_8_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_8_CSR_0_ENB_RANGE                    31:31
#define APBDMACHAN_CHANNEL_8_CSR_0_ENB_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_8_CSR_0_ENB_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_ENB_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_8_CSR_0_ENB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_ENB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_ENB_DISABLE                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_8_CSR_0_ENB_ENABLE                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_8_CSR_0_IE_EOC_SHIFT                 _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_8_CSR_0_IE_EOC_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_8_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_8_CSR_0_IE_EOC_RANGE                 30:30
#define APBDMACHAN_CHANNEL_8_CSR_0_IE_EOC_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_8_CSR_0_IE_EOC_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_IE_EOC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_8_CSR_0_IE_EOC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_IE_EOC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_IE_EOC_DISABLE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_8_CSR_0_IE_EOC_ENABLE                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_8_CSR_0_HOLD_SHIFT                   _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_8_CSR_0_HOLD_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_8_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_8_CSR_0_HOLD_RANGE                   29:29
#define APBDMACHAN_CHANNEL_8_CSR_0_HOLD_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_8_CSR_0_HOLD_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_HOLD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_8_CSR_0_HOLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_HOLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_HOLD_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_8_CSR_0_HOLD_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_8_CSR_0_DIR_SHIFT                    _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_8_CSR_0_DIR_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_8_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_8_CSR_0_DIR_RANGE                    28:28
#define APBDMACHAN_CHANNEL_8_CSR_0_DIR_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_8_CSR_0_DIR_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_DIR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_8_CSR_0_DIR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_DIR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_DIR_AHB_WRITE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_8_CSR_0_DIR_AHB_READ                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_8_CSR_0_ONCE_SHIFT                   _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_8_CSR_0_ONCE_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_8_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_8_CSR_0_ONCE_RANGE                   27:27
#define APBDMACHAN_CHANNEL_8_CSR_0_ONCE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_8_CSR_0_ONCE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_ONCE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_8_CSR_0_ONCE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_ONCE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_ONCE_MULTIPLE_BLOCK                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_8_CSR_0_ONCE_SINGLE_BLOCK                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_8_CSR_0_TRIG_SEL_SHIFT                       _MK_SHIFT_CONST(22)
#define APBDMACHAN_CHANNEL_8_CSR_0_TRIG_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_8_CSR_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_8_CSR_0_TRIG_SEL_RANGE                       26:22
#define APBDMACHAN_CHANNEL_8_CSR_0_TRIG_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_8_CSR_0_TRIG_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_TRIG_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_8_CSR_0_TRIG_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_TRIG_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_TRIG_SEL_NA1                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_8_CSR_0_TRIG_SEL_SMP24                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_8_CSR_0_TRIG_SEL_SMP25                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_8_CSR_0_TRIG_SEL_SMP26                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_8_CSR_0_TRIG_SEL_SMP27                       _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_8_CSR_0_TRIG_SEL_XRQ_A                       _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_8_CSR_0_TRIG_SEL_XRQ_B                       _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_8_CSR_0_TRIG_SEL_TMR1                        _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_8_CSR_0_TRIG_SEL_TMR2                        _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_8_CSR_0_TRIG_SEL_APB_0                       _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_8_CSR_0_TRIG_SEL_APB_1                       _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_8_CSR_0_TRIG_SEL_APB_2                       _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_8_CSR_0_TRIG_SEL_APB_3                       _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_8_CSR_0_TRIG_SEL_APB_4                       _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_8_CSR_0_TRIG_SEL_APB_5                       _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_8_CSR_0_TRIG_SEL_APB_6                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_8_CSR_0_TRIG_SEL_APB_7                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_8_CSR_0_TRIG_SEL_APB_8                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_8_CSR_0_TRIG_SEL_APB_9                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_8_CSR_0_TRIG_SEL_APB_10                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_8_CSR_0_TRIG_SEL_APB_11                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_8_CSR_0_TRIG_SEL_APB_12                      _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_8_CSR_0_TRIG_SEL_APB_13                      _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_8_CSR_0_TRIG_SEL_APB_14                      _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_8_CSR_0_TRIG_SEL_APB_15                      _MK_ENUM_CONST(24)

#define APBDMACHAN_CHANNEL_8_CSR_0_FLOW_SHIFT                   _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_8_CSR_0_FLOW_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_8_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_8_CSR_0_FLOW_RANGE                   21:21
#define APBDMACHAN_CHANNEL_8_CSR_0_FLOW_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_8_CSR_0_FLOW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_FLOW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_8_CSR_0_FLOW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_FLOW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_FLOW_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_8_CSR_0_FLOW_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_SHIFT                        _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_FIELD                        _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_RANGE                        20:16
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_CNTR_REQ                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_APBIF_CH0                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_APBIF_CH1                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_APBIF_CH2                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_APBIF_CH3                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_HSI                  _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_NA6                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_NA7                  _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_UART_A                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_UART_B                       _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_UART_C                       _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_DTV                  _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_NA12                 _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_NA13                 _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_NA14                 _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_SL2B1                        _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_SL2B2                        _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_SL2B3                        _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_SL2B4                        _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_UART_D                       _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_UART_E                       _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_I2C                  _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_I2C2                 _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_I2C3                 _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_DVC_I2C                      _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_OWR                  _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_I2C4                 _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_SL2B5                        _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_SL2B6                        _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_NA29                 _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_NA30                 _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_NA31                 _MK_ENUM_CONST(31)

#define APBDMACHAN_CHANNEL_8_CSR_0_WCOUNT_SHIFT                 _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_8_CSR_0_WCOUNT_FIELD                 _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_8_CSR_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_8_CSR_0_WCOUNT_RANGE                 15:2
#define APBDMACHAN_CHANNEL_8_CSR_0_WCOUNT_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_8_CSR_0_WCOUNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_WCOUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_8_CSR_0_WCOUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_WCOUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_8_STA_0  
#define APBDMACHAN_CHANNEL_8_STA_0                      _MK_ADDR_CONST(0x104)
#define APBDMACHAN_CHANNEL_8_STA_0_SECURE                       0x0
#define APBDMACHAN_CHANNEL_8_STA_0_WORD_COUNT                   0x1
#define APBDMACHAN_CHANNEL_8_STA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_STA_0_RESET_MASK                   _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_8_STA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_STA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_STA_0_READ_MASK                    _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_8_STA_0_WRITE_MASK                   _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_8_STA_0_BSY_SHIFT                    _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_8_STA_0_BSY_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_8_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_8_STA_0_BSY_RANGE                    31:31
#define APBDMACHAN_CHANNEL_8_STA_0_BSY_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_8_STA_0_BSY_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_STA_0_BSY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_8_STA_0_BSY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_STA_0_BSY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_STA_0_BSY_WAIT                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_8_STA_0_BSY_ACTIVE                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_8_STA_0_ISE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_8_STA_0_ISE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_8_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_8_STA_0_ISE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_8_STA_0_ISE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_8_STA_0_ISE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_STA_0_ISE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_8_STA_0_ISE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_STA_0_ISE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_STA_0_ISE_EOC_NO_INTR                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_8_STA_0_ISE_EOC_INTR                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_8_STA_0_HALT_SHIFT                   _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_8_STA_0_HALT_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_8_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_8_STA_0_HALT_RANGE                   29:29
#define APBDMACHAN_CHANNEL_8_STA_0_HALT_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_8_STA_0_HALT_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_STA_0_HALT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_8_STA_0_HALT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_STA_0_HALT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_STA_0_HALT_NO_HALT                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_8_STA_0_HALT_HALT                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_8_STA_0_PING_PONG_STA_SHIFT                  _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_8_STA_0_PING_PONG_STA_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_8_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_8_STA_0_PING_PONG_STA_RANGE                  28:28
#define APBDMACHAN_CHANNEL_8_STA_0_PING_PONG_STA_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_8_STA_0_PING_PONG_STA_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_STA_0_PING_PONG_STA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_8_STA_0_PING_PONG_STA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_STA_0_PING_PONG_STA_PING_INTR_STA                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_8_STA_0_PING_PONG_STA_PONG_INTR_STA                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_8_STA_0_COUNT_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_8_STA_0_COUNT_FIELD                  _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_8_STA_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_8_STA_0_COUNT_RANGE                  15:2
#define APBDMACHAN_CHANNEL_8_STA_0_COUNT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_8_STA_0_COUNT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_STA_0_COUNT_DEFAULT_MASK                   _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_8_STA_0_COUNT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_STA_0_COUNT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_8_DMA_BYTE_STA_0  
#define APBDMACHAN_CHANNEL_8_DMA_BYTE_STA_0                     _MK_ADDR_CONST(0x108)
#define APBDMACHAN_CHANNEL_8_DMA_BYTE_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_8_DMA_BYTE_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_8_DMA_BYTE_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_DMA_BYTE_STA_0_RESET_MASK                  _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_8_DMA_BYTE_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_DMA_BYTE_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_DMA_BYTE_STA_0_READ_MASK                   _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_8_DMA_BYTE_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                     _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_8_DMA_BYTE_STA_0_DMA_COUNT_FIELD                     _MK_FIELD_CONST(0x3ffffff, APBDMACHAN_CHANNEL_8_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_8_DMA_BYTE_STA_0_DMA_COUNT_RANGE                     25:0
#define APBDMACHAN_CHANNEL_8_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_8_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                      _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_8_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 268 [0x10c] 

// Register APBDMACHAN_CHANNEL_8_AHB_PTR_0  
#define APBDMACHAN_CHANNEL_8_AHB_PTR_0                  _MK_ADDR_CONST(0x110)
#define APBDMACHAN_CHANNEL_8_AHB_PTR_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_8_AHB_PTR_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_8_AHB_PTR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_AHB_PTR_0_RESET_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_8_AHB_PTR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_AHB_PTR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_AHB_PTR_0_READ_MASK                        _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_8_AHB_PTR_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_8_AHB_PTR_0_AHB_BASE_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_8_AHB_PTR_0_AHB_BASE_FIELD                   _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_8_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_8_AHB_PTR_0_AHB_BASE_RANGE                   31:2
#define APBDMACHAN_CHANNEL_8_AHB_PTR_0_AHB_BASE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_8_AHB_PTR_0_AHB_BASE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                    _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_8_AHB_PTR_0_AHB_BASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_8_AHB_SEQ_0  
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0                  _MK_ADDR_CONST(0x114)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_RESET_VAL                        _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_RESET_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_READ_MASK                        _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_WRITE_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_INTR_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_INTR_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_8_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_INTR_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_INTR_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_INTR_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_INTR_ENB_CPU                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_INTR_ENB_COP                     _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                      30:28
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                    _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                      _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                      _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                      _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                      27:27
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BURST_SHIFT                  _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BURST_FIELD                  _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BURST_RANGE                  26:24
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BURST_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BURST_DEFAULT                        _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                       _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                       _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                       _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_DBL_BUF_SHIFT                    _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_DBL_BUF_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_8_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_DBL_BUF_RANGE                    19:19
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_DBL_BUF_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_DBL_BUF_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_WRAP_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_WRAP_FIELD                       _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_8_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_WRAP_RANGE                       18:16
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_WRAP_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_WRAP_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_WRAP_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_WRAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_WRAP_NO_WRAP                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                    _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_8_APB_PTR_0  
#define APBDMACHAN_CHANNEL_8_APB_PTR_0                  _MK_ADDR_CONST(0x118)
#define APBDMACHAN_CHANNEL_8_APB_PTR_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_8_APB_PTR_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_8_APB_PTR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_APB_PTR_0_RESET_MASK                       _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_8_APB_PTR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_APB_PTR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_APB_PTR_0_READ_MASK                        _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_8_APB_PTR_0_WRITE_MASK                       _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_8_APB_PTR_0_APB_BASE_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_8_APB_PTR_0_APB_BASE_FIELD                   _MK_FIELD_CONST(0x3ffff, APBDMACHAN_CHANNEL_8_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_8_APB_PTR_0_APB_BASE_RANGE                   19:2
#define APBDMACHAN_CHANNEL_8_APB_PTR_0_APB_BASE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_8_APB_PTR_0_APB_BASE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_APB_PTR_0_APB_BASE_DEFAULT_MASK                    _MK_MASK_CONST(0x3ffff)
#define APBDMACHAN_CHANNEL_8_APB_PTR_0_APB_BASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_8_APB_SEQ_0  
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0                  _MK_ADDR_CONST(0x11c)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_RESET_VAL                        _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_RESET_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_READ_MASK                        _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_WRITE_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_BUS_WIDTH_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_BUS_WIDTH_RANGE                      30:28
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                    _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                      _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_DATA_SWAP_SHIFT                      _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_DATA_SWAP_FIELD                      _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_DATA_SWAP_RANGE                      27:27
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_DATA_SWAP_DISABLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_DATA_SWAP_ENABLE                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_ADDR_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_ADDR_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                     _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                     _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                    _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                    _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_9_CSR_0  
#define APBDMACHAN_CHANNEL_9_CSR_0                      _MK_ADDR_CONST(0x120)
#define APBDMACHAN_CHANNEL_9_CSR_0_SECURE                       0x0
#define APBDMACHAN_CHANNEL_9_CSR_0_WORD_COUNT                   0x1
#define APBDMACHAN_CHANNEL_9_CSR_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_RESET_MASK                   _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_9_CSR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_READ_MASK                    _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_9_CSR_0_WRITE_MASK                   _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_9_CSR_0_ENB_SHIFT                    _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_9_CSR_0_ENB_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_9_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_9_CSR_0_ENB_RANGE                    31:31
#define APBDMACHAN_CHANNEL_9_CSR_0_ENB_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_9_CSR_0_ENB_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_ENB_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_9_CSR_0_ENB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_ENB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_ENB_DISABLE                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_9_CSR_0_ENB_ENABLE                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_9_CSR_0_IE_EOC_SHIFT                 _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_9_CSR_0_IE_EOC_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_9_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_9_CSR_0_IE_EOC_RANGE                 30:30
#define APBDMACHAN_CHANNEL_9_CSR_0_IE_EOC_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_9_CSR_0_IE_EOC_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_IE_EOC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_9_CSR_0_IE_EOC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_IE_EOC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_IE_EOC_DISABLE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_9_CSR_0_IE_EOC_ENABLE                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_9_CSR_0_HOLD_SHIFT                   _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_9_CSR_0_HOLD_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_9_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_9_CSR_0_HOLD_RANGE                   29:29
#define APBDMACHAN_CHANNEL_9_CSR_0_HOLD_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_9_CSR_0_HOLD_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_HOLD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_9_CSR_0_HOLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_HOLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_HOLD_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_9_CSR_0_HOLD_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_9_CSR_0_DIR_SHIFT                    _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_9_CSR_0_DIR_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_9_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_9_CSR_0_DIR_RANGE                    28:28
#define APBDMACHAN_CHANNEL_9_CSR_0_DIR_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_9_CSR_0_DIR_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_DIR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_9_CSR_0_DIR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_DIR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_DIR_AHB_WRITE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_9_CSR_0_DIR_AHB_READ                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_9_CSR_0_ONCE_SHIFT                   _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_9_CSR_0_ONCE_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_9_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_9_CSR_0_ONCE_RANGE                   27:27
#define APBDMACHAN_CHANNEL_9_CSR_0_ONCE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_9_CSR_0_ONCE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_ONCE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_9_CSR_0_ONCE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_ONCE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_ONCE_MULTIPLE_BLOCK                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_9_CSR_0_ONCE_SINGLE_BLOCK                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_9_CSR_0_TRIG_SEL_SHIFT                       _MK_SHIFT_CONST(22)
#define APBDMACHAN_CHANNEL_9_CSR_0_TRIG_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_9_CSR_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_9_CSR_0_TRIG_SEL_RANGE                       26:22
#define APBDMACHAN_CHANNEL_9_CSR_0_TRIG_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_9_CSR_0_TRIG_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_TRIG_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_9_CSR_0_TRIG_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_TRIG_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_TRIG_SEL_NA1                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_9_CSR_0_TRIG_SEL_SMP24                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_9_CSR_0_TRIG_SEL_SMP25                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_9_CSR_0_TRIG_SEL_SMP26                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_9_CSR_0_TRIG_SEL_SMP27                       _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_9_CSR_0_TRIG_SEL_XRQ_A                       _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_9_CSR_0_TRIG_SEL_XRQ_B                       _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_9_CSR_0_TRIG_SEL_TMR1                        _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_9_CSR_0_TRIG_SEL_TMR2                        _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_9_CSR_0_TRIG_SEL_APB_0                       _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_9_CSR_0_TRIG_SEL_APB_1                       _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_9_CSR_0_TRIG_SEL_APB_2                       _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_9_CSR_0_TRIG_SEL_APB_3                       _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_9_CSR_0_TRIG_SEL_APB_4                       _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_9_CSR_0_TRIG_SEL_APB_5                       _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_9_CSR_0_TRIG_SEL_APB_6                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_9_CSR_0_TRIG_SEL_APB_7                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_9_CSR_0_TRIG_SEL_APB_8                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_9_CSR_0_TRIG_SEL_APB_9                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_9_CSR_0_TRIG_SEL_APB_10                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_9_CSR_0_TRIG_SEL_APB_11                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_9_CSR_0_TRIG_SEL_APB_12                      _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_9_CSR_0_TRIG_SEL_APB_13                      _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_9_CSR_0_TRIG_SEL_APB_14                      _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_9_CSR_0_TRIG_SEL_APB_15                      _MK_ENUM_CONST(24)

#define APBDMACHAN_CHANNEL_9_CSR_0_FLOW_SHIFT                   _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_9_CSR_0_FLOW_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_9_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_9_CSR_0_FLOW_RANGE                   21:21
#define APBDMACHAN_CHANNEL_9_CSR_0_FLOW_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_9_CSR_0_FLOW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_FLOW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_9_CSR_0_FLOW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_FLOW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_FLOW_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_9_CSR_0_FLOW_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_SHIFT                        _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_FIELD                        _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_RANGE                        20:16
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_CNTR_REQ                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_APBIF_CH0                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_APBIF_CH1                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_APBIF_CH2                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_APBIF_CH3                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_HSI                  _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_NA6                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_NA7                  _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_UART_A                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_UART_B                       _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_UART_C                       _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_DTV                  _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_NA12                 _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_NA13                 _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_NA14                 _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_SL2B1                        _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_SL2B2                        _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_SL2B3                        _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_SL2B4                        _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_UART_D                       _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_UART_E                       _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_I2C                  _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_I2C2                 _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_I2C3                 _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_DVC_I2C                      _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_OWR                  _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_I2C4                 _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_SL2B5                        _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_SL2B6                        _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_NA29                 _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_NA30                 _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_NA31                 _MK_ENUM_CONST(31)

#define APBDMACHAN_CHANNEL_9_CSR_0_WCOUNT_SHIFT                 _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_9_CSR_0_WCOUNT_FIELD                 _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_9_CSR_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_9_CSR_0_WCOUNT_RANGE                 15:2
#define APBDMACHAN_CHANNEL_9_CSR_0_WCOUNT_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_9_CSR_0_WCOUNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_WCOUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_9_CSR_0_WCOUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_WCOUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_9_STA_0  
#define APBDMACHAN_CHANNEL_9_STA_0                      _MK_ADDR_CONST(0x124)
#define APBDMACHAN_CHANNEL_9_STA_0_SECURE                       0x0
#define APBDMACHAN_CHANNEL_9_STA_0_WORD_COUNT                   0x1
#define APBDMACHAN_CHANNEL_9_STA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_STA_0_RESET_MASK                   _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_9_STA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_STA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_STA_0_READ_MASK                    _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_9_STA_0_WRITE_MASK                   _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_9_STA_0_BSY_SHIFT                    _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_9_STA_0_BSY_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_9_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_9_STA_0_BSY_RANGE                    31:31
#define APBDMACHAN_CHANNEL_9_STA_0_BSY_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_9_STA_0_BSY_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_STA_0_BSY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_9_STA_0_BSY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_STA_0_BSY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_STA_0_BSY_WAIT                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_9_STA_0_BSY_ACTIVE                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_9_STA_0_ISE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_9_STA_0_ISE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_9_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_9_STA_0_ISE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_9_STA_0_ISE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_9_STA_0_ISE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_STA_0_ISE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_9_STA_0_ISE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_STA_0_ISE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_STA_0_ISE_EOC_NO_INTR                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_9_STA_0_ISE_EOC_INTR                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_9_STA_0_HALT_SHIFT                   _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_9_STA_0_HALT_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_9_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_9_STA_0_HALT_RANGE                   29:29
#define APBDMACHAN_CHANNEL_9_STA_0_HALT_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_9_STA_0_HALT_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_STA_0_HALT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_9_STA_0_HALT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_STA_0_HALT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_STA_0_HALT_NO_HALT                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_9_STA_0_HALT_HALT                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_9_STA_0_PING_PONG_STA_SHIFT                  _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_9_STA_0_PING_PONG_STA_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_9_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_9_STA_0_PING_PONG_STA_RANGE                  28:28
#define APBDMACHAN_CHANNEL_9_STA_0_PING_PONG_STA_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_9_STA_0_PING_PONG_STA_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_STA_0_PING_PONG_STA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_9_STA_0_PING_PONG_STA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_STA_0_PING_PONG_STA_PING_INTR_STA                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_9_STA_0_PING_PONG_STA_PONG_INTR_STA                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_9_STA_0_COUNT_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_9_STA_0_COUNT_FIELD                  _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_9_STA_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_9_STA_0_COUNT_RANGE                  15:2
#define APBDMACHAN_CHANNEL_9_STA_0_COUNT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_9_STA_0_COUNT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_STA_0_COUNT_DEFAULT_MASK                   _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_9_STA_0_COUNT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_STA_0_COUNT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_9_DMA_BYTE_STA_0  
#define APBDMACHAN_CHANNEL_9_DMA_BYTE_STA_0                     _MK_ADDR_CONST(0x128)
#define APBDMACHAN_CHANNEL_9_DMA_BYTE_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_9_DMA_BYTE_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_9_DMA_BYTE_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_DMA_BYTE_STA_0_RESET_MASK                  _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_9_DMA_BYTE_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_DMA_BYTE_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_DMA_BYTE_STA_0_READ_MASK                   _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_9_DMA_BYTE_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                     _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_9_DMA_BYTE_STA_0_DMA_COUNT_FIELD                     _MK_FIELD_CONST(0x3ffffff, APBDMACHAN_CHANNEL_9_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_9_DMA_BYTE_STA_0_DMA_COUNT_RANGE                     25:0
#define APBDMACHAN_CHANNEL_9_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_9_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                      _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_9_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 300 [0x12c] 

// Register APBDMACHAN_CHANNEL_9_AHB_PTR_0  
#define APBDMACHAN_CHANNEL_9_AHB_PTR_0                  _MK_ADDR_CONST(0x130)
#define APBDMACHAN_CHANNEL_9_AHB_PTR_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_9_AHB_PTR_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_9_AHB_PTR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_AHB_PTR_0_RESET_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_9_AHB_PTR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_AHB_PTR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_AHB_PTR_0_READ_MASK                        _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_9_AHB_PTR_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_9_AHB_PTR_0_AHB_BASE_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_9_AHB_PTR_0_AHB_BASE_FIELD                   _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_9_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_9_AHB_PTR_0_AHB_BASE_RANGE                   31:2
#define APBDMACHAN_CHANNEL_9_AHB_PTR_0_AHB_BASE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_9_AHB_PTR_0_AHB_BASE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                    _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_9_AHB_PTR_0_AHB_BASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_9_AHB_SEQ_0  
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0                  _MK_ADDR_CONST(0x134)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_RESET_VAL                        _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_RESET_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_READ_MASK                        _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_WRITE_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_INTR_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_INTR_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_9_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_INTR_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_INTR_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_INTR_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_INTR_ENB_CPU                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_INTR_ENB_COP                     _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                      30:28
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                    _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                      _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                      _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                      _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                      27:27
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BURST_SHIFT                  _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BURST_FIELD                  _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BURST_RANGE                  26:24
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BURST_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BURST_DEFAULT                        _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                       _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                       _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                       _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_DBL_BUF_SHIFT                    _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_DBL_BUF_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_9_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_DBL_BUF_RANGE                    19:19
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_DBL_BUF_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_DBL_BUF_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_WRAP_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_WRAP_FIELD                       _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_9_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_WRAP_RANGE                       18:16
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_WRAP_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_WRAP_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_WRAP_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_WRAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_WRAP_NO_WRAP                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                    _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_9_APB_PTR_0  
#define APBDMACHAN_CHANNEL_9_APB_PTR_0                  _MK_ADDR_CONST(0x138)
#define APBDMACHAN_CHANNEL_9_APB_PTR_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_9_APB_PTR_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_9_APB_PTR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_APB_PTR_0_RESET_MASK                       _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_9_APB_PTR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_APB_PTR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_APB_PTR_0_READ_MASK                        _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_9_APB_PTR_0_WRITE_MASK                       _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_9_APB_PTR_0_APB_BASE_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_9_APB_PTR_0_APB_BASE_FIELD                   _MK_FIELD_CONST(0x3ffff, APBDMACHAN_CHANNEL_9_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_9_APB_PTR_0_APB_BASE_RANGE                   19:2
#define APBDMACHAN_CHANNEL_9_APB_PTR_0_APB_BASE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_9_APB_PTR_0_APB_BASE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_APB_PTR_0_APB_BASE_DEFAULT_MASK                    _MK_MASK_CONST(0x3ffff)
#define APBDMACHAN_CHANNEL_9_APB_PTR_0_APB_BASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_9_APB_SEQ_0  
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0                  _MK_ADDR_CONST(0x13c)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_RESET_VAL                        _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_RESET_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_READ_MASK                        _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_WRITE_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_BUS_WIDTH_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_BUS_WIDTH_RANGE                      30:28
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                    _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                      _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_DATA_SWAP_SHIFT                      _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_DATA_SWAP_FIELD                      _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_DATA_SWAP_RANGE                      27:27
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_DATA_SWAP_DISBALE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_DATA_SWAP_ENABLE                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_ADDR_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_ADDR_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                     _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                     _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                    _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                    _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_10_CSR_0  
#define APBDMACHAN_CHANNEL_10_CSR_0                     _MK_ADDR_CONST(0x140)
#define APBDMACHAN_CHANNEL_10_CSR_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_10_CSR_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_10_CSR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_RESET_MASK                  _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_10_CSR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_READ_MASK                   _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_10_CSR_0_WRITE_MASK                  _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_10_CSR_0_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_10_CSR_0_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_10_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_10_CSR_0_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_10_CSR_0_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_10_CSR_0_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_10_CSR_0_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_ENB_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_10_CSR_0_ENB_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_10_CSR_0_IE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_10_CSR_0_IE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_10_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_10_CSR_0_IE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_10_CSR_0_IE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_10_CSR_0_IE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_IE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_10_CSR_0_IE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_IE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_IE_EOC_DISABLE                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_10_CSR_0_IE_EOC_ENABLE                       _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_10_CSR_0_HOLD_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_10_CSR_0_HOLD_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_10_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_10_CSR_0_HOLD_RANGE                  29:29
#define APBDMACHAN_CHANNEL_10_CSR_0_HOLD_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_10_CSR_0_HOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_HOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_10_CSR_0_HOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_HOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_HOLD_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_10_CSR_0_HOLD_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_10_CSR_0_DIR_SHIFT                   _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_10_CSR_0_DIR_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_10_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_10_CSR_0_DIR_RANGE                   28:28
#define APBDMACHAN_CHANNEL_10_CSR_0_DIR_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_10_CSR_0_DIR_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_DIR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_10_CSR_0_DIR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_DIR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_DIR_AHB_WRITE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_10_CSR_0_DIR_AHB_READ                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_10_CSR_0_ONCE_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_10_CSR_0_ONCE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_10_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_10_CSR_0_ONCE_RANGE                  27:27
#define APBDMACHAN_CHANNEL_10_CSR_0_ONCE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_10_CSR_0_ONCE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_ONCE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_10_CSR_0_ONCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_ONCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_ONCE_MULTIPLE_BLOCK                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_10_CSR_0_ONCE_SINGLE_BLOCK                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_10_CSR_0_TRIG_SEL_SHIFT                      _MK_SHIFT_CONST(22)
#define APBDMACHAN_CHANNEL_10_CSR_0_TRIG_SEL_FIELD                      _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_10_CSR_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_10_CSR_0_TRIG_SEL_RANGE                      26:22
#define APBDMACHAN_CHANNEL_10_CSR_0_TRIG_SEL_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_10_CSR_0_TRIG_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_TRIG_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_10_CSR_0_TRIG_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_TRIG_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_TRIG_SEL_NA1                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_10_CSR_0_TRIG_SEL_SMP24                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_10_CSR_0_TRIG_SEL_SMP25                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_10_CSR_0_TRIG_SEL_SMP26                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_10_CSR_0_TRIG_SEL_SMP27                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_10_CSR_0_TRIG_SEL_XRQ_A                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_10_CSR_0_TRIG_SEL_XRQ_B                      _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_10_CSR_0_TRIG_SEL_TMR1                       _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_10_CSR_0_TRIG_SEL_TMR2                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_10_CSR_0_TRIG_SEL_APB_0                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_10_CSR_0_TRIG_SEL_APB_1                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_10_CSR_0_TRIG_SEL_APB_2                      _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_10_CSR_0_TRIG_SEL_APB_3                      _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_10_CSR_0_TRIG_SEL_APB_4                      _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_10_CSR_0_TRIG_SEL_APB_5                      _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_10_CSR_0_TRIG_SEL_APB_6                      _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_10_CSR_0_TRIG_SEL_APB_7                      _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_10_CSR_0_TRIG_SEL_APB_8                      _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_10_CSR_0_TRIG_SEL_APB_9                      _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_10_CSR_0_TRIG_SEL_APB_10                     _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_10_CSR_0_TRIG_SEL_APB_11                     _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_10_CSR_0_TRIG_SEL_APB_12                     _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_10_CSR_0_TRIG_SEL_APB_13                     _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_10_CSR_0_TRIG_SEL_APB_14                     _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_10_CSR_0_TRIG_SEL_APB_15                     _MK_ENUM_CONST(24)

#define APBDMACHAN_CHANNEL_10_CSR_0_FLOW_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_10_CSR_0_FLOW_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_10_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_10_CSR_0_FLOW_RANGE                  21:21
#define APBDMACHAN_CHANNEL_10_CSR_0_FLOW_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_10_CSR_0_FLOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_FLOW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_10_CSR_0_FLOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_FLOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_FLOW_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_10_CSR_0_FLOW_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_RANGE                       20:16
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_CNTR_REQ                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_APBIF_CH0                   _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_APBIF_CH1                   _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_APBIF_CH2                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_APBIF_CH3                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_HSI                 _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_NA6                 _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_NA7                 _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_UART_A                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_UART_B                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_UART_C                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_DTV                 _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_NA12                        _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_NA13                        _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_NA14                        _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_SL2B1                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_SL2B2                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_SL2B3                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_SL2B4                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_UART_D                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_UART_E                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_I2C                 _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_I2C2                        _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_I2C3                        _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_DVC_I2C                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_OWR                 _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_I2C4                        _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_SL2B5                       _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_SL2B6                       _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_NA29                        _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_NA30                        _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_NA31                        _MK_ENUM_CONST(31)

#define APBDMACHAN_CHANNEL_10_CSR_0_WCOUNT_SHIFT                        _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_10_CSR_0_WCOUNT_FIELD                        _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_10_CSR_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_10_CSR_0_WCOUNT_RANGE                        15:2
#define APBDMACHAN_CHANNEL_10_CSR_0_WCOUNT_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_10_CSR_0_WCOUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_WCOUNT_DEFAULT_MASK                 _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_10_CSR_0_WCOUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_WCOUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_10_STA_0  
#define APBDMACHAN_CHANNEL_10_STA_0                     _MK_ADDR_CONST(0x144)
#define APBDMACHAN_CHANNEL_10_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_10_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_10_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_STA_0_RESET_MASK                  _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_10_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_STA_0_READ_MASK                   _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_10_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_10_STA_0_BSY_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_10_STA_0_BSY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_10_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_10_STA_0_BSY_RANGE                   31:31
#define APBDMACHAN_CHANNEL_10_STA_0_BSY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_10_STA_0_BSY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_STA_0_BSY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_10_STA_0_BSY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_STA_0_BSY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_STA_0_BSY_WAIT                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_10_STA_0_BSY_ACTIVE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_10_STA_0_ISE_EOC_SHIFT                       _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_10_STA_0_ISE_EOC_FIELD                       _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_10_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_10_STA_0_ISE_EOC_RANGE                       30:30
#define APBDMACHAN_CHANNEL_10_STA_0_ISE_EOC_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_10_STA_0_ISE_EOC_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_STA_0_ISE_EOC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_10_STA_0_ISE_EOC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_STA_0_ISE_EOC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_STA_0_ISE_EOC_NO_INTR                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_10_STA_0_ISE_EOC_INTR                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_10_STA_0_HALT_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_10_STA_0_HALT_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_10_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_10_STA_0_HALT_RANGE                  29:29
#define APBDMACHAN_CHANNEL_10_STA_0_HALT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_10_STA_0_HALT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_STA_0_HALT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_10_STA_0_HALT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_STA_0_HALT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_STA_0_HALT_NO_HALT                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_10_STA_0_HALT_HALT                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_10_STA_0_PING_PONG_STA_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_10_STA_0_PING_PONG_STA_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_10_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_10_STA_0_PING_PONG_STA_RANGE                 28:28
#define APBDMACHAN_CHANNEL_10_STA_0_PING_PONG_STA_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_10_STA_0_PING_PONG_STA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_STA_0_PING_PONG_STA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_10_STA_0_PING_PONG_STA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_STA_0_PING_PONG_STA_PING_INTR_STA                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_10_STA_0_PING_PONG_STA_PONG_INTR_STA                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_10_STA_0_COUNT_SHIFT                 _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_10_STA_0_COUNT_FIELD                 _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_10_STA_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_10_STA_0_COUNT_RANGE                 15:2
#define APBDMACHAN_CHANNEL_10_STA_0_COUNT_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_10_STA_0_COUNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_STA_0_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_10_STA_0_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_STA_0_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_10_DMA_BYTE_STA_0  
#define APBDMACHAN_CHANNEL_10_DMA_BYTE_STA_0                    _MK_ADDR_CONST(0x148)
#define APBDMACHAN_CHANNEL_10_DMA_BYTE_STA_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_10_DMA_BYTE_STA_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_10_DMA_BYTE_STA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_DMA_BYTE_STA_0_RESET_MASK                         _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_10_DMA_BYTE_STA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_DMA_BYTE_STA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_DMA_BYTE_STA_0_READ_MASK                  _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_10_DMA_BYTE_STA_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_10_DMA_BYTE_STA_0_DMA_COUNT_FIELD                    _MK_FIELD_CONST(0x3ffffff, APBDMACHAN_CHANNEL_10_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_10_DMA_BYTE_STA_0_DMA_COUNT_RANGE                    25:0
#define APBDMACHAN_CHANNEL_10_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_10_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_10_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 332 [0x14c] 

// Register APBDMACHAN_CHANNEL_10_AHB_PTR_0  
#define APBDMACHAN_CHANNEL_10_AHB_PTR_0                 _MK_ADDR_CONST(0x150)
#define APBDMACHAN_CHANNEL_10_AHB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_10_AHB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_10_AHB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_AHB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_10_AHB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_AHB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_AHB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_10_AHB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_10_AHB_PTR_0_AHB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_10_AHB_PTR_0_AHB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_10_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_10_AHB_PTR_0_AHB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_10_AHB_PTR_0_AHB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_10_AHB_PTR_0_AHB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_10_AHB_PTR_0_AHB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_10_AHB_SEQ_0  
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0                 _MK_ADDR_CONST(0x154)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_INTR_ENB_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_INTR_ENB_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_10_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_INTR_ENB_RANGE                  31:31
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_INTR_ENB_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_INTR_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_INTR_ENB_CPU                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_INTR_ENB_COP                    _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BURST_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BURST_FIELD                 _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BURST_RANGE                 26:24
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BURST_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BURST_DEFAULT                       _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                      _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_DBL_BUF_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_DBL_BUF_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_10_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_DBL_BUF_RANGE                   19:19
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_DBL_BUF_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_DBL_BUF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_10_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_WRAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                  _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_10_APB_PTR_0  
#define APBDMACHAN_CHANNEL_10_APB_PTR_0                 _MK_ADDR_CONST(0x158)
#define APBDMACHAN_CHANNEL_10_APB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_10_APB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_10_APB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_APB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_10_APB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_APB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_APB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_10_APB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_10_APB_PTR_0_APB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_10_APB_PTR_0_APB_BASE_FIELD                  _MK_FIELD_CONST(0x3ffff, APBDMACHAN_CHANNEL_10_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_10_APB_PTR_0_APB_BASE_RANGE                  19:2
#define APBDMACHAN_CHANNEL_10_APB_PTR_0_APB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_10_APB_PTR_0_APB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_APB_PTR_0_APB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3ffff)
#define APBDMACHAN_CHANNEL_10_APB_PTR_0_APB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_10_APB_SEQ_0  
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0                 _MK_ADDR_CONST(0x15c)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_ADDR_WRAP_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_ADDR_WRAP_RANGE                     18:16
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_11_CSR_0  
#define APBDMACHAN_CHANNEL_11_CSR_0                     _MK_ADDR_CONST(0x160)
#define APBDMACHAN_CHANNEL_11_CSR_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_11_CSR_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_11_CSR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_RESET_MASK                  _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_11_CSR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_READ_MASK                   _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_11_CSR_0_WRITE_MASK                  _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_11_CSR_0_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_11_CSR_0_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_11_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_11_CSR_0_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_11_CSR_0_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_11_CSR_0_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_11_CSR_0_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_ENB_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_11_CSR_0_ENB_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_11_CSR_0_IE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_11_CSR_0_IE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_11_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_11_CSR_0_IE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_11_CSR_0_IE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_11_CSR_0_IE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_IE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_11_CSR_0_IE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_IE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_IE_EOC_DISABLE                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_11_CSR_0_IE_EOC_ENABLE                       _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_11_CSR_0_HOLD_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_11_CSR_0_HOLD_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_11_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_11_CSR_0_HOLD_RANGE                  29:29
#define APBDMACHAN_CHANNEL_11_CSR_0_HOLD_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_11_CSR_0_HOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_HOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_11_CSR_0_HOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_HOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_HOLD_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_11_CSR_0_HOLD_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_11_CSR_0_DIR_SHIFT                   _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_11_CSR_0_DIR_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_11_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_11_CSR_0_DIR_RANGE                   28:28
#define APBDMACHAN_CHANNEL_11_CSR_0_DIR_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_11_CSR_0_DIR_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_DIR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_11_CSR_0_DIR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_DIR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_DIR_AHB_WRITE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_11_CSR_0_DIR_AHB_READ                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_11_CSR_0_ONCE_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_11_CSR_0_ONCE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_11_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_11_CSR_0_ONCE_RANGE                  27:27
#define APBDMACHAN_CHANNEL_11_CSR_0_ONCE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_11_CSR_0_ONCE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_ONCE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_11_CSR_0_ONCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_ONCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_ONCE_MULTIPLE_BLOCK                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_11_CSR_0_ONCE_SINGLE_BLOCK                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_11_CSR_0_TRIG_SEL_SHIFT                      _MK_SHIFT_CONST(22)
#define APBDMACHAN_CHANNEL_11_CSR_0_TRIG_SEL_FIELD                      _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_11_CSR_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_11_CSR_0_TRIG_SEL_RANGE                      26:22
#define APBDMACHAN_CHANNEL_11_CSR_0_TRIG_SEL_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_11_CSR_0_TRIG_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_TRIG_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_11_CSR_0_TRIG_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_TRIG_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_TRIG_SEL_NA1                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_11_CSR_0_TRIG_SEL_SMP24                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_11_CSR_0_TRIG_SEL_SMP25                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_11_CSR_0_TRIG_SEL_SMP26                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_11_CSR_0_TRIG_SEL_SMP27                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_11_CSR_0_TRIG_SEL_XRQ_A                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_11_CSR_0_TRIG_SEL_XRQ_B                      _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_11_CSR_0_TRIG_SEL_TMR1                       _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_11_CSR_0_TRIG_SEL_TMR2                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_11_CSR_0_TRIG_SEL_APB_0                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_11_CSR_0_TRIG_SEL_APB_1                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_11_CSR_0_TRIG_SEL_APB_2                      _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_11_CSR_0_TRIG_SEL_APB_3                      _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_11_CSR_0_TRIG_SEL_APB_4                      _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_11_CSR_0_TRIG_SEL_APB_5                      _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_11_CSR_0_TRIG_SEL_APB_6                      _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_11_CSR_0_TRIG_SEL_APB_7                      _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_11_CSR_0_TRIG_SEL_APB_8                      _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_11_CSR_0_TRIG_SEL_APB_9                      _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_11_CSR_0_TRIG_SEL_APB_10                     _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_11_CSR_0_TRIG_SEL_APB_11                     _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_11_CSR_0_TRIG_SEL_APB_12                     _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_11_CSR_0_TRIG_SEL_APB_13                     _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_11_CSR_0_TRIG_SEL_APB_14                     _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_11_CSR_0_TRIG_SEL_APB_15                     _MK_ENUM_CONST(24)

#define APBDMACHAN_CHANNEL_11_CSR_0_FLOW_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_11_CSR_0_FLOW_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_11_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_11_CSR_0_FLOW_RANGE                  21:21
#define APBDMACHAN_CHANNEL_11_CSR_0_FLOW_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_11_CSR_0_FLOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_FLOW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_11_CSR_0_FLOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_FLOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_FLOW_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_11_CSR_0_FLOW_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_RANGE                       20:16
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_CNTR_REQ                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_APBIF_CH0                   _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_APBIF_CH1                   _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_APBIF_CH2                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_APBIF_CH3                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_HSI                 _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_NA6                 _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_NA7                 _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_UART_A                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_UART_B                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_UART_C                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_DTV                 _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_NA12                        _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_NA13                        _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_NA14                        _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_SL2B1                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_SL2B2                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_SL2B3                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_SL2B4                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_UART_D                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_UART_E                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_I2C                 _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_I2C2                        _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_I2C3                        _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_DVC_I2C                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_OWR                 _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_I2C4                        _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_SL2B5                       _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_SL2B6                       _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_NA29                        _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_NA30                        _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_NA31                        _MK_ENUM_CONST(31)

#define APBDMACHAN_CHANNEL_11_CSR_0_WCOUNT_SHIFT                        _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_11_CSR_0_WCOUNT_FIELD                        _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_11_CSR_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_11_CSR_0_WCOUNT_RANGE                        15:2
#define APBDMACHAN_CHANNEL_11_CSR_0_WCOUNT_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_11_CSR_0_WCOUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_WCOUNT_DEFAULT_MASK                 _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_11_CSR_0_WCOUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_WCOUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_11_STA_0  
#define APBDMACHAN_CHANNEL_11_STA_0                     _MK_ADDR_CONST(0x164)
#define APBDMACHAN_CHANNEL_11_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_11_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_11_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_STA_0_RESET_MASK                  _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_11_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_STA_0_READ_MASK                   _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_11_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_11_STA_0_BSY_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_11_STA_0_BSY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_11_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_11_STA_0_BSY_RANGE                   31:31
#define APBDMACHAN_CHANNEL_11_STA_0_BSY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_11_STA_0_BSY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_STA_0_BSY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_11_STA_0_BSY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_STA_0_BSY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_STA_0_BSY_WAIT                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_11_STA_0_BSY_ACTIVE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_11_STA_0_ISE_EOC_SHIFT                       _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_11_STA_0_ISE_EOC_FIELD                       _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_11_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_11_STA_0_ISE_EOC_RANGE                       30:30
#define APBDMACHAN_CHANNEL_11_STA_0_ISE_EOC_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_11_STA_0_ISE_EOC_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_STA_0_ISE_EOC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_11_STA_0_ISE_EOC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_STA_0_ISE_EOC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_STA_0_ISE_EOC_NO_INTR                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_11_STA_0_ISE_EOC_INTR                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_11_STA_0_HALT_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_11_STA_0_HALT_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_11_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_11_STA_0_HALT_RANGE                  29:29
#define APBDMACHAN_CHANNEL_11_STA_0_HALT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_11_STA_0_HALT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_STA_0_HALT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_11_STA_0_HALT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_STA_0_HALT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_STA_0_HALT_NO_HALT                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_11_STA_0_HALT_HALT                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_11_STA_0_PING_PONG_STA_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_11_STA_0_PING_PONG_STA_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_11_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_11_STA_0_PING_PONG_STA_RANGE                 28:28
#define APBDMACHAN_CHANNEL_11_STA_0_PING_PONG_STA_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_11_STA_0_PING_PONG_STA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_STA_0_PING_PONG_STA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_11_STA_0_PING_PONG_STA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_STA_0_PING_PONG_STA_PING_INTR_STA                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_11_STA_0_PING_PONG_STA_PONG_INTR_STA                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_11_STA_0_COUNT_SHIFT                 _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_11_STA_0_COUNT_FIELD                 _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_11_STA_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_11_STA_0_COUNT_RANGE                 15:2
#define APBDMACHAN_CHANNEL_11_STA_0_COUNT_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_11_STA_0_COUNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_STA_0_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_11_STA_0_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_STA_0_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_11_DMA_BYTE_STA_0  
#define APBDMACHAN_CHANNEL_11_DMA_BYTE_STA_0                    _MK_ADDR_CONST(0x168)
#define APBDMACHAN_CHANNEL_11_DMA_BYTE_STA_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_11_DMA_BYTE_STA_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_11_DMA_BYTE_STA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_DMA_BYTE_STA_0_RESET_MASK                         _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_11_DMA_BYTE_STA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_DMA_BYTE_STA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_DMA_BYTE_STA_0_READ_MASK                  _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_11_DMA_BYTE_STA_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_11_DMA_BYTE_STA_0_DMA_COUNT_FIELD                    _MK_FIELD_CONST(0x3ffffff, APBDMACHAN_CHANNEL_11_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_11_DMA_BYTE_STA_0_DMA_COUNT_RANGE                    25:0
#define APBDMACHAN_CHANNEL_11_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_11_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_11_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 364 [0x16c] 

// Register APBDMACHAN_CHANNEL_11_AHB_PTR_0  
#define APBDMACHAN_CHANNEL_11_AHB_PTR_0                 _MK_ADDR_CONST(0x170)
#define APBDMACHAN_CHANNEL_11_AHB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_11_AHB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_11_AHB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_AHB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_11_AHB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_AHB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_AHB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_11_AHB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_11_AHB_PTR_0_AHB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_11_AHB_PTR_0_AHB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_11_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_11_AHB_PTR_0_AHB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_11_AHB_PTR_0_AHB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_11_AHB_PTR_0_AHB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_11_AHB_PTR_0_AHB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_11_AHB_SEQ_0  
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0                 _MK_ADDR_CONST(0x174)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_INTR_ENB_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_INTR_ENB_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_11_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_INTR_ENB_RANGE                  31:31
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_INTR_ENB_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_INTR_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_INTR_ENB_CPU                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_INTR_ENB_COP                    _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BURST_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BURST_FIELD                 _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BURST_RANGE                 26:24
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BURST_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BURST_DEFAULT                       _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                      _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_DBL_BUF_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_DBL_BUF_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_11_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_DBL_BUF_RANGE                   19:19
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_DBL_BUF_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_DBL_BUF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_11_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_WRAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                  _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_11_APB_PTR_0  
#define APBDMACHAN_CHANNEL_11_APB_PTR_0                 _MK_ADDR_CONST(0x178)
#define APBDMACHAN_CHANNEL_11_APB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_11_APB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_11_APB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_APB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_11_APB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_APB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_APB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_11_APB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_11_APB_PTR_0_APB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_11_APB_PTR_0_APB_BASE_FIELD                  _MK_FIELD_CONST(0x3ffff, APBDMACHAN_CHANNEL_11_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_11_APB_PTR_0_APB_BASE_RANGE                  19:2
#define APBDMACHAN_CHANNEL_11_APB_PTR_0_APB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_11_APB_PTR_0_APB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_APB_PTR_0_APB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3ffff)
#define APBDMACHAN_CHANNEL_11_APB_PTR_0_APB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_11_APB_SEQ_0  
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0                 _MK_ADDR_CONST(0x17c)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_ADDR_WRAP_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_ADDR_WRAP_RANGE                     18:16
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_12_CSR_0  
#define APBDMACHAN_CHANNEL_12_CSR_0                     _MK_ADDR_CONST(0x180)
#define APBDMACHAN_CHANNEL_12_CSR_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_12_CSR_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_12_CSR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_RESET_MASK                  _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_12_CSR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_READ_MASK                   _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_12_CSR_0_WRITE_MASK                  _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_12_CSR_0_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_12_CSR_0_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_12_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_12_CSR_0_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_12_CSR_0_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_12_CSR_0_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_12_CSR_0_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_ENB_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_12_CSR_0_ENB_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_12_CSR_0_IE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_12_CSR_0_IE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_12_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_12_CSR_0_IE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_12_CSR_0_IE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_12_CSR_0_IE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_IE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_12_CSR_0_IE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_IE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_IE_EOC_DISABLE                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_12_CSR_0_IE_EOC_ENABLE                       _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_12_CSR_0_HOLD_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_12_CSR_0_HOLD_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_12_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_12_CSR_0_HOLD_RANGE                  29:29
#define APBDMACHAN_CHANNEL_12_CSR_0_HOLD_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_12_CSR_0_HOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_HOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_12_CSR_0_HOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_HOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_HOLD_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_12_CSR_0_HOLD_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_12_CSR_0_DIR_SHIFT                   _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_12_CSR_0_DIR_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_12_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_12_CSR_0_DIR_RANGE                   28:28
#define APBDMACHAN_CHANNEL_12_CSR_0_DIR_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_12_CSR_0_DIR_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_DIR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_12_CSR_0_DIR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_DIR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_DIR_AHB_WRITE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_12_CSR_0_DIR_AHB_READ                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_12_CSR_0_ONCE_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_12_CSR_0_ONCE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_12_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_12_CSR_0_ONCE_RANGE                  27:27
#define APBDMACHAN_CHANNEL_12_CSR_0_ONCE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_12_CSR_0_ONCE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_ONCE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_12_CSR_0_ONCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_ONCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_ONCE_MULTIPLE_BLOCK                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_12_CSR_0_ONCE_SINGLE_BLOCK                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_12_CSR_0_TRIG_SEL_SHIFT                      _MK_SHIFT_CONST(22)
#define APBDMACHAN_CHANNEL_12_CSR_0_TRIG_SEL_FIELD                      _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_12_CSR_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_12_CSR_0_TRIG_SEL_RANGE                      26:22
#define APBDMACHAN_CHANNEL_12_CSR_0_TRIG_SEL_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_12_CSR_0_TRIG_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_TRIG_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_12_CSR_0_TRIG_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_TRIG_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_TRIG_SEL_NA1                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_12_CSR_0_TRIG_SEL_SMP24                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_12_CSR_0_TRIG_SEL_SMP25                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_12_CSR_0_TRIG_SEL_SMP26                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_12_CSR_0_TRIG_SEL_SMP27                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_12_CSR_0_TRIG_SEL_XRQ_A                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_12_CSR_0_TRIG_SEL_XRQ_B                      _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_12_CSR_0_TRIG_SEL_TMR1                       _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_12_CSR_0_TRIG_SEL_TMR2                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_12_CSR_0_TRIG_SEL_APB_0                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_12_CSR_0_TRIG_SEL_APB_1                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_12_CSR_0_TRIG_SEL_APB_2                      _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_12_CSR_0_TRIG_SEL_APB_3                      _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_12_CSR_0_TRIG_SEL_APB_4                      _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_12_CSR_0_TRIG_SEL_APB_5                      _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_12_CSR_0_TRIG_SEL_APB_6                      _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_12_CSR_0_TRIG_SEL_APB_7                      _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_12_CSR_0_TRIG_SEL_APB_8                      _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_12_CSR_0_TRIG_SEL_APB_9                      _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_12_CSR_0_TRIG_SEL_APB_10                     _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_12_CSR_0_TRIG_SEL_APB_11                     _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_12_CSR_0_TRIG_SEL_APB_12                     _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_12_CSR_0_TRIG_SEL_APB_13                     _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_12_CSR_0_TRIG_SEL_APB_14                     _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_12_CSR_0_TRIG_SEL_APB_15                     _MK_ENUM_CONST(24)

#define APBDMACHAN_CHANNEL_12_CSR_0_FLOW_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_12_CSR_0_FLOW_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_12_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_12_CSR_0_FLOW_RANGE                  21:21
#define APBDMACHAN_CHANNEL_12_CSR_0_FLOW_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_12_CSR_0_FLOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_FLOW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_12_CSR_0_FLOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_FLOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_FLOW_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_12_CSR_0_FLOW_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_RANGE                       20:16
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_CNTR_REQ                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_APBIF_CH0                   _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_APBIF_CH1                   _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_APBIF_CH2                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_APBIF_CH3                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_HSI                 _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_NA6                 _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_NA7                 _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_UART_A                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_UART_B                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_UART_C                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_DTV                 _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_NA12                        _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_NA13                        _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_NA14                        _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_SL2B1                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_SL2B2                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_SL2B3                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_SL2B4                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_UART_D                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_UART_E                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_I2C                 _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_I2C2                        _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_I2C3                        _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_DVC_I2C                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_OWR                 _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_I2C4                        _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_SL2B5                       _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_SL2B6                       _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_NA29                        _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_NA30                        _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_NA31                        _MK_ENUM_CONST(31)

#define APBDMACHAN_CHANNEL_12_CSR_0_WCOUNT_SHIFT                        _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_12_CSR_0_WCOUNT_FIELD                        _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_12_CSR_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_12_CSR_0_WCOUNT_RANGE                        15:2
#define APBDMACHAN_CHANNEL_12_CSR_0_WCOUNT_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_12_CSR_0_WCOUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_WCOUNT_DEFAULT_MASK                 _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_12_CSR_0_WCOUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_WCOUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_12_STA_0  
#define APBDMACHAN_CHANNEL_12_STA_0                     _MK_ADDR_CONST(0x184)
#define APBDMACHAN_CHANNEL_12_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_12_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_12_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_STA_0_RESET_MASK                  _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_12_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_STA_0_READ_MASK                   _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_12_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_12_STA_0_BSY_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_12_STA_0_BSY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_12_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_12_STA_0_BSY_RANGE                   31:31
#define APBDMACHAN_CHANNEL_12_STA_0_BSY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_12_STA_0_BSY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_STA_0_BSY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_12_STA_0_BSY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_STA_0_BSY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_STA_0_BSY_WAIT                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_12_STA_0_BSY_ACTIVE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_12_STA_0_ISE_EOC_SHIFT                       _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_12_STA_0_ISE_EOC_FIELD                       _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_12_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_12_STA_0_ISE_EOC_RANGE                       30:30
#define APBDMACHAN_CHANNEL_12_STA_0_ISE_EOC_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_12_STA_0_ISE_EOC_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_STA_0_ISE_EOC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_12_STA_0_ISE_EOC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_STA_0_ISE_EOC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_STA_0_ISE_EOC_NO_INTR                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_12_STA_0_ISE_EOC_INTR                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_12_STA_0_HALT_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_12_STA_0_HALT_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_12_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_12_STA_0_HALT_RANGE                  29:29
#define APBDMACHAN_CHANNEL_12_STA_0_HALT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_12_STA_0_HALT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_STA_0_HALT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_12_STA_0_HALT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_STA_0_HALT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_STA_0_HALT_NO_HALT                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_12_STA_0_HALT_HALT                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_12_STA_0_PING_PONG_STA_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_12_STA_0_PING_PONG_STA_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_12_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_12_STA_0_PING_PONG_STA_RANGE                 28:28
#define APBDMACHAN_CHANNEL_12_STA_0_PING_PONG_STA_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_12_STA_0_PING_PONG_STA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_STA_0_PING_PONG_STA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_12_STA_0_PING_PONG_STA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_STA_0_PING_PONG_STA_PING_INTR_STA                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_12_STA_0_PING_PONG_STA_PONG_INTR_STA                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_12_STA_0_COUNT_SHIFT                 _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_12_STA_0_COUNT_FIELD                 _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_12_STA_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_12_STA_0_COUNT_RANGE                 15:2
#define APBDMACHAN_CHANNEL_12_STA_0_COUNT_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_12_STA_0_COUNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_STA_0_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_12_STA_0_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_STA_0_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_12_DMA_BYTE_STA_0  
#define APBDMACHAN_CHANNEL_12_DMA_BYTE_STA_0                    _MK_ADDR_CONST(0x188)
#define APBDMACHAN_CHANNEL_12_DMA_BYTE_STA_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_12_DMA_BYTE_STA_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_12_DMA_BYTE_STA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_DMA_BYTE_STA_0_RESET_MASK                         _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_12_DMA_BYTE_STA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_DMA_BYTE_STA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_DMA_BYTE_STA_0_READ_MASK                  _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_12_DMA_BYTE_STA_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_12_DMA_BYTE_STA_0_DMA_COUNT_FIELD                    _MK_FIELD_CONST(0x3ffffff, APBDMACHAN_CHANNEL_12_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_12_DMA_BYTE_STA_0_DMA_COUNT_RANGE                    25:0
#define APBDMACHAN_CHANNEL_12_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_12_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_12_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 396 [0x18c] 

// Register APBDMACHAN_CHANNEL_12_AHB_PTR_0  
#define APBDMACHAN_CHANNEL_12_AHB_PTR_0                 _MK_ADDR_CONST(0x190)
#define APBDMACHAN_CHANNEL_12_AHB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_12_AHB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_12_AHB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_AHB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_12_AHB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_AHB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_AHB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_12_AHB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_12_AHB_PTR_0_AHB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_12_AHB_PTR_0_AHB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_12_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_12_AHB_PTR_0_AHB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_12_AHB_PTR_0_AHB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_12_AHB_PTR_0_AHB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_12_AHB_PTR_0_AHB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_12_AHB_SEQ_0  
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0                 _MK_ADDR_CONST(0x194)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_INTR_ENB_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_INTR_ENB_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_12_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_INTR_ENB_RANGE                  31:31
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_INTR_ENB_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_INTR_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_INTR_ENB_CPU                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_INTR_ENB_COP                    _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BURST_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BURST_FIELD                 _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BURST_RANGE                 26:24
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BURST_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BURST_DEFAULT                       _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                      _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_DBL_BUF_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_DBL_BUF_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_12_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_DBL_BUF_RANGE                   19:19
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_DBL_BUF_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_DBL_BUF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_12_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_WRAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                  _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_12_APB_PTR_0  
#define APBDMACHAN_CHANNEL_12_APB_PTR_0                 _MK_ADDR_CONST(0x198)
#define APBDMACHAN_CHANNEL_12_APB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_12_APB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_12_APB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_APB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_12_APB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_APB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_APB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_12_APB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_12_APB_PTR_0_APB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_12_APB_PTR_0_APB_BASE_FIELD                  _MK_FIELD_CONST(0x3ffff, APBDMACHAN_CHANNEL_12_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_12_APB_PTR_0_APB_BASE_RANGE                  19:2
#define APBDMACHAN_CHANNEL_12_APB_PTR_0_APB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_12_APB_PTR_0_APB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_APB_PTR_0_APB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3ffff)
#define APBDMACHAN_CHANNEL_12_APB_PTR_0_APB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_12_APB_SEQ_0  
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0                 _MK_ADDR_CONST(0x19c)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_ADDR_WRAP_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_ADDR_WRAP_RANGE                     18:16
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_13_CSR_0  
#define APBDMACHAN_CHANNEL_13_CSR_0                     _MK_ADDR_CONST(0x1a0)
#define APBDMACHAN_CHANNEL_13_CSR_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_13_CSR_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_13_CSR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_RESET_MASK                  _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_13_CSR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_READ_MASK                   _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_13_CSR_0_WRITE_MASK                  _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_13_CSR_0_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_13_CSR_0_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_13_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_13_CSR_0_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_13_CSR_0_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_13_CSR_0_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_13_CSR_0_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_ENB_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_13_CSR_0_ENB_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_13_CSR_0_IE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_13_CSR_0_IE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_13_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_13_CSR_0_IE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_13_CSR_0_IE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_13_CSR_0_IE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_IE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_13_CSR_0_IE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_IE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_IE_EOC_DISABLE                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_13_CSR_0_IE_EOC_ENABLE                       _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_13_CSR_0_HOLD_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_13_CSR_0_HOLD_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_13_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_13_CSR_0_HOLD_RANGE                  29:29
#define APBDMACHAN_CHANNEL_13_CSR_0_HOLD_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_13_CSR_0_HOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_HOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_13_CSR_0_HOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_HOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_HOLD_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_13_CSR_0_HOLD_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_13_CSR_0_DIR_SHIFT                   _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_13_CSR_0_DIR_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_13_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_13_CSR_0_DIR_RANGE                   28:28
#define APBDMACHAN_CHANNEL_13_CSR_0_DIR_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_13_CSR_0_DIR_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_DIR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_13_CSR_0_DIR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_DIR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_DIR_AHB_WRITE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_13_CSR_0_DIR_AHB_READ                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_13_CSR_0_ONCE_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_13_CSR_0_ONCE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_13_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_13_CSR_0_ONCE_RANGE                  27:27
#define APBDMACHAN_CHANNEL_13_CSR_0_ONCE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_13_CSR_0_ONCE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_ONCE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_13_CSR_0_ONCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_ONCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_ONCE_MULTIPLE_BLOCK                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_13_CSR_0_ONCE_SINGLE_BLOCK                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_13_CSR_0_TRIG_SEL_SHIFT                      _MK_SHIFT_CONST(22)
#define APBDMACHAN_CHANNEL_13_CSR_0_TRIG_SEL_FIELD                      _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_13_CSR_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_13_CSR_0_TRIG_SEL_RANGE                      26:22
#define APBDMACHAN_CHANNEL_13_CSR_0_TRIG_SEL_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_13_CSR_0_TRIG_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_TRIG_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_13_CSR_0_TRIG_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_TRIG_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_TRIG_SEL_NA1                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_13_CSR_0_TRIG_SEL_SMP24                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_13_CSR_0_TRIG_SEL_SMP25                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_13_CSR_0_TRIG_SEL_SMP26                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_13_CSR_0_TRIG_SEL_SMP27                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_13_CSR_0_TRIG_SEL_XRQ_A                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_13_CSR_0_TRIG_SEL_XRQ_B                      _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_13_CSR_0_TRIG_SEL_TMR1                       _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_13_CSR_0_TRIG_SEL_TMR2                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_13_CSR_0_TRIG_SEL_APB_0                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_13_CSR_0_TRIG_SEL_APB_1                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_13_CSR_0_TRIG_SEL_APB_2                      _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_13_CSR_0_TRIG_SEL_APB_3                      _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_13_CSR_0_TRIG_SEL_APB_4                      _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_13_CSR_0_TRIG_SEL_APB_5                      _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_13_CSR_0_TRIG_SEL_APB_6                      _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_13_CSR_0_TRIG_SEL_APB_7                      _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_13_CSR_0_TRIG_SEL_APB_8                      _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_13_CSR_0_TRIG_SEL_APB_9                      _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_13_CSR_0_TRIG_SEL_APB_10                     _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_13_CSR_0_TRIG_SEL_APB_11                     _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_13_CSR_0_TRIG_SEL_APB_12                     _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_13_CSR_0_TRIG_SEL_APB_13                     _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_13_CSR_0_TRIG_SEL_APB_14                     _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_13_CSR_0_TRIG_SEL_APB_15                     _MK_ENUM_CONST(24)

#define APBDMACHAN_CHANNEL_13_CSR_0_FLOW_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_13_CSR_0_FLOW_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_13_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_13_CSR_0_FLOW_RANGE                  21:21
#define APBDMACHAN_CHANNEL_13_CSR_0_FLOW_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_13_CSR_0_FLOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_FLOW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_13_CSR_0_FLOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_FLOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_FLOW_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_13_CSR_0_FLOW_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_RANGE                       20:16
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_CNTR_REQ                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_APBIF_CH0                   _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_APBIF_CH1                   _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_APBIF_CH2                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_APBIF_CH3                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_HSI                 _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_NA6                 _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_NA7                 _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_UART_A                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_UART_B                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_UART_C                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_DTV                 _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_NA12                        _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_NA13                        _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_NA14                        _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_SL2B1                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_SL2B2                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_SL2B3                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_SL2B4                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_UART_D                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_UART_E                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_I2C                 _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_I2C2                        _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_I2C3                        _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_DVC_I2C                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_OWR                 _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_I2C4                        _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_SL2B5                       _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_SL2B6                       _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_NA29                        _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_NA30                        _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_NA31                        _MK_ENUM_CONST(31)

#define APBDMACHAN_CHANNEL_13_CSR_0_WCOUNT_SHIFT                        _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_13_CSR_0_WCOUNT_FIELD                        _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_13_CSR_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_13_CSR_0_WCOUNT_RANGE                        15:2
#define APBDMACHAN_CHANNEL_13_CSR_0_WCOUNT_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_13_CSR_0_WCOUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_WCOUNT_DEFAULT_MASK                 _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_13_CSR_0_WCOUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_WCOUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_13_STA_0  
#define APBDMACHAN_CHANNEL_13_STA_0                     _MK_ADDR_CONST(0x1a4)
#define APBDMACHAN_CHANNEL_13_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_13_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_13_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_STA_0_RESET_MASK                  _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_13_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_STA_0_READ_MASK                   _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_13_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_13_STA_0_BSY_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_13_STA_0_BSY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_13_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_13_STA_0_BSY_RANGE                   31:31
#define APBDMACHAN_CHANNEL_13_STA_0_BSY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_13_STA_0_BSY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_STA_0_BSY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_13_STA_0_BSY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_STA_0_BSY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_STA_0_BSY_WAIT                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_13_STA_0_BSY_ACTIVE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_13_STA_0_ISE_EOC_SHIFT                       _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_13_STA_0_ISE_EOC_FIELD                       _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_13_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_13_STA_0_ISE_EOC_RANGE                       30:30
#define APBDMACHAN_CHANNEL_13_STA_0_ISE_EOC_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_13_STA_0_ISE_EOC_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_STA_0_ISE_EOC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_13_STA_0_ISE_EOC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_STA_0_ISE_EOC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_STA_0_ISE_EOC_NO_INTR                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_13_STA_0_ISE_EOC_INTR                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_13_STA_0_HALT_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_13_STA_0_HALT_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_13_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_13_STA_0_HALT_RANGE                  29:29
#define APBDMACHAN_CHANNEL_13_STA_0_HALT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_13_STA_0_HALT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_STA_0_HALT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_13_STA_0_HALT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_STA_0_HALT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_STA_0_HALT_NO_HALT                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_13_STA_0_HALT_HALT                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_13_STA_0_PING_PONG_STA_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_13_STA_0_PING_PONG_STA_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_13_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_13_STA_0_PING_PONG_STA_RANGE                 28:28
#define APBDMACHAN_CHANNEL_13_STA_0_PING_PONG_STA_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_13_STA_0_PING_PONG_STA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_STA_0_PING_PONG_STA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_13_STA_0_PING_PONG_STA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_STA_0_PING_PONG_STA_PING_INTR_STA                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_13_STA_0_PING_PONG_STA_PONG_INTR_STA                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_13_STA_0_COUNT_SHIFT                 _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_13_STA_0_COUNT_FIELD                 _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_13_STA_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_13_STA_0_COUNT_RANGE                 15:2
#define APBDMACHAN_CHANNEL_13_STA_0_COUNT_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_13_STA_0_COUNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_STA_0_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_13_STA_0_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_STA_0_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_13_DMA_BYTE_STA_0  
#define APBDMACHAN_CHANNEL_13_DMA_BYTE_STA_0                    _MK_ADDR_CONST(0x1a8)
#define APBDMACHAN_CHANNEL_13_DMA_BYTE_STA_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_13_DMA_BYTE_STA_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_13_DMA_BYTE_STA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_DMA_BYTE_STA_0_RESET_MASK                         _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_13_DMA_BYTE_STA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_DMA_BYTE_STA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_DMA_BYTE_STA_0_READ_MASK                  _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_13_DMA_BYTE_STA_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_13_DMA_BYTE_STA_0_DMA_COUNT_FIELD                    _MK_FIELD_CONST(0x3ffffff, APBDMACHAN_CHANNEL_13_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_13_DMA_BYTE_STA_0_DMA_COUNT_RANGE                    25:0
#define APBDMACHAN_CHANNEL_13_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_13_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_13_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 428 [0x1ac] 

// Register APBDMACHAN_CHANNEL_13_AHB_PTR_0  
#define APBDMACHAN_CHANNEL_13_AHB_PTR_0                 _MK_ADDR_CONST(0x1b0)
#define APBDMACHAN_CHANNEL_13_AHB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_13_AHB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_13_AHB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_AHB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_13_AHB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_AHB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_AHB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_13_AHB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_13_AHB_PTR_0_AHB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_13_AHB_PTR_0_AHB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_13_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_13_AHB_PTR_0_AHB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_13_AHB_PTR_0_AHB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_13_AHB_PTR_0_AHB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_13_AHB_PTR_0_AHB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_13_AHB_SEQ_0  
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0                 _MK_ADDR_CONST(0x1b4)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_INTR_ENB_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_INTR_ENB_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_13_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_INTR_ENB_RANGE                  31:31
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_INTR_ENB_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_INTR_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_INTR_ENB_CPU                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_INTR_ENB_COP                    _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BURST_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BURST_FIELD                 _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BURST_RANGE                 26:24
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BURST_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BURST_DEFAULT                       _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                      _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_DBL_BUF_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_DBL_BUF_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_13_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_DBL_BUF_RANGE                   19:19
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_DBL_BUF_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_DBL_BUF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_13_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_WRAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                  _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_13_APB_PTR_0  
#define APBDMACHAN_CHANNEL_13_APB_PTR_0                 _MK_ADDR_CONST(0x1b8)
#define APBDMACHAN_CHANNEL_13_APB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_13_APB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_13_APB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_APB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_13_APB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_APB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_APB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_13_APB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_13_APB_PTR_0_APB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_13_APB_PTR_0_APB_BASE_FIELD                  _MK_FIELD_CONST(0x3ffff, APBDMACHAN_CHANNEL_13_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_13_APB_PTR_0_APB_BASE_RANGE                  19:2
#define APBDMACHAN_CHANNEL_13_APB_PTR_0_APB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_13_APB_PTR_0_APB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_APB_PTR_0_APB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3ffff)
#define APBDMACHAN_CHANNEL_13_APB_PTR_0_APB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_13_APB_SEQ_0  
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0                 _MK_ADDR_CONST(0x1bc)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_ADDR_WRAP_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_ADDR_WRAP_RANGE                     18:16
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_14_CSR_0  
#define APBDMACHAN_CHANNEL_14_CSR_0                     _MK_ADDR_CONST(0x1c0)
#define APBDMACHAN_CHANNEL_14_CSR_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_14_CSR_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_14_CSR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_RESET_MASK                  _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_14_CSR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_READ_MASK                   _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_14_CSR_0_WRITE_MASK                  _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_14_CSR_0_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_14_CSR_0_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_14_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_14_CSR_0_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_14_CSR_0_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_14_CSR_0_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_14_CSR_0_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_ENB_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_14_CSR_0_ENB_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_14_CSR_0_IE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_14_CSR_0_IE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_14_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_14_CSR_0_IE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_14_CSR_0_IE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_14_CSR_0_IE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_IE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_14_CSR_0_IE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_IE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_IE_EOC_DISABLE                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_14_CSR_0_IE_EOC_ENABLE                       _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_14_CSR_0_HOLD_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_14_CSR_0_HOLD_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_14_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_14_CSR_0_HOLD_RANGE                  29:29
#define APBDMACHAN_CHANNEL_14_CSR_0_HOLD_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_14_CSR_0_HOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_HOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_14_CSR_0_HOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_HOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_HOLD_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_14_CSR_0_HOLD_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_14_CSR_0_DIR_SHIFT                   _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_14_CSR_0_DIR_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_14_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_14_CSR_0_DIR_RANGE                   28:28
#define APBDMACHAN_CHANNEL_14_CSR_0_DIR_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_14_CSR_0_DIR_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_DIR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_14_CSR_0_DIR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_DIR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_DIR_AHB_WRITE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_14_CSR_0_DIR_AHB_READ                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_14_CSR_0_ONCE_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_14_CSR_0_ONCE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_14_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_14_CSR_0_ONCE_RANGE                  27:27
#define APBDMACHAN_CHANNEL_14_CSR_0_ONCE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_14_CSR_0_ONCE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_ONCE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_14_CSR_0_ONCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_ONCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_ONCE_MULTIPLE_BLOCK                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_14_CSR_0_ONCE_SINGLE_BLOCK                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_14_CSR_0_TRIG_SEL_SHIFT                      _MK_SHIFT_CONST(22)
#define APBDMACHAN_CHANNEL_14_CSR_0_TRIG_SEL_FIELD                      _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_14_CSR_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_14_CSR_0_TRIG_SEL_RANGE                      26:22
#define APBDMACHAN_CHANNEL_14_CSR_0_TRIG_SEL_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_14_CSR_0_TRIG_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_TRIG_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_14_CSR_0_TRIG_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_TRIG_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_TRIG_SEL_NA1                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_14_CSR_0_TRIG_SEL_SMP24                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_14_CSR_0_TRIG_SEL_SMP25                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_14_CSR_0_TRIG_SEL_SMP26                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_14_CSR_0_TRIG_SEL_SMP27                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_14_CSR_0_TRIG_SEL_XRQ_A                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_14_CSR_0_TRIG_SEL_XRQ_B                      _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_14_CSR_0_TRIG_SEL_TMR1                       _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_14_CSR_0_TRIG_SEL_TMR2                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_14_CSR_0_TRIG_SEL_APB_0                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_14_CSR_0_TRIG_SEL_APB_1                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_14_CSR_0_TRIG_SEL_APB_2                      _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_14_CSR_0_TRIG_SEL_APB_3                      _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_14_CSR_0_TRIG_SEL_APB_4                      _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_14_CSR_0_TRIG_SEL_APB_5                      _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_14_CSR_0_TRIG_SEL_APB_6                      _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_14_CSR_0_TRIG_SEL_APB_7                      _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_14_CSR_0_TRIG_SEL_APB_8                      _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_14_CSR_0_TRIG_SEL_APB_9                      _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_14_CSR_0_TRIG_SEL_APB_10                     _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_14_CSR_0_TRIG_SEL_APB_11                     _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_14_CSR_0_TRIG_SEL_APB_12                     _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_14_CSR_0_TRIG_SEL_APB_13                     _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_14_CSR_0_TRIG_SEL_APB_14                     _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_14_CSR_0_TRIG_SEL_APB_15                     _MK_ENUM_CONST(24)

#define APBDMACHAN_CHANNEL_14_CSR_0_FLOW_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_14_CSR_0_FLOW_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_14_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_14_CSR_0_FLOW_RANGE                  21:21
#define APBDMACHAN_CHANNEL_14_CSR_0_FLOW_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_14_CSR_0_FLOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_FLOW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_14_CSR_0_FLOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_FLOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_FLOW_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_14_CSR_0_FLOW_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_RANGE                       20:16
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_CNTR_REQ                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_APBIF_CH0                   _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_APBIF_CH1                   _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_APBIF_CH2                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_APBIF_CH3                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_HSI                 _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_NA6                 _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_NA7                 _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_UART_A                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_UART_B                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_UART_C                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_DTV                 _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_NA12                        _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_NA13                        _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_NA14                        _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_SL2B1                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_SL2B2                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_SL2B3                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_SL2B4                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_UART_D                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_UART_E                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_I2C                 _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_I2C2                        _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_I2C3                        _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_DVC_I2C                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_OWR                 _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_I2C4                        _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_SL2B5                       _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_SL2B6                       _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_NA29                        _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_NA30                        _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_NA31                        _MK_ENUM_CONST(31)

#define APBDMACHAN_CHANNEL_14_CSR_0_WCOUNT_SHIFT                        _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_14_CSR_0_WCOUNT_FIELD                        _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_14_CSR_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_14_CSR_0_WCOUNT_RANGE                        15:2
#define APBDMACHAN_CHANNEL_14_CSR_0_WCOUNT_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_14_CSR_0_WCOUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_WCOUNT_DEFAULT_MASK                 _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_14_CSR_0_WCOUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_WCOUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_14_STA_0  
#define APBDMACHAN_CHANNEL_14_STA_0                     _MK_ADDR_CONST(0x1c4)
#define APBDMACHAN_CHANNEL_14_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_14_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_14_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_STA_0_RESET_MASK                  _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_14_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_STA_0_READ_MASK                   _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_14_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_14_STA_0_BSY_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_14_STA_0_BSY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_14_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_14_STA_0_BSY_RANGE                   31:31
#define APBDMACHAN_CHANNEL_14_STA_0_BSY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_14_STA_0_BSY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_STA_0_BSY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_14_STA_0_BSY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_STA_0_BSY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_STA_0_BSY_WAIT                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_14_STA_0_BSY_ACTIVE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_14_STA_0_ISE_EOC_SHIFT                       _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_14_STA_0_ISE_EOC_FIELD                       _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_14_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_14_STA_0_ISE_EOC_RANGE                       30:30
#define APBDMACHAN_CHANNEL_14_STA_0_ISE_EOC_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_14_STA_0_ISE_EOC_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_STA_0_ISE_EOC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_14_STA_0_ISE_EOC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_STA_0_ISE_EOC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_STA_0_ISE_EOC_NO_INTR                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_14_STA_0_ISE_EOC_INTR                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_14_STA_0_HALT_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_14_STA_0_HALT_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_14_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_14_STA_0_HALT_RANGE                  29:29
#define APBDMACHAN_CHANNEL_14_STA_0_HALT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_14_STA_0_HALT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_STA_0_HALT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_14_STA_0_HALT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_STA_0_HALT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_STA_0_HALT_NO_HALT                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_14_STA_0_HALT_HALT                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_14_STA_0_PING_PONG_STA_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_14_STA_0_PING_PONG_STA_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_14_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_14_STA_0_PING_PONG_STA_RANGE                 28:28
#define APBDMACHAN_CHANNEL_14_STA_0_PING_PONG_STA_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_14_STA_0_PING_PONG_STA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_STA_0_PING_PONG_STA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_14_STA_0_PING_PONG_STA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_STA_0_PING_PONG_STA_PING_INTR_STA                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_14_STA_0_PING_PONG_STA_PONG_INTR_STA                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_14_STA_0_COUNT_SHIFT                 _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_14_STA_0_COUNT_FIELD                 _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_14_STA_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_14_STA_0_COUNT_RANGE                 15:2
#define APBDMACHAN_CHANNEL_14_STA_0_COUNT_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_14_STA_0_COUNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_STA_0_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_14_STA_0_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_STA_0_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_14_DMA_BYTE_STA_0  
#define APBDMACHAN_CHANNEL_14_DMA_BYTE_STA_0                    _MK_ADDR_CONST(0x1c8)
#define APBDMACHAN_CHANNEL_14_DMA_BYTE_STA_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_14_DMA_BYTE_STA_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_14_DMA_BYTE_STA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_DMA_BYTE_STA_0_RESET_MASK                         _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_14_DMA_BYTE_STA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_DMA_BYTE_STA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_DMA_BYTE_STA_0_READ_MASK                  _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_14_DMA_BYTE_STA_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_14_DMA_BYTE_STA_0_DMA_COUNT_FIELD                    _MK_FIELD_CONST(0x3ffffff, APBDMACHAN_CHANNEL_14_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_14_DMA_BYTE_STA_0_DMA_COUNT_RANGE                    25:0
#define APBDMACHAN_CHANNEL_14_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_14_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_14_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 460 [0x1cc] 

// Register APBDMACHAN_CHANNEL_14_AHB_PTR_0  
#define APBDMACHAN_CHANNEL_14_AHB_PTR_0                 _MK_ADDR_CONST(0x1d0)
#define APBDMACHAN_CHANNEL_14_AHB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_14_AHB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_14_AHB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_AHB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_14_AHB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_AHB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_AHB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_14_AHB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_14_AHB_PTR_0_AHB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_14_AHB_PTR_0_AHB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_14_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_14_AHB_PTR_0_AHB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_14_AHB_PTR_0_AHB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_14_AHB_PTR_0_AHB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_14_AHB_PTR_0_AHB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_14_AHB_SEQ_0  
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0                 _MK_ADDR_CONST(0x1d4)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_INTR_ENB_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_INTR_ENB_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_14_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_INTR_ENB_RANGE                  31:31
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_INTR_ENB_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_INTR_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_INTR_ENB_CPU                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_INTR_ENB_COP                    _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BURST_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BURST_FIELD                 _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BURST_RANGE                 26:24
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BURST_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BURST_DEFAULT                       _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                      _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_DBL_BUF_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_DBL_BUF_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_14_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_DBL_BUF_RANGE                   19:19
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_DBL_BUF_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_DBL_BUF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_14_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_WRAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                  _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_14_APB_PTR_0  
#define APBDMACHAN_CHANNEL_14_APB_PTR_0                 _MK_ADDR_CONST(0x1d8)
#define APBDMACHAN_CHANNEL_14_APB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_14_APB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_14_APB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_APB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_14_APB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_APB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_APB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_14_APB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_14_APB_PTR_0_APB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_14_APB_PTR_0_APB_BASE_FIELD                  _MK_FIELD_CONST(0x3ffff, APBDMACHAN_CHANNEL_14_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_14_APB_PTR_0_APB_BASE_RANGE                  19:2
#define APBDMACHAN_CHANNEL_14_APB_PTR_0_APB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_14_APB_PTR_0_APB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_APB_PTR_0_APB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3ffff)
#define APBDMACHAN_CHANNEL_14_APB_PTR_0_APB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_14_APB_SEQ_0  
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0                 _MK_ADDR_CONST(0x1dc)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_ADDR_WRAP_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_ADDR_WRAP_RANGE                     18:16
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_15_CSR_0  
#define APBDMACHAN_CHANNEL_15_CSR_0                     _MK_ADDR_CONST(0x1e0)
#define APBDMACHAN_CHANNEL_15_CSR_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_15_CSR_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_15_CSR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_RESET_MASK                  _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_15_CSR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_READ_MASK                   _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_15_CSR_0_WRITE_MASK                  _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_15_CSR_0_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_15_CSR_0_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_15_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_15_CSR_0_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_15_CSR_0_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_15_CSR_0_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_15_CSR_0_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_ENB_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_15_CSR_0_ENB_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_15_CSR_0_IE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_15_CSR_0_IE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_15_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_15_CSR_0_IE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_15_CSR_0_IE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_15_CSR_0_IE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_IE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_15_CSR_0_IE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_IE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_IE_EOC_DISABLE                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_15_CSR_0_IE_EOC_ENABLE                       _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_15_CSR_0_HOLD_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_15_CSR_0_HOLD_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_15_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_15_CSR_0_HOLD_RANGE                  29:29
#define APBDMACHAN_CHANNEL_15_CSR_0_HOLD_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_15_CSR_0_HOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_HOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_15_CSR_0_HOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_HOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_HOLD_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_15_CSR_0_HOLD_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_15_CSR_0_DIR_SHIFT                   _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_15_CSR_0_DIR_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_15_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_15_CSR_0_DIR_RANGE                   28:28
#define APBDMACHAN_CHANNEL_15_CSR_0_DIR_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_15_CSR_0_DIR_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_DIR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_15_CSR_0_DIR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_DIR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_DIR_AHB_WRITE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_15_CSR_0_DIR_AHB_READ                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_15_CSR_0_ONCE_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_15_CSR_0_ONCE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_15_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_15_CSR_0_ONCE_RANGE                  27:27
#define APBDMACHAN_CHANNEL_15_CSR_0_ONCE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_15_CSR_0_ONCE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_ONCE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_15_CSR_0_ONCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_ONCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_ONCE_MULTIPLE_BLOCK                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_15_CSR_0_ONCE_SINGLE_BLOCK                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_15_CSR_0_TRIG_SEL_SHIFT                      _MK_SHIFT_CONST(22)
#define APBDMACHAN_CHANNEL_15_CSR_0_TRIG_SEL_FIELD                      _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_15_CSR_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_15_CSR_0_TRIG_SEL_RANGE                      26:22
#define APBDMACHAN_CHANNEL_15_CSR_0_TRIG_SEL_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_15_CSR_0_TRIG_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_TRIG_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_15_CSR_0_TRIG_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_TRIG_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_TRIG_SEL_NA1                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_15_CSR_0_TRIG_SEL_SMP24                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_15_CSR_0_TRIG_SEL_SMP25                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_15_CSR_0_TRIG_SEL_SMP26                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_15_CSR_0_TRIG_SEL_SMP27                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_15_CSR_0_TRIG_SEL_XRQ_A                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_15_CSR_0_TRIG_SEL_XRQ_B                      _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_15_CSR_0_TRIG_SEL_TMR1                       _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_15_CSR_0_TRIG_SEL_TMR2                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_15_CSR_0_TRIG_SEL_APB_0                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_15_CSR_0_TRIG_SEL_APB_1                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_15_CSR_0_TRIG_SEL_APB_2                      _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_15_CSR_0_TRIG_SEL_APB_3                      _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_15_CSR_0_TRIG_SEL_APB_4                      _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_15_CSR_0_TRIG_SEL_APB_5                      _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_15_CSR_0_TRIG_SEL_APB_6                      _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_15_CSR_0_TRIG_SEL_APB_7                      _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_15_CSR_0_TRIG_SEL_APB_8                      _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_15_CSR_0_TRIG_SEL_APB_9                      _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_15_CSR_0_TRIG_SEL_APB_10                     _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_15_CSR_0_TRIG_SEL_APB_11                     _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_15_CSR_0_TRIG_SEL_APB_12                     _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_15_CSR_0_TRIG_SEL_APB_13                     _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_15_CSR_0_TRIG_SEL_APB_14                     _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_15_CSR_0_TRIG_SEL_APB_15                     _MK_ENUM_CONST(24)

#define APBDMACHAN_CHANNEL_15_CSR_0_FLOW_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_15_CSR_0_FLOW_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_15_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_15_CSR_0_FLOW_RANGE                  21:21
#define APBDMACHAN_CHANNEL_15_CSR_0_FLOW_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_15_CSR_0_FLOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_FLOW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_15_CSR_0_FLOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_FLOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_FLOW_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_15_CSR_0_FLOW_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_RANGE                       20:16
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_CNTR_REQ                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_APBIF_CH0                   _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_APBIF_CH1                   _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_APBIF_CH2                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_APBIF_CH3                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_HSI                 _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_NA6                 _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_NA7                 _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_UART_A                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_UART_B                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_UART_C                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_DTV                 _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_NA12                        _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_NA13                        _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_NA14                        _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_SL2B1                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_SL2B2                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_SL2B3                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_SL2B4                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_UART_D                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_UART_E                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_I2C                 _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_I2C2                        _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_I2C3                        _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_DVC_I2C                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_OWR                 _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_I2C4                        _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_SL2B5                       _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_SL2B6                       _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_NA29                        _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_NA30                        _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_NA31                        _MK_ENUM_CONST(31)

#define APBDMACHAN_CHANNEL_15_CSR_0_WCOUNT_SHIFT                        _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_15_CSR_0_WCOUNT_FIELD                        _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_15_CSR_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_15_CSR_0_WCOUNT_RANGE                        15:2
#define APBDMACHAN_CHANNEL_15_CSR_0_WCOUNT_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_15_CSR_0_WCOUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_WCOUNT_DEFAULT_MASK                 _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_15_CSR_0_WCOUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_WCOUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_15_STA_0  
#define APBDMACHAN_CHANNEL_15_STA_0                     _MK_ADDR_CONST(0x1e4)
#define APBDMACHAN_CHANNEL_15_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_15_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_15_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_STA_0_RESET_MASK                  _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_15_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_STA_0_READ_MASK                   _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_15_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_15_STA_0_BSY_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_15_STA_0_BSY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_15_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_15_STA_0_BSY_RANGE                   31:31
#define APBDMACHAN_CHANNEL_15_STA_0_BSY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_15_STA_0_BSY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_STA_0_BSY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_15_STA_0_BSY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_STA_0_BSY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_STA_0_BSY_WAIT                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_15_STA_0_BSY_ACTIVE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_15_STA_0_ISE_EOC_SHIFT                       _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_15_STA_0_ISE_EOC_FIELD                       _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_15_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_15_STA_0_ISE_EOC_RANGE                       30:30
#define APBDMACHAN_CHANNEL_15_STA_0_ISE_EOC_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_15_STA_0_ISE_EOC_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_STA_0_ISE_EOC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_15_STA_0_ISE_EOC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_STA_0_ISE_EOC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_STA_0_ISE_EOC_NO_INTR                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_15_STA_0_ISE_EOC_INTR                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_15_STA_0_HALT_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_15_STA_0_HALT_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_15_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_15_STA_0_HALT_RANGE                  29:29
#define APBDMACHAN_CHANNEL_15_STA_0_HALT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_15_STA_0_HALT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_STA_0_HALT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_15_STA_0_HALT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_STA_0_HALT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_STA_0_HALT_NO_HALT                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_15_STA_0_HALT_HALT                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_15_STA_0_PING_PONG_STA_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_15_STA_0_PING_PONG_STA_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_15_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_15_STA_0_PING_PONG_STA_RANGE                 28:28
#define APBDMACHAN_CHANNEL_15_STA_0_PING_PONG_STA_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_15_STA_0_PING_PONG_STA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_STA_0_PING_PONG_STA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_15_STA_0_PING_PONG_STA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_STA_0_PING_PONG_STA_PING_INTR_STA                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_15_STA_0_PING_PONG_STA_PONG_INTR_STA                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_15_STA_0_COUNT_SHIFT                 _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_15_STA_0_COUNT_FIELD                 _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_15_STA_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_15_STA_0_COUNT_RANGE                 15:2
#define APBDMACHAN_CHANNEL_15_STA_0_COUNT_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_15_STA_0_COUNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_STA_0_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_15_STA_0_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_STA_0_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_15_DMA_BYTE_STA_0  
#define APBDMACHAN_CHANNEL_15_DMA_BYTE_STA_0                    _MK_ADDR_CONST(0x1e8)
#define APBDMACHAN_CHANNEL_15_DMA_BYTE_STA_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_15_DMA_BYTE_STA_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_15_DMA_BYTE_STA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_DMA_BYTE_STA_0_RESET_MASK                         _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_15_DMA_BYTE_STA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_DMA_BYTE_STA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_DMA_BYTE_STA_0_READ_MASK                  _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_15_DMA_BYTE_STA_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_15_DMA_BYTE_STA_0_DMA_COUNT_FIELD                    _MK_FIELD_CONST(0x3ffffff, APBDMACHAN_CHANNEL_15_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_15_DMA_BYTE_STA_0_DMA_COUNT_RANGE                    25:0
#define APBDMACHAN_CHANNEL_15_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_15_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_15_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 492 [0x1ec] 

// Register APBDMACHAN_CHANNEL_15_AHB_PTR_0  
#define APBDMACHAN_CHANNEL_15_AHB_PTR_0                 _MK_ADDR_CONST(0x1f0)
#define APBDMACHAN_CHANNEL_15_AHB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_15_AHB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_15_AHB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_AHB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_15_AHB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_AHB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_AHB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_15_AHB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_15_AHB_PTR_0_AHB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_15_AHB_PTR_0_AHB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_15_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_15_AHB_PTR_0_AHB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_15_AHB_PTR_0_AHB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_15_AHB_PTR_0_AHB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_15_AHB_PTR_0_AHB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_15_AHB_SEQ_0  
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0                 _MK_ADDR_CONST(0x1f4)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_INTR_ENB_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_INTR_ENB_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_15_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_INTR_ENB_RANGE                  31:31
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_INTR_ENB_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_INTR_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_INTR_ENB_CPU                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_INTR_ENB_COP                    _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BURST_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BURST_FIELD                 _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BURST_RANGE                 26:24
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BURST_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BURST_DEFAULT                       _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                      _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_DBL_BUF_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_DBL_BUF_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_15_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_DBL_BUF_RANGE                   19:19
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_DBL_BUF_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_DBL_BUF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_15_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_WRAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                  _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_15_APB_PTR_0  
#define APBDMACHAN_CHANNEL_15_APB_PTR_0                 _MK_ADDR_CONST(0x1f8)
#define APBDMACHAN_CHANNEL_15_APB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_15_APB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_15_APB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_APB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_15_APB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_APB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_APB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_15_APB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_15_APB_PTR_0_APB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_15_APB_PTR_0_APB_BASE_FIELD                  _MK_FIELD_CONST(0x3ffff, APBDMACHAN_CHANNEL_15_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_15_APB_PTR_0_APB_BASE_RANGE                  19:2
#define APBDMACHAN_CHANNEL_15_APB_PTR_0_APB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_15_APB_PTR_0_APB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_APB_PTR_0_APB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3ffff)
#define APBDMACHAN_CHANNEL_15_APB_PTR_0_APB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_15_APB_SEQ_0  
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0                 _MK_ADDR_CONST(0x1fc)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_ADDR_WRAP_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_ADDR_WRAP_RANGE                     18:16
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_16_CSR_0  
#define APBDMACHAN_CHANNEL_16_CSR_0                     _MK_ADDR_CONST(0x200)
#define APBDMACHAN_CHANNEL_16_CSR_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_16_CSR_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_16_CSR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_RESET_MASK                  _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_16_CSR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_READ_MASK                   _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_16_CSR_0_WRITE_MASK                  _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_16_CSR_0_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_16_CSR_0_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_16_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_16_CSR_0_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_16_CSR_0_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_16_CSR_0_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_16_CSR_0_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_ENB_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_16_CSR_0_ENB_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_16_CSR_0_IE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_16_CSR_0_IE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_16_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_16_CSR_0_IE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_16_CSR_0_IE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_16_CSR_0_IE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_IE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_16_CSR_0_IE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_IE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_IE_EOC_DISABLE                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_16_CSR_0_IE_EOC_ENABLE                       _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_16_CSR_0_HOLD_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_16_CSR_0_HOLD_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_16_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_16_CSR_0_HOLD_RANGE                  29:29
#define APBDMACHAN_CHANNEL_16_CSR_0_HOLD_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_16_CSR_0_HOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_HOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_16_CSR_0_HOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_HOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_HOLD_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_16_CSR_0_HOLD_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_16_CSR_0_DIR_SHIFT                   _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_16_CSR_0_DIR_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_16_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_16_CSR_0_DIR_RANGE                   28:28
#define APBDMACHAN_CHANNEL_16_CSR_0_DIR_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_16_CSR_0_DIR_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_DIR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_16_CSR_0_DIR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_DIR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_DIR_AHB_WRITE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_16_CSR_0_DIR_AHB_READ                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_16_CSR_0_ONCE_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_16_CSR_0_ONCE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_16_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_16_CSR_0_ONCE_RANGE                  27:27
#define APBDMACHAN_CHANNEL_16_CSR_0_ONCE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_16_CSR_0_ONCE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_ONCE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_16_CSR_0_ONCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_ONCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_ONCE_MULTIPLE_BLOCK                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_16_CSR_0_ONCE_SINGLE_BLOCK                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_16_CSR_0_TRIG_SEL_SHIFT                      _MK_SHIFT_CONST(22)
#define APBDMACHAN_CHANNEL_16_CSR_0_TRIG_SEL_FIELD                      _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_16_CSR_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_16_CSR_0_TRIG_SEL_RANGE                      26:22
#define APBDMACHAN_CHANNEL_16_CSR_0_TRIG_SEL_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_16_CSR_0_TRIG_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_TRIG_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_16_CSR_0_TRIG_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_TRIG_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_TRIG_SEL_NA1                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_16_CSR_0_TRIG_SEL_SMP24                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_16_CSR_0_TRIG_SEL_SMP25                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_16_CSR_0_TRIG_SEL_SMP26                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_16_CSR_0_TRIG_SEL_SMP27                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_16_CSR_0_TRIG_SEL_XRQ_A                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_16_CSR_0_TRIG_SEL_XRQ_B                      _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_16_CSR_0_TRIG_SEL_TMR1                       _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_16_CSR_0_TRIG_SEL_TMR2                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_16_CSR_0_TRIG_SEL_APB_0                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_16_CSR_0_TRIG_SEL_APB_1                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_16_CSR_0_TRIG_SEL_APB_2                      _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_16_CSR_0_TRIG_SEL_APB_3                      _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_16_CSR_0_TRIG_SEL_APB_4                      _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_16_CSR_0_TRIG_SEL_APB_5                      _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_16_CSR_0_TRIG_SEL_APB_6                      _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_16_CSR_0_TRIG_SEL_APB_7                      _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_16_CSR_0_TRIG_SEL_APB_8                      _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_16_CSR_0_TRIG_SEL_APB_9                      _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_16_CSR_0_TRIG_SEL_APB_10                     _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_16_CSR_0_TRIG_SEL_APB_11                     _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_16_CSR_0_TRIG_SEL_APB_12                     _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_16_CSR_0_TRIG_SEL_APB_13                     _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_16_CSR_0_TRIG_SEL_APB_14                     _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_16_CSR_0_TRIG_SEL_APB_15                     _MK_ENUM_CONST(24)

#define APBDMACHAN_CHANNEL_16_CSR_0_FLOW_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_16_CSR_0_FLOW_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_16_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_16_CSR_0_FLOW_RANGE                  21:21
#define APBDMACHAN_CHANNEL_16_CSR_0_FLOW_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_16_CSR_0_FLOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_FLOW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_16_CSR_0_FLOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_FLOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_FLOW_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_16_CSR_0_FLOW_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_RANGE                       20:16
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_CNTR_REQ                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_APBIF_CH0                   _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_APBIF_CH1                   _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_APBIF_CH2                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_APBIF_CH3                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_HSI                 _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_NA6                 _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_NA7                 _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_UART_A                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_UART_B                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_UART_C                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_DTV                 _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_NA12                        _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_NA13                        _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_NA14                        _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_SL2B1                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_SL2B2                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_SL2B3                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_SL2B4                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_UART_D                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_UART_E                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_I2C                 _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_I2C2                        _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_I2C3                        _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_DVC_I2C                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_OWR                 _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_I2C4                        _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_SL2B5                       _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_SL2B6                       _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_NA29                        _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_NA30                        _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_NA31                        _MK_ENUM_CONST(31)

#define APBDMACHAN_CHANNEL_16_CSR_0_WCOUNT_SHIFT                        _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_16_CSR_0_WCOUNT_FIELD                        _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_16_CSR_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_16_CSR_0_WCOUNT_RANGE                        15:2
#define APBDMACHAN_CHANNEL_16_CSR_0_WCOUNT_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_16_CSR_0_WCOUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_WCOUNT_DEFAULT_MASK                 _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_16_CSR_0_WCOUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_WCOUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_16_STA_0  
#define APBDMACHAN_CHANNEL_16_STA_0                     _MK_ADDR_CONST(0x204)
#define APBDMACHAN_CHANNEL_16_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_16_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_16_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_STA_0_RESET_MASK                  _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_16_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_STA_0_READ_MASK                   _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_16_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_16_STA_0_BSY_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_16_STA_0_BSY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_16_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_16_STA_0_BSY_RANGE                   31:31
#define APBDMACHAN_CHANNEL_16_STA_0_BSY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_16_STA_0_BSY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_STA_0_BSY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_16_STA_0_BSY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_STA_0_BSY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_STA_0_BSY_WAIT                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_16_STA_0_BSY_ACTIVE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_16_STA_0_ISE_EOC_SHIFT                       _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_16_STA_0_ISE_EOC_FIELD                       _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_16_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_16_STA_0_ISE_EOC_RANGE                       30:30
#define APBDMACHAN_CHANNEL_16_STA_0_ISE_EOC_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_16_STA_0_ISE_EOC_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_STA_0_ISE_EOC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_16_STA_0_ISE_EOC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_STA_0_ISE_EOC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_STA_0_ISE_EOC_NO_INTR                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_16_STA_0_ISE_EOC_INTR                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_16_STA_0_HALT_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_16_STA_0_HALT_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_16_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_16_STA_0_HALT_RANGE                  29:29
#define APBDMACHAN_CHANNEL_16_STA_0_HALT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_16_STA_0_HALT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_STA_0_HALT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_16_STA_0_HALT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_STA_0_HALT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_STA_0_HALT_NO_HALT                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_16_STA_0_HALT_HALT                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_16_STA_0_PING_PONG_STA_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_16_STA_0_PING_PONG_STA_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_16_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_16_STA_0_PING_PONG_STA_RANGE                 28:28
#define APBDMACHAN_CHANNEL_16_STA_0_PING_PONG_STA_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_16_STA_0_PING_PONG_STA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_STA_0_PING_PONG_STA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_16_STA_0_PING_PONG_STA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_STA_0_PING_PONG_STA_PING_INTR_STA                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_16_STA_0_PING_PONG_STA_PONG_INTR_STA                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_16_STA_0_COUNT_SHIFT                 _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_16_STA_0_COUNT_FIELD                 _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_16_STA_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_16_STA_0_COUNT_RANGE                 15:2
#define APBDMACHAN_CHANNEL_16_STA_0_COUNT_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_16_STA_0_COUNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_STA_0_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_16_STA_0_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_STA_0_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_16_DMA_BYTE_STA_0  
#define APBDMACHAN_CHANNEL_16_DMA_BYTE_STA_0                    _MK_ADDR_CONST(0x208)
#define APBDMACHAN_CHANNEL_16_DMA_BYTE_STA_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_16_DMA_BYTE_STA_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_16_DMA_BYTE_STA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_DMA_BYTE_STA_0_RESET_MASK                         _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_16_DMA_BYTE_STA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_DMA_BYTE_STA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_DMA_BYTE_STA_0_READ_MASK                  _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_16_DMA_BYTE_STA_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_16_DMA_BYTE_STA_0_DMA_COUNT_FIELD                    _MK_FIELD_CONST(0x3ffffff, APBDMACHAN_CHANNEL_16_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_16_DMA_BYTE_STA_0_DMA_COUNT_RANGE                    25:0
#define APBDMACHAN_CHANNEL_16_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_16_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_16_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 524 [0x20c] 

// Register APBDMACHAN_CHANNEL_16_AHB_PTR_0  
#define APBDMACHAN_CHANNEL_16_AHB_PTR_0                 _MK_ADDR_CONST(0x210)
#define APBDMACHAN_CHANNEL_16_AHB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_16_AHB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_16_AHB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_AHB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_16_AHB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_AHB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_AHB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_16_AHB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_16_AHB_PTR_0_AHB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_16_AHB_PTR_0_AHB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_16_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_16_AHB_PTR_0_AHB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_16_AHB_PTR_0_AHB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_16_AHB_PTR_0_AHB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_16_AHB_PTR_0_AHB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_16_AHB_SEQ_0  
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0                 _MK_ADDR_CONST(0x214)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_INTR_ENB_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_INTR_ENB_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_16_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_INTR_ENB_RANGE                  31:31
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_INTR_ENB_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_INTR_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_INTR_ENB_CPU                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_INTR_ENB_COP                    _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BURST_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BURST_FIELD                 _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BURST_RANGE                 26:24
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BURST_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BURST_DEFAULT                       _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                      _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_DBL_BUF_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_DBL_BUF_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_16_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_DBL_BUF_RANGE                   19:19
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_DBL_BUF_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_DBL_BUF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_16_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_WRAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                  _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_16_APB_PTR_0  
#define APBDMACHAN_CHANNEL_16_APB_PTR_0                 _MK_ADDR_CONST(0x218)
#define APBDMACHAN_CHANNEL_16_APB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_16_APB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_16_APB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_APB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_16_APB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_APB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_APB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_16_APB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_16_APB_PTR_0_APB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_16_APB_PTR_0_APB_BASE_FIELD                  _MK_FIELD_CONST(0x3ffff, APBDMACHAN_CHANNEL_16_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_16_APB_PTR_0_APB_BASE_RANGE                  19:2
#define APBDMACHAN_CHANNEL_16_APB_PTR_0_APB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_16_APB_PTR_0_APB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_APB_PTR_0_APB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3ffff)
#define APBDMACHAN_CHANNEL_16_APB_PTR_0_APB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_16_APB_SEQ_0  
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0                 _MK_ADDR_CONST(0x21c)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_ADDR_WRAP_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_ADDR_WRAP_RANGE                     18:16
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_17_CSR_0  
#define APBDMACHAN_CHANNEL_17_CSR_0                     _MK_ADDR_CONST(0x220)
#define APBDMACHAN_CHANNEL_17_CSR_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_17_CSR_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_17_CSR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_RESET_MASK                  _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_17_CSR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_READ_MASK                   _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_17_CSR_0_WRITE_MASK                  _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_17_CSR_0_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_17_CSR_0_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_17_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_17_CSR_0_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_17_CSR_0_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_17_CSR_0_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_17_CSR_0_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_ENB_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_17_CSR_0_ENB_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_17_CSR_0_IE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_17_CSR_0_IE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_17_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_17_CSR_0_IE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_17_CSR_0_IE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_17_CSR_0_IE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_IE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_17_CSR_0_IE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_IE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_IE_EOC_DISABLE                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_17_CSR_0_IE_EOC_ENABLE                       _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_17_CSR_0_HOLD_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_17_CSR_0_HOLD_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_17_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_17_CSR_0_HOLD_RANGE                  29:29
#define APBDMACHAN_CHANNEL_17_CSR_0_HOLD_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_17_CSR_0_HOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_HOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_17_CSR_0_HOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_HOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_HOLD_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_17_CSR_0_HOLD_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_17_CSR_0_DIR_SHIFT                   _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_17_CSR_0_DIR_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_17_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_17_CSR_0_DIR_RANGE                   28:28
#define APBDMACHAN_CHANNEL_17_CSR_0_DIR_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_17_CSR_0_DIR_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_DIR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_17_CSR_0_DIR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_DIR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_DIR_AHB_WRITE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_17_CSR_0_DIR_AHB_READ                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_17_CSR_0_ONCE_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_17_CSR_0_ONCE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_17_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_17_CSR_0_ONCE_RANGE                  27:27
#define APBDMACHAN_CHANNEL_17_CSR_0_ONCE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_17_CSR_0_ONCE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_ONCE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_17_CSR_0_ONCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_ONCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_ONCE_MULTIPLE_BLOCK                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_17_CSR_0_ONCE_SINGLE_BLOCK                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_17_CSR_0_TRIG_SEL_SHIFT                      _MK_SHIFT_CONST(22)
#define APBDMACHAN_CHANNEL_17_CSR_0_TRIG_SEL_FIELD                      _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_17_CSR_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_17_CSR_0_TRIG_SEL_RANGE                      26:22
#define APBDMACHAN_CHANNEL_17_CSR_0_TRIG_SEL_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_17_CSR_0_TRIG_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_TRIG_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_17_CSR_0_TRIG_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_TRIG_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_TRIG_SEL_NA1                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_17_CSR_0_TRIG_SEL_SMP24                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_17_CSR_0_TRIG_SEL_SMP25                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_17_CSR_0_TRIG_SEL_SMP26                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_17_CSR_0_TRIG_SEL_SMP27                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_17_CSR_0_TRIG_SEL_XRQ_A                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_17_CSR_0_TRIG_SEL_XRQ_B                      _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_17_CSR_0_TRIG_SEL_TMR1                       _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_17_CSR_0_TRIG_SEL_TMR2                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_17_CSR_0_TRIG_SEL_APB_0                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_17_CSR_0_TRIG_SEL_APB_1                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_17_CSR_0_TRIG_SEL_APB_2                      _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_17_CSR_0_TRIG_SEL_APB_3                      _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_17_CSR_0_TRIG_SEL_APB_4                      _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_17_CSR_0_TRIG_SEL_APB_5                      _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_17_CSR_0_TRIG_SEL_APB_6                      _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_17_CSR_0_TRIG_SEL_APB_7                      _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_17_CSR_0_TRIG_SEL_APB_8                      _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_17_CSR_0_TRIG_SEL_APB_9                      _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_17_CSR_0_TRIG_SEL_APB_10                     _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_17_CSR_0_TRIG_SEL_APB_11                     _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_17_CSR_0_TRIG_SEL_APB_12                     _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_17_CSR_0_TRIG_SEL_APB_13                     _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_17_CSR_0_TRIG_SEL_APB_14                     _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_17_CSR_0_TRIG_SEL_APB_15                     _MK_ENUM_CONST(24)

#define APBDMACHAN_CHANNEL_17_CSR_0_FLOW_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_17_CSR_0_FLOW_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_17_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_17_CSR_0_FLOW_RANGE                  21:21
#define APBDMACHAN_CHANNEL_17_CSR_0_FLOW_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_17_CSR_0_FLOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_FLOW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_17_CSR_0_FLOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_FLOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_FLOW_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_17_CSR_0_FLOW_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_RANGE                       20:16
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_CNTR_REQ                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_APBIF_CH0                   _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_APBIF_CH1                   _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_APBIF_CH2                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_APBIF_CH3                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_HSI                 _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_NA6                 _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_NA7                 _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_UART_A                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_UART_B                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_UART_C                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_DTV                 _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_NA12                        _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_NA13                        _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_NA14                        _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_SL2B1                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_SL2B2                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_SL2B3                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_SL2B4                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_UART_D                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_UART_E                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_I2C                 _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_I2C2                        _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_I2C3                        _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_DVC_I2C                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_OWR                 _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_I2C4                        _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_SL2B5                       _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_SL2B6                       _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_NA29                        _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_NA30                        _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_NA31                        _MK_ENUM_CONST(31)

#define APBDMACHAN_CHANNEL_17_CSR_0_WCOUNT_SHIFT                        _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_17_CSR_0_WCOUNT_FIELD                        _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_17_CSR_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_17_CSR_0_WCOUNT_RANGE                        15:2
#define APBDMACHAN_CHANNEL_17_CSR_0_WCOUNT_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_17_CSR_0_WCOUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_WCOUNT_DEFAULT_MASK                 _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_17_CSR_0_WCOUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_WCOUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_17_STA_0  
#define APBDMACHAN_CHANNEL_17_STA_0                     _MK_ADDR_CONST(0x224)
#define APBDMACHAN_CHANNEL_17_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_17_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_17_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_STA_0_RESET_MASK                  _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_17_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_STA_0_READ_MASK                   _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_17_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_17_STA_0_BSY_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_17_STA_0_BSY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_17_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_17_STA_0_BSY_RANGE                   31:31
#define APBDMACHAN_CHANNEL_17_STA_0_BSY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_17_STA_0_BSY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_STA_0_BSY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_17_STA_0_BSY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_STA_0_BSY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_STA_0_BSY_WAIT                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_17_STA_0_BSY_ACTIVE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_17_STA_0_ISE_EOC_SHIFT                       _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_17_STA_0_ISE_EOC_FIELD                       _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_17_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_17_STA_0_ISE_EOC_RANGE                       30:30
#define APBDMACHAN_CHANNEL_17_STA_0_ISE_EOC_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_17_STA_0_ISE_EOC_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_STA_0_ISE_EOC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_17_STA_0_ISE_EOC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_STA_0_ISE_EOC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_STA_0_ISE_EOC_NO_INTR                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_17_STA_0_ISE_EOC_INTR                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_17_STA_0_HALT_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_17_STA_0_HALT_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_17_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_17_STA_0_HALT_RANGE                  29:29
#define APBDMACHAN_CHANNEL_17_STA_0_HALT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_17_STA_0_HALT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_STA_0_HALT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_17_STA_0_HALT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_STA_0_HALT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_STA_0_HALT_NO_HALT                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_17_STA_0_HALT_HALT                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_17_STA_0_PING_PONG_STA_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_17_STA_0_PING_PONG_STA_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_17_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_17_STA_0_PING_PONG_STA_RANGE                 28:28
#define APBDMACHAN_CHANNEL_17_STA_0_PING_PONG_STA_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_17_STA_0_PING_PONG_STA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_STA_0_PING_PONG_STA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_17_STA_0_PING_PONG_STA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_STA_0_PING_PONG_STA_PING_INTR_STA                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_17_STA_0_PING_PONG_STA_PONG_INTR_STA                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_17_STA_0_COUNT_SHIFT                 _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_17_STA_0_COUNT_FIELD                 _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_17_STA_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_17_STA_0_COUNT_RANGE                 15:2
#define APBDMACHAN_CHANNEL_17_STA_0_COUNT_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_17_STA_0_COUNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_STA_0_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_17_STA_0_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_STA_0_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_17_DMA_BYTE_STA_0  
#define APBDMACHAN_CHANNEL_17_DMA_BYTE_STA_0                    _MK_ADDR_CONST(0x228)
#define APBDMACHAN_CHANNEL_17_DMA_BYTE_STA_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_17_DMA_BYTE_STA_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_17_DMA_BYTE_STA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_DMA_BYTE_STA_0_RESET_MASK                         _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_17_DMA_BYTE_STA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_DMA_BYTE_STA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_DMA_BYTE_STA_0_READ_MASK                  _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_17_DMA_BYTE_STA_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_17_DMA_BYTE_STA_0_DMA_COUNT_FIELD                    _MK_FIELD_CONST(0x3ffffff, APBDMACHAN_CHANNEL_17_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_17_DMA_BYTE_STA_0_DMA_COUNT_RANGE                    25:0
#define APBDMACHAN_CHANNEL_17_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_17_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_17_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 556 [0x22c] 

// Register APBDMACHAN_CHANNEL_17_AHB_PTR_0  
#define APBDMACHAN_CHANNEL_17_AHB_PTR_0                 _MK_ADDR_CONST(0x230)
#define APBDMACHAN_CHANNEL_17_AHB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_17_AHB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_17_AHB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_AHB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_17_AHB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_AHB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_AHB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_17_AHB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_17_AHB_PTR_0_AHB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_17_AHB_PTR_0_AHB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_17_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_17_AHB_PTR_0_AHB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_17_AHB_PTR_0_AHB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_17_AHB_PTR_0_AHB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_17_AHB_PTR_0_AHB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_17_AHB_SEQ_0  
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0                 _MK_ADDR_CONST(0x234)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_INTR_ENB_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_INTR_ENB_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_17_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_INTR_ENB_RANGE                  31:31
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_INTR_ENB_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_INTR_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_INTR_ENB_CPU                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_INTR_ENB_COP                    _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BURST_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BURST_FIELD                 _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BURST_RANGE                 26:24
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BURST_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BURST_DEFAULT                       _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                      _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_DBL_BUF_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_DBL_BUF_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_17_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_DBL_BUF_RANGE                   19:19
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_DBL_BUF_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_DBL_BUF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_17_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_WRAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                  _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_17_APB_PTR_0  
#define APBDMACHAN_CHANNEL_17_APB_PTR_0                 _MK_ADDR_CONST(0x238)
#define APBDMACHAN_CHANNEL_17_APB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_17_APB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_17_APB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_APB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_17_APB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_APB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_APB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_17_APB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_17_APB_PTR_0_APB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_17_APB_PTR_0_APB_BASE_FIELD                  _MK_FIELD_CONST(0x3ffff, APBDMACHAN_CHANNEL_17_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_17_APB_PTR_0_APB_BASE_RANGE                  19:2
#define APBDMACHAN_CHANNEL_17_APB_PTR_0_APB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_17_APB_PTR_0_APB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_APB_PTR_0_APB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3ffff)
#define APBDMACHAN_CHANNEL_17_APB_PTR_0_APB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_17_APB_SEQ_0  
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0                 _MK_ADDR_CONST(0x23c)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_ADDR_WRAP_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_ADDR_WRAP_RANGE                     18:16
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_18_CSR_0  
#define APBDMACHAN_CHANNEL_18_CSR_0                     _MK_ADDR_CONST(0x240)
#define APBDMACHAN_CHANNEL_18_CSR_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_18_CSR_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_18_CSR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_RESET_MASK                  _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_18_CSR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_READ_MASK                   _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_18_CSR_0_WRITE_MASK                  _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_18_CSR_0_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_18_CSR_0_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_18_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_18_CSR_0_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_18_CSR_0_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_18_CSR_0_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_18_CSR_0_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_ENB_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_18_CSR_0_ENB_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_18_CSR_0_IE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_18_CSR_0_IE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_18_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_18_CSR_0_IE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_18_CSR_0_IE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_18_CSR_0_IE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_IE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_18_CSR_0_IE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_IE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_IE_EOC_DISABLE                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_18_CSR_0_IE_EOC_ENABLE                       _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_18_CSR_0_HOLD_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_18_CSR_0_HOLD_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_18_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_18_CSR_0_HOLD_RANGE                  29:29
#define APBDMACHAN_CHANNEL_18_CSR_0_HOLD_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_18_CSR_0_HOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_HOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_18_CSR_0_HOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_HOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_HOLD_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_18_CSR_0_HOLD_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_18_CSR_0_DIR_SHIFT                   _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_18_CSR_0_DIR_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_18_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_18_CSR_0_DIR_RANGE                   28:28
#define APBDMACHAN_CHANNEL_18_CSR_0_DIR_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_18_CSR_0_DIR_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_DIR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_18_CSR_0_DIR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_DIR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_DIR_AHB_WRITE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_18_CSR_0_DIR_AHB_READ                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_18_CSR_0_ONCE_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_18_CSR_0_ONCE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_18_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_18_CSR_0_ONCE_RANGE                  27:27
#define APBDMACHAN_CHANNEL_18_CSR_0_ONCE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_18_CSR_0_ONCE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_ONCE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_18_CSR_0_ONCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_ONCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_ONCE_MULTIPLE_BLOCK                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_18_CSR_0_ONCE_SINGLE_BLOCK                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_18_CSR_0_TRIG_SEL_SHIFT                      _MK_SHIFT_CONST(22)
#define APBDMACHAN_CHANNEL_18_CSR_0_TRIG_SEL_FIELD                      _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_18_CSR_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_18_CSR_0_TRIG_SEL_RANGE                      26:22
#define APBDMACHAN_CHANNEL_18_CSR_0_TRIG_SEL_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_18_CSR_0_TRIG_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_TRIG_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_18_CSR_0_TRIG_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_TRIG_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_TRIG_SEL_NA1                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_18_CSR_0_TRIG_SEL_SMP24                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_18_CSR_0_TRIG_SEL_SMP25                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_18_CSR_0_TRIG_SEL_SMP26                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_18_CSR_0_TRIG_SEL_SMP27                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_18_CSR_0_TRIG_SEL_XRQ_A                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_18_CSR_0_TRIG_SEL_XRQ_B                      _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_18_CSR_0_TRIG_SEL_TMR1                       _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_18_CSR_0_TRIG_SEL_TMR2                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_18_CSR_0_TRIG_SEL_APB_0                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_18_CSR_0_TRIG_SEL_APB_1                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_18_CSR_0_TRIG_SEL_APB_2                      _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_18_CSR_0_TRIG_SEL_APB_3                      _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_18_CSR_0_TRIG_SEL_APB_4                      _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_18_CSR_0_TRIG_SEL_APB_5                      _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_18_CSR_0_TRIG_SEL_APB_6                      _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_18_CSR_0_TRIG_SEL_APB_7                      _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_18_CSR_0_TRIG_SEL_APB_8                      _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_18_CSR_0_TRIG_SEL_APB_9                      _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_18_CSR_0_TRIG_SEL_APB_10                     _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_18_CSR_0_TRIG_SEL_APB_11                     _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_18_CSR_0_TRIG_SEL_APB_12                     _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_18_CSR_0_TRIG_SEL_APB_13                     _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_18_CSR_0_TRIG_SEL_APB_14                     _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_18_CSR_0_TRIG_SEL_APB_15                     _MK_ENUM_CONST(24)

#define APBDMACHAN_CHANNEL_18_CSR_0_FLOW_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_18_CSR_0_FLOW_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_18_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_18_CSR_0_FLOW_RANGE                  21:21
#define APBDMACHAN_CHANNEL_18_CSR_0_FLOW_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_18_CSR_0_FLOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_FLOW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_18_CSR_0_FLOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_FLOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_FLOW_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_18_CSR_0_FLOW_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_RANGE                       20:16
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_CNTR_REQ                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_APBIF_CH0                   _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_APBIF_CH1                   _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_APBIF_CH2                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_APBIF_CH3                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_HSI                 _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_NA6                 _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_NA7                 _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_UART_A                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_UART_B                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_UART_C                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_DTV                 _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_NA12                        _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_NA13                        _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_NA14                        _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_SL2B1                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_SL2B2                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_SL2B3                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_SL2B4                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_UART_D                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_UART_E                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_I2C                 _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_I2C2                        _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_I2C3                        _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_DVC_I2C                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_OWR                 _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_I2C4                        _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_SL2B5                       _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_SL2B6                       _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_NA29                        _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_NA30                        _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_NA31                        _MK_ENUM_CONST(31)

#define APBDMACHAN_CHANNEL_18_CSR_0_WCOUNT_SHIFT                        _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_18_CSR_0_WCOUNT_FIELD                        _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_18_CSR_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_18_CSR_0_WCOUNT_RANGE                        15:2
#define APBDMACHAN_CHANNEL_18_CSR_0_WCOUNT_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_18_CSR_0_WCOUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_WCOUNT_DEFAULT_MASK                 _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_18_CSR_0_WCOUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_WCOUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_18_STA_0  
#define APBDMACHAN_CHANNEL_18_STA_0                     _MK_ADDR_CONST(0x244)
#define APBDMACHAN_CHANNEL_18_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_18_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_18_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_STA_0_RESET_MASK                  _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_18_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_STA_0_READ_MASK                   _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_18_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_18_STA_0_BSY_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_18_STA_0_BSY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_18_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_18_STA_0_BSY_RANGE                   31:31
#define APBDMACHAN_CHANNEL_18_STA_0_BSY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_18_STA_0_BSY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_STA_0_BSY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_18_STA_0_BSY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_STA_0_BSY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_STA_0_BSY_WAIT                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_18_STA_0_BSY_ACTIVE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_18_STA_0_ISE_EOC_SHIFT                       _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_18_STA_0_ISE_EOC_FIELD                       _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_18_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_18_STA_0_ISE_EOC_RANGE                       30:30
#define APBDMACHAN_CHANNEL_18_STA_0_ISE_EOC_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_18_STA_0_ISE_EOC_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_STA_0_ISE_EOC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_18_STA_0_ISE_EOC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_STA_0_ISE_EOC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_STA_0_ISE_EOC_NO_INTR                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_18_STA_0_ISE_EOC_INTR                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_18_STA_0_HALT_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_18_STA_0_HALT_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_18_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_18_STA_0_HALT_RANGE                  29:29
#define APBDMACHAN_CHANNEL_18_STA_0_HALT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_18_STA_0_HALT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_STA_0_HALT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_18_STA_0_HALT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_STA_0_HALT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_STA_0_HALT_NO_HALT                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_18_STA_0_HALT_HALT                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_18_STA_0_PING_PONG_STA_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_18_STA_0_PING_PONG_STA_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_18_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_18_STA_0_PING_PONG_STA_RANGE                 28:28
#define APBDMACHAN_CHANNEL_18_STA_0_PING_PONG_STA_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_18_STA_0_PING_PONG_STA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_STA_0_PING_PONG_STA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_18_STA_0_PING_PONG_STA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_STA_0_PING_PONG_STA_PING_INTR_STA                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_18_STA_0_PING_PONG_STA_PONG_INTR_STA                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_18_STA_0_COUNT_SHIFT                 _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_18_STA_0_COUNT_FIELD                 _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_18_STA_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_18_STA_0_COUNT_RANGE                 15:2
#define APBDMACHAN_CHANNEL_18_STA_0_COUNT_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_18_STA_0_COUNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_STA_0_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_18_STA_0_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_STA_0_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_18_DMA_BYTE_STA_0  
#define APBDMACHAN_CHANNEL_18_DMA_BYTE_STA_0                    _MK_ADDR_CONST(0x248)
#define APBDMACHAN_CHANNEL_18_DMA_BYTE_STA_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_18_DMA_BYTE_STA_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_18_DMA_BYTE_STA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_DMA_BYTE_STA_0_RESET_MASK                         _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_18_DMA_BYTE_STA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_DMA_BYTE_STA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_DMA_BYTE_STA_0_READ_MASK                  _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_18_DMA_BYTE_STA_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_18_DMA_BYTE_STA_0_DMA_COUNT_FIELD                    _MK_FIELD_CONST(0x3ffffff, APBDMACHAN_CHANNEL_18_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_18_DMA_BYTE_STA_0_DMA_COUNT_RANGE                    25:0
#define APBDMACHAN_CHANNEL_18_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_18_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_18_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 588 [0x24c] 

// Register APBDMACHAN_CHANNEL_18_AHB_PTR_0  
#define APBDMACHAN_CHANNEL_18_AHB_PTR_0                 _MK_ADDR_CONST(0x250)
#define APBDMACHAN_CHANNEL_18_AHB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_18_AHB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_18_AHB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_AHB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_18_AHB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_AHB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_AHB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_18_AHB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_18_AHB_PTR_0_AHB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_18_AHB_PTR_0_AHB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_18_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_18_AHB_PTR_0_AHB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_18_AHB_PTR_0_AHB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_18_AHB_PTR_0_AHB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_18_AHB_PTR_0_AHB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_18_AHB_SEQ_0  
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0                 _MK_ADDR_CONST(0x254)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_INTR_ENB_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_INTR_ENB_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_18_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_INTR_ENB_RANGE                  31:31
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_INTR_ENB_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_INTR_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_INTR_ENB_CPU                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_INTR_ENB_COP                    _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BURST_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BURST_FIELD                 _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BURST_RANGE                 26:24
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BURST_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BURST_DEFAULT                       _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                      _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_DBL_BUF_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_DBL_BUF_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_18_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_DBL_BUF_RANGE                   19:19
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_DBL_BUF_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_DBL_BUF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_18_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_WRAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                  _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_18_APB_PTR_0  
#define APBDMACHAN_CHANNEL_18_APB_PTR_0                 _MK_ADDR_CONST(0x258)
#define APBDMACHAN_CHANNEL_18_APB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_18_APB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_18_APB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_APB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_18_APB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_APB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_APB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_18_APB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_18_APB_PTR_0_APB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_18_APB_PTR_0_APB_BASE_FIELD                  _MK_FIELD_CONST(0x3ffff, APBDMACHAN_CHANNEL_18_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_18_APB_PTR_0_APB_BASE_RANGE                  19:2
#define APBDMACHAN_CHANNEL_18_APB_PTR_0_APB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_18_APB_PTR_0_APB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_APB_PTR_0_APB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3ffff)
#define APBDMACHAN_CHANNEL_18_APB_PTR_0_APB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_18_APB_SEQ_0  
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0                 _MK_ADDR_CONST(0x25c)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_ADDR_WRAP_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_ADDR_WRAP_RANGE                     18:16
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_19_CSR_0  
#define APBDMACHAN_CHANNEL_19_CSR_0                     _MK_ADDR_CONST(0x260)
#define APBDMACHAN_CHANNEL_19_CSR_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_19_CSR_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_19_CSR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_RESET_MASK                  _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_19_CSR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_READ_MASK                   _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_19_CSR_0_WRITE_MASK                  _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_19_CSR_0_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_19_CSR_0_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_19_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_19_CSR_0_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_19_CSR_0_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_19_CSR_0_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_19_CSR_0_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_ENB_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_19_CSR_0_ENB_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_19_CSR_0_IE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_19_CSR_0_IE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_19_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_19_CSR_0_IE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_19_CSR_0_IE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_19_CSR_0_IE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_IE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_19_CSR_0_IE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_IE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_IE_EOC_DISABLE                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_19_CSR_0_IE_EOC_ENABLE                       _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_19_CSR_0_HOLD_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_19_CSR_0_HOLD_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_19_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_19_CSR_0_HOLD_RANGE                  29:29
#define APBDMACHAN_CHANNEL_19_CSR_0_HOLD_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_19_CSR_0_HOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_HOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_19_CSR_0_HOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_HOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_HOLD_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_19_CSR_0_HOLD_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_19_CSR_0_DIR_SHIFT                   _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_19_CSR_0_DIR_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_19_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_19_CSR_0_DIR_RANGE                   28:28
#define APBDMACHAN_CHANNEL_19_CSR_0_DIR_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_19_CSR_0_DIR_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_DIR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_19_CSR_0_DIR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_DIR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_DIR_AHB_WRITE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_19_CSR_0_DIR_AHB_READ                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_19_CSR_0_ONCE_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_19_CSR_0_ONCE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_19_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_19_CSR_0_ONCE_RANGE                  27:27
#define APBDMACHAN_CHANNEL_19_CSR_0_ONCE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_19_CSR_0_ONCE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_ONCE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_19_CSR_0_ONCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_ONCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_ONCE_MULTIPLE_BLOCK                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_19_CSR_0_ONCE_SINGLE_BLOCK                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_19_CSR_0_TRIG_SEL_SHIFT                      _MK_SHIFT_CONST(22)
#define APBDMACHAN_CHANNEL_19_CSR_0_TRIG_SEL_FIELD                      _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_19_CSR_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_19_CSR_0_TRIG_SEL_RANGE                      26:22
#define APBDMACHAN_CHANNEL_19_CSR_0_TRIG_SEL_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_19_CSR_0_TRIG_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_TRIG_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_19_CSR_0_TRIG_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_TRIG_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_TRIG_SEL_NA1                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_19_CSR_0_TRIG_SEL_SMP24                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_19_CSR_0_TRIG_SEL_SMP25                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_19_CSR_0_TRIG_SEL_SMP26                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_19_CSR_0_TRIG_SEL_SMP27                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_19_CSR_0_TRIG_SEL_XRQ_A                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_19_CSR_0_TRIG_SEL_XRQ_B                      _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_19_CSR_0_TRIG_SEL_TMR1                       _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_19_CSR_0_TRIG_SEL_TMR2                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_19_CSR_0_TRIG_SEL_APB_0                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_19_CSR_0_TRIG_SEL_APB_1                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_19_CSR_0_TRIG_SEL_APB_2                      _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_19_CSR_0_TRIG_SEL_APB_3                      _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_19_CSR_0_TRIG_SEL_APB_4                      _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_19_CSR_0_TRIG_SEL_APB_5                      _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_19_CSR_0_TRIG_SEL_APB_6                      _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_19_CSR_0_TRIG_SEL_APB_7                      _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_19_CSR_0_TRIG_SEL_APB_8                      _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_19_CSR_0_TRIG_SEL_APB_9                      _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_19_CSR_0_TRIG_SEL_APB_10                     _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_19_CSR_0_TRIG_SEL_APB_11                     _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_19_CSR_0_TRIG_SEL_APB_12                     _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_19_CSR_0_TRIG_SEL_APB_13                     _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_19_CSR_0_TRIG_SEL_APB_14                     _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_19_CSR_0_TRIG_SEL_APB_15                     _MK_ENUM_CONST(24)

#define APBDMACHAN_CHANNEL_19_CSR_0_FLOW_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_19_CSR_0_FLOW_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_19_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_19_CSR_0_FLOW_RANGE                  21:21
#define APBDMACHAN_CHANNEL_19_CSR_0_FLOW_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_19_CSR_0_FLOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_FLOW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_19_CSR_0_FLOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_FLOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_FLOW_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_19_CSR_0_FLOW_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_RANGE                       20:16
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_CNTR_REQ                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_APBIF_CH0                   _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_APBIF_CH1                   _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_APBIF_CH2                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_APBIF_CH3                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_HSI                 _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_NA6                 _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_NA7                 _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_UART_A                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_UART_B                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_UART_C                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_DTV                 _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_NA12                        _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_NA13                        _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_NA14                        _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_SL2B1                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_SL2B2                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_SL2B3                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_SL2B4                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_UART_D                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_UART_E                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_I2C                 _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_I2C2                        _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_I2C3                        _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_DVC_I2C                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_OWR                 _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_I2C4                        _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_SL2B5                       _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_SL2B6                       _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_NA29                        _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_NA30                        _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_NA31                        _MK_ENUM_CONST(31)

#define APBDMACHAN_CHANNEL_19_CSR_0_WCOUNT_SHIFT                        _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_19_CSR_0_WCOUNT_FIELD                        _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_19_CSR_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_19_CSR_0_WCOUNT_RANGE                        15:2
#define APBDMACHAN_CHANNEL_19_CSR_0_WCOUNT_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_19_CSR_0_WCOUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_WCOUNT_DEFAULT_MASK                 _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_19_CSR_0_WCOUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_WCOUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_19_STA_0  
#define APBDMACHAN_CHANNEL_19_STA_0                     _MK_ADDR_CONST(0x264)
#define APBDMACHAN_CHANNEL_19_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_19_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_19_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_STA_0_RESET_MASK                  _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_19_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_STA_0_READ_MASK                   _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_19_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_19_STA_0_BSY_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_19_STA_0_BSY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_19_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_19_STA_0_BSY_RANGE                   31:31
#define APBDMACHAN_CHANNEL_19_STA_0_BSY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_19_STA_0_BSY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_STA_0_BSY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_19_STA_0_BSY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_STA_0_BSY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_STA_0_BSY_WAIT                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_19_STA_0_BSY_ACTIVE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_19_STA_0_ISE_EOC_SHIFT                       _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_19_STA_0_ISE_EOC_FIELD                       _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_19_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_19_STA_0_ISE_EOC_RANGE                       30:30
#define APBDMACHAN_CHANNEL_19_STA_0_ISE_EOC_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_19_STA_0_ISE_EOC_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_STA_0_ISE_EOC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_19_STA_0_ISE_EOC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_STA_0_ISE_EOC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_STA_0_ISE_EOC_NO_INTR                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_19_STA_0_ISE_EOC_INTR                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_19_STA_0_HALT_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_19_STA_0_HALT_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_19_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_19_STA_0_HALT_RANGE                  29:29
#define APBDMACHAN_CHANNEL_19_STA_0_HALT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_19_STA_0_HALT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_STA_0_HALT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_19_STA_0_HALT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_STA_0_HALT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_STA_0_HALT_NO_HALT                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_19_STA_0_HALT_HALT                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_19_STA_0_PING_PONG_STA_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_19_STA_0_PING_PONG_STA_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_19_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_19_STA_0_PING_PONG_STA_RANGE                 28:28
#define APBDMACHAN_CHANNEL_19_STA_0_PING_PONG_STA_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_19_STA_0_PING_PONG_STA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_STA_0_PING_PONG_STA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_19_STA_0_PING_PONG_STA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_STA_0_PING_PONG_STA_PING_INTR_STA                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_19_STA_0_PING_PONG_STA_PONG_INTR_STA                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_19_STA_0_COUNT_SHIFT                 _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_19_STA_0_COUNT_FIELD                 _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_19_STA_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_19_STA_0_COUNT_RANGE                 15:2
#define APBDMACHAN_CHANNEL_19_STA_0_COUNT_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_19_STA_0_COUNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_STA_0_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_19_STA_0_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_STA_0_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_19_DMA_BYTE_STA_0  
#define APBDMACHAN_CHANNEL_19_DMA_BYTE_STA_0                    _MK_ADDR_CONST(0x268)
#define APBDMACHAN_CHANNEL_19_DMA_BYTE_STA_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_19_DMA_BYTE_STA_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_19_DMA_BYTE_STA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_DMA_BYTE_STA_0_RESET_MASK                         _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_19_DMA_BYTE_STA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_DMA_BYTE_STA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_DMA_BYTE_STA_0_READ_MASK                  _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_19_DMA_BYTE_STA_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_19_DMA_BYTE_STA_0_DMA_COUNT_FIELD                    _MK_FIELD_CONST(0x3ffffff, APBDMACHAN_CHANNEL_19_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_19_DMA_BYTE_STA_0_DMA_COUNT_RANGE                    25:0
#define APBDMACHAN_CHANNEL_19_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_19_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_19_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 620 [0x26c] 

// Register APBDMACHAN_CHANNEL_19_AHB_PTR_0  
#define APBDMACHAN_CHANNEL_19_AHB_PTR_0                 _MK_ADDR_CONST(0x270)
#define APBDMACHAN_CHANNEL_19_AHB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_19_AHB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_19_AHB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_AHB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_19_AHB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_AHB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_AHB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_19_AHB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_19_AHB_PTR_0_AHB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_19_AHB_PTR_0_AHB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_19_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_19_AHB_PTR_0_AHB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_19_AHB_PTR_0_AHB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_19_AHB_PTR_0_AHB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_19_AHB_PTR_0_AHB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_19_AHB_SEQ_0  
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0                 _MK_ADDR_CONST(0x274)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0xff070000)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0xff070000)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0xff070000)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_INTR_ENB_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_INTR_ENB_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_19_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_INTR_ENB_RANGE                  31:31
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_INTR_ENB_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_INTR_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_INTR_ENB_CPU                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_INTR_ENB_COP                    _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BURST_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BURST_FIELD                 _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BURST_RANGE                 26:24
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BURST_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BURST_DEFAULT                       _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                      _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_19_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_WRAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                  _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_19_APB_PTR_0  
#define APBDMACHAN_CHANNEL_19_APB_PTR_0                 _MK_ADDR_CONST(0x278)
#define APBDMACHAN_CHANNEL_19_APB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_19_APB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_19_APB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_APB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_19_APB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_APB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_APB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_19_APB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_19_APB_PTR_0_APB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_19_APB_PTR_0_APB_BASE_FIELD                  _MK_FIELD_CONST(0x3ffff, APBDMACHAN_CHANNEL_19_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_19_APB_PTR_0_APB_BASE_RANGE                  19:2
#define APBDMACHAN_CHANNEL_19_APB_PTR_0_APB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_19_APB_PTR_0_APB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_APB_PTR_0_APB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3ffff)
#define APBDMACHAN_CHANNEL_19_APB_PTR_0_APB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_19_APB_SEQ_0  
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0                 _MK_ADDR_CONST(0x27c)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_ADDR_WRAP_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_ADDR_WRAP_RANGE                     18:16
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_20_CSR_0  
#define APBDMACHAN_CHANNEL_20_CSR_0                     _MK_ADDR_CONST(0x280)
#define APBDMACHAN_CHANNEL_20_CSR_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_20_CSR_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_20_CSR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_RESET_MASK                  _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_20_CSR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_READ_MASK                   _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_20_CSR_0_WRITE_MASK                  _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_20_CSR_0_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_20_CSR_0_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_20_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_20_CSR_0_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_20_CSR_0_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_20_CSR_0_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_20_CSR_0_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_ENB_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_20_CSR_0_ENB_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_20_CSR_0_IE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_20_CSR_0_IE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_20_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_20_CSR_0_IE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_20_CSR_0_IE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_20_CSR_0_IE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_IE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_20_CSR_0_IE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_IE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_IE_EOC_DISABLE                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_20_CSR_0_IE_EOC_ENABLE                       _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_20_CSR_0_HOLD_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_20_CSR_0_HOLD_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_20_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_20_CSR_0_HOLD_RANGE                  29:29
#define APBDMACHAN_CHANNEL_20_CSR_0_HOLD_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_20_CSR_0_HOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_HOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_20_CSR_0_HOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_HOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_HOLD_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_20_CSR_0_HOLD_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_20_CSR_0_DIR_SHIFT                   _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_20_CSR_0_DIR_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_20_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_20_CSR_0_DIR_RANGE                   28:28
#define APBDMACHAN_CHANNEL_20_CSR_0_DIR_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_20_CSR_0_DIR_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_DIR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_20_CSR_0_DIR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_DIR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_DIR_AHB_WRITE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_20_CSR_0_DIR_AHB_READ                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_20_CSR_0_ONCE_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_20_CSR_0_ONCE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_20_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_20_CSR_0_ONCE_RANGE                  27:27
#define APBDMACHAN_CHANNEL_20_CSR_0_ONCE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_20_CSR_0_ONCE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_ONCE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_20_CSR_0_ONCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_ONCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_ONCE_MULTIPLE_BLOCK                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_20_CSR_0_ONCE_SINGLE_BLOCK                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_20_CSR_0_TRIG_SEL_SHIFT                      _MK_SHIFT_CONST(22)
#define APBDMACHAN_CHANNEL_20_CSR_0_TRIG_SEL_FIELD                      _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_20_CSR_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_20_CSR_0_TRIG_SEL_RANGE                      26:22
#define APBDMACHAN_CHANNEL_20_CSR_0_TRIG_SEL_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_20_CSR_0_TRIG_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_TRIG_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_20_CSR_0_TRIG_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_TRIG_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_TRIG_SEL_NA1                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_20_CSR_0_TRIG_SEL_SMP24                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_20_CSR_0_TRIG_SEL_SMP25                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_20_CSR_0_TRIG_SEL_SMP26                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_20_CSR_0_TRIG_SEL_SMP27                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_20_CSR_0_TRIG_SEL_XRQ_A                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_20_CSR_0_TRIG_SEL_XRQ_B                      _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_20_CSR_0_TRIG_SEL_TMR1                       _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_20_CSR_0_TRIG_SEL_TMR2                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_20_CSR_0_TRIG_SEL_APB_0                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_20_CSR_0_TRIG_SEL_APB_1                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_20_CSR_0_TRIG_SEL_APB_2                      _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_20_CSR_0_TRIG_SEL_APB_3                      _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_20_CSR_0_TRIG_SEL_APB_4                      _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_20_CSR_0_TRIG_SEL_APB_5                      _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_20_CSR_0_TRIG_SEL_APB_6                      _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_20_CSR_0_TRIG_SEL_APB_7                      _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_20_CSR_0_TRIG_SEL_APB_8                      _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_20_CSR_0_TRIG_SEL_APB_9                      _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_20_CSR_0_TRIG_SEL_APB_10                     _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_20_CSR_0_TRIG_SEL_APB_11                     _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_20_CSR_0_TRIG_SEL_APB_12                     _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_20_CSR_0_TRIG_SEL_APB_13                     _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_20_CSR_0_TRIG_SEL_APB_14                     _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_20_CSR_0_TRIG_SEL_APB_15                     _MK_ENUM_CONST(24)

#define APBDMACHAN_CHANNEL_20_CSR_0_FLOW_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_20_CSR_0_FLOW_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_20_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_20_CSR_0_FLOW_RANGE                  21:21
#define APBDMACHAN_CHANNEL_20_CSR_0_FLOW_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_20_CSR_0_FLOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_FLOW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_20_CSR_0_FLOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_FLOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_FLOW_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_20_CSR_0_FLOW_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_RANGE                       20:16
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_CNTR_REQ                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_APBIF_CH0                   _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_APBIF_CH1                   _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_APBIF_CH2                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_APBIF_CH3                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_HSI                 _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_NA6                 _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_NA7                 _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_UART_A                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_UART_B                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_UART_C                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_DTV                 _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_NA12                        _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_NA13                        _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_NA14                        _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_SL2B1                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_SL2B2                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_SL2B3                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_SL2B4                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_UART_D                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_UART_E                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_I2C                 _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_I2C2                        _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_I2C3                        _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_DVC_I2C                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_OWR                 _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_I2C4                        _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_SL2B5                       _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_SL2B6                       _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_NA29                        _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_NA30                        _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_NA31                        _MK_ENUM_CONST(31)

#define APBDMACHAN_CHANNEL_20_CSR_0_WCOUNT_SHIFT                        _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_20_CSR_0_WCOUNT_FIELD                        _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_20_CSR_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_20_CSR_0_WCOUNT_RANGE                        15:2
#define APBDMACHAN_CHANNEL_20_CSR_0_WCOUNT_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_20_CSR_0_WCOUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_WCOUNT_DEFAULT_MASK                 _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_20_CSR_0_WCOUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_WCOUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_20_STA_0  
#define APBDMACHAN_CHANNEL_20_STA_0                     _MK_ADDR_CONST(0x284)
#define APBDMACHAN_CHANNEL_20_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_20_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_20_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_STA_0_RESET_MASK                  _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_20_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_STA_0_READ_MASK                   _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_20_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_20_STA_0_BSY_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_20_STA_0_BSY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_20_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_20_STA_0_BSY_RANGE                   31:31
#define APBDMACHAN_CHANNEL_20_STA_0_BSY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_20_STA_0_BSY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_STA_0_BSY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_20_STA_0_BSY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_STA_0_BSY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_STA_0_BSY_WAIT                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_20_STA_0_BSY_ACTIVE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_20_STA_0_ISE_EOC_SHIFT                       _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_20_STA_0_ISE_EOC_FIELD                       _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_20_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_20_STA_0_ISE_EOC_RANGE                       30:30
#define APBDMACHAN_CHANNEL_20_STA_0_ISE_EOC_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_20_STA_0_ISE_EOC_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_STA_0_ISE_EOC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_20_STA_0_ISE_EOC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_STA_0_ISE_EOC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_STA_0_ISE_EOC_NO_INTR                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_20_STA_0_ISE_EOC_INTR                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_20_STA_0_HALT_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_20_STA_0_HALT_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_20_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_20_STA_0_HALT_RANGE                  29:29
#define APBDMACHAN_CHANNEL_20_STA_0_HALT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_20_STA_0_HALT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_STA_0_HALT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_20_STA_0_HALT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_STA_0_HALT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_STA_0_HALT_NO_HALT                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_20_STA_0_HALT_HALT                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_20_STA_0_PING_PONG_STA_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_20_STA_0_PING_PONG_STA_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_20_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_20_STA_0_PING_PONG_STA_RANGE                 28:28
#define APBDMACHAN_CHANNEL_20_STA_0_PING_PONG_STA_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_20_STA_0_PING_PONG_STA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_STA_0_PING_PONG_STA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_20_STA_0_PING_PONG_STA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_STA_0_PING_PONG_STA_PING_INTR_STA                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_20_STA_0_PING_PONG_STA_PONG_INTR_STA                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_20_STA_0_COUNT_SHIFT                 _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_20_STA_0_COUNT_FIELD                 _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_20_STA_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_20_STA_0_COUNT_RANGE                 15:2
#define APBDMACHAN_CHANNEL_20_STA_0_COUNT_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_20_STA_0_COUNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_STA_0_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_20_STA_0_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_STA_0_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_20_DMA_BYTE_STA_0  
#define APBDMACHAN_CHANNEL_20_DMA_BYTE_STA_0                    _MK_ADDR_CONST(0x288)
#define APBDMACHAN_CHANNEL_20_DMA_BYTE_STA_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_20_DMA_BYTE_STA_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_20_DMA_BYTE_STA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_DMA_BYTE_STA_0_RESET_MASK                         _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_20_DMA_BYTE_STA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_DMA_BYTE_STA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_DMA_BYTE_STA_0_READ_MASK                  _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_20_DMA_BYTE_STA_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_20_DMA_BYTE_STA_0_DMA_COUNT_FIELD                    _MK_FIELD_CONST(0x3ffffff, APBDMACHAN_CHANNEL_20_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_20_DMA_BYTE_STA_0_DMA_COUNT_RANGE                    25:0
#define APBDMACHAN_CHANNEL_20_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_20_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_20_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 652 [0x28c] 

// Register APBDMACHAN_CHANNEL_20_AHB_PTR_0  
#define APBDMACHAN_CHANNEL_20_AHB_PTR_0                 _MK_ADDR_CONST(0x290)
#define APBDMACHAN_CHANNEL_20_AHB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_20_AHB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_20_AHB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_AHB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_20_AHB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_AHB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_AHB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_20_AHB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_20_AHB_PTR_0_AHB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_20_AHB_PTR_0_AHB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_20_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_20_AHB_PTR_0_AHB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_20_AHB_PTR_0_AHB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_20_AHB_PTR_0_AHB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_20_AHB_PTR_0_AHB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_20_AHB_SEQ_0  
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0                 _MK_ADDR_CONST(0x294)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_INTR_ENB_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_INTR_ENB_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_20_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_INTR_ENB_RANGE                  31:31
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_INTR_ENB_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_INTR_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_INTR_ENB_CPU                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_INTR_ENB_COP                    _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BURST_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BURST_FIELD                 _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BURST_RANGE                 26:24
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BURST_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BURST_DEFAULT                       _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                      _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_DBL_BUF_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_DBL_BUF_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_20_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_DBL_BUF_RANGE                   19:19
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_DBL_BUF_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_DBL_BUF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_20_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_WRAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                  _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_20_APB_PTR_0  
#define APBDMACHAN_CHANNEL_20_APB_PTR_0                 _MK_ADDR_CONST(0x298)
#define APBDMACHAN_CHANNEL_20_APB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_20_APB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_20_APB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_APB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_20_APB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_APB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_APB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_20_APB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_20_APB_PTR_0_APB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_20_APB_PTR_0_APB_BASE_FIELD                  _MK_FIELD_CONST(0x3ffff, APBDMACHAN_CHANNEL_20_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_20_APB_PTR_0_APB_BASE_RANGE                  19:2
#define APBDMACHAN_CHANNEL_20_APB_PTR_0_APB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_20_APB_PTR_0_APB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_APB_PTR_0_APB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3ffff)
#define APBDMACHAN_CHANNEL_20_APB_PTR_0_APB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_20_APB_SEQ_0  
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0                 _MK_ADDR_CONST(0x29c)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_ADDR_WRAP_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_ADDR_WRAP_RANGE                     18:16
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_21_CSR_0  
#define APBDMACHAN_CHANNEL_21_CSR_0                     _MK_ADDR_CONST(0x2a0)
#define APBDMACHAN_CHANNEL_21_CSR_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_21_CSR_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_21_CSR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_RESET_MASK                  _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_21_CSR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_READ_MASK                   _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_21_CSR_0_WRITE_MASK                  _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_21_CSR_0_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_21_CSR_0_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_21_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_21_CSR_0_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_21_CSR_0_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_21_CSR_0_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_21_CSR_0_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_ENB_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_21_CSR_0_ENB_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_21_CSR_0_IE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_21_CSR_0_IE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_21_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_21_CSR_0_IE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_21_CSR_0_IE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_21_CSR_0_IE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_IE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_21_CSR_0_IE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_IE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_IE_EOC_DISABLE                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_21_CSR_0_IE_EOC_ENABLE                       _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_21_CSR_0_HOLD_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_21_CSR_0_HOLD_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_21_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_21_CSR_0_HOLD_RANGE                  29:29
#define APBDMACHAN_CHANNEL_21_CSR_0_HOLD_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_21_CSR_0_HOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_HOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_21_CSR_0_HOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_HOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_HOLD_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_21_CSR_0_HOLD_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_21_CSR_0_DIR_SHIFT                   _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_21_CSR_0_DIR_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_21_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_21_CSR_0_DIR_RANGE                   28:28
#define APBDMACHAN_CHANNEL_21_CSR_0_DIR_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_21_CSR_0_DIR_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_DIR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_21_CSR_0_DIR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_DIR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_DIR_AHB_WRITE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_21_CSR_0_DIR_AHB_READ                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_21_CSR_0_ONCE_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_21_CSR_0_ONCE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_21_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_21_CSR_0_ONCE_RANGE                  27:27
#define APBDMACHAN_CHANNEL_21_CSR_0_ONCE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_21_CSR_0_ONCE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_ONCE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_21_CSR_0_ONCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_ONCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_ONCE_MULTIPLE_BLOCK                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_21_CSR_0_ONCE_SINGLE_BLOCK                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_21_CSR_0_TRIG_SEL_SHIFT                      _MK_SHIFT_CONST(22)
#define APBDMACHAN_CHANNEL_21_CSR_0_TRIG_SEL_FIELD                      _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_21_CSR_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_21_CSR_0_TRIG_SEL_RANGE                      26:22
#define APBDMACHAN_CHANNEL_21_CSR_0_TRIG_SEL_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_21_CSR_0_TRIG_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_TRIG_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_21_CSR_0_TRIG_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_TRIG_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_TRIG_SEL_NA1                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_21_CSR_0_TRIG_SEL_SMP24                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_21_CSR_0_TRIG_SEL_SMP25                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_21_CSR_0_TRIG_SEL_SMP26                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_21_CSR_0_TRIG_SEL_SMP27                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_21_CSR_0_TRIG_SEL_XRQ_A                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_21_CSR_0_TRIG_SEL_XRQ_B                      _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_21_CSR_0_TRIG_SEL_TMR1                       _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_21_CSR_0_TRIG_SEL_TMR2                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_21_CSR_0_TRIG_SEL_APB_0                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_21_CSR_0_TRIG_SEL_APB_1                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_21_CSR_0_TRIG_SEL_APB_2                      _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_21_CSR_0_TRIG_SEL_APB_3                      _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_21_CSR_0_TRIG_SEL_APB_4                      _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_21_CSR_0_TRIG_SEL_APB_5                      _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_21_CSR_0_TRIG_SEL_APB_6                      _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_21_CSR_0_TRIG_SEL_APB_7                      _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_21_CSR_0_TRIG_SEL_APB_8                      _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_21_CSR_0_TRIG_SEL_APB_9                      _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_21_CSR_0_TRIG_SEL_APB_10                     _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_21_CSR_0_TRIG_SEL_APB_11                     _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_21_CSR_0_TRIG_SEL_APB_12                     _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_21_CSR_0_TRIG_SEL_APB_13                     _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_21_CSR_0_TRIG_SEL_APB_14                     _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_21_CSR_0_TRIG_SEL_APB_15                     _MK_ENUM_CONST(24)

#define APBDMACHAN_CHANNEL_21_CSR_0_FLOW_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_21_CSR_0_FLOW_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_21_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_21_CSR_0_FLOW_RANGE                  21:21
#define APBDMACHAN_CHANNEL_21_CSR_0_FLOW_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_21_CSR_0_FLOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_FLOW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_21_CSR_0_FLOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_FLOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_FLOW_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_21_CSR_0_FLOW_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_RANGE                       20:16
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_CNTR_REQ                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_APBIF_CH0                   _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_APBIF_CH1                   _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_APBIF_CH2                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_APBIF_CH3                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_HSI                 _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_NA6                 _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_NA7                 _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_UART_A                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_UART_B                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_UART_C                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_DTV                 _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_NA12                        _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_NA13                        _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_NA14                        _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_SL2B1                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_SL2B2                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_SL2B3                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_SL2B4                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_UART_D                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_UART_E                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_I2C                 _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_I2C2                        _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_I2C3                        _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_DVC_I2C                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_OWR                 _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_I2C4                        _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_SL2B5                       _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_SL2B6                       _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_NA29                        _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_NA30                        _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_NA31                        _MK_ENUM_CONST(31)

#define APBDMACHAN_CHANNEL_21_CSR_0_WCOUNT_SHIFT                        _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_21_CSR_0_WCOUNT_FIELD                        _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_21_CSR_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_21_CSR_0_WCOUNT_RANGE                        15:2
#define APBDMACHAN_CHANNEL_21_CSR_0_WCOUNT_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_21_CSR_0_WCOUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_WCOUNT_DEFAULT_MASK                 _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_21_CSR_0_WCOUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_WCOUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_21_STA_0  
#define APBDMACHAN_CHANNEL_21_STA_0                     _MK_ADDR_CONST(0x2a4)
#define APBDMACHAN_CHANNEL_21_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_21_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_21_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_STA_0_RESET_MASK                  _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_21_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_STA_0_READ_MASK                   _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_21_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_21_STA_0_BSY_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_21_STA_0_BSY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_21_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_21_STA_0_BSY_RANGE                   31:31
#define APBDMACHAN_CHANNEL_21_STA_0_BSY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_21_STA_0_BSY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_STA_0_BSY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_21_STA_0_BSY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_STA_0_BSY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_STA_0_BSY_WAIT                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_21_STA_0_BSY_ACTIVE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_21_STA_0_ISE_EOC_SHIFT                       _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_21_STA_0_ISE_EOC_FIELD                       _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_21_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_21_STA_0_ISE_EOC_RANGE                       30:30
#define APBDMACHAN_CHANNEL_21_STA_0_ISE_EOC_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_21_STA_0_ISE_EOC_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_STA_0_ISE_EOC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_21_STA_0_ISE_EOC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_STA_0_ISE_EOC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_STA_0_ISE_EOC_NO_INTR                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_21_STA_0_ISE_EOC_INTR                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_21_STA_0_HALT_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_21_STA_0_HALT_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_21_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_21_STA_0_HALT_RANGE                  29:29
#define APBDMACHAN_CHANNEL_21_STA_0_HALT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_21_STA_0_HALT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_STA_0_HALT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_21_STA_0_HALT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_STA_0_HALT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_STA_0_HALT_NO_HALT                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_21_STA_0_HALT_HALT                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_21_STA_0_PING_PONG_STA_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_21_STA_0_PING_PONG_STA_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_21_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_21_STA_0_PING_PONG_STA_RANGE                 28:28
#define APBDMACHAN_CHANNEL_21_STA_0_PING_PONG_STA_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_21_STA_0_PING_PONG_STA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_STA_0_PING_PONG_STA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_21_STA_0_PING_PONG_STA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_STA_0_PING_PONG_STA_PING_INTR_STA                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_21_STA_0_PING_PONG_STA_PONG_INTR_STA                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_21_STA_0_COUNT_SHIFT                 _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_21_STA_0_COUNT_FIELD                 _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_21_STA_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_21_STA_0_COUNT_RANGE                 15:2
#define APBDMACHAN_CHANNEL_21_STA_0_COUNT_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_21_STA_0_COUNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_STA_0_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_21_STA_0_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_STA_0_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_21_DMA_BYTE_STA_0  
#define APBDMACHAN_CHANNEL_21_DMA_BYTE_STA_0                    _MK_ADDR_CONST(0x2a8)
#define APBDMACHAN_CHANNEL_21_DMA_BYTE_STA_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_21_DMA_BYTE_STA_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_21_DMA_BYTE_STA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_DMA_BYTE_STA_0_RESET_MASK                         _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_21_DMA_BYTE_STA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_DMA_BYTE_STA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_DMA_BYTE_STA_0_READ_MASK                  _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_21_DMA_BYTE_STA_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_21_DMA_BYTE_STA_0_DMA_COUNT_FIELD                    _MK_FIELD_CONST(0x3ffffff, APBDMACHAN_CHANNEL_21_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_21_DMA_BYTE_STA_0_DMA_COUNT_RANGE                    25:0
#define APBDMACHAN_CHANNEL_21_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_21_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_21_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 684 [0x2ac] 

// Register APBDMACHAN_CHANNEL_21_AHB_PTR_0  
#define APBDMACHAN_CHANNEL_21_AHB_PTR_0                 _MK_ADDR_CONST(0x2b0)
#define APBDMACHAN_CHANNEL_21_AHB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_21_AHB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_21_AHB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_AHB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_21_AHB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_AHB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_AHB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_21_AHB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_21_AHB_PTR_0_AHB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_21_AHB_PTR_0_AHB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_21_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_21_AHB_PTR_0_AHB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_21_AHB_PTR_0_AHB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_21_AHB_PTR_0_AHB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_21_AHB_PTR_0_AHB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_21_AHB_SEQ_0  
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0                 _MK_ADDR_CONST(0x2b4)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_INTR_ENB_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_INTR_ENB_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_21_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_INTR_ENB_RANGE                  31:31
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_INTR_ENB_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_INTR_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_INTR_ENB_CPU                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_INTR_ENB_COP                    _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BURST_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BURST_FIELD                 _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BURST_RANGE                 26:24
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BURST_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BURST_DEFAULT                       _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                      _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_DBL_BUF_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_DBL_BUF_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_21_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_DBL_BUF_RANGE                   19:19
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_DBL_BUF_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_DBL_BUF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_21_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_WRAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                  _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_21_APB_PTR_0  
#define APBDMACHAN_CHANNEL_21_APB_PTR_0                 _MK_ADDR_CONST(0x2b8)
#define APBDMACHAN_CHANNEL_21_APB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_21_APB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_21_APB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_APB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_21_APB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_APB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_APB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_21_APB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_21_APB_PTR_0_APB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_21_APB_PTR_0_APB_BASE_FIELD                  _MK_FIELD_CONST(0x3ffff, APBDMACHAN_CHANNEL_21_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_21_APB_PTR_0_APB_BASE_RANGE                  19:2
#define APBDMACHAN_CHANNEL_21_APB_PTR_0_APB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_21_APB_PTR_0_APB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_APB_PTR_0_APB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3ffff)
#define APBDMACHAN_CHANNEL_21_APB_PTR_0_APB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_21_APB_SEQ_0  
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0                 _MK_ADDR_CONST(0x2bc)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_ADDR_WRAP_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_ADDR_WRAP_RANGE                     18:16
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_22_CSR_0  
#define APBDMACHAN_CHANNEL_22_CSR_0                     _MK_ADDR_CONST(0x2c0)
#define APBDMACHAN_CHANNEL_22_CSR_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_22_CSR_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_22_CSR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_RESET_MASK                  _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_22_CSR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_READ_MASK                   _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_22_CSR_0_WRITE_MASK                  _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_22_CSR_0_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_22_CSR_0_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_22_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_22_CSR_0_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_22_CSR_0_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_22_CSR_0_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_22_CSR_0_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_ENB_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_22_CSR_0_ENB_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_22_CSR_0_IE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_22_CSR_0_IE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_22_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_22_CSR_0_IE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_22_CSR_0_IE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_22_CSR_0_IE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_IE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_22_CSR_0_IE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_IE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_IE_EOC_DISABLE                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_22_CSR_0_IE_EOC_ENABLE                       _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_22_CSR_0_HOLD_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_22_CSR_0_HOLD_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_22_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_22_CSR_0_HOLD_RANGE                  29:29
#define APBDMACHAN_CHANNEL_22_CSR_0_HOLD_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_22_CSR_0_HOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_HOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_22_CSR_0_HOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_HOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_HOLD_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_22_CSR_0_HOLD_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_22_CSR_0_DIR_SHIFT                   _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_22_CSR_0_DIR_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_22_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_22_CSR_0_DIR_RANGE                   28:28
#define APBDMACHAN_CHANNEL_22_CSR_0_DIR_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_22_CSR_0_DIR_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_DIR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_22_CSR_0_DIR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_DIR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_DIR_AHB_WRITE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_22_CSR_0_DIR_AHB_READ                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_22_CSR_0_ONCE_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_22_CSR_0_ONCE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_22_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_22_CSR_0_ONCE_RANGE                  27:27
#define APBDMACHAN_CHANNEL_22_CSR_0_ONCE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_22_CSR_0_ONCE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_ONCE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_22_CSR_0_ONCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_ONCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_ONCE_MULTIPLE_BLOCK                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_22_CSR_0_ONCE_SINGLE_BLOCK                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_22_CSR_0_TRIG_SEL_SHIFT                      _MK_SHIFT_CONST(22)
#define APBDMACHAN_CHANNEL_22_CSR_0_TRIG_SEL_FIELD                      _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_22_CSR_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_22_CSR_0_TRIG_SEL_RANGE                      26:22
#define APBDMACHAN_CHANNEL_22_CSR_0_TRIG_SEL_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_22_CSR_0_TRIG_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_TRIG_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_22_CSR_0_TRIG_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_TRIG_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_TRIG_SEL_NA1                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_22_CSR_0_TRIG_SEL_SMP24                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_22_CSR_0_TRIG_SEL_SMP25                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_22_CSR_0_TRIG_SEL_SMP26                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_22_CSR_0_TRIG_SEL_SMP27                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_22_CSR_0_TRIG_SEL_XRQ_A                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_22_CSR_0_TRIG_SEL_XRQ_B                      _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_22_CSR_0_TRIG_SEL_TMR1                       _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_22_CSR_0_TRIG_SEL_TMR2                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_22_CSR_0_TRIG_SEL_APB_0                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_22_CSR_0_TRIG_SEL_APB_1                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_22_CSR_0_TRIG_SEL_APB_2                      _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_22_CSR_0_TRIG_SEL_APB_3                      _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_22_CSR_0_TRIG_SEL_APB_4                      _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_22_CSR_0_TRIG_SEL_APB_5                      _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_22_CSR_0_TRIG_SEL_APB_6                      _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_22_CSR_0_TRIG_SEL_APB_7                      _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_22_CSR_0_TRIG_SEL_APB_8                      _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_22_CSR_0_TRIG_SEL_APB_9                      _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_22_CSR_0_TRIG_SEL_APB_10                     _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_22_CSR_0_TRIG_SEL_APB_11                     _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_22_CSR_0_TRIG_SEL_APB_12                     _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_22_CSR_0_TRIG_SEL_APB_13                     _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_22_CSR_0_TRIG_SEL_APB_14                     _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_22_CSR_0_TRIG_SEL_APB_15                     _MK_ENUM_CONST(24)

#define APBDMACHAN_CHANNEL_22_CSR_0_FLOW_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_22_CSR_0_FLOW_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_22_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_22_CSR_0_FLOW_RANGE                  21:21
#define APBDMACHAN_CHANNEL_22_CSR_0_FLOW_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_22_CSR_0_FLOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_FLOW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_22_CSR_0_FLOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_FLOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_FLOW_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_22_CSR_0_FLOW_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_RANGE                       20:16
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_CNTR_REQ                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_APBIF_CH0                   _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_APBIF_CH1                   _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_APBIF_CH2                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_APBIF_CH3                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_HSI                 _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_NA6                 _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_NA7                 _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_UART_A                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_UART_B                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_UART_C                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_DTV                 _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_NA12                        _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_NA13                        _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_NA14                        _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_SL2B1                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_SL2B2                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_SL2B3                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_SL2B4                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_UART_D                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_UART_E                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_I2C                 _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_I2C2                        _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_I2C3                        _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_DVC_I2C                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_OWR                 _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_I2C4                        _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_SL2B5                       _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_SL2B6                       _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_NA29                        _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_NA30                        _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_NA31                        _MK_ENUM_CONST(31)

#define APBDMACHAN_CHANNEL_22_CSR_0_WCOUNT_SHIFT                        _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_22_CSR_0_WCOUNT_FIELD                        _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_22_CSR_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_22_CSR_0_WCOUNT_RANGE                        15:2
#define APBDMACHAN_CHANNEL_22_CSR_0_WCOUNT_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_22_CSR_0_WCOUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_WCOUNT_DEFAULT_MASK                 _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_22_CSR_0_WCOUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_WCOUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_22_STA_0  
#define APBDMACHAN_CHANNEL_22_STA_0                     _MK_ADDR_CONST(0x2c4)
#define APBDMACHAN_CHANNEL_22_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_22_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_22_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_STA_0_RESET_MASK                  _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_22_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_STA_0_READ_MASK                   _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_22_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_22_STA_0_BSY_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_22_STA_0_BSY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_22_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_22_STA_0_BSY_RANGE                   31:31
#define APBDMACHAN_CHANNEL_22_STA_0_BSY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_22_STA_0_BSY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_STA_0_BSY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_22_STA_0_BSY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_STA_0_BSY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_STA_0_BSY_WAIT                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_22_STA_0_BSY_ACTIVE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_22_STA_0_ISE_EOC_SHIFT                       _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_22_STA_0_ISE_EOC_FIELD                       _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_22_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_22_STA_0_ISE_EOC_RANGE                       30:30
#define APBDMACHAN_CHANNEL_22_STA_0_ISE_EOC_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_22_STA_0_ISE_EOC_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_STA_0_ISE_EOC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_22_STA_0_ISE_EOC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_STA_0_ISE_EOC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_STA_0_ISE_EOC_NO_INTR                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_22_STA_0_ISE_EOC_INTR                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_22_STA_0_HALT_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_22_STA_0_HALT_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_22_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_22_STA_0_HALT_RANGE                  29:29
#define APBDMACHAN_CHANNEL_22_STA_0_HALT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_22_STA_0_HALT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_STA_0_HALT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_22_STA_0_HALT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_STA_0_HALT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_STA_0_HALT_NO_HALT                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_22_STA_0_HALT_HALT                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_22_STA_0_PING_PONG_STA_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_22_STA_0_PING_PONG_STA_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_22_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_22_STA_0_PING_PONG_STA_RANGE                 28:28
#define APBDMACHAN_CHANNEL_22_STA_0_PING_PONG_STA_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_22_STA_0_PING_PONG_STA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_STA_0_PING_PONG_STA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_22_STA_0_PING_PONG_STA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_STA_0_PING_PONG_STA_PING_INTR_STA                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_22_STA_0_PING_PONG_STA_PONG_INTR_STA                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_22_STA_0_COUNT_SHIFT                 _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_22_STA_0_COUNT_FIELD                 _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_22_STA_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_22_STA_0_COUNT_RANGE                 15:2
#define APBDMACHAN_CHANNEL_22_STA_0_COUNT_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_22_STA_0_COUNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_STA_0_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_22_STA_0_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_STA_0_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_22_DMA_BYTE_STA_0  
#define APBDMACHAN_CHANNEL_22_DMA_BYTE_STA_0                    _MK_ADDR_CONST(0x2c8)
#define APBDMACHAN_CHANNEL_22_DMA_BYTE_STA_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_22_DMA_BYTE_STA_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_22_DMA_BYTE_STA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_DMA_BYTE_STA_0_RESET_MASK                         _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_22_DMA_BYTE_STA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_DMA_BYTE_STA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_DMA_BYTE_STA_0_READ_MASK                  _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_22_DMA_BYTE_STA_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_22_DMA_BYTE_STA_0_DMA_COUNT_FIELD                    _MK_FIELD_CONST(0x3ffffff, APBDMACHAN_CHANNEL_22_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_22_DMA_BYTE_STA_0_DMA_COUNT_RANGE                    25:0
#define APBDMACHAN_CHANNEL_22_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_22_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_22_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 716 [0x2cc] 

// Register APBDMACHAN_CHANNEL_22_AHB_PTR_0  
#define APBDMACHAN_CHANNEL_22_AHB_PTR_0                 _MK_ADDR_CONST(0x2d0)
#define APBDMACHAN_CHANNEL_22_AHB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_22_AHB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_22_AHB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_AHB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_22_AHB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_AHB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_AHB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_22_AHB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_22_AHB_PTR_0_AHB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_22_AHB_PTR_0_AHB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_22_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_22_AHB_PTR_0_AHB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_22_AHB_PTR_0_AHB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_22_AHB_PTR_0_AHB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_22_AHB_PTR_0_AHB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_22_AHB_SEQ_0  
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0                 _MK_ADDR_CONST(0x2d4)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_INTR_ENB_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_INTR_ENB_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_22_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_INTR_ENB_RANGE                  31:31
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_INTR_ENB_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_INTR_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_INTR_ENB_CPU                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_INTR_ENB_COP                    _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BURST_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BURST_FIELD                 _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BURST_RANGE                 26:24
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BURST_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BURST_DEFAULT                       _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                      _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_DBL_BUF_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_DBL_BUF_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_22_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_DBL_BUF_RANGE                   19:19
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_DBL_BUF_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_DBL_BUF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_22_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_WRAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                  _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_22_APB_PTR_0  
#define APBDMACHAN_CHANNEL_22_APB_PTR_0                 _MK_ADDR_CONST(0x2d8)
#define APBDMACHAN_CHANNEL_22_APB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_22_APB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_22_APB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_APB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_22_APB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_APB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_APB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_22_APB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_22_APB_PTR_0_APB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_22_APB_PTR_0_APB_BASE_FIELD                  _MK_FIELD_CONST(0x3ffff, APBDMACHAN_CHANNEL_22_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_22_APB_PTR_0_APB_BASE_RANGE                  19:2
#define APBDMACHAN_CHANNEL_22_APB_PTR_0_APB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_22_APB_PTR_0_APB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_APB_PTR_0_APB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3ffff)
#define APBDMACHAN_CHANNEL_22_APB_PTR_0_APB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_22_APB_SEQ_0  
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0                 _MK_ADDR_CONST(0x2dc)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_ADDR_WRAP_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_ADDR_WRAP_RANGE                     18:16
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_23_CSR_0  
#define APBDMACHAN_CHANNEL_23_CSR_0                     _MK_ADDR_CONST(0x2e0)
#define APBDMACHAN_CHANNEL_23_CSR_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_23_CSR_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_23_CSR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_RESET_MASK                  _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_23_CSR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_READ_MASK                   _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_23_CSR_0_WRITE_MASK                  _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_23_CSR_0_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_23_CSR_0_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_23_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_23_CSR_0_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_23_CSR_0_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_23_CSR_0_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_23_CSR_0_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_ENB_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_23_CSR_0_ENB_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_23_CSR_0_IE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_23_CSR_0_IE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_23_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_23_CSR_0_IE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_23_CSR_0_IE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_23_CSR_0_IE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_IE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_23_CSR_0_IE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_IE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_IE_EOC_DISABLE                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_23_CSR_0_IE_EOC_ENABLE                       _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_23_CSR_0_HOLD_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_23_CSR_0_HOLD_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_23_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_23_CSR_0_HOLD_RANGE                  29:29
#define APBDMACHAN_CHANNEL_23_CSR_0_HOLD_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_23_CSR_0_HOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_HOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_23_CSR_0_HOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_HOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_HOLD_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_23_CSR_0_HOLD_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_23_CSR_0_DIR_SHIFT                   _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_23_CSR_0_DIR_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_23_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_23_CSR_0_DIR_RANGE                   28:28
#define APBDMACHAN_CHANNEL_23_CSR_0_DIR_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_23_CSR_0_DIR_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_DIR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_23_CSR_0_DIR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_DIR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_DIR_AHB_WRITE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_23_CSR_0_DIR_AHB_READ                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_23_CSR_0_ONCE_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_23_CSR_0_ONCE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_23_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_23_CSR_0_ONCE_RANGE                  27:27
#define APBDMACHAN_CHANNEL_23_CSR_0_ONCE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_23_CSR_0_ONCE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_ONCE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_23_CSR_0_ONCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_ONCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_ONCE_MULTIPLE_BLOCK                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_23_CSR_0_ONCE_SINGLE_BLOCK                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_23_CSR_0_TRIG_SEL_SHIFT                      _MK_SHIFT_CONST(22)
#define APBDMACHAN_CHANNEL_23_CSR_0_TRIG_SEL_FIELD                      _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_23_CSR_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_23_CSR_0_TRIG_SEL_RANGE                      26:22
#define APBDMACHAN_CHANNEL_23_CSR_0_TRIG_SEL_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_23_CSR_0_TRIG_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_TRIG_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_23_CSR_0_TRIG_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_TRIG_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_TRIG_SEL_NA1                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_23_CSR_0_TRIG_SEL_SMP24                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_23_CSR_0_TRIG_SEL_SMP25                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_23_CSR_0_TRIG_SEL_SMP26                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_23_CSR_0_TRIG_SEL_SMP27                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_23_CSR_0_TRIG_SEL_XRQ_A                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_23_CSR_0_TRIG_SEL_XRQ_B                      _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_23_CSR_0_TRIG_SEL_TMR1                       _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_23_CSR_0_TRIG_SEL_TMR2                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_23_CSR_0_TRIG_SEL_APB_0                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_23_CSR_0_TRIG_SEL_APB_1                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_23_CSR_0_TRIG_SEL_APB_2                      _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_23_CSR_0_TRIG_SEL_APB_3                      _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_23_CSR_0_TRIG_SEL_APB_4                      _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_23_CSR_0_TRIG_SEL_APB_5                      _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_23_CSR_0_TRIG_SEL_APB_6                      _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_23_CSR_0_TRIG_SEL_APB_7                      _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_23_CSR_0_TRIG_SEL_APB_8                      _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_23_CSR_0_TRIG_SEL_APB_9                      _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_23_CSR_0_TRIG_SEL_APB_10                     _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_23_CSR_0_TRIG_SEL_APB_11                     _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_23_CSR_0_TRIG_SEL_APB_12                     _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_23_CSR_0_TRIG_SEL_APB_13                     _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_23_CSR_0_TRIG_SEL_APB_14                     _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_23_CSR_0_TRIG_SEL_APB_15                     _MK_ENUM_CONST(24)

#define APBDMACHAN_CHANNEL_23_CSR_0_FLOW_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_23_CSR_0_FLOW_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_23_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_23_CSR_0_FLOW_RANGE                  21:21
#define APBDMACHAN_CHANNEL_23_CSR_0_FLOW_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_23_CSR_0_FLOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_FLOW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_23_CSR_0_FLOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_FLOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_FLOW_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_23_CSR_0_FLOW_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_RANGE                       20:16
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_CNTR_REQ                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_APBIF_CH0                   _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_APBIF_CH1                   _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_APBIF_CH2                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_APBIF_CH3                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_HSI                 _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_NA6                 _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_NA7                 _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_UART_A                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_UART_B                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_UART_C                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_DTV                 _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_NA12                        _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_NA13                        _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_NA14                        _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_SL2B1                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_SL2B2                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_SL2B3                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_SL2B4                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_UART_D                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_UART_E                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_I2C                 _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_I2C2                        _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_I2C3                        _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_DVC_I2C                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_OWR                 _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_I2C4                        _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_SL2B5                       _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_SL2B6                       _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_NA29                        _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_NA30                        _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_NA31                        _MK_ENUM_CONST(31)

#define APBDMACHAN_CHANNEL_23_CSR_0_WCOUNT_SHIFT                        _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_23_CSR_0_WCOUNT_FIELD                        _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_23_CSR_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_23_CSR_0_WCOUNT_RANGE                        15:2
#define APBDMACHAN_CHANNEL_23_CSR_0_WCOUNT_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_23_CSR_0_WCOUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_WCOUNT_DEFAULT_MASK                 _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_23_CSR_0_WCOUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_WCOUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_23_STA_0  
#define APBDMACHAN_CHANNEL_23_STA_0                     _MK_ADDR_CONST(0x2e4)
#define APBDMACHAN_CHANNEL_23_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_23_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_23_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_STA_0_RESET_MASK                  _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_23_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_STA_0_READ_MASK                   _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_23_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_23_STA_0_BSY_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_23_STA_0_BSY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_23_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_23_STA_0_BSY_RANGE                   31:31
#define APBDMACHAN_CHANNEL_23_STA_0_BSY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_23_STA_0_BSY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_STA_0_BSY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_23_STA_0_BSY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_STA_0_BSY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_STA_0_BSY_WAIT                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_23_STA_0_BSY_ACTIVE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_23_STA_0_ISE_EOC_SHIFT                       _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_23_STA_0_ISE_EOC_FIELD                       _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_23_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_23_STA_0_ISE_EOC_RANGE                       30:30
#define APBDMACHAN_CHANNEL_23_STA_0_ISE_EOC_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_23_STA_0_ISE_EOC_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_STA_0_ISE_EOC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_23_STA_0_ISE_EOC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_STA_0_ISE_EOC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_STA_0_ISE_EOC_NO_INTR                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_23_STA_0_ISE_EOC_INTR                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_23_STA_0_HALT_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_23_STA_0_HALT_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_23_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_23_STA_0_HALT_RANGE                  29:29
#define APBDMACHAN_CHANNEL_23_STA_0_HALT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_23_STA_0_HALT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_STA_0_HALT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_23_STA_0_HALT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_STA_0_HALT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_STA_0_HALT_NO_HALT                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_23_STA_0_HALT_HALT                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_23_STA_0_PING_PONG_STA_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_23_STA_0_PING_PONG_STA_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_23_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_23_STA_0_PING_PONG_STA_RANGE                 28:28
#define APBDMACHAN_CHANNEL_23_STA_0_PING_PONG_STA_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_23_STA_0_PING_PONG_STA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_STA_0_PING_PONG_STA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_23_STA_0_PING_PONG_STA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_STA_0_PING_PONG_STA_PING_INTR_STA                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_23_STA_0_PING_PONG_STA_PONG_INTR_STA                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_23_STA_0_COUNT_SHIFT                 _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_23_STA_0_COUNT_FIELD                 _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_23_STA_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_23_STA_0_COUNT_RANGE                 15:2
#define APBDMACHAN_CHANNEL_23_STA_0_COUNT_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_23_STA_0_COUNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_STA_0_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_23_STA_0_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_STA_0_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_23_DMA_BYTE_STA_0  
#define APBDMACHAN_CHANNEL_23_DMA_BYTE_STA_0                    _MK_ADDR_CONST(0x2e8)
#define APBDMACHAN_CHANNEL_23_DMA_BYTE_STA_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_23_DMA_BYTE_STA_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_23_DMA_BYTE_STA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_DMA_BYTE_STA_0_RESET_MASK                         _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_23_DMA_BYTE_STA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_DMA_BYTE_STA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_DMA_BYTE_STA_0_READ_MASK                  _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_23_DMA_BYTE_STA_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_23_DMA_BYTE_STA_0_DMA_COUNT_FIELD                    _MK_FIELD_CONST(0x3ffffff, APBDMACHAN_CHANNEL_23_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_23_DMA_BYTE_STA_0_DMA_COUNT_RANGE                    25:0
#define APBDMACHAN_CHANNEL_23_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_23_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_23_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 748 [0x2ec] 

// Register APBDMACHAN_CHANNEL_23_AHB_PTR_0  
#define APBDMACHAN_CHANNEL_23_AHB_PTR_0                 _MK_ADDR_CONST(0x2f0)
#define APBDMACHAN_CHANNEL_23_AHB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_23_AHB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_23_AHB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_AHB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_23_AHB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_AHB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_AHB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_23_AHB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_23_AHB_PTR_0_AHB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_23_AHB_PTR_0_AHB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_23_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_23_AHB_PTR_0_AHB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_23_AHB_PTR_0_AHB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_23_AHB_PTR_0_AHB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_23_AHB_PTR_0_AHB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_23_AHB_SEQ_0  
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0                 _MK_ADDR_CONST(0x2f4)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_INTR_ENB_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_INTR_ENB_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_23_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_INTR_ENB_RANGE                  31:31
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_INTR_ENB_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_INTR_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_INTR_ENB_CPU                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_INTR_ENB_COP                    _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BURST_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BURST_FIELD                 _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BURST_RANGE                 26:24
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BURST_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BURST_DEFAULT                       _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                      _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_DBL_BUF_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_DBL_BUF_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_23_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_DBL_BUF_RANGE                   19:19
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_DBL_BUF_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_DBL_BUF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_23_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_WRAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                  _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_23_APB_PTR_0  
#define APBDMACHAN_CHANNEL_23_APB_PTR_0                 _MK_ADDR_CONST(0x2f8)
#define APBDMACHAN_CHANNEL_23_APB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_23_APB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_23_APB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_APB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_23_APB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_APB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_APB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_23_APB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_23_APB_PTR_0_APB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_23_APB_PTR_0_APB_BASE_FIELD                  _MK_FIELD_CONST(0x3ffff, APBDMACHAN_CHANNEL_23_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_23_APB_PTR_0_APB_BASE_RANGE                  19:2
#define APBDMACHAN_CHANNEL_23_APB_PTR_0_APB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_23_APB_PTR_0_APB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_APB_PTR_0_APB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3ffff)
#define APBDMACHAN_CHANNEL_23_APB_PTR_0_APB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_23_APB_SEQ_0  
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0                 _MK_ADDR_CONST(0x2fc)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_ADDR_WRAP_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_ADDR_WRAP_RANGE                     18:16
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_24_CSR_0  
#define APBDMACHAN_CHANNEL_24_CSR_0                     _MK_ADDR_CONST(0x300)
#define APBDMACHAN_CHANNEL_24_CSR_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_24_CSR_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_24_CSR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_RESET_MASK                  _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_24_CSR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_READ_MASK                   _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_24_CSR_0_WRITE_MASK                  _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_24_CSR_0_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_24_CSR_0_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_24_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_24_CSR_0_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_24_CSR_0_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_24_CSR_0_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_24_CSR_0_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_ENB_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_24_CSR_0_ENB_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_24_CSR_0_IE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_24_CSR_0_IE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_24_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_24_CSR_0_IE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_24_CSR_0_IE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_24_CSR_0_IE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_IE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_24_CSR_0_IE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_IE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_IE_EOC_DISABLE                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_24_CSR_0_IE_EOC_ENABLE                       _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_24_CSR_0_HOLD_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_24_CSR_0_HOLD_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_24_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_24_CSR_0_HOLD_RANGE                  29:29
#define APBDMACHAN_CHANNEL_24_CSR_0_HOLD_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_24_CSR_0_HOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_HOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_24_CSR_0_HOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_HOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_HOLD_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_24_CSR_0_HOLD_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_24_CSR_0_DIR_SHIFT                   _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_24_CSR_0_DIR_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_24_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_24_CSR_0_DIR_RANGE                   28:28
#define APBDMACHAN_CHANNEL_24_CSR_0_DIR_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_24_CSR_0_DIR_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_DIR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_24_CSR_0_DIR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_DIR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_DIR_AHB_WRITE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_24_CSR_0_DIR_AHB_READ                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_24_CSR_0_ONCE_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_24_CSR_0_ONCE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_24_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_24_CSR_0_ONCE_RANGE                  27:27
#define APBDMACHAN_CHANNEL_24_CSR_0_ONCE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_24_CSR_0_ONCE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_ONCE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_24_CSR_0_ONCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_ONCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_ONCE_MULTIPLE_BLOCK                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_24_CSR_0_ONCE_SINGLE_BLOCK                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_24_CSR_0_TRIG_SEL_SHIFT                      _MK_SHIFT_CONST(22)
#define APBDMACHAN_CHANNEL_24_CSR_0_TRIG_SEL_FIELD                      _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_24_CSR_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_24_CSR_0_TRIG_SEL_RANGE                      26:22
#define APBDMACHAN_CHANNEL_24_CSR_0_TRIG_SEL_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_24_CSR_0_TRIG_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_TRIG_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_24_CSR_0_TRIG_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_TRIG_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_TRIG_SEL_NA1                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_24_CSR_0_TRIG_SEL_SMP24                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_24_CSR_0_TRIG_SEL_SMP25                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_24_CSR_0_TRIG_SEL_SMP26                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_24_CSR_0_TRIG_SEL_SMP27                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_24_CSR_0_TRIG_SEL_XRQ_A                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_24_CSR_0_TRIG_SEL_XRQ_B                      _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_24_CSR_0_TRIG_SEL_TMR1                       _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_24_CSR_0_TRIG_SEL_TMR2                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_24_CSR_0_TRIG_SEL_APB_0                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_24_CSR_0_TRIG_SEL_APB_1                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_24_CSR_0_TRIG_SEL_APB_2                      _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_24_CSR_0_TRIG_SEL_APB_3                      _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_24_CSR_0_TRIG_SEL_APB_4                      _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_24_CSR_0_TRIG_SEL_APB_5                      _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_24_CSR_0_TRIG_SEL_APB_6                      _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_24_CSR_0_TRIG_SEL_APB_7                      _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_24_CSR_0_TRIG_SEL_APB_8                      _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_24_CSR_0_TRIG_SEL_APB_9                      _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_24_CSR_0_TRIG_SEL_APB_10                     _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_24_CSR_0_TRIG_SEL_APB_11                     _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_24_CSR_0_TRIG_SEL_APB_12                     _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_24_CSR_0_TRIG_SEL_APB_13                     _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_24_CSR_0_TRIG_SEL_APB_14                     _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_24_CSR_0_TRIG_SEL_APB_15                     _MK_ENUM_CONST(24)

#define APBDMACHAN_CHANNEL_24_CSR_0_FLOW_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_24_CSR_0_FLOW_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_24_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_24_CSR_0_FLOW_RANGE                  21:21
#define APBDMACHAN_CHANNEL_24_CSR_0_FLOW_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_24_CSR_0_FLOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_FLOW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_24_CSR_0_FLOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_FLOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_FLOW_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_24_CSR_0_FLOW_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_RANGE                       20:16
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_CNTR_REQ                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_APBIF_CH0                   _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_APBIF_CH1                   _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_APBIF_CH2                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_APBIF_CH3                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_HSI                 _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_NA6                 _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_NA7                 _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_UART_A                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_UART_B                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_UART_C                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_DTV                 _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_NA12                        _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_NA13                        _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_NA14                        _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_SL2B1                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_SL2B2                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_SL2B3                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_SL2B4                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_UART_D                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_UART_E                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_I2C                 _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_I2C2                        _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_I2C3                        _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_DVC_I2C                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_OWR                 _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_I2C4                        _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_SL2B5                       _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_SL2B6                       _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_NA29                        _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_NA30                        _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_NA31                        _MK_ENUM_CONST(31)

#define APBDMACHAN_CHANNEL_24_CSR_0_WCOUNT_SHIFT                        _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_24_CSR_0_WCOUNT_FIELD                        _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_24_CSR_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_24_CSR_0_WCOUNT_RANGE                        15:2
#define APBDMACHAN_CHANNEL_24_CSR_0_WCOUNT_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_24_CSR_0_WCOUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_WCOUNT_DEFAULT_MASK                 _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_24_CSR_0_WCOUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_WCOUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_24_STA_0  
#define APBDMACHAN_CHANNEL_24_STA_0                     _MK_ADDR_CONST(0x304)
#define APBDMACHAN_CHANNEL_24_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_24_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_24_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_STA_0_RESET_MASK                  _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_24_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_STA_0_READ_MASK                   _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_24_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_24_STA_0_BSY_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_24_STA_0_BSY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_24_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_24_STA_0_BSY_RANGE                   31:31
#define APBDMACHAN_CHANNEL_24_STA_0_BSY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_24_STA_0_BSY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_STA_0_BSY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_24_STA_0_BSY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_STA_0_BSY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_STA_0_BSY_WAIT                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_24_STA_0_BSY_ACTIVE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_24_STA_0_ISE_EOC_SHIFT                       _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_24_STA_0_ISE_EOC_FIELD                       _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_24_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_24_STA_0_ISE_EOC_RANGE                       30:30
#define APBDMACHAN_CHANNEL_24_STA_0_ISE_EOC_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_24_STA_0_ISE_EOC_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_STA_0_ISE_EOC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_24_STA_0_ISE_EOC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_STA_0_ISE_EOC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_STA_0_ISE_EOC_NO_INTR                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_24_STA_0_ISE_EOC_INTR                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_24_STA_0_HALT_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_24_STA_0_HALT_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_24_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_24_STA_0_HALT_RANGE                  29:29
#define APBDMACHAN_CHANNEL_24_STA_0_HALT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_24_STA_0_HALT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_STA_0_HALT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_24_STA_0_HALT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_STA_0_HALT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_STA_0_HALT_NO_HALT                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_24_STA_0_HALT_HALT                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_24_STA_0_PING_PONG_STA_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_24_STA_0_PING_PONG_STA_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_24_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_24_STA_0_PING_PONG_STA_RANGE                 28:28
#define APBDMACHAN_CHANNEL_24_STA_0_PING_PONG_STA_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_24_STA_0_PING_PONG_STA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_STA_0_PING_PONG_STA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_24_STA_0_PING_PONG_STA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_STA_0_PING_PONG_STA_PING_INTR_STA                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_24_STA_0_PING_PONG_STA_PONG_INTR_STA                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_24_STA_0_COUNT_SHIFT                 _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_24_STA_0_COUNT_FIELD                 _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_24_STA_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_24_STA_0_COUNT_RANGE                 15:2
#define APBDMACHAN_CHANNEL_24_STA_0_COUNT_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_24_STA_0_COUNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_STA_0_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_24_STA_0_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_STA_0_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_24_DMA_BYTE_STA_0  
#define APBDMACHAN_CHANNEL_24_DMA_BYTE_STA_0                    _MK_ADDR_CONST(0x308)
#define APBDMACHAN_CHANNEL_24_DMA_BYTE_STA_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_24_DMA_BYTE_STA_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_24_DMA_BYTE_STA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_DMA_BYTE_STA_0_RESET_MASK                         _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_24_DMA_BYTE_STA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_DMA_BYTE_STA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_DMA_BYTE_STA_0_READ_MASK                  _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_24_DMA_BYTE_STA_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_24_DMA_BYTE_STA_0_DMA_COUNT_FIELD                    _MK_FIELD_CONST(0x3ffffff, APBDMACHAN_CHANNEL_24_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_24_DMA_BYTE_STA_0_DMA_COUNT_RANGE                    25:0
#define APBDMACHAN_CHANNEL_24_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_24_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_24_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 780 [0x30c] 

// Register APBDMACHAN_CHANNEL_24_AHB_PTR_0  
#define APBDMACHAN_CHANNEL_24_AHB_PTR_0                 _MK_ADDR_CONST(0x310)
#define APBDMACHAN_CHANNEL_24_AHB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_24_AHB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_24_AHB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_AHB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_24_AHB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_AHB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_AHB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_24_AHB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_24_AHB_PTR_0_AHB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_24_AHB_PTR_0_AHB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_24_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_24_AHB_PTR_0_AHB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_24_AHB_PTR_0_AHB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_24_AHB_PTR_0_AHB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_24_AHB_PTR_0_AHB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_24_AHB_SEQ_0  
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0                 _MK_ADDR_CONST(0x314)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_INTR_ENB_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_INTR_ENB_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_24_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_INTR_ENB_RANGE                  31:31
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_INTR_ENB_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_INTR_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_INTR_ENB_CPU                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_INTR_ENB_COP                    _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BURST_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BURST_FIELD                 _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BURST_RANGE                 26:24
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BURST_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BURST_DEFAULT                       _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                      _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_DBL_BUF_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_DBL_BUF_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_24_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_DBL_BUF_RANGE                   19:19
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_DBL_BUF_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_DBL_BUF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_24_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_WRAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                  _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_24_APB_PTR_0  
#define APBDMACHAN_CHANNEL_24_APB_PTR_0                 _MK_ADDR_CONST(0x318)
#define APBDMACHAN_CHANNEL_24_APB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_24_APB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_24_APB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_APB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_24_APB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_APB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_APB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_24_APB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_24_APB_PTR_0_APB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_24_APB_PTR_0_APB_BASE_FIELD                  _MK_FIELD_CONST(0x3ffff, APBDMACHAN_CHANNEL_24_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_24_APB_PTR_0_APB_BASE_RANGE                  19:2
#define APBDMACHAN_CHANNEL_24_APB_PTR_0_APB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_24_APB_PTR_0_APB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_APB_PTR_0_APB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3ffff)
#define APBDMACHAN_CHANNEL_24_APB_PTR_0_APB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_24_APB_SEQ_0  
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0                 _MK_ADDR_CONST(0x31c)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_ADDR_WRAP_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_ADDR_WRAP_RANGE                     18:16
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_25_CSR_0  
#define APBDMACHAN_CHANNEL_25_CSR_0                     _MK_ADDR_CONST(0x320)
#define APBDMACHAN_CHANNEL_25_CSR_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_25_CSR_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_25_CSR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_RESET_MASK                  _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_25_CSR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_READ_MASK                   _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_25_CSR_0_WRITE_MASK                  _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_25_CSR_0_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_25_CSR_0_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_25_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_25_CSR_0_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_25_CSR_0_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_25_CSR_0_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_25_CSR_0_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_ENB_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_25_CSR_0_ENB_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_25_CSR_0_IE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_25_CSR_0_IE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_25_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_25_CSR_0_IE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_25_CSR_0_IE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_25_CSR_0_IE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_IE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_25_CSR_0_IE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_IE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_IE_EOC_DISABLE                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_25_CSR_0_IE_EOC_ENABLE                       _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_25_CSR_0_HOLD_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_25_CSR_0_HOLD_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_25_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_25_CSR_0_HOLD_RANGE                  29:29
#define APBDMACHAN_CHANNEL_25_CSR_0_HOLD_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_25_CSR_0_HOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_HOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_25_CSR_0_HOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_HOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_HOLD_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_25_CSR_0_HOLD_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_25_CSR_0_DIR_SHIFT                   _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_25_CSR_0_DIR_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_25_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_25_CSR_0_DIR_RANGE                   28:28
#define APBDMACHAN_CHANNEL_25_CSR_0_DIR_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_25_CSR_0_DIR_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_DIR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_25_CSR_0_DIR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_DIR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_DIR_AHB_WRITE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_25_CSR_0_DIR_AHB_READ                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_25_CSR_0_ONCE_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_25_CSR_0_ONCE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_25_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_25_CSR_0_ONCE_RANGE                  27:27
#define APBDMACHAN_CHANNEL_25_CSR_0_ONCE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_25_CSR_0_ONCE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_ONCE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_25_CSR_0_ONCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_ONCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_ONCE_MULTIPLE_BLOCK                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_25_CSR_0_ONCE_SINGLE_BLOCK                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_25_CSR_0_TRIG_SEL_SHIFT                      _MK_SHIFT_CONST(22)
#define APBDMACHAN_CHANNEL_25_CSR_0_TRIG_SEL_FIELD                      _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_25_CSR_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_25_CSR_0_TRIG_SEL_RANGE                      26:22
#define APBDMACHAN_CHANNEL_25_CSR_0_TRIG_SEL_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_25_CSR_0_TRIG_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_TRIG_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_25_CSR_0_TRIG_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_TRIG_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_TRIG_SEL_NA1                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_25_CSR_0_TRIG_SEL_SMP24                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_25_CSR_0_TRIG_SEL_SMP25                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_25_CSR_0_TRIG_SEL_SMP26                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_25_CSR_0_TRIG_SEL_SMP27                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_25_CSR_0_TRIG_SEL_XRQ_A                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_25_CSR_0_TRIG_SEL_XRQ_B                      _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_25_CSR_0_TRIG_SEL_TMR1                       _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_25_CSR_0_TRIG_SEL_TMR2                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_25_CSR_0_TRIG_SEL_APB_0                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_25_CSR_0_TRIG_SEL_APB_1                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_25_CSR_0_TRIG_SEL_APB_2                      _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_25_CSR_0_TRIG_SEL_APB_3                      _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_25_CSR_0_TRIG_SEL_APB_4                      _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_25_CSR_0_TRIG_SEL_APB_5                      _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_25_CSR_0_TRIG_SEL_APB_6                      _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_25_CSR_0_TRIG_SEL_APB_7                      _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_25_CSR_0_TRIG_SEL_APB_8                      _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_25_CSR_0_TRIG_SEL_APB_9                      _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_25_CSR_0_TRIG_SEL_APB_10                     _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_25_CSR_0_TRIG_SEL_APB_11                     _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_25_CSR_0_TRIG_SEL_APB_12                     _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_25_CSR_0_TRIG_SEL_APB_13                     _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_25_CSR_0_TRIG_SEL_APB_14                     _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_25_CSR_0_TRIG_SEL_APB_15                     _MK_ENUM_CONST(24)

#define APBDMACHAN_CHANNEL_25_CSR_0_FLOW_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_25_CSR_0_FLOW_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_25_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_25_CSR_0_FLOW_RANGE                  21:21
#define APBDMACHAN_CHANNEL_25_CSR_0_FLOW_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_25_CSR_0_FLOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_FLOW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_25_CSR_0_FLOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_FLOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_FLOW_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_25_CSR_0_FLOW_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_RANGE                       20:16
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_CNTR_REQ                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_APBIF_CH0                   _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_APBIF_CH1                   _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_APBIF_CH2                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_APBIF_CH3                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_HSI                 _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_NA6                 _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_NA7                 _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_UART_A                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_UART_B                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_UART_C                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_DTV                 _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_NA12                        _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_NA13                        _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_NA14                        _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_SL2B1                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_SL2B2                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_SL2B3                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_SL2B4                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_UART_D                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_UART_E                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_I2C                 _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_I2C2                        _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_I2C3                        _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_DVC_I2C                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_OWR                 _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_I2C4                        _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_SL2B5                       _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_SL2B6                       _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_NA29                        _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_NA30                        _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_NA31                        _MK_ENUM_CONST(31)

#define APBDMACHAN_CHANNEL_25_CSR_0_WCOUNT_SHIFT                        _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_25_CSR_0_WCOUNT_FIELD                        _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_25_CSR_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_25_CSR_0_WCOUNT_RANGE                        15:2
#define APBDMACHAN_CHANNEL_25_CSR_0_WCOUNT_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_25_CSR_0_WCOUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_WCOUNT_DEFAULT_MASK                 _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_25_CSR_0_WCOUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_WCOUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_25_STA_0  
#define APBDMACHAN_CHANNEL_25_STA_0                     _MK_ADDR_CONST(0x324)
#define APBDMACHAN_CHANNEL_25_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_25_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_25_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_STA_0_RESET_MASK                  _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_25_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_STA_0_READ_MASK                   _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_25_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_25_STA_0_BSY_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_25_STA_0_BSY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_25_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_25_STA_0_BSY_RANGE                   31:31
#define APBDMACHAN_CHANNEL_25_STA_0_BSY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_25_STA_0_BSY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_STA_0_BSY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_25_STA_0_BSY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_STA_0_BSY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_STA_0_BSY_WAIT                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_25_STA_0_BSY_ACTIVE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_25_STA_0_ISE_EOC_SHIFT                       _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_25_STA_0_ISE_EOC_FIELD                       _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_25_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_25_STA_0_ISE_EOC_RANGE                       30:30
#define APBDMACHAN_CHANNEL_25_STA_0_ISE_EOC_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_25_STA_0_ISE_EOC_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_STA_0_ISE_EOC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_25_STA_0_ISE_EOC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_STA_0_ISE_EOC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_STA_0_ISE_EOC_NO_INTR                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_25_STA_0_ISE_EOC_INTR                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_25_STA_0_HALT_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_25_STA_0_HALT_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_25_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_25_STA_0_HALT_RANGE                  29:29
#define APBDMACHAN_CHANNEL_25_STA_0_HALT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_25_STA_0_HALT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_STA_0_HALT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_25_STA_0_HALT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_STA_0_HALT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_STA_0_HALT_NO_HALT                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_25_STA_0_HALT_HALT                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_25_STA_0_PING_PONG_STA_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_25_STA_0_PING_PONG_STA_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_25_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_25_STA_0_PING_PONG_STA_RANGE                 28:28
#define APBDMACHAN_CHANNEL_25_STA_0_PING_PONG_STA_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_25_STA_0_PING_PONG_STA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_STA_0_PING_PONG_STA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_25_STA_0_PING_PONG_STA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_STA_0_PING_PONG_STA_PING_INTR_STA                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_25_STA_0_PING_PONG_STA_PONG_INTR_STA                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_25_STA_0_COUNT_SHIFT                 _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_25_STA_0_COUNT_FIELD                 _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_25_STA_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_25_STA_0_COUNT_RANGE                 15:2
#define APBDMACHAN_CHANNEL_25_STA_0_COUNT_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_25_STA_0_COUNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_STA_0_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_25_STA_0_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_STA_0_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_25_DMA_BYTE_STA_0  
#define APBDMACHAN_CHANNEL_25_DMA_BYTE_STA_0                    _MK_ADDR_CONST(0x328)
#define APBDMACHAN_CHANNEL_25_DMA_BYTE_STA_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_25_DMA_BYTE_STA_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_25_DMA_BYTE_STA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_DMA_BYTE_STA_0_RESET_MASK                         _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_25_DMA_BYTE_STA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_DMA_BYTE_STA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_DMA_BYTE_STA_0_READ_MASK                  _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_25_DMA_BYTE_STA_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_25_DMA_BYTE_STA_0_DMA_COUNT_FIELD                    _MK_FIELD_CONST(0x3ffffff, APBDMACHAN_CHANNEL_25_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_25_DMA_BYTE_STA_0_DMA_COUNT_RANGE                    25:0
#define APBDMACHAN_CHANNEL_25_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_25_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_25_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 812 [0x32c] 

// Register APBDMACHAN_CHANNEL_25_AHB_PTR_0  
#define APBDMACHAN_CHANNEL_25_AHB_PTR_0                 _MK_ADDR_CONST(0x330)
#define APBDMACHAN_CHANNEL_25_AHB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_25_AHB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_25_AHB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_AHB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_25_AHB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_AHB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_AHB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_25_AHB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_25_AHB_PTR_0_AHB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_25_AHB_PTR_0_AHB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_25_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_25_AHB_PTR_0_AHB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_25_AHB_PTR_0_AHB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_25_AHB_PTR_0_AHB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_25_AHB_PTR_0_AHB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_25_AHB_SEQ_0  
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0                 _MK_ADDR_CONST(0x334)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_INTR_ENB_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_INTR_ENB_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_25_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_INTR_ENB_RANGE                  31:31
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_INTR_ENB_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_INTR_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_INTR_ENB_CPU                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_INTR_ENB_COP                    _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BURST_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BURST_FIELD                 _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BURST_RANGE                 26:24
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BURST_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BURST_DEFAULT                       _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                      _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_DBL_BUF_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_DBL_BUF_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_25_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_DBL_BUF_RANGE                   19:19
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_DBL_BUF_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_DBL_BUF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_25_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_WRAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                  _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_25_APB_PTR_0  
#define APBDMACHAN_CHANNEL_25_APB_PTR_0                 _MK_ADDR_CONST(0x338)
#define APBDMACHAN_CHANNEL_25_APB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_25_APB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_25_APB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_APB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_25_APB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_APB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_APB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_25_APB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_25_APB_PTR_0_APB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_25_APB_PTR_0_APB_BASE_FIELD                  _MK_FIELD_CONST(0x3ffff, APBDMACHAN_CHANNEL_25_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_25_APB_PTR_0_APB_BASE_RANGE                  19:2
#define APBDMACHAN_CHANNEL_25_APB_PTR_0_APB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_25_APB_PTR_0_APB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_APB_PTR_0_APB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3ffff)
#define APBDMACHAN_CHANNEL_25_APB_PTR_0_APB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_25_APB_SEQ_0  
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0                 _MK_ADDR_CONST(0x33c)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_DATA_SWAP_DISBALE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_ADDR_WRAP_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_ADDR_WRAP_RANGE                     18:16
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_26_CSR_0  
#define APBDMACHAN_CHANNEL_26_CSR_0                     _MK_ADDR_CONST(0x340)
#define APBDMACHAN_CHANNEL_26_CSR_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_26_CSR_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_26_CSR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_RESET_MASK                  _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_26_CSR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_READ_MASK                   _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_26_CSR_0_WRITE_MASK                  _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_26_CSR_0_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_26_CSR_0_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_26_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_26_CSR_0_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_26_CSR_0_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_26_CSR_0_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_26_CSR_0_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_ENB_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_26_CSR_0_ENB_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_26_CSR_0_IE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_26_CSR_0_IE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_26_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_26_CSR_0_IE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_26_CSR_0_IE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_26_CSR_0_IE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_IE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_26_CSR_0_IE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_IE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_IE_EOC_DISABLE                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_26_CSR_0_IE_EOC_ENABLE                       _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_26_CSR_0_HOLD_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_26_CSR_0_HOLD_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_26_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_26_CSR_0_HOLD_RANGE                  29:29
#define APBDMACHAN_CHANNEL_26_CSR_0_HOLD_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_26_CSR_0_HOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_HOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_26_CSR_0_HOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_HOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_HOLD_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_26_CSR_0_HOLD_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_26_CSR_0_DIR_SHIFT                   _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_26_CSR_0_DIR_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_26_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_26_CSR_0_DIR_RANGE                   28:28
#define APBDMACHAN_CHANNEL_26_CSR_0_DIR_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_26_CSR_0_DIR_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_DIR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_26_CSR_0_DIR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_DIR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_DIR_AHB_WRITE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_26_CSR_0_DIR_AHB_READ                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_26_CSR_0_ONCE_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_26_CSR_0_ONCE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_26_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_26_CSR_0_ONCE_RANGE                  27:27
#define APBDMACHAN_CHANNEL_26_CSR_0_ONCE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_26_CSR_0_ONCE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_ONCE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_26_CSR_0_ONCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_ONCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_ONCE_MULTIPLE_BLOCK                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_26_CSR_0_ONCE_SINGLE_BLOCK                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_26_CSR_0_TRIG_SEL_SHIFT                      _MK_SHIFT_CONST(22)
#define APBDMACHAN_CHANNEL_26_CSR_0_TRIG_SEL_FIELD                      _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_26_CSR_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_26_CSR_0_TRIG_SEL_RANGE                      26:22
#define APBDMACHAN_CHANNEL_26_CSR_0_TRIG_SEL_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_26_CSR_0_TRIG_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_TRIG_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_26_CSR_0_TRIG_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_TRIG_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_TRIG_SEL_NA1                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_26_CSR_0_TRIG_SEL_SMP24                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_26_CSR_0_TRIG_SEL_SMP25                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_26_CSR_0_TRIG_SEL_SMP26                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_26_CSR_0_TRIG_SEL_SMP27                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_26_CSR_0_TRIG_SEL_XRQ_A                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_26_CSR_0_TRIG_SEL_XRQ_B                      _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_26_CSR_0_TRIG_SEL_TMR1                       _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_26_CSR_0_TRIG_SEL_TMR2                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_26_CSR_0_TRIG_SEL_APB_0                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_26_CSR_0_TRIG_SEL_APB_1                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_26_CSR_0_TRIG_SEL_APB_2                      _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_26_CSR_0_TRIG_SEL_APB_3                      _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_26_CSR_0_TRIG_SEL_APB_4                      _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_26_CSR_0_TRIG_SEL_APB_5                      _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_26_CSR_0_TRIG_SEL_APB_6                      _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_26_CSR_0_TRIG_SEL_APB_7                      _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_26_CSR_0_TRIG_SEL_APB_8                      _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_26_CSR_0_TRIG_SEL_APB_9                      _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_26_CSR_0_TRIG_SEL_APB_10                     _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_26_CSR_0_TRIG_SEL_APB_11                     _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_26_CSR_0_TRIG_SEL_APB_12                     _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_26_CSR_0_TRIG_SEL_APB_13                     _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_26_CSR_0_TRIG_SEL_APB_14                     _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_26_CSR_0_TRIG_SEL_APB_15                     _MK_ENUM_CONST(24)

#define APBDMACHAN_CHANNEL_26_CSR_0_FLOW_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_26_CSR_0_FLOW_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_26_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_26_CSR_0_FLOW_RANGE                  21:21
#define APBDMACHAN_CHANNEL_26_CSR_0_FLOW_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_26_CSR_0_FLOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_FLOW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_26_CSR_0_FLOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_FLOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_FLOW_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_26_CSR_0_FLOW_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_RANGE                       20:16
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_CNTR_REQ                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_APBIF_CH0                   _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_APBIF_CH1                   _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_APBIF_CH2                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_APBIF_CH3                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_HSI                 _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_NA6                 _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_NA7                 _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_UART_A                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_UART_B                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_UART_C                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_DTV                 _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_NA12                        _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_NA13                        _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_NA14                        _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_SL2B1                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_SL2B2                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_SL2B3                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_SL2B4                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_UART_D                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_UART_E                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_I2C                 _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_I2C2                        _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_I2C3                        _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_DVC_I2C                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_OWR                 _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_I2C4                        _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_SL2B5                       _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_SL2B6                       _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_NA29                        _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_NA30                        _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_NA31                        _MK_ENUM_CONST(31)

#define APBDMACHAN_CHANNEL_26_CSR_0_WCOUNT_SHIFT                        _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_26_CSR_0_WCOUNT_FIELD                        _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_26_CSR_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_26_CSR_0_WCOUNT_RANGE                        15:2
#define APBDMACHAN_CHANNEL_26_CSR_0_WCOUNT_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_26_CSR_0_WCOUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_WCOUNT_DEFAULT_MASK                 _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_26_CSR_0_WCOUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_WCOUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_26_STA_0  
#define APBDMACHAN_CHANNEL_26_STA_0                     _MK_ADDR_CONST(0x344)
#define APBDMACHAN_CHANNEL_26_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_26_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_26_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_STA_0_RESET_MASK                  _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_26_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_STA_0_READ_MASK                   _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_26_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_26_STA_0_BSY_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_26_STA_0_BSY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_26_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_26_STA_0_BSY_RANGE                   31:31
#define APBDMACHAN_CHANNEL_26_STA_0_BSY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_26_STA_0_BSY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_STA_0_BSY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_26_STA_0_BSY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_STA_0_BSY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_STA_0_BSY_WAIT                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_26_STA_0_BSY_ACTIVE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_26_STA_0_ISE_EOC_SHIFT                       _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_26_STA_0_ISE_EOC_FIELD                       _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_26_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_26_STA_0_ISE_EOC_RANGE                       30:30
#define APBDMACHAN_CHANNEL_26_STA_0_ISE_EOC_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_26_STA_0_ISE_EOC_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_STA_0_ISE_EOC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_26_STA_0_ISE_EOC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_STA_0_ISE_EOC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_STA_0_ISE_EOC_NO_INTR                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_26_STA_0_ISE_EOC_INTR                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_26_STA_0_HALT_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_26_STA_0_HALT_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_26_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_26_STA_0_HALT_RANGE                  29:29
#define APBDMACHAN_CHANNEL_26_STA_0_HALT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_26_STA_0_HALT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_STA_0_HALT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_26_STA_0_HALT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_STA_0_HALT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_STA_0_HALT_NO_HALT                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_26_STA_0_HALT_HALT                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_26_STA_0_PING_PONG_STA_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_26_STA_0_PING_PONG_STA_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_26_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_26_STA_0_PING_PONG_STA_RANGE                 28:28
#define APBDMACHAN_CHANNEL_26_STA_0_PING_PONG_STA_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_26_STA_0_PING_PONG_STA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_STA_0_PING_PONG_STA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_26_STA_0_PING_PONG_STA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_STA_0_PING_PONG_STA_PING_INTR_STA                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_26_STA_0_PING_PONG_STA_PONG_INTR_STA                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_26_STA_0_COUNT_SHIFT                 _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_26_STA_0_COUNT_FIELD                 _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_26_STA_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_26_STA_0_COUNT_RANGE                 15:2
#define APBDMACHAN_CHANNEL_26_STA_0_COUNT_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_26_STA_0_COUNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_STA_0_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_26_STA_0_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_STA_0_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_26_DMA_BYTE_STA_0  
#define APBDMACHAN_CHANNEL_26_DMA_BYTE_STA_0                    _MK_ADDR_CONST(0x348)
#define APBDMACHAN_CHANNEL_26_DMA_BYTE_STA_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_26_DMA_BYTE_STA_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_26_DMA_BYTE_STA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_DMA_BYTE_STA_0_RESET_MASK                         _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_26_DMA_BYTE_STA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_DMA_BYTE_STA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_DMA_BYTE_STA_0_READ_MASK                  _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_26_DMA_BYTE_STA_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_26_DMA_BYTE_STA_0_DMA_COUNT_FIELD                    _MK_FIELD_CONST(0x3ffffff, APBDMACHAN_CHANNEL_26_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_26_DMA_BYTE_STA_0_DMA_COUNT_RANGE                    25:0
#define APBDMACHAN_CHANNEL_26_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_26_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_26_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 844 [0x34c] 

// Register APBDMACHAN_CHANNEL_26_AHB_PTR_0  
#define APBDMACHAN_CHANNEL_26_AHB_PTR_0                 _MK_ADDR_CONST(0x350)
#define APBDMACHAN_CHANNEL_26_AHB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_26_AHB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_26_AHB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_AHB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_26_AHB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_AHB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_AHB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_26_AHB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_26_AHB_PTR_0_AHB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_26_AHB_PTR_0_AHB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_26_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_26_AHB_PTR_0_AHB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_26_AHB_PTR_0_AHB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_26_AHB_PTR_0_AHB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_26_AHB_PTR_0_AHB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_26_AHB_SEQ_0  
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0                 _MK_ADDR_CONST(0x354)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_INTR_ENB_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_INTR_ENB_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_26_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_INTR_ENB_RANGE                  31:31
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_INTR_ENB_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_INTR_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_INTR_ENB_CPU                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_INTR_ENB_COP                    _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BURST_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BURST_FIELD                 _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BURST_RANGE                 26:24
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BURST_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BURST_DEFAULT                       _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                      _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_DBL_BUF_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_DBL_BUF_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_26_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_DBL_BUF_RANGE                   19:19
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_DBL_BUF_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_DBL_BUF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_26_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_WRAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                  _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_26_APB_PTR_0  
#define APBDMACHAN_CHANNEL_26_APB_PTR_0                 _MK_ADDR_CONST(0x358)
#define APBDMACHAN_CHANNEL_26_APB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_26_APB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_26_APB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_APB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_26_APB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_APB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_APB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_26_APB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_26_APB_PTR_0_APB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_26_APB_PTR_0_APB_BASE_FIELD                  _MK_FIELD_CONST(0x3ffff, APBDMACHAN_CHANNEL_26_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_26_APB_PTR_0_APB_BASE_RANGE                  19:2
#define APBDMACHAN_CHANNEL_26_APB_PTR_0_APB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_26_APB_PTR_0_APB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_APB_PTR_0_APB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3ffff)
#define APBDMACHAN_CHANNEL_26_APB_PTR_0_APB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_26_APB_SEQ_0  
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0                 _MK_ADDR_CONST(0x35c)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_ADDR_WRAP_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_ADDR_WRAP_RANGE                     18:16
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_27_CSR_0  
#define APBDMACHAN_CHANNEL_27_CSR_0                     _MK_ADDR_CONST(0x360)
#define APBDMACHAN_CHANNEL_27_CSR_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_27_CSR_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_27_CSR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_RESET_MASK                  _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_27_CSR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_READ_MASK                   _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_27_CSR_0_WRITE_MASK                  _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_27_CSR_0_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_27_CSR_0_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_27_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_27_CSR_0_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_27_CSR_0_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_27_CSR_0_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_27_CSR_0_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_ENB_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_27_CSR_0_ENB_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_27_CSR_0_IE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_27_CSR_0_IE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_27_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_27_CSR_0_IE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_27_CSR_0_IE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_27_CSR_0_IE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_IE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_27_CSR_0_IE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_IE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_IE_EOC_DISABLE                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_27_CSR_0_IE_EOC_ENABLE                       _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_27_CSR_0_HOLD_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_27_CSR_0_HOLD_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_27_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_27_CSR_0_HOLD_RANGE                  29:29
#define APBDMACHAN_CHANNEL_27_CSR_0_HOLD_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_27_CSR_0_HOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_HOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_27_CSR_0_HOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_HOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_HOLD_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_27_CSR_0_HOLD_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_27_CSR_0_DIR_SHIFT                   _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_27_CSR_0_DIR_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_27_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_27_CSR_0_DIR_RANGE                   28:28
#define APBDMACHAN_CHANNEL_27_CSR_0_DIR_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_27_CSR_0_DIR_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_DIR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_27_CSR_0_DIR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_DIR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_DIR_AHB_WRITE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_27_CSR_0_DIR_AHB_READ                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_27_CSR_0_ONCE_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_27_CSR_0_ONCE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_27_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_27_CSR_0_ONCE_RANGE                  27:27
#define APBDMACHAN_CHANNEL_27_CSR_0_ONCE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_27_CSR_0_ONCE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_ONCE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_27_CSR_0_ONCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_ONCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_ONCE_MULTIPLE_BLOCK                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_27_CSR_0_ONCE_SINGLE_BLOCK                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_27_CSR_0_TRIG_SEL_SHIFT                      _MK_SHIFT_CONST(22)
#define APBDMACHAN_CHANNEL_27_CSR_0_TRIG_SEL_FIELD                      _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_27_CSR_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_27_CSR_0_TRIG_SEL_RANGE                      26:22
#define APBDMACHAN_CHANNEL_27_CSR_0_TRIG_SEL_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_27_CSR_0_TRIG_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_TRIG_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_27_CSR_0_TRIG_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_TRIG_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_TRIG_SEL_NA1                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_27_CSR_0_TRIG_SEL_SMP24                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_27_CSR_0_TRIG_SEL_SMP25                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_27_CSR_0_TRIG_SEL_SMP26                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_27_CSR_0_TRIG_SEL_SMP27                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_27_CSR_0_TRIG_SEL_XRQ_A                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_27_CSR_0_TRIG_SEL_XRQ_B                      _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_27_CSR_0_TRIG_SEL_TMR1                       _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_27_CSR_0_TRIG_SEL_TMR2                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_27_CSR_0_TRIG_SEL_APB_0                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_27_CSR_0_TRIG_SEL_APB_1                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_27_CSR_0_TRIG_SEL_APB_2                      _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_27_CSR_0_TRIG_SEL_APB_3                      _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_27_CSR_0_TRIG_SEL_APB_4                      _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_27_CSR_0_TRIG_SEL_APB_5                      _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_27_CSR_0_TRIG_SEL_APB_6                      _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_27_CSR_0_TRIG_SEL_APB_7                      _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_27_CSR_0_TRIG_SEL_APB_8                      _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_27_CSR_0_TRIG_SEL_APB_9                      _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_27_CSR_0_TRIG_SEL_APB_10                     _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_27_CSR_0_TRIG_SEL_APB_11                     _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_27_CSR_0_TRIG_SEL_APB_12                     _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_27_CSR_0_TRIG_SEL_APB_13                     _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_27_CSR_0_TRIG_SEL_APB_14                     _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_27_CSR_0_TRIG_SEL_APB_15                     _MK_ENUM_CONST(24)

#define APBDMACHAN_CHANNEL_27_CSR_0_FLOW_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_27_CSR_0_FLOW_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_27_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_27_CSR_0_FLOW_RANGE                  21:21
#define APBDMACHAN_CHANNEL_27_CSR_0_FLOW_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_27_CSR_0_FLOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_FLOW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_27_CSR_0_FLOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_FLOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_FLOW_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_27_CSR_0_FLOW_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_RANGE                       20:16
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_CNTR_REQ                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_APBIF_CH0                   _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_APBIF_CH1                   _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_APBIF_CH2                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_APBIF_CH3                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_HSI                 _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_NA6                 _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_NA7                 _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_UART_A                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_UART_B                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_UART_C                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_DTV                 _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_NA12                        _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_NA13                        _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_NA14                        _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_SL2B1                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_SL2B2                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_SL2B3                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_SL2B4                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_UART_D                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_UART_E                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_I2C                 _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_I2C2                        _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_I2C3                        _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_DVC_I2C                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_OWR                 _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_I2C4                        _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_SL2B5                       _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_SL2B6                       _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_NA29                        _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_NA30                        _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_NA31                        _MK_ENUM_CONST(31)

#define APBDMACHAN_CHANNEL_27_CSR_0_WCOUNT_SHIFT                        _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_27_CSR_0_WCOUNT_FIELD                        _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_27_CSR_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_27_CSR_0_WCOUNT_RANGE                        15:2
#define APBDMACHAN_CHANNEL_27_CSR_0_WCOUNT_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_27_CSR_0_WCOUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_WCOUNT_DEFAULT_MASK                 _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_27_CSR_0_WCOUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_WCOUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_27_STA_0  
#define APBDMACHAN_CHANNEL_27_STA_0                     _MK_ADDR_CONST(0x364)
#define APBDMACHAN_CHANNEL_27_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_27_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_27_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_STA_0_RESET_MASK                  _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_27_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_STA_0_READ_MASK                   _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_27_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_27_STA_0_BSY_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_27_STA_0_BSY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_27_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_27_STA_0_BSY_RANGE                   31:31
#define APBDMACHAN_CHANNEL_27_STA_0_BSY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_27_STA_0_BSY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_STA_0_BSY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_27_STA_0_BSY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_STA_0_BSY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_STA_0_BSY_WAIT                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_27_STA_0_BSY_ACTIVE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_27_STA_0_ISE_EOC_SHIFT                       _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_27_STA_0_ISE_EOC_FIELD                       _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_27_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_27_STA_0_ISE_EOC_RANGE                       30:30
#define APBDMACHAN_CHANNEL_27_STA_0_ISE_EOC_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_27_STA_0_ISE_EOC_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_STA_0_ISE_EOC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_27_STA_0_ISE_EOC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_STA_0_ISE_EOC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_STA_0_ISE_EOC_NO_INTR                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_27_STA_0_ISE_EOC_INTR                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_27_STA_0_HALT_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_27_STA_0_HALT_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_27_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_27_STA_0_HALT_RANGE                  29:29
#define APBDMACHAN_CHANNEL_27_STA_0_HALT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_27_STA_0_HALT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_STA_0_HALT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_27_STA_0_HALT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_STA_0_HALT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_STA_0_HALT_NO_HALT                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_27_STA_0_HALT_HALT                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_27_STA_0_PING_PONG_STA_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_27_STA_0_PING_PONG_STA_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_27_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_27_STA_0_PING_PONG_STA_RANGE                 28:28
#define APBDMACHAN_CHANNEL_27_STA_0_PING_PONG_STA_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_27_STA_0_PING_PONG_STA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_STA_0_PING_PONG_STA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_27_STA_0_PING_PONG_STA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_STA_0_PING_PONG_STA_PING_INTR_STA                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_27_STA_0_PING_PONG_STA_PONG_INTR_STA                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_27_STA_0_COUNT_SHIFT                 _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_27_STA_0_COUNT_FIELD                 _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_27_STA_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_27_STA_0_COUNT_RANGE                 15:2
#define APBDMACHAN_CHANNEL_27_STA_0_COUNT_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_27_STA_0_COUNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_STA_0_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_27_STA_0_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_STA_0_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_27_DMA_BYTE_STA_0  
#define APBDMACHAN_CHANNEL_27_DMA_BYTE_STA_0                    _MK_ADDR_CONST(0x368)
#define APBDMACHAN_CHANNEL_27_DMA_BYTE_STA_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_27_DMA_BYTE_STA_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_27_DMA_BYTE_STA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_DMA_BYTE_STA_0_RESET_MASK                         _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_27_DMA_BYTE_STA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_DMA_BYTE_STA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_DMA_BYTE_STA_0_READ_MASK                  _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_27_DMA_BYTE_STA_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_27_DMA_BYTE_STA_0_DMA_COUNT_FIELD                    _MK_FIELD_CONST(0x3ffffff, APBDMACHAN_CHANNEL_27_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_27_DMA_BYTE_STA_0_DMA_COUNT_RANGE                    25:0
#define APBDMACHAN_CHANNEL_27_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_27_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_27_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 876 [0x36c] 

// Register APBDMACHAN_CHANNEL_27_AHB_PTR_0  
#define APBDMACHAN_CHANNEL_27_AHB_PTR_0                 _MK_ADDR_CONST(0x370)
#define APBDMACHAN_CHANNEL_27_AHB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_27_AHB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_27_AHB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_AHB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_27_AHB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_AHB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_AHB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_27_AHB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_27_AHB_PTR_0_AHB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_27_AHB_PTR_0_AHB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_27_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_27_AHB_PTR_0_AHB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_27_AHB_PTR_0_AHB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_27_AHB_PTR_0_AHB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_27_AHB_PTR_0_AHB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_27_AHB_SEQ_0  
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0                 _MK_ADDR_CONST(0x374)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_INTR_ENB_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_INTR_ENB_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_27_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_INTR_ENB_RANGE                  31:31
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_INTR_ENB_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_INTR_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_INTR_ENB_CPU                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_INTR_ENB_COP                    _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BURST_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BURST_FIELD                 _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BURST_RANGE                 26:24
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BURST_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BURST_DEFAULT                       _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                      _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_DBL_BUF_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_DBL_BUF_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_27_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_DBL_BUF_RANGE                   19:19
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_DBL_BUF_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_DBL_BUF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_27_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_WRAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                  _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_27_APB_PTR_0  
#define APBDMACHAN_CHANNEL_27_APB_PTR_0                 _MK_ADDR_CONST(0x378)
#define APBDMACHAN_CHANNEL_27_APB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_27_APB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_27_APB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_APB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_27_APB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_APB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_APB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_27_APB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_27_APB_PTR_0_APB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_27_APB_PTR_0_APB_BASE_FIELD                  _MK_FIELD_CONST(0x3ffff, APBDMACHAN_CHANNEL_27_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_27_APB_PTR_0_APB_BASE_RANGE                  19:2
#define APBDMACHAN_CHANNEL_27_APB_PTR_0_APB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_27_APB_PTR_0_APB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_APB_PTR_0_APB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3ffff)
#define APBDMACHAN_CHANNEL_27_APB_PTR_0_APB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_27_APB_SEQ_0  
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0                 _MK_ADDR_CONST(0x37c)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_ADDR_WRAP_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_ADDR_WRAP_RANGE                     18:16
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_28_CSR_0  
#define APBDMACHAN_CHANNEL_28_CSR_0                     _MK_ADDR_CONST(0x380)
#define APBDMACHAN_CHANNEL_28_CSR_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_28_CSR_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_28_CSR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_RESET_MASK                  _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_28_CSR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_READ_MASK                   _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_28_CSR_0_WRITE_MASK                  _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_28_CSR_0_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_28_CSR_0_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_28_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_28_CSR_0_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_28_CSR_0_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_28_CSR_0_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_28_CSR_0_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_ENB_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_28_CSR_0_ENB_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_28_CSR_0_IE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_28_CSR_0_IE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_28_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_28_CSR_0_IE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_28_CSR_0_IE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_28_CSR_0_IE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_IE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_28_CSR_0_IE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_IE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_IE_EOC_DISABLE                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_28_CSR_0_IE_EOC_ENABLE                       _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_28_CSR_0_HOLD_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_28_CSR_0_HOLD_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_28_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_28_CSR_0_HOLD_RANGE                  29:29
#define APBDMACHAN_CHANNEL_28_CSR_0_HOLD_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_28_CSR_0_HOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_HOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_28_CSR_0_HOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_HOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_HOLD_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_28_CSR_0_HOLD_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_28_CSR_0_DIR_SHIFT                   _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_28_CSR_0_DIR_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_28_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_28_CSR_0_DIR_RANGE                   28:28
#define APBDMACHAN_CHANNEL_28_CSR_0_DIR_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_28_CSR_0_DIR_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_DIR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_28_CSR_0_DIR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_DIR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_DIR_AHB_WRITE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_28_CSR_0_DIR_AHB_READ                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_28_CSR_0_ONCE_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_28_CSR_0_ONCE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_28_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_28_CSR_0_ONCE_RANGE                  27:27
#define APBDMACHAN_CHANNEL_28_CSR_0_ONCE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_28_CSR_0_ONCE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_ONCE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_28_CSR_0_ONCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_ONCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_ONCE_MULTIPLE_BLOCK                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_28_CSR_0_ONCE_SINGLE_BLOCK                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_28_CSR_0_TRIG_SEL_SHIFT                      _MK_SHIFT_CONST(22)
#define APBDMACHAN_CHANNEL_28_CSR_0_TRIG_SEL_FIELD                      _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_28_CSR_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_28_CSR_0_TRIG_SEL_RANGE                      26:22
#define APBDMACHAN_CHANNEL_28_CSR_0_TRIG_SEL_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_28_CSR_0_TRIG_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_TRIG_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_28_CSR_0_TRIG_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_TRIG_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_TRIG_SEL_NA1                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_28_CSR_0_TRIG_SEL_SMP24                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_28_CSR_0_TRIG_SEL_SMP25                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_28_CSR_0_TRIG_SEL_SMP26                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_28_CSR_0_TRIG_SEL_SMP27                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_28_CSR_0_TRIG_SEL_XRQ_A                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_28_CSR_0_TRIG_SEL_XRQ_B                      _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_28_CSR_0_TRIG_SEL_TMR1                       _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_28_CSR_0_TRIG_SEL_TMR2                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_28_CSR_0_TRIG_SEL_APB_0                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_28_CSR_0_TRIG_SEL_APB_1                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_28_CSR_0_TRIG_SEL_APB_2                      _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_28_CSR_0_TRIG_SEL_APB_3                      _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_28_CSR_0_TRIG_SEL_APB_4                      _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_28_CSR_0_TRIG_SEL_APB_5                      _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_28_CSR_0_TRIG_SEL_APB_6                      _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_28_CSR_0_TRIG_SEL_APB_7                      _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_28_CSR_0_TRIG_SEL_APB_8                      _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_28_CSR_0_TRIG_SEL_APB_9                      _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_28_CSR_0_TRIG_SEL_APB_10                     _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_28_CSR_0_TRIG_SEL_APB_11                     _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_28_CSR_0_TRIG_SEL_APB_12                     _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_28_CSR_0_TRIG_SEL_APB_13                     _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_28_CSR_0_TRIG_SEL_APB_14                     _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_28_CSR_0_TRIG_SEL_APB_15                     _MK_ENUM_CONST(24)

#define APBDMACHAN_CHANNEL_28_CSR_0_FLOW_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_28_CSR_0_FLOW_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_28_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_28_CSR_0_FLOW_RANGE                  21:21
#define APBDMACHAN_CHANNEL_28_CSR_0_FLOW_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_28_CSR_0_FLOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_FLOW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_28_CSR_0_FLOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_FLOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_FLOW_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_28_CSR_0_FLOW_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_RANGE                       20:16
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_CNTR_REQ                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_APBIF_CH0                   _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_APBIF_CH1                   _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_APBIF_CH2                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_APBIF_CH3                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_HSI                 _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_NA6                 _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_NA7                 _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_UART_A                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_UART_B                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_UART_C                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_DTV                 _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_NA12                        _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_NA13                        _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_NA14                        _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_SL2B1                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_SL2B2                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_SL2B3                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_SL2B4                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_UART_D                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_UART_E                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_I2C                 _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_I2C2                        _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_I2C3                        _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_DVC_I2C                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_OWR                 _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_I2C4                        _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_SL2B5                       _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_SL2B6                       _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_NA29                        _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_NA30                        _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_NA31                        _MK_ENUM_CONST(31)

#define APBDMACHAN_CHANNEL_28_CSR_0_WCOUNT_SHIFT                        _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_28_CSR_0_WCOUNT_FIELD                        _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_28_CSR_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_28_CSR_0_WCOUNT_RANGE                        15:2
#define APBDMACHAN_CHANNEL_28_CSR_0_WCOUNT_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_28_CSR_0_WCOUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_WCOUNT_DEFAULT_MASK                 _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_28_CSR_0_WCOUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_WCOUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_28_STA_0  
#define APBDMACHAN_CHANNEL_28_STA_0                     _MK_ADDR_CONST(0x384)
#define APBDMACHAN_CHANNEL_28_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_28_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_28_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_STA_0_RESET_MASK                  _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_28_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_STA_0_READ_MASK                   _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_28_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_28_STA_0_BSY_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_28_STA_0_BSY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_28_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_28_STA_0_BSY_RANGE                   31:31
#define APBDMACHAN_CHANNEL_28_STA_0_BSY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_28_STA_0_BSY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_STA_0_BSY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_28_STA_0_BSY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_STA_0_BSY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_STA_0_BSY_WAIT                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_28_STA_0_BSY_ACTIVE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_28_STA_0_ISE_EOC_SHIFT                       _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_28_STA_0_ISE_EOC_FIELD                       _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_28_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_28_STA_0_ISE_EOC_RANGE                       30:30
#define APBDMACHAN_CHANNEL_28_STA_0_ISE_EOC_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_28_STA_0_ISE_EOC_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_STA_0_ISE_EOC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_28_STA_0_ISE_EOC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_STA_0_ISE_EOC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_STA_0_ISE_EOC_NO_INTR                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_28_STA_0_ISE_EOC_INTR                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_28_STA_0_HALT_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_28_STA_0_HALT_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_28_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_28_STA_0_HALT_RANGE                  29:29
#define APBDMACHAN_CHANNEL_28_STA_0_HALT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_28_STA_0_HALT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_STA_0_HALT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_28_STA_0_HALT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_STA_0_HALT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_STA_0_HALT_NO_HALT                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_28_STA_0_HALT_HALT                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_28_STA_0_PING_PONG_STA_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_28_STA_0_PING_PONG_STA_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_28_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_28_STA_0_PING_PONG_STA_RANGE                 28:28
#define APBDMACHAN_CHANNEL_28_STA_0_PING_PONG_STA_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_28_STA_0_PING_PONG_STA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_STA_0_PING_PONG_STA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_28_STA_0_PING_PONG_STA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_STA_0_PING_PONG_STA_PING_INTR_STA                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_28_STA_0_PING_PONG_STA_PONG_INTR_STA                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_28_STA_0_COUNT_SHIFT                 _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_28_STA_0_COUNT_FIELD                 _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_28_STA_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_28_STA_0_COUNT_RANGE                 15:2
#define APBDMACHAN_CHANNEL_28_STA_0_COUNT_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_28_STA_0_COUNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_STA_0_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_28_STA_0_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_STA_0_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_28_DMA_BYTE_STA_0  
#define APBDMACHAN_CHANNEL_28_DMA_BYTE_STA_0                    _MK_ADDR_CONST(0x388)
#define APBDMACHAN_CHANNEL_28_DMA_BYTE_STA_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_28_DMA_BYTE_STA_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_28_DMA_BYTE_STA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_DMA_BYTE_STA_0_RESET_MASK                         _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_28_DMA_BYTE_STA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_DMA_BYTE_STA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_DMA_BYTE_STA_0_READ_MASK                  _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_28_DMA_BYTE_STA_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_28_DMA_BYTE_STA_0_DMA_COUNT_FIELD                    _MK_FIELD_CONST(0x3ffffff, APBDMACHAN_CHANNEL_28_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_28_DMA_BYTE_STA_0_DMA_COUNT_RANGE                    25:0
#define APBDMACHAN_CHANNEL_28_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_28_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_28_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 908 [0x38c] 

// Register APBDMACHAN_CHANNEL_28_AHB_PTR_0  
#define APBDMACHAN_CHANNEL_28_AHB_PTR_0                 _MK_ADDR_CONST(0x390)
#define APBDMACHAN_CHANNEL_28_AHB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_28_AHB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_28_AHB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_AHB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_28_AHB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_AHB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_AHB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_28_AHB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_28_AHB_PTR_0_AHB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_28_AHB_PTR_0_AHB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_28_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_28_AHB_PTR_0_AHB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_28_AHB_PTR_0_AHB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_28_AHB_PTR_0_AHB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_28_AHB_PTR_0_AHB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_28_AHB_SEQ_0  
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0                 _MK_ADDR_CONST(0x394)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_INTR_ENB_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_INTR_ENB_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_28_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_INTR_ENB_RANGE                  31:31
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_INTR_ENB_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_INTR_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_INTR_ENB_CPU                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_INTR_ENB_COP                    _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BURST_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BURST_FIELD                 _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BURST_RANGE                 26:24
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BURST_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BURST_DEFAULT                       _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                      _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_DBL_BUF_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_DBL_BUF_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_28_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_DBL_BUF_RANGE                   19:19
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_DBL_BUF_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_DBL_BUF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_28_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_WRAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                  _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_28_APB_PTR_0  
#define APBDMACHAN_CHANNEL_28_APB_PTR_0                 _MK_ADDR_CONST(0x398)
#define APBDMACHAN_CHANNEL_28_APB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_28_APB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_28_APB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_APB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_28_APB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_APB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_APB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_28_APB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_28_APB_PTR_0_APB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_28_APB_PTR_0_APB_BASE_FIELD                  _MK_FIELD_CONST(0x3ffff, APBDMACHAN_CHANNEL_28_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_28_APB_PTR_0_APB_BASE_RANGE                  19:2
#define APBDMACHAN_CHANNEL_28_APB_PTR_0_APB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_28_APB_PTR_0_APB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_APB_PTR_0_APB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3ffff)
#define APBDMACHAN_CHANNEL_28_APB_PTR_0_APB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_28_APB_SEQ_0  
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0                 _MK_ADDR_CONST(0x39c)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_ADDR_WRAP_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_ADDR_WRAP_RANGE                     18:16
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_29_CSR_0  
#define APBDMACHAN_CHANNEL_29_CSR_0                     _MK_ADDR_CONST(0x3a0)
#define APBDMACHAN_CHANNEL_29_CSR_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_29_CSR_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_29_CSR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_RESET_MASK                  _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_29_CSR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_READ_MASK                   _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_29_CSR_0_WRITE_MASK                  _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_29_CSR_0_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_29_CSR_0_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_29_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_29_CSR_0_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_29_CSR_0_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_29_CSR_0_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_29_CSR_0_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_ENB_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_29_CSR_0_ENB_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_29_CSR_0_IE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_29_CSR_0_IE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_29_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_29_CSR_0_IE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_29_CSR_0_IE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_29_CSR_0_IE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_IE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_29_CSR_0_IE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_IE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_IE_EOC_DISABLE                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_29_CSR_0_IE_EOC_ENABLE                       _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_29_CSR_0_HOLD_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_29_CSR_0_HOLD_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_29_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_29_CSR_0_HOLD_RANGE                  29:29
#define APBDMACHAN_CHANNEL_29_CSR_0_HOLD_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_29_CSR_0_HOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_HOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_29_CSR_0_HOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_HOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_HOLD_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_29_CSR_0_HOLD_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_29_CSR_0_DIR_SHIFT                   _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_29_CSR_0_DIR_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_29_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_29_CSR_0_DIR_RANGE                   28:28
#define APBDMACHAN_CHANNEL_29_CSR_0_DIR_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_29_CSR_0_DIR_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_DIR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_29_CSR_0_DIR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_DIR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_DIR_AHB_WRITE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_29_CSR_0_DIR_AHB_READ                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_29_CSR_0_ONCE_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_29_CSR_0_ONCE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_29_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_29_CSR_0_ONCE_RANGE                  27:27
#define APBDMACHAN_CHANNEL_29_CSR_0_ONCE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_29_CSR_0_ONCE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_ONCE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_29_CSR_0_ONCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_ONCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_ONCE_MULTIPLE_BLOCK                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_29_CSR_0_ONCE_SINGLE_BLOCK                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_29_CSR_0_TRIG_SEL_SHIFT                      _MK_SHIFT_CONST(22)
#define APBDMACHAN_CHANNEL_29_CSR_0_TRIG_SEL_FIELD                      _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_29_CSR_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_29_CSR_0_TRIG_SEL_RANGE                      26:22
#define APBDMACHAN_CHANNEL_29_CSR_0_TRIG_SEL_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_29_CSR_0_TRIG_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_TRIG_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_29_CSR_0_TRIG_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_TRIG_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_TRIG_SEL_NA1                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_29_CSR_0_TRIG_SEL_SMP24                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_29_CSR_0_TRIG_SEL_SMP25                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_29_CSR_0_TRIG_SEL_SMP26                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_29_CSR_0_TRIG_SEL_SMP27                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_29_CSR_0_TRIG_SEL_XRQ_A                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_29_CSR_0_TRIG_SEL_XRQ_B                      _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_29_CSR_0_TRIG_SEL_TMR1                       _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_29_CSR_0_TRIG_SEL_TMR2                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_29_CSR_0_TRIG_SEL_APB_0                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_29_CSR_0_TRIG_SEL_APB_1                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_29_CSR_0_TRIG_SEL_APB_2                      _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_29_CSR_0_TRIG_SEL_APB_3                      _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_29_CSR_0_TRIG_SEL_APB_4                      _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_29_CSR_0_TRIG_SEL_APB_5                      _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_29_CSR_0_TRIG_SEL_APB_6                      _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_29_CSR_0_TRIG_SEL_APB_7                      _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_29_CSR_0_TRIG_SEL_APB_8                      _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_29_CSR_0_TRIG_SEL_APB_9                      _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_29_CSR_0_TRIG_SEL_APB_10                     _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_29_CSR_0_TRIG_SEL_APB_11                     _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_29_CSR_0_TRIG_SEL_APB_12                     _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_29_CSR_0_TRIG_SEL_APB_13                     _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_29_CSR_0_TRIG_SEL_APB_14                     _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_29_CSR_0_TRIG_SEL_APB_15                     _MK_ENUM_CONST(24)

#define APBDMACHAN_CHANNEL_29_CSR_0_FLOW_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_29_CSR_0_FLOW_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_29_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_29_CSR_0_FLOW_RANGE                  21:21
#define APBDMACHAN_CHANNEL_29_CSR_0_FLOW_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_29_CSR_0_FLOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_FLOW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_29_CSR_0_FLOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_FLOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_FLOW_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_29_CSR_0_FLOW_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_RANGE                       20:16
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_CNTR_REQ                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_APBIF_CH0                   _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_APBIF_CH1                   _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_APBIF_CH2                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_APBIF_CH3                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_HSI                 _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_NA6                 _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_NA7                 _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_UART_A                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_UART_B                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_UART_C                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_DTV                 _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_NA12                        _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_NA13                        _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_NA14                        _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_SL2B1                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_SL2B2                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_SL2B3                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_SL2B4                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_UART_D                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_UART_E                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_I2C                 _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_I2C2                        _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_I2C3                        _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_DVC_I2C                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_OWR                 _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_I2C4                        _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_SL2B5                       _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_SL2B6                       _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_NA29                        _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_NA30                        _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_NA31                        _MK_ENUM_CONST(31)

#define APBDMACHAN_CHANNEL_29_CSR_0_WCOUNT_SHIFT                        _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_29_CSR_0_WCOUNT_FIELD                        _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_29_CSR_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_29_CSR_0_WCOUNT_RANGE                        15:2
#define APBDMACHAN_CHANNEL_29_CSR_0_WCOUNT_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_29_CSR_0_WCOUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_WCOUNT_DEFAULT_MASK                 _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_29_CSR_0_WCOUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_WCOUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_29_STA_0  
#define APBDMACHAN_CHANNEL_29_STA_0                     _MK_ADDR_CONST(0x3a4)
#define APBDMACHAN_CHANNEL_29_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_29_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_29_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_STA_0_RESET_MASK                  _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_29_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_STA_0_READ_MASK                   _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_29_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_29_STA_0_BSY_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_29_STA_0_BSY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_29_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_29_STA_0_BSY_RANGE                   31:31
#define APBDMACHAN_CHANNEL_29_STA_0_BSY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_29_STA_0_BSY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_STA_0_BSY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_29_STA_0_BSY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_STA_0_BSY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_STA_0_BSY_WAIT                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_29_STA_0_BSY_ACTIVE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_29_STA_0_ISE_EOC_SHIFT                       _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_29_STA_0_ISE_EOC_FIELD                       _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_29_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_29_STA_0_ISE_EOC_RANGE                       30:30
#define APBDMACHAN_CHANNEL_29_STA_0_ISE_EOC_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_29_STA_0_ISE_EOC_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_STA_0_ISE_EOC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_29_STA_0_ISE_EOC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_STA_0_ISE_EOC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_STA_0_ISE_EOC_NO_INTR                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_29_STA_0_ISE_EOC_INTR                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_29_STA_0_HALT_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_29_STA_0_HALT_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_29_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_29_STA_0_HALT_RANGE                  29:29
#define APBDMACHAN_CHANNEL_29_STA_0_HALT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_29_STA_0_HALT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_STA_0_HALT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_29_STA_0_HALT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_STA_0_HALT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_STA_0_HALT_NO_HALT                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_29_STA_0_HALT_HALT                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_29_STA_0_PING_PONG_STA_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_29_STA_0_PING_PONG_STA_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_29_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_29_STA_0_PING_PONG_STA_RANGE                 28:28
#define APBDMACHAN_CHANNEL_29_STA_0_PING_PONG_STA_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_29_STA_0_PING_PONG_STA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_STA_0_PING_PONG_STA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_29_STA_0_PING_PONG_STA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_STA_0_PING_PONG_STA_PING_INTR_STA                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_29_STA_0_PING_PONG_STA_PONG_INTR_STA                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_29_STA_0_COUNT_SHIFT                 _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_29_STA_0_COUNT_FIELD                 _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_29_STA_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_29_STA_0_COUNT_RANGE                 15:2
#define APBDMACHAN_CHANNEL_29_STA_0_COUNT_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_29_STA_0_COUNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_STA_0_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_29_STA_0_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_STA_0_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_29_DMA_BYTE_STA_0  
#define APBDMACHAN_CHANNEL_29_DMA_BYTE_STA_0                    _MK_ADDR_CONST(0x3a8)
#define APBDMACHAN_CHANNEL_29_DMA_BYTE_STA_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_29_DMA_BYTE_STA_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_29_DMA_BYTE_STA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_DMA_BYTE_STA_0_RESET_MASK                         _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_29_DMA_BYTE_STA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_DMA_BYTE_STA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_DMA_BYTE_STA_0_READ_MASK                  _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_29_DMA_BYTE_STA_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_29_DMA_BYTE_STA_0_DMA_COUNT_FIELD                    _MK_FIELD_CONST(0x3ffffff, APBDMACHAN_CHANNEL_29_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_29_DMA_BYTE_STA_0_DMA_COUNT_RANGE                    25:0
#define APBDMACHAN_CHANNEL_29_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_29_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_29_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 940 [0x3ac] 

// Register APBDMACHAN_CHANNEL_29_AHB_PTR_0  
#define APBDMACHAN_CHANNEL_29_AHB_PTR_0                 _MK_ADDR_CONST(0x3b0)
#define APBDMACHAN_CHANNEL_29_AHB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_29_AHB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_29_AHB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_AHB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_29_AHB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_AHB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_AHB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_29_AHB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_29_AHB_PTR_0_AHB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_29_AHB_PTR_0_AHB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_29_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_29_AHB_PTR_0_AHB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_29_AHB_PTR_0_AHB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_29_AHB_PTR_0_AHB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_29_AHB_PTR_0_AHB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_29_AHB_SEQ_0  
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0                 _MK_ADDR_CONST(0x3b4)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_INTR_ENB_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_INTR_ENB_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_29_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_INTR_ENB_RANGE                  31:31
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_INTR_ENB_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_INTR_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_INTR_ENB_CPU                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_INTR_ENB_COP                    _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BURST_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BURST_FIELD                 _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BURST_RANGE                 26:24
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BURST_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BURST_DEFAULT                       _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                      _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_DBL_BUF_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_DBL_BUF_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_29_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_DBL_BUF_RANGE                   19:19
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_DBL_BUF_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_DBL_BUF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_29_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_WRAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                  _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_29_APB_PTR_0  
#define APBDMACHAN_CHANNEL_29_APB_PTR_0                 _MK_ADDR_CONST(0x3b8)
#define APBDMACHAN_CHANNEL_29_APB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_29_APB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_29_APB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_APB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_29_APB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_APB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_APB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_29_APB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_29_APB_PTR_0_APB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_29_APB_PTR_0_APB_BASE_FIELD                  _MK_FIELD_CONST(0x3ffff, APBDMACHAN_CHANNEL_29_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_29_APB_PTR_0_APB_BASE_RANGE                  19:2
#define APBDMACHAN_CHANNEL_29_APB_PTR_0_APB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_29_APB_PTR_0_APB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_APB_PTR_0_APB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3ffff)
#define APBDMACHAN_CHANNEL_29_APB_PTR_0_APB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_29_APB_SEQ_0  
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0                 _MK_ADDR_CONST(0x3bc)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_ADDR_WRAP_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_ADDR_WRAP_RANGE                     18:16
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_30_CSR_0  
#define APBDMACHAN_CHANNEL_30_CSR_0                     _MK_ADDR_CONST(0x3c0)
#define APBDMACHAN_CHANNEL_30_CSR_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_30_CSR_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_30_CSR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_RESET_MASK                  _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_30_CSR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_READ_MASK                   _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_30_CSR_0_WRITE_MASK                  _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_30_CSR_0_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_30_CSR_0_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_30_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_30_CSR_0_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_30_CSR_0_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_30_CSR_0_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_30_CSR_0_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_ENB_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_30_CSR_0_ENB_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_30_CSR_0_IE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_30_CSR_0_IE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_30_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_30_CSR_0_IE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_30_CSR_0_IE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_30_CSR_0_IE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_IE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_30_CSR_0_IE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_IE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_IE_EOC_DISABLE                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_30_CSR_0_IE_EOC_ENABLE                       _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_30_CSR_0_HOLD_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_30_CSR_0_HOLD_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_30_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_30_CSR_0_HOLD_RANGE                  29:29
#define APBDMACHAN_CHANNEL_30_CSR_0_HOLD_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_30_CSR_0_HOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_HOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_30_CSR_0_HOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_HOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_HOLD_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_30_CSR_0_HOLD_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_30_CSR_0_DIR_SHIFT                   _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_30_CSR_0_DIR_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_30_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_30_CSR_0_DIR_RANGE                   28:28
#define APBDMACHAN_CHANNEL_30_CSR_0_DIR_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_30_CSR_0_DIR_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_DIR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_30_CSR_0_DIR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_DIR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_DIR_AHB_WRITE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_30_CSR_0_DIR_AHB_READ                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_30_CSR_0_ONCE_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_30_CSR_0_ONCE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_30_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_30_CSR_0_ONCE_RANGE                  27:27
#define APBDMACHAN_CHANNEL_30_CSR_0_ONCE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_30_CSR_0_ONCE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_ONCE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_30_CSR_0_ONCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_ONCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_ONCE_MULTIPLE_BLOCK                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_30_CSR_0_ONCE_SINGLE_BLOCK                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_30_CSR_0_TRIG_SEL_SHIFT                      _MK_SHIFT_CONST(22)
#define APBDMACHAN_CHANNEL_30_CSR_0_TRIG_SEL_FIELD                      _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_30_CSR_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_30_CSR_0_TRIG_SEL_RANGE                      26:22
#define APBDMACHAN_CHANNEL_30_CSR_0_TRIG_SEL_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_30_CSR_0_TRIG_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_TRIG_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_30_CSR_0_TRIG_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_TRIG_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_TRIG_SEL_NA1                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_30_CSR_0_TRIG_SEL_SMP24                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_30_CSR_0_TRIG_SEL_SMP25                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_30_CSR_0_TRIG_SEL_SMP26                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_30_CSR_0_TRIG_SEL_SMP27                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_30_CSR_0_TRIG_SEL_XRQ_A                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_30_CSR_0_TRIG_SEL_XRQ_B                      _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_30_CSR_0_TRIG_SEL_TMR1                       _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_30_CSR_0_TRIG_SEL_TMR2                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_30_CSR_0_TRIG_SEL_APB_0                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_30_CSR_0_TRIG_SEL_APB_1                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_30_CSR_0_TRIG_SEL_APB_2                      _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_30_CSR_0_TRIG_SEL_APB_3                      _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_30_CSR_0_TRIG_SEL_APB_4                      _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_30_CSR_0_TRIG_SEL_APB_5                      _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_30_CSR_0_TRIG_SEL_APB_6                      _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_30_CSR_0_TRIG_SEL_APB_7                      _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_30_CSR_0_TRIG_SEL_APB_8                      _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_30_CSR_0_TRIG_SEL_APB_9                      _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_30_CSR_0_TRIG_SEL_APB_10                     _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_30_CSR_0_TRIG_SEL_APB_11                     _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_30_CSR_0_TRIG_SEL_APB_12                     _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_30_CSR_0_TRIG_SEL_APB_13                     _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_30_CSR_0_TRIG_SEL_APB_14                     _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_30_CSR_0_TRIG_SEL_APB_15                     _MK_ENUM_CONST(24)

#define APBDMACHAN_CHANNEL_30_CSR_0_FLOW_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_30_CSR_0_FLOW_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_30_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_30_CSR_0_FLOW_RANGE                  21:21
#define APBDMACHAN_CHANNEL_30_CSR_0_FLOW_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_30_CSR_0_FLOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_FLOW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_30_CSR_0_FLOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_FLOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_FLOW_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_30_CSR_0_FLOW_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_RANGE                       20:16
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_CNTR_REQ                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_APBIF_CH0                   _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_APBIF_CH1                   _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_APBIF_CH2                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_APBIF_CH3                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_HSI                 _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_NA6                 _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_NA7                 _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_UART_A                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_UART_B                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_UART_C                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_DTV                 _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_NA12                        _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_NA13                        _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_NA14                        _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_SL2B1                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_SL2B2                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_SL2B3                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_SL2B4                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_UART_D                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_UART_E                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_I2C                 _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_I2C2                        _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_I2C3                        _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_DVC_I2C                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_OWR                 _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_I2C4                        _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_SL2B5                       _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_SL2B6                       _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_NA29                        _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_NA30                        _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_NA31                        _MK_ENUM_CONST(31)

#define APBDMACHAN_CHANNEL_30_CSR_0_WCOUNT_SHIFT                        _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_30_CSR_0_WCOUNT_FIELD                        _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_30_CSR_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_30_CSR_0_WCOUNT_RANGE                        15:2
#define APBDMACHAN_CHANNEL_30_CSR_0_WCOUNT_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_30_CSR_0_WCOUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_WCOUNT_DEFAULT_MASK                 _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_30_CSR_0_WCOUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_WCOUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_30_STA_0  
#define APBDMACHAN_CHANNEL_30_STA_0                     _MK_ADDR_CONST(0x3c4)
#define APBDMACHAN_CHANNEL_30_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_30_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_30_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_STA_0_RESET_MASK                  _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_30_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_STA_0_READ_MASK                   _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_30_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_30_STA_0_BSY_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_30_STA_0_BSY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_30_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_30_STA_0_BSY_RANGE                   31:31
#define APBDMACHAN_CHANNEL_30_STA_0_BSY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_30_STA_0_BSY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_STA_0_BSY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_30_STA_0_BSY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_STA_0_BSY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_STA_0_BSY_WAIT                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_30_STA_0_BSY_ACTIVE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_30_STA_0_ISE_EOC_SHIFT                       _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_30_STA_0_ISE_EOC_FIELD                       _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_30_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_30_STA_0_ISE_EOC_RANGE                       30:30
#define APBDMACHAN_CHANNEL_30_STA_0_ISE_EOC_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_30_STA_0_ISE_EOC_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_STA_0_ISE_EOC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_30_STA_0_ISE_EOC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_STA_0_ISE_EOC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_STA_0_ISE_EOC_NO_INTR                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_30_STA_0_ISE_EOC_INTR                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_30_STA_0_HALT_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_30_STA_0_HALT_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_30_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_30_STA_0_HALT_RANGE                  29:29
#define APBDMACHAN_CHANNEL_30_STA_0_HALT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_30_STA_0_HALT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_STA_0_HALT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_30_STA_0_HALT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_STA_0_HALT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_STA_0_HALT_NO_HALT                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_30_STA_0_HALT_HALT                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_30_STA_0_PING_PONG_STA_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_30_STA_0_PING_PONG_STA_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_30_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_30_STA_0_PING_PONG_STA_RANGE                 28:28
#define APBDMACHAN_CHANNEL_30_STA_0_PING_PONG_STA_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_30_STA_0_PING_PONG_STA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_STA_0_PING_PONG_STA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_30_STA_0_PING_PONG_STA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_STA_0_PING_PONG_STA_PING_INTR_STA                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_30_STA_0_PING_PONG_STA_PONG_INTR_STA                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_30_STA_0_COUNT_SHIFT                 _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_30_STA_0_COUNT_FIELD                 _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_30_STA_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_30_STA_0_COUNT_RANGE                 15:2
#define APBDMACHAN_CHANNEL_30_STA_0_COUNT_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_30_STA_0_COUNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_STA_0_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_30_STA_0_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_STA_0_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_30_DMA_BYTE_STA_0  
#define APBDMACHAN_CHANNEL_30_DMA_BYTE_STA_0                    _MK_ADDR_CONST(0x3c8)
#define APBDMACHAN_CHANNEL_30_DMA_BYTE_STA_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_30_DMA_BYTE_STA_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_30_DMA_BYTE_STA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_DMA_BYTE_STA_0_RESET_MASK                         _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_30_DMA_BYTE_STA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_DMA_BYTE_STA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_DMA_BYTE_STA_0_READ_MASK                  _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_30_DMA_BYTE_STA_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_30_DMA_BYTE_STA_0_DMA_COUNT_FIELD                    _MK_FIELD_CONST(0x3ffffff, APBDMACHAN_CHANNEL_30_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_30_DMA_BYTE_STA_0_DMA_COUNT_RANGE                    25:0
#define APBDMACHAN_CHANNEL_30_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_30_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_30_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 972 [0x3cc] 

// Register APBDMACHAN_CHANNEL_30_AHB_PTR_0  
#define APBDMACHAN_CHANNEL_30_AHB_PTR_0                 _MK_ADDR_CONST(0x3d0)
#define APBDMACHAN_CHANNEL_30_AHB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_30_AHB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_30_AHB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_AHB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_30_AHB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_AHB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_AHB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_30_AHB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_30_AHB_PTR_0_AHB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_30_AHB_PTR_0_AHB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_30_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_30_AHB_PTR_0_AHB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_30_AHB_PTR_0_AHB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_30_AHB_PTR_0_AHB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_30_AHB_PTR_0_AHB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_30_AHB_SEQ_0  
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0                 _MK_ADDR_CONST(0x3d4)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_INTR_ENB_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_INTR_ENB_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_30_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_INTR_ENB_RANGE                  31:31
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_INTR_ENB_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_INTR_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_INTR_ENB_CPU                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_INTR_ENB_COP                    _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BURST_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BURST_FIELD                 _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BURST_RANGE                 26:24
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BURST_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BURST_DEFAULT                       _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                      _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_DBL_BUF_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_DBL_BUF_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_30_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_DBL_BUF_RANGE                   19:19
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_DBL_BUF_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_DBL_BUF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_30_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_WRAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                  _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_30_APB_PTR_0  
#define APBDMACHAN_CHANNEL_30_APB_PTR_0                 _MK_ADDR_CONST(0x3d8)
#define APBDMACHAN_CHANNEL_30_APB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_30_APB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_30_APB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_APB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_30_APB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_APB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_APB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_30_APB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_30_APB_PTR_0_APB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_30_APB_PTR_0_APB_BASE_FIELD                  _MK_FIELD_CONST(0x3ffff, APBDMACHAN_CHANNEL_30_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_30_APB_PTR_0_APB_BASE_RANGE                  19:2
#define APBDMACHAN_CHANNEL_30_APB_PTR_0_APB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_30_APB_PTR_0_APB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_APB_PTR_0_APB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3ffff)
#define APBDMACHAN_CHANNEL_30_APB_PTR_0_APB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_30_APB_SEQ_0  
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0                 _MK_ADDR_CONST(0x3dc)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_ADDR_WRAP_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_ADDR_WRAP_RANGE                     18:16
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_31_CSR_0  
#define APBDMACHAN_CHANNEL_31_CSR_0                     _MK_ADDR_CONST(0x3e0)
#define APBDMACHAN_CHANNEL_31_CSR_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_31_CSR_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_31_CSR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_RESET_MASK                  _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_31_CSR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_READ_MASK                   _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_31_CSR_0_WRITE_MASK                  _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_31_CSR_0_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_31_CSR_0_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_31_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_31_CSR_0_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_31_CSR_0_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_31_CSR_0_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_31_CSR_0_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_ENB_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_31_CSR_0_ENB_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_31_CSR_0_IE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_31_CSR_0_IE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_31_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_31_CSR_0_IE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_31_CSR_0_IE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_31_CSR_0_IE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_IE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_31_CSR_0_IE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_IE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_IE_EOC_DISABLE                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_31_CSR_0_IE_EOC_ENABLE                       _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_31_CSR_0_HOLD_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_31_CSR_0_HOLD_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_31_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_31_CSR_0_HOLD_RANGE                  29:29
#define APBDMACHAN_CHANNEL_31_CSR_0_HOLD_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_31_CSR_0_HOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_HOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_31_CSR_0_HOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_HOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_HOLD_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_31_CSR_0_HOLD_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_31_CSR_0_DIR_SHIFT                   _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_31_CSR_0_DIR_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_31_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_31_CSR_0_DIR_RANGE                   28:28
#define APBDMACHAN_CHANNEL_31_CSR_0_DIR_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_31_CSR_0_DIR_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_DIR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_31_CSR_0_DIR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_DIR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_DIR_AHB_WRITE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_31_CSR_0_DIR_AHB_READ                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_31_CSR_0_ONCE_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_31_CSR_0_ONCE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_31_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_31_CSR_0_ONCE_RANGE                  27:27
#define APBDMACHAN_CHANNEL_31_CSR_0_ONCE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_31_CSR_0_ONCE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_ONCE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_31_CSR_0_ONCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_ONCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_ONCE_MULTIPLE_BLOCK                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_31_CSR_0_ONCE_SINGLE_BLOCK                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_31_CSR_0_TRIG_SEL_SHIFT                      _MK_SHIFT_CONST(22)
#define APBDMACHAN_CHANNEL_31_CSR_0_TRIG_SEL_FIELD                      _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_31_CSR_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_31_CSR_0_TRIG_SEL_RANGE                      26:22
#define APBDMACHAN_CHANNEL_31_CSR_0_TRIG_SEL_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_31_CSR_0_TRIG_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_TRIG_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_31_CSR_0_TRIG_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_TRIG_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_TRIG_SEL_NA1                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_31_CSR_0_TRIG_SEL_SMP24                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_31_CSR_0_TRIG_SEL_SMP25                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_31_CSR_0_TRIG_SEL_SMP26                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_31_CSR_0_TRIG_SEL_SMP27                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_31_CSR_0_TRIG_SEL_XRQ_A                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_31_CSR_0_TRIG_SEL_XRQ_B                      _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_31_CSR_0_TRIG_SEL_TMR1                       _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_31_CSR_0_TRIG_SEL_TMR2                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_31_CSR_0_TRIG_SEL_APB_0                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_31_CSR_0_TRIG_SEL_APB_1                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_31_CSR_0_TRIG_SEL_APB_2                      _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_31_CSR_0_TRIG_SEL_APB_3                      _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_31_CSR_0_TRIG_SEL_APB_4                      _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_31_CSR_0_TRIG_SEL_APB_5                      _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_31_CSR_0_TRIG_SEL_APB_6                      _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_31_CSR_0_TRIG_SEL_APB_7                      _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_31_CSR_0_TRIG_SEL_APB_8                      _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_31_CSR_0_TRIG_SEL_APB_9                      _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_31_CSR_0_TRIG_SEL_APB_10                     _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_31_CSR_0_TRIG_SEL_APB_11                     _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_31_CSR_0_TRIG_SEL_APB_12                     _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_31_CSR_0_TRIG_SEL_APB_13                     _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_31_CSR_0_TRIG_SEL_APB_14                     _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_31_CSR_0_TRIG_SEL_APB_15                     _MK_ENUM_CONST(24)

#define APBDMACHAN_CHANNEL_31_CSR_0_FLOW_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_31_CSR_0_FLOW_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_31_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_31_CSR_0_FLOW_RANGE                  21:21
#define APBDMACHAN_CHANNEL_31_CSR_0_FLOW_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_31_CSR_0_FLOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_FLOW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_31_CSR_0_FLOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_FLOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_FLOW_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_31_CSR_0_FLOW_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_RANGE                       20:16
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_CNTR_REQ                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_APBIF_CH0                   _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_APBIF_CH1                   _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_APBIF_CH2                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_APBIF_CH3                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_HSI                 _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_NA6                 _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_NA7                 _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_UART_A                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_UART_B                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_UART_C                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_DTV                 _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_NA12                        _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_NA13                        _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_NA14                        _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_SL2B1                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_SL2B2                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_SL2B3                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_SL2B4                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_UART_D                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_UART_E                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_I2C                 _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_I2C2                        _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_I2C3                        _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_DVC_I2C                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_OWR                 _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_I2C4                        _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_SL2B5                       _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_SL2B6                       _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_NA29                        _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_NA30                        _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_NA31                        _MK_ENUM_CONST(31)

#define APBDMACHAN_CHANNEL_31_CSR_0_WCOUNT_SHIFT                        _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_31_CSR_0_WCOUNT_FIELD                        _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_31_CSR_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_31_CSR_0_WCOUNT_RANGE                        15:2
#define APBDMACHAN_CHANNEL_31_CSR_0_WCOUNT_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_31_CSR_0_WCOUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_WCOUNT_DEFAULT_MASK                 _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_31_CSR_0_WCOUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_WCOUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_31_STA_0  
#define APBDMACHAN_CHANNEL_31_STA_0                     _MK_ADDR_CONST(0x3e4)
#define APBDMACHAN_CHANNEL_31_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_31_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_31_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_STA_0_RESET_MASK                  _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_31_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_STA_0_READ_MASK                   _MK_MASK_CONST(0xf000fffc)
#define APBDMACHAN_CHANNEL_31_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_31_STA_0_BSY_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_31_STA_0_BSY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_31_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_31_STA_0_BSY_RANGE                   31:31
#define APBDMACHAN_CHANNEL_31_STA_0_BSY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_31_STA_0_BSY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_STA_0_BSY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_31_STA_0_BSY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_STA_0_BSY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_STA_0_BSY_WAIT                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_31_STA_0_BSY_ACTIVE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_31_STA_0_ISE_EOC_SHIFT                       _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_31_STA_0_ISE_EOC_FIELD                       _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_31_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_31_STA_0_ISE_EOC_RANGE                       30:30
#define APBDMACHAN_CHANNEL_31_STA_0_ISE_EOC_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_31_STA_0_ISE_EOC_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_STA_0_ISE_EOC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_31_STA_0_ISE_EOC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_STA_0_ISE_EOC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_STA_0_ISE_EOC_NO_INTR                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_31_STA_0_ISE_EOC_INTR                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_31_STA_0_HALT_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_31_STA_0_HALT_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_31_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_31_STA_0_HALT_RANGE                  29:29
#define APBDMACHAN_CHANNEL_31_STA_0_HALT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_31_STA_0_HALT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_STA_0_HALT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_31_STA_0_HALT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_STA_0_HALT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_STA_0_HALT_NO_HALT                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_31_STA_0_HALT_HALT                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_31_STA_0_PING_PONG_STA_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_31_STA_0_PING_PONG_STA_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_31_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_31_STA_0_PING_PONG_STA_RANGE                 28:28
#define APBDMACHAN_CHANNEL_31_STA_0_PING_PONG_STA_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_31_STA_0_PING_PONG_STA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_STA_0_PING_PONG_STA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_31_STA_0_PING_PONG_STA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_STA_0_PING_PONG_STA_PING_INTR_STA                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_31_STA_0_PING_PONG_STA_PONG_INTR_STA                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_31_STA_0_COUNT_SHIFT                 _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_31_STA_0_COUNT_FIELD                 _MK_FIELD_CONST(0x3fff, APBDMACHAN_CHANNEL_31_STA_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_31_STA_0_COUNT_RANGE                 15:2
#define APBDMACHAN_CHANNEL_31_STA_0_COUNT_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_31_STA_0_COUNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_STA_0_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x3fff)
#define APBDMACHAN_CHANNEL_31_STA_0_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_STA_0_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_31_DMA_BYTE_STA_0  
#define APBDMACHAN_CHANNEL_31_DMA_BYTE_STA_0                    _MK_ADDR_CONST(0x3e8)
#define APBDMACHAN_CHANNEL_31_DMA_BYTE_STA_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_31_DMA_BYTE_STA_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_31_DMA_BYTE_STA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_DMA_BYTE_STA_0_RESET_MASK                         _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_31_DMA_BYTE_STA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_DMA_BYTE_STA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_DMA_BYTE_STA_0_READ_MASK                  _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_31_DMA_BYTE_STA_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_31_DMA_BYTE_STA_0_DMA_COUNT_FIELD                    _MK_FIELD_CONST(0x3ffffff, APBDMACHAN_CHANNEL_31_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_31_DMA_BYTE_STA_0_DMA_COUNT_RANGE                    25:0
#define APBDMACHAN_CHANNEL_31_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_31_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0x3ffffff)
#define APBDMACHAN_CHANNEL_31_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 1004 [0x3ec] 

// Register APBDMACHAN_CHANNEL_31_AHB_PTR_0  
#define APBDMACHAN_CHANNEL_31_AHB_PTR_0                 _MK_ADDR_CONST(0x3f0)
#define APBDMACHAN_CHANNEL_31_AHB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_31_AHB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_31_AHB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_AHB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_31_AHB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_AHB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_AHB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_31_AHB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_31_AHB_PTR_0_AHB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_31_AHB_PTR_0_AHB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_31_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_31_AHB_PTR_0_AHB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_31_AHB_PTR_0_AHB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_31_AHB_PTR_0_AHB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_31_AHB_PTR_0_AHB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_31_AHB_SEQ_0  
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0                 _MK_ADDR_CONST(0x3f4)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_INTR_ENB_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_INTR_ENB_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_31_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_INTR_ENB_RANGE                  31:31
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_INTR_ENB_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_INTR_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_INTR_ENB_CPU                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_INTR_ENB_COP                    _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BURST_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BURST_FIELD                 _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BURST_RANGE                 26:24
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BURST_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BURST_DEFAULT                       _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                      _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_DBL_BUF_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_DBL_BUF_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_31_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_DBL_BUF_RANGE                   19:19
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_DBL_BUF_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_DBL_BUF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_31_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_WRAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                  _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_31_APB_PTR_0  
#define APBDMACHAN_CHANNEL_31_APB_PTR_0                 _MK_ADDR_CONST(0x3f8)
#define APBDMACHAN_CHANNEL_31_APB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_31_APB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_31_APB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_APB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_31_APB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_APB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_APB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_31_APB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xffffc)
#define APBDMACHAN_CHANNEL_31_APB_PTR_0_APB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_31_APB_PTR_0_APB_BASE_FIELD                  _MK_FIELD_CONST(0x3ffff, APBDMACHAN_CHANNEL_31_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_31_APB_PTR_0_APB_BASE_RANGE                  19:2
#define APBDMACHAN_CHANNEL_31_APB_PTR_0_APB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_31_APB_PTR_0_APB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_APB_PTR_0_APB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3ffff)
#define APBDMACHAN_CHANNEL_31_APB_PTR_0_APB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_31_APB_SEQ_0  
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0                 _MK_ADDR_CONST(0x3fc)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_ADDR_WRAP_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_ADDR_WRAP_RANGE                     18:16
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                   _MK_ENUM_CONST(7)


//
// REGISTER LIST
//
#define LIST_ARAPBDMACHAN_REGS(_op_) \
_op_(APBDMACHAN_CHANNEL_0_CSR_0) \
_op_(APBDMACHAN_CHANNEL_0_STA_0) \
_op_(APBDMACHAN_CHANNEL_0_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_0_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_0_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_0_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_0_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_1_CSR_0) \
_op_(APBDMACHAN_CHANNEL_1_STA_0) \
_op_(APBDMACHAN_CHANNEL_1_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_1_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_1_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_1_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_1_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_2_CSR_0) \
_op_(APBDMACHAN_CHANNEL_2_STA_0) \
_op_(APBDMACHAN_CHANNEL_2_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_2_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_2_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_2_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_2_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_3_CSR_0) \
_op_(APBDMACHAN_CHANNEL_3_STA_0) \
_op_(APBDMACHAN_CHANNEL_3_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_3_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_3_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_3_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_3_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_4_CSR_0) \
_op_(APBDMACHAN_CHANNEL_4_STA_0) \
_op_(APBDMACHAN_CHANNEL_4_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_4_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_4_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_4_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_4_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_5_CSR_0) \
_op_(APBDMACHAN_CHANNEL_5_STA_0) \
_op_(APBDMACHAN_CHANNEL_5_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_5_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_5_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_5_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_5_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_6_CSR_0) \
_op_(APBDMACHAN_CHANNEL_6_STA_0) \
_op_(APBDMACHAN_CHANNEL_6_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_6_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_6_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_6_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_6_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_7_CSR_0) \
_op_(APBDMACHAN_CHANNEL_7_STA_0) \
_op_(APBDMACHAN_CHANNEL_7_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_7_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_7_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_7_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_7_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_8_CSR_0) \
_op_(APBDMACHAN_CHANNEL_8_STA_0) \
_op_(APBDMACHAN_CHANNEL_8_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_8_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_8_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_8_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_8_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_9_CSR_0) \
_op_(APBDMACHAN_CHANNEL_9_STA_0) \
_op_(APBDMACHAN_CHANNEL_9_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_9_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_9_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_9_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_9_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_10_CSR_0) \
_op_(APBDMACHAN_CHANNEL_10_STA_0) \
_op_(APBDMACHAN_CHANNEL_10_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_10_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_10_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_10_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_10_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_11_CSR_0) \
_op_(APBDMACHAN_CHANNEL_11_STA_0) \
_op_(APBDMACHAN_CHANNEL_11_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_11_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_11_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_11_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_11_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_12_CSR_0) \
_op_(APBDMACHAN_CHANNEL_12_STA_0) \
_op_(APBDMACHAN_CHANNEL_12_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_12_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_12_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_12_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_12_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_13_CSR_0) \
_op_(APBDMACHAN_CHANNEL_13_STA_0) \
_op_(APBDMACHAN_CHANNEL_13_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_13_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_13_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_13_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_13_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_14_CSR_0) \
_op_(APBDMACHAN_CHANNEL_14_STA_0) \
_op_(APBDMACHAN_CHANNEL_14_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_14_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_14_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_14_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_14_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_15_CSR_0) \
_op_(APBDMACHAN_CHANNEL_15_STA_0) \
_op_(APBDMACHAN_CHANNEL_15_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_15_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_15_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_15_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_15_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_16_CSR_0) \
_op_(APBDMACHAN_CHANNEL_16_STA_0) \
_op_(APBDMACHAN_CHANNEL_16_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_16_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_16_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_16_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_16_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_17_CSR_0) \
_op_(APBDMACHAN_CHANNEL_17_STA_0) \
_op_(APBDMACHAN_CHANNEL_17_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_17_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_17_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_17_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_17_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_18_CSR_0) \
_op_(APBDMACHAN_CHANNEL_18_STA_0) \
_op_(APBDMACHAN_CHANNEL_18_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_18_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_18_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_18_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_18_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_19_CSR_0) \
_op_(APBDMACHAN_CHANNEL_19_STA_0) \
_op_(APBDMACHAN_CHANNEL_19_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_19_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_19_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_19_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_19_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_20_CSR_0) \
_op_(APBDMACHAN_CHANNEL_20_STA_0) \
_op_(APBDMACHAN_CHANNEL_20_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_20_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_20_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_20_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_20_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_21_CSR_0) \
_op_(APBDMACHAN_CHANNEL_21_STA_0) \
_op_(APBDMACHAN_CHANNEL_21_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_21_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_21_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_21_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_21_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_22_CSR_0) \
_op_(APBDMACHAN_CHANNEL_22_STA_0) \
_op_(APBDMACHAN_CHANNEL_22_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_22_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_22_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_22_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_22_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_23_CSR_0) \
_op_(APBDMACHAN_CHANNEL_23_STA_0) \
_op_(APBDMACHAN_CHANNEL_23_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_23_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_23_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_23_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_23_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_24_CSR_0) \
_op_(APBDMACHAN_CHANNEL_24_STA_0) \
_op_(APBDMACHAN_CHANNEL_24_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_24_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_24_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_24_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_24_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_25_CSR_0) \
_op_(APBDMACHAN_CHANNEL_25_STA_0) \
_op_(APBDMACHAN_CHANNEL_25_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_25_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_25_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_25_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_25_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_26_CSR_0) \
_op_(APBDMACHAN_CHANNEL_26_STA_0) \
_op_(APBDMACHAN_CHANNEL_26_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_26_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_26_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_26_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_26_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_27_CSR_0) \
_op_(APBDMACHAN_CHANNEL_27_STA_0) \
_op_(APBDMACHAN_CHANNEL_27_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_27_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_27_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_27_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_27_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_28_CSR_0) \
_op_(APBDMACHAN_CHANNEL_28_STA_0) \
_op_(APBDMACHAN_CHANNEL_28_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_28_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_28_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_28_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_28_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_29_CSR_0) \
_op_(APBDMACHAN_CHANNEL_29_STA_0) \
_op_(APBDMACHAN_CHANNEL_29_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_29_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_29_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_29_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_29_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_30_CSR_0) \
_op_(APBDMACHAN_CHANNEL_30_STA_0) \
_op_(APBDMACHAN_CHANNEL_30_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_30_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_30_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_30_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_30_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_31_CSR_0) \
_op_(APBDMACHAN_CHANNEL_31_STA_0) \
_op_(APBDMACHAN_CHANNEL_31_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_31_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_31_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_31_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_31_APB_SEQ_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_APBDMACHAN 0x00000000

//
// ARAPBDMACHAN REGISTER BANKS
//

#define APBDMACHAN0_FIRST_REG 0x0000 // APBDMACHAN_CHANNEL_0_CSR_0
#define APBDMACHAN0_LAST_REG 0x0008 // APBDMACHAN_CHANNEL_0_DMA_BYTE_STA_0
#define APBDMACHAN1_FIRST_REG 0x0010 // APBDMACHAN_CHANNEL_0_AHB_PTR_0
#define APBDMACHAN1_LAST_REG 0x0028 // APBDMACHAN_CHANNEL_1_DMA_BYTE_STA_0
#define APBDMACHAN2_FIRST_REG 0x0030 // APBDMACHAN_CHANNEL_1_AHB_PTR_0
#define APBDMACHAN2_LAST_REG 0x0048 // APBDMACHAN_CHANNEL_2_DMA_BYTE_STA_0
#define APBDMACHAN3_FIRST_REG 0x0050 // APBDMACHAN_CHANNEL_2_AHB_PTR_0
#define APBDMACHAN3_LAST_REG 0x0068 // APBDMACHAN_CHANNEL_3_DMA_BYTE_STA_0
#define APBDMACHAN4_FIRST_REG 0x0070 // APBDMACHAN_CHANNEL_3_AHB_PTR_0
#define APBDMACHAN4_LAST_REG 0x0088 // APBDMACHAN_CHANNEL_4_DMA_BYTE_STA_0
#define APBDMACHAN5_FIRST_REG 0x0090 // APBDMACHAN_CHANNEL_4_AHB_PTR_0
#define APBDMACHAN5_LAST_REG 0x00a8 // APBDMACHAN_CHANNEL_5_DMA_BYTE_STA_0
#define APBDMACHAN6_FIRST_REG 0x00b0 // APBDMACHAN_CHANNEL_5_AHB_PTR_0
#define APBDMACHAN6_LAST_REG 0x00c8 // APBDMACHAN_CHANNEL_6_DMA_BYTE_STA_0
#define APBDMACHAN7_FIRST_REG 0x00d0 // APBDMACHAN_CHANNEL_6_AHB_PTR_0
#define APBDMACHAN7_LAST_REG 0x00e8 // APBDMACHAN_CHANNEL_7_DMA_BYTE_STA_0
#define APBDMACHAN8_FIRST_REG 0x00f0 // APBDMACHAN_CHANNEL_7_AHB_PTR_0
#define APBDMACHAN8_LAST_REG 0x0108 // APBDMACHAN_CHANNEL_8_DMA_BYTE_STA_0
#define APBDMACHAN9_FIRST_REG 0x0110 // APBDMACHAN_CHANNEL_8_AHB_PTR_0
#define APBDMACHAN9_LAST_REG 0x0128 // APBDMACHAN_CHANNEL_9_DMA_BYTE_STA_0
#define APBDMACHAN10_FIRST_REG 0x0130 // APBDMACHAN_CHANNEL_9_AHB_PTR_0
#define APBDMACHAN10_LAST_REG 0x0148 // APBDMACHAN_CHANNEL_10_DMA_BYTE_STA_0
#define APBDMACHAN11_FIRST_REG 0x0150 // APBDMACHAN_CHANNEL_10_AHB_PTR_0
#define APBDMACHAN11_LAST_REG 0x0168 // APBDMACHAN_CHANNEL_11_DMA_BYTE_STA_0
#define APBDMACHAN12_FIRST_REG 0x0170 // APBDMACHAN_CHANNEL_11_AHB_PTR_0
#define APBDMACHAN12_LAST_REG 0x0188 // APBDMACHAN_CHANNEL_12_DMA_BYTE_STA_0
#define APBDMACHAN13_FIRST_REG 0x0190 // APBDMACHAN_CHANNEL_12_AHB_PTR_0
#define APBDMACHAN13_LAST_REG 0x01a8 // APBDMACHAN_CHANNEL_13_DMA_BYTE_STA_0
#define APBDMACHAN14_FIRST_REG 0x01b0 // APBDMACHAN_CHANNEL_13_AHB_PTR_0
#define APBDMACHAN14_LAST_REG 0x01c8 // APBDMACHAN_CHANNEL_14_DMA_BYTE_STA_0
#define APBDMACHAN15_FIRST_REG 0x01d0 // APBDMACHAN_CHANNEL_14_AHB_PTR_0
#define APBDMACHAN15_LAST_REG 0x01e8 // APBDMACHAN_CHANNEL_15_DMA_BYTE_STA_0
#define APBDMACHAN16_FIRST_REG 0x01f0 // APBDMACHAN_CHANNEL_15_AHB_PTR_0
#define APBDMACHAN16_LAST_REG 0x0208 // APBDMACHAN_CHANNEL_16_DMA_BYTE_STA_0
#define APBDMACHAN17_FIRST_REG 0x0210 // APBDMACHAN_CHANNEL_16_AHB_PTR_0
#define APBDMACHAN17_LAST_REG 0x0228 // APBDMACHAN_CHANNEL_17_DMA_BYTE_STA_0
#define APBDMACHAN18_FIRST_REG 0x0230 // APBDMACHAN_CHANNEL_17_AHB_PTR_0
#define APBDMACHAN18_LAST_REG 0x0248 // APBDMACHAN_CHANNEL_18_DMA_BYTE_STA_0
#define APBDMACHAN19_FIRST_REG 0x0250 // APBDMACHAN_CHANNEL_18_AHB_PTR_0
#define APBDMACHAN19_LAST_REG 0x0268 // APBDMACHAN_CHANNEL_19_DMA_BYTE_STA_0
#define APBDMACHAN20_FIRST_REG 0x0270 // APBDMACHAN_CHANNEL_19_AHB_PTR_0
#define APBDMACHAN20_LAST_REG 0x0288 // APBDMACHAN_CHANNEL_20_DMA_BYTE_STA_0
#define APBDMACHAN21_FIRST_REG 0x0290 // APBDMACHAN_CHANNEL_20_AHB_PTR_0
#define APBDMACHAN21_LAST_REG 0x02a8 // APBDMACHAN_CHANNEL_21_DMA_BYTE_STA_0
#define APBDMACHAN22_FIRST_REG 0x02b0 // APBDMACHAN_CHANNEL_21_AHB_PTR_0
#define APBDMACHAN22_LAST_REG 0x02c8 // APBDMACHAN_CHANNEL_22_DMA_BYTE_STA_0
#define APBDMACHAN23_FIRST_REG 0x02d0 // APBDMACHAN_CHANNEL_22_AHB_PTR_0
#define APBDMACHAN23_LAST_REG 0x02e8 // APBDMACHAN_CHANNEL_23_DMA_BYTE_STA_0
#define APBDMACHAN24_FIRST_REG 0x02f0 // APBDMACHAN_CHANNEL_23_AHB_PTR_0
#define APBDMACHAN24_LAST_REG 0x0308 // APBDMACHAN_CHANNEL_24_DMA_BYTE_STA_0
#define APBDMACHAN25_FIRST_REG 0x0310 // APBDMACHAN_CHANNEL_24_AHB_PTR_0
#define APBDMACHAN25_LAST_REG 0x0328 // APBDMACHAN_CHANNEL_25_DMA_BYTE_STA_0
#define APBDMACHAN26_FIRST_REG 0x0330 // APBDMACHAN_CHANNEL_25_AHB_PTR_0
#define APBDMACHAN26_LAST_REG 0x0348 // APBDMACHAN_CHANNEL_26_DMA_BYTE_STA_0
#define APBDMACHAN27_FIRST_REG 0x0350 // APBDMACHAN_CHANNEL_26_AHB_PTR_0
#define APBDMACHAN27_LAST_REG 0x0368 // APBDMACHAN_CHANNEL_27_DMA_BYTE_STA_0
#define APBDMACHAN28_FIRST_REG 0x0370 // APBDMACHAN_CHANNEL_27_AHB_PTR_0
#define APBDMACHAN28_LAST_REG 0x0388 // APBDMACHAN_CHANNEL_28_DMA_BYTE_STA_0
#define APBDMACHAN29_FIRST_REG 0x0390 // APBDMACHAN_CHANNEL_28_AHB_PTR_0
#define APBDMACHAN29_LAST_REG 0x03a8 // APBDMACHAN_CHANNEL_29_DMA_BYTE_STA_0
#define APBDMACHAN30_FIRST_REG 0x03b0 // APBDMACHAN_CHANNEL_29_AHB_PTR_0
#define APBDMACHAN30_LAST_REG 0x03c8 // APBDMACHAN_CHANNEL_30_DMA_BYTE_STA_0
#define APBDMACHAN31_FIRST_REG 0x03d0 // APBDMACHAN_CHANNEL_30_AHB_PTR_0
#define APBDMACHAN31_LAST_REG 0x03e8 // APBDMACHAN_CHANNEL_31_DMA_BYTE_STA_0
#define APBDMACHAN32_FIRST_REG 0x03f0 // APBDMACHAN_CHANNEL_31_AHB_PTR_0
#define APBDMACHAN32_LAST_REG 0x03fc // APBDMACHAN_CHANNEL_31_APB_SEQ_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARAPBDMACHAN_H_INC_
