module FSM(
	input clk,
	input rst_a_p,
	input enable,
	output FSM_out
);

parameter	A=0,
				B=0,
				C=0,
				D=0;
				
reg [1:0] current_state;
reg [1:0] next_state;

always @(posedge clk or posedge rst_a_p)
begin
	if(rst_a_p)
		current_state <= A;
	else
		current_state <= next_state;
end


always @(current_state, enable)
begin
	case(current_state)
		A:
		begin
			if (enable == 0)
				next_state = A;
			else
				next_state = B;
		end
		
		B: next_state = C
		
		C:
		begin
			if (enable == 0)
				next_state = D
			else
				next_state = B
		end
		
		D:
		begin
			if (enable == 0)
				next_state = A
			else
				next_state = B
		end	
	endcase
end

always @(current_state, enable)
begin
	case(current_state)
		A:
			FSM_out = 0;
		B:
			FSM_out = 0;
		C:
			FSM_out = 0;
		D:
		begin
			if (enable)
				FSM_out = 1;
			else
				FSM_out = 0;
		end
			
	endcase
end

endmodule