/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [17:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  reg [20:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [7:0] celloutsig_0_26z;
  wire [4:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [16:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  reg [2:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [12:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  reg [18:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [23:0] celloutsig_1_19z;
  reg [17:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [14:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(celloutsig_0_2z & in_data[23]);
  assign celloutsig_0_37z = ~(celloutsig_0_20z & celloutsig_0_19z);
  assign celloutsig_0_4z = ~(celloutsig_0_0z & celloutsig_0_0z);
  assign celloutsig_0_6z = ~(celloutsig_0_4z & celloutsig_0_5z);
  assign celloutsig_0_10z = ~(celloutsig_0_5z & celloutsig_0_0z);
  assign celloutsig_0_23z = ~(celloutsig_0_13z & celloutsig_0_18z);
  assign celloutsig_0_24z = ~(celloutsig_0_3z & celloutsig_0_23z);
  assign celloutsig_0_25z = ~(celloutsig_0_24z & celloutsig_0_13z);
  assign celloutsig_0_2z = ~(celloutsig_0_1z[20] & in_data[19]);
  assign celloutsig_0_32z = ~(celloutsig_0_29z & celloutsig_0_1z[8]);
  assign celloutsig_0_33z = ~(celloutsig_0_24z & celloutsig_0_17z[4]);
  assign celloutsig_0_48z = !(celloutsig_0_8z ? celloutsig_0_32z : celloutsig_0_37z);
  assign celloutsig_1_3z = !(in_data[114] ? celloutsig_1_2z : celloutsig_1_0z[1]);
  assign celloutsig_1_7z = !(celloutsig_1_4z ? in_data[156] : celloutsig_1_1z[6]);
  assign celloutsig_1_18z = !(celloutsig_1_5z[13] ? celloutsig_1_9z[5] : celloutsig_1_13z);
  assign celloutsig_0_38z = ~(celloutsig_0_26z[7] | celloutsig_0_36z);
  assign celloutsig_1_4z = ~(in_data[137] | celloutsig_1_0z[1]);
  assign celloutsig_1_13z = ~(celloutsig_1_10z[0] | celloutsig_1_3z);
  assign celloutsig_0_13z = ~(celloutsig_0_10z | celloutsig_0_7z);
  assign celloutsig_0_19z = ~(in_data[76] | celloutsig_0_1z[8]);
  assign celloutsig_0_0z = in_data[26:18] == in_data[19:11];
  assign celloutsig_0_34z = { in_data[29:0], celloutsig_0_16z } == { in_data[28:7], celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_33z, celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_10z, celloutsig_0_25z, celloutsig_0_8z };
  assign celloutsig_1_6z = celloutsig_1_0z[5:1] == { celloutsig_1_0z[4:1], celloutsig_1_3z };
  assign celloutsig_0_5z = celloutsig_0_1z[20:9] == { in_data[72:69], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_8z = { celloutsig_1_6z, celloutsig_1_2z } == { celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_0_7z = in_data[70:67] == { celloutsig_0_1z[9:8], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_16z = { celloutsig_0_1z[6:4], celloutsig_0_11z } == { celloutsig_0_12z[4:3], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_18z = { in_data[47:27], celloutsig_0_7z, celloutsig_0_10z } == { in_data[22:5], celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_0_35z = { celloutsig_0_28z[2:1], celloutsig_0_9z } < { celloutsig_0_30z[2], celloutsig_0_18z, celloutsig_0_25z };
  assign celloutsig_0_36z = { celloutsig_0_12z[10], celloutsig_0_35z, celloutsig_0_7z } < { celloutsig_0_5z, celloutsig_0_29z, celloutsig_0_29z };
  assign celloutsig_0_8z = { celloutsig_0_1z[7], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_3z } < in_data[46:43];
  assign celloutsig_0_11z = { in_data[85:75], celloutsig_0_7z, celloutsig_0_5z } < { celloutsig_0_1z[18:9], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_20z = { in_data[83:77], celloutsig_0_19z } < { celloutsig_0_17z, celloutsig_0_3z };
  assign celloutsig_0_21z = { celloutsig_0_14z[6:3], celloutsig_0_7z, celloutsig_0_4z } < { celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_22z = celloutsig_0_14z[8:2] < { celloutsig_0_14z[5:1], celloutsig_0_6z, celloutsig_0_13z };
  assign celloutsig_0_29z = { celloutsig_0_14z[7:1], celloutsig_0_16z } < { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_21z, celloutsig_0_27z };
  assign celloutsig_0_47z = { celloutsig_0_39z[1], celloutsig_0_10z, celloutsig_0_34z, celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_38z, celloutsig_0_20z, celloutsig_0_28z, celloutsig_0_24z, celloutsig_0_31z } | { celloutsig_0_26z[7:3], celloutsig_0_26z };
  assign celloutsig_1_9z = { celloutsig_1_1z[10:5], celloutsig_1_8z } | celloutsig_1_1z[10:4];
  assign celloutsig_1_19z = { celloutsig_1_0z[5:2], celloutsig_1_10z, celloutsig_1_7z } | { in_data[127:105], celloutsig_1_4z };
  assign celloutsig_0_12z = { celloutsig_0_1z[20:5], celloutsig_0_5z, celloutsig_0_4z } | in_data[49:32];
  assign celloutsig_0_15z = { celloutsig_0_14z[2:1], celloutsig_0_4z } | { in_data[95:94], celloutsig_0_10z };
  assign celloutsig_0_26z = { celloutsig_0_12z[3:1], celloutsig_0_6z, celloutsig_0_24z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_11z } | { celloutsig_0_19z, celloutsig_0_23z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_16z };
  assign celloutsig_0_28z = { celloutsig_0_15z[1:0], celloutsig_0_6z } | { celloutsig_0_15z[0], celloutsig_0_22z, celloutsig_0_13z };
  assign celloutsig_1_2z = | celloutsig_1_1z;
  assign celloutsig_0_9z = | { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_31z = | celloutsig_0_1z[17:15];
  assign celloutsig_1_0z = in_data[144:139] << in_data[171:166];
  assign celloutsig_0_14z = { celloutsig_0_1z[17:8], celloutsig_0_8z } << { celloutsig_0_1z[17:11], celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_17z = { celloutsig_0_12z[7:2], celloutsig_0_8z } << { celloutsig_0_12z[7:5], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_13z };
  assign celloutsig_0_27z = { celloutsig_0_12z[8:5], celloutsig_0_13z } << { celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_30z = celloutsig_0_1z[16:0] << { celloutsig_0_12z[17:5], celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_2z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_39z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_39z = { celloutsig_0_32z, celloutsig_0_6z, celloutsig_0_20z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_1z = 18'h00000;
    else if (!clkin_data[32]) celloutsig_1_1z = { in_data[118:107], celloutsig_1_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_5z = 15'h0000;
    else if (!clkin_data[32]) celloutsig_1_5z = { in_data[138:125], celloutsig_1_3z };
  always_latch
    if (clkin_data[64]) celloutsig_1_10z = 19'h00000;
    else if (!clkin_data[32]) celloutsig_1_10z = { celloutsig_1_1z[11:1], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_1z = 21'h000000;
    else if (!clkin_data[0]) celloutsig_0_1z = in_data[42:22];
  assign { out_data[128], out_data[119:96], out_data[44:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z, celloutsig_0_48z };
endmodule
