<!DOCTYPE html>
<html>

  <head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="viewport" content="width=device-width, initial-scale=1">

  <title>Why I like Formal: the ZipCPU and the ICO board</title>
  <meta name="description" content="I’ve been working for some time, off and on, ona port of theZipCPU to theICO board. The port isn’t complete (yet), and it’snot paid for, so the work isn’t go...">

  <link rel="shortcut icon" type="image/x-icon" href="/img/GT.ico">
  <link rel="stylesheet" href="/css/main.css">
  <link rel="canonical" href="https://zipcpu.com/formal/2018/07/21/zipcpu-icoboard.html">
  <link rel="alternate" type="application/rss+xml" title="The ZipCPU by Gisselquist Technology" href="https://zipcpu.com/feed.xml">
</head>


  <body>

    <script>
  (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
  (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
  m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
  })(window,document,'script','https://www.google-analytics.com/analytics.js','ga');

  ga('create', 'UA-102570964-1', 'auto');
  ga('send', 'pageview');

</script>

    <header class="site-header">
  <div id="banner">
  <a href="/"><picture>
    <img height=120 id="site-logo" src="/img/fullgqtech.png" alt="Gisselquist Technology, LLC">
  </picture></A>
  </div>

  <div class="site-nav">
<ul>

<li><a HREF="/">Main/Blog</a>


<li><a HREF="/about/">About Us</a>


<li><a HREF="/fpga-hell.html">FPGA Hell</a>


<li><a HREF="/projects.html">Projects</a>


<li><a HREF="/topics.html">Site Index</a>


<li><a href="https://twitter.com/zipcpu"><span class="icon--twitter"><svg viewBox="0 0 400 400"><path fill="#1da1f2" d="M153.62,301.59c94.34,0,145.94-78.16,145.94-145.94,0-2.22,0-4.43-.15-6.63A104.36,104.36,0,0,0,325,122.47a102.38,102.38,0,0,1-29.46,8.07,51.47,51.47,0,0,0,22.55-28.37,102.79,102.79,0,0,1-32.57,12.45,51.34,51.34,0,0,0-87.41,46.78A145.62,145.62,0,0,1,92.4,107.81a51.33,51.33,0,0,0,15.88,68.47A50.91,50.91,0,0,1,85,169.86c0,.21,0,.43,0,.65a51.31,51.31,0,0,0,41.15,50.28,51.21,51.21,0,0,1-23.16.88,51.35,51.35,0,0,0,47.92,35.62,102.92,102.92,0,0,1-63.7,22A104.41,104.41,0,0,1,75,278.55a145.21,145.21,0,0,0,78.62,23"/></svg>
</span><span class="username">@zipcpu</span></a>

<li><a HREF="https://www.patreon.com/ZipCPU"><IMG SRC="/img/patreon_logomark_color_on_white.png" WIDTH="25"> Support</a>
</ul>
</div>


</header>


    <div class="page-content">
      <div class="wrapper">
        <article class="post" itemscope itemtype="https://schema.org/BlogPosting">

  <header class="post-header">
    <h1 class="post-title" itemprop="name headline">Why I like Formal: the ZipCPU and the ICO board</h1>
    <p class="post-meta"><time datetime="2018-07-21T00:00:00-04:00" itemprop="datePublished">Jul 21, 2018</time></p>
  </header>

  <div class="post-content" itemprop="articleBody">
    <p>I’ve been working for some time, off and on, on
<a href="http://github.com/ZipCPU/icozip">a port</a> of the
<a href="/about/zipcpu.html">ZipCPU</a> to the
<a href="http://www.icoboard.org">ICO board</a>. 
<a href="https://github.com/ZipCPU/icozip">The port</a> isn’t complete (yet), and it’s
not paid for, so the work isn’t going very fast.  However, I came across
something very interesting in this process that I thought would be worth
sharing.</p>

<p>At issue is the fact that the <a href="https://en.wikipedia.org/wiki/ICE_(FPGA)">iCE40</a> doesn’t support distributed RAM.  Unlike
other <a href="https://en.wikipedia.org/wiki/Field-programmable_gate_array">FPGA</a>’s,
it only has block RAM.</p>

<p>To understand the distinction, consider the following piece of code from
within the <a href="/about/zipcpu.html">ZipCPU</a>.</p>

<h2 id="background">Background</h2>

<p>At issue is how the <a href="/about/zipcpu.html">ZipCPU</a> reads from
its <a href="https://en.wikipedia.org/wiki/Processor_register">register file</a>.</p>

<p>The <a href="https://en.wikipedia.org/wiki/Processor_register">register file</a> itself
is declared as a memory of thirty two 32-bit words.  Internally, these are
<a href="/zipcpu/2018/01/01/zipcpu-isa.html">split into two register sets–a user register set and a supervisor register
set</a>, but for now
all that matters is that this is declared as a RAM.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog">	<span class="kt">reg</span>	<span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>	<span class="n">regset</span>	<span class="p">[</span><span class="mi">0</span><span class="o">:</span><span class="mi">31</span><span class="p">]</span><span class="o">;</span></code></pre></figure>

<p>The <a href="/about/zipcpu.html">ZipCPU</a> reads from this RAM after
decoding the <a href="https://en.wikipedia.org/wiki/Processor_register">registers</a>
that will be used by the
<a href="/zipcpu/2018/01/01/zipcpu-isa.html">instruction</a>.  Once the
<a href="https://en.wikipedia.org/wiki/Processor_register">register</a> addresses,
<code class="highlighter-rouge">dcd_A</code> and <code class="highlighter-rouge">dcd_B</code> are available from the
<a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/core/idecode.v">decoder</a>, the
<a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/core/zipcpu.v">CPU</a> reads
from its <a href="https://en.wikipedia.org/wiki/Processor_register">register</a> set.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog">	<span class="k">assign</span>	<span class="n">w_op_Av</span> <span class="o">=</span> <span class="n">regset</span><span class="p">[</span><span class="n">dcd_A</span><span class="p">]</span><span class="o">;</span>
	<span class="k">assign</span>	<span class="n">w_op_Bv</span> <span class="o">=</span> <span class="n">regset</span><span class="p">[</span><span class="n">dcd_B</span><span class="p">]</span><span class="o">;</span></code></pre></figure>

<p>Notice how this isn’t a clocked read.  This will come back into play in a
moment.</p>

<p>This is the simple part.  The next step are the many paths from here to the
input to the
<a href="/zipcpu/2017/08/11/simple-alu.html">ALU</a>.</p>

<p>From here, let’s focus on the second
<a href="https://en.wikipedia.org/wiki/Processor_register">register</a>’s path,
what I call <a href="/zipcpu/2018/01/01/zipcpu-isa.html">register B</a>.
This rather complicated path is shown in Fig 1 below.</p>

<table align="center" style="float: none"><caption>Fig 1. Original path from the register read to Operand B</caption><tr><td><img src="/img/zipcpu-register-lookup.svg" alt="" width="780" /></td></tr></table>

<p>To get from this
<a href="https://en.wikipedia.org/wiki/Processor_register">register</a> read to the input
to the <a href="/zipcpu/2017/08/11/simple-alu.html">ALU</a>, the value
needs to go through some logic.</p>

<p>The <a href="/about/zipcpu.html">ZipCPU</a> has
<a href="/zipcpu/2018/01/01/zipcpu-isa.html">16 registers in its working
set</a>.  Of these sixteen
<a href="https://en.wikipedia.org/wiki/Processor_register">registers</a>,
one is the <a href="https://en.wikipedia.org/wiki/Program_counter">program counter</a>
(register 15).  This
<a href="https://en.wikipedia.org/wiki/Program_counter">program counter</a>, however,
isn’t maintained in the
<a href="https://en.wikipedia.org/wiki/Processor_register">register file</a>,
<code class="highlighter-rouge">regset</code>.  Instead, it is maintained in one of two separate registers:
<code class="highlighter-rouge">ipc</code> for the supervisor or interrupt level <a href="https://en.wikipedia.org/wiki/Program_counter">program
counter</a>,
and <code class="highlighter-rouge">upc</code> for the user <a href="https://en.wikipedia.org/wiki/Program_counter">program
counter</a>.  The <code class="highlighter-rouge">gie</code>
flag (global interrupt enable) controls which of the two
<a href="https://en.wikipedia.org/wiki/Program_counter">program counters</a>
is currently in use.</p>

<p>When this information comes from the
<a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/core/idecode.v">decoder</a>,
<code class="highlighter-rouge">dcd_pc</code> contains a pointer to the next
<a href="/zipcpu/2018/01/01/zipcpu-isa.html">instruction</a>
in the current
<a href="/zipcpu/2018/01/01/zipcpu-isa.html">instruction</a>
stream.  If we want to read our own <a href="https://en.wikipedia.org/wiki/Program_counter">program
counter</a> for this
<a href="/zipcpu/2018/01/01/zipcpu-isa.html">instruction</a>,
that is if the <code class="highlighter-rouge">gie</code> flag coming from the decoder or <code class="highlighter-rouge">dcd_gie</code> matches the
<a href="https://en.wikipedia.org/wiki/Processor_register">register set</a>
in question, then we’ll want the value to be <code class="highlighter-rouge">dcd_pc</code>.  Otherwise, it can
only be the supervisor mode reading the the user mode <a href="https://en.wikipedia.org/wiki/Program_counter">program
counter</a>.</p>

<p>We’ll pick from between these two <a href="https://en.wikipedia.org/wiki/Program_counter">program
counter</a> registers here.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog">	<span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="o">*</span><span class="p">)</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dcd_B</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">==</span> <span class="n">dcd_gie</span><span class="p">)</span>
		<span class="n">w_pcB_v</span> <span class="o">=</span> <span class="n">dcd_pc</span><span class="o">;</span>
	<span class="k">else</span>
		<span class="n">w_pcB_v</span> <span class="o">=</span> <span class="n">upc</span><span class="o">;</span></code></pre></figure>

<p>We’ll need this value in another moment, so hang on to this thought.  For
now, let’s return to the read from the
<a href="https://en.wikipedia.org/wiki/Processor_register">register set</a>
above, where we left the result in <code class="highlighter-rouge">w_op_Bv</code>.</p>

<p>The next thing you need to remember from the
<a href="/about/zipcpu.html">ZipCPU</a>’s
<a href="/zipcpu/2018/01/01/zipcpu-isa.html">instruction set</a> is that
(just about) every
<a href="/zipcpu/2018/01/01/zipcpu-isa.html">instruction</a>
can have an immediate attached.  The two inputs, therefore, to any
<a href="/zipcpu/2018/01/01/zipcpu-isa.html">instruction</a>
are a register I call operand <code class="highlighter-rouge">A</code>, and a second value <code class="highlighter-rouge">B</code> which includes an
optional register, <code class="highlighter-rouge">B</code>, plus an immediate.  If no
<a href="https://en.wikipedia.org/wiki/Processor_register">register</a> is read, the
<a href="/zipcpu/2018/01/01/zipcpu-isa.html">instruction</a>
only references the immediate.</p>

<p>To handle this selection, the
<a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/core/idecode.v">decoder</a>
produces a flag, <code class="highlighter-rouge">dcd_rB</code>.   This will be true any time the <code class="highlighter-rouge">B</code> operand comes
from a register.</p>

<p>There’s also another special register–the <a href="https://en.wikipedia.org/wiki/Status_register">condition
codes</a>.  This register
contains a variety of
<a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/core/zipcpu.v">CPU</a>
mode selection bits together with the traditional flags, zero (<code class="highlighter-rouge">Z</code>),
carry (<code class="highlighter-rouge">C</code>), negative (<code class="highlighter-rouge">N</code>), and overflow (<code class="highlighter-rouge">V</code>).  As with the
<a href="https://en.wikipedia.org/wiki/Program_counter">program counter</a> above,
there are two versions of this register–one for
supervisor mode and one for user mode.</p>

<p>In our next step, we are going to calculate the value of the B input in
all respects except the immediate.</p>

<p>First, if there’s no register read, then the input (not including the
immediate) is zero.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog">	<span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="o">*</span><span class="p">)</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dcd_rB</span><span class="p">)</span>
		<span class="n">w_op_BnI</span> <span class="o">=</span> <span class="mi">0</span><span class="o">;</span></code></pre></figure>

<p>Second, in the case of a concurrent register write, the register value is the
result of the register write.  This allows the
<a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/core/zipcpu.v">CPU</a> to bypass
the <a href="https://en.wikipedia.org/wiki/Processor_register">register file</a>, so that
<a href="/zipcpu/2017/08/11/simple-alu.html">ALU</a>
outputs can be immediately available for the next instruction–making the
<a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/core/zipcpu.v">CPU</a> run
that much faster.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog">	<span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">OPT_PIPELINED</span><span class="p">)</span><span class="o">&amp;&amp;</span><span class="p">(</span><span class="n">wr_reg_ce</span><span class="p">)</span><span class="o">&amp;&amp;</span><span class="p">(</span><span class="n">wr_reg_id</span> <span class="o">==</span> <span class="n">dcd_B</span><span class="p">))</span>
		<span class="n">w_op_BnI</span> <span class="o">=</span> <span class="n">wr_gpreg_vl</span><span class="o">;</span></code></pre></figure>

<p>Third, if this is a reference to the
<a href="https://en.wikipedia.org/wiki/Status_register">condition codes</a> register, then
we’ll set that based upon some special flags.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog">	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">dcd_Bcc</span><span class="p">)</span>
		<span class="n">w_op_BnI</span> <span class="o">=</span> <span class="o">{</span> <span class="n">w_cpu_info</span><span class="o">,</span> <span class="n">w_op_Bv</span><span class="p">[</span><span class="mi">22</span><span class="o">:</span><span class="mi">16</span><span class="p">]</span><span class="o">,</span> <span class="mb">1'b0</span><span class="o">,</span>
				<span class="p">(</span><span class="n">dcd_B</span><span class="p">[</span><span class="mi">4</span><span class="p">])</span> <span class="o">?</span> <span class="n">w_uflags</span> <span class="o">:</span> <span class="n">w_iflags</span> <span class="o">};</span></code></pre></figure>

<p>Once we get past all of that logic, we can finally deal with the expected
situation–that the <code class="highlighter-rouge">B</code> operand comes from the result of the register
we just read above.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog">	<span class="k">else</span>
		<span class="n">w_op_BnI</span> <span class="o">=</span> <span class="n">w_op_Bv</span><span class="o">;</span></code></pre></figure>

<p>As a final step, we’ll add the immediate value associated with the
<a href="/zipcpu/2018/01/01/zipcpu-isa.html">instruction</a>,
<code class="highlighter-rouge">dcd_I</code>, to our value and register the result for the next stage.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog">	<span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">i_clk</span><span class="p">)</span>
	<span class="k">if</span> <span class="p">((</span><span class="o">!</span><span class="n">OPT_PIPELINED</span><span class="p">)</span><span class="o">||</span><span class="p">(</span><span class="n">op_ce</span><span class="p">))</span>
	<span class="k">begin</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">dcd_Bpc</span><span class="p">)</span><span class="o">&amp;&amp;</span><span class="p">(</span><span class="n">dcd_rB</span><span class="p">))</span>
			<span class="n">r_op_Bv</span> <span class="o">&lt;=</span> <span class="n">w_pcB_v</span> <span class="o">+</span> <span class="o">{</span> <span class="n">dcd_I</span><span class="p">[</span><span class="mi">29</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span><span class="o">,</span> <span class="mb">2'b00</span> <span class="o">};</span>
		<span class="k">else</span>
			<span class="n">r_op_Bv</span> <span class="o">&lt;=</span> <span class="n">w_op_BnI</span> <span class="o">+</span> <span class="n">dcd_I</span><span class="o">;</span>
	<span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">OPT_PIPELINED</span><span class="p">)</span><span class="o">&amp;&amp;</span><span class="p">(</span><span class="n">op_rB</span><span class="p">)</span>
			<span class="o">&amp;&amp;</span><span class="p">(</span><span class="n">wr_reg_ce</span><span class="p">)</span><span class="o">&amp;&amp;</span><span class="p">(</span><span class="n">op_Bid</span> <span class="o">==</span> <span class="n">wr_reg_id</span><span class="p">))</span>
		<span class="n">r_op_Bv</span> <span class="o">&lt;=</span> <span class="n">wr_gpreg_vl</span><span class="o">;</span></code></pre></figure>

<p>Well, not quite.  That’s the last step on that clock.  Before we send
this value to the <a href="/zipcpu/2017/08/11/simple-alu.html">ALU</a>,
we’ll need to double check that the value isn’t being written to the <a href="https://en.wikipedia.org/wiki/Processor_register">register
file</a>
on the same clock (again).  In this case,
<code class="highlighter-rouge">wr_reg_ce</code> is a flag indicating that a value is being written to the
<a href="https://en.wikipedia.org/wiki/Processor_register">register file</a>,
<code class="highlighter-rouge">wr_reg_id</code> is the address of that register, and <code class="highlighter-rouge">wr_gpreg_vl</code>
is the value of that register.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog">	<span class="k">assign</span>	<span class="n">op_Bv</span> <span class="o">=</span> <span class="p">((</span><span class="n">OPT_PIPELINED</span><span class="p">)</span><span class="o">&amp;&amp;</span><span class="p">(</span><span class="n">wr_reg_ce</span><span class="p">)</span>
					<span class="o">&amp;&amp;</span><span class="p">(</span><span class="n">wr_reg_id</span> <span class="o">==</span> <span class="n">op_Bid</span><span class="p">)</span><span class="o">&amp;&amp;</span><span class="p">(</span><span class="n">op_rB</span><span class="p">))</span>
			<span class="o">?</span> <span class="n">wr_gpreg_vl</span><span class="o">:</span> <span class="n">r_op_Bv</span><span class="o">;</span></code></pre></figure>

<p>If you got lost in the explanation above, relax.  My whole point here
is that this logic is complicated.</p>

<p>Because of this complexity, this was one of those pieces of logic that I was
most interested in formally verifying within the
<a href="/about/zipcpu.html">ZipCPU</a>.  Along the way I came
across <a href="/blog/2018/04/02/formal-cpu-bugs.html">several pipeline hazards I wasn’t
expecting</a>.  For
example, what happens if you set <code class="highlighter-rouge">r_op_Bv</code> as
the result of a register plus an immediate, only to have the register
updated on the next clock?  <a href="/zipcpu/2017/08/23/cpu-pipeline.html">Pipeline
logic</a>,
primarily captured by the <code class="highlighter-rouge">op_ce</code> flag, needs to prevent that from happening.</p>

<p>Here’s the problem: the <a href="https://en.wikipedia.org/wiki/ICE_(FPGA)">iCE40</a> doesn’t support memory reads unless the result
is immediately registered, as in:</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog">	<span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">i_clk</span><span class="p">)</span>
		<span class="n">w_op_Av</span> <span class="o">&lt;=</span> <span class="n">regset</span><span class="p">[</span><span class="n">dcd_A</span><span class="p">]</span><span class="o">;</span>

	<span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">i_clk</span><span class="p">)</span>
		<span class="n">w_op_Bv</span> <span class="o">&lt;=</span> <span class="n">regset</span><span class="p">[</span><span class="n">dcd_B</span><span class="p">]</span><span class="o">;</span></code></pre></figure>

<p>While <a href="http://www.clifford.at/yosys">yosys</a> will try to work around this
problem using flip-flops and <a href="https://en.wikipedia.org/wiki/Logic_block">LUTs</a>,
it does so at <a href="/blog/2017/06/12/minimizing-luts.html">the
cost</a> of about 3k or
more <a href="https://en.wikipedia.org/wiki/Logic_block">LUTs</a> on a
7.6k <a href="https://en.wikipedia.org/wiki/Logic_block">LUT</a> device.  That’s bigger
than the <a href="/about/zipcpu.html">ZipCPU</a> itself!  This so badly
broke the bank for the <a href="/about/zipcpu.html">ZipCPU</a>
that unless I could change things there was no way it would work on the
<a href="https://en.wikipedia.org/wiki/ICE_(FPGA)">iCE40</a>.</p>

<h2 id="the-solution">The Solution</h2>

<p>The basic solution to this problem is to move the
<a href="https://en.wikipedia.org/wiki/Processor_register">register</a> read logic
one clock earlier–to shuffle logic from one clock to the next.
In other words, I needed to read from the block RAM in the
<a href="/zipcpu/2017/08/23/cpu-pipeline.html">decode</a>
stage, before I got to the selection logic above.  My fear was, how could
I patch this change in and remain certain that the
<a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/core/zipcpu.v">CPU</a>
would still work?</p>

<p>Hint: this is one of the reasons why I like
<a href="/blog/2017/10/19/formal-intro.html">formal methods</a>.</p>

<p>So, rather than clocking the register address into
<a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/core/idecode.v">decoder</a>
outputs, I left it as combinatorial logic alone–making two additional outputs
for that purpose.  I could now read the register one clock earlier, and
clock the value in with the same control signal that was used to clock the
<a href="/zipcpu/2018/01/01/zipcpu-isa.html">instruction</a>
 <a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/core/idecode.v">decoder</a>
outputs, <a href="/zipcpu/2017/08/23/cpu-pipeline.html"><code class="highlighter-rouge">dcd_ce</code></a>:</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog">	<span class="k">if</span> <span class="p">(</span><span class="n">dcd_ce</span><span class="p">)</span>
	<span class="k">begin</span>
		<span class="n">pre_op_Av</span> <span class="o">&lt;=</span> <span class="n">regset</span><span class="p">[</span><span class="n">dcd_preA</span><span class="p">]</span><span class="o">;</span>
		<span class="n">pre_op_Bv</span> <span class="o">&lt;=</span> <span class="n">regset</span><span class="p">[</span><span class="n">dcd_preB</span><span class="p">]</span><span class="o">;</span>
	<span class="k">end</span></code></pre></figure>

<p>But … what would happen if one of those
<a href="https://en.wikipedia.org/wiki/Processor_register">registers</a>
was written on the exact same cycle?  (This is actually pretty common.)
How can we make sure we have the right value from the
<a href="https://en.wikipedia.org/wiki/Processor_register">registers</a>?</p>

<p>To do that, I captured the result of the last
<a href="https://en.wikipedia.org/wiki/Processor_register">registers</a>
write, and created a registered flag to indicate that the correct value
wasn’t from the <a href="https://en.wikipedia.org/wiki/Processor_register">registers</a>
set.  You can see this pictorially in Fig 2.</p>

<table align="center" style="float: none"><caption>Fig 2. Adjusted path from the register read to Operand B</caption><tr><td><img src="/img/zipcpu-register-lookup-after.svg" alt="" width="780" /></td></tr></table>

<p>See the difference at the top of the diagram?  Let’s walk through this
updated logic in steps below.  Not only do we read from the
<a href="https://en.wikipedia.org/wiki/Processor_register">register file</a> on a clock,
but we also keep track of whether the register we need is being written
to the register file on this clock as well.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog">	<span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">i_clk</span><span class="p">)</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dcd_ce</span><span class="p">)</span>
	<span class="k">begin</span>
		<span class="n">pre_rewrite_flag_A</span> <span class="o">&lt;=</span> <span class="p">(</span><span class="n">wr_reg_ce</span><span class="p">)</span><span class="o">&amp;&amp;</span><span class="p">(</span><span class="n">dcd_preA</span> <span class="o">==</span> <span class="n">wr_reg_id</span><span class="p">)</span><span class="o">;</span>
		<span class="n">pre_rewrite_flag_B</span> <span class="o">&lt;=</span> <span class="p">(</span><span class="n">wr_reg_ce</span><span class="p">)</span><span class="o">&amp;&amp;</span><span class="p">(</span><span class="n">dcd_preB</span> <span class="o">==</span> <span class="n">wr_reg_id</span><span class="p">)</span><span class="o">;</span>
		<span class="n">pre_rewrite_value</span>  <span class="o">&lt;=</span> <span class="n">wr_gpreg_vl</span><span class="o">;</span>
	<span class="k">end</span></code></pre></figure>

<p>Now, on the next clock we can select which of the two values we should be using.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog">	<span class="k">assign</span>	<span class="n">w_op_Av</span> <span class="o">=</span> <span class="p">(</span><span class="n">pre_rewrite_flag_A</span><span class="p">)</span> <span class="o">?</span> <span class="n">pre_rewrite_value</span> <span class="o">:</span> <span class="n">pre_op_Av</span><span class="o">;</span>
	<span class="k">assign</span>	<span class="n">w_op_Bv</span> <span class="o">=</span> <span class="p">(</span><span class="n">pre_rewrite_flag_B</span><span class="p">)</span> <span class="o">?</span> <span class="n">pre_rewrite_value</span> <span class="o">:</span> <span class="n">pre_op_Bv</span><span class="o">;</span></code></pre></figure>

<p>Finally, we have some code we can use to replace the original <a href="https://en.wikipedia.org/wiki/Processor_register">register
file</a> read, but this time the
<a href="https://en.wikipedia.org/wiki/Processor_register">register file</a> is read
using clocked rather than combinational logic.</p>

<p>My fear in all of this, though, was that I would somehow get this logic
wrong.  I mean, there’s so much that can go wrong with this change, how
can I rest assured that the result works?</p>

<p>Enter <a href="/blog/2017/10/19/formal-intro.html">formal methods</a>.</p>

<p>Within the <a href="/about/zipcpu.html">ZipCPU</a>
<a href="https://github.com/ZipCPU/zipcpu/blob/dev/rtl/core/zipcpu.html">core</a>
(on the <a href="https://github.com/ZipCPU/zipcpu/tree/dev">dev branch</a> currently),
there’s a set of properties rebuilding the logic we worked through above
describing the values going into the
<a href="/zipcpu/2017/08/11/simple-alu.html">ALU</a>
(or <a href="https://github.com/ZipCPU/blob/master/rtl/core/memops.v">memory</a>,
<a href="https://github.com/ZipCPU/blob/master/rtl/core/div.v">divide</a>, etc).  Getting
the <a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/core/zipcpu.v">CPU</a> and
these properties right took the majority of the work using <a href="/blog/2018/04/02/formal-cpu-bugs.html">formal methods on
this CPU</a>
to date.  What makes these properties special is that they aren’t clocked.
They don’t need to be.
<a href="/blog/2017/10/19/formal-intro.html">Formal properties</a>
don’t need to meet timing requirements like synthesizable logic does.  As a
result, I can assert that both <code class="highlighter-rouge">op_Av</code> and
<code class="highlighter-rouge">op_Bv</code> have the <em>right</em> value using simpler logic than the logic we expressed
above.  Even better, I can make that assertion <em>independent</em> of any
<a href="/zipcpu/2017/08/23/cpu-pipeline.html">pipeline stalls</a> or
hazards.  The result is that the property tends to find hazards I wasn’t
expecting.</p>

<p>The end of this <a href="https://github.com/ZipCPU/zipcpu/blob/dev/rtl/core/zipcpu.v">chain of
logic</a>
is a short set of assertions.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog">	<span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">i_clk</span><span class="p">)</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">f_op_insn</span><span class="p">)</span><span class="o">&amp;&amp;</span><span class="p">(</span><span class="o">!</span><span class="n">f_const_illegal</span><span class="p">)</span><span class="o">&amp;&amp;</span><span class="p">(</span><span class="o">!</span><span class="n">fc_illegal</span><span class="p">)</span><span class="o">&amp;&amp;</span><span class="p">(</span><span class="o">!</span><span class="n">clear_pipeline</span><span class="p">))</span>
	<span class="k">begin</span>
		<span class="k">if</span> <span class="p">(((</span><span class="o">!</span><span class="n">wr_reg_ce</span><span class="p">)</span><span class="o">||</span><span class="p">(</span><span class="n">wr_reg_id</span><span class="o">!=</span> <span class="o">{</span> <span class="n">gie</span><span class="o">,</span> <span class="cp">`CPU_PC_REG</span> <span class="o">}</span><span class="p">))</span>
			<span class="o">&amp;&amp;</span><span class="p">(</span><span class="o">!</span><span class="n">dbg_clear_pipe</span><span class="p">)</span><span class="o">&amp;&amp;</span><span class="p">(</span><span class="o">!</span><span class="n">clear_pipeline</span><span class="p">))</span>
		<span class="k">begin</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">fc_rA</span><span class="p">)</span><span class="o">&amp;&amp;</span><span class="p">(</span><span class="n">fc_Aid</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">1</span><span class="p">]</span> <span class="o">!=</span> <span class="mh">3'h7</span><span class="p">))</span>
				<span class="cp">`PHASE_TWO_ASSERT</span><span class="p">(</span><span class="n">f_Av</span> <span class="o">==</span> <span class="n">op_Av</span><span class="p">)</span><span class="o">;</span>
			<span class="cp">`PHASE_TWO_ASSERT</span><span class="p">(</span><span class="n">f_Bv</span> <span class="o">==</span> <span class="n">op_Bv</span><span class="p">)</span><span class="o">;</span>
		<span class="k">end</span>
	<span class="k">end</span></code></pre></figure>

<p>The important part is in the middle.  First, I assert that the value of the
<code class="highlighter-rouge">A</code> register going into the
<a href="/zipcpu/2017/08/11/simple-alu.html">ALU</a> is as it should
be, then the <code class="highlighter-rouge">B</code> value.</p>

<p>Yes, there are a lot of caveats to this assertion–the values only need to be
correct if the illegal instruction flag isn’t set, if the
<a href="/zipcpu/2017/08/23/cpu-pipeline.html">pipeline</a>
isn’t being cleared, if the
<a href="/zipcpu/2017/08/25/hw-debugging.html">debugging port</a>
isn’t going to force the
<a href="/zipcpu/2017/08/23/cpu-pipeline.html">pipeline</a>
to be cleared on the next clock, and so on.</p>

<p>The good news?  Once I made the change outlined above, I could go back and
rerun the
<a href="/blog/2018/04/02/formal-cpu-bugs.html">formal proof</a>–this
time with the <code class="highlighter-rouge">NO_DISTRIBUTED_RAM</code> define
selected.  Once the proof passed, I knew the change “worked”.</p>

<h2 id="conclusion">Conclusion</h2>

<table align="center" style="float: right"><caption>Fig 3. Development Process</caption><tr><td><img src="/img/ice40-process.svg" alt="" width="360" /></td></tr></table>

<p>One of the topics I discuss in the two-day formal verification course I teach
is the idea of moving logic between clocks.  In the course, we adjust a
flag indicating that a counter is non-zero to the clock before the counter’s
value in question. To me, this is one of the very important uses of <a href="/blog/2017/10/19/formal-intro.html">formal
verification</a>–being
able to tell when you make a change, no matter how complex,
that the properties you had asserted before remain true.  In this case,
I was able to prove that the <a href="/about/zipcpu.html">ZipCPU</a>
maintained the correct
<a href="https://en.wikipedia.org/wiki/Processor_register">register</a>
inputs, in spite of moving the logic earlier by one clock.</p>

<p>Does this mean that the <a href="/about/zipcpu.html">ZipCPU</a> works on the <a href="https://en.wikipedia.org/wiki/ICE_(FPGA)">iCE40</a>?  Well, let’s just say that
now it builds for the <a href="https://en.wikipedia.org/wiki/ICE_(FPGA)">iCE40</a> whereas it wouldn’t build before.  The project
remains ongoing.  I would like to implement the
<a href="/about/zipcpu.html">ZipCPU</a> both on the
<a href="http://www.icoboard.org">ICO board</a> as well as on Luke Valenty’s new
<a href="https://tinyfpga.com">TinyFPGA</a>.  Before I get there, though,
I’ve still got a lot of <a href="/blog/2017/06/23/my-dbg-philosophy.html">peripheral
simulation</a>
work to get through.</p>

<p><a href="/blog/2017/06/23/my-dbg-philosophy.html">Simulation</a>
work?  Yes.  To avoid <a href="/blog/2017/05/19/fpga-hell.html">FPGA
Hell</a>, I’m not only
running my designs through the (incomplete) <a href="/blog/2017/10/19/formal-intro.html">formal
proof</a>, but also through
<a href="/blog/2017/06/21/looking-at-verilator.html">simulation</a>.
You can see my process in the figure on the right.</p>


  </div>


<div class "verse">
<HR align="center;" width="25%">
<P><em>God is our refuge and strength, a very present help in trouble.  Ps 46:1</em>


</article>

      </div>
    </div>

    <footer class="site-footer">

  <div class="wrapper">

    <h2 class="footer-heading">The ZipCPU by Gisselquist Technology</h2>
    <div class="footer-col-wrapper">
      <div class="footer-col footer-col-1">
        <ul class="contact-list">
          <!-- <li></li> -->
          <li><a href="mailto:zipcpu@gmail.com">zipcpu@gmail.com</a></li>
        </ul>
      </div>

      <div class="footer-col footer-col-2">
        <ul class="soc-medlist">
          
          <li>
            <a href="https://github.com/ZipCPU"><span class="icon icon--github"><svg viewBox="0 0 16 16"><path fill="#828282" d="M7.999,0.431c-4.285,0-7.76,3.474-7.76,7.761 c0,3.428,2.223,6.337,5.307,7.363c0.388,0.071,0.53-0.168,0.53-0.374c0-0.184-0.007-0.672-0.01-1.32 c-2.159,0.469-2.614-1.04-2.614-1.04c-0.353-0.896-0.862-1.135-0.862-1.135c-0.705-0.481,0.053-0.472,0.053-0.472 c0.779,0.055,1.189,0.8,1.189,0.8c0.692,1.186,1.816,0.843,2.258,0.645c0.071-0.502,0.271-0.843,0.493-1.037 C4.86,11.425,3.049,10.76,3.049,7.786c0-0.847,0.302-1.54,0.799-2.082C3.768,5.507,3.501,4.718,3.924,3.65 c0,0,0.652-0.209,2.134,0.796C6.677,4.273,7.34,4.187,8,4.184c0.659,0.003,1.323,0.089,1.943,0.261 c1.482-1.004,2.132-0.796,2.132-0.796c0.423,1.068,0.157,1.857,0.077,2.054c0.497,0.542,0.798,1.235,0.798,2.082 c0,2.981-1.814,3.637-3.543,3.829c0.279,0.24,0.527,0.713,0.527,1.437c0,1.037-0.01,1.874-0.01,2.129 c0,0.208,0.14,0.449,0.534,0.373c3.081-1.028,5.302-3.935,5.302-7.362C15.76,3.906,12.285,0.431,7.999,0.431z"/></svg>
</span><span class="username">ZipCPU</span></a>

          </li>
          

          
          <li>
            <a href="https://twitter.com/zipcpu"><span class="icon icon--twitter"><svg viewBox="0 0 16 16"><path fill="#828282" d="M15.969,3.058c-0.586,0.26-1.217,0.436-1.878,0.515c0.675-0.405,1.194-1.045,1.438-1.809c-0.632,0.375-1.332,0.647-2.076,0.793c-0.596-0.636-1.446-1.033-2.387-1.033c-1.806,0-3.27,1.464-3.27,3.27 c0,0.256,0.029,0.506,0.085,0.745C5.163,5.404,2.753,4.102,1.14,2.124C0.859,2.607,0.698,3.168,0.698,3.767 c0,1.134,0.577,2.135,1.455,2.722C1.616,6.472,1.112,6.325,0.671,6.08c0,0.014,0,0.027,0,0.041c0,1.584,1.127,2.906,2.623,3.206 C3.02,9.402,2.731,9.442,2.433,9.442c-0.211,0-0.416-0.021-0.615-0.059c0.416,1.299,1.624,2.245,3.055,2.271 c-1.119,0.877-2.529,1.4-4.061,1.4c-0.264,0-0.524-0.015-0.78-0.046c1.447,0.928,3.166,1.469,5.013,1.469 c6.015,0,9.304-4.983,9.304-9.304c0-0.142-0.003-0.283-0.009-0.423C14.976,4.29,15.531,3.714,15.969,3.058z"/></svg>
</span><span class="username">@zipcpu</span></a>

          </li>
          
          
          <li><A href="https://www.patreon.com/ZipCPU"><img src="/img/become_a_patron_button.png"></a></li>
          

        </ul>
      </div>

      <div class="footer-col footer-col-3">
        <p>The ZipCPU blog, featuring how to discussions of FPGA and soft-core CPU design.  This site will be focused on Verilog solutions, using exclusively OpenSource IP products for FPGA design.  Particular focus areas include topics often left out of more mainstream FPGA design courses such as how to debug an FPGA design.
</p>
      </div>
    </div>

  </div>

</footer>


  </body>

</html>
