// Seed: 591706993
module module_0;
  logic id_1;
  wire  id_2;
  ;
  logic id_3;
  logic id_4;
  ;
  wire id_5, id_6;
  wire [1 'b0 : -1] id_7, id_8;
endmodule
module module_1 #(
    parameter id_24 = 32'd27
) (
    input wire id_0
    , id_28,
    input uwire id_1,
    input wire id_2,
    input wor id_3,
    output tri0 id_4[-1 'h0 : 1],
    output supply0 id_5,
    input wire id_6,
    input tri0 id_7,
    output tri0 id_8,
    input wire id_9,
    output uwire id_10,
    input supply0 id_11,
    output tri id_12,
    input wire id_13,
    output tri0 id_14,
    input supply1 id_15,
    input uwire id_16[-1 : id_24],
    output supply1 id_17[-1 : 1],
    output supply0 id_18,
    input uwire id_19,
    input supply1 void id_20,
    input tri id_21,
    output wire id_22,
    output uwire id_23,
    input tri0 _id_24,
    input supply0 id_25,
    output supply0 id_26
);
  logic id_29;
  logic [-1 : -1] id_30;
  assign id_26 = id_15;
  module_0 modCall_1 ();
endmodule
