{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731104882458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731104882459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov  8 19:28:02 2024 " "Processing started: Fri Nov  8 19:28:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731104882459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731104882459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sistema_Elevador -c Sistema_Elevador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sistema_Elevador -c Sistema_Elevador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731104882459 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731104882767 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731104882767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FF_d.v 1 1 " "Found 1 design units, including 1 entities, in source file FF_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 FF_d " "Found entity 1: FF_d" {  } { { "FF_d.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-circuito-atualizado/sistema elevador/FF_d.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731104897517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731104897517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle_andares.v 2 2 " "Found 2 design units, including 2 entities, in source file controle_andares.v" { { "Info" "ISGN_ENTITY_NAME" "1 controle_andares " "Found entity 1: controle_andares" {  } { { "controle_andares.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-circuito-atualizado/sistema elevador/controle_andares.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731104897519 ""} { "Info" "ISGN_ENTITY_NAME" "2 controle_proximo_andar " "Found entity 2: controle_proximo_andar" {  } { { "controle_andares.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-circuito-atualizado/sistema elevador/controle_andares.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731104897519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731104897519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_andar.v 1 1 " "Found 1 design units, including 1 entities, in source file display_andar.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_andar " "Found entity 1: display_andar" {  } { { "display_andar.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-circuito-atualizado/sistema elevador/display_andar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731104897521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731104897521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FF_jk.v 1 1 " "Found 1 design units, including 1 entities, in source file FF_jk.v" { { "Info" "ISGN_ENTITY_NAME" "1 FF_jk " "Found entity 1: FF_jk" {  } { { "FF_jk.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-circuito-atualizado/sistema elevador/FF_jk.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731104897522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731104897522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-circuito-atualizado/sistema elevador/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731104897523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731104897523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_frequencia.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_frequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_frequencia " "Found entity 1: divisor_frequencia" {  } { { "divisor_frequencia.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-circuito-atualizado/sistema elevador/divisor_frequencia.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731104897524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731104897524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle_capacidade.v 1 1 " "Found 1 design units, including 1 entities, in source file controle_capacidade.v" { { "Info" "ISGN_ENTITY_NAME" "1 controle_capacidade " "Found entity 1: controle_capacidade" {  } { { "controle_capacidade.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-circuito-atualizado/sistema elevador/controle_capacidade.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731104897525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731104897525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contagem_pessoas.v 1 1 " "Found 1 design units, including 1 entities, in source file contagem_pessoas.v" { { "Info" "ISGN_ENTITY_NAME" "1 contagem_pessoas " "Found entity 1: contagem_pessoas" {  } { { "contagem_pessoas.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-circuito-atualizado/sistema elevador/contagem_pessoas.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731104897525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731104897525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "capacidade_atual main.v(22) " "Verilog HDL Implicit Net warning at main.v(22): created implicit net for \"capacidade_atual\"" {  } { { "main.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-circuito-atualizado/sistema elevador/main.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731104897526 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "controle_andares.v(12) " "Verilog HDL Instantiation warning at controle_andares.v(12): instance has no name" {  } { { "controle_andares.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-circuito-atualizado/sistema elevador/controle_andares.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1731104897526 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731104897607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_frequencia divisor_frequencia:df " "Elaborating entity \"divisor_frequencia\" for hierarchy \"divisor_frequencia:df\"" {  } { { "main.v" "df" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-circuito-atualizado/sistema elevador/main.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731104897630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_jk divisor_frequencia:df\|FF_jk:FF_jk1 " "Elaborating entity \"FF_jk\" for hierarchy \"divisor_frequencia:df\|FF_jk:FF_jk1\"" {  } { { "divisor_frequencia.v" "FF_jk1" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-circuito-atualizado/sistema elevador/divisor_frequencia.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731104897635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle_andares controle_andares:controlAndares " "Elaborating entity \"controle_andares\" for hierarchy \"controle_andares:controlAndares\"" {  } { { "main.v" "controlAndares" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-circuito-atualizado/sistema elevador/main.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731104897643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle_proximo_andar controle_andares:controlAndares\|controle_proximo_andar:comb_3 " "Elaborating entity \"controle_proximo_andar\" for hierarchy \"controle_andares:controlAndares\|controle_proximo_andar:comb_3\"" {  } { { "controle_andares.v" "comb_3" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-circuito-atualizado/sistema elevador/controle_andares.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731104897645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_d controle_andares:controlAndares\|FF_d:FlipFlop_Q1 " "Elaborating entity \"FF_d\" for hierarchy \"controle_andares:controlAndares\|FF_d:FlipFlop_Q1\"" {  } { { "controle_andares.v" "FlipFlop_Q1" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-circuito-atualizado/sistema elevador/controle_andares.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731104897646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contagem_pessoas contagem_pessoas:contador " "Elaborating entity \"contagem_pessoas\" for hierarchy \"contagem_pessoas:contador\"" {  } { { "main.v" "contador" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-circuito-atualizado/sistema elevador/main.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731104897648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle_capacidade controle_capacidade:controleCapacidade " "Elaborating entity \"controle_capacidade\" for hierarchy \"controle_capacidade:controleCapacidade\"" {  } { { "main.v" "controleCapacidade" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-circuito-atualizado/sistema elevador/main.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731104897654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_andar display_andar:displayAndar " "Elaborating entity \"display_andar\" for hierarchy \"display_andar:displayAndar\"" {  } { { "main.v" "displayAndar" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-circuito-atualizado/sistema elevador/main.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731104897657 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1731104898045 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_rgb\[0\] GND " "Pin \"led_rgb\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-circuito-atualizado/sistema elevador/main.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731104898070 "|main|led_rgb[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_rgb\[1\] VCC " "Pin \"led_rgb\[1\]\" is stuck at VCC" {  } { { "main.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-circuito-atualizado/sistema elevador/main.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731104898070 "|main|led_rgb[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_rgb\[2\] GND " "Pin \"led_rgb\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-circuito-atualizado/sistema elevador/main.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731104898070 "|main|led_rgb[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "p VCC " "Pin \"p\" is stuck at VCC" {  } { { "main.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-circuito-atualizado/sistema elevador/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731104898070 "|main|p"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1 GND " "Pin \"d1\" is stuck at GND" {  } { { "main.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-circuito-atualizado/sistema elevador/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731104898070 "|main|d1"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2 VCC " "Pin \"d2\" is stuck at VCC" {  } { { "main.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-circuito-atualizado/sistema elevador/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731104898070 "|main|d2"} { "Warning" "WMLS_MLS_STUCK_PIN" "d3 VCC " "Pin \"d3\" is stuck at VCC" {  } { { "main.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-circuito-atualizado/sistema elevador/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731104898070 "|main|d3"} { "Warning" "WMLS_MLS_STUCK_PIN" "d4 VCC " "Pin \"d4\" is stuck at VCC" {  } { { "main.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-circuito-atualizado/sistema elevador/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731104898070 "|main|d4"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1731104898070 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1731104898090 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn_add " "No output dependent on input pin \"btn_add\"" {  } { { "main.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-circuito-atualizado/sistema elevador/main.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731104898108 "|main|btn_add"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn_sub " "No output dependent on input pin \"btn_sub\"" {  } { { "main.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-circuito-atualizado/sistema elevador/main.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731104898108 "|main|btn_sub"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1731104898108 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "52 " "Implemented 52 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731104898109 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731104898109 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Implemented 33 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731104898109 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731104898109 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "349 " "Peak virtual memory: 349 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731104898228 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov  8 19:28:18 2024 " "Processing ended: Fri Nov  8 19:28:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731104898228 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731104898228 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731104898228 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731104898228 ""}
