{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711511911927 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711511911928 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 26 20:58:31 2024 " "Processing started: Tue Mar 26 20:58:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711511911928 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711511911928 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711511911928 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711511912372 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711511912372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.v 1 1 " "Found 1 design units, including 1 entities, in source file part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part2/part2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711511923710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711511923710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part2/mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711511923712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711511923712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part2/comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711511923713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711511923713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuita.v 1 1 " "Found 1 design units, including 1 entities, in source file circuita.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuitA " "Found entity 1: circuitA" {  } { { "circuitA.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part2/circuitA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711511923714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711511923714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file char_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 char_7seg " "Found entity 1: char_7seg" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part2/char_7seg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711511923715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711511923715 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part2 " "Elaborating entity \"part2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711511923750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:U1 " "Elaborating entity \"comparator\" for hierarchy \"comparator:U1\"" {  } { { "part2.v" "U1" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part2/part2.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711511923752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuitA circuitA:U2 " "Elaborating entity \"circuitA\" for hierarchy \"circuitA:U2\"" {  } { { "part2.v" "U2" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part2/part2.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711511923753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:U0 " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:U0\"" {  } { { "part2.v" "U0" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part2/part2.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711511923776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_7seg char_7seg:U3 " "Elaborating entity \"char_7seg\" for hierarchy \"char_7seg:U3\"" {  } { { "part2.v" "U3" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part2/part2.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711511923777 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1711511924218 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "part2.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part2/part2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711511924243 "|part2|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "part2.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part2/part2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711511924243 "|part2|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "part2.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part2/part2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711511924243 "|part2|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "part2.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part2/part2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711511924243 "|part2|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "part2.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part2/part2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711511924243 "|part2|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "part2.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part2/part2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711511924243 "|part2|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1\[6\] VCC " "Pin \"d1\[6\]\" is stuck at VCC" {  } { { "part2.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part2/part2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711511924243 "|part2|d1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1\[2\] GND " "Pin \"d1\[2\]\" is stuck at GND" {  } { { "part2.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part2/part2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711511924243 "|part2|d1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1\[1\] GND " "Pin \"d1\[1\]\" is stuck at GND" {  } { { "part2.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part2/part2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711511924243 "|part2|d1[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1711511924243 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711511924332 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711511924884 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711511924884 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711511924928 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711511924928 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711511924928 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711511924928 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711511924954 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 26 20:58:44 2024 " "Processing ended: Tue Mar 26 20:58:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711511924954 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711511924954 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711511924954 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711511924954 ""}
