# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_1.vhd" \

# Do not sort compile order
nosort
