
---------- Begin Simulation Statistics ----------
final_tick                               887269723500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58564                       # Simulator instruction rate (inst/s)
host_mem_usage                                 735020                       # Number of bytes of host memory used
host_op_rate                                   108170                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1707.55                       # Real time elapsed on the host
host_tick_rate                              519616168                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     184705555                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.887270                       # Number of seconds simulated
sim_ticks                                887269723500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     184705555                       # Number of ops (including micro ops) committed
system.cpu.cpi                              17.745394                       # CPI: cycles per instruction
system.cpu.discardedOps                          4069                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                      1515387368                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.056353                       # IPC: instructions per cycle
system.cpu.numCycles                       1774539447                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                98412611     53.28%     53.28% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114661      0.06%     53.34% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::MemRead                1307944      0.71%     54.05% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84870338     45.95%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184705555                       # Class of committed instruction
system.cpu.tickCycles                       259152079                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10521507                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      21109274                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           29                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10585076                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          839                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     21172926                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            839                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1176                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     10521100                       # Transaction distribution
system.membus.trans_dist::CleanEvict              406                       # Transaction distribution
system.membus.trans_dist::ReadExReq          10586592                       # Transaction distribution
system.membus.trans_dist::ReadExResp         10586592                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1176                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     31697042                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               31697042                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    675483776                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               675483776                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10587768                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10587768    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10587768                       # Request fanout histogram
system.membus.reqLayer0.occupancy         42176024000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        34555665250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 887269723500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1245                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     21105717                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          207                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1497                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         10586605                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        10586604                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           932                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          313                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2071                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     31758704                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              31760775                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        36448                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    677489088                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              677525536                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                        10522345                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336675200                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         21110195                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000041                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006412                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               21109327    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    868      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           21110195                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        15878875000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       10586918497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            932000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 887269723500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   32                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   47                       # number of demand (read+write) hits
system.l2.demand_hits::total                       79                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  32                       # number of overall hits
system.l2.overall_hits::.cpu.data                  47                       # number of overall hits
system.l2.overall_hits::total                      79                       # number of overall hits
system.l2.demand_misses::.cpu.inst                900                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data           10586871                       # number of demand (read+write) misses
system.l2.demand_misses::total               10587771                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               900                       # number of overall misses
system.l2.overall_misses::.cpu.data          10586871                       # number of overall misses
system.l2.overall_misses::total              10587771                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     69989000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 816217863000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     816287852000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     69989000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 816217863000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    816287852000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              932                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         10586918                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10587850                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             932                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        10586918                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10587850                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.965665                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999996                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999993                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.965665                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999996                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999993                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77765.555556                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77097.176588                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77097.233403                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77765.555556                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77097.176588                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77097.233403                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            10521100                       # number of writebacks
system.l2.writebacks::total                  10521100                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           900                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data      10586869                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10587769                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          900                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data     10586869                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10587769                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     60989000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 710349049000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 710410038000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     60989000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 710349049000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 710410038000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.965665                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999995                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999992                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.965665                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999995                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999992                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67765.555556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67097.179440                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67097.236254                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67765.555556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67097.179440                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67097.236254                       # average overall mshr miss latency
system.l2.replacements                       10522345                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     10584617                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10584617                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     10584617                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10584617                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          207                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              207                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          207                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          207                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    12                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data        10586593                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            10586593                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 816194301000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  816194301000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data      10586605                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          10586605                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999999                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999999                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77096.975486                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77096.975486                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data     10586593                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       10586593                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 710328381000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 710328381000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67096.976430                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67096.976430                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             32                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 32                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          900                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              900                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     69989000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     69989000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          932                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            932                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.965665                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.965665                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77765.555556                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77765.555556                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          900                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          900                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     60989000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     60989000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.965665                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.965665                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67765.555556                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67765.555556                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            35                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                35                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          278                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             278                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     23562000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     23562000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          313                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           313                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.888179                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.888179                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84755.395683                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84755.395683                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          276                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          276                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     20668000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     20668000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.881789                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.881789                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74884.057971                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74884.057971                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 887269723500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 65201.693035                       # Cycle average of tags in use
system.l2.tags.total_refs                    21172894                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10587881                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999729                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.634790                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         6.184821                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     65194.873424                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.994795                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994899                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1076                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        10757                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        53583                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 179971057                       # Number of tag accesses
system.l2.tags.data_accesses                179971057                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 887269723500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples   5262193.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       900.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples  10586868.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001305688750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       328882                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       328882                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            31575786                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4952961                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    10587768                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   10521100                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10587768                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 10521100                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               5258907                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.69                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              10587768                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5             10521100                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10586412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 328874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 328884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 328885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 328884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 328885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 328883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 328886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 328882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 328885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 328883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 328882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 328883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 328882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 328882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 328883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 328882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       328882                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.193167                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.996763                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    103.252235                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       328881    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-59391            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        328882                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       328882                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000173                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000163                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.018699                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           328853     99.99%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               26      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        328882                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               338808576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336675200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    381.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    379.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  887269702000                       # Total gap between requests
system.mem_ctrls.avgGap                      42033.03                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        28800                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    338779776                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    168389408                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 32459.126280555429                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 381822761.475079238415                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 189783786.756248980761                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          900                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data     10586868                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks     10521100                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     24162250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 278764304500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 21642261203250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26846.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26331.14                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2057034.07                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        28800                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    338779776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     338808576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        28800                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        28800                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    336675200                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    336675200                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          900                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data     10586868                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total       10587768                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks     10521100                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total      10521100                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        32459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    381822761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        381855221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        32459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        32459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    379450793                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       379450793                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    379450793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        32459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    381822761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       761306013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts             10587768                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5262169                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       661668                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       661710                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       662011                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       661816                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       662004                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       661949                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       661956                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       661536                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       661566                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       661555                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       661669                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       661764                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       661786                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       661643                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       661691                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       661444                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       328958                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       328929                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       329058                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       328944                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       329021                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       328958                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       329010                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       328760                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       328756                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       328745                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       328849                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       329000                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       328875                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       328769                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       328868                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       328669                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             80267816750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           52938840000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       278788466750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7581.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26331.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             9783614                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4881603                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            92.40                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.77                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1184719                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   856.232582                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   752.508179                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   295.156795                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        24817      2.09%      2.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        77667      6.56%      8.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        45051      3.80%     12.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        43161      3.64%     16.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        44517      3.76%     19.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        38667      3.26%     23.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        58483      4.94%     28.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        37801      3.19%     31.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       814555     68.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1184719                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             677617152                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          336778816                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              763.710441                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              379.567574                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    8.93                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.97                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy      4228043820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      2247254790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    37792862520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13731371820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 70040071920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 205356275190                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 167779973760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  501175853820                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   564.851747                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 429299237250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  29627780000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 428342706250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy      4230856980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      2248753815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    37803801000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13737150360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 70040071920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 205392241620                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 167749686240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  501202561935                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   564.881849                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 429216777750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  29627780000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 428425165750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 887269723500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 887269723500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     43190219                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         43190219                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     43190219                       # number of overall hits
system.cpu.icache.overall_hits::total        43190219                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          932                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            932                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          932                       # number of overall misses
system.cpu.icache.overall_misses::total           932                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     72663500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     72663500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     72663500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     72663500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     43191151                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     43191151                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     43191151                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     43191151                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000022                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000022                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000022                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000022                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77965.128755                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77965.128755                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77965.128755                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77965.128755                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          207                       # number of writebacks
system.cpu.icache.writebacks::total               207                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          932                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          932                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          932                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          932                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     71731500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     71731500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     71731500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     71731500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76965.128755                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76965.128755                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76965.128755                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76965.128755                       # average overall mshr miss latency
system.cpu.icache.replacements                    207                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     43190219                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        43190219                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          932                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           932                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     72663500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     72663500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     43191151                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     43191151                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77965.128755                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77965.128755                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          932                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          932                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     71731500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     71731500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76965.128755                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76965.128755                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 887269723500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           632.938852                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            43191151                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               932                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          46342.436695                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   632.938852                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.618104                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.618104                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          725                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          725                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.708008                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          86383234                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         86383234                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 887269723500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  184705555                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 887269723500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 887269723500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     64926524                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         64926524                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     64926540                       # number of overall hits
system.cpu.dcache.overall_hits::total        64926540                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     21168611                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       21168611                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     21168646                       # number of overall misses
system.cpu.dcache.overall_misses::total      21168646                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 1684944597499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1684944597499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 1684944597499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1684944597499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86095135                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86095135                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86095186                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86095186                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.245875                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.245875                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.245875                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.245875                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79596.370187                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79596.370187                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79596.238583                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79596.238583                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          121                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     10584617                       # number of writebacks
system.cpu.dcache.writebacks::total          10584617                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data     10581729                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     10581729                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data     10581729                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     10581729                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     10586882                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10586882                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     10586917                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10586917                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 832095847000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 832095847000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 832098686000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 832098686000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.122967                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.122967                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.122968                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.122968                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78596.875548                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78596.875548                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78596.883871                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78596.883871                       # average overall mshr miss latency
system.cpu.dcache.replacements               10584869                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1268796                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1268796                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          296                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           296                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     23152000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23152000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1269092                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1269092                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000233                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000233                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78216.216216                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78216.216216                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          277                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          277                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     21508000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21508000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000218                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000218                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77646.209386                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77646.209386                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     63657728                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       63657728                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     21168315                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     21168315                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 1684921445499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1684921445499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84826043                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84826043                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.249550                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.249550                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79596.389486                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79596.389486                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data     10581710                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     10581710                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data     10586605                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     10586605                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 832074339000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 832074339000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.124804                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.124804                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78596.900423                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78596.900423                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           16                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            16                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           35                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           35                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           51                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           51                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.686275                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.686275                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           35                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           35                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2839000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2839000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.686275                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.686275                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 81114.285714                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 81114.285714                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           50                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        74500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        74500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           51                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           51                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.019608                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.019608                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        74500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        74500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        73500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        73500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.019608                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.019608                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        73500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        73500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           51                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 887269723500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2047.347832                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            75513558                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10586917                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.132724                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2047.347832                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999682                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999682                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1         1076                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          852                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         182777493                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        182777493                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 887269723500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 887269723500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                10718336                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10710323                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1365                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10711024                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10709879                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.989310                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2633                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             128                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  6                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              122                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           92                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            45538159                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            1309084                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            171482                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 887269723500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 887269723500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
