// Seed: 3228856963
module module_0 (
    input  wand id_0,
    output tri1 id_1,
    output tri1 id_2
);
  wor  id_4  =  id_4  ,  id_5  =  id_5  ,  id_6  =  id_0  ,  id_7  =  id_0  ,  id_8  =  -1  ,  id_9  =  id_0  ,  id_10  =  id_8  ,  id_11  =  id_9  ,  id_12  =  $clog2  (
      57
  );
  ;
endmodule
module module_0 #(
    parameter id_13 = 32'd42,
    parameter id_5  = 32'd4
) (
    input supply1 id_0,
    input wor id_1,
    output tri id_2,
    input tri0 id_3,
    output wor id_4,
    input uwire _id_5,
    output supply1 id_6,
    input supply0 id_7,
    input wire id_8,
    input tri1 id_9,
    input supply1 id_10,
    input supply1 id_11,
    input uwire id_12,
    output tri0 _id_13,
    input supply0 id_14,
    input supply0 id_15,
    input tri id_16,
    input supply1 id_17,
    input wand id_18,
    input wand id_19,
    output supply1 id_20
);
  wire [-1 : 1] id_22;
  reg id_23;
  wire id_24[-1 'b0 -  id_5 : id_13];
  ;
  assign id_2#(1 - -1, -1) = id_14;
  wire  module_1;
  logic id_25 = id_18;
  wire  id_26;
  assign id_23 = 1'b0;
  parameter id_27 = 1;
  assign id_23 = id_0;
  always_latch @(posedge id_9) begin : LABEL_0
    id_23 <= 1'b0 - 1;
  end
  wire id_28;
  module_0 modCall_1 (
      id_15,
      id_20,
      id_4
  );
  assign modCall_1.id_2 = 0;
endmodule
