
---------- Begin Simulation Statistics ----------
final_tick                               2541833734500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 213679                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741764                       # Number of bytes of host memory used
host_op_rate                                   213677                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.62                       # Real time elapsed on the host
host_tick_rate                              602621082                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4192503                       # Number of instructions simulated
sim_ops                                       4192503                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011824                       # Number of seconds simulated
sim_ticks                                 11823889500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.700231                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  378269                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               846235                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2413                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             75404                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            802627                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52799                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278015                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225216                       # Number of indirect misses.
system.cpu.branchPred.lookups                  974776                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64022                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26613                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4192503                       # Number of instructions committed
system.cpu.committedOps                       4192503                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.637295                       # CPI: cycles per instruction
system.cpu.discardedOps                        189390                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606320                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1450426                       # DTB hits
system.cpu.dtb.data_misses                       7671                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405150                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848257                       # DTB read hits
system.cpu.dtb.read_misses                       6883                       # DTB read misses
system.cpu.dtb.write_accesses                  201170                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602169                       # DTB write hits
system.cpu.dtb.write_misses                       788                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18018                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3371645                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1027087                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           658473                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16740044                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177390                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  954630                       # ITB accesses
system.cpu.itb.fetch_acv                          515                       # ITB acv
system.cpu.itb.fetch_hits                      947516                       # ITB hits
system.cpu.itb.fetch_misses                      7114                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.50%      9.50% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.91% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4179     69.17%     79.08% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.87% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     79.94% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     79.99% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.83%     94.82% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.89%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6042                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14385                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2414     47.41%     47.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.24%     47.74% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2661     52.26%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5092                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2401     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2401     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4819                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10917846500     92.30%     92.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9362000      0.08%     92.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17712500      0.15%     92.53% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               883314000      7.47%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11828235000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994615                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902292                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946386                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591837                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743590                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7991157500     67.56%     67.56% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3837077500     32.44%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23634376                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85382      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2539464     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.70% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.70% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838523     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592115     14.12%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104691      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4192503                       # Class of committed instruction
system.cpu.quiesceCycles                        13403                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6894332                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          441                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155603                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312810                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541833734500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541833734500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22810457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22810457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22810457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22810457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116976.702564                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116976.702564                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116976.702564                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116976.702564                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13047491                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13047491                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13047491                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13047491                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66910.210256                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66910.210256                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66910.210256                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66910.210256                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22460960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22460960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116984.166667                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116984.166667                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12847994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12847994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66916.635417                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66916.635417                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541833734500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.276432                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539411396000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.276432                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204777                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204777                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541833734500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128122                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34841                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86592                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34148                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29005                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29005                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87182                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40834                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260893                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260893                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208494                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208912                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470179                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11117504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11117504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6687936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6688369                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17817137                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157436                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002814                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052971                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156993     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     443      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157436                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820840537                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375708500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541833734500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          462315250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541833734500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541833734500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541833734500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541833734500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541833734500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541833734500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541833734500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541833734500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541833734500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541833734500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541833734500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541833734500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541833734500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541833734500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541833734500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541833734500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541833734500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541833734500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541833734500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541833734500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541833734500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541833734500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541833734500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541833734500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541833734500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541833734500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541833734500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541833734500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5575616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4469376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10044992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5575616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5575616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2229824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2229824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87119                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69834                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34841                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34841                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471555151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         377995413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             849550565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471555151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471555151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188586336                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188586336                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188586336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471555151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        377995413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1038136901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119021.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69331.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000124364750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7323                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7323                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406701                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111777                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156953                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121213                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156953                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121213                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10346                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2192                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5671                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2007874500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733035000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4756755750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13695.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32445.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103883                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80255                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156953                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121213                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81448                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.661625                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.521472                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.734074                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34274     42.08%     42.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24450     30.02%     72.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9993     12.27%     84.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4610      5.66%     90.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2334      2.87%     92.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1507      1.85%     94.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          940      1.15%     95.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          551      0.68%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2789      3.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81448                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7323                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.018299                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.415791                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.656502                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1287     17.57%     17.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5557     75.88%     93.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           287      3.92%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            93      1.27%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            38      0.52%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            21      0.29%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           14      0.19%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.14%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            7      0.10%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7323                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7323                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.248942                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.232473                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.766441                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6532     89.20%     89.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               94      1.28%     90.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              451      6.16%     96.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              165      2.25%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               75      1.02%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7323                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9382848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  662144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7615424                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10044992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7757632                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       793.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       644.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    849.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    656.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11823884500                       # Total gap between requests
system.mem_ctrls.avgGap                      42506.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4945664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4437184                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7615424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418277251.322418034077                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 375272789.888640284538                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 644070971.739037275314                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87119                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69834                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121213                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2513589750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2243166000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290647211250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28852.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32121.40                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2397822.11                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            314245680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167002770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           559219080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308909160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     933023520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5177025000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        180773760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7640198970                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.166303                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    418182250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11011027250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267378720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142092390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487554900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312223860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     933023520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5106432780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        240219840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7488926010                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.372463                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    573396250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10855813250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541833734500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              999457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11816689500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541833734500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1628698                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1628698                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1628698                       # number of overall hits
system.cpu.icache.overall_hits::total         1628698                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87183                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87183                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87183                       # number of overall misses
system.cpu.icache.overall_misses::total         87183                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5366320500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5366320500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5366320500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5366320500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1715881                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1715881                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1715881                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1715881                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050809                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050809                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050809                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050809                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61552.372596                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61552.372596                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61552.372596                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61552.372596                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86592                       # number of writebacks
system.cpu.icache.writebacks::total             86592                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87183                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87183                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87183                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87183                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5279138500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5279138500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5279138500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5279138500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050809                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050809                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050809                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050809                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60552.384066                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60552.384066                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60552.384066                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60552.384066                       # average overall mshr miss latency
system.cpu.icache.replacements                  86592                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1628698                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1628698                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87183                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87183                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5366320500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5366320500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1715881                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1715881                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050809                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050809                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61552.372596                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61552.372596                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87183                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87183                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5279138500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5279138500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050809                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050809                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60552.384066                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60552.384066                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541833734500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.804347                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1652028                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86670                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.061128                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.804347                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995712                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995712                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3518944                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3518944                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541833734500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1311263                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1311263                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1311263                       # number of overall hits
system.cpu.dcache.overall_hits::total         1311263                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105642                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105642                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105642                       # number of overall misses
system.cpu.dcache.overall_misses::total        105642                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6774891500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6774891500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6774891500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6774891500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1416905                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1416905                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1416905                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1416905                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074558                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074558                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074558                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074558                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64130.662994                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64130.662994                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64130.662994                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64130.662994                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34665                       # number of writebacks
system.cpu.dcache.writebacks::total             34665                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36686                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36686                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36686                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36686                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68956                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68956                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68956                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68956                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4391342500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4391342500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4391342500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4391342500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048667                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048667                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048667                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048667                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63683.254539                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63683.254539                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63683.254539                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63683.254539                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68810                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       780868                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          780868                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49151                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49151                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3294699500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3294699500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830019                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830019                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059217                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059217                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67032.196700                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67032.196700                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9214                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9214                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39937                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39937                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2668035500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2668035500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048116                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048116                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66806.107119                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66806.107119                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530395                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530395                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56491                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56491                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3480192000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3480192000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       586886                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       586886                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096255                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096255                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61606.131950                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61606.131950                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27472                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27472                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29019                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29019                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1723307000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1723307000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049446                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049446                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59385.471588                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59385.471588                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10289                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10289                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          896                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          896                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62421000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62421000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080107                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080107                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 69666.294643                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69666.294643                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          896                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          896                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61525000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61525000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080107                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080107                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 68666.294643                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68666.294643                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11117                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11117                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11117                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11117                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541833734500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.451169                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1377940                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68810                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.025287                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.451169                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978956                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978956                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          725                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2948248                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2948248                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2739249518500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 292787                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743812                       # Number of bytes of host memory used
host_op_rate                                   292786                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   305.35                       # Real time elapsed on the host
host_tick_rate                              639143039                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    89401350                       # Number of instructions simulated
sim_ops                                      89401350                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.195160                       # Number of seconds simulated
sim_ticks                                195160209000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             65.116431                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 6027281                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9256160                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3793                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            196979                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           8998242                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             383139                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2238450                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1855311                       # Number of indirect misses.
system.cpu.branchPred.lookups                10013127                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  428933                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        83928                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    84466542                       # Number of instructions committed
system.cpu.committedOps                      84466542                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.614567                       # CPI: cycles per instruction
system.cpu.discardedOps                        634204                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 17049142                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     32049152                       # DTB hits
system.cpu.dtb.data_misses                      34950                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3632540                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      8631459                       # DTB read hits
system.cpu.dtb.read_misses                       8806                       # DTB read misses
system.cpu.dtb.write_accesses                13416602                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                    23417693                       # DTB write hits
system.cpu.dtb.write_misses                     26144                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4112                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           47616186                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           9000893                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         23800435                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       286538246                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.216705                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                12128242                       # ITB accesses
system.cpu.itb.fetch_acv                           89                       # ITB acv
system.cpu.itb.fetch_hits                    12127219                       # ITB hits
system.cpu.itb.fetch_misses                      1023                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   129      0.20%      0.20% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.01%      0.21% # number of callpals executed
system.cpu.kern.callpal::swpipl                 54454     85.36%     85.58% # number of callpals executed
system.cpu.kern.callpal::rdps                    1040      1.63%     87.21% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rti                     8040     12.60%     99.82% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      0.09%     99.91% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.00%     99.92% # number of callpals executed
system.cpu.kern.callpal::rdunique                  53      0.08%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  63790                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      88743                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      357                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    29524     47.00%     47.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.20%     47.20% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     199      0.32%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   32970     52.48%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                62818                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     28231     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.22%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      199      0.35%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    28231     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 56786                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             179496384000     91.97%     91.97% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               225359500      0.12%     92.09% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               217218500      0.11%     92.20% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             15224414500      7.80%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         195163376500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.956205                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.856263                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.903977                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                6516                      
system.cpu.kern.mode_good::user                  6516                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              8169                       # number of protection mode switches
system.cpu.kern.mode_switch::user                6516                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.797650                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.887436                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       116543190500     59.72%     59.72% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          78620186000     40.28%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      129                       # number of times the context was actually changed
system.cpu.numCycles                        389776554                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       357                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             7026397      8.32%      8.32% # Class of committed instruction
system.cpu.op_class_0::IntAlu                44674341     52.89%     61.21% # Class of committed instruction
system.cpu.op_class_0::IntMult                  61174      0.07%     61.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  3266      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    50      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    22      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                8707823     10.31%     71.59% # Class of committed instruction
system.cpu.op_class_0::MemWrite              23428100     27.74%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               628      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              685      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::IprAccess               564055      0.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 84466542                       # Class of committed instruction
system.cpu.quiesceCycles                       543864                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       103238308                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1391                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          818                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2874019                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5747368                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 197415784000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 197415784000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       177780                       # number of demand (read+write) misses
system.iocache.demand_misses::total            177780                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       177780                       # number of overall misses
system.iocache.overall_misses::total           177780                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  20971274186                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  20971274186                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  20971274186                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  20971274186                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       177780                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          177780                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       177780                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         177780                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117961.942772                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117961.942772                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117961.942772                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117961.942772                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1311                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   48                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    27.312500                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       177780                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       177780                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       177780                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       177780                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  12072307882                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  12072307882                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  12072307882                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  12072307882                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67905.883013                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67905.883013                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67905.883013                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67905.883013                       # average overall mshr miss latency
system.iocache.replacements                    177780                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          372                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              372                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     44018379                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     44018379                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 118328.975806                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118328.975806                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     25418379                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     25418379                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 68328.975806                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68328.975806                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  20927255807                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  20927255807                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117961.173155                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117961.173155                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  12046889503                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  12046889503                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67904.995846                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67904.995846                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 197415784000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 177780                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177780                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600020                       # Number of tag accesses
system.iocache.tags.data_accesses             1600020                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 197415784000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1515                       # Transaction distribution
system.membus.trans_dist::ReadResp            1015085                       # Transaction distribution
system.membus.trans_dist::WriteReq               2375                       # Transaction distribution
system.membus.trans_dist::WriteResp              2375                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1893517                       # Transaction distribution
system.membus.trans_dist::WritebackClean       411402                       # Transaction distribution
system.membus.trans_dist::CleanEvict           568424                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               31                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1682366                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1682366                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         411403                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        602170                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        177408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1234208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1234208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6852498                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6860284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8450060                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     52659520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     52659520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8657                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    256016256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    256024913                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               320039057                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              380                       # Total snoops (count)
system.membus.snoopTraffic                      24320                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2877268                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000283                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016817                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2876454     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     814      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2877268                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7404000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         15475495063                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1984379                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        12070719750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              6.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 197415784000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2165843500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 197415784000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 197415784000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 197415784000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 197415784000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 197415784000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 197415784000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 197415784000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 197415784000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 197415784000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 197415784000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 197415784000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 197415784000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 197415784000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 197415784000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 197415784000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 197415784000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 197415784000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 197415784000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 197415784000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 197415784000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 197415784000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 197415784000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 197415784000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 197415784000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 197415784000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 197415784000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 197415784000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 197415784000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       26329792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      146185280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          172515584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     26329792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      26329792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    121185088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       121185088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          411403                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2284145                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2695556                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1893517                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1893517                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         134913731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         749052692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             883969047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    134913731                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        134913731                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      620951825                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            620951825                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      620951825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        134913731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        749052692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1504920872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2301690.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    323352.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2277047.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000187740500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       142506                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       142506                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7227841                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2166250                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2695556                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2304740                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2695556                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2304740                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  95149                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3050                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            180447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            146527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            168026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            161297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            153456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            203369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            141367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            145527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            147438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            141260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           153598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           179792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           164356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           177799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           152172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           183976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            154440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            120669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            154336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            158807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            130371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            190669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            124527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            128910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            131479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            122630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           129481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           143565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           139058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           187980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           125437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           159323                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  25516022000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13002035000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             74273653250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9812.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28562.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       647                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2271944                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2001414                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.95                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2695556                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2304740                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2550177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   48511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 127846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 131702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 132414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 132496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 132101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 133907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 133688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 135485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 137953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 141219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 139558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 140452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 141272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 141786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 142995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 144098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2098                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       628728                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    498.996781                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   303.105127                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   407.618547                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       148786     23.66%     23.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       115345     18.35%     42.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        56577      9.00%     51.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        38507      6.12%     57.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22401      3.56%     60.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18141      2.89%     63.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14938      2.38%     65.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12728      2.02%     67.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       201305     32.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       628728                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       142506                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.247660                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.284699                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         129022     90.54%     90.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         10984      7.71%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1247      0.88%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          631      0.44%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          536      0.38%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            9      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           47      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           20      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            8      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        142506                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       142506                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.151474                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.139527                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.705019                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        135966     95.41%     95.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          5505      3.86%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           926      0.65%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            65      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            15      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            11      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        142506                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              166426048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6089536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               147307648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               172515584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            147503360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       852.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       754.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    883.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    755.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  195160209000                       # Total gap between requests
system.mem_ctrls.avgGap                      39029.73                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     20694528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    145731008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    147307648                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 106038664.879683539271                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 746725004.788245558739                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2623.485610224982                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 754803700.789232134819                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       411403                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2284145                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2304740                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  11067148500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  63205447500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      1057250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4849100118750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26900.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27671.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    132156.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2103968.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2295695640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1220168400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9284920260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5945392080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15405336960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      76694520870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10357210560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       121203244770                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        621.044860                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  25755721250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6516640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 162889280250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2193586500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1165899900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9282142800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6069555000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15405336960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      77413397460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9751924800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       121281843420                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        621.447600                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  24096401250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6516640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 164548818500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 197415784000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1887                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1887                       # Transaction distribution
system.iobus.trans_dist::WriteReq              179783                       # Transaction distribution
system.iobus.trans_dist::WriteResp             179783                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7780                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  363340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8657                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11365745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1116000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               108500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           178152000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5405000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           926497186                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.5                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5610000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              522500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 714                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           357                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283239.684898                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          357    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             357                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    197130184000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    285600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 197415784000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     24208701                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24208701                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     24208701                       # number of overall hits
system.cpu.icache.overall_hits::total        24208701                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       411403                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         411403                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       411403                       # number of overall misses
system.cpu.icache.overall_misses::total        411403                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  24144625000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  24144625000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  24144625000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  24144625000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     24620104                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24620104                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     24620104                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24620104                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016710                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016710                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016710                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016710                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58688.500084                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58688.500084                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58688.500084                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58688.500084                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       411402                       # number of writebacks
system.cpu.icache.writebacks::total            411402                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       411403                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       411403                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       411403                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       411403                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  23733222000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  23733222000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  23733222000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  23733222000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016710                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016710                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016710                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016710                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57688.500084                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57688.500084                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57688.500084                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57688.500084                       # average overall mshr miss latency
system.cpu.icache.replacements                 411402                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     24208701                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24208701                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       411403                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        411403                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  24144625000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  24144625000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     24620104                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24620104                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016710                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016710                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58688.500084                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58688.500084                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       411403                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       411403                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  23733222000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  23733222000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016710                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016710                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57688.500084                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57688.500084                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 197415784000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999944                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24433712                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            411402                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             59.391330                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999944                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          290                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           48                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          49651611                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         49651611                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 197415784000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     27588606                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         27588606                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     27588606                       # number of overall hits
system.cpu.dcache.overall_hits::total        27588606                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4144658                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4144658                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4144658                       # number of overall misses
system.cpu.dcache.overall_misses::total       4144658                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 254753174000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 254753174000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 254753174000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 254753174000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     31733264                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31733264                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31733264                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31733264                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.130609                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.130609                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.130609                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.130609                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61465.427063                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61465.427063                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61465.427063                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61465.427063                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1716109                       # number of writebacks
system.cpu.dcache.writebacks::total           1716109                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1865693                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1865693                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1865693                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1865693                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2278965                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2278965                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2278965                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2278965                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3890                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3890                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 134749009000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 134749009000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 134749009000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 134749009000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    254688000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    254688000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.071816                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.071816                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.071816                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.071816                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59127.283218                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59127.283218                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59127.283218                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59127.283218                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 65472.493573                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 65472.493573                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2284161                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7653950                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7653950                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       798457                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        798457                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  48610807500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48610807500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8452407                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8452407                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.094465                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.094465                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60880.933475                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60880.933475                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       201887                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       201887                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       596570                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       596570                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1515                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1515                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  35603186000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  35603186000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    254688000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    254688000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.070580                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.070580                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59679.812931                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59679.812931                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168110.891089                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168110.891089                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     19934656                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19934656                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3346201                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3346201                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 206142366500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 206142366500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     23280857                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23280857                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.143732                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.143732                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61604.896568                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61604.896568                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1663806                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1663806                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1682395                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1682395                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2375                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2375                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  99145823000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  99145823000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.072265                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072265                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58931.358569                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58931.358569                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       103244                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       103244                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5241                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5241                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    400176000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    400176000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108485                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108485                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.048311                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.048311                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76354.894104                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76354.894104                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5230                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5230                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    394405000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    394405000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.048209                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.048209                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75412.045889                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75412.045889                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108390                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108390                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108390                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108390                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 197415784000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29685726                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2284161                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.996337                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          242                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          701                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          66184439                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         66184439                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3097030303500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 542329                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744836                       # Number of bytes of host memory used
host_op_rate                                   542329                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1469.43                       # Real time elapsed on the host
host_tick_rate                              243482297                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   796915811                       # Number of instructions simulated
sim_ops                                     796915811                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.357781                       # Number of seconds simulated
sim_ticks                                357780785000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.979250                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                20177566                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             25547933                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              22206                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           2468133                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          40416485                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             263066                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1376620                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1113554                       # Number of indirect misses.
system.cpu.branchPred.lookups                43285158                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  669080                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        73566                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   707514461                       # Number of instructions committed
system.cpu.committedOps                     707514461                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.011374                       # CPI: cycles per instruction
system.cpu.discardedOps                       6616129                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                124477241                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                    127563667                       # DTB hits
system.cpu.dtb.data_misses                      42176                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 99028474                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                    100010994                       # DTB read hits
system.cpu.dtb.read_misses                      33821                       # DTB read misses
system.cpu.dtb.write_accesses                25448767                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    27552673                       # DTB write hits
system.cpu.dtb.write_misses                      8355                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              181669                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          576210757                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         104872595                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         28759833                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       191060081                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.988754                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               100701472                       # ITB accesses
system.cpu.itb.fetch_acv                         4654                       # ITB acv
system.cpu.itb.fetch_hits                   100680209                       # ITB hits
system.cpu.itb.fetch_misses                     21263                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   931      1.89%      1.89% # number of callpals executed
system.cpu.kern.callpal::tbi                        5      0.01%      1.90% # number of callpals executed
system.cpu.kern.callpal::swpipl                 17886     36.30%     38.20% # number of callpals executed
system.cpu.kern.callpal::rdps                    1355      2.75%     40.95% # number of callpals executed
system.cpu.kern.callpal::rti                     2939      5.96%     46.91% # number of callpals executed
system.cpu.kern.callpal::callsys                 1099      2.23%     49.14% # number of callpals executed
system.cpu.kern.callpal::imb                        5      0.01%     49.15% # number of callpals executed
system.cpu.kern.callpal::rdunique               25058     50.85%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  49278                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      90967                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8548     40.34%     40.34% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     367      1.73%     42.07% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   12277     57.93%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                21192                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8548     48.95%     48.95% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      367      2.10%     51.05% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8548     48.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 17463                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             349240283000     97.61%     97.61% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               519756500      0.15%     97.76% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8017049000      2.24%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         357777088500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.696261                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.824037                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2912                      
system.cpu.kern.mode_good::user                  2912                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              3870                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2912                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.752455                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.858744                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32534434500      9.09%      9.09% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         325242654000     90.91%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      931                       # number of times the context was actually changed
system.cpu.numCycles                        715561570                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            25411981      3.59%      3.59% # Class of committed instruction
system.cpu.op_class_0::IntAlu               555167388     78.47%     82.06% # Class of committed instruction
system.cpu.op_class_0::IntMult                  86457      0.01%     82.07% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 82965      0.01%     82.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     82.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 21981      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  7327      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::MemRead               98647963     13.94%     96.03% # Class of committed instruction
system.cpu.op_class_0::MemWrite              27502013      3.89%     99.92% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             32277      0.00%     99.92% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            31989      0.00%     99.93% # Class of committed instruction
system.cpu.op_class_0::IprAccess               522120      0.07%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                707514461                       # Class of committed instruction
system.cpu.tickCycles                       524501489                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           52                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1795769                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3591539                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 357780785000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 357780785000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 357780785000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 357780785000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1327396                       # Transaction distribution
system.membus.trans_dist::WriteReq                367                       # Transaction distribution
system.membus.trans_dist::WriteResp               367                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       720580                       # Transaction distribution
system.membus.trans_dist::WritebackClean       610402                       # Transaction distribution
system.membus.trans_dist::CleanEvict           464787                       # Transaction distribution
system.membus.trans_dist::ReadExReq            468373                       # Transaction distribution
system.membus.trans_dist::ReadExResp           468373                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         610402                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        716995                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1831206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1831206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          734                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      3556101                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      3556837                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5388043                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     78131456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     78131456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    121980608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    121983544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               200115000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1796137                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000029                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005381                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1796085    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      52      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1796137                       # Request fanout histogram
system.membus.reqLayer0.occupancy              917500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9268026000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.6                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         6312371750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.8                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 357780785000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3230546498                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 357780785000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 357780785000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 357780785000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 357780785000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 357780785000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 357780785000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 357780785000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 357780785000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 357780785000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 357780785000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 357780785000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 357780785000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 357780785000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 357780785000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 357780785000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 357780785000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 357780785000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 357780785000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 357780785000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 357780785000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 357780785000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 357780785000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 357780785000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 357780785000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 357780785000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 357780785000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 357780785000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 357780785000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       39065728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       75863488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          114929216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     39065728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      39065728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     46117120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        46117120                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          610402                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1185367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1795769                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       720580                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             720580                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         109189005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         212039023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             321228028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    109189005                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        109189005                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      128897699                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            128897699                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      128897699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        109189005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        212039023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            450125727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1316861.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    539299.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1157459.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000595776500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        79249                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        79249                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4721522                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1238740                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1795769                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1330962                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1795769                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1330962                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  99011                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 14101                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             91918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            133944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            131661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             84932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             86648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            152131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             79651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             85201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            112223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            112105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           103363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            94098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           120824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           126515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            87383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            94161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             68552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            112465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            106053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             62069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             73019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            130842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             55035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             67410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             85950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             95417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            73355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            50382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           101461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           101374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            63526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            69950                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  19425307000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8483790000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             51239519500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11448.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30198.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1283961                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1004414                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.27                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1795769                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1330962                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1597729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   95688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  22106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  23245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  72641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  79521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  80656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  80230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  80159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  80890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  79995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  80041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  80063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  80348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  79777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  79684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  79556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  79281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  79266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  79249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       725250                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    265.938465                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   169.944584                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   274.875536                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       258283     35.61%     35.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       201056     27.72%     63.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        95001     13.10%     76.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        46578      6.42%     82.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        29867      4.12%     86.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        20200      2.79%     89.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        20528      2.83%     92.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13475      1.86%     94.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        40262      5.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       725250                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        79249                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.410163                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.635980                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.514495                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          10540     13.30%     13.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         61267     77.31%     90.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          4362      5.50%     96.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          1595      2.01%     98.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           713      0.90%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           369      0.47%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          171      0.22%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          110      0.14%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           67      0.08%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           26      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           14      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         79249                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        79249                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.616740                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.588831                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.984756                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            55635     70.20%     70.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1219      1.54%     71.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            20306     25.62%     97.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1443      1.82%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              532      0.67%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               98      0.12%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               14      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         79249                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              108592512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6336704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                84279040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               114929216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             85181568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       303.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       235.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    321.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    238.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  357780785000                       # Total gap between requests
system.mem_ctrls.avgGap                     114426.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     34515136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     74077376                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     84279040                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 96470066.160763785243                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 207046826.173183113337                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 235560554.209192663431                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       610402                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1185367                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1330962                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  17216827000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  34022692500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8558888679750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28205.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28702.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6430603.34                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2677528560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1423162950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6073798080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3348186300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     28243322640.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     121842872250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      34783297440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       198392168220                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        554.507611                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  89301374250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11947260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 256532150750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2500706460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1329160800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6041054040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3525822900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     28243322640.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     124317513570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      32699388960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       198656969370                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        555.247732                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  83853198500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11947260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 261980326500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 357780785000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 367                       # Transaction distribution
system.iobus.trans_dist::WriteResp                367                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          734                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          734                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     734                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               917500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              367000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    357780785000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 357780785000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    101992397                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        101992397                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    101992397                       # number of overall hits
system.cpu.icache.overall_hits::total       101992397                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       610402                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         610402                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       610402                       # number of overall misses
system.cpu.icache.overall_misses::total        610402                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  37235678500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  37235678500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  37235678500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  37235678500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    102602799                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    102602799                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    102602799                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    102602799                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005949                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005949                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005949                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005949                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61001.894653                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61001.894653                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61001.894653                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61001.894653                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       610402                       # number of writebacks
system.cpu.icache.writebacks::total            610402                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       610402                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       610402                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       610402                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       610402                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  36625276500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  36625276500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  36625276500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  36625276500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005949                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005949                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005949                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005949                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60001.894653                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60001.894653                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60001.894653                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60001.894653                       # average overall mshr miss latency
system.cpu.icache.replacements                 610402                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    101992397                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       101992397                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       610402                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        610402                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  37235678500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  37235678500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    102602799                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    102602799                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005949                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005949                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61001.894653                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61001.894653                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       610402                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       610402                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  36625276500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  36625276500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005949                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005949                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60001.894653                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60001.894653                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 357780785000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           102818552                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            610914                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            168.302825                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          144                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          167                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           36                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         205816000                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        205816000                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 357780785000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    124748100                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        124748100                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    124748100                       # number of overall hits
system.cpu.dcache.overall_hits::total       124748100                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1741532                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1741532                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1741532                       # number of overall misses
system.cpu.dcache.overall_misses::total       1741532                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 106250319000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 106250319000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 106250319000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 106250319000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    126489632                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    126489632                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    126489632                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    126489632                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013768                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013768                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013768                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013768                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61009.685151                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61009.685151                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61009.685151                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61009.685151                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       720580                       # number of writebacks
system.cpu.dcache.writebacks::total            720580                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       561774                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       561774                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       561774                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       561774                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1179758                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1179758                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1179758                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1179758                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          367                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          367                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  70852889000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  70852889000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  70852889000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  70852889000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009327                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009327                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009327                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009327                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60057.137989                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60057.137989                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60057.137989                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60057.137989                       # average overall mshr miss latency
system.cpu.dcache.replacements                1185367                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     98229558                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        98229558                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       821883                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        821883                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  51179347500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  51179347500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     99051441                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     99051441                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008298                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008298                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62270.843295                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62270.843295                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       110483                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       110483                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       711400                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       711400                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  43729265000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  43729265000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007182                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007182                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61469.307000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61469.307000                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     26518542                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       26518542                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       919649                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       919649                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  55070971500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  55070971500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     27438191                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     27438191                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.033517                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033517                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59882.598143                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59882.598143                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       451291                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       451291                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       468358                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       468358                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          367                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          367                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  27123624000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  27123624000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.017070                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017070                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57912.161210                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57912.161210                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        77754                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        77754                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5610                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5610                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    405648500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    405648500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        83364                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        83364                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.067295                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.067295                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72308.110517                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72308.110517                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5610                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5610                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    400038500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    400038500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.067295                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.067295                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71308.110517                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71308.110517                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        83268                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        83268                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        83268                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        83268                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 357780785000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           126516452                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1186391                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            106.639760                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          224                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          665                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         254497895                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        254497895                       # Number of data accesses

---------- End Simulation Statistics   ----------
