// Seed: 2924917706
module module_0 (
    output tri id_0,
    input tri1 id_1
    , id_22,
    output supply0 id_2,
    input wor id_3,
    output tri1 id_4,
    input supply1 id_5,
    input tri1 id_6,
    input uwire id_7,
    input wand id_8,
    input uwire id_9,
    input supply0 id_10,
    input wire id_11,
    output tri0 id_12
    , id_23,
    input tri id_13,
    input wand id_14,
    input tri0 id_15,
    input uwire id_16,
    output tri0 id_17,
    input supply1 id_18,
    output tri1 id_19,
    input tri1 id_20
);
endmodule
module module_1 (
    output tri1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input supply0 id_4,
    input tri id_5
);
  wire id_7;
  id_8(
      (id_4), 1'd0, id_1 * id_3
  );
  wor id_9 = {1};
  module_0(
      id_0,
      id_1,
      id_0,
      id_3,
      id_0,
      id_3,
      id_5,
      id_1,
      id_3,
      id_2,
      id_4,
      id_5,
      id_0,
      id_1,
      id_3,
      id_1,
      id_2,
      id_0,
      id_1,
      id_0,
      id_2
  );
endmodule
