Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto f7a066ece8714f8dabd5fcb764b1f1b6 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot hack_func_synth xil_defaultlib.hack xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CPU
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.keyboard
Compiling module unisims_ver.RAM256X1S
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DisplayController
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.prescaler
Compiling module xil_defaultlib.hack
Compiling module xil_defaultlib.glbl
ERROR: [XSIM 43-3409] Failed to compile generated C file xsim.dir/hack_func_synth/obj/xsim_1.c.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
