0.6
2019.1
May 24 2019
15:06:07
C:/Users/Saarthak/Desktop/Academia/third_sem/ELD/Lab1_FA/Lab1_FA.srcs/sources_1/new/full_adder_1bit.v,1692892426,verilog,,C:/Users/Saarthak/Desktop/Academia/third_sem/ELD/Lab1_FA/Lab1_FA.srcs/sources_1/new/top_adder.v,,full_adder_1bit,,,../../../../lab_2.srcs/sources_1/ip/vio_0/hdl;../../../../lab_2.srcs/sources_1/ip/vio_1/hdl,,,,,
C:/Users/Saarthak/Desktop/Academia/third_sem/ELD/Lab1_FA/Lab1_FA.srcs/sources_1/new/top_adder.v,1693749610,verilog,,C:/Users/Saarthak/Desktop/Academia/third_sem/ELD/lab_2/lab_2.srcs/sources_1/new/top_adderhardware.v,,top_adder,,,../../../../lab_2.srcs/sources_1/ip/vio_0/hdl;../../../../lab_2.srcs/sources_1/ip/vio_1/hdl,,,,,
C:/Users/Saarthak/Desktop/Academia/third_sem/ELD/lab_2/lab_2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/Saarthak/Desktop/Academia/third_sem/ELD/lab_2/lab_2.srcs/sources_1/ip/vio_1/sim/vio_1.v,1693747291,verilog,,C:/Users/Saarthak/Desktop/Academia/third_sem/ELD/Lab1_FA/Lab1_FA.srcs/sources_1/new/full_adder_1bit.v,,vio_1,,,../../../../lab_2.srcs/sources_1/ip/vio_0/hdl;../../../../lab_2.srcs/sources_1/ip/vio_1/hdl,,,,,
C:/Users/Saarthak/Desktop/Academia/third_sem/ELD/lab_2/lab_2.srcs/sources_1/new/top_adderhardware.v,1693747823,verilog,,,,top_adderhardware,,,../../../../lab_2.srcs/sources_1/ip/vio_0/hdl;../../../../lab_2.srcs/sources_1/ip/vio_1/hdl,,,,,
