# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 51
attribute \dynports 1
attribute \top 1
attribute \src "dut.sv:68.1-87.10"
module \distributed_ram_manual_syn
  parameter \DATA_WIDTH 8
  parameter \ADDRESS_WIDTH 4
  attribute \src "dut.sv:80.4-84.7"
  wire width 4 $0$memwr$\memory$dut.sv:82$28_ADDR[3:0]$30
  attribute \src "dut.sv:80.4-84.7"
  wire width 8 $0$memwr$\memory$dut.sv:82$28_DATA[7:0]$31
  attribute \src "dut.sv:80.4-84.7"
  wire width 8 $0$memwr$\memory$dut.sv:82$28_EN[7:0]$32
  attribute \src "dut.sv:80.4-84.7"
  wire width 8 $0\data_out_r[7:0]
  attribute \src "dut.sv:71.38-71.48"
  wire width 4 input 4 \address_in
  attribute \src "dut.sv:69.52-69.55"
  wire input 2 \clk
  attribute \src "dut.sv:70.38-70.45"
  wire width 8 input 3 \data_in
  attribute \src "dut.sv:72.38-72.46"
  wire width 8 output 5 \data_out
  attribute \src "dut.sv:77.17-77.27"
  wire width 8 \data_out_r
  attribute \src "dut.sv:69.38-69.50"
  wire input 1 \write_enable
  attribute \ram_block 1
  attribute \src "dut.sv:78.44-78.50"
  attribute \synthesis 1
  memory width 8 size 16 \memory
  attribute \src "dut.sv:82.9-82.38"
  cell $memwr_v2 $auto$proc_memwr.cc:45:proc_memwr$50
    parameter \ABITS 4
    parameter \CLK_ENABLE 1'1
    parameter \CLK_POLARITY 1'1
    parameter \MEMID "\\memory"
    parameter \PORTID 0
    parameter \PRIORITY_MASK 0'x
    parameter \WIDTH 8
    connect \ADDR $0$memwr$\memory$dut.sv:82$28_ADDR[3:0]$30
    connect \CLK \clk
    connect \DATA $0$memwr$\memory$dut.sv:82$28_DATA[7:0]$31
    connect \EN { $0$memwr$\memory$dut.sv:82$28_EN[7:0]$32 [7] $0$memwr$\memory$dut.sv:82$28_EN[7:0]$32 [7] $0$memwr$\memory$dut.sv:82$28_EN[7:0]$32 [7] $0$memwr$\memory$dut.sv:82$28_EN[7:0]$32 [7] $0$memwr$\memory$dut.sv:82$28_EN[7:0]$32 [7] $0$memwr$\memory$dut.sv:82$28_EN[7:0]$32 [7] $0$memwr$\memory$dut.sv:82$28_EN[7:0]$32 [7] $0$memwr$\memory$dut.sv:82$28_EN[7:0]$32 [7] }
  end
  attribute \src "dut.sv:83.21-83.27"
  cell $memrd $memrd$\memory$dut.sv:83$36
    parameter \ABITS 4
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\memory"
    parameter \TRANSPARENT 0
    parameter \WIDTH 8
    connect \ADDR \address_in
    connect \CLK 1'x
    connect \DATA $0\data_out_r[7:0]
    connect \EN 1'x
  end
  attribute \src "dut.sv:80.4-84.7"
  cell $dff $procdff$46
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $0\data_out_r[7:0]
    connect \Q \data_out_r
  end
  attribute \full_case 1
  attribute \src "dut.sv:81.11-81.23|dut.sv:81.7-82.39"
  cell $mux $procmux$38
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \write_enable
    connect \Y $0$memwr$\memory$dut.sv:82$28_EN[7:0]$32 [7]
  end
  attribute \full_case 1
  attribute \src "dut.sv:81.11-81.23|dut.sv:81.7-82.39"
  cell $mux $procmux$41
    parameter \WIDTH 8
    connect \A 8'x
    connect \B \data_in
    connect \S \write_enable
    connect \Y $0$memwr$\memory$dut.sv:82$28_DATA[7:0]$31
  end
  attribute \full_case 1
  attribute \src "dut.sv:81.11-81.23|dut.sv:81.7-82.39"
  cell $mux $procmux$44
    parameter \WIDTH 4
    connect \A 4'x
    connect \B \address_in
    connect \S \write_enable
    connect \Y $0$memwr$\memory$dut.sv:82$28_ADDR[3:0]$30
  end
  connect $0$memwr$\memory$dut.sv:82$28_EN[7:0]$32 [6:0] { $0$memwr$\memory$dut.sv:82$28_EN[7:0]$32 [7] $0$memwr$\memory$dut.sv:82$28_EN[7:0]$32 [7] $0$memwr$\memory$dut.sv:82$28_EN[7:0]$32 [7] $0$memwr$\memory$dut.sv:82$28_EN[7:0]$32 [7] $0$memwr$\memory$dut.sv:82$28_EN[7:0]$32 [7] $0$memwr$\memory$dut.sv:82$28_EN[7:0]$32 [7] $0$memwr$\memory$dut.sv:82$28_EN[7:0]$32 [7] }
  connect \data_out \data_out_r
end
