abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/alu4.blif
abc command print_stats
[1;37malu4                          :[0m i/o =   14/    8  lat =    0  nd =  1114  edge =   2789  area =2798.00  delay =12.70  lev = 11
--------------- round 1 ---------------
seed = 4132670262
n688 is replaced by n305 with estimated error 0
error = 0
area = 2793
delay = 12.7
#gates = 1114
output circuit result/alu4_1_0_2793_12.7.blif
time = 18858539 us
--------------- round 2 ---------------
seed = 3718618031
n559 is replaced by one with estimated error 0
error = 0
area = 2789
delay = 12.7
#gates = 1113
output circuit result/alu4_2_0_2789_12.7.blif
time = 36801150 us
--------------- round 3 ---------------
seed = 4182500706
n560 is replaced by n944 with estimated error 0.00011
error = 0.00011
area = 2785
delay = 12.7
#gates = 1112
output circuit result/alu4_3_0.00011_2785_12.7.blif
time = 54724463 us
--------------- round 4 ---------------
seed = 3838614376
n562 is replaced by one with estimated error 0.0002
error = 0.0002
area = 2780
delay = 12.7
#gates = 1110
output circuit result/alu4_4_0.0002_2780_12.7.blif
time = 72527040 us
--------------- round 5 ---------------
seed = 1242644998
n900 is replaced by n1129 with estimated error 0.00021
error = 0.00021
area = 2776
delay = 12.7
#gates = 1108
output circuit result/alu4_5_0.00021_2776_12.7.blif
time = 90476664 us
--------------- round 6 ---------------
seed = 708770429
n409 is replaced by n770 with estimated error 0.00013
error = 0.00013
area = 2773
delay = 12.7
#gates = 1107
output circuit result/alu4_6_0.00013_2773_12.7.blif
time = 109613371 us
--------------- round 7 ---------------
seed = 2238983369
n441 is replaced by n1115 with estimated error 0.0002
error = 0.0002
area = 2770
delay = 12.7
#gates = 1106
output circuit result/alu4_7_0.0002_2770_12.7.blif
time = 127258356 us
--------------- round 8 ---------------
seed = 405555160
n569 is replaced by one with estimated error 0.00027
error = 0.00027
area = 2767
delay = 12.7
#gates = 1105
output circuit result/alu4_8_0.00027_2767_12.7.blif
time = 145796742 us
--------------- round 9 ---------------
seed = 1825850179
n1106 is replaced by n1059 with estimated error 0.00019
error = 0.00019
area = 2764
delay = 12.7
#gates = 1104
output circuit result/alu4_9_0.00019_2764_12.7.blif
time = 169594289 us
--------------- round 10 ---------------
seed = 3739839542
n325 is replaced by n286 with estimated error 0.00017
error = 0.00017
area = 2762
delay = 12.7
#gates = 1103
output circuit result/alu4_10_0.00017_2762_12.7.blif
time = 188898553 us
--------------- round 11 ---------------
seed = 2822668847
n292 is replaced by n574 with estimated error 0.0001
error = 0.0001
area = 2760
delay = 12.7
#gates = 1102
output circuit result/alu4_11_0.0001_2760_12.7.blif
time = 208401561 us
--------------- round 12 ---------------
seed = 3069437178
n967 is replaced by n345 with estimated error 0.00017
error = 0.00017
area = 2758
delay = 12.7
#gates = 1101
output circuit result/alu4_12_0.00017_2758_12.7.blif
time = 226725827 us
--------------- round 13 ---------------
seed = 2413627056
n659 is replaced by n611 with estimated error 0.00019
error = 0.00019
area = 2756
delay = 12.7
#gates = 1100
output circuit result/alu4_13_0.00019_2756_12.7.blif
time = 245560431 us
--------------- round 14 ---------------
seed = 3101650359
n588 is replaced by n327 with estimated error 0.00014
error = 0.00014
area = 2754
delay = 12.7
#gates = 1099
output circuit result/alu4_14_0.00014_2754_12.7.blif
time = 263752747 us
--------------- round 15 ---------------
seed = 3281604675
n108 is replaced by n39 with estimated error 8e-05
error = 8e-05
area = 2752
delay = 12.7
#gates = 1098
output circuit result/alu4_15_8e-05_2752_12.7.blif
time = 282763137 us
--------------- round 16 ---------------
seed = 1002534026
n799 is replaced by n797 with estimated error 0.00011
error = 0.00011
area = 2751
delay = 12.7
#gates = 1097
output circuit result/alu4_16_0.00011_2751_12.7.blif
time = 301833146 us
--------------- round 17 ---------------
seed = 2689547616
n334 is replaced by n408 with estimated error 0.0002
error = 0.0002
area = 2750
delay = 12.7
#gates = 1096
output circuit result/alu4_17_0.0002_2750_12.7.blif
time = 319918584 us
--------------- round 18 ---------------
seed = 4180589144
n858 is replaced by one with estimated error 0.00031
error = 0.00031
area = 2743
delay = 12.7
#gates = 1093
output circuit result/alu4_18_0.00031_2743_12.7.blif
time = 339622495 us
--------------- round 19 ---------------
seed = 2521366723
n505 is replaced by one with estimated error 0.00032
error = 0.00032
area = 2740
delay = 12.7
#gates = 1092
output circuit result/alu4_19_0.00032_2740_12.7.blif
time = 359687326 us
--------------- round 20 ---------------
seed = 166338145
n995 is replaced by one with estimated error 0.00034
error = 0.00034
area = 2737
delay = 12.7
#gates = 1091
output circuit result/alu4_20_0.00034_2737_12.7.blif
time = 379342687 us
--------------- round 21 ---------------
seed = 1571870744
n843 is replaced by one with estimated error 0.00026
error = 0.00026
area = 2733
delay = 12.7
#gates = 1090
output circuit result/alu4_21_0.00026_2733_12.7.blif
time = 397076836 us
--------------- round 22 ---------------
seed = 1356940055
n473 is replaced by one with estimated error 0.00048
error = 0.00048
area = 2729
delay = 12.7
#gates = 1089
output circuit result/alu4_22_0.00048_2729_12.7.blif
time = 414171957 us
--------------- round 23 ---------------
seed = 3892400327
n362 is replaced by n422 with estimated error 0.00044
error = 0.00044
area = 2726
delay = 12.7
#gates = 1088
output circuit result/alu4_23_0.00044_2726_12.7.blif
time = 431394468 us
--------------- round 24 ---------------
seed = 2608564691
n361 is replaced by n336 with estimated error 0.00056
error = 0.00056
area = 2725
delay = 12.7
#gates = 1087
output circuit result/alu4_24_0.00056_2725_12.7.blif
time = 448714746 us
--------------- round 25 ---------------
seed = 3952863353
n1127 is replaced by one with estimated error 0.00064
error = 0.00064
area = 2720
delay = 12.7
#gates = 1085
output circuit result/alu4_25_0.00064_2720_12.7.blif
time = 466236512 us
--------------- round 26 ---------------
seed = 1312618380
n928 is replaced by one with estimated error 0.0006
error = 0.0006
area = 2716
delay = 12.7
#gates = 1084
output circuit result/alu4_26_0.0006_2716_12.7.blif
time = 483088899 us
--------------- round 27 ---------------
seed = 1900783263
n504 is replaced by one with estimated error 0.00079
error = 0.00079
area = 2713
delay = 12.7
#gates = 1083
output circuit result/alu4_27_0.00079_2713_12.7.blif
time = 501302561 us
--------------- round 28 ---------------
seed = 1924613450
n635 is replaced by one with estimated error 0.00066
error = 0.00066
area = 2709
delay = 12.7
#gates = 1082
output circuit result/alu4_28_0.00066_2709_12.7.blif
time = 519349822 us
--------------- round 29 ---------------
seed = 2792205088
n300 is replaced by n67 with estimated error 0.00057
error = 0.00057
area = 2706
delay = 12.7
#gates = 1081
output circuit result/alu4_29_0.00057_2706_12.7.blif
time = 538557960 us
--------------- round 30 ---------------
seed = 3646919564
n834 is replaced by one with estimated error 0.0007
error = 0.0007
area = 2704
delay = 12.7
#gates = 1080
output circuit result/alu4_30_0.0007_2704_12.7.blif
time = 557512582 us
--------------- round 31 ---------------
seed = 3746299084
n316 is replaced by one with estimated error 0.0009
error = 0.0009
area = 2701
delay = 12.7
#gates = 1079
output circuit result/alu4_31_0.0009_2701_12.7.blif
time = 574306833 us
--------------- round 32 ---------------
seed = 3288321298
n476 is replaced by one with estimated error 0.00095
error = 0.00095
area = 2688
delay = 12.7
#gates = 1075
output circuit result/alu4_32_0.00095_2688_12.7.blif
time = 591291346 us
--------------- round 33 ---------------
seed = 2168604712
n507 is replaced by n1077 with estimated error 0.00113
error = 0.00113
area = 2679
delay = 12.7
#gates = 1071
output circuit result/alu4_33_0.00113_2679_12.7.blif
time = 608174688 us
--------------- round 34 ---------------
seed = 3736651974
n513 is replaced by one with estimated error 0.00122
error = 0.00122
area = 2676
delay = 12.7
#gates = 1070
output circuit result/alu4_34_0.00122_2676_12.7.blif
time = 627351015 us
--------------- round 35 ---------------
seed = 1873064881
n284 is replaced by one with estimated error 0.00107
error = 0.00107
area = 2672
delay = 12.7
#gates = 1069
output circuit result/alu4_35_0.00107_2672_12.7.blif
time = 644192001 us
--------------- round 36 ---------------
seed = 3738798637
n285 is replaced by zero with estimated error 0.00108
error = 0.00108
area = 2670
delay = 12.7
#gates = 1068
output circuit result/alu4_36_0.00108_2670_12.7.blif
time = 660609741 us
--------------- round 37 ---------------
seed = 272668982
n564 is replaced by zero with estimated error 0.00117
error = 0.00117
area = 2664
delay = 12.7
#gates = 1066
output circuit result/alu4_37_0.00117_2664_12.7.blif
time = 676945046 us
--------------- round 38 ---------------
seed = 924360387
n496 is replaced by one with estimated error 0.00142
error = 0.00142
area = 2661
delay = 12.7
#gates = 1065
output circuit result/alu4_38_0.00142_2661_12.7.blif
time = 693346600 us
--------------- round 39 ---------------
seed = 4074210925
n629 is replaced by one with estimated error 0.00132
error = 0.00132
area = 2658
delay = 12.7
#gates = 1064
output circuit result/alu4_39_0.00132_2658_12.7.blif
time = 709710810 us
--------------- round 40 ---------------
seed = 1640282501
n614 is replaced by n641 with estimated error 0.00148
error = 0.00148
area = 2653
delay = 12.7
#gates = 1062
output circuit result/alu4_40_0.00148_2653_12.7.blif
time = 725989604 us
--------------- round 41 ---------------
seed = 1594740162
n898 is replaced by zero with estimated error 0.00157
error = 0.00157
area = 2650
delay = 12.7
#gates = 1061
output circuit result/alu4_41_0.00157_2650_12.7.blif
time = 746225991 us
--------------- round 42 ---------------
seed = 1866715865
n901 is replaced by one with estimated error 0.00167
error = 0.00167
area = 2644
delay = 12.7
#gates = 1059
output circuit result/alu4_42_0.00167_2644_12.7.blif
time = 765799879 us
--------------- round 43 ---------------
seed = 4078867237
n485 is replaced by one with estimated error 0.00177
error = 0.00177
area = 2641
delay = 12.7
#gates = 1058
output circuit result/alu4_43_0.00177_2641_12.7.blif
time = 785297274 us
--------------- round 44 ---------------
seed = 653946972
n343 is replaced by one with estimated error 0.00149
error = 0.00149
area = 2639
delay = 12.7
#gates = 1057
output circuit result/alu4_44_0.00149_2639_12.7.blif
time = 803902844 us
--------------- round 45 ---------------
seed = 2424936405
n1004 is replaced by one with estimated error 0.0016
error = 0.0016
area = 2636
delay = 12.7
#gates = 1056
output circuit result/alu4_45_0.0016_2636_12.7.blif
time = 822557438 us
--------------- round 46 ---------------
seed = 1995877995
n467 is replaced by n197 with estimated error 0.00206
error = 0.00206
area = 2634
delay = 12.7
#gates = 1055
output circuit result/alu4_46_0.00206_2634_12.7.blif
time = 841755677 us
--------------- round 47 ---------------
seed = 3270702083
n993 is replaced by n572 with estimated error 0.00212
error = 0.00212
area = 2633
delay = 12.7
#gates = 1054
output circuit result/alu4_47_0.00212_2633_12.7.blif
time = 857745314 us
--------------- round 48 ---------------
seed = 2749475739
n842 is replaced by one with estimated error 0.00192
error = 0.00192
area = 2631
delay = 12.7
#gates = 1053
output circuit result/alu4_48_0.00192_2631_12.7.blif
time = 874131745 us
--------------- round 49 ---------------
seed = 3312019413
n469 is replaced by one with estimated error 0.00209
error = 0.00209
area = 2625
delay = 12.7
#gates = 1051
output circuit result/alu4_49_0.00209_2625_12.7.blif
time = 889993107 us
--------------- round 50 ---------------
seed = 723752342
n950 is replaced by one with estimated error 0.00193
error = 0.00193
area = 2623
delay = 12.7
#gates = 1050
output circuit result/alu4_50_0.00193_2623_12.7.blif
time = 905738767 us
--------------- round 51 ---------------
seed = 2380245264
n289 is replaced by one with estimated error 0.00224
error = 0.00224
area = 2620
delay = 12.7
#gates = 1049
output circuit result/alu4_51_0.00224_2620_12.7.blif
time = 922128882 us
--------------- round 52 ---------------
seed = 1211415020
n397 is replaced by zero with estimated error 0.00199
error = 0.00199
area = 2616
delay = 12.7
#gates = 1047
output circuit result/alu4_52_0.00199_2616_12.7.blif
time = 939809969 us
--------------- round 53 ---------------
seed = 1161209273
n568 is replaced by one with estimated error 0.00234
error = 0.00234
area = 2613
delay = 12.7
#gates = 1046
output circuit result/alu4_53_0.00234_2613_12.7.blif
time = 956088669 us
--------------- round 54 ---------------
seed = 2107621351
n404 is replaced by n1070 with estimated error 0.00219
error = 0.00219
area = 2606
delay = 12.7
#gates = 1044
output circuit result/alu4_54_0.00219_2606_12.7.blif
time = 971878526 us
--------------- round 55 ---------------
seed = 4158422718
n631 is replaced by one with estimated error 0.0023
error = 0.0023
area = 2603
delay = 12.7
#gates = 1042
output circuit result/alu4_55_0.0023_2603_12.7.blif
time = 987642700 us
--------------- round 56 ---------------
seed = 3552774081
n633 is replaced by one with estimated error 0.00215
error = 0.00215
area = 2600
delay = 12.7
#gates = 1041
output circuit result/alu4_56_0.00215_2600_12.7.blif
time = 1003431755 us
--------------- round 57 ---------------
seed = 2542083286
n940 is replaced by zero with estimated error 0.00239
error = 0.00239
area = 2596
delay = 12.7
#gates = 1040
output circuit result/alu4_57_0.00239_2596_12.7.blif
time = 1019286724 us
--------------- round 58 ---------------
seed = 1518682290
n543 is replaced by one with estimated error 0.0023
error = 0.0023
area = 2590
delay = 12.7
#gates = 1038
output circuit result/alu4_58_0.0023_2590_12.7.blif
time = 1035048352 us
--------------- round 59 ---------------
seed = 3795602081
n1084 is replaced by one with estimated error 0.00264
error = 0.00264
area = 2588
delay = 12.7
#gates = 1037
output circuit result/alu4_59_0.00264_2588_12.7.blif
time = 1050847424 us
--------------- round 60 ---------------
seed = 4116237874
n497 is replaced by one with estimated error 0.00244
error = 0.00244
area = 2585
delay = 12.7
#gates = 1036
output circuit result/alu4_60_0.00244_2585_12.7.blif
time = 1066633205 us
--------------- round 61 ---------------
seed = 965807800
n489 is replaced by one with estimated error 0.00287
error = 0.00287
area = 2573
delay = 12.7
#gates = 1032
output circuit result/alu4_61_0.00287_2573_12.7.blif
time = 1082137573 us
--------------- round 62 ---------------
seed = 3984333666
n640 is replaced by n1042 with estimated error 0.0027
error = 0.0027
area = 2567
delay = 12.7
#gates = 1030
output circuit result/alu4_62_0.0027_2567_12.7.blif
time = 1097520184 us
--------------- round 63 ---------------
seed = 2335150546
n883 is replaced by one with estimated error 0.0029
error = 0.0029
area = 2563
delay = 12.7
#gates = 1029
output circuit result/alu4_63_0.0029_2563_12.7.blif
time = 1112721404 us
--------------- round 64 ---------------
seed = 2310518073
n191 is replaced by zero with estimated error 0.00266
error = 0.00266
area = 2560
delay = 12.7
#gates = 1028
output circuit result/alu4_64_0.00266_2560_12.7.blif
time = 1128816752 us
--------------- round 65 ---------------
seed = 1547150288
n198 is replaced by n259 with estimated error 0.00264
error = 0.00264
area = 2557
delay = 12.7
#gates = 1026
output circuit result/alu4_65_0.00264_2557_12.7.blif
time = 1144142715 us
--------------- round 66 ---------------
seed = 3465105703
n317 is replaced by n841 with estimated error 0.00321
error = 0.00321
area = 2551
delay = 12.7
#gates = 1024
output circuit result/alu4_66_0.00321_2551_12.7.blif
time = 1159435742 us
--------------- round 67 ---------------
seed = 4294785520
n996 is replaced by n508 with estimated error 0.00302
error = 0.00302
area = 2549
delay = 12.7
#gates = 1023
output circuit result/alu4_67_0.00302_2549_12.7.blif
time = 1175485466 us
--------------- round 68 ---------------
seed = 980223850
n1013 is replaced by one with estimated error 0.00308
error = 0.00308
area = 2544
delay = 12.7
#gates = 1021
output circuit result/alu4_68_0.00308_2544_12.7.blif
time = 1190972603 us
--------------- round 69 ---------------
seed = 2298607050
n318 is replaced by one with estimated error 0.00327
error = 0.00327
area = 2542
delay = 12.7
#gates = 1020
output circuit result/alu4_69_0.00327_2542_12.7.blif
time = 1207436722 us
--------------- round 70 ---------------
seed = 1736312145
n1129 is replaced by n705 with estimated error 0.00318
error = 0.00318
area = 2537
delay = 12.7
#gates = 1018
output circuit result/alu4_70_0.00318_2537_12.7.blif
time = 1222907376 us
--------------- round 71 ---------------
seed = 3327072013
n1130 is replaced by zero with estimated error 0.00373
error = 0.00373
area = 2535
delay = 12.7
#gates = 1017
output circuit result/alu4_71_0.00373_2535_12.7.blif
time = 1237851084 us
--------------- round 72 ---------------
seed = 3458110813
n941 is replaced by one with estimated error 0.00365
error = 0.00365
area = 2527
delay = 12.7
#gates = 1014
output circuit result/alu4_72_0.00365_2527_12.7.blif
time = 1252690004 us
--------------- round 73 ---------------
seed = 3961368465
n1026 is replaced by one with estimated error 0.00335
error = 0.00335
area = 2524
delay = 12.7
#gates = 1013
output circuit result/alu4_73_0.00335_2524_12.7.blif
time = 1267493652 us
--------------- round 74 ---------------
seed = 2114825314
n840 is replaced by n789 with estimated error 0.00393
error = 0.00393
area = 2520
delay = 12.7
#gates = 1011
output circuit result/alu4_74_0.00393_2520_12.7.blif
time = 1282351086 us
--------------- round 75 ---------------
seed = 3004377906
n932 is replaced by zero with estimated error 0.00375
error = 0.00375
area = 2519
delay = 12.7
#gates = 1010
output circuit result/alu4_75_0.00375_2519_12.7.blif
time = 1297293587 us
--------------- round 76 ---------------
seed = 252926275
n893 is replaced by zero with estimated error 0.00384
error = 0.00384
area = 2513
delay = 12.7
#gates = 1007
output circuit result/alu4_76_0.00384_2513_12.7.blif
time = 1312121720 us
--------------- round 77 ---------------
seed = 1671753744
n887 is replaced by zero with estimated error 0.0039
error = 0.0039
area = 2512
delay = 12.7
#gates = 1006
output circuit result/alu4_77_0.0039_2512_12.7.blif
time = 1326781108 us
--------------- round 78 ---------------
seed = 3908047726
n1086 is replaced by n1104 with estimated error 0.00393
error = 0.00393
area = 2508
delay = 12.7
#gates = 1005
output circuit result/alu4_78_0.00393_2508_12.7.blif
time = 1341355808 us
--------------- round 79 ---------------
seed = 1130635808
n1087 is replaced by one with estimated error 0.00393
error = 0.00393
area = 2506
delay = 12.7
#gates = 1004
output circuit result/alu4_79_0.00393_2506_12.7.blif
time = 1355892488 us
--------------- round 80 ---------------
seed = 3504464967
n949 is replaced by one with estimated error 0.00407
error = 0.00407
area = 2503
delay = 12.7
#gates = 1003
output circuit result/alu4_80_0.00407_2503_12.7.blif
time = 1371086159 us
--------------- round 81 ---------------
seed = 1762196706
n1113 is replaced by zero with estimated error 0.00405
error = 0.00405
area = 2498
delay = 12.7
#gates = 1001
output circuit result/alu4_81_0.00405_2498_12.7.blif
time = 1385708316 us
--------------- round 82 ---------------
seed = 2096194088
n1063 is replaced by one with estimated error 0.0046
error = 0.0046
area = 2493
delay = 12.7
#gates = 999
output circuit result/alu4_82_0.0046_2493_12.7.blif
time = 1400143708 us
--------------- round 83 ---------------
seed = 3237501740
n844 is replaced by zero with estimated error 0.00455
error = 0.00455
area = 2487
delay = 12.7
#gates = 997
output circuit result/alu4_83_0.00455_2487_12.7.blif
time = 1414600351 us
--------------- round 84 ---------------
seed = 2248310551
n1027 is replaced by one with estimated error 0.00408
error = 0.00408
area = 2485
delay = 12.7
#gates = 996
output circuit result/alu4_84_0.00408_2485_12.7.blif
time = 1428916822 us
--------------- round 85 ---------------
seed = 1496165286
n434 is replaced by n78 with estimated error 0.00471
error = 0.00471
area = 2482
delay = 12.7
#gates = 995
output circuit result/alu4_85_0.00471_2482_12.7.blif
time = 1443305838 us
--------------- round 86 ---------------
seed = 1121306701
n438 is replaced by one with estimated error 0.00499
error = 0.00499
area = 2479
delay = 12.7
#gates = 994
output circuit result/alu4_86_0.00499_2479_12.7.blif
time = 1458610478 us
--------------- round 87 ---------------
seed = 672441529
n952 is replaced by one with estimated error 0.00495
error = 0.00495
area = 2472
delay = 12.7
#gates = 991
output circuit result/alu4_87_0.00495_2472_12.7.blif
time = 1474935776 us
--------------- round 88 ---------------
seed = 2108772478
n463 is replaced by n541 with estimated error 0.00478
error = 0.00478
area = 2471
delay = 12.7
#gates = 990
output circuit result/alu4_88_0.00478_2471_12.7.blif
time = 1489707307 us
--------------- round 89 ---------------
seed = 2302753742
n1023 is replaced by n350 with estimated error 0.00459
error = 0.00459
area = 2468
delay = 12.7
#gates = 988
output circuit result/alu4_89_0.00459_2468_12.7.blif
time = 1505610740 us
--------------- round 90 ---------------
seed = 2802794850
n515 is replaced by one with estimated error 0.00506
error = 0.00506
area = 2454
delay = 12.7
#gates = 983
output circuit result/alu4_90_0.00506_2454_12.7.blif
time = 1520565846 us
--------------- round 91 ---------------
seed = 3372798484
n435 is replaced by n101 with estimated error 0.00493
error = 0.00493
area = 2452
delay = 12.7
#gates = 982
output circuit result/alu4_91_0.00493_2452_12.7.blif
time = 1534836914 us
--------------- round 92 ---------------
seed = 2614203384
n1055 is replaced by n770 with estimated error 0.00499
error = 0.00499
area = 2441
delay = 12.7
#gates = 978
output circuit result/alu4_92_0.00499_2441_12.7.blif
time = 1549444932 us
--------------- round 93 ---------------
seed = 2168491665
n572 is replaced by zero with estimated error 0.00497
error = 0.00497
area = 2439
delay = 12.7
#gates = 977
output circuit result/alu4_93_0.00497_2439_12.7.blif
time = 1563656415 us
--------------- round 94 ---------------
seed = 3862842992
n490 is replaced by zero with estimated error 0.00512
error = 0.00512
area = 2436
delay = 12.7
#gates = 976
output circuit result/alu4_94_0.00512_2436_12.7.blif
time = 1578495541 us
--------------- round 95 ---------------
seed = 2622935769
n306 is replaced by n1014 with estimated error 0.00569
error = 0.00569
area = 2434
delay = 12.7
#gates = 975
output circuit result/alu4_95_0.00569_2434_12.7.blif
time = 1593495774 us
--------------- round 96 ---------------
seed = 1264565452
n450 is replaced by one with estimated error 0.00485
error = 0.00485
area = 2427
delay = 12.7
#gates = 973
output circuit result/alu4_96_0.00485_2427_12.7.blif
time = 1607729565 us
--------------- round 97 ---------------
seed = 3890996346
n610 is replaced by one with estimated error 0.00538
error = 0.00538
area = 2423
delay = 12.7
#gates = 972
output circuit result/alu4_97_0.00538_2423_12.7.blif
time = 1623146354 us
--------------- round 98 ---------------
seed = 3417124581
n931 is replaced by n929 with estimated error 0.00538
error = 0.00538
area = 2417
delay = 12.7
#gates = 969
output circuit result/alu4_98_0.00538_2417_12.7.blif
time = 1637528928 us
--------------- round 99 ---------------
seed = 36767906
n442 is replaced by n55 with estimated error 0.00608
error = 0.00608
area = 2415
delay = 12.7
#gates = 968
output circuit result/alu4_99_0.00608_2415_12.7.blif
time = 1651179613 us
--------------- round 100 ---------------
seed = 2051150938
n871 is replaced by one with estimated error 0.00576
error = 0.00576
area = 2407
delay = 12.7
#gates = 965
output circuit result/alu4_100_0.00576_2407_12.7.blif
time = 1665428438 us
--------------- round 101 ---------------
seed = 1820804886
n52 is replaced by n807 with estimated error 0.00612
error = 0.00612
area = 2406
delay = 12.7
#gates = 964
output circuit result/alu4_101_0.00612_2406_12.7.blif
time = 1678748997 us
--------------- round 102 ---------------
seed = 2013166324
n929 is replaced by n267 with estimated error 0.00608
error = 0.00608
area = 2404
delay = 12.7
#gates = 963
output circuit result/alu4_102_0.00608_2404_12.7.blif
time = 1692454094 us
--------------- round 103 ---------------
seed = 2114508350
n999 is replaced by n997 with estimated error 0.00631
error = 0.00631
area = 2387
delay = 12.7
#gates = 956
output circuit result/alu4_103_0.00631_2387_12.7.blif
time = 1709405692 us
--------------- round 104 ---------------
seed = 1600028179
n1051 is replaced by one with estimated error 0.00631
error = 0.00631
area = 2384
delay = 12.7
#gates = 955
output circuit result/alu4_104_0.00631_2384_12.7.blif
time = 1724792142 us
--------------- round 105 ---------------
seed = 1594484663
n449 is replaced by one with estimated error 0.00669
error = 0.00669
area = 2373
delay = 12.7
#gates = 950
output circuit result/alu4_105_0.00669_2373_12.7.blif
time = 1741057438 us
--------------- round 106 ---------------
seed = 3987711722
n1114 is replaced by one with estimated error 0.00705
error = 0.00705
area = 2370
delay = 12.7
#gates = 949
output circuit result/alu4_106_0.00705_2370_12.7.blif
time = 1755552394 us
--------------- round 107 ---------------
seed = 3682864914
n1025 is replaced by n602 with estimated error 0.00685
error = 0.00685
area = 2366
delay = 12.7
#gates = 948
output circuit result/alu4_107_0.00685_2366_12.7.blif
time = 1768687865 us
--------------- round 108 ---------------
seed = 936781512
n465 is replaced by one with estimated error 0.0067
error = 0.0067
area = 2357
delay = 12.7
#gates = 945
output circuit result/alu4_108_0.0067_2357_12.7.blif
time = 1781775263 us
--------------- round 109 ---------------
seed = 830417192
n547 is replaced by one with estimated error 0.00702
error = 0.00702
area = 2355
delay = 12.7
#gates = 944
output circuit result/alu4_109_0.00702_2355_12.7.blif
time = 1794999980 us
--------------- round 110 ---------------
seed = 241015620
n987 is replaced by n290 with estimated error 0.00713
error = 0.00713
area = 2349
delay = 12.7
#gates = 942
output circuit result/alu4_110_0.00713_2349_12.7.blif
time = 1808118696 us
--------------- round 111 ---------------
seed = 1374369628
n1081 is replaced by one with estimated error 0.00711
error = 0.00711
area = 2347
delay = 12.7
#gates = 941
output circuit result/alu4_111_0.00711_2347_12.7.blif
time = 1821030918 us
--------------- round 112 ---------------
seed = 2922893409
n308 is replaced by n303 with estimated error 0.00751
error = 0.00751
area = 2333
delay = 12.7
#gates = 935
output circuit result/alu4_112_0.00751_2333_12.7.blif
time = 1833847450 us
--------------- round 113 ---------------
seed = 3359392864
n1018 is replaced by n258 with estimated error 0.00736
error = 0.00736
area = 2331
delay = 12.7
#gates = 934
output circuit result/alu4_113_0.00736_2331_12.7.blif
time = 1846838000 us
--------------- round 114 ---------------
seed = 2445912628
n933 is replaced by one with estimated error 0.00764
error = 0.00764
area = 2328
delay = 12.7
#gates = 933
output circuit result/alu4_114_0.00764_2328_12.7.blif
time = 1859670691 us
--------------- round 115 ---------------
seed = 1147655318
n303 is replaced by one with estimated error 0.00789
error = 0.00789
area = 2325
delay = 12.7
#gates = 932
output circuit result/alu4_115_0.00789_2325_12.7.blif
time = 1872301852 us
--------------- round 116 ---------------
seed = 3036784961
n954 is replaced by zero with estimated error 0.00766
error = 0.00766
area = 2323
delay = 12.7
#gates = 931
output circuit result/alu4_116_0.00766_2323_12.7.blif
time = 1884885777 us
--------------- round 117 ---------------
seed = 1518353741
n240 is replaced by zero with estimated error 0.00835
error = 0.00835
area = 2321
delay = 12.7
#gates = 930
output circuit result/alu4_117_0.00835_2321_12.7.blif
time = 1897632227 us
--------------- round 118 ---------------
seed = 3368930438
n958 is replaced by n945 with estimated error 0.00821
error = 0.00821
area = 2297
delay = 12.7
#gates = 922
output circuit result/alu4_118_0.00821_2297_12.7.blif
time = 1910110832 us
--------------- round 119 ---------------
seed = 3394747402
n570 is replaced by zero with estimated error 0.00852
error = 0.00852
area = 2292
delay = 12.7
#gates = 920
output circuit result/alu4_119_0.00852_2292_12.7.blif
time = 1922420871 us
--------------- round 120 ---------------
seed = 1666786025
n244 is replaced by one with estimated error 0.00883
error = 0.00883
area = 2289
delay = 12.7
#gates = 919
output circuit result/alu4_120_0.00883_2289_12.7.blif
time = 1934671347 us
--------------- round 121 ---------------
seed = 2479765264
n243 is replaced by n259 with estimated error 0.00867
error = 0.00867
area = 2286
delay = 12.7
#gates = 918
output circuit result/alu4_121_0.00867_2286_12.7.blif
time = 1947299898 us
--------------- round 122 ---------------
seed = 3583473541
n407 is replaced by zero with estimated error 0.00854
error = 0.00854
area = 2283
delay = 12.7
#gates = 917
output circuit result/alu4_122_0.00854_2283_12.7.blif
time = 1959462784 us
--------------- round 123 ---------------
seed = 1692385331
n346 is replaced by n344 with estimated error 0.00902
error = 0.00902
area = 2281
delay = 12.7
#gates = 916
output circuit result/alu4_123_0.00902_2281_12.7.blif
time = 1971553042 us
--------------- round 124 ---------------
seed = 1491125718
n345 is replaced by n444 with estimated error 0.00923
error = 0.00923
area = 2279
delay = 12.7
#gates = 915
output circuit result/alu4_124_0.00923_2279_12.7.blif
time = 1983599850 us
--------------- round 125 ---------------
seed = 2035889019
n1116 is replaced by zero with estimated error 0.00904
error = 0.00904
area = 2274
delay = 12.7
#gates = 913
output circuit result/alu4_125_0.00904_2274_12.7.blif
time = 1995599369 us
--------------- round 126 ---------------
seed = 211862234
n757 is replaced by one with estimated error 0.00863
error = 0.00863
area = 2271
delay = 12.7
#gates = 911
output circuit result/alu4_126_0.00863_2271_12.7.blif
time = 2007528263 us
--------------- round 127 ---------------
seed = 3624357602
n1131 is replaced by one with estimated error 0.00903
error = 0.00903
area = 2267
delay = 12.7
#gates = 910
output circuit result/alu4_127_0.00903_2267_12.7.blif
time = 2019393378 us
--------------- round 128 ---------------
seed = 552165361
n944 is replaced by one with estimated error 0.00996
error = 0.00996
area = 2264
delay = 12.7
#gates = 909
output circuit result/alu4_128_0.00996_2264_12.7.blif
time = 2031247185 us
--------------- round 129 ---------------
seed = 2032733375
n575 is replaced by n705 with estimated error 0.00929
error = 0.00929
area = 2261
delay = 12.7
#gates = 908
output circuit result/alu4_129_0.00929_2261_12.7.blif
time = 2043068729 us
--------------- round 130 ---------------
seed = 528440667
n994 is replaced by n675 with estimated error 0.00955
error = 0.00955
area = 2257
delay = 12.7
#gates = 906
output circuit result/alu4_130_0.00955_2257_12.7.blif
time = 2054844578 us
--------------- round 131 ---------------
seed = 785595139
n339 is replaced by n311 with estimated error 0.00887
error = 0.00887
area = 2254
delay = 12.7
#gates = 905
output circuit result/alu4_131_0.00887_2254_12.7.blif
time = 2066618924 us
--------------- round 132 ---------------
seed = 516907683
n1049 is replaced by one with estimated error 0.00981
error = 0.00981
area = 2252
delay = 12.7
#gates = 904
output circuit result/alu4_132_0.00981_2252_12.7.blif
time = 2078345953 us
--------------- round 133 ---------------
seed = 3304788157
exceed error bound
