--- 
# TinyTapeout project information
#
# As everyone will have access to all designs, try to make it easy for someone new to your design to know what
# it does and how to operate it.
#
# This will be automatically collected and used to make a datasheet for the chip.
project: 
  author:       "maehw"
  title:        "Wolf sheep cabbage river crossing puzzle ASIC design (ğŸºğŸğŸ¥¬ğŸš£)"
  description:  "The story of the wolf, goat and cabbage problem, quoted from wikipedia with some emojis added for later use in visualization: 'A farmer (ğŸ§‘â€ğŸŒ¾) went to a market and purchased a wolf (ğŸº), a goat (ğŸ), and a cabbage (ğŸ¥¬). On his way home, the ğŸ§‘â€ğŸŒ¾ came to the bank of a river (ã€°ã€°) and rented a boat (ğŸ›¶). But crossing the river by ğŸ›¶, the ğŸ§‘â€ğŸŒ¾ could carry only himself and a single one of his purchases: the ğŸº, the ğŸ, or the ğŸ¥¬. If left unattended together, the ğŸº would eat the ğŸ, or the ğŸ would eat the ğŸ¥¬. The ğŸ§‘â€ğŸŒ¾'s challenge was to carry himself and his purchases to the far bank of the ã€°ã€° leaving each purchase intact.' The solution to the problem is known. However, this project wants to allow the interactive game of this puzzle."
  how_it_works: ""      # Longer description of how the project works
  how_to_test:  ""      # Instructions on how someone could test your project, include things like what buttons do what and how to set the clock if needed
  external_hw:  ""      # Describe any external hardware needed
  doc_link:     "https://github.com/maehw/wokwi-verilog-gds-wolf-goat-cabbage/blob/main/README.md"
  clock_hz:     0       # Clock frequency in Hz (if required)
  language:     "wokwi" # other examples include Verilog, Amaranth, VHDL, etc
  wokwi_id:     0       # the wokwi ID
  picture:      ""      # relative path to a picture in your repository
  inputs:               # a description of what the inputs do
    - clock
    - reset
    - none
    - none
    - none
    - none
    - none
    - none
  outputs:
    - segment a         # a description of what the outputs do
    - segment b
    - segment c
    - segment d
    - segment e
    - segment f
    - segment g
    - none

