{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 08 20:22:50 2018 " "Info: Processing started: Sat Dec 08 20:22:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part3 -c part3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part3 -c part3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[8\] LEDG\[4\] 8.980 ns Longest " "Info: Longest tpd from source pin \"SW\[8\]\" to destination pin \"LEDG\[4\]\" is 8.980 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[8\] 1 PIN PIN_B13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_B13; Fanout = 3; PIN Node = 'SW\[8\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/Programming/VHDL/ED2_labs2/Part3/part3.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.535 ns) + CELL(0.275 ns) 3.809 ns fa:bit0\|co~3 2 COMB LCCOMB_X59_Y1_N2 2 " "Info: 2: + IC(2.535 ns) + CELL(0.275 ns) = 3.809 ns; Loc. = LCCOMB_X59_Y1_N2; Fanout = 2; COMB Node = 'fa:bit0\|co~3'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.810 ns" { SW[8] fa:bit0|co~3 } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/Programming/VHDL/ED2_labs2/Part3/part3.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.419 ns) 4.480 ns fa:bit1\|co~3 3 COMB LCCOMB_X59_Y1_N6 2 " "Info: 3: + IC(0.252 ns) + CELL(0.419 ns) = 4.480 ns; Loc. = LCCOMB_X59_Y1_N6; Fanout = 2; COMB Node = 'fa:bit1\|co~3'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { fa:bit0|co~3 fa:bit1|co~3 } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/Programming/VHDL/ED2_labs2/Part3/part3.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.438 ns) 5.187 ns fa:bit2\|co~3 4 COMB LCCOMB_X59_Y1_N26 2 " "Info: 4: + IC(0.269 ns) + CELL(0.438 ns) = 5.187 ns; Loc. = LCCOMB_X59_Y1_N26; Fanout = 2; COMB Node = 'fa:bit2\|co~3'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { fa:bit1|co~3 fa:bit2|co~3 } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/Programming/VHDL/ED2_labs2/Part3/part3.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 5.582 ns fa:bit3\|co~3 5 COMB LCCOMB_X59_Y1_N22 1 " "Info: 5: + IC(0.245 ns) + CELL(0.150 ns) = 5.582 ns; Loc. = LCCOMB_X59_Y1_N22; Fanout = 1; COMB Node = 'fa:bit3\|co~3'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { fa:bit2|co~3 fa:bit3|co~3 } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/Programming/VHDL/ED2_labs2/Part3/part3.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.570 ns) + CELL(2.828 ns) 8.980 ns LEDG\[4\] 6 PIN PIN_U18 0 " "Info: 6: + IC(0.570 ns) + CELL(2.828 ns) = 8.980 ns; Loc. = PIN_U18; Fanout = 0; PIN Node = 'LEDG\[4\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.398 ns" { fa:bit3|co~3 LEDG[4] } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/Programming/VHDL/ED2_labs2/Part3/part3.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.109 ns ( 56.89 % ) " "Info: Total cell delay = 5.109 ns ( 56.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.871 ns ( 43.11 % ) " "Info: Total interconnect delay = 3.871 ns ( 43.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.980 ns" { SW[8] fa:bit0|co~3 fa:bit1|co~3 fa:bit2|co~3 fa:bit3|co~3 LEDG[4] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "8.980 ns" { SW[8] {} SW[8]~combout {} fa:bit0|co~3 {} fa:bit1|co~3 {} fa:bit2|co~3 {} fa:bit3|co~3 {} LEDG[4] {} } { 0.000ns 0.000ns 2.535ns 0.252ns 0.269ns 0.245ns 0.570ns } { 0.000ns 0.999ns 0.275ns 0.419ns 0.438ns 0.150ns 2.828ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 08 20:22:50 2018 " "Info: Processing ended: Sat Dec 08 20:22:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
