20 [TEST] Reset released
20 [TEST] CPU read @0x000
25 [L1] Cache miss: addr = 000
45 [L2] Cache miss: addr = 000
55 [MEM] Mem hit: addr = 000, data = 00
65 [L2] Cache Allocate: addr = 000 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
75 [L1] Cache Allocate: addr = 000 data = 0f0e0d0c0b0a09080706050403020100
75 [L1] Cache hit from L2: addr = 000, data = 00
75 [TEST] CPU read @0x001
85 [L1] Cache hit: addr = 001, data = 01
85 [TEST] CPU read @0x002
95 [L1] Cache hit: addr = 002, data = 02
95 [TEST] CPU read @0x003
105 [L1] Cache hit: addr = 003, data = 03
105 [TEST] CPU read @0x004
115 [L1] Cache hit: addr = 004, data = 04
115 [TEST] CPU read @0x005
125 [L1] Cache hit: addr = 005, data = 05
125 [TEST] CPU read @0x006
135 [L1] Cache hit: addr = 006, data = 06
135 [TEST] CPU read @0x007
145 [L1] Cache hit: addr = 007, data = 07
145 [TEST] CPU read @0x008
155 [L1] Cache hit: addr = 008, data = 08
155 [TEST] CPU read @0x009
165 [L1] Cache hit: addr = 009, data = 09
165 [TEST] CPU read @0x00a
175 [L1] Cache hit: addr = 00a, data = 0a
175 [TEST] CPU read @0x00b
185 [L1] Cache hit: addr = 00b, data = 0b
185 [TEST] CPU read @0x00c
195 [L1] Cache hit: addr = 00c, data = 0c
195 [TEST] CPU read @0x00d
205 [L1] Cache hit: addr = 00d, data = 0d
205 [TEST] CPU read @0x00e
215 [L1] Cache hit: addr = 00e, data = 0e
215 [TEST] CPU read @0x00f
225 [L1] Cache hit: addr = 00f, data = 0f
225 [TEST] CPU read @0x010
235 [L1] Cache miss: addr = 010
235 [TEST] CPU read @0x011
255 [L2] Cache hit: addr = 010, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
265 [L1] Cache Allocate: addr = 011 data = 0f0e0d0c0b0a09080706050403020100
265 [L1] Cache hit from L2: addr = 011, data = 01
265 [TEST] CPU read @0x012
275 [L1] Cache hit: addr = 012, data = 02
275 [TEST] CPU read @0x013
285 [L1] Cache hit: addr = 013, data = 03
285 [TEST] CPU read @0x014
295 [L1] Cache hit: addr = 014, data = 04
295 [TEST] CPU read @0x015
305 [L1] Cache hit: addr = 015, data = 05
305 [TEST] CPU read @0x016
315 [L1] Cache hit: addr = 016, data = 06
315 [TEST] CPU read @0x017
325 [L1] Cache hit: addr = 017, data = 07
325 [TEST] CPU read @0x018
335 [L1] Cache hit: addr = 018, data = 08
335 [TEST] CPU read @0x019
345 [L1] Cache hit: addr = 019, data = 09
345 [TEST] CPU read @0x01a
355 [L1] Cache hit: addr = 01a, data = 0a
355 [TEST] CPU read @0x01b
365 [L1] Cache hit: addr = 01b, data = 0b
365 [TEST] CPU read @0x01c
375 [L1] Cache hit: addr = 01c, data = 0c
375 [TEST] CPU read @0x01d
385 [L1] Cache hit: addr = 01d, data = 0d
385 [TEST] CPU read @0x01e
395 [L1] Cache hit: addr = 01e, data = 0e
395 [TEST] CPU read @0x01f
405 [L1] Cache hit: addr = 01f, data = 0f
405 [TEST] CPU read @0x020
415 [L1] Cache miss: addr = 020
415 [TEST] CPU read @0x021
435 [L2] Cache miss: addr = 020
445 [MEM] Mem hit: addr = 020, data = 20
455 [L2] Cache Allocate: addr = 020 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
465 [L1] Cache Allocate: addr = 021 data = 2f2e2d2c2b2a29282726252423222120
465 [L1] Cache hit from L2: addr = 021, data = 21
465 [TEST] CPU read @0x022
475 [L1] Cache hit: addr = 022, data = 22
475 [TEST] CPU read @0x023
485 [L1] Cache hit: addr = 023, data = 23
485 [TEST] CPU read @0x024
495 [L1] Cache hit: addr = 024, data = 24
495 [TEST] CPU read @0x025
505 [L1] Cache hit: addr = 025, data = 25
505 [TEST] CPU read @0x026
515 [L1] Cache hit: addr = 026, data = 26
515 [TEST] CPU read @0x027
525 [L1] Cache hit: addr = 027, data = 27
525 [TEST] CPU read @0x028
535 [L1] Cache hit: addr = 028, data = 28
535 [TEST] CPU read @0x029
545 [L1] Cache hit: addr = 029, data = 29
545 [TEST] CPU read @0x02a
555 [L1] Cache hit: addr = 02a, data = 2a
555 [TEST] CPU read @0x02b
565 [L1] Cache hit: addr = 02b, data = 2b
565 [TEST] CPU read @0x02c
575 [L1] Cache hit: addr = 02c, data = 2c
575 [TEST] CPU read @0x02d
585 [L1] Cache hit: addr = 02d, data = 2d
585 [TEST] CPU read @0x02e
595 [L1] Cache hit: addr = 02e, data = 2e
595 [TEST] CPU read @0x02f
605 [L1] Cache hit: addr = 02f, data = 2f
605 [TEST] CPU read @0x030
615 [L1] Cache miss: addr = 030
615 [TEST] CPU read @0x031
635 [L2] Cache hit: addr = 030, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
645 [L1] Cache Allocate: addr = 031 data = 2f2e2d2c2b2a29282726252423222120
645 [L1] Cache hit from L2: addr = 031, data = 21
645 [TEST] CPU read @0x032
655 [L1] Cache hit: addr = 032, data = 22
655 [TEST] CPU read @0x033
665 [L1] Cache hit: addr = 033, data = 23
665 [TEST] CPU read @0x034
675 [L1] Cache hit: addr = 034, data = 24
675 [TEST] CPU read @0x035
685 [L1] Cache hit: addr = 035, data = 25
685 [TEST] CPU read @0x036
695 [L1] Cache hit: addr = 036, data = 26
695 [TEST] CPU read @0x037
705 [L1] Cache hit: addr = 037, data = 27
705 [TEST] CPU read @0x038
715 [L1] Cache hit: addr = 038, data = 28
715 [TEST] CPU read @0x039
725 [L1] Cache hit: addr = 039, data = 29
725 [TEST] CPU read @0x03a
735 [L1] Cache hit: addr = 03a, data = 2a
735 [TEST] CPU read @0x03b
745 [L1] Cache hit: addr = 03b, data = 2b
745 [TEST] CPU read @0x03c
755 [L1] Cache hit: addr = 03c, data = 2c
755 [TEST] CPU read @0x03d
765 [L1] Cache hit: addr = 03d, data = 2d
765 [TEST] CPU read @0x03e
775 [L1] Cache hit: addr = 03e, data = 2e
775 [TEST] CPU read @0x03f
785 [L1] Cache hit: addr = 03f, data = 2f
785 [TEST] CPU read @0x040
795 [L1] Cache miss: addr = 040
795 [TEST] CPU read @0x041
815 [L2] Cache miss: addr = 040
825 [MEM] Mem hit: addr = 040, data = 40
835 [L2] Cache Allocate: addr = 040 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
845 [L1] Cache Allocate: addr = 041 data = 4f4e4d4c4b4a49484746454443424140
845 [L1] Cache hit from L2: addr = 041, data = 41
845 [TEST] CPU read @0x042
855 [L1] Cache hit: addr = 042, data = 42
855 [TEST] CPU read @0x043
865 [L1] Cache hit: addr = 043, data = 43
865 [TEST] CPU read @0x044
875 [L1] Cache hit: addr = 044, data = 44
875 [TEST] CPU read @0x045
885 [L1] Cache hit: addr = 045, data = 45
885 [TEST] CPU read @0x046
895 [L1] Cache hit: addr = 046, data = 46
895 [TEST] CPU read @0x047
905 [L1] Cache hit: addr = 047, data = 47
905 [TEST] CPU read @0x048
915 [L1] Cache hit: addr = 048, data = 48
915 [TEST] CPU read @0x049
925 [L1] Cache hit: addr = 049, data = 49
925 [TEST] CPU read @0x04a
935 [L1] Cache hit: addr = 04a, data = 4a
935 [TEST] CPU read @0x04b
945 [L1] Cache hit: addr = 04b, data = 4b
945 [TEST] CPU read @0x04c
955 [L1] Cache hit: addr = 04c, data = 4c
955 [TEST] CPU read @0x04d
965 [L1] Cache hit: addr = 04d, data = 4d
965 [TEST] CPU read @0x04e
975 [L1] Cache hit: addr = 04e, data = 4e
975 [TEST] CPU read @0x04f
985 [L1] Cache hit: addr = 04f, data = 4f
985 [TEST] CPU read @0x050
995 [L1] Cache miss: addr = 050
995 [TEST] CPU read @0x051
1015 [L2] Cache hit: addr = 050, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1025 [L1] Cache Allocate: addr = 051 data = 4f4e4d4c4b4a49484746454443424140
1025 [L1] Cache hit from L2: addr = 051, data = 41
1025 [TEST] CPU read @0x052
1035 [L1] Cache hit: addr = 052, data = 42
1035 [TEST] CPU read @0x053
1045 [L1] Cache hit: addr = 053, data = 43
1045 [TEST] CPU read @0x054
1055 [L1] Cache hit: addr = 054, data = 44
1055 [TEST] CPU read @0x055
1065 [L1] Cache hit: addr = 055, data = 45
1065 [TEST] CPU read @0x056
1075 [L1] Cache hit: addr = 056, data = 46
1075 [TEST] CPU read @0x057
1085 [L1] Cache hit: addr = 057, data = 47
1085 [TEST] CPU read @0x058
1095 [L1] Cache hit: addr = 058, data = 48
1095 [TEST] CPU read @0x059
1105 [L1] Cache hit: addr = 059, data = 49
1105 [TEST] CPU read @0x05a
1115 [L1] Cache hit: addr = 05a, data = 4a
1115 [TEST] CPU read @0x05b
1125 [L1] Cache hit: addr = 05b, data = 4b
1125 [TEST] CPU read @0x05c
1135 [L1] Cache hit: addr = 05c, data = 4c
1135 [TEST] CPU read @0x05d
1145 [L1] Cache hit: addr = 05d, data = 4d
1145 [TEST] CPU read @0x05e
1155 [L1] Cache hit: addr = 05e, data = 4e
1155 [TEST] CPU read @0x05f
1165 [L1] Cache hit: addr = 05f, data = 4f
1165 [TEST] CPU read @0x060
1175 [L1] Cache miss: addr = 060
1175 [TEST] CPU read @0x061
1195 [L2] Cache miss: addr = 060
1205 [MEM] Mem hit: addr = 060, data = 60
1215 [L2] Cache Allocate: addr = 060 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1225 [L1] Cache Allocate: addr = 061 data = 6f6e6d6c6b6a69686766656463626160
1225 [L1] Cache hit from L2: addr = 061, data = 61
1225 [TEST] CPU read @0x062
1235 [L1] Cache hit: addr = 062, data = 62
1235 [TEST] CPU read @0x063
1245 [L1] Cache hit: addr = 063, data = 63
1245 [TEST] CPU read @0x064
1255 [L1] Cache hit: addr = 064, data = 64
1255 [TEST] CPU read @0x065
1265 [L1] Cache hit: addr = 065, data = 65
1265 [TEST] CPU read @0x066
1275 [L1] Cache hit: addr = 066, data = 66
1275 [TEST] CPU read @0x067
1285 [L1] Cache hit: addr = 067, data = 67
1285 [TEST] CPU read @0x068
1295 [L1] Cache hit: addr = 068, data = 68
1295 [TEST] CPU read @0x069
1305 [L1] Cache hit: addr = 069, data = 69
1305 [TEST] CPU read @0x06a
1315 [L1] Cache hit: addr = 06a, data = 6a
1315 [TEST] CPU read @0x06b
1325 [L1] Cache hit: addr = 06b, data = 6b
1325 [TEST] CPU read @0x06c
1335 [L1] Cache hit: addr = 06c, data = 6c
1335 [TEST] CPU read @0x06d
1345 [L1] Cache hit: addr = 06d, data = 6d
1345 [TEST] CPU read @0x06e
1355 [L1] Cache hit: addr = 06e, data = 6e
1355 [TEST] CPU read @0x06f
1365 [L1] Cache hit: addr = 06f, data = 6f
1365 [TEST] CPU read @0x070
1375 [L1] Cache miss: addr = 070
1375 [TEST] CPU read @0x071
1395 [L2] Cache hit: addr = 070, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1405 [L1] Cache Allocate: addr = 071 data = 6f6e6d6c6b6a69686766656463626160
1405 [L1] Cache hit from L2: addr = 071, data = 61
1405 [TEST] CPU read @0x072
1415 [L1] Cache hit: addr = 072, data = 62
1415 [TEST] CPU read @0x073
1425 [L1] Cache hit: addr = 073, data = 63
1425 [TEST] CPU read @0x074
1435 [L1] Cache hit: addr = 074, data = 64
1435 [TEST] CPU read @0x075
1445 [L1] Cache hit: addr = 075, data = 65
1445 [TEST] CPU read @0x076
1455 [L1] Cache hit: addr = 076, data = 66
1455 [TEST] CPU read @0x077
1465 [L1] Cache hit: addr = 077, data = 67
1465 [TEST] CPU read @0x078
1475 [L1] Cache hit: addr = 078, data = 68
1475 [TEST] CPU read @0x079
1485 [L1] Cache hit: addr = 079, data = 69
1485 [TEST] CPU read @0x07a
1495 [L1] Cache hit: addr = 07a, data = 6a
1495 [TEST] CPU read @0x07b
1505 [L1] Cache hit: addr = 07b, data = 6b
1505 [TEST] CPU read @0x07c
1515 [L1] Cache hit: addr = 07c, data = 6c
1515 [TEST] CPU read @0x07d
1525 [L1] Cache hit: addr = 07d, data = 6d
1525 [TEST] CPU read @0x07e
1535 [L1] Cache hit: addr = 07e, data = 6e
1535 [TEST] CPU read @0x07f
1545 [L1] Cache hit: addr = 07f, data = 6f
1545 [TEST] CPU read @0x080
1555 [L1] Cache miss: addr = 080
1555 [TEST] CPU read @0x081
1575 [L2] Cache miss: addr = 080
1585 [MEM] Mem hit: addr = 080, data = 80
1595 [L2] Cache Allocate: addr = 080 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1605 [L1] Cache Allocate: addr = 081 data = 8f8e8d8c8b8a89888786858483828180
1605 [L1] Cache hit from L2: addr = 081, data = 81
1605 [TEST] CPU read @0x082
1615 [L1] Cache hit: addr = 082, data = 82
1615 [TEST] CPU read @0x083
1625 [L1] Cache hit: addr = 083, data = 83
1625 [TEST] CPU read @0x084
1635 [L1] Cache hit: addr = 084, data = 84
1635 [TEST] CPU read @0x085
1645 [L1] Cache hit: addr = 085, data = 85
1645 [TEST] CPU read @0x086
1655 [L1] Cache hit: addr = 086, data = 86
1655 [TEST] CPU read @0x087
1665 [L1] Cache hit: addr = 087, data = 87
1665 [TEST] CPU read @0x088
1675 [L1] Cache hit: addr = 088, data = 88
1675 [TEST] CPU read @0x089
1685 [L1] Cache hit: addr = 089, data = 89
1685 [TEST] CPU read @0x08a
1695 [L1] Cache hit: addr = 08a, data = 8a
1695 [TEST] CPU read @0x08b
1705 [L1] Cache hit: addr = 08b, data = 8b
1705 [TEST] CPU read @0x08c
1715 [L1] Cache hit: addr = 08c, data = 8c
1715 [TEST] CPU read @0x08d
1725 [L1] Cache hit: addr = 08d, data = 8d
1725 [TEST] CPU read @0x08e
1735 [L1] Cache hit: addr = 08e, data = 8e
1735 [TEST] CPU read @0x08f
1745 [L1] Cache hit: addr = 08f, data = 8f
1745 [TEST] CPU read @0x090
1755 [L1] Cache miss: addr = 090
1755 [TEST] CPU read @0x091
1775 [L2] Cache hit: addr = 090, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1785 [L1] Cache Allocate: addr = 091 data = 8f8e8d8c8b8a89888786858483828180
1785 [L1] Cache hit from L2: addr = 091, data = 81
1785 [TEST] CPU read @0x092
1795 [L1] Cache hit: addr = 092, data = 82
1795 [TEST] CPU read @0x093
1805 [L1] Cache hit: addr = 093, data = 83
1805 [TEST] CPU read @0x094
1815 [L1] Cache hit: addr = 094, data = 84
1815 [TEST] CPU read @0x095
1825 [L1] Cache hit: addr = 095, data = 85
1825 [TEST] CPU read @0x096
1835 [L1] Cache hit: addr = 096, data = 86
1835 [TEST] CPU read @0x097
1845 [L1] Cache hit: addr = 097, data = 87
1845 [TEST] CPU read @0x098
1855 [L1] Cache hit: addr = 098, data = 88
1855 [TEST] CPU read @0x099
1865 [L1] Cache hit: addr = 099, data = 89
1865 [TEST] CPU read @0x09a
1875 [L1] Cache hit: addr = 09a, data = 8a
1875 [TEST] CPU read @0x09b
1885 [L1] Cache hit: addr = 09b, data = 8b
1885 [TEST] CPU read @0x09c
1895 [L1] Cache hit: addr = 09c, data = 8c
1895 [TEST] CPU read @0x09d
1905 [L1] Cache hit: addr = 09d, data = 8d
1905 [TEST] CPU read @0x09e
1915 [L1] Cache hit: addr = 09e, data = 8e
1915 [TEST] CPU read @0x09f
1925 [L1] Cache hit: addr = 09f, data = 8f
1925 [TEST] CPU read @0x0a0
1935 [L1] Cache miss: addr = 0a0
1935 [TEST] CPU read @0x0a1
1955 [L2] Cache miss: addr = 0a0
1965 [MEM] Mem hit: addr = 0a0, data = a0
1975 [L2] Cache Allocate: addr = 0a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1985 [L1] Cache Allocate: addr = 0a1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1985 [L1] Cache hit from L2: addr = 0a1, data = a1
1985 [TEST] CPU read @0x0a2
1995 [L1] Cache hit: addr = 0a2, data = a2
1995 [TEST] CPU read @0x0a3
2005 [L1] Cache hit: addr = 0a3, data = a3
2005 [TEST] CPU read @0x0a4
2015 [L1] Cache hit: addr = 0a4, data = a4
2015 [TEST] CPU read @0x0a5
2025 [L1] Cache hit: addr = 0a5, data = a5
2025 [TEST] CPU read @0x0a6
2035 [L1] Cache hit: addr = 0a6, data = a6
2035 [TEST] CPU read @0x0a7
2045 [L1] Cache hit: addr = 0a7, data = a7
2045 [TEST] CPU read @0x0a8
2055 [L1] Cache hit: addr = 0a8, data = a8
2055 [TEST] CPU read @0x0a9
2065 [L1] Cache hit: addr = 0a9, data = a9
2065 [TEST] CPU read @0x0aa
2075 [L1] Cache hit: addr = 0aa, data = aa
2075 [TEST] CPU read @0x0ab
2085 [L1] Cache hit: addr = 0ab, data = ab
2085 [TEST] CPU read @0x0ac
2095 [L1] Cache hit: addr = 0ac, data = ac
2095 [TEST] CPU read @0x0ad
2105 [L1] Cache hit: addr = 0ad, data = ad
2105 [TEST] CPU read @0x0ae
2115 [L1] Cache hit: addr = 0ae, data = ae
2115 [TEST] CPU read @0x0af
2125 [L1] Cache hit: addr = 0af, data = af
2125 [TEST] CPU read @0x0b0
2135 [L1] Cache miss: addr = 0b0
2135 [TEST] CPU read @0x0b1
2155 [L2] Cache hit: addr = 0b0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2165 [L1] Cache Allocate: addr = 0b1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2165 [L1] Cache hit from L2: addr = 0b1, data = a1
2165 [TEST] CPU read @0x0b2
2175 [L1] Cache hit: addr = 0b2, data = a2
2175 [TEST] CPU read @0x0b3
2185 [L1] Cache hit: addr = 0b3, data = a3
2185 [TEST] CPU read @0x0b4
2195 [L1] Cache hit: addr = 0b4, data = a4
2195 [TEST] CPU read @0x0b5
2205 [L1] Cache hit: addr = 0b5, data = a5
2205 [TEST] CPU read @0x0b6
2215 [L1] Cache hit: addr = 0b6, data = a6
2215 [TEST] CPU read @0x0b7
2225 [L1] Cache hit: addr = 0b7, data = a7
2225 [TEST] CPU read @0x0b8
2235 [L1] Cache hit: addr = 0b8, data = a8
2235 [TEST] CPU read @0x0b9
2245 [L1] Cache hit: addr = 0b9, data = a9
2245 [TEST] CPU read @0x0ba
2255 [L1] Cache hit: addr = 0ba, data = aa
2255 [TEST] CPU read @0x0bb
2265 [L1] Cache hit: addr = 0bb, data = ab
2265 [TEST] CPU read @0x0bc
2275 [L1] Cache hit: addr = 0bc, data = ac
2275 [TEST] CPU read @0x0bd
2285 [L1] Cache hit: addr = 0bd, data = ad
2285 [TEST] CPU read @0x0be
2295 [L1] Cache hit: addr = 0be, data = ae
2295 [TEST] CPU read @0x0bf
2305 [L1] Cache hit: addr = 0bf, data = af
2305 [TEST] CPU read @0x0c0
2315 [L1] Cache miss: addr = 0c0
2315 [TEST] CPU read @0x0c1
2335 [L2] Cache miss: addr = 0c0
2345 [MEM] Mem hit: addr = 0c0, data = c0
2355 [L2] Cache Allocate: addr = 0c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2365 [L1] Cache Allocate: addr = 0c1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2365 [L1] Cache hit from L2: addr = 0c1, data = c1
2365 [TEST] CPU read @0x0c2
2375 [L1] Cache hit: addr = 0c2, data = c2
2375 [TEST] CPU read @0x0c3
2385 [L1] Cache hit: addr = 0c3, data = c3
2385 [TEST] CPU read @0x0c4
2395 [L1] Cache hit: addr = 0c4, data = c4
2395 [TEST] CPU read @0x0c5
2405 [L1] Cache hit: addr = 0c5, data = c5
2405 [TEST] CPU read @0x0c6
2415 [L1] Cache hit: addr = 0c6, data = c6
2415 [TEST] CPU read @0x0c7
2425 [L1] Cache hit: addr = 0c7, data = c7
2425 [TEST] CPU read @0x0c8
2435 [L1] Cache hit: addr = 0c8, data = c8
2435 [TEST] CPU read @0x0c9
2445 [L1] Cache hit: addr = 0c9, data = c9
2445 [TEST] CPU read @0x0ca
2455 [L1] Cache hit: addr = 0ca, data = ca
2455 [TEST] CPU read @0x0cb
2465 [L1] Cache hit: addr = 0cb, data = cb
2465 [TEST] CPU read @0x0cc
2475 [L1] Cache hit: addr = 0cc, data = cc
2475 [TEST] CPU read @0x0cd
2485 [L1] Cache hit: addr = 0cd, data = cd
2485 [TEST] CPU read @0x0ce
2495 [L1] Cache hit: addr = 0ce, data = ce
2495 [TEST] CPU read @0x0cf
2505 [L1] Cache hit: addr = 0cf, data = cf
2505 [TEST] CPU read @0x0d0
2515 [L1] Cache miss: addr = 0d0
2515 [TEST] CPU read @0x0d1
2535 [L2] Cache hit: addr = 0d0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2545 [L1] Cache Allocate: addr = 0d1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2545 [L1] Cache hit from L2: addr = 0d1, data = c1
2545 [TEST] CPU read @0x0d2
2555 [L1] Cache hit: addr = 0d2, data = c2
2555 [TEST] CPU read @0x0d3
2565 [L1] Cache hit: addr = 0d3, data = c3
2565 [TEST] CPU read @0x0d4
2575 [L1] Cache hit: addr = 0d4, data = c4
2575 [TEST] CPU read @0x0d5
2585 [L1] Cache hit: addr = 0d5, data = c5
2585 [TEST] CPU read @0x0d6
2595 [L1] Cache hit: addr = 0d6, data = c6
2595 [TEST] CPU read @0x0d7
2605 [L1] Cache hit: addr = 0d7, data = c7
2605 [TEST] CPU read @0x0d8
2615 [L1] Cache hit: addr = 0d8, data = c8
2615 [TEST] CPU read @0x0d9
2625 [L1] Cache hit: addr = 0d9, data = c9
2625 [TEST] CPU read @0x0da
2635 [L1] Cache hit: addr = 0da, data = ca
2635 [TEST] CPU read @0x0db
2645 [L1] Cache hit: addr = 0db, data = cb
2645 [TEST] CPU read @0x0dc
2655 [L1] Cache hit: addr = 0dc, data = cc
2655 [TEST] CPU read @0x0dd
2665 [L1] Cache hit: addr = 0dd, data = cd
2665 [TEST] CPU read @0x0de
2675 [L1] Cache hit: addr = 0de, data = ce
2675 [TEST] CPU read @0x0df
2685 [L1] Cache hit: addr = 0df, data = cf
2685 [TEST] CPU read @0x0e0
2695 [L1] Cache miss: addr = 0e0
2695 [TEST] CPU read @0x0e1
2715 [L2] Cache miss: addr = 0e0
2725 [MEM] Mem hit: addr = 0e0, data = e0
2735 [L2] Cache Allocate: addr = 0e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2745 [L1] Cache Allocate: addr = 0e1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2745 [L1] Cache hit from L2: addr = 0e1, data = e1
2745 [TEST] CPU read @0x0e2
2755 [L1] Cache hit: addr = 0e2, data = e2
2755 [TEST] CPU read @0x0e3
2765 [L1] Cache hit: addr = 0e3, data = e3
2765 [TEST] CPU read @0x0e4
2775 [L1] Cache hit: addr = 0e4, data = e4
2775 [TEST] CPU read @0x0e5
2785 [L1] Cache hit: addr = 0e5, data = e5
2785 [TEST] CPU read @0x0e6
2795 [L1] Cache hit: addr = 0e6, data = e6
2795 [TEST] CPU read @0x0e7
2805 [L1] Cache hit: addr = 0e7, data = e7
2805 [TEST] CPU read @0x0e8
2815 [L1] Cache hit: addr = 0e8, data = e8
2815 [TEST] CPU read @0x0e9
2825 [L1] Cache hit: addr = 0e9, data = e9
2825 [TEST] CPU read @0x0ea
2835 [L1] Cache hit: addr = 0ea, data = ea
2835 [TEST] CPU read @0x0eb
2845 [L1] Cache hit: addr = 0eb, data = eb
2845 [TEST] CPU read @0x0ec
2855 [L1] Cache hit: addr = 0ec, data = ec
2855 [TEST] CPU read @0x0ed
2865 [L1] Cache hit: addr = 0ed, data = ed
2865 [TEST] CPU read @0x0ee
2875 [L1] Cache hit: addr = 0ee, data = ee
2875 [TEST] CPU read @0x0ef
2885 [L1] Cache hit: addr = 0ef, data = ef
2885 [TEST] CPU read @0x0f0
2895 [L1] Cache miss: addr = 0f0
2895 [TEST] CPU read @0x0f1
2915 [L2] Cache hit: addr = 0f0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2925 [L1] Cache Allocate: addr = 0f1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2925 [L1] Cache hit from L2: addr = 0f1, data = e1
2925 [TEST] CPU read @0x0f2
2935 [L1] Cache hit: addr = 0f2, data = e2
2935 [TEST] CPU read @0x0f3
2945 [L1] Cache hit: addr = 0f3, data = e3
2945 [TEST] CPU read @0x0f4
2955 [L1] Cache hit: addr = 0f4, data = e4
2955 [TEST] CPU read @0x0f5
2965 [L1] Cache hit: addr = 0f5, data = e5
2965 [TEST] CPU read @0x0f6
2975 [L1] Cache hit: addr = 0f6, data = e6
2975 [TEST] CPU read @0x0f7
2985 [L1] Cache hit: addr = 0f7, data = e7
2985 [TEST] CPU read @0x0f8
2995 [L1] Cache hit: addr = 0f8, data = e8
2995 [TEST] CPU read @0x0f9
3005 [L1] Cache hit: addr = 0f9, data = e9
3005 [TEST] CPU read @0x0fa
3015 [L1] Cache hit: addr = 0fa, data = ea
3015 [TEST] CPU read @0x0fb
3025 [L1] Cache hit: addr = 0fb, data = eb
3025 [TEST] CPU read @0x0fc
3035 [L1] Cache hit: addr = 0fc, data = ec
3035 [TEST] CPU read @0x0fd
3045 [L1] Cache hit: addr = 0fd, data = ed
3045 [TEST] CPU read @0x0fe
3055 [L1] Cache hit: addr = 0fe, data = ee
3055 [TEST] CPU read @0x0ff
3065 [L1] Cache hit: addr = 0ff, data = ef
3065 [TEST] CPU read @0x100
3075 [L1] Cache miss: addr = 100
3075 [TEST] CPU read @0x101
3095 [L2] Cache miss: addr = 100
3105 [MEM] Mem hit: addr = 100, data = 00
3115 [L2] Cache Allocate: addr = 100 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3125 [L1] Cache Allocate: addr = 101 data = 0f0e0d0c0b0a09080706050403020100
3125 [L1] Cache hit from L2: addr = 101, data = 01
3125 [TEST] CPU read @0x102
3135 [L1] Cache hit: addr = 102, data = 02
3135 [TEST] CPU read @0x103
3145 [L1] Cache hit: addr = 103, data = 03
3145 [TEST] CPU read @0x104
3155 [L1] Cache hit: addr = 104, data = 04
3155 [TEST] CPU read @0x105
3165 [L1] Cache hit: addr = 105, data = 05
3165 [TEST] CPU read @0x106
3175 [L1] Cache hit: addr = 106, data = 06
3175 [TEST] CPU read @0x107
3185 [L1] Cache hit: addr = 107, data = 07
3185 [TEST] CPU read @0x108
3195 [L1] Cache hit: addr = 108, data = 08
3195 [TEST] CPU read @0x109
3205 [L1] Cache hit: addr = 109, data = 09
3205 [TEST] CPU read @0x10a
3215 [L1] Cache hit: addr = 10a, data = 0a
3215 [TEST] CPU read @0x10b
3225 [L1] Cache hit: addr = 10b, data = 0b
3225 [TEST] CPU read @0x10c
3235 [L1] Cache hit: addr = 10c, data = 0c
3235 [TEST] CPU read @0x10d
3245 [L1] Cache hit: addr = 10d, data = 0d
3245 [TEST] CPU read @0x10e
3255 [L1] Cache hit: addr = 10e, data = 0e
3255 [TEST] CPU read @0x10f
3265 [L1] Cache hit: addr = 10f, data = 0f
3265 [TEST] CPU read @0x110
3275 [L1] Cache miss: addr = 110
3275 [TEST] CPU read @0x111
3295 [L2] Cache hit: addr = 110, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3305 [L1] Cache Allocate: addr = 111 data = 0f0e0d0c0b0a09080706050403020100
3305 [L1] Cache hit from L2: addr = 111, data = 01
3305 [TEST] CPU read @0x112
3315 [L1] Cache hit: addr = 112, data = 02
3315 [TEST] CPU read @0x113
3325 [L1] Cache hit: addr = 113, data = 03
3325 [TEST] CPU read @0x114
3335 [L1] Cache hit: addr = 114, data = 04
3335 [TEST] CPU read @0x115
3345 [L1] Cache hit: addr = 115, data = 05
3345 [TEST] CPU read @0x116
3355 [L1] Cache hit: addr = 116, data = 06
3355 [TEST] CPU read @0x117
3365 [L1] Cache hit: addr = 117, data = 07
3365 [TEST] CPU read @0x118
3375 [L1] Cache hit: addr = 118, data = 08
3375 [TEST] CPU read @0x119
3385 [L1] Cache hit: addr = 119, data = 09
3385 [TEST] CPU read @0x11a
3395 [L1] Cache hit: addr = 11a, data = 0a
3395 [TEST] CPU read @0x11b
3405 [L1] Cache hit: addr = 11b, data = 0b
3405 [TEST] CPU read @0x11c
3415 [L1] Cache hit: addr = 11c, data = 0c
3415 [TEST] CPU read @0x11d
3425 [L1] Cache hit: addr = 11d, data = 0d
3425 [TEST] CPU read @0x11e
3435 [L1] Cache hit: addr = 11e, data = 0e
3435 [TEST] CPU read @0x11f
3445 [L1] Cache hit: addr = 11f, data = 0f
3445 [TEST] CPU read @0x120
3455 [L1] Cache miss: addr = 120
3455 [TEST] CPU read @0x121
3475 [L2] Cache miss: addr = 120
3485 [MEM] Mem hit: addr = 120, data = 20
3495 [L2] Cache Allocate: addr = 120 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3505 [L1] Cache Allocate: addr = 121 data = 2f2e2d2c2b2a29282726252423222120
3505 [L1] Cache hit from L2: addr = 121, data = 21
3505 [TEST] CPU read @0x122
3515 [L1] Cache hit: addr = 122, data = 22
3515 [TEST] CPU read @0x123
3525 [L1] Cache hit: addr = 123, data = 23
3525 [TEST] CPU read @0x124
3535 [L1] Cache hit: addr = 124, data = 24
3535 [TEST] CPU read @0x125
3545 [L1] Cache hit: addr = 125, data = 25
3545 [TEST] CPU read @0x126
3555 [L1] Cache hit: addr = 126, data = 26
3555 [TEST] CPU read @0x127
3565 [L1] Cache hit: addr = 127, data = 27
3565 [TEST] CPU read @0x128
3575 [L1] Cache hit: addr = 128, data = 28
3575 [TEST] CPU read @0x129
3585 [L1] Cache hit: addr = 129, data = 29
3585 [TEST] CPU read @0x12a
3595 [L1] Cache hit: addr = 12a, data = 2a
3595 [TEST] CPU read @0x12b
3605 [L1] Cache hit: addr = 12b, data = 2b
3605 [TEST] CPU read @0x12c
3615 [L1] Cache hit: addr = 12c, data = 2c
3615 [TEST] CPU read @0x12d
3625 [L1] Cache hit: addr = 12d, data = 2d
3625 [TEST] CPU read @0x12e
3635 [L1] Cache hit: addr = 12e, data = 2e
3635 [TEST] CPU read @0x12f
3645 [L1] Cache hit: addr = 12f, data = 2f
3645 [TEST] CPU read @0x130
3655 [L1] Cache miss: addr = 130
3655 [TEST] CPU read @0x131
3675 [L2] Cache hit: addr = 130, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3685 [L1] Cache Allocate: addr = 131 data = 2f2e2d2c2b2a29282726252423222120
3685 [L1] Cache hit from L2: addr = 131, data = 21
3685 [TEST] CPU read @0x132
3695 [L1] Cache hit: addr = 132, data = 22
3695 [TEST] CPU read @0x133
3705 [L1] Cache hit: addr = 133, data = 23
3705 [TEST] CPU read @0x134
3715 [L1] Cache hit: addr = 134, data = 24
3715 [TEST] CPU read @0x135
3725 [L1] Cache hit: addr = 135, data = 25
3725 [TEST] CPU read @0x136
3735 [L1] Cache hit: addr = 136, data = 26
3735 [TEST] CPU read @0x137
3745 [L1] Cache hit: addr = 137, data = 27
3745 [TEST] CPU read @0x138
3755 [L1] Cache hit: addr = 138, data = 28
3755 [TEST] CPU read @0x139
3765 [L1] Cache hit: addr = 139, data = 29
3765 [TEST] CPU read @0x13a
3775 [L1] Cache hit: addr = 13a, data = 2a
3775 [TEST] CPU read @0x13b
3785 [L1] Cache hit: addr = 13b, data = 2b
3785 [TEST] CPU read @0x13c
3795 [L1] Cache hit: addr = 13c, data = 2c
3795 [TEST] CPU read @0x13d
3805 [L1] Cache hit: addr = 13d, data = 2d
3805 [TEST] CPU read @0x13e
3815 [L1] Cache hit: addr = 13e, data = 2e
3815 [TEST] CPU read @0x13f
3825 [L1] Cache hit: addr = 13f, data = 2f
3825 [TEST] CPU read @0x140
3835 [L1] Cache miss: addr = 140
3835 [TEST] CPU read @0x141
3855 [L2] Cache miss: addr = 140
3865 [MEM] Mem hit: addr = 140, data = 40
3875 [L2] Cache Allocate: addr = 140 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3885 [L1] Cache Allocate: addr = 141 data = 4f4e4d4c4b4a49484746454443424140
3885 [L1] Cache hit from L2: addr = 141, data = 41
3885 [TEST] CPU read @0x142
3895 [L1] Cache hit: addr = 142, data = 42
3895 [TEST] CPU read @0x143
3905 [L1] Cache hit: addr = 143, data = 43
3905 [TEST] CPU read @0x144
3915 [L1] Cache hit: addr = 144, data = 44
3915 [TEST] CPU read @0x145
3925 [L1] Cache hit: addr = 145, data = 45
3925 [TEST] CPU read @0x146
3935 [L1] Cache hit: addr = 146, data = 46
3935 [TEST] CPU read @0x147
3945 [L1] Cache hit: addr = 147, data = 47
3945 [TEST] CPU read @0x148
3955 [L1] Cache hit: addr = 148, data = 48
3955 [TEST] CPU read @0x149
3965 [L1] Cache hit: addr = 149, data = 49
3965 [TEST] CPU read @0x14a
3975 [L1] Cache hit: addr = 14a, data = 4a
3975 [TEST] CPU read @0x14b
3985 [L1] Cache hit: addr = 14b, data = 4b
3985 [TEST] CPU read @0x14c
3995 [L1] Cache hit: addr = 14c, data = 4c
3995 [TEST] CPU read @0x14d
4005 [L1] Cache hit: addr = 14d, data = 4d
4005 [TEST] CPU read @0x14e
4015 [L1] Cache hit: addr = 14e, data = 4e
4015 [TEST] CPU read @0x14f
4025 [L1] Cache hit: addr = 14f, data = 4f
4025 [TEST] CPU read @0x150
4035 [L1] Cache miss: addr = 150
4035 [TEST] CPU read @0x151
4055 [L2] Cache hit: addr = 150, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4065 [L1] Cache Allocate: addr = 151 data = 4f4e4d4c4b4a49484746454443424140
4065 [L1] Cache hit from L2: addr = 151, data = 41
4065 [TEST] CPU read @0x152
4075 [L1] Cache hit: addr = 152, data = 42
4075 [TEST] CPU read @0x153
4085 [L1] Cache hit: addr = 153, data = 43
4085 [TEST] CPU read @0x154
4095 [L1] Cache hit: addr = 154, data = 44
4095 [TEST] CPU read @0x155
4105 [L1] Cache hit: addr = 155, data = 45
4105 [TEST] CPU read @0x156
4115 [L1] Cache hit: addr = 156, data = 46
4115 [TEST] CPU read @0x157
4125 [L1] Cache hit: addr = 157, data = 47
4125 [TEST] CPU read @0x158
4135 [L1] Cache hit: addr = 158, data = 48
4135 [TEST] CPU read @0x159
4145 [L1] Cache hit: addr = 159, data = 49
4145 [TEST] CPU read @0x15a
4155 [L1] Cache hit: addr = 15a, data = 4a
4155 [TEST] CPU read @0x15b
4165 [L1] Cache hit: addr = 15b, data = 4b
4165 [TEST] CPU read @0x15c
4175 [L1] Cache hit: addr = 15c, data = 4c
4175 [TEST] CPU read @0x15d
4185 [L1] Cache hit: addr = 15d, data = 4d
4185 [TEST] CPU read @0x15e
4195 [L1] Cache hit: addr = 15e, data = 4e
4195 [TEST] CPU read @0x15f
4205 [L1] Cache hit: addr = 15f, data = 4f
4205 [TEST] CPU read @0x160
4215 [L1] Cache miss: addr = 160
4215 [TEST] CPU read @0x161
4235 [L2] Cache miss: addr = 160
4245 [MEM] Mem hit: addr = 160, data = 60
4255 [L2] Cache Allocate: addr = 160 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4265 [L1] Cache Allocate: addr = 161 data = 6f6e6d6c6b6a69686766656463626160
4265 [L1] Cache hit from L2: addr = 161, data = 61
4265 [TEST] CPU read @0x162
4275 [L1] Cache hit: addr = 162, data = 62
4275 [TEST] CPU read @0x163
4285 [L1] Cache hit: addr = 163, data = 63
4285 [TEST] CPU read @0x164
4295 [L1] Cache hit: addr = 164, data = 64
4295 [TEST] CPU read @0x165
4305 [L1] Cache hit: addr = 165, data = 65
4305 [TEST] CPU read @0x166
4315 [L1] Cache hit: addr = 166, data = 66
4315 [TEST] CPU read @0x167
4325 [L1] Cache hit: addr = 167, data = 67
4325 [TEST] CPU read @0x168
4335 [L1] Cache hit: addr = 168, data = 68
4335 [TEST] CPU read @0x169
4345 [L1] Cache hit: addr = 169, data = 69
4345 [TEST] CPU read @0x16a
4355 [L1] Cache hit: addr = 16a, data = 6a
4355 [TEST] CPU read @0x16b
4365 [L1] Cache hit: addr = 16b, data = 6b
4365 [TEST] CPU read @0x16c
4375 [L1] Cache hit: addr = 16c, data = 6c
4375 [TEST] CPU read @0x16d
4385 [L1] Cache hit: addr = 16d, data = 6d
4385 [TEST] CPU read @0x16e
4395 [L1] Cache hit: addr = 16e, data = 6e
4395 [TEST] CPU read @0x16f
4405 [L1] Cache hit: addr = 16f, data = 6f
4405 [TEST] CPU read @0x170
4415 [L1] Cache miss: addr = 170
4415 [TEST] CPU read @0x171
4435 [L2] Cache hit: addr = 170, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4445 [L1] Cache Allocate: addr = 171 data = 6f6e6d6c6b6a69686766656463626160
4445 [L1] Cache hit from L2: addr = 171, data = 61
4445 [TEST] CPU read @0x172
4455 [L1] Cache hit: addr = 172, data = 62
4455 [TEST] CPU read @0x173
4465 [L1] Cache hit: addr = 173, data = 63
4465 [TEST] CPU read @0x174
4475 [L1] Cache hit: addr = 174, data = 64
4475 [TEST] CPU read @0x175
4485 [L1] Cache hit: addr = 175, data = 65
4485 [TEST] CPU read @0x176
4495 [L1] Cache hit: addr = 176, data = 66
4495 [TEST] CPU read @0x177
4505 [L1] Cache hit: addr = 177, data = 67
4505 [TEST] CPU read @0x178
4515 [L1] Cache hit: addr = 178, data = 68
4515 [TEST] CPU read @0x179
4525 [L1] Cache hit: addr = 179, data = 69
4525 [TEST] CPU read @0x17a
4535 [L1] Cache hit: addr = 17a, data = 6a
4535 [TEST] CPU read @0x17b
4545 [L1] Cache hit: addr = 17b, data = 6b
4545 [TEST] CPU read @0x17c
4555 [L1] Cache hit: addr = 17c, data = 6c
4555 [TEST] CPU read @0x17d
4565 [L1] Cache hit: addr = 17d, data = 6d
4565 [TEST] CPU read @0x17e
4575 [L1] Cache hit: addr = 17e, data = 6e
4575 [TEST] CPU read @0x17f
4585 [L1] Cache hit: addr = 17f, data = 6f
4585 [TEST] CPU read @0x180
4595 [L1] Cache miss: addr = 180
4595 [TEST] CPU read @0x181
4615 [L2] Cache miss: addr = 180
4625 [MEM] Mem hit: addr = 180, data = 80
4635 [L2] Cache Allocate: addr = 180 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4645 [L1] Cache Allocate: addr = 181 data = 8f8e8d8c8b8a89888786858483828180
4645 [L1] Cache hit from L2: addr = 181, data = 81
4645 [TEST] CPU read @0x182
4655 [L1] Cache hit: addr = 182, data = 82
4655 [TEST] CPU read @0x183
4665 [L1] Cache hit: addr = 183, data = 83
4665 [TEST] CPU read @0x184
4675 [L1] Cache hit: addr = 184, data = 84
4675 [TEST] CPU read @0x185
4685 [L1] Cache hit: addr = 185, data = 85
4685 [TEST] CPU read @0x186
4695 [L1] Cache hit: addr = 186, data = 86
4695 [TEST] CPU read @0x187
4705 [L1] Cache hit: addr = 187, data = 87
4705 [TEST] CPU read @0x188
4715 [L1] Cache hit: addr = 188, data = 88
4715 [TEST] CPU read @0x189
4725 [L1] Cache hit: addr = 189, data = 89
4725 [TEST] CPU read @0x18a
4735 [L1] Cache hit: addr = 18a, data = 8a
4735 [TEST] CPU read @0x18b
4745 [L1] Cache hit: addr = 18b, data = 8b
4745 [TEST] CPU read @0x18c
4755 [L1] Cache hit: addr = 18c, data = 8c
4755 [TEST] CPU read @0x18d
4765 [L1] Cache hit: addr = 18d, data = 8d
4765 [TEST] CPU read @0x18e
4775 [L1] Cache hit: addr = 18e, data = 8e
4775 [TEST] CPU read @0x18f
4785 [L1] Cache hit: addr = 18f, data = 8f
4785 [TEST] CPU read @0x190
4795 [L1] Cache miss: addr = 190
4795 [TEST] CPU read @0x191
4815 [L2] Cache hit: addr = 190, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4825 [L1] Cache Allocate: addr = 191 data = 8f8e8d8c8b8a89888786858483828180
4825 [L1] Cache hit from L2: addr = 191, data = 81
4825 [TEST] CPU read @0x192
4835 [L1] Cache hit: addr = 192, data = 82
4835 [TEST] CPU read @0x193
4845 [L1] Cache hit: addr = 193, data = 83
4845 [TEST] CPU read @0x194
4855 [L1] Cache hit: addr = 194, data = 84
4855 [TEST] CPU read @0x195
4865 [L1] Cache hit: addr = 195, data = 85
4865 [TEST] CPU read @0x196
4875 [L1] Cache hit: addr = 196, data = 86
4875 [TEST] CPU read @0x197
4885 [L1] Cache hit: addr = 197, data = 87
4885 [TEST] CPU read @0x198
4895 [L1] Cache hit: addr = 198, data = 88
4895 [TEST] CPU read @0x199
4905 [L1] Cache hit: addr = 199, data = 89
4905 [TEST] CPU read @0x19a
4915 [L1] Cache hit: addr = 19a, data = 8a
4915 [TEST] CPU read @0x19b
4925 [L1] Cache hit: addr = 19b, data = 8b
4925 [TEST] CPU read @0x19c
4935 [L1] Cache hit: addr = 19c, data = 8c
4935 [TEST] CPU read @0x19d
4945 [L1] Cache hit: addr = 19d, data = 8d
4945 [TEST] CPU read @0x19e
4955 [L1] Cache hit: addr = 19e, data = 8e
4955 [TEST] CPU read @0x19f
4965 [L1] Cache hit: addr = 19f, data = 8f
4965 [TEST] CPU read @0x1a0
4975 [L1] Cache miss: addr = 1a0
4975 [TEST] CPU read @0x1a1
4995 [L2] Cache miss: addr = 1a0
5005 [MEM] Mem hit: addr = 1a0, data = a0
5015 [L2] Cache Allocate: addr = 1a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5025 [L1] Cache Allocate: addr = 1a1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5025 [L1] Cache hit from L2: addr = 1a1, data = a1
5025 [TEST] CPU read @0x1a2
5035 [L1] Cache hit: addr = 1a2, data = a2
5035 [TEST] CPU read @0x1a3
5045 [L1] Cache hit: addr = 1a3, data = a3
5045 [TEST] CPU read @0x1a4
5055 [L1] Cache hit: addr = 1a4, data = a4
5055 [TEST] CPU read @0x1a5
5065 [L1] Cache hit: addr = 1a5, data = a5
5065 [TEST] CPU read @0x1a6
5075 [L1] Cache hit: addr = 1a6, data = a6
5075 [TEST] CPU read @0x1a7
5085 [L1] Cache hit: addr = 1a7, data = a7
5085 [TEST] CPU read @0x1a8
5095 [L1] Cache hit: addr = 1a8, data = a8
5095 [TEST] CPU read @0x1a9
5105 [L1] Cache hit: addr = 1a9, data = a9
5105 [TEST] CPU read @0x1aa
5115 [L1] Cache hit: addr = 1aa, data = aa
5115 [TEST] CPU read @0x1ab
5125 [L1] Cache hit: addr = 1ab, data = ab
5125 [TEST] CPU read @0x1ac
5135 [L1] Cache hit: addr = 1ac, data = ac
5135 [TEST] CPU read @0x1ad
5145 [L1] Cache hit: addr = 1ad, data = ad
5145 [TEST] CPU read @0x1ae
5155 [L1] Cache hit: addr = 1ae, data = ae
5155 [TEST] CPU read @0x1af
5165 [L1] Cache hit: addr = 1af, data = af
5165 [TEST] CPU read @0x1b0
5175 [L1] Cache miss: addr = 1b0
5175 [TEST] CPU read @0x1b1
5195 [L2] Cache hit: addr = 1b0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5205 [L1] Cache Allocate: addr = 1b1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5205 [L1] Cache hit from L2: addr = 1b1, data = a1
5205 [TEST] CPU read @0x1b2
5215 [L1] Cache hit: addr = 1b2, data = a2
5215 [TEST] CPU read @0x1b3
5225 [L1] Cache hit: addr = 1b3, data = a3
5225 [TEST] CPU read @0x1b4
5235 [L1] Cache hit: addr = 1b4, data = a4
5235 [TEST] CPU read @0x1b5
5245 [L1] Cache hit: addr = 1b5, data = a5
5245 [TEST] CPU read @0x1b6
5255 [L1] Cache hit: addr = 1b6, data = a6
5255 [TEST] CPU read @0x1b7
5265 [L1] Cache hit: addr = 1b7, data = a7
5265 [TEST] CPU read @0x1b8
5275 [L1] Cache hit: addr = 1b8, data = a8
5275 [TEST] CPU read @0x1b9
5285 [L1] Cache hit: addr = 1b9, data = a9
5285 [TEST] CPU read @0x1ba
5295 [L1] Cache hit: addr = 1ba, data = aa
5295 [TEST] CPU read @0x1bb
5305 [L1] Cache hit: addr = 1bb, data = ab
5305 [TEST] CPU read @0x1bc
5315 [L1] Cache hit: addr = 1bc, data = ac
5315 [TEST] CPU read @0x1bd
5325 [L1] Cache hit: addr = 1bd, data = ad
5325 [TEST] CPU read @0x1be
5335 [L1] Cache hit: addr = 1be, data = ae
5335 [TEST] CPU read @0x1bf
5345 [L1] Cache hit: addr = 1bf, data = af
5345 [TEST] CPU read @0x1c0
5355 [L1] Cache miss: addr = 1c0
5355 [TEST] CPU read @0x1c1
5375 [L2] Cache miss: addr = 1c0
5385 [MEM] Mem hit: addr = 1c0, data = c0
5395 [L2] Cache Allocate: addr = 1c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5405 [L1] Cache Allocate: addr = 1c1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5405 [L1] Cache hit from L2: addr = 1c1, data = c1
5405 [TEST] CPU read @0x1c2
5415 [L1] Cache hit: addr = 1c2, data = c2
5415 [TEST] CPU read @0x1c3
5425 [L1] Cache hit: addr = 1c3, data = c3
5425 [TEST] CPU read @0x1c4
5435 [L1] Cache hit: addr = 1c4, data = c4
5435 [TEST] CPU read @0x1c5
5445 [L1] Cache hit: addr = 1c5, data = c5
5445 [TEST] CPU read @0x1c6
5455 [L1] Cache hit: addr = 1c6, data = c6
5455 [TEST] CPU read @0x1c7
5465 [L1] Cache hit: addr = 1c7, data = c7
5465 [TEST] CPU read @0x1c8
5475 [L1] Cache hit: addr = 1c8, data = c8
5475 [TEST] CPU read @0x1c9
5485 [L1] Cache hit: addr = 1c9, data = c9
5485 [TEST] CPU read @0x1ca
5495 [L1] Cache hit: addr = 1ca, data = ca
5495 [TEST] CPU read @0x1cb
5505 [L1] Cache hit: addr = 1cb, data = cb
5505 [TEST] CPU read @0x1cc
5515 [L1] Cache hit: addr = 1cc, data = cc
5515 [TEST] CPU read @0x1cd
5525 [L1] Cache hit: addr = 1cd, data = cd
5525 [TEST] CPU read @0x1ce
5535 [L1] Cache hit: addr = 1ce, data = ce
5535 [TEST] CPU read @0x1cf
5545 [L1] Cache hit: addr = 1cf, data = cf
5545 [TEST] CPU read @0x1d0
5555 [L1] Cache miss: addr = 1d0
5555 [TEST] CPU read @0x1d1
5575 [L2] Cache hit: addr = 1d0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5585 [L1] Cache Allocate: addr = 1d1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5585 [L1] Cache hit from L2: addr = 1d1, data = c1
5585 [TEST] CPU read @0x1d2
5595 [L1] Cache hit: addr = 1d2, data = c2
5595 [TEST] CPU read @0x1d3
5605 [L1] Cache hit: addr = 1d3, data = c3
5605 [TEST] CPU read @0x1d4
5615 [L1] Cache hit: addr = 1d4, data = c4
5615 [TEST] CPU read @0x1d5
5625 [L1] Cache hit: addr = 1d5, data = c5
5625 [TEST] CPU read @0x1d6
5635 [L1] Cache hit: addr = 1d6, data = c6
5635 [TEST] CPU read @0x1d7
5645 [L1] Cache hit: addr = 1d7, data = c7
5645 [TEST] CPU read @0x1d8
5655 [L1] Cache hit: addr = 1d8, data = c8
5655 [TEST] CPU read @0x1d9
5665 [L1] Cache hit: addr = 1d9, data = c9
5665 [TEST] CPU read @0x1da
5675 [L1] Cache hit: addr = 1da, data = ca
5675 [TEST] CPU read @0x1db
5685 [L1] Cache hit: addr = 1db, data = cb
5685 [TEST] CPU read @0x1dc
5695 [L1] Cache hit: addr = 1dc, data = cc
5695 [TEST] CPU read @0x1dd
5705 [L1] Cache hit: addr = 1dd, data = cd
5705 [TEST] CPU read @0x1de
5715 [L1] Cache hit: addr = 1de, data = ce
5715 [TEST] CPU read @0x1df
5725 [L1] Cache hit: addr = 1df, data = cf
5725 [TEST] CPU read @0x1e0
5735 [L1] Cache miss: addr = 1e0
5735 [TEST] CPU read @0x1e1
5755 [L2] Cache miss: addr = 1e0
5765 [MEM] Mem hit: addr = 1e0, data = e0
5775 [L2] Cache Allocate: addr = 1e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5785 [L1] Cache Allocate: addr = 1e1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5785 [L1] Cache hit from L2: addr = 1e1, data = e1
5785 [TEST] CPU read @0x1e2
5795 [L1] Cache hit: addr = 1e2, data = e2
5795 [TEST] CPU read @0x1e3
5805 [L1] Cache hit: addr = 1e3, data = e3
5805 [TEST] CPU read @0x1e4
5815 [L1] Cache hit: addr = 1e4, data = e4
5815 [TEST] CPU read @0x1e5
5825 [L1] Cache hit: addr = 1e5, data = e5
5825 [TEST] CPU read @0x1e6
5835 [L1] Cache hit: addr = 1e6, data = e6
5835 [TEST] CPU read @0x1e7
5845 [L1] Cache hit: addr = 1e7, data = e7
5845 [TEST] CPU read @0x1e8
5855 [L1] Cache hit: addr = 1e8, data = e8
5855 [TEST] CPU read @0x1e9
5865 [L1] Cache hit: addr = 1e9, data = e9
5865 [TEST] CPU read @0x1ea
5875 [L1] Cache hit: addr = 1ea, data = ea
5875 [TEST] CPU read @0x1eb
5885 [L1] Cache hit: addr = 1eb, data = eb
5885 [TEST] CPU read @0x1ec
5895 [L1] Cache hit: addr = 1ec, data = ec
5895 [TEST] CPU read @0x1ed
5905 [L1] Cache hit: addr = 1ed, data = ed
5905 [TEST] CPU read @0x1ee
5915 [L1] Cache hit: addr = 1ee, data = ee
5915 [TEST] CPU read @0x1ef
5925 [L1] Cache hit: addr = 1ef, data = ef
5925 [TEST] CPU read @0x1f0
5935 [L1] Cache miss: addr = 1f0
5935 [TEST] CPU read @0x1f1
5955 [L2] Cache hit: addr = 1f0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5965 [L1] Cache Allocate: addr = 1f1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5965 [L1] Cache hit from L2: addr = 1f1, data = e1
5965 [TEST] CPU read @0x1f2
5975 [L1] Cache hit: addr = 1f2, data = e2
5975 [TEST] CPU read @0x1f3
5985 [L1] Cache hit: addr = 1f3, data = e3
5985 [TEST] CPU read @0x1f4
5995 [L1] Cache hit: addr = 1f4, data = e4
5995 [TEST] CPU read @0x1f5
6005 [L1] Cache hit: addr = 1f5, data = e5
6005 [TEST] CPU read @0x1f6
6015 [L1] Cache hit: addr = 1f6, data = e6
6015 [TEST] CPU read @0x1f7
6025 [L1] Cache hit: addr = 1f7, data = e7
6025 [TEST] CPU read @0x1f8
6035 [L1] Cache hit: addr = 1f8, data = e8
6035 [TEST] CPU read @0x1f9
6045 [L1] Cache hit: addr = 1f9, data = e9
6045 [TEST] CPU read @0x1fa
6055 [L1] Cache hit: addr = 1fa, data = ea
6055 [TEST] CPU read @0x1fb
6065 [L1] Cache hit: addr = 1fb, data = eb
6065 [TEST] CPU read @0x1fc
6075 [L1] Cache hit: addr = 1fc, data = ec
6075 [TEST] CPU read @0x1fd
6085 [L1] Cache hit: addr = 1fd, data = ed
6085 [TEST] CPU read @0x1fe
6095 [L1] Cache hit: addr = 1fe, data = ee
6095 [TEST] CPU read @0x1ff
6105 [L1] Cache hit: addr = 1ff, data = ef
6105 [TEST] CPU read @0x200
6115 [L1] Cache miss: addr = 200
6115 [TEST] CPU read @0x201
6135 [L2] Cache miss: addr = 200
6145 [MEM] Mem hit: addr = 200, data = 00
6155 [L2] Cache Allocate: addr = 200 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6165 [L1] Cache Allocate: addr = 201 data = 0f0e0d0c0b0a09080706050403020100
6165 [L1] Cache hit from L2: addr = 201, data = 01
6165 [TEST] CPU read @0x202
6175 [L1] Cache hit: addr = 202, data = 02
6175 [TEST] CPU read @0x203
6185 [L1] Cache hit: addr = 203, data = 03
6185 [TEST] CPU read @0x204
6195 [L1] Cache hit: addr = 204, data = 04
6195 [TEST] CPU read @0x205
6205 [L1] Cache hit: addr = 205, data = 05
6205 [TEST] CPU read @0x206
6215 [L1] Cache hit: addr = 206, data = 06
6215 [TEST] CPU read @0x207
6225 [L1] Cache hit: addr = 207, data = 07
6225 [TEST] CPU read @0x208
6235 [L1] Cache hit: addr = 208, data = 08
6235 [TEST] CPU read @0x209
6245 [L1] Cache hit: addr = 209, data = 09
6245 [TEST] CPU read @0x20a
6255 [L1] Cache hit: addr = 20a, data = 0a
6255 [TEST] CPU read @0x20b
6265 [L1] Cache hit: addr = 20b, data = 0b
6265 [TEST] CPU read @0x20c
6275 [L1] Cache hit: addr = 20c, data = 0c
6275 [TEST] CPU read @0x20d
6285 [L1] Cache hit: addr = 20d, data = 0d
6285 [TEST] CPU read @0x20e
6295 [L1] Cache hit: addr = 20e, data = 0e
6295 [TEST] CPU read @0x20f
6305 [L1] Cache hit: addr = 20f, data = 0f
6305 [TEST] CPU read @0x210
6315 [L1] Cache miss: addr = 210
6315 [TEST] CPU read @0x211
6335 [L2] Cache hit: addr = 210, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6345 [L1] Cache Allocate: addr = 211 data = 0f0e0d0c0b0a09080706050403020100
6345 [L1] Cache hit from L2: addr = 211, data = 01
6345 [TEST] CPU read @0x212
6355 [L1] Cache hit: addr = 212, data = 02
6355 [TEST] CPU read @0x213
6365 [L1] Cache hit: addr = 213, data = 03
6365 [TEST] CPU read @0x214
6375 [L1] Cache hit: addr = 214, data = 04
6375 [TEST] CPU read @0x215
6385 [L1] Cache hit: addr = 215, data = 05
6385 [TEST] CPU read @0x216
6395 [L1] Cache hit: addr = 216, data = 06
6395 [TEST] CPU read @0x217
6405 [L1] Cache hit: addr = 217, data = 07
6405 [TEST] CPU read @0x218
6415 [L1] Cache hit: addr = 218, data = 08
6415 [TEST] CPU read @0x219
6425 [L1] Cache hit: addr = 219, data = 09
6425 [TEST] CPU read @0x21a
6435 [L1] Cache hit: addr = 21a, data = 0a
6435 [TEST] CPU read @0x21b
6445 [L1] Cache hit: addr = 21b, data = 0b
6445 [TEST] CPU read @0x21c
6455 [L1] Cache hit: addr = 21c, data = 0c
6455 [TEST] CPU read @0x21d
6465 [L1] Cache hit: addr = 21d, data = 0d
6465 [TEST] CPU read @0x21e
6475 [L1] Cache hit: addr = 21e, data = 0e
6475 [TEST] CPU read @0x21f
6485 [L1] Cache hit: addr = 21f, data = 0f
6485 [TEST] CPU read @0x220
6495 [L1] Cache miss: addr = 220
6495 [TEST] CPU read @0x221
6515 [L2] Cache miss: addr = 220
6525 [MEM] Mem hit: addr = 220, data = 20
6535 [L2] Cache Allocate: addr = 220 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6545 [L1] Cache Allocate: addr = 221 data = 2f2e2d2c2b2a29282726252423222120
6545 [L1] Cache hit from L2: addr = 221, data = 21
6545 [TEST] CPU read @0x222
6555 [L1] Cache hit: addr = 222, data = 22
6555 [TEST] CPU read @0x223
6565 [L1] Cache hit: addr = 223, data = 23
6565 [TEST] CPU read @0x224
6575 [L1] Cache hit: addr = 224, data = 24
6575 [TEST] CPU read @0x225
6585 [L1] Cache hit: addr = 225, data = 25
6585 [TEST] CPU read @0x226
6595 [L1] Cache hit: addr = 226, data = 26
6595 [TEST] CPU read @0x227
6605 [L1] Cache hit: addr = 227, data = 27
6605 [TEST] CPU read @0x228
6615 [L1] Cache hit: addr = 228, data = 28
6615 [TEST] CPU read @0x229
6625 [L1] Cache hit: addr = 229, data = 29
6625 [TEST] CPU read @0x22a
6635 [L1] Cache hit: addr = 22a, data = 2a
6635 [TEST] CPU read @0x22b
6645 [L1] Cache hit: addr = 22b, data = 2b
6645 [TEST] CPU read @0x22c
6655 [L1] Cache hit: addr = 22c, data = 2c
6655 [TEST] CPU read @0x22d
6665 [L1] Cache hit: addr = 22d, data = 2d
6665 [TEST] CPU read @0x22e
6675 [L1] Cache hit: addr = 22e, data = 2e
6675 [TEST] CPU read @0x22f
6685 [L1] Cache hit: addr = 22f, data = 2f
6685 [TEST] CPU read @0x230
6695 [L1] Cache miss: addr = 230
6695 [TEST] CPU read @0x231
6715 [L2] Cache hit: addr = 230, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6725 [L1] Cache Allocate: addr = 231 data = 2f2e2d2c2b2a29282726252423222120
6725 [L1] Cache hit from L2: addr = 231, data = 21
6725 [TEST] CPU read @0x232
6735 [L1] Cache hit: addr = 232, data = 22
6735 [TEST] CPU read @0x233
6745 [L1] Cache hit: addr = 233, data = 23
6745 [TEST] CPU read @0x234
6755 [L1] Cache hit: addr = 234, data = 24
6755 [TEST] CPU read @0x235
6765 [L1] Cache hit: addr = 235, data = 25
6765 [TEST] CPU read @0x236
6775 [L1] Cache hit: addr = 236, data = 26
6775 [TEST] CPU read @0x237
6785 [L1] Cache hit: addr = 237, data = 27
6785 [TEST] CPU read @0x238
6795 [L1] Cache hit: addr = 238, data = 28
6795 [TEST] CPU read @0x239
6805 [L1] Cache hit: addr = 239, data = 29
6805 [TEST] CPU read @0x23a
6815 [L1] Cache hit: addr = 23a, data = 2a
6815 [TEST] CPU read @0x23b
6825 [L1] Cache hit: addr = 23b, data = 2b
6825 [TEST] CPU read @0x23c
6835 [L1] Cache hit: addr = 23c, data = 2c
6835 [TEST] CPU read @0x23d
6845 [L1] Cache hit: addr = 23d, data = 2d
6845 [TEST] CPU read @0x23e
6855 [L1] Cache hit: addr = 23e, data = 2e
6855 [TEST] CPU read @0x23f
6865 [L1] Cache hit: addr = 23f, data = 2f
6865 [TEST] CPU read @0x240
6875 [L1] Cache miss: addr = 240
6875 [TEST] CPU read @0x241
6895 [L2] Cache miss: addr = 240
6905 [MEM] Mem hit: addr = 240, data = 40
6915 [L2] Cache Allocate: addr = 240 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6925 [L1] Cache Allocate: addr = 241 data = 4f4e4d4c4b4a49484746454443424140
6925 [L1] Cache hit from L2: addr = 241, data = 41
6925 [TEST] CPU read @0x242
6935 [L1] Cache hit: addr = 242, data = 42
6935 [TEST] CPU read @0x243
6945 [L1] Cache hit: addr = 243, data = 43
6945 [TEST] CPU read @0x244
6955 [L1] Cache hit: addr = 244, data = 44
6955 [TEST] CPU read @0x245
6965 [L1] Cache hit: addr = 245, data = 45
6965 [TEST] CPU read @0x246
6975 [L1] Cache hit: addr = 246, data = 46
6975 [TEST] CPU read @0x247
6985 [L1] Cache hit: addr = 247, data = 47
6985 [TEST] CPU read @0x248
6995 [L1] Cache hit: addr = 248, data = 48
6995 [TEST] CPU read @0x249
7005 [L1] Cache hit: addr = 249, data = 49
7005 [TEST] CPU read @0x24a
7015 [L1] Cache hit: addr = 24a, data = 4a
7015 [TEST] CPU read @0x24b
7025 [L1] Cache hit: addr = 24b, data = 4b
7025 [TEST] CPU read @0x24c
7035 [L1] Cache hit: addr = 24c, data = 4c
7035 [TEST] CPU read @0x24d
7045 [L1] Cache hit: addr = 24d, data = 4d
7045 [TEST] CPU read @0x24e
7055 [L1] Cache hit: addr = 24e, data = 4e
7055 [TEST] CPU read @0x24f
7065 [L1] Cache hit: addr = 24f, data = 4f
7065 [TEST] CPU read @0x250
7075 [L1] Cache miss: addr = 250
7075 [TEST] CPU read @0x251
7095 [L2] Cache hit: addr = 250, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7105 [L1] Cache Allocate: addr = 251 data = 4f4e4d4c4b4a49484746454443424140
7105 [L1] Cache hit from L2: addr = 251, data = 41
7105 [TEST] CPU read @0x252
7115 [L1] Cache hit: addr = 252, data = 42
7115 [TEST] CPU read @0x253
7125 [L1] Cache hit: addr = 253, data = 43
7125 [TEST] CPU read @0x254
7135 [L1] Cache hit: addr = 254, data = 44
7135 [TEST] CPU read @0x255
7145 [L1] Cache hit: addr = 255, data = 45
7145 [TEST] CPU read @0x256
7155 [L1] Cache hit: addr = 256, data = 46
7155 [TEST] CPU read @0x257
7165 [L1] Cache hit: addr = 257, data = 47
7165 [TEST] CPU read @0x258
7175 [L1] Cache hit: addr = 258, data = 48
7175 [TEST] CPU read @0x259
7185 [L1] Cache hit: addr = 259, data = 49
7185 [TEST] CPU read @0x25a
7195 [L1] Cache hit: addr = 25a, data = 4a
7195 [TEST] CPU read @0x25b
7205 [L1] Cache hit: addr = 25b, data = 4b
7205 [TEST] CPU read @0x25c
7215 [L1] Cache hit: addr = 25c, data = 4c
7215 [TEST] CPU read @0x25d
7225 [L1] Cache hit: addr = 25d, data = 4d
7225 [TEST] CPU read @0x25e
7235 [L1] Cache hit: addr = 25e, data = 4e
7235 [TEST] CPU read @0x25f
7245 [L1] Cache hit: addr = 25f, data = 4f
7245 [TEST] CPU read @0x260
7255 [L1] Cache miss: addr = 260
7255 [TEST] CPU read @0x261
7275 [L2] Cache miss: addr = 260
7285 [MEM] Mem hit: addr = 260, data = 60
7295 [L2] Cache Allocate: addr = 260 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7305 [L1] Cache Allocate: addr = 261 data = 6f6e6d6c6b6a69686766656463626160
7305 [L1] Cache hit from L2: addr = 261, data = 61
7305 [TEST] CPU read @0x262
7315 [L1] Cache hit: addr = 262, data = 62
7315 [TEST] CPU read @0x263
7325 [L1] Cache hit: addr = 263, data = 63
7325 [TEST] CPU read @0x264
7335 [L1] Cache hit: addr = 264, data = 64
7335 [TEST] CPU read @0x265
7345 [L1] Cache hit: addr = 265, data = 65
7345 [TEST] CPU read @0x266
7355 [L1] Cache hit: addr = 266, data = 66
7355 [TEST] CPU read @0x267
7365 [L1] Cache hit: addr = 267, data = 67
7365 [TEST] CPU read @0x268
7375 [L1] Cache hit: addr = 268, data = 68
7375 [TEST] CPU read @0x269
7385 [L1] Cache hit: addr = 269, data = 69
7385 [TEST] CPU read @0x26a
7395 [L1] Cache hit: addr = 26a, data = 6a
7395 [TEST] CPU read @0x26b
7405 [L1] Cache hit: addr = 26b, data = 6b
7405 [TEST] CPU read @0x26c
7415 [L1] Cache hit: addr = 26c, data = 6c
7415 [TEST] CPU read @0x26d
7425 [L1] Cache hit: addr = 26d, data = 6d
7425 [TEST] CPU read @0x26e
7435 [L1] Cache hit: addr = 26e, data = 6e
7435 [TEST] CPU read @0x26f
7445 [L1] Cache hit: addr = 26f, data = 6f
7445 [TEST] CPU read @0x270
7455 [L1] Cache miss: addr = 270
7455 [TEST] CPU read @0x271
7475 [L2] Cache hit: addr = 270, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7485 [L1] Cache Allocate: addr = 271 data = 6f6e6d6c6b6a69686766656463626160
7485 [L1] Cache hit from L2: addr = 271, data = 61
7485 [TEST] CPU read @0x272
7495 [L1] Cache hit: addr = 272, data = 62
7495 [TEST] CPU read @0x273
7505 [L1] Cache hit: addr = 273, data = 63
7505 [TEST] CPU read @0x274
7515 [L1] Cache hit: addr = 274, data = 64
7515 [TEST] CPU read @0x275
7525 [L1] Cache hit: addr = 275, data = 65
7525 [TEST] CPU read @0x276
7535 [L1] Cache hit: addr = 276, data = 66
7535 [TEST] CPU read @0x277
7545 [L1] Cache hit: addr = 277, data = 67
7545 [TEST] CPU read @0x278
7555 [L1] Cache hit: addr = 278, data = 68
7555 [TEST] CPU read @0x279
7565 [L1] Cache hit: addr = 279, data = 69
7565 [TEST] CPU read @0x27a
7575 [L1] Cache hit: addr = 27a, data = 6a
7575 [TEST] CPU read @0x27b
7585 [L1] Cache hit: addr = 27b, data = 6b
7585 [TEST] CPU read @0x27c
7595 [L1] Cache hit: addr = 27c, data = 6c
7595 [TEST] CPU read @0x27d
7605 [L1] Cache hit: addr = 27d, data = 6d
7605 [TEST] CPU read @0x27e
7615 [L1] Cache hit: addr = 27e, data = 6e
7615 [TEST] CPU read @0x27f
7625 [L1] Cache hit: addr = 27f, data = 6f
7625 [TEST] CPU read @0x280
7635 [L1] Cache miss: addr = 280
7635 [TEST] CPU read @0x281
7655 [L2] Cache miss: addr = 280
7665 [MEM] Mem hit: addr = 280, data = 80
7675 [L2] Cache Allocate: addr = 280 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7685 [L1] Cache Allocate: addr = 281 data = 8f8e8d8c8b8a89888786858483828180
7685 [L1] Cache hit from L2: addr = 281, data = 81
7685 [TEST] CPU read @0x282
7695 [L1] Cache hit: addr = 282, data = 82
7695 [TEST] CPU read @0x283
7705 [L1] Cache hit: addr = 283, data = 83
7705 [TEST] CPU read @0x284
7715 [L1] Cache hit: addr = 284, data = 84
7715 [TEST] CPU read @0x285
7725 [L1] Cache hit: addr = 285, data = 85
7725 [TEST] CPU read @0x286
7735 [L1] Cache hit: addr = 286, data = 86
7735 [TEST] CPU read @0x287
7745 [L1] Cache hit: addr = 287, data = 87
7745 [TEST] CPU read @0x288
7755 [L1] Cache hit: addr = 288, data = 88
7755 [TEST] CPU read @0x289
7765 [L1] Cache hit: addr = 289, data = 89
7765 [TEST] CPU read @0x28a
7775 [L1] Cache hit: addr = 28a, data = 8a
7775 [TEST] CPU read @0x28b
7785 [L1] Cache hit: addr = 28b, data = 8b
7785 [TEST] CPU read @0x28c
7795 [L1] Cache hit: addr = 28c, data = 8c
7795 [TEST] CPU read @0x28d
7805 [L1] Cache hit: addr = 28d, data = 8d
7805 [TEST] CPU read @0x28e
7815 [L1] Cache hit: addr = 28e, data = 8e
7815 [TEST] CPU read @0x28f
7825 [L1] Cache hit: addr = 28f, data = 8f
7825 [TEST] CPU read @0x290
7835 [L1] Cache miss: addr = 290
7835 [TEST] CPU read @0x291
7855 [L2] Cache hit: addr = 290, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7865 [L1] Cache Allocate: addr = 291 data = 8f8e8d8c8b8a89888786858483828180
7865 [L1] Cache hit from L2: addr = 291, data = 81
7865 [TEST] CPU read @0x292
7875 [L1] Cache hit: addr = 292, data = 82
7875 [TEST] CPU read @0x293
7885 [L1] Cache hit: addr = 293, data = 83
7885 [TEST] CPU read @0x294
7895 [L1] Cache hit: addr = 294, data = 84
7895 [TEST] CPU read @0x295
7905 [L1] Cache hit: addr = 295, data = 85
7905 [TEST] CPU read @0x296
7915 [L1] Cache hit: addr = 296, data = 86
7915 [TEST] CPU read @0x297
7925 [L1] Cache hit: addr = 297, data = 87
7925 [TEST] CPU read @0x298
7935 [L1] Cache hit: addr = 298, data = 88
7935 [TEST] CPU read @0x299
7945 [L1] Cache hit: addr = 299, data = 89
7945 [TEST] CPU read @0x29a
7955 [L1] Cache hit: addr = 29a, data = 8a
7955 [TEST] CPU read @0x29b
7965 [L1] Cache hit: addr = 29b, data = 8b
7965 [TEST] CPU read @0x29c
7975 [L1] Cache hit: addr = 29c, data = 8c
7975 [TEST] CPU read @0x29d
7985 [L1] Cache hit: addr = 29d, data = 8d
7985 [TEST] CPU read @0x29e
7995 [L1] Cache hit: addr = 29e, data = 8e
7995 [TEST] CPU read @0x29f
8005 [L1] Cache hit: addr = 29f, data = 8f
8005 [TEST] CPU read @0x2a0
8015 [L1] Cache miss: addr = 2a0
8015 [TEST] CPU read @0x2a1
8035 [L2] Cache miss: addr = 2a0
8045 [MEM] Mem hit: addr = 2a0, data = a0
8055 [L2] Cache Allocate: addr = 2a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
8065 [L1] Cache Allocate: addr = 2a1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
8065 [L1] Cache hit from L2: addr = 2a1, data = a1
8065 [TEST] CPU read @0x2a2
8075 [L1] Cache hit: addr = 2a2, data = a2
8075 [TEST] CPU read @0x2a3
8085 [L1] Cache hit: addr = 2a3, data = a3
8085 [TEST] CPU read @0x2a4
8095 [L1] Cache hit: addr = 2a4, data = a4
8095 [TEST] CPU read @0x2a5
8105 [L1] Cache hit: addr = 2a5, data = a5
8105 [TEST] CPU read @0x2a6
8115 [L1] Cache hit: addr = 2a6, data = a6
8115 [TEST] CPU read @0x2a7
8125 [L1] Cache hit: addr = 2a7, data = a7
8125 [TEST] CPU read @0x2a8
8135 [L1] Cache hit: addr = 2a8, data = a8
8135 [TEST] CPU read @0x2a9
8145 [L1] Cache hit: addr = 2a9, data = a9
8145 [TEST] CPU read @0x2aa
8155 [L1] Cache hit: addr = 2aa, data = aa
8155 [TEST] CPU read @0x2ab
8165 [L1] Cache hit: addr = 2ab, data = ab
8165 [TEST] CPU read @0x2ac
8175 [L1] Cache hit: addr = 2ac, data = ac
8175 [TEST] CPU read @0x2ad
8185 [L1] Cache hit: addr = 2ad, data = ad
8185 [TEST] CPU read @0x2ae
8195 [L1] Cache hit: addr = 2ae, data = ae
8195 [TEST] CPU read @0x2af
8205 [L1] Cache hit: addr = 2af, data = af
8205 [TEST] CPU read @0x2b0
8215 [L1] Cache miss: addr = 2b0
8215 [TEST] CPU read @0x2b1
8235 [L2] Cache hit: addr = 2b0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
8245 [L1] Cache Allocate: addr = 2b1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
8245 [L1] Cache hit from L2: addr = 2b1, data = a1
8245 [TEST] CPU read @0x2b2
8255 [L1] Cache hit: addr = 2b2, data = a2
8255 [TEST] CPU read @0x2b3
8265 [L1] Cache hit: addr = 2b3, data = a3
8265 [TEST] CPU read @0x2b4
8275 [L1] Cache hit: addr = 2b4, data = a4
8275 [TEST] CPU read @0x2b5
8285 [L1] Cache hit: addr = 2b5, data = a5
8285 [TEST] CPU read @0x2b6
8295 [L1] Cache hit: addr = 2b6, data = a6
8295 [TEST] CPU read @0x2b7
8305 [L1] Cache hit: addr = 2b7, data = a7
8305 [TEST] CPU read @0x2b8
8315 [L1] Cache hit: addr = 2b8, data = a8
8315 [TEST] CPU read @0x2b9
8325 [L1] Cache hit: addr = 2b9, data = a9
8325 [TEST] CPU read @0x2ba
8335 [L1] Cache hit: addr = 2ba, data = aa
8335 [TEST] CPU read @0x2bb
8345 [L1] Cache hit: addr = 2bb, data = ab
8345 [TEST] CPU read @0x2bc
8355 [L1] Cache hit: addr = 2bc, data = ac
8355 [TEST] CPU read @0x2bd
8365 [L1] Cache hit: addr = 2bd, data = ad
8365 [TEST] CPU read @0x2be
8375 [L1] Cache hit: addr = 2be, data = ae
8375 [TEST] CPU read @0x2bf
8385 [L1] Cache hit: addr = 2bf, data = af
8385 [TEST] CPU read @0x2c0
8395 [L1] Cache miss: addr = 2c0
8395 [TEST] CPU read @0x2c1
8415 [L2] Cache miss: addr = 2c0
8425 [MEM] Mem hit: addr = 2c0, data = c0
8435 [L2] Cache Allocate: addr = 2c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
8445 [L1] Cache Allocate: addr = 2c1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
8445 [L1] Cache hit from L2: addr = 2c1, data = c1
8445 [TEST] CPU read @0x2c2
8455 [L1] Cache hit: addr = 2c2, data = c2
8455 [TEST] CPU read @0x2c3
8465 [L1] Cache hit: addr = 2c3, data = c3
8465 [TEST] CPU read @0x2c4
8475 [L1] Cache hit: addr = 2c4, data = c4
8475 [TEST] CPU read @0x2c5
8485 [L1] Cache hit: addr = 2c5, data = c5
8485 [TEST] CPU read @0x2c6
8495 [L1] Cache hit: addr = 2c6, data = c6
8495 [TEST] CPU read @0x2c7
8505 [L1] Cache hit: addr = 2c7, data = c7
8505 [TEST] CPU read @0x2c8
8515 [L1] Cache hit: addr = 2c8, data = c8
8515 [TEST] CPU read @0x2c9
8525 [L1] Cache hit: addr = 2c9, data = c9
8525 [TEST] CPU read @0x2ca
8535 [L1] Cache hit: addr = 2ca, data = ca
8535 [TEST] CPU read @0x2cb
8545 [L1] Cache hit: addr = 2cb, data = cb
8545 [TEST] CPU read @0x2cc
8555 [L1] Cache hit: addr = 2cc, data = cc
8555 [TEST] CPU read @0x2cd
8565 [L1] Cache hit: addr = 2cd, data = cd
8565 [TEST] CPU read @0x2ce
8575 [L1] Cache hit: addr = 2ce, data = ce
8575 [TEST] CPU read @0x2cf
8585 [L1] Cache hit: addr = 2cf, data = cf
8585 [TEST] CPU read @0x2d0
8595 [L1] Cache miss: addr = 2d0
8595 [TEST] CPU read @0x2d1
8615 [L2] Cache hit: addr = 2d0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
8625 [L1] Cache Allocate: addr = 2d1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
8625 [L1] Cache hit from L2: addr = 2d1, data = c1
8625 [TEST] CPU read @0x2d2
8635 [L1] Cache hit: addr = 2d2, data = c2
8635 [TEST] CPU read @0x2d3
8645 [L1] Cache hit: addr = 2d3, data = c3
8645 [TEST] CPU read @0x2d4
8655 [L1] Cache hit: addr = 2d4, data = c4
8655 [TEST] CPU read @0x2d5
8665 [L1] Cache hit: addr = 2d5, data = c5
8665 [TEST] CPU read @0x2d6
8675 [L1] Cache hit: addr = 2d6, data = c6
8675 [TEST] CPU read @0x2d7
8685 [L1] Cache hit: addr = 2d7, data = c7
8685 [TEST] CPU read @0x2d8
8695 [L1] Cache hit: addr = 2d8, data = c8
8695 [TEST] CPU read @0x2d9
8705 [L1] Cache hit: addr = 2d9, data = c9
8705 [TEST] CPU read @0x2da
8715 [L1] Cache hit: addr = 2da, data = ca
8715 [TEST] CPU read @0x2db
8725 [L1] Cache hit: addr = 2db, data = cb
8725 [TEST] CPU read @0x2dc
8735 [L1] Cache hit: addr = 2dc, data = cc
8735 [TEST] CPU read @0x2dd
8745 [L1] Cache hit: addr = 2dd, data = cd
8745 [TEST] CPU read @0x2de
8755 [L1] Cache hit: addr = 2de, data = ce
8755 [TEST] CPU read @0x2df
8765 [L1] Cache hit: addr = 2df, data = cf
8765 [TEST] CPU read @0x2e0
8775 [L1] Cache miss: addr = 2e0
8775 [TEST] CPU read @0x2e1
8795 [L2] Cache miss: addr = 2e0
8805 [MEM] Mem hit: addr = 2e0, data = e0
8815 [L2] Cache Allocate: addr = 2e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
8825 [L1] Cache Allocate: addr = 2e1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
8825 [L1] Cache hit from L2: addr = 2e1, data = e1
8825 [TEST] CPU read @0x2e2
8835 [L1] Cache hit: addr = 2e2, data = e2
8835 [TEST] CPU read @0x2e3
8845 [L1] Cache hit: addr = 2e3, data = e3
8845 [TEST] CPU read @0x2e4
8855 [L1] Cache hit: addr = 2e4, data = e4
8855 [TEST] CPU read @0x2e5
8865 [L1] Cache hit: addr = 2e5, data = e5
8865 [TEST] CPU read @0x2e6
8875 [L1] Cache hit: addr = 2e6, data = e6
8875 [TEST] CPU read @0x2e7
8885 [L1] Cache hit: addr = 2e7, data = e7
8885 [TEST] CPU read @0x2e8
8895 [L1] Cache hit: addr = 2e8, data = e8
8895 [TEST] CPU read @0x2e9
8905 [L1] Cache hit: addr = 2e9, data = e9
8905 [TEST] CPU read @0x2ea
8915 [L1] Cache hit: addr = 2ea, data = ea
8915 [TEST] CPU read @0x2eb
8925 [L1] Cache hit: addr = 2eb, data = eb
8925 [TEST] CPU read @0x2ec
8935 [L1] Cache hit: addr = 2ec, data = ec
8935 [TEST] CPU read @0x2ed
8945 [L1] Cache hit: addr = 2ed, data = ed
8945 [TEST] CPU read @0x2ee
8955 [L1] Cache hit: addr = 2ee, data = ee
8955 [TEST] CPU read @0x2ef
8965 [L1] Cache hit: addr = 2ef, data = ef
8965 [TEST] CPU read @0x2f0
8975 [L1] Cache miss: addr = 2f0
8975 [TEST] CPU read @0x2f1
8995 [L2] Cache hit: addr = 2f0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
9005 [L1] Cache Allocate: addr = 2f1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
9005 [L1] Cache hit from L2: addr = 2f1, data = e1
9005 [TEST] CPU read @0x2f2
9015 [L1] Cache hit: addr = 2f2, data = e2
9015 [TEST] CPU read @0x2f3
9025 [L1] Cache hit: addr = 2f3, data = e3
9025 [TEST] CPU read @0x2f4
9035 [L1] Cache hit: addr = 2f4, data = e4
9035 [TEST] CPU read @0x2f5
9045 [L1] Cache hit: addr = 2f5, data = e5
9045 [TEST] CPU read @0x2f6
9055 [L1] Cache hit: addr = 2f6, data = e6
9055 [TEST] CPU read @0x2f7
9065 [L1] Cache hit: addr = 2f7, data = e7
9065 [TEST] CPU read @0x2f8
9075 [L1] Cache hit: addr = 2f8, data = e8
9075 [TEST] CPU read @0x2f9
9085 [L1] Cache hit: addr = 2f9, data = e9
9085 [TEST] CPU read @0x2fa
9095 [L1] Cache hit: addr = 2fa, data = ea
9095 [TEST] CPU read @0x2fb
9105 [L1] Cache hit: addr = 2fb, data = eb
9105 [TEST] CPU read @0x2fc
9115 [L1] Cache hit: addr = 2fc, data = ec
9115 [TEST] CPU read @0x2fd
9125 [L1] Cache hit: addr = 2fd, data = ed
9125 [TEST] CPU read @0x2fe
9135 [L1] Cache hit: addr = 2fe, data = ee
9135 [TEST] CPU read @0x2ff
9145 [L1] Cache hit: addr = 2ff, data = ef
9145 [TEST] CPU read @0x300
9155 [L1] Cache miss: addr = 300
9155 [TEST] CPU read @0x301
9175 [L2] Cache miss: addr = 300
9185 [MEM] Mem hit: addr = 300, data = 00
9195 [L2] Cache Allocate: addr = 300 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
9205 [L1] Cache Allocate: addr = 301 data = 0f0e0d0c0b0a09080706050403020100
9205 [L1] Cache hit from L2: addr = 301, data = 01
9205 [TEST] CPU read @0x302
9215 [L1] Cache hit: addr = 302, data = 02
9215 [TEST] CPU read @0x303
9225 [L1] Cache hit: addr = 303, data = 03
9225 [TEST] CPU read @0x304
9235 [L1] Cache hit: addr = 304, data = 04
9235 [TEST] CPU read @0x305
9245 [L1] Cache hit: addr = 305, data = 05
9245 [TEST] CPU read @0x306
9255 [L1] Cache hit: addr = 306, data = 06
9255 [TEST] CPU read @0x307
9265 [L1] Cache hit: addr = 307, data = 07
9265 [TEST] CPU read @0x308
9275 [L1] Cache hit: addr = 308, data = 08
9275 [TEST] CPU read @0x309
9285 [L1] Cache hit: addr = 309, data = 09
9285 [TEST] CPU read @0x30a
9295 [L1] Cache hit: addr = 30a, data = 0a
9295 [TEST] CPU read @0x30b
9305 [L1] Cache hit: addr = 30b, data = 0b
9305 [TEST] CPU read @0x30c
9315 [L1] Cache hit: addr = 30c, data = 0c
9315 [TEST] CPU read @0x30d
9325 [L1] Cache hit: addr = 30d, data = 0d
9325 [TEST] CPU read @0x30e
9335 [L1] Cache hit: addr = 30e, data = 0e
9335 [TEST] CPU read @0x30f
9345 [L1] Cache hit: addr = 30f, data = 0f
9345 [TEST] CPU read @0x310
9355 [L1] Cache miss: addr = 310
9355 [TEST] CPU read @0x311
9375 [L2] Cache hit: addr = 310, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
9385 [L1] Cache Allocate: addr = 311 data = 0f0e0d0c0b0a09080706050403020100
9385 [L1] Cache hit from L2: addr = 311, data = 01
9385 [TEST] CPU read @0x312
9395 [L1] Cache hit: addr = 312, data = 02
9395 [TEST] CPU read @0x313
9405 [L1] Cache hit: addr = 313, data = 03
9405 [TEST] CPU read @0x314
9415 [L1] Cache hit: addr = 314, data = 04
9415 [TEST] CPU read @0x315
9425 [L1] Cache hit: addr = 315, data = 05
9425 [TEST] CPU read @0x316
9435 [L1] Cache hit: addr = 316, data = 06
9435 [TEST] CPU read @0x317
9445 [L1] Cache hit: addr = 317, data = 07
9445 [TEST] CPU read @0x318
9455 [L1] Cache hit: addr = 318, data = 08
9455 [TEST] CPU read @0x319
9465 [L1] Cache hit: addr = 319, data = 09
9465 [TEST] CPU read @0x31a
9475 [L1] Cache hit: addr = 31a, data = 0a
9475 [TEST] CPU read @0x31b
9485 [L1] Cache hit: addr = 31b, data = 0b
9485 [TEST] CPU read @0x31c
9495 [L1] Cache hit: addr = 31c, data = 0c
9495 [TEST] CPU read @0x31d
9505 [L1] Cache hit: addr = 31d, data = 0d
9505 [TEST] CPU read @0x31e
9515 [L1] Cache hit: addr = 31e, data = 0e
9515 [TEST] CPU read @0x31f
9525 [L1] Cache hit: addr = 31f, data = 0f
9525 [TEST] CPU read @0x320
9535 [L1] Cache miss: addr = 320
9535 [TEST] CPU read @0x321
9555 [L2] Cache miss: addr = 320
9565 [MEM] Mem hit: addr = 320, data = 20
9575 [L2] Cache Allocate: addr = 320 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
9585 [L1] Cache Allocate: addr = 321 data = 2f2e2d2c2b2a29282726252423222120
9585 [L1] Cache hit from L2: addr = 321, data = 21
9585 [TEST] CPU read @0x322
9595 [L1] Cache hit: addr = 322, data = 22
9595 [TEST] CPU read @0x323
9605 [L1] Cache hit: addr = 323, data = 23
9605 [TEST] CPU read @0x324
9615 [L1] Cache hit: addr = 324, data = 24
9615 [TEST] CPU read @0x325
9625 [L1] Cache hit: addr = 325, data = 25
9625 [TEST] CPU read @0x326
9635 [L1] Cache hit: addr = 326, data = 26
9635 [TEST] CPU read @0x327
9645 [L1] Cache hit: addr = 327, data = 27
9645 [TEST] CPU read @0x328
9655 [L1] Cache hit: addr = 328, data = 28
9655 [TEST] CPU read @0x329
9665 [L1] Cache hit: addr = 329, data = 29
9665 [TEST] CPU read @0x32a
9675 [L1] Cache hit: addr = 32a, data = 2a
9675 [TEST] CPU read @0x32b
9685 [L1] Cache hit: addr = 32b, data = 2b
9685 [TEST] CPU read @0x32c
9695 [L1] Cache hit: addr = 32c, data = 2c
9695 [TEST] CPU read @0x32d
9705 [L1] Cache hit: addr = 32d, data = 2d
9705 [TEST] CPU read @0x32e
9715 [L1] Cache hit: addr = 32e, data = 2e
9715 [TEST] CPU read @0x32f
9725 [L1] Cache hit: addr = 32f, data = 2f
9725 [TEST] CPU read @0x330
9735 [L1] Cache miss: addr = 330
9735 [TEST] CPU read @0x331
9755 [L2] Cache hit: addr = 330, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
9765 [L1] Cache Allocate: addr = 331 data = 2f2e2d2c2b2a29282726252423222120
9765 [L1] Cache hit from L2: addr = 331, data = 21
9765 [TEST] CPU read @0x332
9775 [L1] Cache hit: addr = 332, data = 22
9775 [TEST] CPU read @0x333
9785 [L1] Cache hit: addr = 333, data = 23
9785 [TEST] CPU read @0x334
9795 [L1] Cache hit: addr = 334, data = 24
9795 [TEST] CPU read @0x335
9805 [L1] Cache hit: addr = 335, data = 25
9805 [TEST] CPU read @0x336
9815 [L1] Cache hit: addr = 336, data = 26
9815 [TEST] CPU read @0x337
9825 [L1] Cache hit: addr = 337, data = 27
9825 [TEST] CPU read @0x338
9835 [L1] Cache hit: addr = 338, data = 28
9835 [TEST] CPU read @0x339
9845 [L1] Cache hit: addr = 339, data = 29
9845 [TEST] CPU read @0x33a
9855 [L1] Cache hit: addr = 33a, data = 2a
9855 [TEST] CPU read @0x33b
9865 [L1] Cache hit: addr = 33b, data = 2b
9865 [TEST] CPU read @0x33c
9875 [L1] Cache hit: addr = 33c, data = 2c
9875 [TEST] CPU read @0x33d
9885 [L1] Cache hit: addr = 33d, data = 2d
9885 [TEST] CPU read @0x33e
9895 [L1] Cache hit: addr = 33e, data = 2e
9895 [TEST] CPU read @0x33f
9905 [L1] Cache hit: addr = 33f, data = 2f
9905 [TEST] CPU read @0x340
9915 [L1] Cache miss: addr = 340
9915 [TEST] CPU read @0x341
9935 [L2] Cache miss: addr = 340
9945 [MEM] Mem hit: addr = 340, data = 40
9955 [L2] Cache Allocate: addr = 340 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
9965 [L1] Cache Allocate: addr = 341 data = 4f4e4d4c4b4a49484746454443424140
9965 [L1] Cache hit from L2: addr = 341, data = 41
9965 [TEST] CPU read @0x342
9975 [L1] Cache hit: addr = 342, data = 42
9975 [TEST] CPU read @0x343
9985 [L1] Cache hit: addr = 343, data = 43
9985 [TEST] CPU read @0x344
9995 [L1] Cache hit: addr = 344, data = 44
9995 [TEST] CPU read @0x345
10005 [L1] Cache hit: addr = 345, data = 45
10005 [TEST] CPU read @0x346
10015 [L1] Cache hit: addr = 346, data = 46
10015 [TEST] CPU read @0x347
10025 [L1] Cache hit: addr = 347, data = 47
10025 [TEST] CPU read @0x348
10035 [L1] Cache hit: addr = 348, data = 48
10035 [TEST] CPU read @0x349
10045 [L1] Cache hit: addr = 349, data = 49
10045 [TEST] CPU read @0x34a
10055 [L1] Cache hit: addr = 34a, data = 4a
10055 [TEST] CPU read @0x34b
10065 [L1] Cache hit: addr = 34b, data = 4b
10065 [TEST] CPU read @0x34c
10075 [L1] Cache hit: addr = 34c, data = 4c
10075 [TEST] CPU read @0x34d
10085 [L1] Cache hit: addr = 34d, data = 4d
10085 [TEST] CPU read @0x34e
10095 [L1] Cache hit: addr = 34e, data = 4e
10095 [TEST] CPU read @0x34f
10105 [L1] Cache hit: addr = 34f, data = 4f
10105 [TEST] CPU read @0x350
10115 [L1] Cache miss: addr = 350
10115 [TEST] CPU read @0x351
10135 [L2] Cache hit: addr = 350, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
10145 [L1] Cache Allocate: addr = 351 data = 4f4e4d4c4b4a49484746454443424140
10145 [L1] Cache hit from L2: addr = 351, data = 41
10145 [TEST] CPU read @0x352
10155 [L1] Cache hit: addr = 352, data = 42
10155 [TEST] CPU read @0x353
10165 [L1] Cache hit: addr = 353, data = 43
10165 [TEST] CPU read @0x354
10175 [L1] Cache hit: addr = 354, data = 44
10175 [TEST] CPU read @0x355
10185 [L1] Cache hit: addr = 355, data = 45
10185 [TEST] CPU read @0x356
10195 [L1] Cache hit: addr = 356, data = 46
10195 [TEST] CPU read @0x357
10205 [L1] Cache hit: addr = 357, data = 47
10205 [TEST] CPU read @0x358
10215 [L1] Cache hit: addr = 358, data = 48
10215 [TEST] CPU read @0x359
10225 [L1] Cache hit: addr = 359, data = 49
10225 [TEST] CPU read @0x35a
10235 [L1] Cache hit: addr = 35a, data = 4a
10235 [TEST] CPU read @0x35b
10245 [L1] Cache hit: addr = 35b, data = 4b
10245 [TEST] CPU read @0x35c
10255 [L1] Cache hit: addr = 35c, data = 4c
10255 [TEST] CPU read @0x35d
10265 [L1] Cache hit: addr = 35d, data = 4d
10265 [TEST] CPU read @0x35e
10275 [L1] Cache hit: addr = 35e, data = 4e
10275 [TEST] CPU read @0x35f
10285 [L1] Cache hit: addr = 35f, data = 4f
10285 [TEST] CPU read @0x360
10295 [L1] Cache miss: addr = 360
10295 [TEST] CPU read @0x361
10315 [L2] Cache miss: addr = 360
10325 [MEM] Mem hit: addr = 360, data = 60
10335 [L2] Cache Allocate: addr = 360 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
10345 [L1] Cache Allocate: addr = 361 data = 6f6e6d6c6b6a69686766656463626160
10345 [L1] Cache hit from L2: addr = 361, data = 61
10345 [TEST] CPU read @0x362
10355 [L1] Cache hit: addr = 362, data = 62
10355 [TEST] CPU read @0x363
10365 [L1] Cache hit: addr = 363, data = 63
10365 [TEST] CPU read @0x364
10375 [L1] Cache hit: addr = 364, data = 64
10375 [TEST] CPU read @0x365
10385 [L1] Cache hit: addr = 365, data = 65
10385 [TEST] CPU read @0x366
10395 [L1] Cache hit: addr = 366, data = 66
10395 [TEST] CPU read @0x367
10405 [L1] Cache hit: addr = 367, data = 67
10405 [TEST] CPU read @0x368
10415 [L1] Cache hit: addr = 368, data = 68
10415 [TEST] CPU read @0x369
10425 [L1] Cache hit: addr = 369, data = 69
10425 [TEST] CPU read @0x36a
10435 [L1] Cache hit: addr = 36a, data = 6a
10435 [TEST] CPU read @0x36b
10445 [L1] Cache hit: addr = 36b, data = 6b
10445 [TEST] CPU read @0x36c
10455 [L1] Cache hit: addr = 36c, data = 6c
10455 [TEST] CPU read @0x36d
10465 [L1] Cache hit: addr = 36d, data = 6d
10465 [TEST] CPU read @0x36e
10475 [L1] Cache hit: addr = 36e, data = 6e
10475 [TEST] CPU read @0x36f
10485 [L1] Cache hit: addr = 36f, data = 6f
10485 [TEST] CPU read @0x370
10495 [L1] Cache miss: addr = 370
10495 [TEST] CPU read @0x371
10515 [L2] Cache hit: addr = 370, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
10525 [L1] Cache Allocate: addr = 371 data = 6f6e6d6c6b6a69686766656463626160
10525 [L1] Cache hit from L2: addr = 371, data = 61
10525 [TEST] CPU read @0x372
10535 [L1] Cache hit: addr = 372, data = 62
10535 [TEST] CPU read @0x373
10545 [L1] Cache hit: addr = 373, data = 63
10545 [TEST] CPU read @0x374
10555 [L1] Cache hit: addr = 374, data = 64
10555 [TEST] CPU read @0x375
10565 [L1] Cache hit: addr = 375, data = 65
10565 [TEST] CPU read @0x376
10575 [L1] Cache hit: addr = 376, data = 66
10575 [TEST] CPU read @0x377
10585 [L1] Cache hit: addr = 377, data = 67
10585 [TEST] CPU read @0x378
10595 [L1] Cache hit: addr = 378, data = 68
10595 [TEST] CPU read @0x379
10605 [L1] Cache hit: addr = 379, data = 69
10605 [TEST] CPU read @0x37a
10615 [L1] Cache hit: addr = 37a, data = 6a
10615 [TEST] CPU read @0x37b
10625 [L1] Cache hit: addr = 37b, data = 6b
10625 [TEST] CPU read @0x37c
10635 [L1] Cache hit: addr = 37c, data = 6c
10635 [TEST] CPU read @0x37d
10645 [L1] Cache hit: addr = 37d, data = 6d
10645 [TEST] CPU read @0x37e
10655 [L1] Cache hit: addr = 37e, data = 6e
10655 [TEST] CPU read @0x37f
10665 [L1] Cache hit: addr = 37f, data = 6f
10665 [TEST] CPU read @0x380
10675 [L1] Cache miss: addr = 380
10675 [TEST] CPU read @0x381
10695 [L2] Cache miss: addr = 380
10705 [MEM] Mem hit: addr = 380, data = 80
10715 [L2] Cache Allocate: addr = 380 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
10725 [L1] Cache Allocate: addr = 381 data = 8f8e8d8c8b8a89888786858483828180
10725 [L1] Cache hit from L2: addr = 381, data = 81
10725 [TEST] CPU read @0x382
10735 [L1] Cache hit: addr = 382, data = 82
10735 [TEST] CPU read @0x383
10745 [L1] Cache hit: addr = 383, data = 83
10745 [TEST] CPU read @0x384
10755 [L1] Cache hit: addr = 384, data = 84
10755 [TEST] CPU read @0x385
10765 [L1] Cache hit: addr = 385, data = 85
10765 [TEST] CPU read @0x386
10775 [L1] Cache hit: addr = 386, data = 86
10775 [TEST] CPU read @0x387
10785 [L1] Cache hit: addr = 387, data = 87
10785 [TEST] CPU read @0x388
10795 [L1] Cache hit: addr = 388, data = 88
10795 [TEST] CPU read @0x389
10805 [L1] Cache hit: addr = 389, data = 89
10805 [TEST] CPU read @0x38a
10815 [L1] Cache hit: addr = 38a, data = 8a
10815 [TEST] CPU read @0x38b
10825 [L1] Cache hit: addr = 38b, data = 8b
10825 [TEST] CPU read @0x38c
10835 [L1] Cache hit: addr = 38c, data = 8c
10835 [TEST] CPU read @0x38d
10845 [L1] Cache hit: addr = 38d, data = 8d
10845 [TEST] CPU read @0x38e
10855 [L1] Cache hit: addr = 38e, data = 8e
10855 [TEST] CPU read @0x38f
10865 [L1] Cache hit: addr = 38f, data = 8f
10865 [TEST] CPU read @0x390
10875 [L1] Cache miss: addr = 390
10875 [TEST] CPU read @0x391
10895 [L2] Cache hit: addr = 390, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
10905 [L1] Cache Allocate: addr = 391 data = 8f8e8d8c8b8a89888786858483828180
10905 [L1] Cache hit from L2: addr = 391, data = 81
10905 [TEST] CPU read @0x392
10915 [L1] Cache hit: addr = 392, data = 82
10915 [TEST] CPU read @0x393
10925 [L1] Cache hit: addr = 393, data = 83
10925 [TEST] CPU read @0x394
10935 [L1] Cache hit: addr = 394, data = 84
10935 [TEST] CPU read @0x395
10945 [L1] Cache hit: addr = 395, data = 85
10945 [TEST] CPU read @0x396
10955 [L1] Cache hit: addr = 396, data = 86
10955 [TEST] CPU read @0x397
10965 [L1] Cache hit: addr = 397, data = 87
10965 [TEST] CPU read @0x398
10975 [L1] Cache hit: addr = 398, data = 88
10975 [TEST] CPU read @0x399
10985 [L1] Cache hit: addr = 399, data = 89
10985 [TEST] CPU read @0x39a
10995 [L1] Cache hit: addr = 39a, data = 8a
10995 [TEST] CPU read @0x39b
11005 [L1] Cache hit: addr = 39b, data = 8b
11005 [TEST] CPU read @0x39c
11015 [L1] Cache hit: addr = 39c, data = 8c
11015 [TEST] CPU read @0x39d
11025 [L1] Cache hit: addr = 39d, data = 8d
11025 [TEST] CPU read @0x39e
11035 [L1] Cache hit: addr = 39e, data = 8e
11035 [TEST] CPU read @0x39f
11045 [L1] Cache hit: addr = 39f, data = 8f
11045 [TEST] CPU read @0x3a0
11055 [L1] Cache miss: addr = 3a0
11055 [TEST] CPU read @0x3a1
11075 [L2] Cache miss: addr = 3a0
11085 [MEM] Mem hit: addr = 3a0, data = a0
11095 [L2] Cache Allocate: addr = 3a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
11105 [L1] Cache Allocate: addr = 3a1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
11105 [L1] Cache hit from L2: addr = 3a1, data = a1
11105 [TEST] CPU read @0x3a2
11115 [L1] Cache hit: addr = 3a2, data = a2
11115 [TEST] CPU read @0x3a3
11125 [L1] Cache hit: addr = 3a3, data = a3
11125 [TEST] CPU read @0x3a4
11135 [L1] Cache hit: addr = 3a4, data = a4
11135 [TEST] CPU read @0x3a5
11145 [L1] Cache hit: addr = 3a5, data = a5
11145 [TEST] CPU read @0x3a6
11155 [L1] Cache hit: addr = 3a6, data = a6
11155 [TEST] CPU read @0x3a7
11165 [L1] Cache hit: addr = 3a7, data = a7
11165 [TEST] CPU read @0x3a8
11175 [L1] Cache hit: addr = 3a8, data = a8
11175 [TEST] CPU read @0x3a9
11185 [L1] Cache hit: addr = 3a9, data = a9
11185 [TEST] CPU read @0x3aa
11195 [L1] Cache hit: addr = 3aa, data = aa
11195 [TEST] CPU read @0x3ab
11205 [L1] Cache hit: addr = 3ab, data = ab
11205 [TEST] CPU read @0x3ac
11215 [L1] Cache hit: addr = 3ac, data = ac
11215 [TEST] CPU read @0x3ad
11225 [L1] Cache hit: addr = 3ad, data = ad
11225 [TEST] CPU read @0x3ae
11235 [L1] Cache hit: addr = 3ae, data = ae
11235 [TEST] CPU read @0x3af
11245 [L1] Cache hit: addr = 3af, data = af
11245 [TEST] CPU read @0x3b0
11255 [L1] Cache miss: addr = 3b0
11255 [TEST] CPU read @0x3b1
11275 [L2] Cache hit: addr = 3b0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
11285 [L1] Cache Allocate: addr = 3b1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
11285 [L1] Cache hit from L2: addr = 3b1, data = a1
11285 [TEST] CPU read @0x3b2
11295 [L1] Cache hit: addr = 3b2, data = a2
11295 [TEST] CPU read @0x3b3
11305 [L1] Cache hit: addr = 3b3, data = a3
11305 [TEST] CPU read @0x3b4
11315 [L1] Cache hit: addr = 3b4, data = a4
11315 [TEST] CPU read @0x3b5
11325 [L1] Cache hit: addr = 3b5, data = a5
11325 [TEST] CPU read @0x3b6
11335 [L1] Cache hit: addr = 3b6, data = a6
11335 [TEST] CPU read @0x3b7
11345 [L1] Cache hit: addr = 3b7, data = a7
11345 [TEST] CPU read @0x3b8
11355 [L1] Cache hit: addr = 3b8, data = a8
11355 [TEST] CPU read @0x3b9
11365 [L1] Cache hit: addr = 3b9, data = a9
11365 [TEST] CPU read @0x3ba
11375 [L1] Cache hit: addr = 3ba, data = aa
11375 [TEST] CPU read @0x3bb
11385 [L1] Cache hit: addr = 3bb, data = ab
11385 [TEST] CPU read @0x3bc
11395 [L1] Cache hit: addr = 3bc, data = ac
11395 [TEST] CPU read @0x3bd
11405 [L1] Cache hit: addr = 3bd, data = ad
11405 [TEST] CPU read @0x3be
11415 [L1] Cache hit: addr = 3be, data = ae
11415 [TEST] CPU read @0x3bf
11425 [L1] Cache hit: addr = 3bf, data = af
11425 [TEST] CPU read @0x3c0
11435 [L1] Cache miss: addr = 3c0
11435 [TEST] CPU read @0x3c1
11455 [L2] Cache miss: addr = 3c0
11465 [MEM] Mem hit: addr = 3c0, data = c0
11475 [L2] Cache Allocate: addr = 3c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
11485 [L1] Cache Allocate: addr = 3c1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
11485 [L1] Cache hit from L2: addr = 3c1, data = c1
11485 [TEST] CPU read @0x3c2
11495 [L1] Cache hit: addr = 3c2, data = c2
11495 [TEST] CPU read @0x3c3
11505 [L1] Cache hit: addr = 3c3, data = c3
11505 [TEST] CPU read @0x3c4
11515 [L1] Cache hit: addr = 3c4, data = c4
11515 [TEST] CPU read @0x3c5
11525 [L1] Cache hit: addr = 3c5, data = c5
11525 [TEST] CPU read @0x3c6
11535 [L1] Cache hit: addr = 3c6, data = c6
11535 [TEST] CPU read @0x3c7
11545 [L1] Cache hit: addr = 3c7, data = c7
11545 [TEST] CPU read @0x3c8
11555 [L1] Cache hit: addr = 3c8, data = c8
11555 [TEST] CPU read @0x3c9
11565 [L1] Cache hit: addr = 3c9, data = c9
11565 [TEST] CPU read @0x3ca
11575 [L1] Cache hit: addr = 3ca, data = ca
11575 [TEST] CPU read @0x3cb
11585 [L1] Cache hit: addr = 3cb, data = cb
11585 [TEST] CPU read @0x3cc
11595 [L1] Cache hit: addr = 3cc, data = cc
11595 [TEST] CPU read @0x3cd
11605 [L1] Cache hit: addr = 3cd, data = cd
11605 [TEST] CPU read @0x3ce
11615 [L1] Cache hit: addr = 3ce, data = ce
11615 [TEST] CPU read @0x3cf
11625 [L1] Cache hit: addr = 3cf, data = cf
11625 [TEST] CPU read @0x3d0
11635 [L1] Cache miss: addr = 3d0
11635 [TEST] CPU read @0x3d1
11655 [L2] Cache hit: addr = 3d0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
11665 [L1] Cache Allocate: addr = 3d1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
11665 [L1] Cache hit from L2: addr = 3d1, data = c1
11665 [TEST] CPU read @0x3d2
11675 [L1] Cache hit: addr = 3d2, data = c2
11675 [TEST] CPU read @0x3d3
11685 [L1] Cache hit: addr = 3d3, data = c3
11685 [TEST] CPU read @0x3d4
11695 [L1] Cache hit: addr = 3d4, data = c4
11695 [TEST] CPU read @0x3d5
11705 [L1] Cache hit: addr = 3d5, data = c5
11705 [TEST] CPU read @0x3d6
11715 [L1] Cache hit: addr = 3d6, data = c6
11715 [TEST] CPU read @0x3d7
11725 [L1] Cache hit: addr = 3d7, data = c7
11725 [TEST] CPU read @0x3d8
11735 [L1] Cache hit: addr = 3d8, data = c8
11735 [TEST] CPU read @0x3d9
11745 [L1] Cache hit: addr = 3d9, data = c9
11745 [TEST] CPU read @0x3da
11755 [L1] Cache hit: addr = 3da, data = ca
11755 [TEST] CPU read @0x3db
11765 [L1] Cache hit: addr = 3db, data = cb
11765 [TEST] CPU read @0x3dc
11775 [L1] Cache hit: addr = 3dc, data = cc
11775 [TEST] CPU read @0x3dd
11785 [L1] Cache hit: addr = 3dd, data = cd
11785 [TEST] CPU read @0x3de
11795 [L1] Cache hit: addr = 3de, data = ce
11795 [TEST] CPU read @0x3df
11805 [L1] Cache hit: addr = 3df, data = cf
11805 [TEST] CPU read @0x3e0
11815 [L1] Cache miss: addr = 3e0
11815 [TEST] CPU read @0x3e1
11835 [L2] Cache miss: addr = 3e0
11845 [MEM] Mem hit: addr = 3e0, data = e0
11855 [L2] Cache Allocate: addr = 3e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
11865 [L1] Cache Allocate: addr = 3e1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
11865 [L1] Cache hit from L2: addr = 3e1, data = e1
11865 [TEST] CPU read @0x3e2
11875 [L1] Cache hit: addr = 3e2, data = e2
11875 [TEST] CPU read @0x3e3
11885 [L1] Cache hit: addr = 3e3, data = e3
11885 [TEST] CPU read @0x3e4
11895 [L1] Cache hit: addr = 3e4, data = e4
11895 [TEST] CPU read @0x3e5
11905 [L1] Cache hit: addr = 3e5, data = e5
11905 [TEST] CPU read @0x3e6
11915 [L1] Cache hit: addr = 3e6, data = e6
11915 [TEST] CPU read @0x3e7
11925 [L1] Cache hit: addr = 3e7, data = e7
11925 [TEST] CPU read @0x3e8
11935 [L1] Cache hit: addr = 3e8, data = e8
11935 [TEST] CPU read @0x3e9
11945 [L1] Cache hit: addr = 3e9, data = e9
11945 [TEST] CPU read @0x3ea
11955 [L1] Cache hit: addr = 3ea, data = ea
11955 [TEST] CPU read @0x3eb
11965 [L1] Cache hit: addr = 3eb, data = eb
11965 [TEST] CPU read @0x3ec
11975 [L1] Cache hit: addr = 3ec, data = ec
11975 [TEST] CPU read @0x3ed
11985 [L1] Cache hit: addr = 3ed, data = ed
11985 [TEST] CPU read @0x3ee
11995 [L1] Cache hit: addr = 3ee, data = ee
11995 [TEST] CPU read @0x3ef
12005 [L1] Cache hit: addr = 3ef, data = ef
12005 [TEST] CPU read @0x3f0
12015 [L1] Cache miss: addr = 3f0
12015 [TEST] CPU read @0x3f1
12035 [L2] Cache hit: addr = 3f0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
12045 [L1] Cache Allocate: addr = 3f1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
12045 [L1] Cache hit from L2: addr = 3f1, data = e1
12045 [TEST] CPU read @0x3f2
12055 [L1] Cache hit: addr = 3f2, data = e2
12055 [TEST] CPU read @0x3f3
12065 [L1] Cache hit: addr = 3f3, data = e3
12065 [TEST] CPU read @0x3f4
12075 [L1] Cache hit: addr = 3f4, data = e4
12075 [TEST] CPU read @0x3f5
12085 [L1] Cache hit: addr = 3f5, data = e5
12085 [TEST] CPU read @0x3f6
12095 [L1] Cache hit: addr = 3f6, data = e6
12095 [TEST] CPU read @0x3f7
12105 [L1] Cache hit: addr = 3f7, data = e7
12105 [TEST] CPU read @0x3f8
12115 [L1] Cache hit: addr = 3f8, data = e8
12115 [TEST] CPU read @0x3f9
12125 [L1] Cache hit: addr = 3f9, data = e9
12125 [TEST] CPU read @0x3fa
12135 [L1] Cache hit: addr = 3fa, data = ea
12135 [TEST] CPU read @0x3fb
12145 [L1] Cache hit: addr = 3fb, data = eb
12145 [TEST] CPU read @0x3fc
12155 [L1] Cache hit: addr = 3fc, data = ec
12155 [TEST] CPU read @0x3fd
12165 [L1] Cache hit: addr = 3fd, data = ed
12165 [TEST] CPU read @0x3fe
12175 [L1] Cache hit: addr = 3fe, data = ee
12175 [TEST] CPU read @0x3ff
12185 [L1] Cache hit: addr = 3ff, data = ef
12185 [TEST] CPU read @0x400
12195 [L1] Cache miss: addr = 400
12195 [TEST] CPU read @0x401
12215 [L2] Cache miss: addr = 400
12225 [MEM] Mem hit: addr = 400, data = 00
12235 [L2] Cache Allocate: addr = 400 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
12245 [L1] Cache Allocate: addr = 401 data = 0f0e0d0c0b0a09080706050403020100
12245 [L1] Cache hit from L2: addr = 401, data = 01
12245 [TEST] CPU read @0x402
12255 [L1] Cache hit: addr = 402, data = 02
12255 [TEST] CPU read @0x403
12265 [L1] Cache hit: addr = 403, data = 03
12265 [TEST] CPU read @0x404
12275 [L1] Cache hit: addr = 404, data = 04
12275 [TEST] CPU read @0x405
12285 [L1] Cache hit: addr = 405, data = 05
12285 [TEST] CPU read @0x406
12295 [L1] Cache hit: addr = 406, data = 06
12295 [TEST] CPU read @0x407
12305 [L1] Cache hit: addr = 407, data = 07
12305 [TEST] CPU read @0x408
12315 [L1] Cache hit: addr = 408, data = 08
12315 [TEST] CPU read @0x409
12325 [L1] Cache hit: addr = 409, data = 09
12325 [TEST] CPU read @0x40a
12335 [L1] Cache hit: addr = 40a, data = 0a
12335 [TEST] CPU read @0x40b
12345 [L1] Cache hit: addr = 40b, data = 0b
12345 [TEST] CPU read @0x40c
12355 [L1] Cache hit: addr = 40c, data = 0c
12355 [TEST] CPU read @0x40d
12365 [L1] Cache hit: addr = 40d, data = 0d
12365 [TEST] CPU read @0x40e
12375 [L1] Cache hit: addr = 40e, data = 0e
12375 [TEST] CPU read @0x40f
12385 [L1] Cache hit: addr = 40f, data = 0f
12385 [TEST] CPU read @0x410
12395 [L1] Cache miss: addr = 410
12395 [TEST] CPU read @0x411
12415 [L2] Cache hit: addr = 410, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
12425 [L1] Cache Allocate: addr = 411 data = 0f0e0d0c0b0a09080706050403020100
12425 [L1] Cache hit from L2: addr = 411, data = 01
12425 [TEST] CPU read @0x412
12435 [L1] Cache hit: addr = 412, data = 02
12435 [TEST] CPU read @0x413
12445 [L1] Cache hit: addr = 413, data = 03
12445 [TEST] CPU read @0x414
12455 [L1] Cache hit: addr = 414, data = 04
12455 [TEST] CPU read @0x415
12465 [L1] Cache hit: addr = 415, data = 05
12465 [TEST] CPU read @0x416
12475 [L1] Cache hit: addr = 416, data = 06
12475 [TEST] CPU read @0x417
12485 [L1] Cache hit: addr = 417, data = 07
12485 [TEST] CPU read @0x418
12495 [L1] Cache hit: addr = 418, data = 08
12495 [TEST] CPU read @0x419
12505 [L1] Cache hit: addr = 419, data = 09
12505 [TEST] CPU read @0x41a
12515 [L1] Cache hit: addr = 41a, data = 0a
12515 [TEST] CPU read @0x41b
12525 [L1] Cache hit: addr = 41b, data = 0b
12525 [TEST] CPU read @0x41c
12535 [L1] Cache hit: addr = 41c, data = 0c
12535 [TEST] CPU read @0x41d
12545 [L1] Cache hit: addr = 41d, data = 0d
12545 [TEST] CPU read @0x41e
12555 [L1] Cache hit: addr = 41e, data = 0e
12555 [TEST] CPU read @0x41f
12565 [L1] Cache hit: addr = 41f, data = 0f
12565 [TEST] CPU read @0x420
12575 [L1] Cache miss: addr = 420
12575 [TEST] CPU read @0x421
12595 [L2] Cache miss: addr = 420
12605 [MEM] Mem hit: addr = 420, data = 20
12615 [L2] Cache Allocate: addr = 420 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
12625 [L1] Cache Allocate: addr = 421 data = 2f2e2d2c2b2a29282726252423222120
12625 [L1] Cache hit from L2: addr = 421, data = 21
12625 [TEST] CPU read @0x422
12635 [L1] Cache hit: addr = 422, data = 22
12635 [TEST] CPU read @0x423
12645 [L1] Cache hit: addr = 423, data = 23
12645 [TEST] CPU read @0x424
12655 [L1] Cache hit: addr = 424, data = 24
12655 [TEST] CPU read @0x425
12665 [L1] Cache hit: addr = 425, data = 25
12665 [TEST] CPU read @0x426
12675 [L1] Cache hit: addr = 426, data = 26
12675 [TEST] CPU read @0x427
12685 [L1] Cache hit: addr = 427, data = 27
12685 [TEST] CPU read @0x428
12695 [L1] Cache hit: addr = 428, data = 28
12695 [TEST] CPU read @0x429
12705 [L1] Cache hit: addr = 429, data = 29
12705 [TEST] CPU read @0x42a
12715 [L1] Cache hit: addr = 42a, data = 2a
12715 [TEST] CPU read @0x42b
12725 [L1] Cache hit: addr = 42b, data = 2b
12725 [TEST] CPU read @0x42c
12735 [L1] Cache hit: addr = 42c, data = 2c
12735 [TEST] CPU read @0x42d
12745 [L1] Cache hit: addr = 42d, data = 2d
12745 [TEST] CPU read @0x42e
12755 [L1] Cache hit: addr = 42e, data = 2e
12755 [TEST] CPU read @0x42f
12765 [L1] Cache hit: addr = 42f, data = 2f
12765 [TEST] CPU read @0x430
12775 [L1] Cache miss: addr = 430
12775 [TEST] CPU read @0x431
12795 [L2] Cache hit: addr = 430, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
12805 [L1] Cache Allocate: addr = 431 data = 2f2e2d2c2b2a29282726252423222120
12805 [L1] Cache hit from L2: addr = 431, data = 21
12805 [TEST] CPU read @0x432
12815 [L1] Cache hit: addr = 432, data = 22
12815 [TEST] CPU read @0x433
12825 [L1] Cache hit: addr = 433, data = 23
12825 [TEST] CPU read @0x434
12835 [L1] Cache hit: addr = 434, data = 24
12835 [TEST] CPU read @0x435
12845 [L1] Cache hit: addr = 435, data = 25
12845 [TEST] CPU read @0x436
12855 [L1] Cache hit: addr = 436, data = 26
12855 [TEST] CPU read @0x437
12865 [L1] Cache hit: addr = 437, data = 27
12865 [TEST] CPU read @0x438
12875 [L1] Cache hit: addr = 438, data = 28
12875 [TEST] CPU read @0x439
12885 [L1] Cache hit: addr = 439, data = 29
12885 [TEST] CPU read @0x43a
12895 [L1] Cache hit: addr = 43a, data = 2a
12895 [TEST] CPU read @0x43b
12905 [L1] Cache hit: addr = 43b, data = 2b
12905 [TEST] CPU read @0x43c
12915 [L1] Cache hit: addr = 43c, data = 2c
12915 [TEST] CPU read @0x43d
12925 [L1] Cache hit: addr = 43d, data = 2d
12925 [TEST] CPU read @0x43e
12935 [L1] Cache hit: addr = 43e, data = 2e
12935 [TEST] CPU read @0x43f
12945 [L1] Cache hit: addr = 43f, data = 2f
12945 [TEST] CPU read @0x440
12955 [L1] Cache miss: addr = 440
12955 [TEST] CPU read @0x441
12975 [L2] Cache miss: addr = 440
12985 [MEM] Mem hit: addr = 440, data = 40
12995 [L2] Cache Allocate: addr = 440 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
13005 [L1] Cache Allocate: addr = 441 data = 4f4e4d4c4b4a49484746454443424140
13005 [L1] Cache hit from L2: addr = 441, data = 41
13005 [TEST] CPU read @0x442
13015 [L1] Cache hit: addr = 442, data = 42
13015 [TEST] CPU read @0x443
13025 [L1] Cache hit: addr = 443, data = 43
13025 [TEST] CPU read @0x444
13035 [L1] Cache hit: addr = 444, data = 44
13035 [TEST] CPU read @0x445
13045 [L1] Cache hit: addr = 445, data = 45
13045 [TEST] CPU read @0x446
13055 [L1] Cache hit: addr = 446, data = 46
13055 [TEST] CPU read @0x447
13065 [L1] Cache hit: addr = 447, data = 47
13065 [TEST] CPU read @0x448
13075 [L1] Cache hit: addr = 448, data = 48
13075 [TEST] CPU read @0x449
13085 [L1] Cache hit: addr = 449, data = 49
13085 [TEST] CPU read @0x44a
13095 [L1] Cache hit: addr = 44a, data = 4a
13095 [TEST] CPU read @0x44b
13105 [L1] Cache hit: addr = 44b, data = 4b
13105 [TEST] CPU read @0x44c
13115 [L1] Cache hit: addr = 44c, data = 4c
13115 [TEST] CPU read @0x44d
13125 [L1] Cache hit: addr = 44d, data = 4d
13125 [TEST] CPU read @0x44e
13135 [L1] Cache hit: addr = 44e, data = 4e
13135 [TEST] CPU read @0x44f
13145 [L1] Cache hit: addr = 44f, data = 4f
13145 [TEST] CPU read @0x450
13155 [L1] Cache miss: addr = 450
13155 [TEST] CPU read @0x451
13175 [L2] Cache hit: addr = 450, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
13185 [L1] Cache Allocate: addr = 451 data = 4f4e4d4c4b4a49484746454443424140
13185 [L1] Cache hit from L2: addr = 451, data = 41
13185 [TEST] CPU read @0x452
13195 [L1] Cache hit: addr = 452, data = 42
13195 [TEST] CPU read @0x453
13205 [L1] Cache hit: addr = 453, data = 43
13205 [TEST] CPU read @0x454
13215 [L1] Cache hit: addr = 454, data = 44
13215 [TEST] CPU read @0x455
13225 [L1] Cache hit: addr = 455, data = 45
13225 [TEST] CPU read @0x456
13235 [L1] Cache hit: addr = 456, data = 46
13235 [TEST] CPU read @0x457
13245 [L1] Cache hit: addr = 457, data = 47
13245 [TEST] CPU read @0x458
13255 [L1] Cache hit: addr = 458, data = 48
13255 [TEST] CPU read @0x459
13265 [L1] Cache hit: addr = 459, data = 49
13265 [TEST] CPU read @0x45a
13275 [L1] Cache hit: addr = 45a, data = 4a
13275 [TEST] CPU read @0x45b
13285 [L1] Cache hit: addr = 45b, data = 4b
13285 [TEST] CPU read @0x45c
13295 [L1] Cache hit: addr = 45c, data = 4c
13295 [TEST] CPU read @0x45d
13305 [L1] Cache hit: addr = 45d, data = 4d
13305 [TEST] CPU read @0x45e
13315 [L1] Cache hit: addr = 45e, data = 4e
13315 [TEST] CPU read @0x45f
13325 [L1] Cache hit: addr = 45f, data = 4f
13325 [TEST] CPU read @0x460
13335 [L1] Cache miss: addr = 460
13335 [TEST] CPU read @0x461
13355 [L2] Cache miss: addr = 460
13365 [MEM] Mem hit: addr = 460, data = 60
13375 [L2] Cache Allocate: addr = 460 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
13385 [L1] Cache Allocate: addr = 461 data = 6f6e6d6c6b6a69686766656463626160
13385 [L1] Cache hit from L2: addr = 461, data = 61
13385 [TEST] CPU read @0x462
13395 [L1] Cache hit: addr = 462, data = 62
13395 [TEST] CPU read @0x463
13405 [L1] Cache hit: addr = 463, data = 63
13405 [TEST] CPU read @0x464
13415 [L1] Cache hit: addr = 464, data = 64
13415 [TEST] CPU read @0x465
13425 [L1] Cache hit: addr = 465, data = 65
13425 [TEST] CPU read @0x466
13435 [L1] Cache hit: addr = 466, data = 66
13435 [TEST] CPU read @0x467
13445 [L1] Cache hit: addr = 467, data = 67
13445 [TEST] CPU read @0x468
13455 [L1] Cache hit: addr = 468, data = 68
13455 [TEST] CPU read @0x469
13465 [L1] Cache hit: addr = 469, data = 69
13465 [TEST] CPU read @0x46a
13475 [L1] Cache hit: addr = 46a, data = 6a
13475 [TEST] CPU read @0x46b
13485 [L1] Cache hit: addr = 46b, data = 6b
13485 [TEST] CPU read @0x46c
13495 [L1] Cache hit: addr = 46c, data = 6c
13495 [TEST] CPU read @0x46d
13505 [L1] Cache hit: addr = 46d, data = 6d
13505 [TEST] CPU read @0x46e
13515 [L1] Cache hit: addr = 46e, data = 6e
13515 [TEST] CPU read @0x46f
13525 [L1] Cache hit: addr = 46f, data = 6f
13525 [TEST] CPU read @0x470
13535 [L1] Cache miss: addr = 470
13535 [TEST] CPU read @0x471
13555 [L2] Cache hit: addr = 470, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
13565 [L1] Cache Allocate: addr = 471 data = 6f6e6d6c6b6a69686766656463626160
13565 [L1] Cache hit from L2: addr = 471, data = 61
13565 [TEST] CPU read @0x472
13575 [L1] Cache hit: addr = 472, data = 62
13575 [TEST] CPU read @0x473
13585 [L1] Cache hit: addr = 473, data = 63
13585 [TEST] CPU read @0x474
13595 [L1] Cache hit: addr = 474, data = 64
13595 [TEST] CPU read @0x475
13605 [L1] Cache hit: addr = 475, data = 65
13605 [TEST] CPU read @0x476
13615 [L1] Cache hit: addr = 476, data = 66
13615 [TEST] CPU read @0x477
13625 [L1] Cache hit: addr = 477, data = 67
13625 [TEST] CPU read @0x478
13635 [L1] Cache hit: addr = 478, data = 68
13635 [TEST] CPU read @0x479
13645 [L1] Cache hit: addr = 479, data = 69
13645 [TEST] CPU read @0x47a
13655 [L1] Cache hit: addr = 47a, data = 6a
13655 [TEST] CPU read @0x47b
13665 [L1] Cache hit: addr = 47b, data = 6b
13665 [TEST] CPU read @0x47c
13675 [L1] Cache hit: addr = 47c, data = 6c
13675 [TEST] CPU read @0x47d
13685 [L1] Cache hit: addr = 47d, data = 6d
13685 [TEST] CPU read @0x47e
13695 [L1] Cache hit: addr = 47e, data = 6e
13695 [TEST] CPU read @0x47f
13705 [L1] Cache hit: addr = 47f, data = 6f
13705 [TEST] CPU read @0x480
13715 [L1] Cache miss: addr = 480
13715 [TEST] CPU read @0x481
13735 [L2] Cache miss: addr = 480
13745 [MEM] Mem hit: addr = 480, data = 80
13755 [L2] Cache Allocate: addr = 480 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
13765 [L1] Cache Allocate: addr = 481 data = 8f8e8d8c8b8a89888786858483828180
13765 [L1] Cache hit from L2: addr = 481, data = 81
13765 [TEST] CPU read @0x482
13775 [L1] Cache hit: addr = 482, data = 82
13775 [TEST] CPU read @0x483
13785 [L1] Cache hit: addr = 483, data = 83
13785 [TEST] CPU read @0x484
13795 [L1] Cache hit: addr = 484, data = 84
13795 [TEST] CPU read @0x485
13805 [L1] Cache hit: addr = 485, data = 85
13805 [TEST] CPU read @0x486
13815 [L1] Cache hit: addr = 486, data = 86
13815 [TEST] CPU read @0x487
13825 [L1] Cache hit: addr = 487, data = 87
13825 [TEST] CPU read @0x488
13835 [L1] Cache hit: addr = 488, data = 88
13835 [TEST] CPU read @0x489
13845 [L1] Cache hit: addr = 489, data = 89
13845 [TEST] CPU read @0x48a
13855 [L1] Cache hit: addr = 48a, data = 8a
13855 [TEST] CPU read @0x48b
13865 [L1] Cache hit: addr = 48b, data = 8b
13865 [TEST] CPU read @0x48c
13875 [L1] Cache hit: addr = 48c, data = 8c
13875 [TEST] CPU read @0x48d
13885 [L1] Cache hit: addr = 48d, data = 8d
13885 [TEST] CPU read @0x48e
13895 [L1] Cache hit: addr = 48e, data = 8e
13895 [TEST] CPU read @0x48f
13905 [L1] Cache hit: addr = 48f, data = 8f
13905 [TEST] CPU read @0x490
13915 [L1] Cache miss: addr = 490
13915 [TEST] CPU read @0x491
13935 [L2] Cache hit: addr = 490, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
13945 [L1] Cache Allocate: addr = 491 data = 8f8e8d8c8b8a89888786858483828180
13945 [L1] Cache hit from L2: addr = 491, data = 81
13945 [TEST] CPU read @0x492
13955 [L1] Cache hit: addr = 492, data = 82
13955 [TEST] CPU read @0x493
13965 [L1] Cache hit: addr = 493, data = 83
13965 [TEST] CPU read @0x494
13975 [L1] Cache hit: addr = 494, data = 84
13975 [TEST] CPU read @0x495
13985 [L1] Cache hit: addr = 495, data = 85
13985 [TEST] CPU read @0x496
13995 [L1] Cache hit: addr = 496, data = 86
13995 [TEST] CPU read @0x497
14005 [L1] Cache hit: addr = 497, data = 87
14005 [TEST] CPU read @0x498
14015 [L1] Cache hit: addr = 498, data = 88
14015 [TEST] CPU read @0x499
14025 [L1] Cache hit: addr = 499, data = 89
14025 [TEST] CPU read @0x49a
14035 [L1] Cache hit: addr = 49a, data = 8a
14035 [TEST] CPU read @0x49b
14045 [L1] Cache hit: addr = 49b, data = 8b
14045 [TEST] CPU read @0x49c
14055 [L1] Cache hit: addr = 49c, data = 8c
14055 [TEST] CPU read @0x49d
14065 [L1] Cache hit: addr = 49d, data = 8d
14065 [TEST] CPU read @0x49e
14075 [L1] Cache hit: addr = 49e, data = 8e
14075 [TEST] CPU read @0x49f
14085 [L1] Cache hit: addr = 49f, data = 8f
14085 [TEST] CPU read @0x4a0
14095 [L1] Cache miss: addr = 4a0
14095 [TEST] CPU read @0x4a1
14115 [L2] Cache miss: addr = 4a0
14125 [MEM] Mem hit: addr = 4a0, data = a0
14135 [L2] Cache Allocate: addr = 4a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
14145 [L1] Cache Allocate: addr = 4a1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
14145 [L1] Cache hit from L2: addr = 4a1, data = a1
14145 [TEST] CPU read @0x4a2
14155 [L1] Cache hit: addr = 4a2, data = a2
14155 [TEST] CPU read @0x4a3
14165 [L1] Cache hit: addr = 4a3, data = a3
14165 [TEST] CPU read @0x4a4
14175 [L1] Cache hit: addr = 4a4, data = a4
14175 [TEST] CPU read @0x4a5
14185 [L1] Cache hit: addr = 4a5, data = a5
14185 [TEST] CPU read @0x4a6
14195 [L1] Cache hit: addr = 4a6, data = a6
14195 [TEST] CPU read @0x4a7
14205 [L1] Cache hit: addr = 4a7, data = a7
14205 [TEST] CPU read @0x4a8
14215 [L1] Cache hit: addr = 4a8, data = a8
14215 [TEST] CPU read @0x4a9
14225 [L1] Cache hit: addr = 4a9, data = a9
14225 [TEST] CPU read @0x4aa
14235 [L1] Cache hit: addr = 4aa, data = aa
14235 [TEST] CPU read @0x4ab
14245 [L1] Cache hit: addr = 4ab, data = ab
14245 [TEST] CPU read @0x4ac
14255 [L1] Cache hit: addr = 4ac, data = ac
14255 [TEST] CPU read @0x4ad
14265 [L1] Cache hit: addr = 4ad, data = ad
14265 [TEST] CPU read @0x4ae
14275 [L1] Cache hit: addr = 4ae, data = ae
14275 [TEST] CPU read @0x4af
14285 [L1] Cache hit: addr = 4af, data = af
14285 [TEST] CPU read @0x4b0
14295 [L1] Cache miss: addr = 4b0
14295 [TEST] CPU read @0x4b1
14315 [L2] Cache hit: addr = 4b0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
14325 [L1] Cache Allocate: addr = 4b1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
14325 [L1] Cache hit from L2: addr = 4b1, data = a1
14325 [TEST] CPU read @0x4b2
14335 [L1] Cache hit: addr = 4b2, data = a2
14335 [TEST] CPU read @0x4b3
14345 [L1] Cache hit: addr = 4b3, data = a3
14345 [TEST] CPU read @0x4b4
14355 [L1] Cache hit: addr = 4b4, data = a4
14355 [TEST] CPU read @0x4b5
14365 [L1] Cache hit: addr = 4b5, data = a5
14365 [TEST] CPU read @0x4b6
14375 [L1] Cache hit: addr = 4b6, data = a6
14375 [TEST] CPU read @0x4b7
14385 [L1] Cache hit: addr = 4b7, data = a7
14385 [TEST] CPU read @0x4b8
14395 [L1] Cache hit: addr = 4b8, data = a8
14395 [TEST] CPU read @0x4b9
14405 [L1] Cache hit: addr = 4b9, data = a9
14405 [TEST] CPU read @0x4ba
14415 [L1] Cache hit: addr = 4ba, data = aa
14415 [TEST] CPU read @0x4bb
14425 [L1] Cache hit: addr = 4bb, data = ab
14425 [TEST] CPU read @0x4bc
14435 [L1] Cache hit: addr = 4bc, data = ac
14435 [TEST] CPU read @0x4bd
14445 [L1] Cache hit: addr = 4bd, data = ad
14445 [TEST] CPU read @0x4be
14455 [L1] Cache hit: addr = 4be, data = ae
14455 [TEST] CPU read @0x4bf
14465 [L1] Cache hit: addr = 4bf, data = af
14465 [TEST] CPU read @0x4c0
14475 [L1] Cache miss: addr = 4c0
14475 [TEST] CPU read @0x4c1
14495 [L2] Cache miss: addr = 4c0
14505 [MEM] Mem hit: addr = 4c0, data = c0
14515 [L2] Cache Allocate: addr = 4c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
14525 [L1] Cache Allocate: addr = 4c1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
14525 [L1] Cache hit from L2: addr = 4c1, data = c1
14525 [TEST] CPU read @0x4c2
14535 [L1] Cache hit: addr = 4c2, data = c2
14535 [TEST] CPU read @0x4c3
14545 [L1] Cache hit: addr = 4c3, data = c3
14545 [TEST] CPU read @0x4c4
14555 [L1] Cache hit: addr = 4c4, data = c4
14555 [TEST] CPU read @0x4c5
14565 [L1] Cache hit: addr = 4c5, data = c5
14565 [TEST] CPU read @0x4c6
14575 [L1] Cache hit: addr = 4c6, data = c6
14575 [TEST] CPU read @0x4c7
14585 [L1] Cache hit: addr = 4c7, data = c7
14585 [TEST] CPU read @0x4c8
14595 [L1] Cache hit: addr = 4c8, data = c8
14595 [TEST] CPU read @0x4c9
14605 [L1] Cache hit: addr = 4c9, data = c9
14605 [TEST] CPU read @0x4ca
14615 [L1] Cache hit: addr = 4ca, data = ca
14615 [TEST] CPU read @0x4cb
14625 [L1] Cache hit: addr = 4cb, data = cb
14625 [TEST] CPU read @0x4cc
14635 [L1] Cache hit: addr = 4cc, data = cc
14635 [TEST] CPU read @0x4cd
14645 [L1] Cache hit: addr = 4cd, data = cd
14645 [TEST] CPU read @0x4ce
14655 [L1] Cache hit: addr = 4ce, data = ce
14655 [TEST] CPU read @0x4cf
14665 [L1] Cache hit: addr = 4cf, data = cf
14665 [TEST] CPU read @0x4d0
14675 [L1] Cache miss: addr = 4d0
14675 [TEST] CPU read @0x4d1
14695 [L2] Cache hit: addr = 4d0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
14705 [L1] Cache Allocate: addr = 4d1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
14705 [L1] Cache hit from L2: addr = 4d1, data = c1
14705 [TEST] CPU read @0x4d2
14715 [L1] Cache hit: addr = 4d2, data = c2
14715 [TEST] CPU read @0x4d3
14725 [L1] Cache hit: addr = 4d3, data = c3
14725 [TEST] CPU read @0x4d4
14735 [L1] Cache hit: addr = 4d4, data = c4
14735 [TEST] CPU read @0x4d5
14745 [L1] Cache hit: addr = 4d5, data = c5
14745 [TEST] CPU read @0x4d6
14755 [L1] Cache hit: addr = 4d6, data = c6
14755 [TEST] CPU read @0x4d7
14765 [L1] Cache hit: addr = 4d7, data = c7
14765 [TEST] CPU read @0x4d8
14775 [L1] Cache hit: addr = 4d8, data = c8
14775 [TEST] CPU read @0x4d9
14785 [L1] Cache hit: addr = 4d9, data = c9
14785 [TEST] CPU read @0x4da
14795 [L1] Cache hit: addr = 4da, data = ca
14795 [TEST] CPU read @0x4db
14805 [L1] Cache hit: addr = 4db, data = cb
14805 [TEST] CPU read @0x4dc
14815 [L1] Cache hit: addr = 4dc, data = cc
14815 [TEST] CPU read @0x4dd
14825 [L1] Cache hit: addr = 4dd, data = cd
14825 [TEST] CPU read @0x4de
14835 [L1] Cache hit: addr = 4de, data = ce
14835 [TEST] CPU read @0x4df
14845 [L1] Cache hit: addr = 4df, data = cf
14845 [TEST] CPU read @0x4e0
14855 [L1] Cache miss: addr = 4e0
14855 [TEST] CPU read @0x4e1
14875 [L2] Cache miss: addr = 4e0
14885 [MEM] Mem hit: addr = 4e0, data = e0
14895 [L2] Cache Allocate: addr = 4e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
14905 [L1] Cache Allocate: addr = 4e1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
14905 [L1] Cache hit from L2: addr = 4e1, data = e1
14905 [TEST] CPU read @0x4e2
14915 [L1] Cache hit: addr = 4e2, data = e2
14915 [TEST] CPU read @0x4e3
14925 [L1] Cache hit: addr = 4e3, data = e3
14925 [TEST] CPU read @0x4e4
14935 [L1] Cache hit: addr = 4e4, data = e4
14935 [TEST] CPU read @0x4e5
14945 [L1] Cache hit: addr = 4e5, data = e5
14945 [TEST] CPU read @0x4e6
14955 [L1] Cache hit: addr = 4e6, data = e6
14955 [TEST] CPU read @0x4e7
14965 [L1] Cache hit: addr = 4e7, data = e7
14965 [TEST] CPU read @0x4e8
14975 [L1] Cache hit: addr = 4e8, data = e8
14975 [TEST] CPU read @0x4e9
14985 [L1] Cache hit: addr = 4e9, data = e9
14985 [TEST] CPU read @0x4ea
14995 [L1] Cache hit: addr = 4ea, data = ea
14995 [TEST] CPU read @0x4eb
15005 [L1] Cache hit: addr = 4eb, data = eb
15005 [TEST] CPU read @0x4ec
15015 [L1] Cache hit: addr = 4ec, data = ec
15015 [TEST] CPU read @0x4ed
15025 [L1] Cache hit: addr = 4ed, data = ed
15025 [TEST] CPU read @0x4ee
15035 [L1] Cache hit: addr = 4ee, data = ee
15035 [TEST] CPU read @0x4ef
15045 [L1] Cache hit: addr = 4ef, data = ef
15045 [TEST] CPU read @0x4f0
15055 [L1] Cache miss: addr = 4f0
15055 [TEST] CPU read @0x4f1
15075 [L2] Cache hit: addr = 4f0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
15085 [L1] Cache Allocate: addr = 4f1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
15085 [L1] Cache hit from L2: addr = 4f1, data = e1
15085 [TEST] CPU read @0x4f2
15095 [L1] Cache hit: addr = 4f2, data = e2
15095 [TEST] CPU read @0x4f3
15105 [L1] Cache hit: addr = 4f3, data = e3
15105 [TEST] CPU read @0x4f4
15115 [L1] Cache hit: addr = 4f4, data = e4
15115 [TEST] CPU read @0x4f5
15125 [L1] Cache hit: addr = 4f5, data = e5
15125 [TEST] CPU read @0x4f6
15135 [L1] Cache hit: addr = 4f6, data = e6
15135 [TEST] CPU read @0x4f7
15145 [L1] Cache hit: addr = 4f7, data = e7
15145 [TEST] CPU read @0x4f8
15155 [L1] Cache hit: addr = 4f8, data = e8
15155 [TEST] CPU read @0x4f9
15165 [L1] Cache hit: addr = 4f9, data = e9
15165 [TEST] CPU read @0x4fa
15175 [L1] Cache hit: addr = 4fa, data = ea
15175 [TEST] CPU read @0x4fb
15185 [L1] Cache hit: addr = 4fb, data = eb
15185 [TEST] CPU read @0x4fc
15195 [L1] Cache hit: addr = 4fc, data = ec
15195 [TEST] CPU read @0x4fd
15205 [L1] Cache hit: addr = 4fd, data = ed
15205 [TEST] CPU read @0x4fe
15215 [L1] Cache hit: addr = 4fe, data = ee
15215 [TEST] CPU read @0x4ff
15225 [L1] Cache hit: addr = 4ff, data = ef
15225 [TEST] CPU read @0x500
15235 [L1] Cache miss: addr = 500
15235 [TEST] CPU read @0x501
15255 [L2] Cache miss: addr = 500
15265 [MEM] Mem hit: addr = 500, data = 00
15275 [L2] Cache Allocate: addr = 500 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
15285 [L1] Cache Allocate: addr = 501 data = 0f0e0d0c0b0a09080706050403020100
15285 [L1] Cache hit from L2: addr = 501, data = 01
15285 [TEST] CPU read @0x502
15295 [L1] Cache hit: addr = 502, data = 02
15295 [TEST] CPU read @0x503
15305 [L1] Cache hit: addr = 503, data = 03
15305 [TEST] CPU read @0x504
15315 [L1] Cache hit: addr = 504, data = 04
15315 [TEST] CPU read @0x505
15325 [L1] Cache hit: addr = 505, data = 05
15325 [TEST] CPU read @0x506
15335 [L1] Cache hit: addr = 506, data = 06
15335 [TEST] CPU read @0x507
15345 [L1] Cache hit: addr = 507, data = 07
15345 [TEST] CPU read @0x508
15355 [L1] Cache hit: addr = 508, data = 08
15355 [TEST] CPU read @0x509
15365 [L1] Cache hit: addr = 509, data = 09
15365 [TEST] CPU read @0x50a
15375 [L1] Cache hit: addr = 50a, data = 0a
15375 [TEST] CPU read @0x50b
15385 [L1] Cache hit: addr = 50b, data = 0b
15385 [TEST] CPU read @0x50c
15395 [L1] Cache hit: addr = 50c, data = 0c
15395 [TEST] CPU read @0x50d
15405 [L1] Cache hit: addr = 50d, data = 0d
15405 [TEST] CPU read @0x50e
15415 [L1] Cache hit: addr = 50e, data = 0e
15415 [TEST] CPU read @0x50f
15425 [L1] Cache hit: addr = 50f, data = 0f
15425 [TEST] CPU read @0x510
15435 [L1] Cache miss: addr = 510
15435 [TEST] CPU read @0x511
15455 [L2] Cache hit: addr = 510, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
15465 [L1] Cache Allocate: addr = 511 data = 0f0e0d0c0b0a09080706050403020100
15465 [L1] Cache hit from L2: addr = 511, data = 01
15465 [TEST] CPU read @0x512
15475 [L1] Cache hit: addr = 512, data = 02
15475 [TEST] CPU read @0x513
15485 [L1] Cache hit: addr = 513, data = 03
15485 [TEST] CPU read @0x514
15495 [L1] Cache hit: addr = 514, data = 04
15495 [TEST] CPU read @0x515
15505 [L1] Cache hit: addr = 515, data = 05
15505 [TEST] CPU read @0x516
15515 [L1] Cache hit: addr = 516, data = 06
15515 [TEST] CPU read @0x517
15525 [L1] Cache hit: addr = 517, data = 07
15525 [TEST] CPU read @0x518
15535 [L1] Cache hit: addr = 518, data = 08
15535 [TEST] CPU read @0x519
15545 [L1] Cache hit: addr = 519, data = 09
15545 [TEST] CPU read @0x51a
15555 [L1] Cache hit: addr = 51a, data = 0a
15555 [TEST] CPU read @0x51b
15565 [L1] Cache hit: addr = 51b, data = 0b
15565 [TEST] CPU read @0x51c
15575 [L1] Cache hit: addr = 51c, data = 0c
15575 [TEST] CPU read @0x51d
15585 [L1] Cache hit: addr = 51d, data = 0d
15585 [TEST] CPU read @0x51e
15595 [L1] Cache hit: addr = 51e, data = 0e
15595 [TEST] CPU read @0x51f
15605 [L1] Cache hit: addr = 51f, data = 0f
15605 [TEST] CPU read @0x520
15615 [L1] Cache miss: addr = 520
15615 [TEST] CPU read @0x521
15635 [L2] Cache miss: addr = 520
15645 [MEM] Mem hit: addr = 520, data = 20
15655 [L2] Cache Allocate: addr = 520 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
15665 [L1] Cache Allocate: addr = 521 data = 2f2e2d2c2b2a29282726252423222120
15665 [L1] Cache hit from L2: addr = 521, data = 21
15665 [TEST] CPU read @0x522
15675 [L1] Cache hit: addr = 522, data = 22
15675 [TEST] CPU read @0x523
15685 [L1] Cache hit: addr = 523, data = 23
15685 [TEST] CPU read @0x524
15695 [L1] Cache hit: addr = 524, data = 24
15695 [TEST] CPU read @0x525
15705 [L1] Cache hit: addr = 525, data = 25
15705 [TEST] CPU read @0x526
15715 [L1] Cache hit: addr = 526, data = 26
15715 [TEST] CPU read @0x527
15725 [L1] Cache hit: addr = 527, data = 27
15725 [TEST] CPU read @0x528
15735 [L1] Cache hit: addr = 528, data = 28
15735 [TEST] CPU read @0x529
15745 [L1] Cache hit: addr = 529, data = 29
15745 [TEST] CPU read @0x52a
15755 [L1] Cache hit: addr = 52a, data = 2a
15755 [TEST] CPU read @0x52b
15765 [L1] Cache hit: addr = 52b, data = 2b
15765 [TEST] CPU read @0x52c
15775 [L1] Cache hit: addr = 52c, data = 2c
15775 [TEST] CPU read @0x52d
15785 [L1] Cache hit: addr = 52d, data = 2d
15785 [TEST] CPU read @0x52e
15795 [L1] Cache hit: addr = 52e, data = 2e
15795 [TEST] CPU read @0x52f
15805 [L1] Cache hit: addr = 52f, data = 2f
15805 [TEST] CPU read @0x530
15815 [L1] Cache miss: addr = 530
15815 [TEST] CPU read @0x531
15835 [L2] Cache hit: addr = 530, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
15845 [L1] Cache Allocate: addr = 531 data = 2f2e2d2c2b2a29282726252423222120
15845 [L1] Cache hit from L2: addr = 531, data = 21
15845 [TEST] CPU read @0x532
15855 [L1] Cache hit: addr = 532, data = 22
15855 [TEST] CPU read @0x533
15865 [L1] Cache hit: addr = 533, data = 23
15865 [TEST] CPU read @0x534
15875 [L1] Cache hit: addr = 534, data = 24
15875 [TEST] CPU read @0x535
15885 [L1] Cache hit: addr = 535, data = 25
15885 [TEST] CPU read @0x536
15895 [L1] Cache hit: addr = 536, data = 26
15895 [TEST] CPU read @0x537
15905 [L1] Cache hit: addr = 537, data = 27
15905 [TEST] CPU read @0x538
15915 [L1] Cache hit: addr = 538, data = 28
15915 [TEST] CPU read @0x539
15925 [L1] Cache hit: addr = 539, data = 29
15925 [TEST] CPU read @0x53a
15935 [L1] Cache hit: addr = 53a, data = 2a
15935 [TEST] CPU read @0x53b
15945 [L1] Cache hit: addr = 53b, data = 2b
15945 [TEST] CPU read @0x53c
15955 [L1] Cache hit: addr = 53c, data = 2c
15955 [TEST] CPU read @0x53d
15965 [L1] Cache hit: addr = 53d, data = 2d
15965 [TEST] CPU read @0x53e
15975 [L1] Cache hit: addr = 53e, data = 2e
15975 [TEST] CPU read @0x53f
15985 [L1] Cache hit: addr = 53f, data = 2f
15985 [TEST] CPU read @0x540
15995 [L1] Cache miss: addr = 540
15995 [TEST] CPU read @0x541
16015 [L2] Cache miss: addr = 540
16025 [MEM] Mem hit: addr = 540, data = 40
16035 [L2] Cache Allocate: addr = 540 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
16045 [L1] Cache Allocate: addr = 541 data = 4f4e4d4c4b4a49484746454443424140
16045 [L1] Cache hit from L2: addr = 541, data = 41
16045 [TEST] CPU read @0x542
16055 [L1] Cache hit: addr = 542, data = 42
16055 [TEST] CPU read @0x543
16065 [L1] Cache hit: addr = 543, data = 43
16065 [TEST] CPU read @0x544
16075 [L1] Cache hit: addr = 544, data = 44
16075 [TEST] CPU read @0x545
16085 [L1] Cache hit: addr = 545, data = 45
16085 [TEST] CPU read @0x546
16095 [L1] Cache hit: addr = 546, data = 46
16095 [TEST] CPU read @0x547
16105 [L1] Cache hit: addr = 547, data = 47
16105 [TEST] CPU read @0x548
16115 [L1] Cache hit: addr = 548, data = 48
16115 [TEST] CPU read @0x549
16125 [L1] Cache hit: addr = 549, data = 49
16125 [TEST] CPU read @0x54a
16135 [L1] Cache hit: addr = 54a, data = 4a
16135 [TEST] CPU read @0x54b
16145 [L1] Cache hit: addr = 54b, data = 4b
16145 [TEST] CPU read @0x54c
16155 [L1] Cache hit: addr = 54c, data = 4c
16155 [TEST] CPU read @0x54d
16165 [L1] Cache hit: addr = 54d, data = 4d
16165 [TEST] CPU read @0x54e
16175 [L1] Cache hit: addr = 54e, data = 4e
16175 [TEST] CPU read @0x54f
16185 [L1] Cache hit: addr = 54f, data = 4f
16185 [TEST] CPU read @0x550
16195 [L1] Cache miss: addr = 550
16195 [TEST] CPU read @0x551
16215 [L2] Cache hit: addr = 550, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
16225 [L1] Cache Allocate: addr = 551 data = 4f4e4d4c4b4a49484746454443424140
16225 [L1] Cache hit from L2: addr = 551, data = 41
16225 [TEST] CPU read @0x552
16235 [L1] Cache hit: addr = 552, data = 42
16235 [TEST] CPU read @0x553
16245 [L1] Cache hit: addr = 553, data = 43
16245 [TEST] CPU read @0x554
16255 [L1] Cache hit: addr = 554, data = 44
16255 [TEST] CPU read @0x555
16265 [L1] Cache hit: addr = 555, data = 45
16265 [TEST] CPU read @0x556
16275 [L1] Cache hit: addr = 556, data = 46
16275 [TEST] CPU read @0x557
16285 [L1] Cache hit: addr = 557, data = 47
16285 [TEST] CPU read @0x558
16295 [L1] Cache hit: addr = 558, data = 48
16295 [TEST] CPU read @0x559
16305 [L1] Cache hit: addr = 559, data = 49
16305 [TEST] CPU read @0x55a
16315 [L1] Cache hit: addr = 55a, data = 4a
16315 [TEST] CPU read @0x55b
16325 [L1] Cache hit: addr = 55b, data = 4b
16325 [TEST] CPU read @0x55c
16335 [L1] Cache hit: addr = 55c, data = 4c
16335 [TEST] CPU read @0x55d
16345 [L1] Cache hit: addr = 55d, data = 4d
16345 [TEST] CPU read @0x55e
16355 [L1] Cache hit: addr = 55e, data = 4e
16355 [TEST] CPU read @0x55f
16365 [L1] Cache hit: addr = 55f, data = 4f
16365 [TEST] CPU read @0x560
16375 [L1] Cache miss: addr = 560
16375 [TEST] CPU read @0x561
16395 [L2] Cache miss: addr = 560
16405 [MEM] Mem hit: addr = 560, data = 60
16415 [L2] Cache Allocate: addr = 560 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
16425 [L1] Cache Allocate: addr = 561 data = 6f6e6d6c6b6a69686766656463626160
16425 [L1] Cache hit from L2: addr = 561, data = 61
16425 [TEST] CPU read @0x562
16435 [L1] Cache hit: addr = 562, data = 62
16435 [TEST] CPU read @0x563
16445 [L1] Cache hit: addr = 563, data = 63
16445 [TEST] CPU read @0x564
16455 [L1] Cache hit: addr = 564, data = 64
16455 [TEST] CPU read @0x565
16465 [L1] Cache hit: addr = 565, data = 65
16465 [TEST] CPU read @0x566
16475 [L1] Cache hit: addr = 566, data = 66
16475 [TEST] CPU read @0x567
16485 [L1] Cache hit: addr = 567, data = 67
16485 [TEST] CPU read @0x568
16495 [L1] Cache hit: addr = 568, data = 68
16495 [TEST] CPU read @0x569
16505 [L1] Cache hit: addr = 569, data = 69
16505 [TEST] CPU read @0x56a
16515 [L1] Cache hit: addr = 56a, data = 6a
16515 [TEST] CPU read @0x56b
16525 [L1] Cache hit: addr = 56b, data = 6b
16525 [TEST] CPU read @0x56c
16535 [L1] Cache hit: addr = 56c, data = 6c
16535 [TEST] CPU read @0x56d
16545 [L1] Cache hit: addr = 56d, data = 6d
16545 [TEST] CPU read @0x56e
16555 [L1] Cache hit: addr = 56e, data = 6e
16555 [TEST] CPU read @0x56f
16565 [L1] Cache hit: addr = 56f, data = 6f
16565 [TEST] CPU read @0x570
16575 [L1] Cache miss: addr = 570
16575 [TEST] CPU read @0x571
16595 [L2] Cache hit: addr = 570, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
16605 [L1] Cache Allocate: addr = 571 data = 6f6e6d6c6b6a69686766656463626160
16605 [L1] Cache hit from L2: addr = 571, data = 61
16605 [TEST] CPU read @0x572
16615 [L1] Cache hit: addr = 572, data = 62
16615 [TEST] CPU read @0x573
16625 [L1] Cache hit: addr = 573, data = 63
16625 [TEST] CPU read @0x574
16635 [L1] Cache hit: addr = 574, data = 64
16635 [TEST] CPU read @0x575
16645 [L1] Cache hit: addr = 575, data = 65
16645 [TEST] CPU read @0x576
16655 [L1] Cache hit: addr = 576, data = 66
16655 [TEST] CPU read @0x577
16665 [L1] Cache hit: addr = 577, data = 67
16665 [TEST] CPU read @0x578
16675 [L1] Cache hit: addr = 578, data = 68
16675 [TEST] CPU read @0x579
16685 [L1] Cache hit: addr = 579, data = 69
16685 [TEST] CPU read @0x57a
16695 [L1] Cache hit: addr = 57a, data = 6a
16695 [TEST] CPU read @0x57b
16705 [L1] Cache hit: addr = 57b, data = 6b
16705 [TEST] CPU read @0x57c
16715 [L1] Cache hit: addr = 57c, data = 6c
16715 [TEST] CPU read @0x57d
16725 [L1] Cache hit: addr = 57d, data = 6d
16725 [TEST] CPU read @0x57e
16735 [L1] Cache hit: addr = 57e, data = 6e
16735 [TEST] CPU read @0x57f
16745 [L1] Cache hit: addr = 57f, data = 6f
16745 [TEST] CPU read @0x580
16755 [L1] Cache miss: addr = 580
16755 [TEST] CPU read @0x581
16775 [L2] Cache miss: addr = 580
16785 [MEM] Mem hit: addr = 580, data = 80
16795 [L2] Cache Allocate: addr = 580 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
16805 [L1] Cache Allocate: addr = 581 data = 8f8e8d8c8b8a89888786858483828180
16805 [L1] Cache hit from L2: addr = 581, data = 81
16805 [TEST] CPU read @0x582
16815 [L1] Cache hit: addr = 582, data = 82
16815 [TEST] CPU read @0x583
16825 [L1] Cache hit: addr = 583, data = 83
16825 [TEST] CPU read @0x584
16835 [L1] Cache hit: addr = 584, data = 84
16835 [TEST] CPU read @0x585
16845 [L1] Cache hit: addr = 585, data = 85
16845 [TEST] CPU read @0x586
16855 [L1] Cache hit: addr = 586, data = 86
16855 [TEST] CPU read @0x587
16865 [L1] Cache hit: addr = 587, data = 87
16865 [TEST] CPU read @0x588
16875 [L1] Cache hit: addr = 588, data = 88
16875 [TEST] CPU read @0x589
16885 [L1] Cache hit: addr = 589, data = 89
16885 [TEST] CPU read @0x58a
16895 [L1] Cache hit: addr = 58a, data = 8a
16895 [TEST] CPU read @0x58b
16905 [L1] Cache hit: addr = 58b, data = 8b
16905 [TEST] CPU read @0x58c
16915 [L1] Cache hit: addr = 58c, data = 8c
16915 [TEST] CPU read @0x58d
16925 [L1] Cache hit: addr = 58d, data = 8d
16925 [TEST] CPU read @0x58e
16935 [L1] Cache hit: addr = 58e, data = 8e
16935 [TEST] CPU read @0x58f
16945 [L1] Cache hit: addr = 58f, data = 8f
16945 [TEST] CPU read @0x590
16955 [L1] Cache miss: addr = 590
16955 [TEST] CPU read @0x591
16975 [L2] Cache hit: addr = 590, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
16985 [L1] Cache Allocate: addr = 591 data = 8f8e8d8c8b8a89888786858483828180
16985 [L1] Cache hit from L2: addr = 591, data = 81
16985 [TEST] CPU read @0x592
16995 [L1] Cache hit: addr = 592, data = 82
16995 [TEST] CPU read @0x593
17005 [L1] Cache hit: addr = 593, data = 83
17005 [TEST] CPU read @0x594
17015 [L1] Cache hit: addr = 594, data = 84
17015 [TEST] CPU read @0x595
17025 [L1] Cache hit: addr = 595, data = 85
17025 [TEST] CPU read @0x596
17035 [L1] Cache hit: addr = 596, data = 86
17035 [TEST] CPU read @0x597
17045 [L1] Cache hit: addr = 597, data = 87
17045 [TEST] CPU read @0x598
17055 [L1] Cache hit: addr = 598, data = 88
17055 [TEST] CPU read @0x599
17065 [L1] Cache hit: addr = 599, data = 89
17065 [TEST] CPU read @0x59a
17075 [L1] Cache hit: addr = 59a, data = 8a
17075 [TEST] CPU read @0x59b
17085 [L1] Cache hit: addr = 59b, data = 8b
17085 [TEST] CPU read @0x59c
17095 [L1] Cache hit: addr = 59c, data = 8c
17095 [TEST] CPU read @0x59d
17105 [L1] Cache hit: addr = 59d, data = 8d
17105 [TEST] CPU read @0x59e
17115 [L1] Cache hit: addr = 59e, data = 8e
17115 [TEST] CPU read @0x59f
17125 [L1] Cache hit: addr = 59f, data = 8f
17125 [TEST] CPU read @0x5a0
17135 [L1] Cache miss: addr = 5a0
17135 [TEST] CPU read @0x5a1
17155 [L2] Cache miss: addr = 5a0
17165 [MEM] Mem hit: addr = 5a0, data = a0
17175 [L2] Cache Allocate: addr = 5a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
17185 [L1] Cache Allocate: addr = 5a1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
17185 [L1] Cache hit from L2: addr = 5a1, data = a1
17185 [TEST] CPU read @0x5a2
17195 [L1] Cache hit: addr = 5a2, data = a2
17195 [TEST] CPU read @0x5a3
17205 [L1] Cache hit: addr = 5a3, data = a3
17205 [TEST] CPU read @0x5a4
17215 [L1] Cache hit: addr = 5a4, data = a4
17215 [TEST] CPU read @0x5a5
17225 [L1] Cache hit: addr = 5a5, data = a5
17225 [TEST] CPU read @0x5a6
17235 [L1] Cache hit: addr = 5a6, data = a6
17235 [TEST] CPU read @0x5a7
17245 [L1] Cache hit: addr = 5a7, data = a7
17245 [TEST] CPU read @0x5a8
17255 [L1] Cache hit: addr = 5a8, data = a8
17255 [TEST] CPU read @0x5a9
17265 [L1] Cache hit: addr = 5a9, data = a9
17265 [TEST] CPU read @0x5aa
17275 [L1] Cache hit: addr = 5aa, data = aa
17275 [TEST] CPU read @0x5ab
17285 [L1] Cache hit: addr = 5ab, data = ab
17285 [TEST] CPU read @0x5ac
17295 [L1] Cache hit: addr = 5ac, data = ac
17295 [TEST] CPU read @0x5ad
17305 [L1] Cache hit: addr = 5ad, data = ad
17305 [TEST] CPU read @0x5ae
17315 [L1] Cache hit: addr = 5ae, data = ae
17315 [TEST] CPU read @0x5af
17325 [L1] Cache hit: addr = 5af, data = af
17325 [TEST] CPU read @0x5b0
17335 [L1] Cache miss: addr = 5b0
17335 [TEST] CPU read @0x5b1
17355 [L2] Cache hit: addr = 5b0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
17365 [L1] Cache Allocate: addr = 5b1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
17365 [L1] Cache hit from L2: addr = 5b1, data = a1
17365 [TEST] CPU read @0x5b2
17375 [L1] Cache hit: addr = 5b2, data = a2
17375 [TEST] CPU read @0x5b3
17385 [L1] Cache hit: addr = 5b3, data = a3
17385 [TEST] CPU read @0x5b4
17395 [L1] Cache hit: addr = 5b4, data = a4
17395 [TEST] CPU read @0x5b5
17405 [L1] Cache hit: addr = 5b5, data = a5
17405 [TEST] CPU read @0x5b6
17415 [L1] Cache hit: addr = 5b6, data = a6
17415 [TEST] CPU read @0x5b7
17425 [L1] Cache hit: addr = 5b7, data = a7
17425 [TEST] CPU read @0x5b8
17435 [L1] Cache hit: addr = 5b8, data = a8
17435 [TEST] CPU read @0x5b9
17445 [L1] Cache hit: addr = 5b9, data = a9
17445 [TEST] CPU read @0x5ba
17455 [L1] Cache hit: addr = 5ba, data = aa
17455 [TEST] CPU read @0x5bb
17465 [L1] Cache hit: addr = 5bb, data = ab
17465 [TEST] CPU read @0x5bc
17475 [L1] Cache hit: addr = 5bc, data = ac
17475 [TEST] CPU read @0x5bd
17485 [L1] Cache hit: addr = 5bd, data = ad
17485 [TEST] CPU read @0x5be
17495 [L1] Cache hit: addr = 5be, data = ae
17495 [TEST] CPU read @0x5bf
17505 [L1] Cache hit: addr = 5bf, data = af
17505 [TEST] CPU read @0x5c0
17515 [L1] Cache miss: addr = 5c0
17515 [TEST] CPU read @0x5c1
17535 [L2] Cache miss: addr = 5c0
17545 [MEM] Mem hit: addr = 5c0, data = c0
17555 [L2] Cache Allocate: addr = 5c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
17565 [L1] Cache Allocate: addr = 5c1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
17565 [L1] Cache hit from L2: addr = 5c1, data = c1
17565 [TEST] CPU read @0x5c2
17575 [L1] Cache hit: addr = 5c2, data = c2
17575 [TEST] CPU read @0x5c3
17585 [L1] Cache hit: addr = 5c3, data = c3
17585 [TEST] CPU read @0x5c4
17595 [L1] Cache hit: addr = 5c4, data = c4
17595 [TEST] CPU read @0x5c5
17605 [L1] Cache hit: addr = 5c5, data = c5
17605 [TEST] CPU read @0x5c6
17615 [L1] Cache hit: addr = 5c6, data = c6
17615 [TEST] CPU read @0x5c7
17625 [L1] Cache hit: addr = 5c7, data = c7
17625 [TEST] CPU read @0x5c8
17635 [L1] Cache hit: addr = 5c8, data = c8
17635 [TEST] CPU read @0x5c9
17645 [L1] Cache hit: addr = 5c9, data = c9
17645 [TEST] CPU read @0x5ca
17655 [L1] Cache hit: addr = 5ca, data = ca
17655 [TEST] CPU read @0x5cb
17665 [L1] Cache hit: addr = 5cb, data = cb
17665 [TEST] CPU read @0x5cc
17675 [L1] Cache hit: addr = 5cc, data = cc
17675 [TEST] CPU read @0x5cd
17685 [L1] Cache hit: addr = 5cd, data = cd
17685 [TEST] CPU read @0x5ce
17695 [L1] Cache hit: addr = 5ce, data = ce
17695 [TEST] CPU read @0x5cf
17705 [L1] Cache hit: addr = 5cf, data = cf
17705 [TEST] CPU read @0x5d0
17715 [L1] Cache miss: addr = 5d0
17715 [TEST] CPU read @0x5d1
17735 [L2] Cache hit: addr = 5d0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
17745 [L1] Cache Allocate: addr = 5d1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
17745 [L1] Cache hit from L2: addr = 5d1, data = c1
17745 [TEST] CPU read @0x5d2
17755 [L1] Cache hit: addr = 5d2, data = c2
17755 [TEST] CPU read @0x5d3
17765 [L1] Cache hit: addr = 5d3, data = c3
17765 [TEST] CPU read @0x5d4
17775 [L1] Cache hit: addr = 5d4, data = c4
17775 [TEST] CPU read @0x5d5
17785 [L1] Cache hit: addr = 5d5, data = c5
17785 [TEST] CPU read @0x5d6
17795 [L1] Cache hit: addr = 5d6, data = c6
17795 [TEST] CPU read @0x5d7
17805 [L1] Cache hit: addr = 5d7, data = c7
17805 [TEST] CPU read @0x5d8
17815 [L1] Cache hit: addr = 5d8, data = c8
17815 [TEST] CPU read @0x5d9
17825 [L1] Cache hit: addr = 5d9, data = c9
17825 [TEST] CPU read @0x5da
17835 [L1] Cache hit: addr = 5da, data = ca
17835 [TEST] CPU read @0x5db
17845 [L1] Cache hit: addr = 5db, data = cb
17845 [TEST] CPU read @0x5dc
17855 [L1] Cache hit: addr = 5dc, data = cc
17855 [TEST] CPU read @0x5dd
17865 [L1] Cache hit: addr = 5dd, data = cd
17865 [TEST] CPU read @0x5de
17875 [L1] Cache hit: addr = 5de, data = ce
17875 [TEST] CPU read @0x5df
17885 [L1] Cache hit: addr = 5df, data = cf
17885 [TEST] CPU read @0x5e0
17895 [L1] Cache miss: addr = 5e0
17895 [TEST] CPU read @0x5e1
17915 [L2] Cache miss: addr = 5e0
17925 [MEM] Mem hit: addr = 5e0, data = e0
17935 [L2] Cache Allocate: addr = 5e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
17945 [L1] Cache Allocate: addr = 5e1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
17945 [L1] Cache hit from L2: addr = 5e1, data = e1
17945 [TEST] CPU read @0x5e2
17955 [L1] Cache hit: addr = 5e2, data = e2
17955 [TEST] CPU read @0x5e3
17965 [L1] Cache hit: addr = 5e3, data = e3
17965 [TEST] CPU read @0x5e4
17975 [L1] Cache hit: addr = 5e4, data = e4
17975 [TEST] CPU read @0x5e5
17985 [L1] Cache hit: addr = 5e5, data = e5
17985 [TEST] CPU read @0x5e6
17995 [L1] Cache hit: addr = 5e6, data = e6
17995 [TEST] CPU read @0x5e7
18005 [L1] Cache hit: addr = 5e7, data = e7
18005 [TEST] CPU read @0x5e8
18015 [L1] Cache hit: addr = 5e8, data = e8
18015 [TEST] CPU read @0x5e9
18025 [L1] Cache hit: addr = 5e9, data = e9
18025 [TEST] CPU read @0x5ea
18035 [L1] Cache hit: addr = 5ea, data = ea
18035 [TEST] CPU read @0x5eb
18045 [L1] Cache hit: addr = 5eb, data = eb
18045 [TEST] CPU read @0x5ec
18055 [L1] Cache hit: addr = 5ec, data = ec
18055 [TEST] CPU read @0x5ed
18065 [L1] Cache hit: addr = 5ed, data = ed
18065 [TEST] CPU read @0x5ee
18075 [L1] Cache hit: addr = 5ee, data = ee
18075 [TEST] CPU read @0x5ef
18085 [L1] Cache hit: addr = 5ef, data = ef
18085 [TEST] CPU read @0x5f0
18095 [L1] Cache miss: addr = 5f0
18095 [TEST] CPU read @0x5f1
18115 [L2] Cache hit: addr = 5f0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
18125 [L1] Cache Allocate: addr = 5f1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
18125 [L1] Cache hit from L2: addr = 5f1, data = e1
18125 [TEST] CPU read @0x5f2
18135 [L1] Cache hit: addr = 5f2, data = e2
18135 [TEST] CPU read @0x5f3
18145 [L1] Cache hit: addr = 5f3, data = e3
18145 [TEST] CPU read @0x5f4
18155 [L1] Cache hit: addr = 5f4, data = e4
18155 [TEST] CPU read @0x5f5
18165 [L1] Cache hit: addr = 5f5, data = e5
18165 [TEST] CPU read @0x5f6
18175 [L1] Cache hit: addr = 5f6, data = e6
18175 [TEST] CPU read @0x5f7
18185 [L1] Cache hit: addr = 5f7, data = e7
18185 [TEST] CPU read @0x5f8
18195 [L1] Cache hit: addr = 5f8, data = e8
18195 [TEST] CPU read @0x5f9
18205 [L1] Cache hit: addr = 5f9, data = e9
18205 [TEST] CPU read @0x5fa
18215 [L1] Cache hit: addr = 5fa, data = ea
18215 [TEST] CPU read @0x5fb
18225 [L1] Cache hit: addr = 5fb, data = eb
18225 [TEST] CPU read @0x5fc
18235 [L1] Cache hit: addr = 5fc, data = ec
18235 [TEST] CPU read @0x5fd
18245 [L1] Cache hit: addr = 5fd, data = ed
18245 [TEST] CPU read @0x5fe
18255 [L1] Cache hit: addr = 5fe, data = ee
18255 [TEST] CPU read @0x5ff
18265 [L1] Cache hit: addr = 5ff, data = ef
18265 [TEST] CPU read @0x600
18275 [L1] Cache miss: addr = 600
18275 [TEST] CPU read @0x601
18295 [L2] Cache miss: addr = 600
18305 [MEM] Mem hit: addr = 600, data = 00
18315 [L2] Cache Allocate: addr = 600 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
18325 [L1] Cache Allocate: addr = 601 data = 0f0e0d0c0b0a09080706050403020100
18325 [L1] Cache hit from L2: addr = 601, data = 01
18325 [TEST] CPU read @0x602
18335 [L1] Cache hit: addr = 602, data = 02
18335 [TEST] CPU read @0x603
18345 [L1] Cache hit: addr = 603, data = 03
18345 [TEST] CPU read @0x604
18355 [L1] Cache hit: addr = 604, data = 04
18355 [TEST] CPU read @0x605
18365 [L1] Cache hit: addr = 605, data = 05
18365 [TEST] CPU read @0x606
18375 [L1] Cache hit: addr = 606, data = 06
18375 [TEST] CPU read @0x607
18385 [L1] Cache hit: addr = 607, data = 07
18385 [TEST] CPU read @0x608
18395 [L1] Cache hit: addr = 608, data = 08
18395 [TEST] CPU read @0x609
18405 [L1] Cache hit: addr = 609, data = 09
18405 [TEST] CPU read @0x60a
18415 [L1] Cache hit: addr = 60a, data = 0a
18415 [TEST] CPU read @0x60b
18425 [L1] Cache hit: addr = 60b, data = 0b
18425 [TEST] CPU read @0x60c
18435 [L1] Cache hit: addr = 60c, data = 0c
18435 [TEST] CPU read @0x60d
18445 [L1] Cache hit: addr = 60d, data = 0d
18445 [TEST] CPU read @0x60e
18455 [L1] Cache hit: addr = 60e, data = 0e
18455 [TEST] CPU read @0x60f
18465 [L1] Cache hit: addr = 60f, data = 0f
18465 [TEST] CPU read @0x610
18475 [L1] Cache miss: addr = 610
18475 [TEST] CPU read @0x611
18495 [L2] Cache hit: addr = 610, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
18505 [L1] Cache Allocate: addr = 611 data = 0f0e0d0c0b0a09080706050403020100
18505 [L1] Cache hit from L2: addr = 611, data = 01
18505 [TEST] CPU read @0x612
18515 [L1] Cache hit: addr = 612, data = 02
18515 [TEST] CPU read @0x613
18525 [L1] Cache hit: addr = 613, data = 03
18525 [TEST] CPU read @0x614
18535 [L1] Cache hit: addr = 614, data = 04
18535 [TEST] CPU read @0x615
18545 [L1] Cache hit: addr = 615, data = 05
18545 [TEST] CPU read @0x616
18555 [L1] Cache hit: addr = 616, data = 06
18555 [TEST] CPU read @0x617
18565 [L1] Cache hit: addr = 617, data = 07
18565 [TEST] CPU read @0x618
18575 [L1] Cache hit: addr = 618, data = 08
18575 [TEST] CPU read @0x619
18585 [L1] Cache hit: addr = 619, data = 09
18585 [TEST] CPU read @0x61a
18595 [L1] Cache hit: addr = 61a, data = 0a
18595 [TEST] CPU read @0x61b
18605 [L1] Cache hit: addr = 61b, data = 0b
18605 [TEST] CPU read @0x61c
18615 [L1] Cache hit: addr = 61c, data = 0c
18615 [TEST] CPU read @0x61d
18625 [L1] Cache hit: addr = 61d, data = 0d
18625 [TEST] CPU read @0x61e
18635 [L1] Cache hit: addr = 61e, data = 0e
18635 [TEST] CPU read @0x61f
18645 [L1] Cache hit: addr = 61f, data = 0f
18645 [TEST] CPU read @0x620
18655 [L1] Cache miss: addr = 620
18655 [TEST] CPU read @0x621
18675 [L2] Cache miss: addr = 620
18685 [MEM] Mem hit: addr = 620, data = 20
18695 [L2] Cache Allocate: addr = 620 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
18705 [L1] Cache Allocate: addr = 621 data = 2f2e2d2c2b2a29282726252423222120
18705 [L1] Cache hit from L2: addr = 621, data = 21
18705 [TEST] CPU read @0x622
18715 [L1] Cache hit: addr = 622, data = 22
18715 [TEST] CPU read @0x623
18725 [L1] Cache hit: addr = 623, data = 23
18725 [TEST] CPU read @0x624
18735 [L1] Cache hit: addr = 624, data = 24
18735 [TEST] CPU read @0x625
18745 [L1] Cache hit: addr = 625, data = 25
18745 [TEST] CPU read @0x626
18755 [L1] Cache hit: addr = 626, data = 26
18755 [TEST] CPU read @0x627
18765 [L1] Cache hit: addr = 627, data = 27
18765 [TEST] CPU read @0x628
18775 [L1] Cache hit: addr = 628, data = 28
18775 [TEST] CPU read @0x629
18785 [L1] Cache hit: addr = 629, data = 29
18785 [TEST] CPU read @0x62a
18795 [L1] Cache hit: addr = 62a, data = 2a
18795 [TEST] CPU read @0x62b
18805 [L1] Cache hit: addr = 62b, data = 2b
18805 [TEST] CPU read @0x62c
18815 [L1] Cache hit: addr = 62c, data = 2c
18815 [TEST] CPU read @0x62d
18825 [L1] Cache hit: addr = 62d, data = 2d
18825 [TEST] CPU read @0x62e
18835 [L1] Cache hit: addr = 62e, data = 2e
18835 [TEST] CPU read @0x62f
18845 [L1] Cache hit: addr = 62f, data = 2f
18845 [TEST] CPU read @0x630
18855 [L1] Cache miss: addr = 630
18855 [TEST] CPU read @0x631
18875 [L2] Cache hit: addr = 630, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
18885 [L1] Cache Allocate: addr = 631 data = 2f2e2d2c2b2a29282726252423222120
18885 [L1] Cache hit from L2: addr = 631, data = 21
18885 [TEST] CPU read @0x632
18895 [L1] Cache hit: addr = 632, data = 22
18895 [TEST] CPU read @0x633
18905 [L1] Cache hit: addr = 633, data = 23
18905 [TEST] CPU read @0x634
18915 [L1] Cache hit: addr = 634, data = 24
18915 [TEST] CPU read @0x635
18925 [L1] Cache hit: addr = 635, data = 25
18925 [TEST] CPU read @0x636
18935 [L1] Cache hit: addr = 636, data = 26
18935 [TEST] CPU read @0x637
18945 [L1] Cache hit: addr = 637, data = 27
18945 [TEST] CPU read @0x638
18955 [L1] Cache hit: addr = 638, data = 28
18955 [TEST] CPU read @0x639
18965 [L1] Cache hit: addr = 639, data = 29
18965 [TEST] CPU read @0x63a
18975 [L1] Cache hit: addr = 63a, data = 2a
18975 [TEST] CPU read @0x63b
18985 [L1] Cache hit: addr = 63b, data = 2b
18985 [TEST] CPU read @0x63c
18995 [L1] Cache hit: addr = 63c, data = 2c
18995 [TEST] CPU read @0x63d
19005 [L1] Cache hit: addr = 63d, data = 2d
19005 [TEST] CPU read @0x63e
19015 [L1] Cache hit: addr = 63e, data = 2e
19015 [TEST] CPU read @0x63f
19025 [L1] Cache hit: addr = 63f, data = 2f
19025 [TEST] CPU read @0x640
19035 [L1] Cache miss: addr = 640
19035 [TEST] CPU read @0x641
19055 [L2] Cache miss: addr = 640
19065 [MEM] Mem hit: addr = 640, data = 40
19075 [L2] Cache Allocate: addr = 640 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
19085 [L1] Cache Allocate: addr = 641 data = 4f4e4d4c4b4a49484746454443424140
19085 [L1] Cache hit from L2: addr = 641, data = 41
19085 [TEST] CPU read @0x642
19095 [L1] Cache hit: addr = 642, data = 42
19095 [TEST] CPU read @0x643
19105 [L1] Cache hit: addr = 643, data = 43
19105 [TEST] CPU read @0x644
19115 [L1] Cache hit: addr = 644, data = 44
19115 [TEST] CPU read @0x645
19125 [L1] Cache hit: addr = 645, data = 45
19125 [TEST] CPU read @0x646
19135 [L1] Cache hit: addr = 646, data = 46
19135 [TEST] CPU read @0x647
19145 [L1] Cache hit: addr = 647, data = 47
19145 [TEST] CPU read @0x648
19155 [L1] Cache hit: addr = 648, data = 48
19155 [TEST] CPU read @0x649
19165 [L1] Cache hit: addr = 649, data = 49
19165 [TEST] CPU read @0x64a
19175 [L1] Cache hit: addr = 64a, data = 4a
19175 [TEST] CPU read @0x64b
19185 [L1] Cache hit: addr = 64b, data = 4b
19185 [TEST] CPU read @0x64c
19195 [L1] Cache hit: addr = 64c, data = 4c
19195 [TEST] CPU read @0x64d
19205 [L1] Cache hit: addr = 64d, data = 4d
19205 [TEST] CPU read @0x64e
19215 [L1] Cache hit: addr = 64e, data = 4e
19215 [TEST] CPU read @0x64f
19225 [L1] Cache hit: addr = 64f, data = 4f
19225 [TEST] CPU read @0x650
19235 [L1] Cache miss: addr = 650
19235 [TEST] CPU read @0x651
19255 [L2] Cache hit: addr = 650, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
19265 [L1] Cache Allocate: addr = 651 data = 4f4e4d4c4b4a49484746454443424140
19265 [L1] Cache hit from L2: addr = 651, data = 41
19265 [TEST] CPU read @0x652
19275 [L1] Cache hit: addr = 652, data = 42
19275 [TEST] CPU read @0x653
19285 [L1] Cache hit: addr = 653, data = 43
19285 [TEST] CPU read @0x654
19295 [L1] Cache hit: addr = 654, data = 44
19295 [TEST] CPU read @0x655
19305 [L1] Cache hit: addr = 655, data = 45
19305 [TEST] CPU read @0x656
19315 [L1] Cache hit: addr = 656, data = 46
19315 [TEST] CPU read @0x657
19325 [L1] Cache hit: addr = 657, data = 47
19325 [TEST] CPU read @0x658
19335 [L1] Cache hit: addr = 658, data = 48
19335 [TEST] CPU read @0x659
19345 [L1] Cache hit: addr = 659, data = 49
19345 [TEST] CPU read @0x65a
19355 [L1] Cache hit: addr = 65a, data = 4a
19355 [TEST] CPU read @0x65b
19365 [L1] Cache hit: addr = 65b, data = 4b
19365 [TEST] CPU read @0x65c
19375 [L1] Cache hit: addr = 65c, data = 4c
19375 [TEST] CPU read @0x65d
19385 [L1] Cache hit: addr = 65d, data = 4d
19385 [TEST] CPU read @0x65e
19395 [L1] Cache hit: addr = 65e, data = 4e
19395 [TEST] CPU read @0x65f
19405 [L1] Cache hit: addr = 65f, data = 4f
19405 [TEST] CPU read @0x660
19415 [L1] Cache miss: addr = 660
19415 [TEST] CPU read @0x661
19435 [L2] Cache miss: addr = 660
19445 [MEM] Mem hit: addr = 660, data = 60
19455 [L2] Cache Allocate: addr = 660 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
19465 [L1] Cache Allocate: addr = 661 data = 6f6e6d6c6b6a69686766656463626160
19465 [L1] Cache hit from L2: addr = 661, data = 61
19465 [TEST] CPU read @0x662
19475 [L1] Cache hit: addr = 662, data = 62
19475 [TEST] CPU read @0x663
19485 [L1] Cache hit: addr = 663, data = 63
19485 [TEST] CPU read @0x664
19495 [L1] Cache hit: addr = 664, data = 64
19495 [TEST] CPU read @0x665
19505 [L1] Cache hit: addr = 665, data = 65
19505 [TEST] CPU read @0x666
19515 [L1] Cache hit: addr = 666, data = 66
19515 [TEST] CPU read @0x667
19525 [L1] Cache hit: addr = 667, data = 67
19525 [TEST] CPU read @0x668
19535 [L1] Cache hit: addr = 668, data = 68
19535 [TEST] CPU read @0x669
19545 [L1] Cache hit: addr = 669, data = 69
19545 [TEST] CPU read @0x66a
19555 [L1] Cache hit: addr = 66a, data = 6a
19555 [TEST] CPU read @0x66b
19565 [L1] Cache hit: addr = 66b, data = 6b
19565 [TEST] CPU read @0x66c
19575 [L1] Cache hit: addr = 66c, data = 6c
19575 [TEST] CPU read @0x66d
19585 [L1] Cache hit: addr = 66d, data = 6d
19585 [TEST] CPU read @0x66e
19595 [L1] Cache hit: addr = 66e, data = 6e
19595 [TEST] CPU read @0x66f
19605 [L1] Cache hit: addr = 66f, data = 6f
19605 [TEST] CPU read @0x670
19615 [L1] Cache miss: addr = 670
19615 [TEST] CPU read @0x671
19635 [L2] Cache hit: addr = 670, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
19645 [L1] Cache Allocate: addr = 671 data = 6f6e6d6c6b6a69686766656463626160
19645 [L1] Cache hit from L2: addr = 671, data = 61
19645 [TEST] CPU read @0x672
19655 [L1] Cache hit: addr = 672, data = 62
19655 [TEST] CPU read @0x673
19665 [L1] Cache hit: addr = 673, data = 63
19665 [TEST] CPU read @0x674
19675 [L1] Cache hit: addr = 674, data = 64
19675 [TEST] CPU read @0x675
19685 [L1] Cache hit: addr = 675, data = 65
19685 [TEST] CPU read @0x676
19695 [L1] Cache hit: addr = 676, data = 66
19695 [TEST] CPU read @0x677
19705 [L1] Cache hit: addr = 677, data = 67
19705 [TEST] CPU read @0x678
19715 [L1] Cache hit: addr = 678, data = 68
19715 [TEST] CPU read @0x679
19725 [L1] Cache hit: addr = 679, data = 69
19725 [TEST] CPU read @0x67a
19735 [L1] Cache hit: addr = 67a, data = 6a
19735 [TEST] CPU read @0x67b
19745 [L1] Cache hit: addr = 67b, data = 6b
19745 [TEST] CPU read @0x67c
19755 [L1] Cache hit: addr = 67c, data = 6c
19755 [TEST] CPU read @0x67d
19765 [L1] Cache hit: addr = 67d, data = 6d
19765 [TEST] CPU read @0x67e
19775 [L1] Cache hit: addr = 67e, data = 6e
19775 [TEST] CPU read @0x67f
19785 [L1] Cache hit: addr = 67f, data = 6f
19785 [TEST] CPU read @0x680
19795 [L1] Cache miss: addr = 680
19795 [TEST] CPU read @0x681
19815 [L2] Cache miss: addr = 680
19825 [MEM] Mem hit: addr = 680, data = 80
19835 [L2] Cache Allocate: addr = 680 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
19845 [L1] Cache Allocate: addr = 681 data = 8f8e8d8c8b8a89888786858483828180
19845 [L1] Cache hit from L2: addr = 681, data = 81
19845 [TEST] CPU read @0x682
19855 [L1] Cache hit: addr = 682, data = 82
19855 [TEST] CPU read @0x683
19865 [L1] Cache hit: addr = 683, data = 83
19865 [TEST] CPU read @0x684
19875 [L1] Cache hit: addr = 684, data = 84
19875 [TEST] CPU read @0x685
19885 [L1] Cache hit: addr = 685, data = 85
19885 [TEST] CPU read @0x686
19895 [L1] Cache hit: addr = 686, data = 86
19895 [TEST] CPU read @0x687
19905 [L1] Cache hit: addr = 687, data = 87
19905 [TEST] CPU read @0x688
19915 [L1] Cache hit: addr = 688, data = 88
19915 [TEST] CPU read @0x689
19925 [L1] Cache hit: addr = 689, data = 89
19925 [TEST] CPU read @0x68a
19935 [L1] Cache hit: addr = 68a, data = 8a
19935 [TEST] CPU read @0x68b
19945 [L1] Cache hit: addr = 68b, data = 8b
19945 [TEST] CPU read @0x68c
19955 [L1] Cache hit: addr = 68c, data = 8c
19955 [TEST] CPU read @0x68d
19965 [L1] Cache hit: addr = 68d, data = 8d
19965 [TEST] CPU read @0x68e
19975 [L1] Cache hit: addr = 68e, data = 8e
19975 [TEST] CPU read @0x68f
19985 [L1] Cache hit: addr = 68f, data = 8f
19985 [TEST] CPU read @0x690
19995 [L1] Cache miss: addr = 690
19995 [TEST] CPU read @0x691
20015 [L2] Cache hit: addr = 690, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
20025 [L1] Cache Allocate: addr = 691 data = 8f8e8d8c8b8a89888786858483828180
20025 [L1] Cache hit from L2: addr = 691, data = 81
20025 [TEST] CPU read @0x692
20035 [L1] Cache hit: addr = 692, data = 82
20035 [TEST] CPU read @0x693
20045 [L1] Cache hit: addr = 693, data = 83
20045 [TEST] CPU read @0x694
20055 [L1] Cache hit: addr = 694, data = 84
20055 [TEST] CPU read @0x695
20065 [L1] Cache hit: addr = 695, data = 85
20065 [TEST] CPU read @0x696
20075 [L1] Cache hit: addr = 696, data = 86
20075 [TEST] CPU read @0x697
20085 [L1] Cache hit: addr = 697, data = 87
20085 [TEST] CPU read @0x698
20095 [L1] Cache hit: addr = 698, data = 88
20095 [TEST] CPU read @0x699
20105 [L1] Cache hit: addr = 699, data = 89
20105 [TEST] CPU read @0x69a
20115 [L1] Cache hit: addr = 69a, data = 8a
20115 [TEST] CPU read @0x69b
20125 [L1] Cache hit: addr = 69b, data = 8b
20125 [TEST] CPU read @0x69c
20135 [L1] Cache hit: addr = 69c, data = 8c
20135 [TEST] CPU read @0x69d
20145 [L1] Cache hit: addr = 69d, data = 8d
20145 [TEST] CPU read @0x69e
20155 [L1] Cache hit: addr = 69e, data = 8e
20155 [TEST] CPU read @0x69f
20165 [L1] Cache hit: addr = 69f, data = 8f
20165 [TEST] CPU read @0x6a0
20175 [L1] Cache miss: addr = 6a0
20175 [TEST] CPU read @0x6a1
20195 [L2] Cache miss: addr = 6a0
20205 [MEM] Mem hit: addr = 6a0, data = a0
20215 [L2] Cache Allocate: addr = 6a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
20225 [L1] Cache Allocate: addr = 6a1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
20225 [L1] Cache hit from L2: addr = 6a1, data = a1
20225 [TEST] CPU read @0x6a2
20235 [L1] Cache hit: addr = 6a2, data = a2
20235 [TEST] CPU read @0x6a3
20245 [L1] Cache hit: addr = 6a3, data = a3
20245 [TEST] CPU read @0x6a4
20255 [L1] Cache hit: addr = 6a4, data = a4
20255 [TEST] CPU read @0x6a5
20265 [L1] Cache hit: addr = 6a5, data = a5
20265 [TEST] CPU read @0x6a6
20275 [L1] Cache hit: addr = 6a6, data = a6
20275 [TEST] CPU read @0x6a7
20285 [L1] Cache hit: addr = 6a7, data = a7
20285 [TEST] CPU read @0x6a8
20295 [L1] Cache hit: addr = 6a8, data = a8
20295 [TEST] CPU read @0x6a9
20305 [L1] Cache hit: addr = 6a9, data = a9
20305 [TEST] CPU read @0x6aa
20315 [L1] Cache hit: addr = 6aa, data = aa
20315 [TEST] CPU read @0x6ab
20325 [L1] Cache hit: addr = 6ab, data = ab
20325 [TEST] CPU read @0x6ac
20335 [L1] Cache hit: addr = 6ac, data = ac
20335 [TEST] CPU read @0x6ad
20345 [L1] Cache hit: addr = 6ad, data = ad
20345 [TEST] CPU read @0x6ae
20355 [L1] Cache hit: addr = 6ae, data = ae
20355 [TEST] CPU read @0x6af
20365 [L1] Cache hit: addr = 6af, data = af
20365 [TEST] CPU read @0x6b0
20375 [L1] Cache miss: addr = 6b0
20375 [TEST] CPU read @0x6b1
20395 [L2] Cache hit: addr = 6b0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
20405 [L1] Cache Allocate: addr = 6b1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
20405 [L1] Cache hit from L2: addr = 6b1, data = a1
20405 [TEST] CPU read @0x6b2
20415 [L1] Cache hit: addr = 6b2, data = a2
20415 [TEST] CPU read @0x6b3
20425 [L1] Cache hit: addr = 6b3, data = a3
20425 [TEST] CPU read @0x6b4
20435 [L1] Cache hit: addr = 6b4, data = a4
20435 [TEST] CPU read @0x6b5
20445 [L1] Cache hit: addr = 6b5, data = a5
20445 [TEST] CPU read @0x6b6
20455 [L1] Cache hit: addr = 6b6, data = a6
20455 [TEST] CPU read @0x6b7
20465 [L1] Cache hit: addr = 6b7, data = a7
20465 [TEST] CPU read @0x6b8
20475 [L1] Cache hit: addr = 6b8, data = a8
20475 [TEST] CPU read @0x6b9
20485 [L1] Cache hit: addr = 6b9, data = a9
20485 [TEST] CPU read @0x6ba
20495 [L1] Cache hit: addr = 6ba, data = aa
20495 [TEST] CPU read @0x6bb
20505 [L1] Cache hit: addr = 6bb, data = ab
20505 [TEST] CPU read @0x6bc
20515 [L1] Cache hit: addr = 6bc, data = ac
20515 [TEST] CPU read @0x6bd
20525 [L1] Cache hit: addr = 6bd, data = ad
20525 [TEST] CPU read @0x6be
20535 [L1] Cache hit: addr = 6be, data = ae
20535 [TEST] CPU read @0x6bf
20545 [L1] Cache hit: addr = 6bf, data = af
20545 [TEST] CPU read @0x6c0
20555 [L1] Cache miss: addr = 6c0
20555 [TEST] CPU read @0x6c1
20575 [L2] Cache miss: addr = 6c0
20585 [MEM] Mem hit: addr = 6c0, data = c0
20595 [L2] Cache Allocate: addr = 6c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
20605 [L1] Cache Allocate: addr = 6c1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
20605 [L1] Cache hit from L2: addr = 6c1, data = c1
20605 [TEST] CPU read @0x6c2
20615 [L1] Cache hit: addr = 6c2, data = c2
20615 [TEST] CPU read @0x6c3
20625 [L1] Cache hit: addr = 6c3, data = c3
20625 [TEST] CPU read @0x6c4
20635 [L1] Cache hit: addr = 6c4, data = c4
20635 [TEST] CPU read @0x6c5
20645 [L1] Cache hit: addr = 6c5, data = c5
20645 [TEST] CPU read @0x6c6
20655 [L1] Cache hit: addr = 6c6, data = c6
20655 [TEST] CPU read @0x6c7
20665 [L1] Cache hit: addr = 6c7, data = c7
20665 [TEST] CPU read @0x6c8
20675 [L1] Cache hit: addr = 6c8, data = c8
20675 [TEST] CPU read @0x6c9
20685 [L1] Cache hit: addr = 6c9, data = c9
20685 [TEST] CPU read @0x6ca
20695 [L1] Cache hit: addr = 6ca, data = ca
20695 [TEST] CPU read @0x6cb
20705 [L1] Cache hit: addr = 6cb, data = cb
20705 [TEST] CPU read @0x6cc
20715 [L1] Cache hit: addr = 6cc, data = cc
20715 [TEST] CPU read @0x6cd
20725 [L1] Cache hit: addr = 6cd, data = cd
20725 [TEST] CPU read @0x6ce
20735 [L1] Cache hit: addr = 6ce, data = ce
20735 [TEST] CPU read @0x6cf
20745 [L1] Cache hit: addr = 6cf, data = cf
20745 [TEST] CPU read @0x6d0
20755 [L1] Cache miss: addr = 6d0
20755 [TEST] CPU read @0x6d1
20775 [L2] Cache hit: addr = 6d0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
20785 [L1] Cache Allocate: addr = 6d1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
20785 [L1] Cache hit from L2: addr = 6d1, data = c1
20785 [TEST] CPU read @0x6d2
20795 [L1] Cache hit: addr = 6d2, data = c2
20795 [TEST] CPU read @0x6d3
20805 [L1] Cache hit: addr = 6d3, data = c3
20805 [TEST] CPU read @0x6d4
20815 [L1] Cache hit: addr = 6d4, data = c4
20815 [TEST] CPU read @0x6d5
20825 [L1] Cache hit: addr = 6d5, data = c5
20825 [TEST] CPU read @0x6d6
20835 [L1] Cache hit: addr = 6d6, data = c6
20835 [TEST] CPU read @0x6d7
20845 [L1] Cache hit: addr = 6d7, data = c7
20845 [TEST] CPU read @0x6d8
20855 [L1] Cache hit: addr = 6d8, data = c8
20855 [TEST] CPU read @0x6d9
20865 [L1] Cache hit: addr = 6d9, data = c9
20865 [TEST] CPU read @0x6da
20875 [L1] Cache hit: addr = 6da, data = ca
20875 [TEST] CPU read @0x6db
20885 [L1] Cache hit: addr = 6db, data = cb
20885 [TEST] CPU read @0x6dc
20895 [L1] Cache hit: addr = 6dc, data = cc
20895 [TEST] CPU read @0x6dd
20905 [L1] Cache hit: addr = 6dd, data = cd
20905 [TEST] CPU read @0x6de
20915 [L1] Cache hit: addr = 6de, data = ce
20915 [TEST] CPU read @0x6df
20925 [L1] Cache hit: addr = 6df, data = cf
20925 [TEST] CPU read @0x6e0
20935 [L1] Cache miss: addr = 6e0
20935 [TEST] CPU read @0x6e1
20955 [L2] Cache miss: addr = 6e0
20965 [MEM] Mem hit: addr = 6e0, data = e0
20975 [L2] Cache Allocate: addr = 6e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
20985 [L1] Cache Allocate: addr = 6e1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
20985 [L1] Cache hit from L2: addr = 6e1, data = e1
20985 [TEST] CPU read @0x6e2
20995 [L1] Cache hit: addr = 6e2, data = e2
20995 [TEST] CPU read @0x6e3
21005 [L1] Cache hit: addr = 6e3, data = e3
21005 [TEST] CPU read @0x6e4
21015 [L1] Cache hit: addr = 6e4, data = e4
21015 [TEST] CPU read @0x6e5
21025 [L1] Cache hit: addr = 6e5, data = e5
21025 [TEST] CPU read @0x6e6
21035 [L1] Cache hit: addr = 6e6, data = e6
21035 [TEST] CPU read @0x6e7
21045 [L1] Cache hit: addr = 6e7, data = e7
21045 [TEST] CPU read @0x6e8
21055 [L1] Cache hit: addr = 6e8, data = e8
21055 [TEST] CPU read @0x6e9
21065 [L1] Cache hit: addr = 6e9, data = e9
21065 [TEST] CPU read @0x6ea
21075 [L1] Cache hit: addr = 6ea, data = ea
21075 [TEST] CPU read @0x6eb
21085 [L1] Cache hit: addr = 6eb, data = eb
21085 [TEST] CPU read @0x6ec
21095 [L1] Cache hit: addr = 6ec, data = ec
21095 [TEST] CPU read @0x6ed
21105 [L1] Cache hit: addr = 6ed, data = ed
21105 [TEST] CPU read @0x6ee
21115 [L1] Cache hit: addr = 6ee, data = ee
21115 [TEST] CPU read @0x6ef
21125 [L1] Cache hit: addr = 6ef, data = ef
21125 [TEST] CPU read @0x6f0
21135 [L1] Cache miss: addr = 6f0
21135 [TEST] CPU read @0x6f1
21155 [L2] Cache hit: addr = 6f0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
21165 [L1] Cache Allocate: addr = 6f1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
21165 [L1] Cache hit from L2: addr = 6f1, data = e1
21165 [TEST] CPU read @0x6f2
21175 [L1] Cache hit: addr = 6f2, data = e2
21175 [TEST] CPU read @0x6f3
21185 [L1] Cache hit: addr = 6f3, data = e3
21185 [TEST] CPU read @0x6f4
21195 [L1] Cache hit: addr = 6f4, data = e4
21195 [TEST] CPU read @0x6f5
21205 [L1] Cache hit: addr = 6f5, data = e5
21205 [TEST] CPU read @0x6f6
21215 [L1] Cache hit: addr = 6f6, data = e6
21215 [TEST] CPU read @0x6f7
21225 [L1] Cache hit: addr = 6f7, data = e7
21225 [TEST] CPU read @0x6f8
21235 [L1] Cache hit: addr = 6f8, data = e8
21235 [TEST] CPU read @0x6f9
21245 [L1] Cache hit: addr = 6f9, data = e9
21245 [TEST] CPU read @0x6fa
21255 [L1] Cache hit: addr = 6fa, data = ea
21255 [TEST] CPU read @0x6fb
21265 [L1] Cache hit: addr = 6fb, data = eb
21265 [TEST] CPU read @0x6fc
21275 [L1] Cache hit: addr = 6fc, data = ec
21275 [TEST] CPU read @0x6fd
21285 [L1] Cache hit: addr = 6fd, data = ed
21285 [TEST] CPU read @0x6fe
21295 [L1] Cache hit: addr = 6fe, data = ee
21295 [TEST] CPU read @0x6ff
21305 [L1] Cache hit: addr = 6ff, data = ef
21305 [TEST] CPU read @0x700
21315 [L1] Cache miss: addr = 700
21315 [TEST] CPU read @0x701
21335 [L2] Cache miss: addr = 700
21345 [MEM] Mem hit: addr = 700, data = 00
21355 [L2] Cache Allocate: addr = 700 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
21365 [L1] Cache Allocate: addr = 701 data = 0f0e0d0c0b0a09080706050403020100
21365 [L1] Cache hit from L2: addr = 701, data = 01
21365 [TEST] CPU read @0x702
21375 [L1] Cache hit: addr = 702, data = 02
21375 [TEST] CPU read @0x703
21385 [L1] Cache hit: addr = 703, data = 03
21385 [TEST] CPU read @0x704
21395 [L1] Cache hit: addr = 704, data = 04
21395 [TEST] CPU read @0x705
21405 [L1] Cache hit: addr = 705, data = 05
21405 [TEST] CPU read @0x706
21415 [L1] Cache hit: addr = 706, data = 06
21415 [TEST] CPU read @0x707
21425 [L1] Cache hit: addr = 707, data = 07
21425 [TEST] CPU read @0x708
21435 [L1] Cache hit: addr = 708, data = 08
21435 [TEST] CPU read @0x709
21445 [L1] Cache hit: addr = 709, data = 09
21445 [TEST] CPU read @0x70a
21455 [L1] Cache hit: addr = 70a, data = 0a
21455 [TEST] CPU read @0x70b
21465 [L1] Cache hit: addr = 70b, data = 0b
21465 [TEST] CPU read @0x70c
21475 [L1] Cache hit: addr = 70c, data = 0c
21475 [TEST] CPU read @0x70d
21485 [L1] Cache hit: addr = 70d, data = 0d
21485 [TEST] CPU read @0x70e
21495 [L1] Cache hit: addr = 70e, data = 0e
21495 [TEST] CPU read @0x70f
21505 [L1] Cache hit: addr = 70f, data = 0f
21505 [TEST] CPU read @0x710
21515 [L1] Cache miss: addr = 710
21515 [TEST] CPU read @0x711
21535 [L2] Cache hit: addr = 710, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
21545 [L1] Cache Allocate: addr = 711 data = 0f0e0d0c0b0a09080706050403020100
21545 [L1] Cache hit from L2: addr = 711, data = 01
21545 [TEST] CPU read @0x712
21555 [L1] Cache hit: addr = 712, data = 02
21555 [TEST] CPU read @0x713
21565 [L1] Cache hit: addr = 713, data = 03
21565 [TEST] CPU read @0x714
21575 [L1] Cache hit: addr = 714, data = 04
21575 [TEST] CPU read @0x715
21585 [L1] Cache hit: addr = 715, data = 05
21585 [TEST] CPU read @0x716
21595 [L1] Cache hit: addr = 716, data = 06
21595 [TEST] CPU read @0x717
21605 [L1] Cache hit: addr = 717, data = 07
21605 [TEST] CPU read @0x718
21615 [L1] Cache hit: addr = 718, data = 08
21615 [TEST] CPU read @0x719
21625 [L1] Cache hit: addr = 719, data = 09
21625 [TEST] CPU read @0x71a
21635 [L1] Cache hit: addr = 71a, data = 0a
21635 [TEST] CPU read @0x71b
21645 [L1] Cache hit: addr = 71b, data = 0b
21645 [TEST] CPU read @0x71c
21655 [L1] Cache hit: addr = 71c, data = 0c
21655 [TEST] CPU read @0x71d
21665 [L1] Cache hit: addr = 71d, data = 0d
21665 [TEST] CPU read @0x71e
21675 [L1] Cache hit: addr = 71e, data = 0e
21675 [TEST] CPU read @0x71f
21685 [L1] Cache hit: addr = 71f, data = 0f
21685 [TEST] CPU read @0x720
21695 [L1] Cache miss: addr = 720
21695 [TEST] CPU read @0x721
21715 [L2] Cache miss: addr = 720
21725 [MEM] Mem hit: addr = 720, data = 20
21735 [L2] Cache Allocate: addr = 720 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
21745 [L1] Cache Allocate: addr = 721 data = 2f2e2d2c2b2a29282726252423222120
21745 [L1] Cache hit from L2: addr = 721, data = 21
21745 [TEST] CPU read @0x722
21755 [L1] Cache hit: addr = 722, data = 22
21755 [TEST] CPU read @0x723
21765 [L1] Cache hit: addr = 723, data = 23
21765 [TEST] CPU read @0x724
21775 [L1] Cache hit: addr = 724, data = 24
21775 [TEST] CPU read @0x725
21785 [L1] Cache hit: addr = 725, data = 25
21785 [TEST] CPU read @0x726
21795 [L1] Cache hit: addr = 726, data = 26
21795 [TEST] CPU read @0x727
21805 [L1] Cache hit: addr = 727, data = 27
21805 [TEST] CPU read @0x728
21815 [L1] Cache hit: addr = 728, data = 28
21815 [TEST] CPU read @0x729
21825 [L1] Cache hit: addr = 729, data = 29
21825 [TEST] CPU read @0x72a
21835 [L1] Cache hit: addr = 72a, data = 2a
21835 [TEST] CPU read @0x72b
21845 [L1] Cache hit: addr = 72b, data = 2b
21845 [TEST] CPU read @0x72c
21855 [L1] Cache hit: addr = 72c, data = 2c
21855 [TEST] CPU read @0x72d
21865 [L1] Cache hit: addr = 72d, data = 2d
21865 [TEST] CPU read @0x72e
21875 [L1] Cache hit: addr = 72e, data = 2e
21875 [TEST] CPU read @0x72f
21885 [L1] Cache hit: addr = 72f, data = 2f
21885 [TEST] CPU read @0x730
21895 [L1] Cache miss: addr = 730
21895 [TEST] CPU read @0x731
21915 [L2] Cache hit: addr = 730, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
21925 [L1] Cache Allocate: addr = 731 data = 2f2e2d2c2b2a29282726252423222120
21925 [L1] Cache hit from L2: addr = 731, data = 21
21925 [TEST] CPU read @0x732
21935 [L1] Cache hit: addr = 732, data = 22
21935 [TEST] CPU read @0x733
21945 [L1] Cache hit: addr = 733, data = 23
21945 [TEST] CPU read @0x734
21955 [L1] Cache hit: addr = 734, data = 24
21955 [TEST] CPU read @0x735
21965 [L1] Cache hit: addr = 735, data = 25
21965 [TEST] CPU read @0x736
21975 [L1] Cache hit: addr = 736, data = 26
21975 [TEST] CPU read @0x737
21985 [L1] Cache hit: addr = 737, data = 27
21985 [TEST] CPU read @0x738
21995 [L1] Cache hit: addr = 738, data = 28
21995 [TEST] CPU read @0x739
22005 [L1] Cache hit: addr = 739, data = 29
22005 [TEST] CPU read @0x73a
22015 [L1] Cache hit: addr = 73a, data = 2a
22015 [TEST] CPU read @0x73b
22025 [L1] Cache hit: addr = 73b, data = 2b
22025 [TEST] CPU read @0x73c
22035 [L1] Cache hit: addr = 73c, data = 2c
22035 [TEST] CPU read @0x73d
22045 [L1] Cache hit: addr = 73d, data = 2d
22045 [TEST] CPU read @0x73e
22055 [L1] Cache hit: addr = 73e, data = 2e
22055 [TEST] CPU read @0x73f
22065 [L1] Cache hit: addr = 73f, data = 2f
22065 [TEST] CPU read @0x740
22075 [L1] Cache miss: addr = 740
22075 [TEST] CPU read @0x741
22095 [L2] Cache miss: addr = 740
22105 [MEM] Mem hit: addr = 740, data = 40
22115 [L2] Cache Allocate: addr = 740 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
22125 [L1] Cache Allocate: addr = 741 data = 4f4e4d4c4b4a49484746454443424140
22125 [L1] Cache hit from L2: addr = 741, data = 41
22125 [TEST] CPU read @0x742
22135 [L1] Cache hit: addr = 742, data = 42
22135 [TEST] CPU read @0x743
22145 [L1] Cache hit: addr = 743, data = 43
22145 [TEST] CPU read @0x744
22155 [L1] Cache hit: addr = 744, data = 44
22155 [TEST] CPU read @0x745
22165 [L1] Cache hit: addr = 745, data = 45
22165 [TEST] CPU read @0x746
22175 [L1] Cache hit: addr = 746, data = 46
22175 [TEST] CPU read @0x747
22185 [L1] Cache hit: addr = 747, data = 47
22185 [TEST] CPU read @0x748
22195 [L1] Cache hit: addr = 748, data = 48
22195 [TEST] CPU read @0x749
22205 [L1] Cache hit: addr = 749, data = 49
22205 [TEST] CPU read @0x74a
22215 [L1] Cache hit: addr = 74a, data = 4a
22215 [TEST] CPU read @0x74b
22225 [L1] Cache hit: addr = 74b, data = 4b
22225 [TEST] CPU read @0x74c
22235 [L1] Cache hit: addr = 74c, data = 4c
22235 [TEST] CPU read @0x74d
22245 [L1] Cache hit: addr = 74d, data = 4d
22245 [TEST] CPU read @0x74e
22255 [L1] Cache hit: addr = 74e, data = 4e
22255 [TEST] CPU read @0x74f
22265 [L1] Cache hit: addr = 74f, data = 4f
22265 [TEST] CPU read @0x750
22275 [L1] Cache miss: addr = 750
22275 [TEST] CPU read @0x751
22295 [L2] Cache hit: addr = 750, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
22305 [L1] Cache Allocate: addr = 751 data = 4f4e4d4c4b4a49484746454443424140
22305 [L1] Cache hit from L2: addr = 751, data = 41
22305 [TEST] CPU read @0x752
22315 [L1] Cache hit: addr = 752, data = 42
22315 [TEST] CPU read @0x753
22325 [L1] Cache hit: addr = 753, data = 43
22325 [TEST] CPU read @0x754
22335 [L1] Cache hit: addr = 754, data = 44
22335 [TEST] CPU read @0x755
22345 [L1] Cache hit: addr = 755, data = 45
22345 [TEST] CPU read @0x756
22355 [L1] Cache hit: addr = 756, data = 46
22355 [TEST] CPU read @0x757
22365 [L1] Cache hit: addr = 757, data = 47
22365 [TEST] CPU read @0x758
22375 [L1] Cache hit: addr = 758, data = 48
22375 [TEST] CPU read @0x759
22385 [L1] Cache hit: addr = 759, data = 49
22385 [TEST] CPU read @0x75a
22395 [L1] Cache hit: addr = 75a, data = 4a
22395 [TEST] CPU read @0x75b
22405 [L1] Cache hit: addr = 75b, data = 4b
22405 [TEST] CPU read @0x75c
22415 [L1] Cache hit: addr = 75c, data = 4c
22415 [TEST] CPU read @0x75d
22425 [L1] Cache hit: addr = 75d, data = 4d
22425 [TEST] CPU read @0x75e
22435 [L1] Cache hit: addr = 75e, data = 4e
22435 [TEST] CPU read @0x75f
22445 [L1] Cache hit: addr = 75f, data = 4f
22445 [TEST] CPU read @0x760
22455 [L1] Cache miss: addr = 760
22455 [TEST] CPU read @0x761
22475 [L2] Cache miss: addr = 760
22485 [MEM] Mem hit: addr = 760, data = 60
22495 [L2] Cache Allocate: addr = 760 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
22505 [L1] Cache Allocate: addr = 761 data = 6f6e6d6c6b6a69686766656463626160
22505 [L1] Cache hit from L2: addr = 761, data = 61
22505 [TEST] CPU read @0x762
22515 [L1] Cache hit: addr = 762, data = 62
22515 [TEST] CPU read @0x763
22525 [L1] Cache hit: addr = 763, data = 63
22525 [TEST] CPU read @0x764
22535 [L1] Cache hit: addr = 764, data = 64
22535 [TEST] CPU read @0x765
22545 [L1] Cache hit: addr = 765, data = 65
22545 [TEST] CPU read @0x766
22555 [L1] Cache hit: addr = 766, data = 66
22555 [TEST] CPU read @0x767
22565 [L1] Cache hit: addr = 767, data = 67
22565 [TEST] CPU read @0x768
22575 [L1] Cache hit: addr = 768, data = 68
22575 [TEST] CPU read @0x769
22585 [L1] Cache hit: addr = 769, data = 69
22585 [TEST] CPU read @0x76a
22595 [L1] Cache hit: addr = 76a, data = 6a
22595 [TEST] CPU read @0x76b
22605 [L1] Cache hit: addr = 76b, data = 6b
22605 [TEST] CPU read @0x76c
22615 [L1] Cache hit: addr = 76c, data = 6c
22615 [TEST] CPU read @0x76d
22625 [L1] Cache hit: addr = 76d, data = 6d
22625 [TEST] CPU read @0x76e
22635 [L1] Cache hit: addr = 76e, data = 6e
22635 [TEST] CPU read @0x76f
22645 [L1] Cache hit: addr = 76f, data = 6f
22645 [TEST] CPU read @0x770
22655 [L1] Cache miss: addr = 770
22655 [TEST] CPU read @0x771
22675 [L2] Cache hit: addr = 770, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
22685 [L1] Cache Allocate: addr = 771 data = 6f6e6d6c6b6a69686766656463626160
22685 [L1] Cache hit from L2: addr = 771, data = 61
22685 [TEST] CPU read @0x772
22695 [L1] Cache hit: addr = 772, data = 62
22695 [TEST] CPU read @0x773
22705 [L1] Cache hit: addr = 773, data = 63
22705 [TEST] CPU read @0x774
22715 [L1] Cache hit: addr = 774, data = 64
22715 [TEST] CPU read @0x775
22725 [L1] Cache hit: addr = 775, data = 65
22725 [TEST] CPU read @0x776
22735 [L1] Cache hit: addr = 776, data = 66
22735 [TEST] CPU read @0x777
22745 [L1] Cache hit: addr = 777, data = 67
22745 [TEST] CPU read @0x778
22755 [L1] Cache hit: addr = 778, data = 68
22755 [TEST] CPU read @0x779
22765 [L1] Cache hit: addr = 779, data = 69
22765 [TEST] CPU read @0x77a
22775 [L1] Cache hit: addr = 77a, data = 6a
22775 [TEST] CPU read @0x77b
22785 [L1] Cache hit: addr = 77b, data = 6b
22785 [TEST] CPU read @0x77c
22795 [L1] Cache hit: addr = 77c, data = 6c
22795 [TEST] CPU read @0x77d
22805 [L1] Cache hit: addr = 77d, data = 6d
22805 [TEST] CPU read @0x77e
22815 [L1] Cache hit: addr = 77e, data = 6e
22815 [TEST] CPU read @0x77f
22825 [L1] Cache hit: addr = 77f, data = 6f
22825 [TEST] CPU read @0x780
22835 [L1] Cache miss: addr = 780
22835 [TEST] CPU read @0x781
22855 [L2] Cache miss: addr = 780
22865 [MEM] Mem hit: addr = 780, data = 80
22875 [L2] Cache Allocate: addr = 780 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
22885 [L1] Cache Allocate: addr = 781 data = 8f8e8d8c8b8a89888786858483828180
22885 [L1] Cache hit from L2: addr = 781, data = 81
22885 [TEST] CPU read @0x782
22895 [L1] Cache hit: addr = 782, data = 82
22895 [TEST] CPU read @0x783
22905 [L1] Cache hit: addr = 783, data = 83
22905 [TEST] CPU read @0x784
22915 [L1] Cache hit: addr = 784, data = 84
22915 [TEST] CPU read @0x785
22925 [L1] Cache hit: addr = 785, data = 85
22925 [TEST] CPU read @0x786
22935 [L1] Cache hit: addr = 786, data = 86
22935 [TEST] CPU read @0x787
22945 [L1] Cache hit: addr = 787, data = 87
22945 [TEST] CPU read @0x788
22955 [L1] Cache hit: addr = 788, data = 88
22955 [TEST] CPU read @0x789
22965 [L1] Cache hit: addr = 789, data = 89
22965 [TEST] CPU read @0x78a
22975 [L1] Cache hit: addr = 78a, data = 8a
22975 [TEST] CPU read @0x78b
22985 [L1] Cache hit: addr = 78b, data = 8b
22985 [TEST] CPU read @0x78c
22995 [L1] Cache hit: addr = 78c, data = 8c
22995 [TEST] CPU read @0x78d
23005 [L1] Cache hit: addr = 78d, data = 8d
23005 [TEST] CPU read @0x78e
23015 [L1] Cache hit: addr = 78e, data = 8e
23015 [TEST] CPU read @0x78f
23025 [L1] Cache hit: addr = 78f, data = 8f
23025 [TEST] CPU read @0x790
23035 [L1] Cache miss: addr = 790
23035 [TEST] CPU read @0x791
23055 [L2] Cache hit: addr = 790, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
23065 [L1] Cache Allocate: addr = 791 data = 8f8e8d8c8b8a89888786858483828180
23065 [L1] Cache hit from L2: addr = 791, data = 81
23065 [TEST] CPU read @0x792
23075 [L1] Cache hit: addr = 792, data = 82
23075 [TEST] CPU read @0x793
23085 [L1] Cache hit: addr = 793, data = 83
23085 [TEST] CPU read @0x794
23095 [L1] Cache hit: addr = 794, data = 84
23095 [TEST] CPU read @0x795
23105 [L1] Cache hit: addr = 795, data = 85
23105 [TEST] CPU read @0x796
23115 [L1] Cache hit: addr = 796, data = 86
23115 [TEST] CPU read @0x797
23125 [L1] Cache hit: addr = 797, data = 87
23125 [TEST] CPU read @0x798
23135 [L1] Cache hit: addr = 798, data = 88
23135 [TEST] CPU read @0x799
23145 [L1] Cache hit: addr = 799, data = 89
23145 [TEST] CPU read @0x79a
23155 [L1] Cache hit: addr = 79a, data = 8a
23155 [TEST] CPU read @0x79b
23165 [L1] Cache hit: addr = 79b, data = 8b
23165 [TEST] CPU read @0x79c
23175 [L1] Cache hit: addr = 79c, data = 8c
23175 [TEST] CPU read @0x79d
23185 [L1] Cache hit: addr = 79d, data = 8d
23185 [TEST] CPU read @0x79e
23195 [L1] Cache hit: addr = 79e, data = 8e
23195 [TEST] CPU read @0x79f
23205 [L1] Cache hit: addr = 79f, data = 8f
23205 [TEST] CPU read @0x7a0
23215 [L1] Cache miss: addr = 7a0
23215 [TEST] CPU read @0x7a1
23235 [L2] Cache miss: addr = 7a0
23245 [MEM] Mem hit: addr = 7a0, data = a0
23255 [L2] Cache Allocate: addr = 7a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
23265 [L1] Cache Allocate: addr = 7a1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
23265 [L1] Cache hit from L2: addr = 7a1, data = a1
23265 [TEST] CPU read @0x7a2
23275 [L1] Cache hit: addr = 7a2, data = a2
23275 [TEST] CPU read @0x7a3
23285 [L1] Cache hit: addr = 7a3, data = a3
23285 [TEST] CPU read @0x7a4
23295 [L1] Cache hit: addr = 7a4, data = a4
23295 [TEST] CPU read @0x7a5
23305 [L1] Cache hit: addr = 7a5, data = a5
23305 [TEST] CPU read @0x7a6
23315 [L1] Cache hit: addr = 7a6, data = a6
23315 [TEST] CPU read @0x7a7
23325 [L1] Cache hit: addr = 7a7, data = a7
23325 [TEST] CPU read @0x7a8
23335 [L1] Cache hit: addr = 7a8, data = a8
23335 [TEST] CPU read @0x7a9
23345 [L1] Cache hit: addr = 7a9, data = a9
23345 [TEST] CPU read @0x7aa
23355 [L1] Cache hit: addr = 7aa, data = aa
23355 [TEST] CPU read @0x7ab
23365 [L1] Cache hit: addr = 7ab, data = ab
23365 [TEST] CPU read @0x7ac
23375 [L1] Cache hit: addr = 7ac, data = ac
23375 [TEST] CPU read @0x7ad
23385 [L1] Cache hit: addr = 7ad, data = ad
23385 [TEST] CPU read @0x7ae
23395 [L1] Cache hit: addr = 7ae, data = ae
23395 [TEST] CPU read @0x7af
23405 [L1] Cache hit: addr = 7af, data = af
23405 [TEST] CPU read @0x7b0
23415 [L1] Cache miss: addr = 7b0
23415 [TEST] CPU read @0x7b1
23435 [L2] Cache hit: addr = 7b0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
23445 [L1] Cache Allocate: addr = 7b1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
23445 [L1] Cache hit from L2: addr = 7b1, data = a1
23445 [TEST] CPU read @0x7b2
23455 [L1] Cache hit: addr = 7b2, data = a2
23455 [TEST] CPU read @0x7b3
23465 [L1] Cache hit: addr = 7b3, data = a3
23465 [TEST] CPU read @0x7b4
23475 [L1] Cache hit: addr = 7b4, data = a4
23475 [TEST] CPU read @0x7b5
23485 [L1] Cache hit: addr = 7b5, data = a5
23485 [TEST] CPU read @0x7b6
23495 [L1] Cache hit: addr = 7b6, data = a6
23495 [TEST] CPU read @0x7b7
23505 [L1] Cache hit: addr = 7b7, data = a7
23505 [TEST] CPU read @0x7b8
23515 [L1] Cache hit: addr = 7b8, data = a8
23515 [TEST] CPU read @0x7b9
23525 [L1] Cache hit: addr = 7b9, data = a9
23525 [TEST] CPU read @0x7ba
23535 [L1] Cache hit: addr = 7ba, data = aa
23535 [TEST] CPU read @0x7bb
23545 [L1] Cache hit: addr = 7bb, data = ab
23545 [TEST] CPU read @0x7bc
23555 [L1] Cache hit: addr = 7bc, data = ac
23555 [TEST] CPU read @0x7bd
23565 [L1] Cache hit: addr = 7bd, data = ad
23565 [TEST] CPU read @0x7be
23575 [L1] Cache hit: addr = 7be, data = ae
23575 [TEST] CPU read @0x7bf
23585 [L1] Cache hit: addr = 7bf, data = af
23585 [TEST] CPU read @0x7c0
23595 [L1] Cache miss: addr = 7c0
23595 [TEST] CPU read @0x7c1
23615 [L2] Cache miss: addr = 7c0
23625 [MEM] Mem hit: addr = 7c0, data = c0
23635 [L2] Cache Allocate: addr = 7c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
23645 [L1] Cache Allocate: addr = 7c1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
23645 [L1] Cache hit from L2: addr = 7c1, data = c1
23645 [TEST] CPU read @0x7c2
23655 [L1] Cache hit: addr = 7c2, data = c2
23655 [TEST] CPU read @0x7c3
23665 [L1] Cache hit: addr = 7c3, data = c3
23665 [TEST] CPU read @0x7c4
23675 [L1] Cache hit: addr = 7c4, data = c4
23675 [TEST] CPU read @0x7c5
23685 [L1] Cache hit: addr = 7c5, data = c5
23685 [TEST] CPU read @0x7c6
23695 [L1] Cache hit: addr = 7c6, data = c6
23695 [TEST] CPU read @0x7c7
23705 [L1] Cache hit: addr = 7c7, data = c7
23705 [TEST] CPU read @0x7c8
23715 [L1] Cache hit: addr = 7c8, data = c8
23715 [TEST] CPU read @0x7c9
23725 [L1] Cache hit: addr = 7c9, data = c9
23725 [TEST] CPU read @0x7ca
23735 [L1] Cache hit: addr = 7ca, data = ca
23735 [TEST] CPU read @0x7cb
23745 [L1] Cache hit: addr = 7cb, data = cb
23745 [TEST] CPU read @0x7cc
23755 [L1] Cache hit: addr = 7cc, data = cc
23755 [TEST] CPU read @0x7cd
23765 [L1] Cache hit: addr = 7cd, data = cd
23765 [TEST] CPU read @0x7ce
23775 [L1] Cache hit: addr = 7ce, data = ce
23775 [TEST] CPU read @0x7cf
23785 [L1] Cache hit: addr = 7cf, data = cf
23785 [TEST] CPU read @0x7d0
23795 [L1] Cache miss: addr = 7d0
23795 [TEST] CPU read @0x7d1
23815 [L2] Cache hit: addr = 7d0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
23825 [L1] Cache Allocate: addr = 7d1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
23825 [L1] Cache hit from L2: addr = 7d1, data = c1
23825 [TEST] CPU read @0x7d2
23835 [L1] Cache hit: addr = 7d2, data = c2
23835 [TEST] CPU read @0x7d3
23845 [L1] Cache hit: addr = 7d3, data = c3
23845 [TEST] CPU read @0x7d4
23855 [L1] Cache hit: addr = 7d4, data = c4
23855 [TEST] CPU read @0x7d5
23865 [L1] Cache hit: addr = 7d5, data = c5
23865 [TEST] CPU read @0x7d6
23875 [L1] Cache hit: addr = 7d6, data = c6
23875 [TEST] CPU read @0x7d7
23885 [L1] Cache hit: addr = 7d7, data = c7
23885 [TEST] CPU read @0x7d8
23895 [L1] Cache hit: addr = 7d8, data = c8
23895 [TEST] CPU read @0x7d9
23905 [L1] Cache hit: addr = 7d9, data = c9
23905 [TEST] CPU read @0x7da
23915 [L1] Cache hit: addr = 7da, data = ca
23915 [TEST] CPU read @0x7db
23925 [L1] Cache hit: addr = 7db, data = cb
23925 [TEST] CPU read @0x7dc
23935 [L1] Cache hit: addr = 7dc, data = cc
23935 [TEST] CPU read @0x7dd
23945 [L1] Cache hit: addr = 7dd, data = cd
23945 [TEST] CPU read @0x7de
23955 [L1] Cache hit: addr = 7de, data = ce
23955 [TEST] CPU read @0x7df
23965 [L1] Cache hit: addr = 7df, data = cf
23965 [TEST] CPU read @0x7e0
23975 [L1] Cache miss: addr = 7e0
23975 [TEST] CPU read @0x7e1
23995 [L2] Cache miss: addr = 7e0
24005 [MEM] Mem hit: addr = 7e0, data = e0
24015 [L2] Cache Allocate: addr = 7e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
24025 [L1] Cache Allocate: addr = 7e1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
24025 [L1] Cache hit from L2: addr = 7e1, data = e1
24025 [TEST] CPU read @0x7e2
24035 [L1] Cache hit: addr = 7e2, data = e2
24035 [TEST] CPU read @0x7e3
24045 [L1] Cache hit: addr = 7e3, data = e3
24045 [TEST] CPU read @0x7e4
24055 [L1] Cache hit: addr = 7e4, data = e4
24055 [TEST] CPU read @0x7e5
24065 [L1] Cache hit: addr = 7e5, data = e5
24065 [TEST] CPU read @0x7e6
24075 [L1] Cache hit: addr = 7e6, data = e6
24075 [TEST] CPU read @0x7e7
24085 [L1] Cache hit: addr = 7e7, data = e7
24085 [TEST] CPU read @0x7e8
24095 [L1] Cache hit: addr = 7e8, data = e8
24095 [TEST] CPU read @0x7e9
24105 [L1] Cache hit: addr = 7e9, data = e9
24105 [TEST] CPU read @0x7ea
24115 [L1] Cache hit: addr = 7ea, data = ea
24115 [TEST] CPU read @0x7eb
24125 [L1] Cache hit: addr = 7eb, data = eb
24125 [TEST] CPU read @0x7ec
24135 [L1] Cache hit: addr = 7ec, data = ec
24135 [TEST] CPU read @0x7ed
24145 [L1] Cache hit: addr = 7ed, data = ed
24145 [TEST] CPU read @0x7ee
24155 [L1] Cache hit: addr = 7ee, data = ee
24155 [TEST] CPU read @0x7ef
24165 [L1] Cache hit: addr = 7ef, data = ef
24165 [TEST] CPU read @0x7f0
24175 [L1] Cache miss: addr = 7f0
24175 [TEST] CPU read @0x7f1
24195 [L2] Cache hit: addr = 7f0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
24205 [L1] Cache Allocate: addr = 7f1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
24205 [L1] Cache hit from L2: addr = 7f1, data = e1
24205 [TEST] CPU read @0x7f2
24215 [L1] Cache hit: addr = 7f2, data = e2
24215 [TEST] CPU read @0x7f3
24225 [L1] Cache hit: addr = 7f3, data = e3
24225 [TEST] CPU read @0x7f4
24235 [L1] Cache hit: addr = 7f4, data = e4
24235 [TEST] CPU read @0x7f5
24245 [L1] Cache hit: addr = 7f5, data = e5
24245 [TEST] CPU read @0x7f6
24255 [L1] Cache hit: addr = 7f6, data = e6
24255 [TEST] CPU read @0x7f7
24265 [L1] Cache hit: addr = 7f7, data = e7
24265 [TEST] CPU read @0x7f8
24275 [L1] Cache hit: addr = 7f8, data = e8
24275 [TEST] CPU read @0x7f9
24285 [L1] Cache hit: addr = 7f9, data = e9
24285 [TEST] CPU read @0x7fa
24295 [L1] Cache hit: addr = 7fa, data = ea
24295 [TEST] CPU read @0x7fb
24305 [L1] Cache hit: addr = 7fb, data = eb
24305 [TEST] CPU read @0x7fc
24315 [L1] Cache hit: addr = 7fc, data = ec
24315 [TEST] CPU read @0x7fd
24325 [L1] Cache hit: addr = 7fd, data = ed
24325 [TEST] CPU read @0x7fe
24335 [L1] Cache hit: addr = 7fe, data = ee
24335 [TEST] CPU read @0x7ff
24345 [L1] Cache hit: addr = 7ff, data = ef
24345 [TEST] CPU read @0x000
24355 [L1] Cache miss: addr = 000
24355 [TEST] CPU read @0x001
24375 [L2] Cache miss: addr = 000
24385 [MEM] Mem hit: addr = 000, data = 00
24395 [L2] Cache Allocate: addr = 000 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
24405 [L1] Cache Allocate: addr = 001 data = 0f0e0d0c0b0a09080706050403020100
24405 [L1] Cache hit from L2: addr = 001, data = 01
24405 [TEST] CPU read @0x002
24415 [L1] Cache hit: addr = 002, data = 02
24415 [TEST] CPU read @0x003
24425 [L1] Cache hit: addr = 003, data = 03
24425 [TEST] CPU read @0x004
24435 [L1] Cache hit: addr = 004, data = 04
24435 [TEST] CPU read @0x005
24445 [L1] Cache hit: addr = 005, data = 05
24445 [TEST] CPU read @0x006
24455 [L1] Cache hit: addr = 006, data = 06
24455 [TEST] CPU read @0x007
24465 [L1] Cache hit: addr = 007, data = 07
24465 [TEST] CPU read @0x008
24475 [L1] Cache hit: addr = 008, data = 08
24475 [TEST] CPU read @0x009
24485 [L1] Cache hit: addr = 009, data = 09
24485 [TEST] CPU read @0x00a
24495 [L1] Cache hit: addr = 00a, data = 0a
24495 [TEST] CPU read @0x00b
24505 [L1] Cache hit: addr = 00b, data = 0b
24505 [TEST] CPU read @0x00c
24515 [L1] Cache hit: addr = 00c, data = 0c
24515 [TEST] CPU read @0x00d
24525 [L1] Cache hit: addr = 00d, data = 0d
24525 [TEST] CPU read @0x00e
24535 [L1] Cache hit: addr = 00e, data = 0e
24535 [TEST] CPU read @0x00f
24545 [L1] Cache hit: addr = 00f, data = 0f
24545 [TEST] CPU read @0x010
24555 [L1] Cache miss: addr = 010
24555 [TEST] CPU read @0x011
24575 [L2] Cache hit: addr = 010, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
24585 [L1] Cache Allocate: addr = 011 data = 0f0e0d0c0b0a09080706050403020100
24585 [L1] Cache hit from L2: addr = 011, data = 01
24585 [TEST] CPU read @0x012
24595 [L1] Cache hit: addr = 012, data = 02
24595 [TEST] CPU read @0x013
24605 [L1] Cache hit: addr = 013, data = 03
24605 [TEST] CPU read @0x014
24615 [L1] Cache hit: addr = 014, data = 04
24615 [TEST] CPU read @0x015
24625 [L1] Cache hit: addr = 015, data = 05
24625 [TEST] CPU read @0x016
24635 [L1] Cache hit: addr = 016, data = 06
24635 [TEST] CPU read @0x017
24645 [L1] Cache hit: addr = 017, data = 07
24645 [TEST] CPU read @0x018
24655 [L1] Cache hit: addr = 018, data = 08
24655 [TEST] CPU read @0x019
24665 [L1] Cache hit: addr = 019, data = 09
24665 [TEST] CPU read @0x01a
24675 [L1] Cache hit: addr = 01a, data = 0a
24675 [TEST] CPU read @0x01b
24685 [L1] Cache hit: addr = 01b, data = 0b
24685 [TEST] CPU read @0x01c
24695 [L1] Cache hit: addr = 01c, data = 0c
24695 [TEST] CPU read @0x01d
24705 [L1] Cache hit: addr = 01d, data = 0d
24705 [TEST] CPU read @0x01e
24715 [L1] Cache hit: addr = 01e, data = 0e
24715 [TEST] CPU read @0x01f
24725 [L1] Cache hit: addr = 01f, data = 0f
24725 [TEST] CPU read @0x020
24735 [L1] Cache miss: addr = 020
24735 [TEST] CPU read @0x021
24755 [L2] Cache miss: addr = 020
24765 [MEM] Mem hit: addr = 020, data = 20
24775 [L2] Cache Allocate: addr = 020 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
24785 [L1] Cache Allocate: addr = 021 data = 2f2e2d2c2b2a29282726252423222120
24785 [L1] Cache hit from L2: addr = 021, data = 21
24785 [TEST] CPU read @0x022
24795 [L1] Cache hit: addr = 022, data = 22
24795 [TEST] CPU read @0x023
24805 [L1] Cache hit: addr = 023, data = 23
24805 [TEST] CPU read @0x024
24815 [L1] Cache hit: addr = 024, data = 24
24815 [TEST] CPU read @0x025
24825 [L1] Cache hit: addr = 025, data = 25
24825 [TEST] CPU read @0x026
24835 [L1] Cache hit: addr = 026, data = 26
24835 [TEST] CPU read @0x027
24845 [L1] Cache hit: addr = 027, data = 27
24845 [TEST] CPU read @0x028
24855 [L1] Cache hit: addr = 028, data = 28
24855 [TEST] CPU read @0x029
24865 [L1] Cache hit: addr = 029, data = 29
24865 [TEST] CPU read @0x02a
24875 [L1] Cache hit: addr = 02a, data = 2a
24875 [TEST] CPU read @0x02b
24885 [L1] Cache hit: addr = 02b, data = 2b
24885 [TEST] CPU read @0x02c
24895 [L1] Cache hit: addr = 02c, data = 2c
24895 [TEST] CPU read @0x02d
24905 [L1] Cache hit: addr = 02d, data = 2d
24905 [TEST] CPU read @0x02e
24915 [L1] Cache hit: addr = 02e, data = 2e
24915 [TEST] CPU read @0x02f
24925 [L1] Cache hit: addr = 02f, data = 2f
24925 [TEST] CPU read @0x030
24935 [L1] Cache miss: addr = 030
24935 [TEST] CPU read @0x031
24955 [L2] Cache hit: addr = 030, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
24965 [L1] Cache Allocate: addr = 031 data = 2f2e2d2c2b2a29282726252423222120
24965 [L1] Cache hit from L2: addr = 031, data = 21
24965 [TEST] CPU read @0x032
24975 [L1] Cache hit: addr = 032, data = 22
24975 [TEST] CPU read @0x033
24985 [L1] Cache hit: addr = 033, data = 23
24985 [TEST] CPU read @0x034
24995 [L1] Cache hit: addr = 034, data = 24
24995 [TEST] CPU read @0x035
25005 [L1] Cache hit: addr = 035, data = 25
25005 [TEST] CPU read @0x036
25015 [L1] Cache hit: addr = 036, data = 26
25015 [TEST] CPU read @0x037
25025 [L1] Cache hit: addr = 037, data = 27
25025 [TEST] CPU read @0x038
25035 [L1] Cache hit: addr = 038, data = 28
25035 [TEST] CPU read @0x039
25045 [L1] Cache hit: addr = 039, data = 29
25045 [TEST] CPU read @0x03a
25055 [L1] Cache hit: addr = 03a, data = 2a
25055 [TEST] CPU read @0x03b
25065 [L1] Cache hit: addr = 03b, data = 2b
25065 [TEST] CPU read @0x03c
25075 [L1] Cache hit: addr = 03c, data = 2c
25075 [TEST] CPU read @0x03d
25085 [L1] Cache hit: addr = 03d, data = 2d
25085 [TEST] CPU read @0x03e
25095 [L1] Cache hit: addr = 03e, data = 2e
25095 [TEST] CPU read @0x03f
25105 [L1] Cache hit: addr = 03f, data = 2f
25105 [TEST] CPU read @0x040
25115 [L1] Cache miss: addr = 040
25115 [TEST] CPU read @0x041
25135 [L2] Cache miss: addr = 040
25145 [MEM] Mem hit: addr = 040, data = 40
25155 [L2] Cache Allocate: addr = 040 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
25165 [L1] Cache Allocate: addr = 041 data = 4f4e4d4c4b4a49484746454443424140
25165 [L1] Cache hit from L2: addr = 041, data = 41
25165 [TEST] CPU read @0x042
25175 [L1] Cache hit: addr = 042, data = 42
25175 [TEST] CPU read @0x043
25185 [L1] Cache hit: addr = 043, data = 43
25185 [TEST] CPU read @0x044
25195 [L1] Cache hit: addr = 044, data = 44
25195 [TEST] CPU read @0x045
25205 [L1] Cache hit: addr = 045, data = 45
25205 [TEST] CPU read @0x046
25215 [L1] Cache hit: addr = 046, data = 46
25215 [TEST] CPU read @0x047
25225 [L1] Cache hit: addr = 047, data = 47
25225 [TEST] CPU read @0x048
25235 [L1] Cache hit: addr = 048, data = 48
25235 [TEST] CPU read @0x049
25245 [L1] Cache hit: addr = 049, data = 49
25245 [TEST] CPU read @0x04a
25255 [L1] Cache hit: addr = 04a, data = 4a
25255 [TEST] CPU read @0x04b
25265 [L1] Cache hit: addr = 04b, data = 4b
25265 [TEST] CPU read @0x04c
25275 [L1] Cache hit: addr = 04c, data = 4c
25275 [TEST] CPU read @0x04d
25285 [L1] Cache hit: addr = 04d, data = 4d
25285 [TEST] CPU read @0x04e
25295 [L1] Cache hit: addr = 04e, data = 4e
25295 [TEST] CPU read @0x04f
25305 [L1] Cache hit: addr = 04f, data = 4f
25305 [TEST] CPU read @0x050
25315 [L1] Cache miss: addr = 050
25315 [TEST] CPU read @0x051
25335 [L2] Cache hit: addr = 050, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
25345 [L1] Cache Allocate: addr = 051 data = 4f4e4d4c4b4a49484746454443424140
25345 [L1] Cache hit from L2: addr = 051, data = 41
25345 [TEST] CPU read @0x052
25355 [L1] Cache hit: addr = 052, data = 42
25355 [TEST] CPU read @0x053
25365 [L1] Cache hit: addr = 053, data = 43
25365 [TEST] CPU read @0x054
25375 [L1] Cache hit: addr = 054, data = 44
25375 [TEST] CPU read @0x055
25385 [L1] Cache hit: addr = 055, data = 45
25385 [TEST] CPU read @0x056
25395 [L1] Cache hit: addr = 056, data = 46
25395 [TEST] CPU read @0x057
25405 [L1] Cache hit: addr = 057, data = 47
25405 [TEST] CPU read @0x058
25415 [L1] Cache hit: addr = 058, data = 48
25415 [TEST] CPU read @0x059
25425 [L1] Cache hit: addr = 059, data = 49
25425 [TEST] CPU read @0x05a
25435 [L1] Cache hit: addr = 05a, data = 4a
25435 [TEST] CPU read @0x05b
25445 [L1] Cache hit: addr = 05b, data = 4b
25445 [TEST] CPU read @0x05c
25455 [L1] Cache hit: addr = 05c, data = 4c
25455 [TEST] CPU read @0x05d
25465 [L1] Cache hit: addr = 05d, data = 4d
25465 [TEST] CPU read @0x05e
25475 [L1] Cache hit: addr = 05e, data = 4e
25475 [TEST] CPU read @0x05f
25485 [L1] Cache hit: addr = 05f, data = 4f
25485 [TEST] CPU read @0x060
25495 [L1] Cache miss: addr = 060
25495 [TEST] CPU read @0x061
25515 [L2] Cache miss: addr = 060
25525 [MEM] Mem hit: addr = 060, data = 60
25535 [L2] Cache Allocate: addr = 060 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
25545 [L1] Cache Allocate: addr = 061 data = 6f6e6d6c6b6a69686766656463626160
25545 [L1] Cache hit from L2: addr = 061, data = 61
25545 [TEST] CPU read @0x062
25555 [L1] Cache hit: addr = 062, data = 62
25555 [TEST] CPU read @0x063
25565 [L1] Cache hit: addr = 063, data = 63
25565 [TEST] CPU read @0x064
25575 [L1] Cache hit: addr = 064, data = 64
25575 [TEST] CPU read @0x065
25585 [L1] Cache hit: addr = 065, data = 65
25585 [TEST] CPU read @0x066
25595 [L1] Cache hit: addr = 066, data = 66
25595 [TEST] CPU read @0x067
25605 [L1] Cache hit: addr = 067, data = 67
25605 [TEST] CPU read @0x068
25615 [L1] Cache hit: addr = 068, data = 68
25615 [TEST] CPU read @0x069
25625 [L1] Cache hit: addr = 069, data = 69
25625 [TEST] CPU read @0x06a
25635 [L1] Cache hit: addr = 06a, data = 6a
25635 [TEST] CPU read @0x06b
25645 [L1] Cache hit: addr = 06b, data = 6b
25645 [TEST] CPU read @0x06c
25655 [L1] Cache hit: addr = 06c, data = 6c
25655 [TEST] CPU read @0x06d
25665 [L1] Cache hit: addr = 06d, data = 6d
25665 [TEST] CPU read @0x06e
25675 [L1] Cache hit: addr = 06e, data = 6e
25675 [TEST] CPU read @0x06f
25685 [L1] Cache hit: addr = 06f, data = 6f
25685 [TEST] CPU read @0x070
25695 [L1] Cache miss: addr = 070
25695 [TEST] CPU read @0x071
25715 [L2] Cache hit: addr = 070, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
25725 [L1] Cache Allocate: addr = 071 data = 6f6e6d6c6b6a69686766656463626160
25725 [L1] Cache hit from L2: addr = 071, data = 61
25725 [TEST] CPU read @0x072
25735 [L1] Cache hit: addr = 072, data = 62
25735 [TEST] CPU read @0x073
25745 [L1] Cache hit: addr = 073, data = 63
25745 [TEST] CPU read @0x074
25755 [L1] Cache hit: addr = 074, data = 64
25755 [TEST] CPU read @0x075
25765 [L1] Cache hit: addr = 075, data = 65
25765 [TEST] CPU read @0x076
25775 [L1] Cache hit: addr = 076, data = 66
25775 [TEST] CPU read @0x077
25785 [L1] Cache hit: addr = 077, data = 67
25785 [TEST] CPU read @0x078
25795 [L1] Cache hit: addr = 078, data = 68
25795 [TEST] CPU read @0x079
25805 [L1] Cache hit: addr = 079, data = 69
25805 [TEST] CPU read @0x07a
25815 [L1] Cache hit: addr = 07a, data = 6a
25815 [TEST] CPU read @0x07b
25825 [L1] Cache hit: addr = 07b, data = 6b
25825 [TEST] CPU read @0x07c
25835 [L1] Cache hit: addr = 07c, data = 6c
25835 [TEST] CPU read @0x07d
25845 [L1] Cache hit: addr = 07d, data = 6d
25845 [TEST] CPU read @0x07e
25855 [L1] Cache hit: addr = 07e, data = 6e
25855 [TEST] CPU read @0x07f
25865 [L1] Cache hit: addr = 07f, data = 6f
25865 [TEST] CPU read @0x080
25875 [L1] Cache miss: addr = 080
25875 [TEST] CPU read @0x081
25895 [L2] Cache miss: addr = 080
25905 [MEM] Mem hit: addr = 080, data = 80
25915 [L2] Cache Allocate: addr = 080 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
25925 [L1] Cache Allocate: addr = 081 data = 8f8e8d8c8b8a89888786858483828180
25925 [L1] Cache hit from L2: addr = 081, data = 81
25925 [TEST] CPU read @0x082
25935 [L1] Cache hit: addr = 082, data = 82
25935 [TEST] CPU read @0x083
25945 [L1] Cache hit: addr = 083, data = 83
25945 [TEST] CPU read @0x084
25955 [L1] Cache hit: addr = 084, data = 84
25955 [TEST] CPU read @0x085
25965 [L1] Cache hit: addr = 085, data = 85
25965 [TEST] CPU read @0x086
25975 [L1] Cache hit: addr = 086, data = 86
25975 [TEST] CPU read @0x087
25985 [L1] Cache hit: addr = 087, data = 87
25985 [TEST] CPU read @0x088
25995 [L1] Cache hit: addr = 088, data = 88
25995 [TEST] CPU read @0x089
26005 [L1] Cache hit: addr = 089, data = 89
26005 [TEST] CPU read @0x08a
26015 [L1] Cache hit: addr = 08a, data = 8a
26015 [TEST] CPU read @0x08b
26025 [L1] Cache hit: addr = 08b, data = 8b
26025 [TEST] CPU read @0x08c
26035 [L1] Cache hit: addr = 08c, data = 8c
26035 [TEST] CPU read @0x08d
26045 [L1] Cache hit: addr = 08d, data = 8d
26045 [TEST] CPU read @0x08e
26055 [L1] Cache hit: addr = 08e, data = 8e
26055 [TEST] CPU read @0x08f
26065 [L1] Cache hit: addr = 08f, data = 8f
26065 [TEST] CPU read @0x090
26075 [L1] Cache miss: addr = 090
26075 [TEST] CPU read @0x091
26095 [L2] Cache hit: addr = 090, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
26105 [L1] Cache Allocate: addr = 091 data = 8f8e8d8c8b8a89888786858483828180
26105 [L1] Cache hit from L2: addr = 091, data = 81
26105 [TEST] CPU read @0x092
26115 [L1] Cache hit: addr = 092, data = 82
26115 [TEST] CPU read @0x093
26125 [L1] Cache hit: addr = 093, data = 83
26125 [TEST] CPU read @0x094
26135 [L1] Cache hit: addr = 094, data = 84
26135 [TEST] CPU read @0x095
26145 [L1] Cache hit: addr = 095, data = 85
26145 [TEST] CPU read @0x096
26155 [L1] Cache hit: addr = 096, data = 86
26155 [TEST] CPU read @0x097
26165 [L1] Cache hit: addr = 097, data = 87
26165 [TEST] CPU read @0x098
26175 [L1] Cache hit: addr = 098, data = 88
26175 [TEST] CPU read @0x099
26185 [L1] Cache hit: addr = 099, data = 89
26185 [TEST] CPU read @0x09a
26195 [L1] Cache hit: addr = 09a, data = 8a
26195 [TEST] CPU read @0x09b
26205 [L1] Cache hit: addr = 09b, data = 8b
26205 [TEST] CPU read @0x09c
26215 [L1] Cache hit: addr = 09c, data = 8c
26215 [TEST] CPU read @0x09d
26225 [L1] Cache hit: addr = 09d, data = 8d
26225 [TEST] CPU read @0x09e
26235 [L1] Cache hit: addr = 09e, data = 8e
26235 [TEST] CPU read @0x09f
26245 [L1] Cache hit: addr = 09f, data = 8f
26245 [TEST] CPU read @0x0a0
26255 [L1] Cache miss: addr = 0a0
26255 [TEST] CPU read @0x0a1
26275 [L2] Cache miss: addr = 0a0
26285 [MEM] Mem hit: addr = 0a0, data = a0
26295 [L2] Cache Allocate: addr = 0a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
26305 [L1] Cache Allocate: addr = 0a1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
26305 [L1] Cache hit from L2: addr = 0a1, data = a1
26305 [TEST] CPU read @0x0a2
26315 [L1] Cache hit: addr = 0a2, data = a2
26315 [TEST] CPU read @0x0a3
26325 [L1] Cache hit: addr = 0a3, data = a3
26325 [TEST] CPU read @0x0a4
26335 [L1] Cache hit: addr = 0a4, data = a4
26335 [TEST] CPU read @0x0a5
26345 [L1] Cache hit: addr = 0a5, data = a5
26345 [TEST] CPU read @0x0a6
26355 [L1] Cache hit: addr = 0a6, data = a6
26355 [TEST] CPU read @0x0a7
26365 [L1] Cache hit: addr = 0a7, data = a7
26365 [TEST] CPU read @0x0a8
26375 [L1] Cache hit: addr = 0a8, data = a8
26375 [TEST] CPU read @0x0a9
26385 [L1] Cache hit: addr = 0a9, data = a9
26385 [TEST] CPU read @0x0aa
26395 [L1] Cache hit: addr = 0aa, data = aa
26395 [TEST] CPU read @0x0ab
26405 [L1] Cache hit: addr = 0ab, data = ab
26405 [TEST] CPU read @0x0ac
26415 [L1] Cache hit: addr = 0ac, data = ac
26415 [TEST] CPU read @0x0ad
26425 [L1] Cache hit: addr = 0ad, data = ad
26425 [TEST] CPU read @0x0ae
26435 [L1] Cache hit: addr = 0ae, data = ae
26435 [TEST] CPU read @0x0af
26445 [L1] Cache hit: addr = 0af, data = af
26445 [TEST] CPU read @0x0b0
26455 [L1] Cache miss: addr = 0b0
26455 [TEST] CPU read @0x0b1
26475 [L2] Cache hit: addr = 0b0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
26485 [L1] Cache Allocate: addr = 0b1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
26485 [L1] Cache hit from L2: addr = 0b1, data = a1
26485 [TEST] CPU read @0x0b2
26495 [L1] Cache hit: addr = 0b2, data = a2
26495 [TEST] CPU read @0x0b3
26505 [L1] Cache hit: addr = 0b3, data = a3
26505 [TEST] CPU read @0x0b4
26515 [L1] Cache hit: addr = 0b4, data = a4
26515 [TEST] CPU read @0x0b5
26525 [L1] Cache hit: addr = 0b5, data = a5
26525 [TEST] CPU read @0x0b6
26535 [L1] Cache hit: addr = 0b6, data = a6
26535 [TEST] CPU read @0x0b7
26545 [L1] Cache hit: addr = 0b7, data = a7
26545 [TEST] CPU read @0x0b8
26555 [L1] Cache hit: addr = 0b8, data = a8
26555 [TEST] CPU read @0x0b9
26565 [L1] Cache hit: addr = 0b9, data = a9
26565 [TEST] CPU read @0x0ba
26575 [L1] Cache hit: addr = 0ba, data = aa
26575 [TEST] CPU read @0x0bb
26585 [L1] Cache hit: addr = 0bb, data = ab
26585 [TEST] CPU read @0x0bc
26595 [L1] Cache hit: addr = 0bc, data = ac
26595 [TEST] CPU read @0x0bd
26605 [L1] Cache hit: addr = 0bd, data = ad
26605 [TEST] CPU read @0x0be
26615 [L1] Cache hit: addr = 0be, data = ae
26615 [TEST] CPU read @0x0bf
26625 [L1] Cache hit: addr = 0bf, data = af
26625 [TEST] CPU read @0x0c0
26635 [L1] Cache miss: addr = 0c0
26635 [TEST] CPU read @0x0c1
26655 [L2] Cache miss: addr = 0c0
26665 [MEM] Mem hit: addr = 0c0, data = c0
26675 [L2] Cache Allocate: addr = 0c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
26685 [L1] Cache Allocate: addr = 0c1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
26685 [L1] Cache hit from L2: addr = 0c1, data = c1
26685 [TEST] CPU read @0x0c2
26695 [L1] Cache hit: addr = 0c2, data = c2
26695 [TEST] CPU read @0x0c3
26705 [L1] Cache hit: addr = 0c3, data = c3
26705 [TEST] CPU read @0x0c4
26715 [L1] Cache hit: addr = 0c4, data = c4
26715 [TEST] CPU read @0x0c5
26725 [L1] Cache hit: addr = 0c5, data = c5
26725 [TEST] CPU read @0x0c6
26735 [L1] Cache hit: addr = 0c6, data = c6
26735 [TEST] CPU read @0x0c7
26745 [L1] Cache hit: addr = 0c7, data = c7
26745 [TEST] CPU read @0x0c8
26755 [L1] Cache hit: addr = 0c8, data = c8
26755 [TEST] CPU read @0x0c9
26765 [L1] Cache hit: addr = 0c9, data = c9
26765 [TEST] CPU read @0x0ca
26775 [L1] Cache hit: addr = 0ca, data = ca
26775 [TEST] CPU read @0x0cb
26785 [L1] Cache hit: addr = 0cb, data = cb
26785 [TEST] CPU read @0x0cc
26795 [L1] Cache hit: addr = 0cc, data = cc
26795 [TEST] CPU read @0x0cd
26805 [L1] Cache hit: addr = 0cd, data = cd
26805 [TEST] CPU read @0x0ce
26815 [L1] Cache hit: addr = 0ce, data = ce
26815 [TEST] CPU read @0x0cf
26825 [L1] Cache hit: addr = 0cf, data = cf
26825 [TEST] CPU read @0x0d0
26835 [L1] Cache miss: addr = 0d0
26835 [TEST] CPU read @0x0d1
26855 [L2] Cache hit: addr = 0d0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
26865 [L1] Cache Allocate: addr = 0d1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
26865 [L1] Cache hit from L2: addr = 0d1, data = c1
26865 [TEST] CPU read @0x0d2
26875 [L1] Cache hit: addr = 0d2, data = c2
26875 [TEST] CPU read @0x0d3
26885 [L1] Cache hit: addr = 0d3, data = c3
26885 [TEST] CPU read @0x0d4
26895 [L1] Cache hit: addr = 0d4, data = c4
26895 [TEST] CPU read @0x0d5
26905 [L1] Cache hit: addr = 0d5, data = c5
26905 [TEST] CPU read @0x0d6
26915 [L1] Cache hit: addr = 0d6, data = c6
26915 [TEST] CPU read @0x0d7
26925 [L1] Cache hit: addr = 0d7, data = c7
26925 [TEST] CPU read @0x0d8
26935 [L1] Cache hit: addr = 0d8, data = c8
26935 [TEST] CPU read @0x0d9
26945 [L1] Cache hit: addr = 0d9, data = c9
26945 [TEST] CPU read @0x0da
26955 [L1] Cache hit: addr = 0da, data = ca
26955 [TEST] CPU read @0x0db
26965 [L1] Cache hit: addr = 0db, data = cb
26965 [TEST] CPU read @0x0dc
26975 [L1] Cache hit: addr = 0dc, data = cc
26975 [TEST] CPU read @0x0dd
26985 [L1] Cache hit: addr = 0dd, data = cd
26985 [TEST] CPU read @0x0de
26995 [L1] Cache hit: addr = 0de, data = ce
26995 [TEST] CPU read @0x0df
27005 [L1] Cache hit: addr = 0df, data = cf
27005 [TEST] CPU read @0x0e0
27015 [L1] Cache miss: addr = 0e0
27015 [TEST] CPU read @0x0e1
27035 [L2] Cache miss: addr = 0e0
27045 [MEM] Mem hit: addr = 0e0, data = e0
27055 [L2] Cache Allocate: addr = 0e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
27065 [L1] Cache Allocate: addr = 0e1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
27065 [L1] Cache hit from L2: addr = 0e1, data = e1
27065 [TEST] CPU read @0x0e2
27075 [L1] Cache hit: addr = 0e2, data = e2
27075 [TEST] CPU read @0x0e3
27085 [L1] Cache hit: addr = 0e3, data = e3
27085 [TEST] CPU read @0x0e4
27095 [L1] Cache hit: addr = 0e4, data = e4
27095 [TEST] CPU read @0x0e5
27105 [L1] Cache hit: addr = 0e5, data = e5
27105 [TEST] CPU read @0x0e6
27115 [L1] Cache hit: addr = 0e6, data = e6
27115 [TEST] CPU read @0x0e7
27125 [L1] Cache hit: addr = 0e7, data = e7
27125 [TEST] CPU read @0x0e8
27135 [L1] Cache hit: addr = 0e8, data = e8
27135 [TEST] CPU read @0x0e9
27145 [L1] Cache hit: addr = 0e9, data = e9
27145 [TEST] CPU read @0x0ea
27155 [L1] Cache hit: addr = 0ea, data = ea
27155 [TEST] CPU read @0x0eb
27165 [L1] Cache hit: addr = 0eb, data = eb
27165 [TEST] CPU read @0x0ec
27175 [L1] Cache hit: addr = 0ec, data = ec
27175 [TEST] CPU read @0x0ed
27185 [L1] Cache hit: addr = 0ed, data = ed
27185 [TEST] CPU read @0x0ee
27195 [L1] Cache hit: addr = 0ee, data = ee
27195 [TEST] CPU read @0x0ef
27205 [L1] Cache hit: addr = 0ef, data = ef
27205 [TEST] CPU read @0x0f0
27215 [L1] Cache miss: addr = 0f0
27215 [TEST] CPU read @0x0f1
27235 [L2] Cache hit: addr = 0f0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
27245 [L1] Cache Allocate: addr = 0f1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
27245 [L1] Cache hit from L2: addr = 0f1, data = e1
27245 [TEST] CPU read @0x0f2
27255 [L1] Cache hit: addr = 0f2, data = e2
27255 [TEST] CPU read @0x0f3
27265 [L1] Cache hit: addr = 0f3, data = e3
27265 [TEST] CPU read @0x0f4
27275 [L1] Cache hit: addr = 0f4, data = e4
27275 [TEST] CPU read @0x0f5
27285 [L1] Cache hit: addr = 0f5, data = e5
27285 [TEST] CPU read @0x0f6
27295 [L1] Cache hit: addr = 0f6, data = e6
27295 [TEST] CPU read @0x0f7
27305 [L1] Cache hit: addr = 0f7, data = e7
27305 [TEST] CPU read @0x0f8
27315 [L1] Cache hit: addr = 0f8, data = e8
27315 [TEST] CPU read @0x0f9
27325 [L1] Cache hit: addr = 0f9, data = e9
27325 [TEST] CPU read @0x0fa
27335 [L1] Cache hit: addr = 0fa, data = ea
27335 [TEST] CPU read @0x0fb
27345 [L1] Cache hit: addr = 0fb, data = eb
27345 [TEST] CPU read @0x0fc
27355 [L1] Cache hit: addr = 0fc, data = ec
27355 [TEST] CPU read @0x0fd
27365 [L1] Cache hit: addr = 0fd, data = ed
27365 [TEST] CPU read @0x0fe
27375 [L1] Cache hit: addr = 0fe, data = ee
27375 [TEST] CPU read @0x0ff
27385 [L1] Cache hit: addr = 0ff, data = ef
27385 [TEST] CPU read @0x100
27395 [L1] Cache miss: addr = 100
27395 [TEST] CPU read @0x101
27415 [L2] Cache hit: addr = 100, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
27425 [L1] Cache Allocate: addr = 101 data = 0f0e0d0c0b0a09080706050403020100
27425 [L1] Cache hit from L2: addr = 101, data = 01
27425 [TEST] CPU read @0x102
27435 [L1] Cache hit: addr = 102, data = 02
27435 [TEST] CPU read @0x103
27445 [L1] Cache hit: addr = 103, data = 03
27445 [TEST] CPU read @0x104
27455 [L1] Cache hit: addr = 104, data = 04
27455 [TEST] CPU read @0x105
27465 [L1] Cache hit: addr = 105, data = 05
27465 [TEST] CPU read @0x106
27475 [L1] Cache hit: addr = 106, data = 06
27475 [TEST] CPU read @0x107
27485 [L1] Cache hit: addr = 107, data = 07
27485 [TEST] CPU read @0x108
27495 [L1] Cache hit: addr = 108, data = 08
27495 [TEST] CPU read @0x109
27505 [L1] Cache hit: addr = 109, data = 09
27505 [TEST] CPU read @0x10a
27515 [L1] Cache hit: addr = 10a, data = 0a
27515 [TEST] CPU read @0x10b
27525 [L1] Cache hit: addr = 10b, data = 0b
27525 [TEST] CPU read @0x10c
27535 [L1] Cache hit: addr = 10c, data = 0c
27535 [TEST] CPU read @0x10d
27545 [L1] Cache hit: addr = 10d, data = 0d
27545 [TEST] CPU read @0x10e
27555 [L1] Cache hit: addr = 10e, data = 0e
27555 [TEST] CPU read @0x10f
27565 [L1] Cache hit: addr = 10f, data = 0f
27565 [TEST] CPU read @0x110
27575 [L1] Cache miss: addr = 110
27575 [TEST] CPU read @0x111
27595 [L2] Cache hit: addr = 110, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
27605 [L1] Cache Allocate: addr = 111 data = 0f0e0d0c0b0a09080706050403020100
27605 [L1] Cache hit from L2: addr = 111, data = 01
27605 [TEST] CPU read @0x112
27615 [L1] Cache hit: addr = 112, data = 02
27615 [TEST] CPU read @0x113
27625 [L1] Cache hit: addr = 113, data = 03
27625 [TEST] CPU read @0x114
27635 [L1] Cache hit: addr = 114, data = 04
27635 [TEST] CPU read @0x115
27645 [L1] Cache hit: addr = 115, data = 05
27645 [TEST] CPU read @0x116
27655 [L1] Cache hit: addr = 116, data = 06
27655 [TEST] CPU read @0x117
27665 [L1] Cache hit: addr = 117, data = 07
27665 [TEST] CPU read @0x118
27675 [L1] Cache hit: addr = 118, data = 08
27675 [TEST] CPU read @0x119
27685 [L1] Cache hit: addr = 119, data = 09
27685 [TEST] CPU read @0x11a
27695 [L1] Cache hit: addr = 11a, data = 0a
27695 [TEST] CPU read @0x11b
27705 [L1] Cache hit: addr = 11b, data = 0b
27705 [TEST] CPU read @0x11c
27715 [L1] Cache hit: addr = 11c, data = 0c
27715 [TEST] CPU read @0x11d
27725 [L1] Cache hit: addr = 11d, data = 0d
27725 [TEST] CPU read @0x11e
27735 [L1] Cache hit: addr = 11e, data = 0e
27735 [TEST] CPU read @0x11f
27745 [L1] Cache hit: addr = 11f, data = 0f
27745 [TEST] CPU read @0x120
27755 [L1] Cache miss: addr = 120
27755 [TEST] CPU read @0x121
27775 [L2] Cache hit: addr = 120, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
27785 [L1] Cache Allocate: addr = 121 data = 2f2e2d2c2b2a29282726252423222120
27785 [L1] Cache hit from L2: addr = 121, data = 21
27785 [TEST] CPU read @0x122
27795 [L1] Cache hit: addr = 122, data = 22
27795 [TEST] CPU read @0x123
27805 [L1] Cache hit: addr = 123, data = 23
27805 [TEST] CPU read @0x124
27815 [L1] Cache hit: addr = 124, data = 24
27815 [TEST] CPU read @0x125
27825 [L1] Cache hit: addr = 125, data = 25
27825 [TEST] CPU read @0x126
27835 [L1] Cache hit: addr = 126, data = 26
27835 [TEST] CPU read @0x127
27845 [L1] Cache hit: addr = 127, data = 27
27845 [TEST] CPU read @0x128
27855 [L1] Cache hit: addr = 128, data = 28
27855 [TEST] CPU read @0x129
27865 [L1] Cache hit: addr = 129, data = 29
27865 [TEST] CPU read @0x12a
27875 [L1] Cache hit: addr = 12a, data = 2a
27875 [TEST] CPU read @0x12b
27885 [L1] Cache hit: addr = 12b, data = 2b
27885 [TEST] CPU read @0x12c
27895 [L1] Cache hit: addr = 12c, data = 2c
27895 [TEST] CPU read @0x12d
27905 [L1] Cache hit: addr = 12d, data = 2d
27905 [TEST] CPU read @0x12e
27915 [L1] Cache hit: addr = 12e, data = 2e
27915 [TEST] CPU read @0x12f
27925 [L1] Cache hit: addr = 12f, data = 2f
27925 [TEST] CPU read @0x130
27935 [L1] Cache miss: addr = 130
27935 [TEST] CPU read @0x131
27955 [L2] Cache hit: addr = 130, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
27965 [L1] Cache Allocate: addr = 131 data = 2f2e2d2c2b2a29282726252423222120
27965 [L1] Cache hit from L2: addr = 131, data = 21
27965 [TEST] CPU read @0x132
27975 [L1] Cache hit: addr = 132, data = 22
27975 [TEST] CPU read @0x133
27985 [L1] Cache hit: addr = 133, data = 23
27985 [TEST] CPU read @0x134
27995 [L1] Cache hit: addr = 134, data = 24
27995 [TEST] CPU read @0x135
28005 [L1] Cache hit: addr = 135, data = 25
28005 [TEST] CPU read @0x136
28015 [L1] Cache hit: addr = 136, data = 26
28015 [TEST] CPU read @0x137
28025 [L1] Cache hit: addr = 137, data = 27
28025 [TEST] CPU read @0x138
28035 [L1] Cache hit: addr = 138, data = 28
28035 [TEST] CPU read @0x139
28045 [L1] Cache hit: addr = 139, data = 29
28045 [TEST] CPU read @0x13a
28055 [L1] Cache hit: addr = 13a, data = 2a
28055 [TEST] CPU read @0x13b
28065 [L1] Cache hit: addr = 13b, data = 2b
28065 [TEST] CPU read @0x13c
28075 [L1] Cache hit: addr = 13c, data = 2c
28075 [TEST] CPU read @0x13d
28085 [L1] Cache hit: addr = 13d, data = 2d
28085 [TEST] CPU read @0x13e
28095 [L1] Cache hit: addr = 13e, data = 2e
28095 [TEST] CPU read @0x13f
28105 [L1] Cache hit: addr = 13f, data = 2f
28105 [TEST] CPU read @0x140
28115 [L1] Cache miss: addr = 140
28115 [TEST] CPU read @0x141
28135 [L2] Cache hit: addr = 140, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
28145 [L1] Cache Allocate: addr = 141 data = 4f4e4d4c4b4a49484746454443424140
28145 [L1] Cache hit from L2: addr = 141, data = 41
28145 [TEST] CPU read @0x142
28155 [L1] Cache hit: addr = 142, data = 42
28155 [TEST] CPU read @0x143
28165 [L1] Cache hit: addr = 143, data = 43
28165 [TEST] CPU read @0x144
28175 [L1] Cache hit: addr = 144, data = 44
28175 [TEST] CPU read @0x145
28185 [L1] Cache hit: addr = 145, data = 45
28185 [TEST] CPU read @0x146
28195 [L1] Cache hit: addr = 146, data = 46
28195 [TEST] CPU read @0x147
28205 [L1] Cache hit: addr = 147, data = 47
28205 [TEST] CPU read @0x148
28215 [L1] Cache hit: addr = 148, data = 48
28215 [TEST] CPU read @0x149
28225 [L1] Cache hit: addr = 149, data = 49
28225 [TEST] CPU read @0x14a
28235 [L1] Cache hit: addr = 14a, data = 4a
28235 [TEST] CPU read @0x14b
28245 [L1] Cache hit: addr = 14b, data = 4b
28245 [TEST] CPU read @0x14c
28255 [L1] Cache hit: addr = 14c, data = 4c
28255 [TEST] CPU read @0x14d
28265 [L1] Cache hit: addr = 14d, data = 4d
28265 [TEST] CPU read @0x14e
28275 [L1] Cache hit: addr = 14e, data = 4e
28275 [TEST] CPU read @0x14f
28285 [L1] Cache hit: addr = 14f, data = 4f
28285 [TEST] CPU read @0x150
28295 [L1] Cache miss: addr = 150
28295 [TEST] CPU read @0x151
28315 [L2] Cache hit: addr = 150, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
28325 [L1] Cache Allocate: addr = 151 data = 4f4e4d4c4b4a49484746454443424140
28325 [L1] Cache hit from L2: addr = 151, data = 41
28325 [TEST] CPU read @0x152
28335 [L1] Cache hit: addr = 152, data = 42
28335 [TEST] CPU read @0x153
28345 [L1] Cache hit: addr = 153, data = 43
28345 [TEST] CPU read @0x154
28355 [L1] Cache hit: addr = 154, data = 44
28355 [TEST] CPU read @0x155
28365 [L1] Cache hit: addr = 155, data = 45
28365 [TEST] CPU read @0x156
28375 [L1] Cache hit: addr = 156, data = 46
28375 [TEST] CPU read @0x157
28385 [L1] Cache hit: addr = 157, data = 47
28385 [TEST] CPU read @0x158
28395 [L1] Cache hit: addr = 158, data = 48
28395 [TEST] CPU read @0x159
28405 [L1] Cache hit: addr = 159, data = 49
28405 [TEST] CPU read @0x15a
28415 [L1] Cache hit: addr = 15a, data = 4a
28415 [TEST] CPU read @0x15b
28425 [L1] Cache hit: addr = 15b, data = 4b
28425 [TEST] CPU read @0x15c
28435 [L1] Cache hit: addr = 15c, data = 4c
28435 [TEST] CPU read @0x15d
28445 [L1] Cache hit: addr = 15d, data = 4d
28445 [TEST] CPU read @0x15e
28455 [L1] Cache hit: addr = 15e, data = 4e
28455 [TEST] CPU read @0x15f
28465 [L1] Cache hit: addr = 15f, data = 4f
28465 [TEST] CPU read @0x160
28475 [L1] Cache miss: addr = 160
28475 [TEST] CPU read @0x161
28495 [L2] Cache hit: addr = 160, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
28505 [L1] Cache Allocate: addr = 161 data = 6f6e6d6c6b6a69686766656463626160
28505 [L1] Cache hit from L2: addr = 161, data = 61
28505 [TEST] CPU read @0x162
28515 [L1] Cache hit: addr = 162, data = 62
28515 [TEST] CPU read @0x163
28525 [L1] Cache hit: addr = 163, data = 63
28525 [TEST] CPU read @0x164
28535 [L1] Cache hit: addr = 164, data = 64
28535 [TEST] CPU read @0x165
28545 [L1] Cache hit: addr = 165, data = 65
28545 [TEST] CPU read @0x166
28555 [L1] Cache hit: addr = 166, data = 66
28555 [TEST] CPU read @0x167
28565 [L1] Cache hit: addr = 167, data = 67
28565 [TEST] CPU read @0x168
28575 [L1] Cache hit: addr = 168, data = 68
28575 [TEST] CPU read @0x169
28585 [L1] Cache hit: addr = 169, data = 69
28585 [TEST] CPU read @0x16a
28595 [L1] Cache hit: addr = 16a, data = 6a
28595 [TEST] CPU read @0x16b
28605 [L1] Cache hit: addr = 16b, data = 6b
28605 [TEST] CPU read @0x16c
28615 [L1] Cache hit: addr = 16c, data = 6c
28615 [TEST] CPU read @0x16d
28625 [L1] Cache hit: addr = 16d, data = 6d
28625 [TEST] CPU read @0x16e
28635 [L1] Cache hit: addr = 16e, data = 6e
28635 [TEST] CPU read @0x16f
28645 [L1] Cache hit: addr = 16f, data = 6f
28645 [TEST] CPU read @0x170
28655 [L1] Cache miss: addr = 170
28655 [TEST] CPU read @0x171
28675 [L2] Cache hit: addr = 170, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
28685 [L1] Cache Allocate: addr = 171 data = 6f6e6d6c6b6a69686766656463626160
28685 [L1] Cache hit from L2: addr = 171, data = 61
28685 [TEST] CPU read @0x172
28695 [L1] Cache hit: addr = 172, data = 62
28695 [TEST] CPU read @0x173
28705 [L1] Cache hit: addr = 173, data = 63
28705 [TEST] CPU read @0x174
28715 [L1] Cache hit: addr = 174, data = 64
28715 [TEST] CPU read @0x175
28725 [L1] Cache hit: addr = 175, data = 65
28725 [TEST] CPU read @0x176
28735 [L1] Cache hit: addr = 176, data = 66
28735 [TEST] CPU read @0x177
28745 [L1] Cache hit: addr = 177, data = 67
28745 [TEST] CPU read @0x178
28755 [L1] Cache hit: addr = 178, data = 68
28755 [TEST] CPU read @0x179
28765 [L1] Cache hit: addr = 179, data = 69
28765 [TEST] CPU read @0x17a
28775 [L1] Cache hit: addr = 17a, data = 6a
28775 [TEST] CPU read @0x17b
28785 [L1] Cache hit: addr = 17b, data = 6b
28785 [TEST] CPU read @0x17c
28795 [L1] Cache hit: addr = 17c, data = 6c
28795 [TEST] CPU read @0x17d
28805 [L1] Cache hit: addr = 17d, data = 6d
28805 [TEST] CPU read @0x17e
28815 [L1] Cache hit: addr = 17e, data = 6e
28815 [TEST] CPU read @0x17f
28825 [L1] Cache hit: addr = 17f, data = 6f
28825 [TEST] CPU read @0x180
28835 [L1] Cache miss: addr = 180
28835 [TEST] CPU read @0x181
28855 [L2] Cache hit: addr = 180, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
28865 [L1] Cache Allocate: addr = 181 data = 8f8e8d8c8b8a89888786858483828180
28865 [L1] Cache hit from L2: addr = 181, data = 81
28865 [TEST] CPU read @0x182
28875 [L1] Cache hit: addr = 182, data = 82
28875 [TEST] CPU read @0x183
28885 [L1] Cache hit: addr = 183, data = 83
28885 [TEST] CPU read @0x184
28895 [L1] Cache hit: addr = 184, data = 84
28895 [TEST] CPU read @0x185
28905 [L1] Cache hit: addr = 185, data = 85
28905 [TEST] CPU read @0x186
28915 [L1] Cache hit: addr = 186, data = 86
28915 [TEST] CPU read @0x187
28925 [L1] Cache hit: addr = 187, data = 87
28925 [TEST] CPU read @0x188
28935 [L1] Cache hit: addr = 188, data = 88
28935 [TEST] CPU read @0x189
28945 [L1] Cache hit: addr = 189, data = 89
28945 [TEST] CPU read @0x18a
28955 [L1] Cache hit: addr = 18a, data = 8a
28955 [TEST] CPU read @0x18b
28965 [L1] Cache hit: addr = 18b, data = 8b
28965 [TEST] CPU read @0x18c
28975 [L1] Cache hit: addr = 18c, data = 8c
28975 [TEST] CPU read @0x18d
28985 [L1] Cache hit: addr = 18d, data = 8d
28985 [TEST] CPU read @0x18e
28995 [L1] Cache hit: addr = 18e, data = 8e
28995 [TEST] CPU read @0x18f
29005 [L1] Cache hit: addr = 18f, data = 8f
29005 [TEST] CPU read @0x190
29015 [L1] Cache miss: addr = 190
29015 [TEST] CPU read @0x191
29035 [L2] Cache hit: addr = 190, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
29045 [L1] Cache Allocate: addr = 191 data = 8f8e8d8c8b8a89888786858483828180
29045 [L1] Cache hit from L2: addr = 191, data = 81
29045 [TEST] CPU read @0x192
29055 [L1] Cache hit: addr = 192, data = 82
29055 [TEST] CPU read @0x193
29065 [L1] Cache hit: addr = 193, data = 83
29065 [TEST] CPU read @0x194
29075 [L1] Cache hit: addr = 194, data = 84
29075 [TEST] CPU read @0x195
29085 [L1] Cache hit: addr = 195, data = 85
29085 [TEST] CPU read @0x196
29095 [L1] Cache hit: addr = 196, data = 86
29095 [TEST] CPU read @0x197
29105 [L1] Cache hit: addr = 197, data = 87
29105 [TEST] CPU read @0x198
29115 [L1] Cache hit: addr = 198, data = 88
29115 [TEST] CPU read @0x199
29125 [L1] Cache hit: addr = 199, data = 89
29125 [TEST] CPU read @0x19a
29135 [L1] Cache hit: addr = 19a, data = 8a
29135 [TEST] CPU read @0x19b
29145 [L1] Cache hit: addr = 19b, data = 8b
29145 [TEST] CPU read @0x19c
29155 [L1] Cache hit: addr = 19c, data = 8c
29155 [TEST] CPU read @0x19d
29165 [L1] Cache hit: addr = 19d, data = 8d
29165 [TEST] CPU read @0x19e
29175 [L1] Cache hit: addr = 19e, data = 8e
29175 [TEST] CPU read @0x19f
29185 [L1] Cache hit: addr = 19f, data = 8f
29185 [TEST] CPU read @0x1a0
29195 [L1] Cache miss: addr = 1a0
29195 [TEST] CPU read @0x1a1
29215 [L2] Cache hit: addr = 1a0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
29225 [L1] Cache Allocate: addr = 1a1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
29225 [L1] Cache hit from L2: addr = 1a1, data = a1
29225 [TEST] CPU read @0x1a2
29235 [L1] Cache hit: addr = 1a2, data = a2
29235 [TEST] CPU read @0x1a3
29245 [L1] Cache hit: addr = 1a3, data = a3
29245 [TEST] CPU read @0x1a4
29255 [L1] Cache hit: addr = 1a4, data = a4
29255 [TEST] CPU read @0x1a5
29265 [L1] Cache hit: addr = 1a5, data = a5
29265 [TEST] CPU read @0x1a6
29275 [L1] Cache hit: addr = 1a6, data = a6
29275 [TEST] CPU read @0x1a7
29285 [L1] Cache hit: addr = 1a7, data = a7
29285 [TEST] CPU read @0x1a8
29295 [L1] Cache hit: addr = 1a8, data = a8
29295 [TEST] CPU read @0x1a9
29305 [L1] Cache hit: addr = 1a9, data = a9
29305 [TEST] CPU read @0x1aa
29315 [L1] Cache hit: addr = 1aa, data = aa
29315 [TEST] CPU read @0x1ab
29325 [L1] Cache hit: addr = 1ab, data = ab
29325 [TEST] CPU read @0x1ac
29335 [L1] Cache hit: addr = 1ac, data = ac
29335 [TEST] CPU read @0x1ad
29345 [L1] Cache hit: addr = 1ad, data = ad
29345 [TEST] CPU read @0x1ae
29355 [L1] Cache hit: addr = 1ae, data = ae
29355 [TEST] CPU read @0x1af
29365 [L1] Cache hit: addr = 1af, data = af
29365 [TEST] CPU read @0x1b0
29375 [L1] Cache miss: addr = 1b0
29375 [TEST] CPU read @0x1b1
29395 [L2] Cache hit: addr = 1b0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
29405 [L1] Cache Allocate: addr = 1b1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
29405 [L1] Cache hit from L2: addr = 1b1, data = a1
29405 [TEST] CPU read @0x1b2
29415 [L1] Cache hit: addr = 1b2, data = a2
29415 [TEST] CPU read @0x1b3
29425 [L1] Cache hit: addr = 1b3, data = a3
29425 [TEST] CPU read @0x1b4
29435 [L1] Cache hit: addr = 1b4, data = a4
29435 [TEST] CPU read @0x1b5
29445 [L1] Cache hit: addr = 1b5, data = a5
29445 [TEST] CPU read @0x1b6
29455 [L1] Cache hit: addr = 1b6, data = a6
29455 [TEST] CPU read @0x1b7
29465 [L1] Cache hit: addr = 1b7, data = a7
29465 [TEST] CPU read @0x1b8
29475 [L1] Cache hit: addr = 1b8, data = a8
29475 [TEST] CPU read @0x1b9
29485 [L1] Cache hit: addr = 1b9, data = a9
29485 [TEST] CPU read @0x1ba
29495 [L1] Cache hit: addr = 1ba, data = aa
29495 [TEST] CPU read @0x1bb
29505 [L1] Cache hit: addr = 1bb, data = ab
29505 [TEST] CPU read @0x1bc
29515 [L1] Cache hit: addr = 1bc, data = ac
29515 [TEST] CPU read @0x1bd
29525 [L1] Cache hit: addr = 1bd, data = ad
29525 [TEST] CPU read @0x1be
29535 [L1] Cache hit: addr = 1be, data = ae
29535 [TEST] CPU read @0x1bf
29545 [L1] Cache hit: addr = 1bf, data = af
29545 [TEST] CPU read @0x1c0
29555 [L1] Cache miss: addr = 1c0
29555 [TEST] CPU read @0x1c1
29575 [L2] Cache hit: addr = 1c0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
29585 [L1] Cache Allocate: addr = 1c1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
29585 [L1] Cache hit from L2: addr = 1c1, data = c1
29585 [TEST] CPU read @0x1c2
29595 [L1] Cache hit: addr = 1c2, data = c2
29595 [TEST] CPU read @0x1c3
29605 [L1] Cache hit: addr = 1c3, data = c3
29605 [TEST] CPU read @0x1c4
29615 [L1] Cache hit: addr = 1c4, data = c4
29615 [TEST] CPU read @0x1c5
29625 [L1] Cache hit: addr = 1c5, data = c5
29625 [TEST] CPU read @0x1c6
29635 [L1] Cache hit: addr = 1c6, data = c6
29635 [TEST] CPU read @0x1c7
29645 [L1] Cache hit: addr = 1c7, data = c7
29645 [TEST] CPU read @0x1c8
29655 [L1] Cache hit: addr = 1c8, data = c8
29655 [TEST] CPU read @0x1c9
29665 [L1] Cache hit: addr = 1c9, data = c9
29665 [TEST] CPU read @0x1ca
29675 [L1] Cache hit: addr = 1ca, data = ca
29675 [TEST] CPU read @0x1cb
29685 [L1] Cache hit: addr = 1cb, data = cb
29685 [TEST] CPU read @0x1cc
29695 [L1] Cache hit: addr = 1cc, data = cc
29695 [TEST] CPU read @0x1cd
29705 [L1] Cache hit: addr = 1cd, data = cd
29705 [TEST] CPU read @0x1ce
29715 [L1] Cache hit: addr = 1ce, data = ce
29715 [TEST] CPU read @0x1cf
29725 [L1] Cache hit: addr = 1cf, data = cf
29725 [TEST] CPU read @0x1d0
29735 [L1] Cache miss: addr = 1d0
29735 [TEST] CPU read @0x1d1
29755 [L2] Cache hit: addr = 1d0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
29765 [L1] Cache Allocate: addr = 1d1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
29765 [L1] Cache hit from L2: addr = 1d1, data = c1
29765 [TEST] CPU read @0x1d2
29775 [L1] Cache hit: addr = 1d2, data = c2
29775 [TEST] CPU read @0x1d3
29785 [L1] Cache hit: addr = 1d3, data = c3
29785 [TEST] CPU read @0x1d4
29795 [L1] Cache hit: addr = 1d4, data = c4
29795 [TEST] CPU read @0x1d5
29805 [L1] Cache hit: addr = 1d5, data = c5
29805 [TEST] CPU read @0x1d6
29815 [L1] Cache hit: addr = 1d6, data = c6
29815 [TEST] CPU read @0x1d7
29825 [L1] Cache hit: addr = 1d7, data = c7
29825 [TEST] CPU read @0x1d8
29835 [L1] Cache hit: addr = 1d8, data = c8
29835 [TEST] CPU read @0x1d9
29845 [L1] Cache hit: addr = 1d9, data = c9
29845 [TEST] CPU read @0x1da
29855 [L1] Cache hit: addr = 1da, data = ca
29855 [TEST] CPU read @0x1db
29865 [L1] Cache hit: addr = 1db, data = cb
29865 [TEST] CPU read @0x1dc
29875 [L1] Cache hit: addr = 1dc, data = cc
29875 [TEST] CPU read @0x1dd
29885 [L1] Cache hit: addr = 1dd, data = cd
29885 [TEST] CPU read @0x1de
29895 [L1] Cache hit: addr = 1de, data = ce
29895 [TEST] CPU read @0x1df
29905 [L1] Cache hit: addr = 1df, data = cf
29905 [TEST] CPU read @0x1e0
29915 [L1] Cache miss: addr = 1e0
29915 [TEST] CPU read @0x1e1
29935 [L2] Cache hit: addr = 1e0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
29945 [L1] Cache Allocate: addr = 1e1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
29945 [L1] Cache hit from L2: addr = 1e1, data = e1
29945 [TEST] CPU read @0x1e2
29955 [L1] Cache hit: addr = 1e2, data = e2
29955 [TEST] CPU read @0x1e3
29965 [L1] Cache hit: addr = 1e3, data = e3
29965 [TEST] CPU read @0x1e4
29975 [L1] Cache hit: addr = 1e4, data = e4
29975 [TEST] CPU read @0x1e5
29985 [L1] Cache hit: addr = 1e5, data = e5
29985 [TEST] CPU read @0x1e6
29995 [L1] Cache hit: addr = 1e6, data = e6
29995 [TEST] CPU read @0x1e7
30005 [L1] Cache hit: addr = 1e7, data = e7
30005 [TEST] CPU read @0x1e8
30015 [L1] Cache hit: addr = 1e8, data = e8
30015 [TEST] CPU read @0x1e9
30025 [L1] Cache hit: addr = 1e9, data = e9
30025 [TEST] CPU read @0x1ea
30035 [L1] Cache hit: addr = 1ea, data = ea
30035 [TEST] CPU read @0x1eb
30045 [L1] Cache hit: addr = 1eb, data = eb
30045 [TEST] CPU read @0x1ec
30055 [L1] Cache hit: addr = 1ec, data = ec
30055 [TEST] CPU read @0x1ed
30065 [L1] Cache hit: addr = 1ed, data = ed
30065 [TEST] CPU read @0x1ee
30075 [L1] Cache hit: addr = 1ee, data = ee
30075 [TEST] CPU read @0x1ef
30085 [L1] Cache hit: addr = 1ef, data = ef
30085 [TEST] CPU read @0x1f0
30095 [L1] Cache miss: addr = 1f0
30095 [TEST] CPU read @0x1f1
30115 [L2] Cache hit: addr = 1f0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
30125 [L1] Cache Allocate: addr = 1f1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
30125 [L1] Cache hit from L2: addr = 1f1, data = e1
30125 [TEST] CPU read @0x1f2
30135 [L1] Cache hit: addr = 1f2, data = e2
30135 [TEST] CPU read @0x1f3
30145 [L1] Cache hit: addr = 1f3, data = e3
30145 [TEST] CPU read @0x1f4
30155 [L1] Cache hit: addr = 1f4, data = e4
30155 [TEST] CPU read @0x1f5
30165 [L1] Cache hit: addr = 1f5, data = e5
30165 [TEST] CPU read @0x1f6
30175 [L1] Cache hit: addr = 1f6, data = e6
30175 [TEST] CPU read @0x1f7
30185 [L1] Cache hit: addr = 1f7, data = e7
30185 [TEST] CPU read @0x1f8
30195 [L1] Cache hit: addr = 1f8, data = e8
30195 [TEST] CPU read @0x1f9
30205 [L1] Cache hit: addr = 1f9, data = e9
30205 [TEST] CPU read @0x1fa
30215 [L1] Cache hit: addr = 1fa, data = ea
30215 [TEST] CPU read @0x1fb
30225 [L1] Cache hit: addr = 1fb, data = eb
30225 [TEST] CPU read @0x1fc
30235 [L1] Cache hit: addr = 1fc, data = ec
30235 [TEST] CPU read @0x1fd
30245 [L1] Cache hit: addr = 1fd, data = ed
30245 [TEST] CPU read @0x1fe
30255 [L1] Cache hit: addr = 1fe, data = ee
30255 [TEST] CPU read @0x1ff
30265 [L1] Cache hit: addr = 1ff, data = ef
30265 [TEST] CPU read @0x200
30275 [L1] Cache miss: addr = 200
30275 [TEST] CPU read @0x201
30295 [L2] Cache miss: addr = 200
30305 [MEM] Mem hit: addr = 200, data = 00
30315 [L2] Cache Allocate: addr = 200 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
30325 [L1] Cache Allocate: addr = 201 data = 0f0e0d0c0b0a09080706050403020100
30325 [L1] Cache hit from L2: addr = 201, data = 01
30325 [TEST] CPU read @0x202
30335 [L1] Cache hit: addr = 202, data = 02
30335 [TEST] CPU read @0x203
30345 [L1] Cache hit: addr = 203, data = 03
30345 [TEST] CPU read @0x204
30355 [L1] Cache hit: addr = 204, data = 04
30355 [TEST] CPU read @0x205
30365 [L1] Cache hit: addr = 205, data = 05
30365 [TEST] CPU read @0x206
30375 [L1] Cache hit: addr = 206, data = 06
30375 [TEST] CPU read @0x207
30385 [L1] Cache hit: addr = 207, data = 07
30385 [TEST] CPU read @0x208
30395 [L1] Cache hit: addr = 208, data = 08
30395 [TEST] CPU read @0x209
30405 [L1] Cache hit: addr = 209, data = 09
30405 [TEST] CPU read @0x20a
30415 [L1] Cache hit: addr = 20a, data = 0a
30415 [TEST] CPU read @0x20b
30425 [L1] Cache hit: addr = 20b, data = 0b
30425 [TEST] CPU read @0x20c
30435 [L1] Cache hit: addr = 20c, data = 0c
30435 [TEST] CPU read @0x20d
30445 [L1] Cache hit: addr = 20d, data = 0d
30445 [TEST] CPU read @0x20e
30455 [L1] Cache hit: addr = 20e, data = 0e
30455 [TEST] CPU read @0x20f
30465 [L1] Cache hit: addr = 20f, data = 0f
30465 [TEST] CPU read @0x210
30475 [L1] Cache miss: addr = 210
30475 [TEST] CPU read @0x211
30495 [L2] Cache hit: addr = 210, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
30505 [L1] Cache Allocate: addr = 211 data = 0f0e0d0c0b0a09080706050403020100
30505 [L1] Cache hit from L2: addr = 211, data = 01
30505 [TEST] CPU read @0x212
30515 [L1] Cache hit: addr = 212, data = 02
30515 [TEST] CPU read @0x213
30525 [L1] Cache hit: addr = 213, data = 03
30525 [TEST] CPU read @0x214
30535 [L1] Cache hit: addr = 214, data = 04
30535 [TEST] CPU read @0x215
30545 [L1] Cache hit: addr = 215, data = 05
30545 [TEST] CPU read @0x216
30555 [L1] Cache hit: addr = 216, data = 06
30555 [TEST] CPU read @0x217
30565 [L1] Cache hit: addr = 217, data = 07
30565 [TEST] CPU read @0x218
30575 [L1] Cache hit: addr = 218, data = 08
30575 [TEST] CPU read @0x219
30585 [L1] Cache hit: addr = 219, data = 09
30585 [TEST] CPU read @0x21a
30595 [L1] Cache hit: addr = 21a, data = 0a
30595 [TEST] CPU read @0x21b
30605 [L1] Cache hit: addr = 21b, data = 0b
30605 [TEST] CPU read @0x21c
30615 [L1] Cache hit: addr = 21c, data = 0c
30615 [TEST] CPU read @0x21d
30625 [L1] Cache hit: addr = 21d, data = 0d
30625 [TEST] CPU read @0x21e
30635 [L1] Cache hit: addr = 21e, data = 0e
30635 [TEST] CPU read @0x21f
30645 [L1] Cache hit: addr = 21f, data = 0f
30645 [TEST] CPU read @0x220
30655 [L1] Cache miss: addr = 220
30655 [TEST] CPU read @0x221
30675 [L2] Cache miss: addr = 220
30685 [MEM] Mem hit: addr = 220, data = 20
30695 [L2] Cache Allocate: addr = 220 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
30705 [L1] Cache Allocate: addr = 221 data = 2f2e2d2c2b2a29282726252423222120
30705 [L1] Cache hit from L2: addr = 221, data = 21
30705 [TEST] CPU read @0x222
30715 [L1] Cache hit: addr = 222, data = 22
30715 [TEST] CPU read @0x223
30725 [L1] Cache hit: addr = 223, data = 23
30725 [TEST] CPU read @0x224
30735 [L1] Cache hit: addr = 224, data = 24
30735 [TEST] CPU read @0x225
30745 [L1] Cache hit: addr = 225, data = 25
30745 [TEST] CPU read @0x226
30755 [L1] Cache hit: addr = 226, data = 26
30755 [TEST] CPU read @0x227
30765 [L1] Cache hit: addr = 227, data = 27
30765 [TEST] CPU read @0x228
30775 [L1] Cache hit: addr = 228, data = 28
30775 [TEST] CPU read @0x229
30785 [L1] Cache hit: addr = 229, data = 29
30785 [TEST] CPU read @0x22a
30795 [L1] Cache hit: addr = 22a, data = 2a
30795 [TEST] CPU read @0x22b
30805 [L1] Cache hit: addr = 22b, data = 2b
30805 [TEST] CPU read @0x22c
30815 [L1] Cache hit: addr = 22c, data = 2c
30815 [TEST] CPU read @0x22d
30825 [L1] Cache hit: addr = 22d, data = 2d
30825 [TEST] CPU read @0x22e
30835 [L1] Cache hit: addr = 22e, data = 2e
30835 [TEST] CPU read @0x22f
30845 [L1] Cache hit: addr = 22f, data = 2f
30845 [TEST] CPU read @0x230
30855 [L1] Cache miss: addr = 230
30855 [TEST] CPU read @0x231
30875 [L2] Cache hit: addr = 230, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
30885 [L1] Cache Allocate: addr = 231 data = 2f2e2d2c2b2a29282726252423222120
30885 [L1] Cache hit from L2: addr = 231, data = 21
30885 [TEST] CPU read @0x232
30895 [L1] Cache hit: addr = 232, data = 22
30895 [TEST] CPU read @0x233
30905 [L1] Cache hit: addr = 233, data = 23
30905 [TEST] CPU read @0x234
30915 [L1] Cache hit: addr = 234, data = 24
30915 [TEST] CPU read @0x235
30925 [L1] Cache hit: addr = 235, data = 25
30925 [TEST] CPU read @0x236
30935 [L1] Cache hit: addr = 236, data = 26
30935 [TEST] CPU read @0x237
30945 [L1] Cache hit: addr = 237, data = 27
30945 [TEST] CPU read @0x238
30955 [L1] Cache hit: addr = 238, data = 28
30955 [TEST] CPU read @0x239
30965 [L1] Cache hit: addr = 239, data = 29
30965 [TEST] CPU read @0x23a
30975 [L1] Cache hit: addr = 23a, data = 2a
30975 [TEST] CPU read @0x23b
30985 [L1] Cache hit: addr = 23b, data = 2b
30985 [TEST] CPU read @0x23c
30995 [L1] Cache hit: addr = 23c, data = 2c
30995 [TEST] CPU read @0x23d
31005 [L1] Cache hit: addr = 23d, data = 2d
31005 [TEST] CPU read @0x23e
31015 [L1] Cache hit: addr = 23e, data = 2e
31015 [TEST] CPU read @0x23f
31025 [L1] Cache hit: addr = 23f, data = 2f
31025 [TEST] CPU read @0x240
31035 [L1] Cache miss: addr = 240
31035 [TEST] CPU read @0x241
31055 [L2] Cache miss: addr = 240
31065 [MEM] Mem hit: addr = 240, data = 40
31075 [L2] Cache Allocate: addr = 240 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
31085 [L1] Cache Allocate: addr = 241 data = 4f4e4d4c4b4a49484746454443424140
31085 [L1] Cache hit from L2: addr = 241, data = 41
31085 [TEST] CPU read @0x242
31095 [L1] Cache hit: addr = 242, data = 42
31095 [TEST] CPU read @0x243
31105 [L1] Cache hit: addr = 243, data = 43
31105 [TEST] CPU read @0x244
31115 [L1] Cache hit: addr = 244, data = 44
31115 [TEST] CPU read @0x245
31125 [L1] Cache hit: addr = 245, data = 45
31125 [TEST] CPU read @0x246
31135 [L1] Cache hit: addr = 246, data = 46
31135 [TEST] CPU read @0x247
31145 [L1] Cache hit: addr = 247, data = 47
31145 [TEST] CPU read @0x248
31155 [L1] Cache hit: addr = 248, data = 48
31155 [TEST] CPU read @0x249
31165 [L1] Cache hit: addr = 249, data = 49
31165 [TEST] CPU read @0x24a
31175 [L1] Cache hit: addr = 24a, data = 4a
31175 [TEST] CPU read @0x24b
31185 [L1] Cache hit: addr = 24b, data = 4b
31185 [TEST] CPU read @0x24c
31195 [L1] Cache hit: addr = 24c, data = 4c
31195 [TEST] CPU read @0x24d
31205 [L1] Cache hit: addr = 24d, data = 4d
31205 [TEST] CPU read @0x24e
31215 [L1] Cache hit: addr = 24e, data = 4e
31215 [TEST] CPU read @0x24f
31225 [L1] Cache hit: addr = 24f, data = 4f
31225 [TEST] CPU read @0x250
31235 [L1] Cache miss: addr = 250
31235 [TEST] CPU read @0x251
31255 [L2] Cache hit: addr = 250, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
31265 [L1] Cache Allocate: addr = 251 data = 4f4e4d4c4b4a49484746454443424140
31265 [L1] Cache hit from L2: addr = 251, data = 41
31265 [TEST] CPU read @0x252
31275 [L1] Cache hit: addr = 252, data = 42
31275 [TEST] CPU read @0x253
31285 [L1] Cache hit: addr = 253, data = 43
31285 [TEST] CPU read @0x254
31295 [L1] Cache hit: addr = 254, data = 44
31295 [TEST] CPU read @0x255
31305 [L1] Cache hit: addr = 255, data = 45
31305 [TEST] CPU read @0x256
31315 [L1] Cache hit: addr = 256, data = 46
31315 [TEST] CPU read @0x257
31325 [L1] Cache hit: addr = 257, data = 47
31325 [TEST] CPU read @0x258
31335 [L1] Cache hit: addr = 258, data = 48
31335 [TEST] CPU read @0x259
31345 [L1] Cache hit: addr = 259, data = 49
31345 [TEST] CPU read @0x25a
31355 [L1] Cache hit: addr = 25a, data = 4a
31355 [TEST] CPU read @0x25b
31365 [L1] Cache hit: addr = 25b, data = 4b
31365 [TEST] CPU read @0x25c
31375 [L1] Cache hit: addr = 25c, data = 4c
31375 [TEST] CPU read @0x25d
31385 [L1] Cache hit: addr = 25d, data = 4d
31385 [TEST] CPU read @0x25e
31395 [L1] Cache hit: addr = 25e, data = 4e
31395 [TEST] CPU read @0x25f
31405 [L1] Cache hit: addr = 25f, data = 4f
31405 [TEST] CPU read @0x260
31415 [L1] Cache miss: addr = 260
31415 [TEST] CPU read @0x261
31435 [L2] Cache miss: addr = 260
31445 [MEM] Mem hit: addr = 260, data = 60
31455 [L2] Cache Allocate: addr = 260 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
31465 [L1] Cache Allocate: addr = 261 data = 6f6e6d6c6b6a69686766656463626160
31465 [L1] Cache hit from L2: addr = 261, data = 61
31465 [TEST] CPU read @0x262
31475 [L1] Cache hit: addr = 262, data = 62
31475 [TEST] CPU read @0x263
31485 [L1] Cache hit: addr = 263, data = 63
31485 [TEST] CPU read @0x264
31495 [L1] Cache hit: addr = 264, data = 64
31495 [TEST] CPU read @0x265
31505 [L1] Cache hit: addr = 265, data = 65
31505 [TEST] CPU read @0x266
31515 [L1] Cache hit: addr = 266, data = 66
31515 [TEST] CPU read @0x267
31525 [L1] Cache hit: addr = 267, data = 67
31525 [TEST] CPU read @0x268
31535 [L1] Cache hit: addr = 268, data = 68
31535 [TEST] CPU read @0x269
31545 [L1] Cache hit: addr = 269, data = 69
31545 [TEST] CPU read @0x26a
31555 [L1] Cache hit: addr = 26a, data = 6a
31555 [TEST] CPU read @0x26b
31565 [L1] Cache hit: addr = 26b, data = 6b
31565 [TEST] CPU read @0x26c
31575 [L1] Cache hit: addr = 26c, data = 6c
31575 [TEST] CPU read @0x26d
31585 [L1] Cache hit: addr = 26d, data = 6d
31585 [TEST] CPU read @0x26e
31595 [L1] Cache hit: addr = 26e, data = 6e
31595 [TEST] CPU read @0x26f
31605 [L1] Cache hit: addr = 26f, data = 6f
31605 [TEST] CPU read @0x270
31615 [L1] Cache miss: addr = 270
31615 [TEST] CPU read @0x271
31635 [L2] Cache hit: addr = 270, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
31645 [L1] Cache Allocate: addr = 271 data = 6f6e6d6c6b6a69686766656463626160
31645 [L1] Cache hit from L2: addr = 271, data = 61
31645 [TEST] CPU read @0x272
31655 [L1] Cache hit: addr = 272, data = 62
31655 [TEST] CPU read @0x273
31665 [L1] Cache hit: addr = 273, data = 63
31665 [TEST] CPU read @0x274
31675 [L1] Cache hit: addr = 274, data = 64
31675 [TEST] CPU read @0x275
31685 [L1] Cache hit: addr = 275, data = 65
31685 [TEST] CPU read @0x276
31695 [L1] Cache hit: addr = 276, data = 66
31695 [TEST] CPU read @0x277
31705 [L1] Cache hit: addr = 277, data = 67
31705 [TEST] CPU read @0x278
31715 [L1] Cache hit: addr = 278, data = 68
31715 [TEST] CPU read @0x279
31725 [L1] Cache hit: addr = 279, data = 69
31725 [TEST] CPU read @0x27a
31735 [L1] Cache hit: addr = 27a, data = 6a
31735 [TEST] CPU read @0x27b
31745 [L1] Cache hit: addr = 27b, data = 6b
31745 [TEST] CPU read @0x27c
31755 [L1] Cache hit: addr = 27c, data = 6c
31755 [TEST] CPU read @0x27d
31765 [L1] Cache hit: addr = 27d, data = 6d
31765 [TEST] CPU read @0x27e
31775 [L1] Cache hit: addr = 27e, data = 6e
31775 [TEST] CPU read @0x27f
31785 [L1] Cache hit: addr = 27f, data = 6f
31785 [TEST] CPU read @0x280
31795 [L1] Cache miss: addr = 280
31795 [TEST] CPU read @0x281
31815 [L2] Cache miss: addr = 280
31825 [MEM] Mem hit: addr = 280, data = 80
31835 [L2] Cache Allocate: addr = 280 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
31845 [L1] Cache Allocate: addr = 281 data = 8f8e8d8c8b8a89888786858483828180
31845 [L1] Cache hit from L2: addr = 281, data = 81
31845 [TEST] CPU read @0x282
31855 [L1] Cache hit: addr = 282, data = 82
31855 [TEST] CPU read @0x283
31865 [L1] Cache hit: addr = 283, data = 83
31865 [TEST] CPU read @0x284
31875 [L1] Cache hit: addr = 284, data = 84
31875 [TEST] CPU read @0x285
31885 [L1] Cache hit: addr = 285, data = 85
31885 [TEST] CPU read @0x286
31895 [L1] Cache hit: addr = 286, data = 86
31895 [TEST] CPU read @0x287
31905 [L1] Cache hit: addr = 287, data = 87
31905 [TEST] CPU read @0x288
31915 [L1] Cache hit: addr = 288, data = 88
31915 [TEST] CPU read @0x289
31925 [L1] Cache hit: addr = 289, data = 89
31925 [TEST] CPU read @0x28a
31935 [L1] Cache hit: addr = 28a, data = 8a
31935 [TEST] CPU read @0x28b
31945 [L1] Cache hit: addr = 28b, data = 8b
31945 [TEST] CPU read @0x28c
31955 [L1] Cache hit: addr = 28c, data = 8c
31955 [TEST] CPU read @0x28d
31965 [L1] Cache hit: addr = 28d, data = 8d
31965 [TEST] CPU read @0x28e
31975 [L1] Cache hit: addr = 28e, data = 8e
31975 [TEST] CPU read @0x28f
31985 [L1] Cache hit: addr = 28f, data = 8f
31985 [TEST] CPU read @0x290
31995 [L1] Cache miss: addr = 290
31995 [TEST] CPU read @0x291
32015 [L2] Cache hit: addr = 290, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
32025 [L1] Cache Allocate: addr = 291 data = 8f8e8d8c8b8a89888786858483828180
32025 [L1] Cache hit from L2: addr = 291, data = 81
32025 [TEST] CPU read @0x292
32035 [L1] Cache hit: addr = 292, data = 82
32035 [TEST] CPU read @0x293
32045 [L1] Cache hit: addr = 293, data = 83
32045 [TEST] CPU read @0x294
32055 [L1] Cache hit: addr = 294, data = 84
32055 [TEST] CPU read @0x295
32065 [L1] Cache hit: addr = 295, data = 85
32065 [TEST] CPU read @0x296
32075 [L1] Cache hit: addr = 296, data = 86
32075 [TEST] CPU read @0x297
32085 [L1] Cache hit: addr = 297, data = 87
32085 [TEST] CPU read @0x298
32095 [L1] Cache hit: addr = 298, data = 88
32095 [TEST] CPU read @0x299
32105 [L1] Cache hit: addr = 299, data = 89
32105 [TEST] CPU read @0x29a
32115 [L1] Cache hit: addr = 29a, data = 8a
32115 [TEST] CPU read @0x29b
32125 [L1] Cache hit: addr = 29b, data = 8b
32125 [TEST] CPU read @0x29c
32135 [L1] Cache hit: addr = 29c, data = 8c
32135 [TEST] CPU read @0x29d
32145 [L1] Cache hit: addr = 29d, data = 8d
32145 [TEST] CPU read @0x29e
32155 [L1] Cache hit: addr = 29e, data = 8e
32155 [TEST] CPU read @0x29f
32165 [L1] Cache hit: addr = 29f, data = 8f
32165 [TEST] CPU read @0x2a0
32175 [L1] Cache miss: addr = 2a0
32175 [TEST] CPU read @0x2a1
32195 [L2] Cache miss: addr = 2a0
32205 [MEM] Mem hit: addr = 2a0, data = a0
32215 [L2] Cache Allocate: addr = 2a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
32225 [L1] Cache Allocate: addr = 2a1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
32225 [L1] Cache hit from L2: addr = 2a1, data = a1
32225 [TEST] CPU read @0x2a2
32235 [L1] Cache hit: addr = 2a2, data = a2
32235 [TEST] CPU read @0x2a3
32245 [L1] Cache hit: addr = 2a3, data = a3
32245 [TEST] CPU read @0x2a4
32255 [L1] Cache hit: addr = 2a4, data = a4
32255 [TEST] CPU read @0x2a5
32265 [L1] Cache hit: addr = 2a5, data = a5
32265 [TEST] CPU read @0x2a6
32275 [L1] Cache hit: addr = 2a6, data = a6
32275 [TEST] CPU read @0x2a7
32285 [L1] Cache hit: addr = 2a7, data = a7
32285 [TEST] CPU read @0x2a8
32295 [L1] Cache hit: addr = 2a8, data = a8
32295 [TEST] CPU read @0x2a9
32305 [L1] Cache hit: addr = 2a9, data = a9
32305 [TEST] CPU read @0x2aa
32315 [L1] Cache hit: addr = 2aa, data = aa
32315 [TEST] CPU read @0x2ab
32325 [L1] Cache hit: addr = 2ab, data = ab
32325 [TEST] CPU read @0x2ac
32335 [L1] Cache hit: addr = 2ac, data = ac
32335 [TEST] CPU read @0x2ad
32345 [L1] Cache hit: addr = 2ad, data = ad
32345 [TEST] CPU read @0x2ae
32355 [L1] Cache hit: addr = 2ae, data = ae
32355 [TEST] CPU read @0x2af
32365 [L1] Cache hit: addr = 2af, data = af
32365 [TEST] CPU read @0x2b0
32375 [L1] Cache miss: addr = 2b0
32375 [TEST] CPU read @0x2b1
32395 [L2] Cache hit: addr = 2b0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
32405 [L1] Cache Allocate: addr = 2b1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
32405 [L1] Cache hit from L2: addr = 2b1, data = a1
32405 [TEST] CPU read @0x2b2
32415 [L1] Cache hit: addr = 2b2, data = a2
32415 [TEST] CPU read @0x2b3
32425 [L1] Cache hit: addr = 2b3, data = a3
32425 [TEST] CPU read @0x2b4
32435 [L1] Cache hit: addr = 2b4, data = a4
32435 [TEST] CPU read @0x2b5
32445 [L1] Cache hit: addr = 2b5, data = a5
32445 [TEST] CPU read @0x2b6
32455 [L1] Cache hit: addr = 2b6, data = a6
32455 [TEST] CPU read @0x2b7
32465 [L1] Cache hit: addr = 2b7, data = a7
32465 [TEST] CPU read @0x2b8
32475 [L1] Cache hit: addr = 2b8, data = a8
32475 [TEST] CPU read @0x2b9
32485 [L1] Cache hit: addr = 2b9, data = a9
32485 [TEST] CPU read @0x2ba
32495 [L1] Cache hit: addr = 2ba, data = aa
32495 [TEST] CPU read @0x2bb
32505 [L1] Cache hit: addr = 2bb, data = ab
32505 [TEST] CPU read @0x2bc
32515 [L1] Cache hit: addr = 2bc, data = ac
32515 [TEST] CPU read @0x2bd
32525 [L1] Cache hit: addr = 2bd, data = ad
32525 [TEST] CPU read @0x2be
32535 [L1] Cache hit: addr = 2be, data = ae
32535 [TEST] CPU read @0x2bf
32545 [L1] Cache hit: addr = 2bf, data = af
32545 [TEST] CPU read @0x2c0
32555 [L1] Cache miss: addr = 2c0
32555 [TEST] CPU read @0x2c1
32575 [L2] Cache miss: addr = 2c0
32585 [MEM] Mem hit: addr = 2c0, data = c0
32595 [L2] Cache Allocate: addr = 2c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
32605 [L1] Cache Allocate: addr = 2c1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
32605 [L1] Cache hit from L2: addr = 2c1, data = c1
32605 [TEST] CPU read @0x2c2
32615 [L1] Cache hit: addr = 2c2, data = c2
32615 [TEST] CPU read @0x2c3
32625 [L1] Cache hit: addr = 2c3, data = c3
32625 [TEST] CPU read @0x2c4
32635 [L1] Cache hit: addr = 2c4, data = c4
32635 [TEST] CPU read @0x2c5
32645 [L1] Cache hit: addr = 2c5, data = c5
32645 [TEST] CPU read @0x2c6
32655 [L1] Cache hit: addr = 2c6, data = c6
32655 [TEST] CPU read @0x2c7
32665 [L1] Cache hit: addr = 2c7, data = c7
32665 [TEST] CPU read @0x2c8
32675 [L1] Cache hit: addr = 2c8, data = c8
32675 [TEST] CPU read @0x2c9
32685 [L1] Cache hit: addr = 2c9, data = c9
32685 [TEST] CPU read @0x2ca
32695 [L1] Cache hit: addr = 2ca, data = ca
32695 [TEST] CPU read @0x2cb
32705 [L1] Cache hit: addr = 2cb, data = cb
32705 [TEST] CPU read @0x2cc
32715 [L1] Cache hit: addr = 2cc, data = cc
32715 [TEST] CPU read @0x2cd
32725 [L1] Cache hit: addr = 2cd, data = cd
32725 [TEST] CPU read @0x2ce
32735 [L1] Cache hit: addr = 2ce, data = ce
32735 [TEST] CPU read @0x2cf
32745 [L1] Cache hit: addr = 2cf, data = cf
32745 [TEST] CPU read @0x2d0
32755 [L1] Cache miss: addr = 2d0
32755 [TEST] CPU read @0x2d1
32775 [L2] Cache hit: addr = 2d0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
32785 [L1] Cache Allocate: addr = 2d1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
32785 [L1] Cache hit from L2: addr = 2d1, data = c1
32785 [TEST] CPU read @0x2d2
32795 [L1] Cache hit: addr = 2d2, data = c2
32795 [TEST] CPU read @0x2d3
32805 [L1] Cache hit: addr = 2d3, data = c3
32805 [TEST] CPU read @0x2d4
32815 [L1] Cache hit: addr = 2d4, data = c4
32815 [TEST] CPU read @0x2d5
32825 [L1] Cache hit: addr = 2d5, data = c5
32825 [TEST] CPU read @0x2d6
32835 [L1] Cache hit: addr = 2d6, data = c6
32835 [TEST] CPU read @0x2d7
32845 [L1] Cache hit: addr = 2d7, data = c7
32845 [TEST] CPU read @0x2d8
32855 [L1] Cache hit: addr = 2d8, data = c8
32855 [TEST] CPU read @0x2d9
32865 [L1] Cache hit: addr = 2d9, data = c9
32865 [TEST] CPU read @0x2da
32875 [L1] Cache hit: addr = 2da, data = ca
32875 [TEST] CPU read @0x2db
32885 [L1] Cache hit: addr = 2db, data = cb
32885 [TEST] CPU read @0x2dc
32895 [L1] Cache hit: addr = 2dc, data = cc
32895 [TEST] CPU read @0x2dd
32905 [L1] Cache hit: addr = 2dd, data = cd
32905 [TEST] CPU read @0x2de
32915 [L1] Cache hit: addr = 2de, data = ce
32915 [TEST] CPU read @0x2df
32925 [L1] Cache hit: addr = 2df, data = cf
32925 [TEST] CPU read @0x2e0
32935 [L1] Cache miss: addr = 2e0
32935 [TEST] CPU read @0x2e1
32955 [L2] Cache miss: addr = 2e0
32965 [MEM] Mem hit: addr = 2e0, data = e0
32975 [L2] Cache Allocate: addr = 2e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
32985 [L1] Cache Allocate: addr = 2e1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
32985 [L1] Cache hit from L2: addr = 2e1, data = e1
32985 [TEST] CPU read @0x2e2
32995 [L1] Cache hit: addr = 2e2, data = e2
32995 [TEST] CPU read @0x2e3
33005 [L1] Cache hit: addr = 2e3, data = e3
33005 [TEST] CPU read @0x2e4
33015 [L1] Cache hit: addr = 2e4, data = e4
33015 [TEST] CPU read @0x2e5
33025 [L1] Cache hit: addr = 2e5, data = e5
33025 [TEST] CPU read @0x2e6
33035 [L1] Cache hit: addr = 2e6, data = e6
33035 [TEST] CPU read @0x2e7
33045 [L1] Cache hit: addr = 2e7, data = e7
33045 [TEST] CPU read @0x2e8
33055 [L1] Cache hit: addr = 2e8, data = e8
33055 [TEST] CPU read @0x2e9
33065 [L1] Cache hit: addr = 2e9, data = e9
33065 [TEST] CPU read @0x2ea
33075 [L1] Cache hit: addr = 2ea, data = ea
33075 [TEST] CPU read @0x2eb
33085 [L1] Cache hit: addr = 2eb, data = eb
33085 [TEST] CPU read @0x2ec
33095 [L1] Cache hit: addr = 2ec, data = ec
33095 [TEST] CPU read @0x2ed
33105 [L1] Cache hit: addr = 2ed, data = ed
33105 [TEST] CPU read @0x2ee
33115 [L1] Cache hit: addr = 2ee, data = ee
33115 [TEST] CPU read @0x2ef
33125 [L1] Cache hit: addr = 2ef, data = ef
33125 [TEST] CPU read @0x2f0
33135 [L1] Cache miss: addr = 2f0
33135 [TEST] CPU read @0x2f1
33155 [L2] Cache hit: addr = 2f0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
33165 [L1] Cache Allocate: addr = 2f1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
33165 [L1] Cache hit from L2: addr = 2f1, data = e1
33165 [TEST] CPU read @0x2f2
33175 [L1] Cache hit: addr = 2f2, data = e2
33175 [TEST] CPU read @0x2f3
33185 [L1] Cache hit: addr = 2f3, data = e3
33185 [TEST] CPU read @0x2f4
33195 [L1] Cache hit: addr = 2f4, data = e4
33195 [TEST] CPU read @0x2f5
33205 [L1] Cache hit: addr = 2f5, data = e5
33205 [TEST] CPU read @0x2f6
33215 [L1] Cache hit: addr = 2f6, data = e6
33215 [TEST] CPU read @0x2f7
33225 [L1] Cache hit: addr = 2f7, data = e7
33225 [TEST] CPU read @0x2f8
33235 [L1] Cache hit: addr = 2f8, data = e8
33235 [TEST] CPU read @0x2f9
33245 [L1] Cache hit: addr = 2f9, data = e9
33245 [TEST] CPU read @0x2fa
33255 [L1] Cache hit: addr = 2fa, data = ea
33255 [TEST] CPU read @0x2fb
33265 [L1] Cache hit: addr = 2fb, data = eb
33265 [TEST] CPU read @0x2fc
33275 [L1] Cache hit: addr = 2fc, data = ec
33275 [TEST] CPU read @0x2fd
33285 [L1] Cache hit: addr = 2fd, data = ed
33285 [TEST] CPU read @0x2fe
33295 [L1] Cache hit: addr = 2fe, data = ee
33295 [TEST] CPU read @0x2ff
33305 [L1] Cache hit: addr = 2ff, data = ef
33305 [TEST] CPU read @0x300
33315 [L1] Cache miss: addr = 300
33315 [TEST] CPU read @0x301
33335 [L2] Cache miss: addr = 300
33345 [MEM] Mem hit: addr = 300, data = 00
33355 [L2] Cache Allocate: addr = 300 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
33365 [L1] Cache Allocate: addr = 301 data = 0f0e0d0c0b0a09080706050403020100
33365 [L1] Cache hit from L2: addr = 301, data = 01
33365 [TEST] CPU read @0x302
33375 [L1] Cache hit: addr = 302, data = 02
33375 [TEST] CPU read @0x303
33385 [L1] Cache hit: addr = 303, data = 03
33385 [TEST] CPU read @0x304
33395 [L1] Cache hit: addr = 304, data = 04
33395 [TEST] CPU read @0x305
33405 [L1] Cache hit: addr = 305, data = 05
33405 [TEST] CPU read @0x306
33415 [L1] Cache hit: addr = 306, data = 06
33415 [TEST] CPU read @0x307
33425 [L1] Cache hit: addr = 307, data = 07
33425 [TEST] CPU read @0x308
33435 [L1] Cache hit: addr = 308, data = 08
33435 [TEST] CPU read @0x309
33445 [L1] Cache hit: addr = 309, data = 09
33445 [TEST] CPU read @0x30a
33455 [L1] Cache hit: addr = 30a, data = 0a
33455 [TEST] CPU read @0x30b
33465 [L1] Cache hit: addr = 30b, data = 0b
33465 [TEST] CPU read @0x30c
33475 [L1] Cache hit: addr = 30c, data = 0c
33475 [TEST] CPU read @0x30d
33485 [L1] Cache hit: addr = 30d, data = 0d
33485 [TEST] CPU read @0x30e
33495 [L1] Cache hit: addr = 30e, data = 0e
33495 [TEST] CPU read @0x30f
33505 [L1] Cache hit: addr = 30f, data = 0f
33505 [TEST] CPU read @0x310
33515 [L1] Cache miss: addr = 310
33515 [TEST] CPU read @0x311
33535 [L2] Cache hit: addr = 310, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
33545 [L1] Cache Allocate: addr = 311 data = 0f0e0d0c0b0a09080706050403020100
33545 [L1] Cache hit from L2: addr = 311, data = 01
33545 [TEST] CPU read @0x312
33555 [L1] Cache hit: addr = 312, data = 02
33555 [TEST] CPU read @0x313
33565 [L1] Cache hit: addr = 313, data = 03
33565 [TEST] CPU read @0x314
33575 [L1] Cache hit: addr = 314, data = 04
33575 [TEST] CPU read @0x315
33585 [L1] Cache hit: addr = 315, data = 05
33585 [TEST] CPU read @0x316
33595 [L1] Cache hit: addr = 316, data = 06
33595 [TEST] CPU read @0x317
33605 [L1] Cache hit: addr = 317, data = 07
33605 [TEST] CPU read @0x318
33615 [L1] Cache hit: addr = 318, data = 08
33615 [TEST] CPU read @0x319
33625 [L1] Cache hit: addr = 319, data = 09
33625 [TEST] CPU read @0x31a
33635 [L1] Cache hit: addr = 31a, data = 0a
33635 [TEST] CPU read @0x31b
33645 [L1] Cache hit: addr = 31b, data = 0b
33645 [TEST] CPU read @0x31c
33655 [L1] Cache hit: addr = 31c, data = 0c
33655 [TEST] CPU read @0x31d
33665 [L1] Cache hit: addr = 31d, data = 0d
33665 [TEST] CPU read @0x31e
33675 [L1] Cache hit: addr = 31e, data = 0e
33675 [TEST] CPU read @0x31f
33685 [L1] Cache hit: addr = 31f, data = 0f
33685 [TEST] CPU read @0x320
33695 [L1] Cache miss: addr = 320
33695 [TEST] CPU read @0x321
33715 [L2] Cache miss: addr = 320
33725 [MEM] Mem hit: addr = 320, data = 20
33735 [L2] Cache Allocate: addr = 320 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
33745 [L1] Cache Allocate: addr = 321 data = 2f2e2d2c2b2a29282726252423222120
33745 [L1] Cache hit from L2: addr = 321, data = 21
33745 [TEST] CPU read @0x322
33755 [L1] Cache hit: addr = 322, data = 22
33755 [TEST] CPU read @0x323
33765 [L1] Cache hit: addr = 323, data = 23
33765 [TEST] CPU read @0x324
33775 [L1] Cache hit: addr = 324, data = 24
33775 [TEST] CPU read @0x325
33785 [L1] Cache hit: addr = 325, data = 25
33785 [TEST] CPU read @0x326
33795 [L1] Cache hit: addr = 326, data = 26
33795 [TEST] CPU read @0x327
33805 [L1] Cache hit: addr = 327, data = 27
33805 [TEST] CPU read @0x328
33815 [L1] Cache hit: addr = 328, data = 28
33815 [TEST] CPU read @0x329
33825 [L1] Cache hit: addr = 329, data = 29
33825 [TEST] CPU read @0x32a
33835 [L1] Cache hit: addr = 32a, data = 2a
33835 [TEST] CPU read @0x32b
33845 [L1] Cache hit: addr = 32b, data = 2b
33845 [TEST] CPU read @0x32c
33855 [L1] Cache hit: addr = 32c, data = 2c
33855 [TEST] CPU read @0x32d
33865 [L1] Cache hit: addr = 32d, data = 2d
33865 [TEST] CPU read @0x32e
33875 [L1] Cache hit: addr = 32e, data = 2e
33875 [TEST] CPU read @0x32f
33885 [L1] Cache hit: addr = 32f, data = 2f
33885 [TEST] CPU read @0x330
33895 [L1] Cache miss: addr = 330
33895 [TEST] CPU read @0x331
33915 [L2] Cache hit: addr = 330, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
33925 [L1] Cache Allocate: addr = 331 data = 2f2e2d2c2b2a29282726252423222120
33925 [L1] Cache hit from L2: addr = 331, data = 21
33925 [TEST] CPU read @0x332
33935 [L1] Cache hit: addr = 332, data = 22
33935 [TEST] CPU read @0x333
33945 [L1] Cache hit: addr = 333, data = 23
33945 [TEST] CPU read @0x334
33955 [L1] Cache hit: addr = 334, data = 24
33955 [TEST] CPU read @0x335
33965 [L1] Cache hit: addr = 335, data = 25
33965 [TEST] CPU read @0x336
33975 [L1] Cache hit: addr = 336, data = 26
33975 [TEST] CPU read @0x337
33985 [L1] Cache hit: addr = 337, data = 27
33985 [TEST] CPU read @0x338
33995 [L1] Cache hit: addr = 338, data = 28
33995 [TEST] CPU read @0x339
34005 [L1] Cache hit: addr = 339, data = 29
34005 [TEST] CPU read @0x33a
34015 [L1] Cache hit: addr = 33a, data = 2a
34015 [TEST] CPU read @0x33b
34025 [L1] Cache hit: addr = 33b, data = 2b
34025 [TEST] CPU read @0x33c
34035 [L1] Cache hit: addr = 33c, data = 2c
34035 [TEST] CPU read @0x33d
34045 [L1] Cache hit: addr = 33d, data = 2d
34045 [TEST] CPU read @0x33e
34055 [L1] Cache hit: addr = 33e, data = 2e
34055 [TEST] CPU read @0x33f
34065 [L1] Cache hit: addr = 33f, data = 2f
34065 [TEST] CPU read @0x340
34075 [L1] Cache miss: addr = 340
34075 [TEST] CPU read @0x341
34095 [L2] Cache miss: addr = 340
34105 [MEM] Mem hit: addr = 340, data = 40
34115 [L2] Cache Allocate: addr = 340 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
34125 [L1] Cache Allocate: addr = 341 data = 4f4e4d4c4b4a49484746454443424140
34125 [L1] Cache hit from L2: addr = 341, data = 41
34125 [TEST] CPU read @0x342
34135 [L1] Cache hit: addr = 342, data = 42
34135 [TEST] CPU read @0x343
34145 [L1] Cache hit: addr = 343, data = 43
34145 [TEST] CPU read @0x344
34155 [L1] Cache hit: addr = 344, data = 44
34155 [TEST] CPU read @0x345
34165 [L1] Cache hit: addr = 345, data = 45
34165 [TEST] CPU read @0x346
34175 [L1] Cache hit: addr = 346, data = 46
34175 [TEST] CPU read @0x347
34185 [L1] Cache hit: addr = 347, data = 47
34185 [TEST] CPU read @0x348
34195 [L1] Cache hit: addr = 348, data = 48
34195 [TEST] CPU read @0x349
34205 [L1] Cache hit: addr = 349, data = 49
34205 [TEST] CPU read @0x34a
34215 [L1] Cache hit: addr = 34a, data = 4a
34215 [TEST] CPU read @0x34b
34225 [L1] Cache hit: addr = 34b, data = 4b
34225 [TEST] CPU read @0x34c
34235 [L1] Cache hit: addr = 34c, data = 4c
34235 [TEST] CPU read @0x34d
34245 [L1] Cache hit: addr = 34d, data = 4d
34245 [TEST] CPU read @0x34e
34255 [L1] Cache hit: addr = 34e, data = 4e
34255 [TEST] CPU read @0x34f
34265 [L1] Cache hit: addr = 34f, data = 4f
34265 [TEST] CPU read @0x350
34275 [L1] Cache miss: addr = 350
34275 [TEST] CPU read @0x351
34295 [L2] Cache hit: addr = 350, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
34305 [L1] Cache Allocate: addr = 351 data = 4f4e4d4c4b4a49484746454443424140
34305 [L1] Cache hit from L2: addr = 351, data = 41
34305 [TEST] CPU read @0x352
34315 [L1] Cache hit: addr = 352, data = 42
34315 [TEST] CPU read @0x353
34325 [L1] Cache hit: addr = 353, data = 43
34325 [TEST] CPU read @0x354
34335 [L1] Cache hit: addr = 354, data = 44
34335 [TEST] CPU read @0x355
34345 [L1] Cache hit: addr = 355, data = 45
34345 [TEST] CPU read @0x356
34355 [L1] Cache hit: addr = 356, data = 46
34355 [TEST] CPU read @0x357
34365 [L1] Cache hit: addr = 357, data = 47
34365 [TEST] CPU read @0x358
34375 [L1] Cache hit: addr = 358, data = 48
34375 [TEST] CPU read @0x359
34385 [L1] Cache hit: addr = 359, data = 49
34385 [TEST] CPU read @0x35a
34395 [L1] Cache hit: addr = 35a, data = 4a
34395 [TEST] CPU read @0x35b
34405 [L1] Cache hit: addr = 35b, data = 4b
34405 [TEST] CPU read @0x35c
34415 [L1] Cache hit: addr = 35c, data = 4c
34415 [TEST] CPU read @0x35d
34425 [L1] Cache hit: addr = 35d, data = 4d
34425 [TEST] CPU read @0x35e
34435 [L1] Cache hit: addr = 35e, data = 4e
34435 [TEST] CPU read @0x35f
34445 [L1] Cache hit: addr = 35f, data = 4f
34445 [TEST] CPU read @0x360
34455 [L1] Cache miss: addr = 360
34455 [TEST] CPU read @0x361
34475 [L2] Cache miss: addr = 360
34485 [MEM] Mem hit: addr = 360, data = 60
34495 [L2] Cache Allocate: addr = 360 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
34505 [L1] Cache Allocate: addr = 361 data = 6f6e6d6c6b6a69686766656463626160
34505 [L1] Cache hit from L2: addr = 361, data = 61
34505 [TEST] CPU read @0x362
34515 [L1] Cache hit: addr = 362, data = 62
34515 [TEST] CPU read @0x363
34525 [L1] Cache hit: addr = 363, data = 63
34525 [TEST] CPU read @0x364
34535 [L1] Cache hit: addr = 364, data = 64
34535 [TEST] CPU read @0x365
34545 [L1] Cache hit: addr = 365, data = 65
34545 [TEST] CPU read @0x366
34555 [L1] Cache hit: addr = 366, data = 66
34555 [TEST] CPU read @0x367
34565 [L1] Cache hit: addr = 367, data = 67
34565 [TEST] CPU read @0x368
34575 [L1] Cache hit: addr = 368, data = 68
34575 [TEST] CPU read @0x369
34585 [L1] Cache hit: addr = 369, data = 69
34585 [TEST] CPU read @0x36a
34595 [L1] Cache hit: addr = 36a, data = 6a
34595 [TEST] CPU read @0x36b
34605 [L1] Cache hit: addr = 36b, data = 6b
34605 [TEST] CPU read @0x36c
34615 [L1] Cache hit: addr = 36c, data = 6c
34615 [TEST] CPU read @0x36d
34625 [L1] Cache hit: addr = 36d, data = 6d
34625 [TEST] CPU read @0x36e
34635 [L1] Cache hit: addr = 36e, data = 6e
34635 [TEST] CPU read @0x36f
34645 [L1] Cache hit: addr = 36f, data = 6f
34645 [TEST] CPU read @0x370
34655 [L1] Cache miss: addr = 370
34655 [TEST] CPU read @0x371
34675 [L2] Cache hit: addr = 370, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
34685 [L1] Cache Allocate: addr = 371 data = 6f6e6d6c6b6a69686766656463626160
34685 [L1] Cache hit from L2: addr = 371, data = 61
34685 [TEST] CPU read @0x372
34695 [L1] Cache hit: addr = 372, data = 62
34695 [TEST] CPU read @0x373
34705 [L1] Cache hit: addr = 373, data = 63
34705 [TEST] CPU read @0x374
34715 [L1] Cache hit: addr = 374, data = 64
34715 [TEST] CPU read @0x375
34725 [L1] Cache hit: addr = 375, data = 65
34725 [TEST] CPU read @0x376
34735 [L1] Cache hit: addr = 376, data = 66
34735 [TEST] CPU read @0x377
34745 [L1] Cache hit: addr = 377, data = 67
34745 [TEST] CPU read @0x378
34755 [L1] Cache hit: addr = 378, data = 68
34755 [TEST] CPU read @0x379
34765 [L1] Cache hit: addr = 379, data = 69
34765 [TEST] CPU read @0x37a
34775 [L1] Cache hit: addr = 37a, data = 6a
34775 [TEST] CPU read @0x37b
34785 [L1] Cache hit: addr = 37b, data = 6b
34785 [TEST] CPU read @0x37c
34795 [L1] Cache hit: addr = 37c, data = 6c
34795 [TEST] CPU read @0x37d
34805 [L1] Cache hit: addr = 37d, data = 6d
34805 [TEST] CPU read @0x37e
34815 [L1] Cache hit: addr = 37e, data = 6e
34815 [TEST] CPU read @0x37f
34825 [L1] Cache hit: addr = 37f, data = 6f
34825 [TEST] CPU read @0x380
34835 [L1] Cache miss: addr = 380
34835 [TEST] CPU read @0x381
34855 [L2] Cache miss: addr = 380
34865 [MEM] Mem hit: addr = 380, data = 80
34875 [L2] Cache Allocate: addr = 380 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
34885 [L1] Cache Allocate: addr = 381 data = 8f8e8d8c8b8a89888786858483828180
34885 [L1] Cache hit from L2: addr = 381, data = 81
34885 [TEST] CPU read @0x382
34895 [L1] Cache hit: addr = 382, data = 82
34895 [TEST] CPU read @0x383
34905 [L1] Cache hit: addr = 383, data = 83
34905 [TEST] CPU read @0x384
34915 [L1] Cache hit: addr = 384, data = 84
34915 [TEST] CPU read @0x385
34925 [L1] Cache hit: addr = 385, data = 85
34925 [TEST] CPU read @0x386
34935 [L1] Cache hit: addr = 386, data = 86
34935 [TEST] CPU read @0x387
34945 [L1] Cache hit: addr = 387, data = 87
34945 [TEST] CPU read @0x388
34955 [L1] Cache hit: addr = 388, data = 88
34955 [TEST] CPU read @0x389
34965 [L1] Cache hit: addr = 389, data = 89
34965 [TEST] CPU read @0x38a
34975 [L1] Cache hit: addr = 38a, data = 8a
34975 [TEST] CPU read @0x38b
34985 [L1] Cache hit: addr = 38b, data = 8b
34985 [TEST] CPU read @0x38c
34995 [L1] Cache hit: addr = 38c, data = 8c
34995 [TEST] CPU read @0x38d
35005 [L1] Cache hit: addr = 38d, data = 8d
35005 [TEST] CPU read @0x38e
35015 [L1] Cache hit: addr = 38e, data = 8e
35015 [TEST] CPU read @0x38f
35025 [L1] Cache hit: addr = 38f, data = 8f
35025 [TEST] CPU read @0x390
35035 [L1] Cache miss: addr = 390
35035 [TEST] CPU read @0x391
35055 [L2] Cache hit: addr = 390, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
35065 [L1] Cache Allocate: addr = 391 data = 8f8e8d8c8b8a89888786858483828180
35065 [L1] Cache hit from L2: addr = 391, data = 81
35065 [TEST] CPU read @0x392
35075 [L1] Cache hit: addr = 392, data = 82
35075 [TEST] CPU read @0x393
35085 [L1] Cache hit: addr = 393, data = 83
35085 [TEST] CPU read @0x394
35095 [L1] Cache hit: addr = 394, data = 84
35095 [TEST] CPU read @0x395
35105 [L1] Cache hit: addr = 395, data = 85
35105 [TEST] CPU read @0x396
35115 [L1] Cache hit: addr = 396, data = 86
35115 [TEST] CPU read @0x397
35125 [L1] Cache hit: addr = 397, data = 87
35125 [TEST] CPU read @0x398
35135 [L1] Cache hit: addr = 398, data = 88
35135 [TEST] CPU read @0x399
35145 [L1] Cache hit: addr = 399, data = 89
35145 [TEST] CPU read @0x39a
35155 [L1] Cache hit: addr = 39a, data = 8a
35155 [TEST] CPU read @0x39b
35165 [L1] Cache hit: addr = 39b, data = 8b
35165 [TEST] CPU read @0x39c
35175 [L1] Cache hit: addr = 39c, data = 8c
35175 [TEST] CPU read @0x39d
35185 [L1] Cache hit: addr = 39d, data = 8d
35185 [TEST] CPU read @0x39e
35195 [L1] Cache hit: addr = 39e, data = 8e
35195 [TEST] CPU read @0x39f
35205 [L1] Cache hit: addr = 39f, data = 8f
35205 [TEST] CPU read @0x3a0
35215 [L1] Cache miss: addr = 3a0
35215 [TEST] CPU read @0x3a1
35235 [L2] Cache miss: addr = 3a0
35245 [MEM] Mem hit: addr = 3a0, data = a0
35255 [L2] Cache Allocate: addr = 3a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
35265 [L1] Cache Allocate: addr = 3a1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
35265 [L1] Cache hit from L2: addr = 3a1, data = a1
35265 [TEST] CPU read @0x3a2
35275 [L1] Cache hit: addr = 3a2, data = a2
35275 [TEST] CPU read @0x3a3
35285 [L1] Cache hit: addr = 3a3, data = a3
35285 [TEST] CPU read @0x3a4
35295 [L1] Cache hit: addr = 3a4, data = a4
35295 [TEST] CPU read @0x3a5
35305 [L1] Cache hit: addr = 3a5, data = a5
35305 [TEST] CPU read @0x3a6
35315 [L1] Cache hit: addr = 3a6, data = a6
35315 [TEST] CPU read @0x3a7
35325 [L1] Cache hit: addr = 3a7, data = a7
35325 [TEST] CPU read @0x3a8
35335 [L1] Cache hit: addr = 3a8, data = a8
35335 [TEST] CPU read @0x3a9
35345 [L1] Cache hit: addr = 3a9, data = a9
35345 [TEST] CPU read @0x3aa
35355 [L1] Cache hit: addr = 3aa, data = aa
35355 [TEST] CPU read @0x3ab
35365 [L1] Cache hit: addr = 3ab, data = ab
35365 [TEST] CPU read @0x3ac
35375 [L1] Cache hit: addr = 3ac, data = ac
35375 [TEST] CPU read @0x3ad
35385 [L1] Cache hit: addr = 3ad, data = ad
35385 [TEST] CPU read @0x3ae
35395 [L1] Cache hit: addr = 3ae, data = ae
35395 [TEST] CPU read @0x3af
35405 [L1] Cache hit: addr = 3af, data = af
35405 [TEST] CPU read @0x3b0
35415 [L1] Cache miss: addr = 3b0
35415 [TEST] CPU read @0x3b1
35435 [L2] Cache hit: addr = 3b0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
35445 [L1] Cache Allocate: addr = 3b1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
35445 [L1] Cache hit from L2: addr = 3b1, data = a1
35445 [TEST] CPU read @0x3b2
35455 [L1] Cache hit: addr = 3b2, data = a2
35455 [TEST] CPU read @0x3b3
35465 [L1] Cache hit: addr = 3b3, data = a3
35465 [TEST] CPU read @0x3b4
35475 [L1] Cache hit: addr = 3b4, data = a4
35475 [TEST] CPU read @0x3b5
35485 [L1] Cache hit: addr = 3b5, data = a5
35485 [TEST] CPU read @0x3b6
35495 [L1] Cache hit: addr = 3b6, data = a6
35495 [TEST] CPU read @0x3b7
35505 [L1] Cache hit: addr = 3b7, data = a7
35505 [TEST] CPU read @0x3b8
35515 [L1] Cache hit: addr = 3b8, data = a8
35515 [TEST] CPU read @0x3b9
35525 [L1] Cache hit: addr = 3b9, data = a9
35525 [TEST] CPU read @0x3ba
35535 [L1] Cache hit: addr = 3ba, data = aa
35535 [TEST] CPU read @0x3bb
35545 [L1] Cache hit: addr = 3bb, data = ab
35545 [TEST] CPU read @0x3bc
35555 [L1] Cache hit: addr = 3bc, data = ac
35555 [TEST] CPU read @0x3bd
35565 [L1] Cache hit: addr = 3bd, data = ad
35565 [TEST] CPU read @0x3be
35575 [L1] Cache hit: addr = 3be, data = ae
35575 [TEST] CPU read @0x3bf
35585 [L1] Cache hit: addr = 3bf, data = af
35585 [TEST] CPU read @0x3c0
35595 [L1] Cache miss: addr = 3c0
35595 [TEST] CPU read @0x3c1
35615 [L2] Cache miss: addr = 3c0
35625 [MEM] Mem hit: addr = 3c0, data = c0
35635 [L2] Cache Allocate: addr = 3c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
35645 [L1] Cache Allocate: addr = 3c1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
35645 [L1] Cache hit from L2: addr = 3c1, data = c1
35645 [TEST] CPU read @0x3c2
35655 [L1] Cache hit: addr = 3c2, data = c2
35655 [TEST] CPU read @0x3c3
35665 [L1] Cache hit: addr = 3c3, data = c3
35665 [TEST] CPU read @0x3c4
35675 [L1] Cache hit: addr = 3c4, data = c4
35675 [TEST] CPU read @0x3c5
35685 [L1] Cache hit: addr = 3c5, data = c5
35685 [TEST] CPU read @0x3c6
35695 [L1] Cache hit: addr = 3c6, data = c6
35695 [TEST] CPU read @0x3c7
35705 [L1] Cache hit: addr = 3c7, data = c7
35705 [TEST] CPU read @0x3c8
35715 [L1] Cache hit: addr = 3c8, data = c8
35715 [TEST] CPU read @0x3c9
35725 [L1] Cache hit: addr = 3c9, data = c9
35725 [TEST] CPU read @0x3ca
35735 [L1] Cache hit: addr = 3ca, data = ca
35735 [TEST] CPU read @0x3cb
35745 [L1] Cache hit: addr = 3cb, data = cb
35745 [TEST] CPU read @0x3cc
35755 [L1] Cache hit: addr = 3cc, data = cc
35755 [TEST] CPU read @0x3cd
35765 [L1] Cache hit: addr = 3cd, data = cd
35765 [TEST] CPU read @0x3ce
35775 [L1] Cache hit: addr = 3ce, data = ce
35775 [TEST] CPU read @0x3cf
35785 [L1] Cache hit: addr = 3cf, data = cf
35785 [TEST] CPU read @0x3d0
35795 [L1] Cache miss: addr = 3d0
35795 [TEST] CPU read @0x3d1
35815 [L2] Cache hit: addr = 3d0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
35825 [L1] Cache Allocate: addr = 3d1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
35825 [L1] Cache hit from L2: addr = 3d1, data = c1
35825 [TEST] CPU read @0x3d2
35835 [L1] Cache hit: addr = 3d2, data = c2
35835 [TEST] CPU read @0x3d3
35845 [L1] Cache hit: addr = 3d3, data = c3
35845 [TEST] CPU read @0x3d4
35855 [L1] Cache hit: addr = 3d4, data = c4
35855 [TEST] CPU read @0x3d5
35865 [L1] Cache hit: addr = 3d5, data = c5
35865 [TEST] CPU read @0x3d6
35875 [L1] Cache hit: addr = 3d6, data = c6
35875 [TEST] CPU read @0x3d7
35885 [L1] Cache hit: addr = 3d7, data = c7
35885 [TEST] CPU read @0x3d8
35895 [L1] Cache hit: addr = 3d8, data = c8
35895 [TEST] CPU read @0x3d9
35905 [L1] Cache hit: addr = 3d9, data = c9
35905 [TEST] CPU read @0x3da
35915 [L1] Cache hit: addr = 3da, data = ca
35915 [TEST] CPU read @0x3db
35925 [L1] Cache hit: addr = 3db, data = cb
35925 [TEST] CPU read @0x3dc
35935 [L1] Cache hit: addr = 3dc, data = cc
35935 [TEST] CPU read @0x3dd
35945 [L1] Cache hit: addr = 3dd, data = cd
35945 [TEST] CPU read @0x3de
35955 [L1] Cache hit: addr = 3de, data = ce
35955 [TEST] CPU read @0x3df
35965 [L1] Cache hit: addr = 3df, data = cf
35965 [TEST] CPU read @0x3e0
35975 [L1] Cache miss: addr = 3e0
35975 [TEST] CPU read @0x3e1
35995 [L2] Cache miss: addr = 3e0
36005 [MEM] Mem hit: addr = 3e0, data = e0
36015 [L2] Cache Allocate: addr = 3e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
36025 [L1] Cache Allocate: addr = 3e1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
36025 [L1] Cache hit from L2: addr = 3e1, data = e1
36025 [TEST] CPU read @0x3e2
36035 [L1] Cache hit: addr = 3e2, data = e2
36035 [TEST] CPU read @0x3e3
36045 [L1] Cache hit: addr = 3e3, data = e3
36045 [TEST] CPU read @0x3e4
36055 [L1] Cache hit: addr = 3e4, data = e4
36055 [TEST] CPU read @0x3e5
36065 [L1] Cache hit: addr = 3e5, data = e5
36065 [TEST] CPU read @0x3e6
36075 [L1] Cache hit: addr = 3e6, data = e6
36075 [TEST] CPU read @0x3e7
36085 [L1] Cache hit: addr = 3e7, data = e7
36085 [TEST] CPU read @0x3e8
36095 [L1] Cache hit: addr = 3e8, data = e8
36095 [TEST] CPU read @0x3e9
36105 [L1] Cache hit: addr = 3e9, data = e9
36105 [TEST] CPU read @0x3ea
36115 [L1] Cache hit: addr = 3ea, data = ea
36115 [TEST] CPU read @0x3eb
36125 [L1] Cache hit: addr = 3eb, data = eb
36125 [TEST] CPU read @0x3ec
36135 [L1] Cache hit: addr = 3ec, data = ec
36135 [TEST] CPU read @0x3ed
36145 [L1] Cache hit: addr = 3ed, data = ed
36145 [TEST] CPU read @0x3ee
36155 [L1] Cache hit: addr = 3ee, data = ee
36155 [TEST] CPU read @0x3ef
36165 [L1] Cache hit: addr = 3ef, data = ef
36165 [TEST] CPU read @0x3f0
36175 [L1] Cache miss: addr = 3f0
36175 [TEST] CPU read @0x3f1
36195 [L2] Cache hit: addr = 3f0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
36205 [L1] Cache Allocate: addr = 3f1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
36205 [L1] Cache hit from L2: addr = 3f1, data = e1
36205 [TEST] CPU read @0x3f2
36215 [L1] Cache hit: addr = 3f2, data = e2
36215 [TEST] CPU read @0x3f3
36225 [L1] Cache hit: addr = 3f3, data = e3
36225 [TEST] CPU read @0x3f4
36235 [L1] Cache hit: addr = 3f4, data = e4
36235 [TEST] CPU read @0x3f5
36245 [L1] Cache hit: addr = 3f5, data = e5
36245 [TEST] CPU read @0x3f6
36255 [L1] Cache hit: addr = 3f6, data = e6
36255 [TEST] CPU read @0x3f7
36265 [L1] Cache hit: addr = 3f7, data = e7
36265 [TEST] CPU read @0x3f8
36275 [L1] Cache hit: addr = 3f8, data = e8
36275 [TEST] CPU read @0x3f9
36285 [L1] Cache hit: addr = 3f9, data = e9
36285 [TEST] CPU read @0x3fa
36295 [L1] Cache hit: addr = 3fa, data = ea
36295 [TEST] CPU read @0x3fb
36305 [L1] Cache hit: addr = 3fb, data = eb
36305 [TEST] CPU read @0x3fc
36315 [L1] Cache hit: addr = 3fc, data = ec
36315 [TEST] CPU read @0x3fd
36325 [L1] Cache hit: addr = 3fd, data = ed
36325 [TEST] CPU read @0x3fe
36335 [L1] Cache hit: addr = 3fe, data = ee
36335 [TEST] CPU read @0x3ff
36345 [L1] Cache hit: addr = 3ff, data = ef
36345 [TEST] CPU read @0x400
36355 [L1] Cache miss: addr = 400
36355 [TEST] CPU read @0x401
36375 [L2] Cache miss: addr = 400
36385 [MEM] Mem hit: addr = 400, data = 00
36395 [L2] Cache Allocate: addr = 400 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
36405 [L1] Cache Allocate: addr = 401 data = 0f0e0d0c0b0a09080706050403020100
36405 [L1] Cache hit from L2: addr = 401, data = 01
36405 [TEST] CPU read @0x402
36415 [L1] Cache hit: addr = 402, data = 02
36415 [TEST] CPU read @0x403
36425 [L1] Cache hit: addr = 403, data = 03
36425 [TEST] CPU read @0x404
36435 [L1] Cache hit: addr = 404, data = 04
36435 [TEST] CPU read @0x405
36445 [L1] Cache hit: addr = 405, data = 05
36445 [TEST] CPU read @0x406
36455 [L1] Cache hit: addr = 406, data = 06
36455 [TEST] CPU read @0x407
36465 [L1] Cache hit: addr = 407, data = 07
36465 [TEST] CPU read @0x408
36475 [L1] Cache hit: addr = 408, data = 08
36475 [TEST] CPU read @0x409
36485 [L1] Cache hit: addr = 409, data = 09
36485 [TEST] CPU read @0x40a
36495 [L1] Cache hit: addr = 40a, data = 0a
36495 [TEST] CPU read @0x40b
36505 [L1] Cache hit: addr = 40b, data = 0b
36505 [TEST] CPU read @0x40c
36515 [L1] Cache hit: addr = 40c, data = 0c
36515 [TEST] CPU read @0x40d
36525 [L1] Cache hit: addr = 40d, data = 0d
36525 [TEST] CPU read @0x40e
36535 [L1] Cache hit: addr = 40e, data = 0e
36535 [TEST] CPU read @0x40f
36545 [L1] Cache hit: addr = 40f, data = 0f
36545 [TEST] CPU read @0x410
36555 [L1] Cache miss: addr = 410
36555 [TEST] CPU read @0x411
36575 [L2] Cache hit: addr = 410, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
36585 [L1] Cache Allocate: addr = 411 data = 0f0e0d0c0b0a09080706050403020100
36585 [L1] Cache hit from L2: addr = 411, data = 01
36585 [TEST] CPU read @0x412
36595 [L1] Cache hit: addr = 412, data = 02
36595 [TEST] CPU read @0x413
36605 [L1] Cache hit: addr = 413, data = 03
36605 [TEST] CPU read @0x414
36615 [L1] Cache hit: addr = 414, data = 04
36615 [TEST] CPU read @0x415
36625 [L1] Cache hit: addr = 415, data = 05
36625 [TEST] CPU read @0x416
36635 [L1] Cache hit: addr = 416, data = 06
36635 [TEST] CPU read @0x417
36645 [L1] Cache hit: addr = 417, data = 07
36645 [TEST] CPU read @0x418
36655 [L1] Cache hit: addr = 418, data = 08
36655 [TEST] CPU read @0x419
36665 [L1] Cache hit: addr = 419, data = 09
36665 [TEST] CPU read @0x41a
36675 [L1] Cache hit: addr = 41a, data = 0a
36675 [TEST] CPU read @0x41b
36685 [L1] Cache hit: addr = 41b, data = 0b
36685 [TEST] CPU read @0x41c
36695 [L1] Cache hit: addr = 41c, data = 0c
36695 [TEST] CPU read @0x41d
36705 [L1] Cache hit: addr = 41d, data = 0d
36705 [TEST] CPU read @0x41e
36715 [L1] Cache hit: addr = 41e, data = 0e
36715 [TEST] CPU read @0x41f
36725 [L1] Cache hit: addr = 41f, data = 0f
36725 [TEST] CPU read @0x420
36735 [L1] Cache miss: addr = 420
36735 [TEST] CPU read @0x421
36755 [L2] Cache miss: addr = 420
36765 [MEM] Mem hit: addr = 420, data = 20
36775 [L2] Cache Allocate: addr = 420 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
36785 [L1] Cache Allocate: addr = 421 data = 2f2e2d2c2b2a29282726252423222120
36785 [L1] Cache hit from L2: addr = 421, data = 21
36785 [TEST] CPU read @0x422
36795 [L1] Cache hit: addr = 422, data = 22
36795 [TEST] CPU read @0x423
36805 [L1] Cache hit: addr = 423, data = 23
36805 [TEST] CPU read @0x424
36815 [L1] Cache hit: addr = 424, data = 24
36815 [TEST] CPU read @0x425
36825 [L1] Cache hit: addr = 425, data = 25
36825 [TEST] CPU read @0x426
36835 [L1] Cache hit: addr = 426, data = 26
36835 [TEST] CPU read @0x427
36845 [L1] Cache hit: addr = 427, data = 27
36845 [TEST] CPU read @0x428
36855 [L1] Cache hit: addr = 428, data = 28
36855 [TEST] CPU read @0x429
36865 [L1] Cache hit: addr = 429, data = 29
36865 [TEST] CPU read @0x42a
36875 [L1] Cache hit: addr = 42a, data = 2a
36875 [TEST] CPU read @0x42b
36885 [L1] Cache hit: addr = 42b, data = 2b
36885 [TEST] CPU read @0x42c
36895 [L1] Cache hit: addr = 42c, data = 2c
36895 [TEST] CPU read @0x42d
36905 [L1] Cache hit: addr = 42d, data = 2d
36905 [TEST] CPU read @0x42e
36915 [L1] Cache hit: addr = 42e, data = 2e
36915 [TEST] CPU read @0x42f
36925 [L1] Cache hit: addr = 42f, data = 2f
36925 [TEST] CPU read @0x430
36935 [L1] Cache miss: addr = 430
36935 [TEST] CPU read @0x431
36955 [L2] Cache hit: addr = 430, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
36965 [L1] Cache Allocate: addr = 431 data = 2f2e2d2c2b2a29282726252423222120
36965 [L1] Cache hit from L2: addr = 431, data = 21
36965 [TEST] CPU read @0x432
36975 [L1] Cache hit: addr = 432, data = 22
36975 [TEST] CPU read @0x433
36985 [L1] Cache hit: addr = 433, data = 23
36985 [TEST] CPU read @0x434
36995 [L1] Cache hit: addr = 434, data = 24
36995 [TEST] CPU read @0x435
37005 [L1] Cache hit: addr = 435, data = 25
37005 [TEST] CPU read @0x436
37015 [L1] Cache hit: addr = 436, data = 26
37015 [TEST] CPU read @0x437
37025 [L1] Cache hit: addr = 437, data = 27
37025 [TEST] CPU read @0x438
37035 [L1] Cache hit: addr = 438, data = 28
37035 [TEST] CPU read @0x439
37045 [L1] Cache hit: addr = 439, data = 29
37045 [TEST] CPU read @0x43a
37055 [L1] Cache hit: addr = 43a, data = 2a
37055 [TEST] CPU read @0x43b
37065 [L1] Cache hit: addr = 43b, data = 2b
37065 [TEST] CPU read @0x43c
37075 [L1] Cache hit: addr = 43c, data = 2c
37075 [TEST] CPU read @0x43d
37085 [L1] Cache hit: addr = 43d, data = 2d
37085 [TEST] CPU read @0x43e
37095 [L1] Cache hit: addr = 43e, data = 2e
37095 [TEST] CPU read @0x43f
37105 [L1] Cache hit: addr = 43f, data = 2f
37105 [TEST] CPU read @0x440
37115 [L1] Cache miss: addr = 440
37115 [TEST] CPU read @0x441
37135 [L2] Cache miss: addr = 440
37145 [MEM] Mem hit: addr = 440, data = 40
37155 [L2] Cache Allocate: addr = 440 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
37165 [L1] Cache Allocate: addr = 441 data = 4f4e4d4c4b4a49484746454443424140
37165 [L1] Cache hit from L2: addr = 441, data = 41
37165 [TEST] CPU read @0x442
37175 [L1] Cache hit: addr = 442, data = 42
37175 [TEST] CPU read @0x443
37185 [L1] Cache hit: addr = 443, data = 43
37185 [TEST] CPU read @0x444
37195 [L1] Cache hit: addr = 444, data = 44
37195 [TEST] CPU read @0x445
37205 [L1] Cache hit: addr = 445, data = 45
37205 [TEST] CPU read @0x446
37215 [L1] Cache hit: addr = 446, data = 46
37215 [TEST] CPU read @0x447
37225 [L1] Cache hit: addr = 447, data = 47
37225 [TEST] CPU read @0x448
37235 [L1] Cache hit: addr = 448, data = 48
37235 [TEST] CPU read @0x449
37245 [L1] Cache hit: addr = 449, data = 49
37245 [TEST] CPU read @0x44a
37255 [L1] Cache hit: addr = 44a, data = 4a
37255 [TEST] CPU read @0x44b
37265 [L1] Cache hit: addr = 44b, data = 4b
37265 [TEST] CPU read @0x44c
37275 [L1] Cache hit: addr = 44c, data = 4c
37275 [TEST] CPU read @0x44d
37285 [L1] Cache hit: addr = 44d, data = 4d
37285 [TEST] CPU read @0x44e
37295 [L1] Cache hit: addr = 44e, data = 4e
37295 [TEST] CPU read @0x44f
37305 [L1] Cache hit: addr = 44f, data = 4f
37305 [TEST] CPU read @0x450
37315 [L1] Cache miss: addr = 450
37315 [TEST] CPU read @0x451
37335 [L2] Cache hit: addr = 450, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
37345 [L1] Cache Allocate: addr = 451 data = 4f4e4d4c4b4a49484746454443424140
37345 [L1] Cache hit from L2: addr = 451, data = 41
37345 [TEST] CPU read @0x452
37355 [L1] Cache hit: addr = 452, data = 42
37355 [TEST] CPU read @0x453
37365 [L1] Cache hit: addr = 453, data = 43
37365 [TEST] CPU read @0x454
37375 [L1] Cache hit: addr = 454, data = 44
37375 [TEST] CPU read @0x455
37385 [L1] Cache hit: addr = 455, data = 45
37385 [TEST] CPU read @0x456
37395 [L1] Cache hit: addr = 456, data = 46
37395 [TEST] CPU read @0x457
37405 [L1] Cache hit: addr = 457, data = 47
37405 [TEST] CPU read @0x458
37415 [L1] Cache hit: addr = 458, data = 48
37415 [TEST] CPU read @0x459
37425 [L1] Cache hit: addr = 459, data = 49
37425 [TEST] CPU read @0x45a
37435 [L1] Cache hit: addr = 45a, data = 4a
37435 [TEST] CPU read @0x45b
37445 [L1] Cache hit: addr = 45b, data = 4b
37445 [TEST] CPU read @0x45c
37455 [L1] Cache hit: addr = 45c, data = 4c
37455 [TEST] CPU read @0x45d
37465 [L1] Cache hit: addr = 45d, data = 4d
37465 [TEST] CPU read @0x45e
37475 [L1] Cache hit: addr = 45e, data = 4e
37475 [TEST] CPU read @0x45f
37485 [L1] Cache hit: addr = 45f, data = 4f
37485 [TEST] CPU read @0x460
37495 [L1] Cache miss: addr = 460
37495 [TEST] CPU read @0x461
37515 [L2] Cache miss: addr = 460
37525 [MEM] Mem hit: addr = 460, data = 60
37535 [L2] Cache Allocate: addr = 460 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
37545 [L1] Cache Allocate: addr = 461 data = 6f6e6d6c6b6a69686766656463626160
37545 [L1] Cache hit from L2: addr = 461, data = 61
37545 [TEST] CPU read @0x462
37555 [L1] Cache hit: addr = 462, data = 62
37555 [TEST] CPU read @0x463
37565 [L1] Cache hit: addr = 463, data = 63
37565 [TEST] CPU read @0x464
37575 [L1] Cache hit: addr = 464, data = 64
37575 [TEST] CPU read @0x465
37585 [L1] Cache hit: addr = 465, data = 65
37585 [TEST] CPU read @0x466
37595 [L1] Cache hit: addr = 466, data = 66
37595 [TEST] CPU read @0x467
37605 [L1] Cache hit: addr = 467, data = 67
37605 [TEST] CPU read @0x468
37615 [L1] Cache hit: addr = 468, data = 68
37615 [TEST] CPU read @0x469
37625 [L1] Cache hit: addr = 469, data = 69
37625 [TEST] CPU read @0x46a
37635 [L1] Cache hit: addr = 46a, data = 6a
37635 [TEST] CPU read @0x46b
37645 [L1] Cache hit: addr = 46b, data = 6b
37645 [TEST] CPU read @0x46c
37655 [L1] Cache hit: addr = 46c, data = 6c
37655 [TEST] CPU read @0x46d
37665 [L1] Cache hit: addr = 46d, data = 6d
37665 [TEST] CPU read @0x46e
37675 [L1] Cache hit: addr = 46e, data = 6e
37675 [TEST] CPU read @0x46f
37685 [L1] Cache hit: addr = 46f, data = 6f
37685 [TEST] CPU read @0x470
37695 [L1] Cache miss: addr = 470
37695 [TEST] CPU read @0x471
37715 [L2] Cache hit: addr = 470, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
37725 [L1] Cache Allocate: addr = 471 data = 6f6e6d6c6b6a69686766656463626160
37725 [L1] Cache hit from L2: addr = 471, data = 61
37725 [TEST] CPU read @0x472
37735 [L1] Cache hit: addr = 472, data = 62
37735 [TEST] CPU read @0x473
37745 [L1] Cache hit: addr = 473, data = 63
37745 [TEST] CPU read @0x474
37755 [L1] Cache hit: addr = 474, data = 64
37755 [TEST] CPU read @0x475
37765 [L1] Cache hit: addr = 475, data = 65
37765 [TEST] CPU read @0x476
37775 [L1] Cache hit: addr = 476, data = 66
37775 [TEST] CPU read @0x477
37785 [L1] Cache hit: addr = 477, data = 67
37785 [TEST] CPU read @0x478
37795 [L1] Cache hit: addr = 478, data = 68
37795 [TEST] CPU read @0x479
37805 [L1] Cache hit: addr = 479, data = 69
37805 [TEST] CPU read @0x47a
37815 [L1] Cache hit: addr = 47a, data = 6a
37815 [TEST] CPU read @0x47b
37825 [L1] Cache hit: addr = 47b, data = 6b
37825 [TEST] CPU read @0x47c
37835 [L1] Cache hit: addr = 47c, data = 6c
37835 [TEST] CPU read @0x47d
37845 [L1] Cache hit: addr = 47d, data = 6d
37845 [TEST] CPU read @0x47e
37855 [L1] Cache hit: addr = 47e, data = 6e
37855 [TEST] CPU read @0x47f
37865 [L1] Cache hit: addr = 47f, data = 6f
37865 [TEST] CPU read @0x480
37875 [L1] Cache miss: addr = 480
37875 [TEST] CPU read @0x481
37895 [L2] Cache miss: addr = 480
37905 [MEM] Mem hit: addr = 480, data = 80
37915 [L2] Cache Allocate: addr = 480 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
37925 [L1] Cache Allocate: addr = 481 data = 8f8e8d8c8b8a89888786858483828180
37925 [L1] Cache hit from L2: addr = 481, data = 81
37925 [TEST] CPU read @0x482
37935 [L1] Cache hit: addr = 482, data = 82
37935 [TEST] CPU read @0x483
37945 [L1] Cache hit: addr = 483, data = 83
37945 [TEST] CPU read @0x484
37955 [L1] Cache hit: addr = 484, data = 84
37955 [TEST] CPU read @0x485
37965 [L1] Cache hit: addr = 485, data = 85
37965 [TEST] CPU read @0x486
37975 [L1] Cache hit: addr = 486, data = 86
37975 [TEST] CPU read @0x487
37985 [L1] Cache hit: addr = 487, data = 87
37985 [TEST] CPU read @0x488
37995 [L1] Cache hit: addr = 488, data = 88
37995 [TEST] CPU read @0x489
38005 [L1] Cache hit: addr = 489, data = 89
38005 [TEST] CPU read @0x48a
38015 [L1] Cache hit: addr = 48a, data = 8a
38015 [TEST] CPU read @0x48b
38025 [L1] Cache hit: addr = 48b, data = 8b
38025 [TEST] CPU read @0x48c
38035 [L1] Cache hit: addr = 48c, data = 8c
38035 [TEST] CPU read @0x48d
38045 [L1] Cache hit: addr = 48d, data = 8d
38045 [TEST] CPU read @0x48e
38055 [L1] Cache hit: addr = 48e, data = 8e
38055 [TEST] CPU read @0x48f
38065 [L1] Cache hit: addr = 48f, data = 8f
38065 [TEST] CPU read @0x490
38075 [L1] Cache miss: addr = 490
38075 [TEST] CPU read @0x491
38095 [L2] Cache hit: addr = 490, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
38105 [L1] Cache Allocate: addr = 491 data = 8f8e8d8c8b8a89888786858483828180
38105 [L1] Cache hit from L2: addr = 491, data = 81
38105 [TEST] CPU read @0x492
38115 [L1] Cache hit: addr = 492, data = 82
38115 [TEST] CPU read @0x493
38125 [L1] Cache hit: addr = 493, data = 83
38125 [TEST] CPU read @0x494
38135 [L1] Cache hit: addr = 494, data = 84
38135 [TEST] CPU read @0x495
38145 [L1] Cache hit: addr = 495, data = 85
38145 [TEST] CPU read @0x496
38155 [L1] Cache hit: addr = 496, data = 86
38155 [TEST] CPU read @0x497
38165 [L1] Cache hit: addr = 497, data = 87
38165 [TEST] CPU read @0x498
38175 [L1] Cache hit: addr = 498, data = 88
38175 [TEST] CPU read @0x499
38185 [L1] Cache hit: addr = 499, data = 89
38185 [TEST] CPU read @0x49a
38195 [L1] Cache hit: addr = 49a, data = 8a
38195 [TEST] CPU read @0x49b
38205 [L1] Cache hit: addr = 49b, data = 8b
38205 [TEST] CPU read @0x49c
38215 [L1] Cache hit: addr = 49c, data = 8c
38215 [TEST] CPU read @0x49d
38225 [L1] Cache hit: addr = 49d, data = 8d
38225 [TEST] CPU read @0x49e
38235 [L1] Cache hit: addr = 49e, data = 8e
38235 [TEST] CPU read @0x49f
38245 [L1] Cache hit: addr = 49f, data = 8f
38245 [TEST] CPU read @0x4a0
38255 [L1] Cache miss: addr = 4a0
38255 [TEST] CPU read @0x4a1
38275 [L2] Cache miss: addr = 4a0
38285 [MEM] Mem hit: addr = 4a0, data = a0
38295 [L2] Cache Allocate: addr = 4a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
38305 [L1] Cache Allocate: addr = 4a1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
38305 [L1] Cache hit from L2: addr = 4a1, data = a1
38305 [TEST] CPU read @0x4a2
38315 [L1] Cache hit: addr = 4a2, data = a2
38315 [TEST] CPU read @0x4a3
38325 [L1] Cache hit: addr = 4a3, data = a3
38325 [TEST] CPU read @0x4a4
38335 [L1] Cache hit: addr = 4a4, data = a4
38335 [TEST] CPU read @0x4a5
38345 [L1] Cache hit: addr = 4a5, data = a5
38345 [TEST] CPU read @0x4a6
38355 [L1] Cache hit: addr = 4a6, data = a6
38355 [TEST] CPU read @0x4a7
38365 [L1] Cache hit: addr = 4a7, data = a7
38365 [TEST] CPU read @0x4a8
38375 [L1] Cache hit: addr = 4a8, data = a8
38375 [TEST] CPU read @0x4a9
38385 [L1] Cache hit: addr = 4a9, data = a9
38385 [TEST] CPU read @0x4aa
38395 [L1] Cache hit: addr = 4aa, data = aa
38395 [TEST] CPU read @0x4ab
38405 [L1] Cache hit: addr = 4ab, data = ab
38405 [TEST] CPU read @0x4ac
38415 [L1] Cache hit: addr = 4ac, data = ac
38415 [TEST] CPU read @0x4ad
38425 [L1] Cache hit: addr = 4ad, data = ad
38425 [TEST] CPU read @0x4ae
38435 [L1] Cache hit: addr = 4ae, data = ae
38435 [TEST] CPU read @0x4af
38445 [L1] Cache hit: addr = 4af, data = af
38445 [TEST] CPU read @0x4b0
38455 [L1] Cache miss: addr = 4b0
38455 [TEST] CPU read @0x4b1
38475 [L2] Cache hit: addr = 4b0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
38485 [L1] Cache Allocate: addr = 4b1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
38485 [L1] Cache hit from L2: addr = 4b1, data = a1
38485 [TEST] CPU read @0x4b2
38495 [L1] Cache hit: addr = 4b2, data = a2
38495 [TEST] CPU read @0x4b3
38505 [L1] Cache hit: addr = 4b3, data = a3
38505 [TEST] CPU read @0x4b4
38515 [L1] Cache hit: addr = 4b4, data = a4
38515 [TEST] CPU read @0x4b5
38525 [L1] Cache hit: addr = 4b5, data = a5
38525 [TEST] CPU read @0x4b6
38535 [L1] Cache hit: addr = 4b6, data = a6
38535 [TEST] CPU read @0x4b7
38545 [L1] Cache hit: addr = 4b7, data = a7
38545 [TEST] CPU read @0x4b8
38555 [L1] Cache hit: addr = 4b8, data = a8
38555 [TEST] CPU read @0x4b9
38565 [L1] Cache hit: addr = 4b9, data = a9
38565 [TEST] CPU read @0x4ba
38575 [L1] Cache hit: addr = 4ba, data = aa
38575 [TEST] CPU read @0x4bb
38585 [L1] Cache hit: addr = 4bb, data = ab
38585 [TEST] CPU read @0x4bc
38595 [L1] Cache hit: addr = 4bc, data = ac
38595 [TEST] CPU read @0x4bd
38605 [L1] Cache hit: addr = 4bd, data = ad
38605 [TEST] CPU read @0x4be
38615 [L1] Cache hit: addr = 4be, data = ae
38615 [TEST] CPU read @0x4bf
38625 [L1] Cache hit: addr = 4bf, data = af
38625 [TEST] CPU read @0x4c0
38635 [L1] Cache miss: addr = 4c0
38635 [TEST] CPU read @0x4c1
38655 [L2] Cache miss: addr = 4c0
38665 [MEM] Mem hit: addr = 4c0, data = c0
38675 [L2] Cache Allocate: addr = 4c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
38685 [L1] Cache Allocate: addr = 4c1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
38685 [L1] Cache hit from L2: addr = 4c1, data = c1
38685 [TEST] CPU read @0x4c2
38695 [L1] Cache hit: addr = 4c2, data = c2
38695 [TEST] CPU read @0x4c3
38705 [L1] Cache hit: addr = 4c3, data = c3
38705 [TEST] CPU read @0x4c4
38715 [L1] Cache hit: addr = 4c4, data = c4
38715 [TEST] CPU read @0x4c5
38725 [L1] Cache hit: addr = 4c5, data = c5
38725 [TEST] CPU read @0x4c6
38735 [L1] Cache hit: addr = 4c6, data = c6
38735 [TEST] CPU read @0x4c7
38745 [L1] Cache hit: addr = 4c7, data = c7
38745 [TEST] CPU read @0x4c8
38755 [L1] Cache hit: addr = 4c8, data = c8
38755 [TEST] CPU read @0x4c9
38765 [L1] Cache hit: addr = 4c9, data = c9
38765 [TEST] CPU read @0x4ca
38775 [L1] Cache hit: addr = 4ca, data = ca
38775 [TEST] CPU read @0x4cb
38785 [L1] Cache hit: addr = 4cb, data = cb
38785 [TEST] CPU read @0x4cc
38795 [L1] Cache hit: addr = 4cc, data = cc
38795 [TEST] CPU read @0x4cd
38805 [L1] Cache hit: addr = 4cd, data = cd
38805 [TEST] CPU read @0x4ce
38815 [L1] Cache hit: addr = 4ce, data = ce
38815 [TEST] CPU read @0x4cf
38825 [L1] Cache hit: addr = 4cf, data = cf
38825 [TEST] CPU read @0x4d0
38835 [L1] Cache miss: addr = 4d0
38835 [TEST] CPU read @0x4d1
38855 [L2] Cache hit: addr = 4d0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
38865 [L1] Cache Allocate: addr = 4d1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
38865 [L1] Cache hit from L2: addr = 4d1, data = c1
38865 [TEST] CPU read @0x4d2
38875 [L1] Cache hit: addr = 4d2, data = c2
38875 [TEST] CPU read @0x4d3
38885 [L1] Cache hit: addr = 4d3, data = c3
38885 [TEST] CPU read @0x4d4
38895 [L1] Cache hit: addr = 4d4, data = c4
38895 [TEST] CPU read @0x4d5
38905 [L1] Cache hit: addr = 4d5, data = c5
38905 [TEST] CPU read @0x4d6
38915 [L1] Cache hit: addr = 4d6, data = c6
38915 [TEST] CPU read @0x4d7
38925 [L1] Cache hit: addr = 4d7, data = c7
38925 [TEST] CPU read @0x4d8
38935 [L1] Cache hit: addr = 4d8, data = c8
38935 [TEST] CPU read @0x4d9
38945 [L1] Cache hit: addr = 4d9, data = c9
38945 [TEST] CPU read @0x4da
38955 [L1] Cache hit: addr = 4da, data = ca
38955 [TEST] CPU read @0x4db
38965 [L1] Cache hit: addr = 4db, data = cb
38965 [TEST] CPU read @0x4dc
38975 [L1] Cache hit: addr = 4dc, data = cc
38975 [TEST] CPU read @0x4dd
38985 [L1] Cache hit: addr = 4dd, data = cd
38985 [TEST] CPU read @0x4de
38995 [L1] Cache hit: addr = 4de, data = ce
38995 [TEST] CPU read @0x4df
39005 [L1] Cache hit: addr = 4df, data = cf
39005 [TEST] CPU read @0x4e0
39015 [L1] Cache miss: addr = 4e0
39015 [TEST] CPU read @0x4e1
39035 [L2] Cache miss: addr = 4e0
39045 [MEM] Mem hit: addr = 4e0, data = e0
39055 [L2] Cache Allocate: addr = 4e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
39065 [L1] Cache Allocate: addr = 4e1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
39065 [L1] Cache hit from L2: addr = 4e1, data = e1
39065 [TEST] CPU read @0x4e2
39075 [L1] Cache hit: addr = 4e2, data = e2
39075 [TEST] CPU read @0x4e3
39085 [L1] Cache hit: addr = 4e3, data = e3
39085 [TEST] CPU read @0x4e4
39095 [L1] Cache hit: addr = 4e4, data = e4
39095 [TEST] CPU read @0x4e5
39105 [L1] Cache hit: addr = 4e5, data = e5
39105 [TEST] CPU read @0x4e6
39115 [L1] Cache hit: addr = 4e6, data = e6
39115 [TEST] CPU read @0x4e7
39125 [L1] Cache hit: addr = 4e7, data = e7
39125 [TEST] CPU read @0x4e8
39135 [L1] Cache hit: addr = 4e8, data = e8
39135 [TEST] CPU read @0x4e9
39145 [L1] Cache hit: addr = 4e9, data = e9
39145 [TEST] CPU read @0x4ea
39155 [L1] Cache hit: addr = 4ea, data = ea
39155 [TEST] CPU read @0x4eb
39165 [L1] Cache hit: addr = 4eb, data = eb
39165 [TEST] CPU read @0x4ec
39175 [L1] Cache hit: addr = 4ec, data = ec
39175 [TEST] CPU read @0x4ed
39185 [L1] Cache hit: addr = 4ed, data = ed
39185 [TEST] CPU read @0x4ee
39195 [L1] Cache hit: addr = 4ee, data = ee
39195 [TEST] CPU read @0x4ef
39205 [L1] Cache hit: addr = 4ef, data = ef
39205 [TEST] CPU read @0x4f0
39215 [L1] Cache miss: addr = 4f0
39215 [TEST] CPU read @0x4f1
39235 [L2] Cache hit: addr = 4f0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
39245 [L1] Cache Allocate: addr = 4f1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
39245 [L1] Cache hit from L2: addr = 4f1, data = e1
39245 [TEST] CPU read @0x4f2
39255 [L1] Cache hit: addr = 4f2, data = e2
39255 [TEST] CPU read @0x4f3
39265 [L1] Cache hit: addr = 4f3, data = e3
39265 [TEST] CPU read @0x4f4
39275 [L1] Cache hit: addr = 4f4, data = e4
39275 [TEST] CPU read @0x4f5
39285 [L1] Cache hit: addr = 4f5, data = e5
39285 [TEST] CPU read @0x4f6
39295 [L1] Cache hit: addr = 4f6, data = e6
39295 [TEST] CPU read @0x4f7
39305 [L1] Cache hit: addr = 4f7, data = e7
39305 [TEST] CPU read @0x4f8
39315 [L1] Cache hit: addr = 4f8, data = e8
39315 [TEST] CPU read @0x4f9
39325 [L1] Cache hit: addr = 4f9, data = e9
39325 [TEST] CPU read @0x4fa
39335 [L1] Cache hit: addr = 4fa, data = ea
39335 [TEST] CPU read @0x4fb
39345 [L1] Cache hit: addr = 4fb, data = eb
39345 [TEST] CPU read @0x4fc
39355 [L1] Cache hit: addr = 4fc, data = ec
39355 [TEST] CPU read @0x4fd
39365 [L1] Cache hit: addr = 4fd, data = ed
39365 [TEST] CPU read @0x4fe
39375 [L1] Cache hit: addr = 4fe, data = ee
39375 [TEST] CPU read @0x4ff
39385 [L1] Cache hit: addr = 4ff, data = ef
39385 [TEST] CPU read @0x500
39395 [L1] Cache miss: addr = 500
39395 [TEST] CPU read @0x501
39415 [L2] Cache miss: addr = 500
39425 [MEM] Mem hit: addr = 500, data = 00
39435 [L2] Cache Allocate: addr = 500 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
39445 [L1] Cache Allocate: addr = 501 data = 0f0e0d0c0b0a09080706050403020100
39445 [L1] Cache hit from L2: addr = 501, data = 01
39445 [TEST] CPU read @0x502
39455 [L1] Cache hit: addr = 502, data = 02
39455 [TEST] CPU read @0x503
39465 [L1] Cache hit: addr = 503, data = 03
39465 [TEST] CPU read @0x504
39475 [L1] Cache hit: addr = 504, data = 04
39475 [TEST] CPU read @0x505
39485 [L1] Cache hit: addr = 505, data = 05
39485 [TEST] CPU read @0x506
39495 [L1] Cache hit: addr = 506, data = 06
39495 [TEST] CPU read @0x507
39505 [L1] Cache hit: addr = 507, data = 07
39505 [TEST] CPU read @0x508
39515 [L1] Cache hit: addr = 508, data = 08
39515 [TEST] CPU read @0x509
39525 [L1] Cache hit: addr = 509, data = 09
39525 [TEST] CPU read @0x50a
39535 [L1] Cache hit: addr = 50a, data = 0a
39535 [TEST] CPU read @0x50b
39545 [L1] Cache hit: addr = 50b, data = 0b
39545 [TEST] CPU read @0x50c
39555 [L1] Cache hit: addr = 50c, data = 0c
39555 [TEST] CPU read @0x50d
39565 [L1] Cache hit: addr = 50d, data = 0d
39565 [TEST] CPU read @0x50e
39575 [L1] Cache hit: addr = 50e, data = 0e
39575 [TEST] CPU read @0x50f
39585 [L1] Cache hit: addr = 50f, data = 0f
39585 [TEST] CPU read @0x510
39595 [L1] Cache miss: addr = 510
39595 [TEST] CPU read @0x511
39615 [L2] Cache hit: addr = 510, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
39625 [L1] Cache Allocate: addr = 511 data = 0f0e0d0c0b0a09080706050403020100
39625 [L1] Cache hit from L2: addr = 511, data = 01
39625 [TEST] CPU read @0x512
39635 [L1] Cache hit: addr = 512, data = 02
39635 [TEST] CPU read @0x513
39645 [L1] Cache hit: addr = 513, data = 03
39645 [TEST] CPU read @0x514
39655 [L1] Cache hit: addr = 514, data = 04
39655 [TEST] CPU read @0x515
39665 [L1] Cache hit: addr = 515, data = 05
39665 [TEST] CPU read @0x516
39675 [L1] Cache hit: addr = 516, data = 06
39675 [TEST] CPU read @0x517
39685 [L1] Cache hit: addr = 517, data = 07
39685 [TEST] CPU read @0x518
39695 [L1] Cache hit: addr = 518, data = 08
39695 [TEST] CPU read @0x519
39705 [L1] Cache hit: addr = 519, data = 09
39705 [TEST] CPU read @0x51a
39715 [L1] Cache hit: addr = 51a, data = 0a
39715 [TEST] CPU read @0x51b
39725 [L1] Cache hit: addr = 51b, data = 0b
39725 [TEST] CPU read @0x51c
39735 [L1] Cache hit: addr = 51c, data = 0c
39735 [TEST] CPU read @0x51d
39745 [L1] Cache hit: addr = 51d, data = 0d
39745 [TEST] CPU read @0x51e
39755 [L1] Cache hit: addr = 51e, data = 0e
39755 [TEST] CPU read @0x51f
39765 [L1] Cache hit: addr = 51f, data = 0f
39765 [TEST] CPU read @0x520
39775 [L1] Cache miss: addr = 520
39775 [TEST] CPU read @0x521
39795 [L2] Cache miss: addr = 520
39805 [MEM] Mem hit: addr = 520, data = 20
39815 [L2] Cache Allocate: addr = 520 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
39825 [L1] Cache Allocate: addr = 521 data = 2f2e2d2c2b2a29282726252423222120
39825 [L1] Cache hit from L2: addr = 521, data = 21
39825 [TEST] CPU read @0x522
39835 [L1] Cache hit: addr = 522, data = 22
39835 [TEST] CPU read @0x523
39845 [L1] Cache hit: addr = 523, data = 23
39845 [TEST] CPU read @0x524
39855 [L1] Cache hit: addr = 524, data = 24
39855 [TEST] CPU read @0x525
39865 [L1] Cache hit: addr = 525, data = 25
39865 [TEST] CPU read @0x526
39875 [L1] Cache hit: addr = 526, data = 26
39875 [TEST] CPU read @0x527
39885 [L1] Cache hit: addr = 527, data = 27
39885 [TEST] CPU read @0x528
39895 [L1] Cache hit: addr = 528, data = 28
39895 [TEST] CPU read @0x529
39905 [L1] Cache hit: addr = 529, data = 29
39905 [TEST] CPU read @0x52a
39915 [L1] Cache hit: addr = 52a, data = 2a
39915 [TEST] CPU read @0x52b
39925 [L1] Cache hit: addr = 52b, data = 2b
39925 [TEST] CPU read @0x52c
39935 [L1] Cache hit: addr = 52c, data = 2c
39935 [TEST] CPU read @0x52d
39945 [L1] Cache hit: addr = 52d, data = 2d
39945 [TEST] CPU read @0x52e
39955 [L1] Cache hit: addr = 52e, data = 2e
39955 [TEST] CPU read @0x52f
39965 [L1] Cache hit: addr = 52f, data = 2f
39965 [TEST] CPU read @0x530
39975 [L1] Cache miss: addr = 530
39975 [TEST] CPU read @0x531
39995 [L2] Cache hit: addr = 530, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
40005 [L1] Cache Allocate: addr = 531 data = 2f2e2d2c2b2a29282726252423222120
40005 [L1] Cache hit from L2: addr = 531, data = 21
40005 [TEST] CPU read @0x532
40015 [L1] Cache hit: addr = 532, data = 22
40015 [TEST] CPU read @0x533
40025 [L1] Cache hit: addr = 533, data = 23
40025 [TEST] CPU read @0x534
40035 [L1] Cache hit: addr = 534, data = 24
40035 [TEST] CPU read @0x535
40045 [L1] Cache hit: addr = 535, data = 25
40045 [TEST] CPU read @0x536
40055 [L1] Cache hit: addr = 536, data = 26
40055 [TEST] CPU read @0x537
40065 [L1] Cache hit: addr = 537, data = 27
40065 [TEST] CPU read @0x538
40075 [L1] Cache hit: addr = 538, data = 28
40075 [TEST] CPU read @0x539
40085 [L1] Cache hit: addr = 539, data = 29
40085 [TEST] CPU read @0x53a
40095 [L1] Cache hit: addr = 53a, data = 2a
40095 [TEST] CPU read @0x53b
40105 [L1] Cache hit: addr = 53b, data = 2b
40105 [TEST] CPU read @0x53c
40115 [L1] Cache hit: addr = 53c, data = 2c
40115 [TEST] CPU read @0x53d
40125 [L1] Cache hit: addr = 53d, data = 2d
40125 [TEST] CPU read @0x53e
40135 [L1] Cache hit: addr = 53e, data = 2e
40135 [TEST] CPU read @0x53f
40145 [L1] Cache hit: addr = 53f, data = 2f
40145 [TEST] CPU read @0x540
40155 [L1] Cache miss: addr = 540
40155 [TEST] CPU read @0x541
40175 [L2] Cache miss: addr = 540
40185 [MEM] Mem hit: addr = 540, data = 40
40195 [L2] Cache Allocate: addr = 540 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
40205 [L1] Cache Allocate: addr = 541 data = 4f4e4d4c4b4a49484746454443424140
40205 [L1] Cache hit from L2: addr = 541, data = 41
40205 [TEST] CPU read @0x542
40215 [L1] Cache hit: addr = 542, data = 42
40215 [TEST] CPU read @0x543
40225 [L1] Cache hit: addr = 543, data = 43
40225 [TEST] CPU read @0x544
40235 [L1] Cache hit: addr = 544, data = 44
40235 [TEST] CPU read @0x545
40245 [L1] Cache hit: addr = 545, data = 45
40245 [TEST] CPU read @0x546
40255 [L1] Cache hit: addr = 546, data = 46
40255 [TEST] CPU read @0x547
40265 [L1] Cache hit: addr = 547, data = 47
40265 [TEST] CPU read @0x548
40275 [L1] Cache hit: addr = 548, data = 48
40275 [TEST] CPU read @0x549
40285 [L1] Cache hit: addr = 549, data = 49
40285 [TEST] CPU read @0x54a
40295 [L1] Cache hit: addr = 54a, data = 4a
40295 [TEST] CPU read @0x54b
40305 [L1] Cache hit: addr = 54b, data = 4b
40305 [TEST] CPU read @0x54c
40315 [L1] Cache hit: addr = 54c, data = 4c
40315 [TEST] CPU read @0x54d
40325 [L1] Cache hit: addr = 54d, data = 4d
40325 [TEST] CPU read @0x54e
40335 [L1] Cache hit: addr = 54e, data = 4e
40335 [TEST] CPU read @0x54f
40345 [L1] Cache hit: addr = 54f, data = 4f
40345 [TEST] CPU read @0x550
40355 [L1] Cache miss: addr = 550
40355 [TEST] CPU read @0x551
40375 [L2] Cache hit: addr = 550, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
40385 [L1] Cache Allocate: addr = 551 data = 4f4e4d4c4b4a49484746454443424140
40385 [L1] Cache hit from L2: addr = 551, data = 41
40385 [TEST] CPU read @0x552
40395 [L1] Cache hit: addr = 552, data = 42
40395 [TEST] CPU read @0x553
40405 [L1] Cache hit: addr = 553, data = 43
40405 [TEST] CPU read @0x554
40415 [L1] Cache hit: addr = 554, data = 44
40415 [TEST] CPU read @0x555
40425 [L1] Cache hit: addr = 555, data = 45
40425 [TEST] CPU read @0x556
40435 [L1] Cache hit: addr = 556, data = 46
40435 [TEST] CPU read @0x557
40445 [L1] Cache hit: addr = 557, data = 47
40445 [TEST] CPU read @0x558
40455 [L1] Cache hit: addr = 558, data = 48
40455 [TEST] CPU read @0x559
40465 [L1] Cache hit: addr = 559, data = 49
40465 [TEST] CPU read @0x55a
40475 [L1] Cache hit: addr = 55a, data = 4a
40475 [TEST] CPU read @0x55b
40485 [L1] Cache hit: addr = 55b, data = 4b
40485 [TEST] CPU read @0x55c
40495 [L1] Cache hit: addr = 55c, data = 4c
40495 [TEST] CPU read @0x55d
40505 [L1] Cache hit: addr = 55d, data = 4d
40505 [TEST] CPU read @0x55e
40515 [L1] Cache hit: addr = 55e, data = 4e
40515 [TEST] CPU read @0x55f
40525 [L1] Cache hit: addr = 55f, data = 4f
40525 [TEST] CPU read @0x560
40535 [L1] Cache miss: addr = 560
40535 [TEST] CPU read @0x561
40555 [L2] Cache miss: addr = 560
40565 [MEM] Mem hit: addr = 560, data = 60
40575 [L2] Cache Allocate: addr = 560 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
40585 [L1] Cache Allocate: addr = 561 data = 6f6e6d6c6b6a69686766656463626160
40585 [L1] Cache hit from L2: addr = 561, data = 61
40585 [TEST] CPU read @0x562
40595 [L1] Cache hit: addr = 562, data = 62
40595 [TEST] CPU read @0x563
40605 [L1] Cache hit: addr = 563, data = 63
40605 [TEST] CPU read @0x564
40615 [L1] Cache hit: addr = 564, data = 64
40615 [TEST] CPU read @0x565
40625 [L1] Cache hit: addr = 565, data = 65
40625 [TEST] CPU read @0x566
40635 [L1] Cache hit: addr = 566, data = 66
40635 [TEST] CPU read @0x567
40645 [L1] Cache hit: addr = 567, data = 67
40645 [TEST] CPU read @0x568
40655 [L1] Cache hit: addr = 568, data = 68
40655 [TEST] CPU read @0x569
40665 [L1] Cache hit: addr = 569, data = 69
40665 [TEST] CPU read @0x56a
40675 [L1] Cache hit: addr = 56a, data = 6a
40675 [TEST] CPU read @0x56b
40685 [L1] Cache hit: addr = 56b, data = 6b
40685 [TEST] CPU read @0x56c
40695 [L1] Cache hit: addr = 56c, data = 6c
40695 [TEST] CPU read @0x56d
40705 [L1] Cache hit: addr = 56d, data = 6d
40705 [TEST] CPU read @0x56e
40715 [L1] Cache hit: addr = 56e, data = 6e
40715 [TEST] CPU read @0x56f
40725 [L1] Cache hit: addr = 56f, data = 6f
40725 [TEST] CPU read @0x570
40735 [L1] Cache miss: addr = 570
40735 [TEST] CPU read @0x571
40755 [L2] Cache hit: addr = 570, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
40765 [L1] Cache Allocate: addr = 571 data = 6f6e6d6c6b6a69686766656463626160
40765 [L1] Cache hit from L2: addr = 571, data = 61
40765 [TEST] CPU read @0x572
40775 [L1] Cache hit: addr = 572, data = 62
40775 [TEST] CPU read @0x573
40785 [L1] Cache hit: addr = 573, data = 63
40785 [TEST] CPU read @0x574
40795 [L1] Cache hit: addr = 574, data = 64
40795 [TEST] CPU read @0x575
40805 [L1] Cache hit: addr = 575, data = 65
40805 [TEST] CPU read @0x576
40815 [L1] Cache hit: addr = 576, data = 66
40815 [TEST] CPU read @0x577
40825 [L1] Cache hit: addr = 577, data = 67
40825 [TEST] CPU read @0x578
40835 [L1] Cache hit: addr = 578, data = 68
40835 [TEST] CPU read @0x579
40845 [L1] Cache hit: addr = 579, data = 69
40845 [TEST] CPU read @0x57a
40855 [L1] Cache hit: addr = 57a, data = 6a
40855 [TEST] CPU read @0x57b
40865 [L1] Cache hit: addr = 57b, data = 6b
40865 [TEST] CPU read @0x57c
40875 [L1] Cache hit: addr = 57c, data = 6c
40875 [TEST] CPU read @0x57d
40885 [L1] Cache hit: addr = 57d, data = 6d
40885 [TEST] CPU read @0x57e
40895 [L1] Cache hit: addr = 57e, data = 6e
40895 [TEST] CPU read @0x57f
40905 [L1] Cache hit: addr = 57f, data = 6f
40905 [TEST] CPU read @0x580
40915 [L1] Cache miss: addr = 580
40915 [TEST] CPU read @0x581
40935 [L2] Cache miss: addr = 580
40945 [MEM] Mem hit: addr = 580, data = 80
40955 [L2] Cache Allocate: addr = 580 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
40965 [L1] Cache Allocate: addr = 581 data = 8f8e8d8c8b8a89888786858483828180
40965 [L1] Cache hit from L2: addr = 581, data = 81
40965 [TEST] CPU read @0x582
40975 [L1] Cache hit: addr = 582, data = 82
40975 [TEST] CPU read @0x583
40985 [L1] Cache hit: addr = 583, data = 83
40985 [TEST] CPU read @0x584
40995 [L1] Cache hit: addr = 584, data = 84
40995 [TEST] CPU read @0x585
41005 [L1] Cache hit: addr = 585, data = 85
41005 [TEST] CPU read @0x586
41015 [L1] Cache hit: addr = 586, data = 86
41015 [TEST] CPU read @0x587
41025 [L1] Cache hit: addr = 587, data = 87
41025 [TEST] CPU read @0x588
41035 [L1] Cache hit: addr = 588, data = 88
41035 [TEST] CPU read @0x589
41045 [L1] Cache hit: addr = 589, data = 89
41045 [TEST] CPU read @0x58a
41055 [L1] Cache hit: addr = 58a, data = 8a
41055 [TEST] CPU read @0x58b
41065 [L1] Cache hit: addr = 58b, data = 8b
41065 [TEST] CPU read @0x58c
41075 [L1] Cache hit: addr = 58c, data = 8c
41075 [TEST] CPU read @0x58d
41085 [L1] Cache hit: addr = 58d, data = 8d
41085 [TEST] CPU read @0x58e
41095 [L1] Cache hit: addr = 58e, data = 8e
41095 [TEST] CPU read @0x58f
41105 [L1] Cache hit: addr = 58f, data = 8f
41105 [TEST] CPU read @0x590
41115 [L1] Cache miss: addr = 590
41115 [TEST] CPU read @0x591
41135 [L2] Cache hit: addr = 590, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
41145 [L1] Cache Allocate: addr = 591 data = 8f8e8d8c8b8a89888786858483828180
41145 [L1] Cache hit from L2: addr = 591, data = 81
41145 [TEST] CPU read @0x592
41155 [L1] Cache hit: addr = 592, data = 82
41155 [TEST] CPU read @0x593
41165 [L1] Cache hit: addr = 593, data = 83
41165 [TEST] CPU read @0x594
41175 [L1] Cache hit: addr = 594, data = 84
41175 [TEST] CPU read @0x595
41185 [L1] Cache hit: addr = 595, data = 85
41185 [TEST] CPU read @0x596
41195 [L1] Cache hit: addr = 596, data = 86
41195 [TEST] CPU read @0x597
41205 [L1] Cache hit: addr = 597, data = 87
41205 [TEST] CPU read @0x598
41215 [L1] Cache hit: addr = 598, data = 88
41215 [TEST] CPU read @0x599
41225 [L1] Cache hit: addr = 599, data = 89
41225 [TEST] CPU read @0x59a
41235 [L1] Cache hit: addr = 59a, data = 8a
41235 [TEST] CPU read @0x59b
41245 [L1] Cache hit: addr = 59b, data = 8b
41245 [TEST] CPU read @0x59c
41255 [L1] Cache hit: addr = 59c, data = 8c
41255 [TEST] CPU read @0x59d
41265 [L1] Cache hit: addr = 59d, data = 8d
41265 [TEST] CPU read @0x59e
41275 [L1] Cache hit: addr = 59e, data = 8e
41275 [TEST] CPU read @0x59f
41285 [L1] Cache hit: addr = 59f, data = 8f
41285 [TEST] CPU read @0x5a0
41295 [L1] Cache miss: addr = 5a0
41295 [TEST] CPU read @0x5a1
41315 [L2] Cache miss: addr = 5a0
41325 [MEM] Mem hit: addr = 5a0, data = a0
41335 [L2] Cache Allocate: addr = 5a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
41345 [L1] Cache Allocate: addr = 5a1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
41345 [L1] Cache hit from L2: addr = 5a1, data = a1
41345 [TEST] CPU read @0x5a2
41355 [L1] Cache hit: addr = 5a2, data = a2
41355 [TEST] CPU read @0x5a3
41365 [L1] Cache hit: addr = 5a3, data = a3
41365 [TEST] CPU read @0x5a4
41375 [L1] Cache hit: addr = 5a4, data = a4
41375 [TEST] CPU read @0x5a5
41385 [L1] Cache hit: addr = 5a5, data = a5
41385 [TEST] CPU read @0x5a6
41395 [L1] Cache hit: addr = 5a6, data = a6
41395 [TEST] CPU read @0x5a7
41405 [L1] Cache hit: addr = 5a7, data = a7
41405 [TEST] CPU read @0x5a8
41415 [L1] Cache hit: addr = 5a8, data = a8
41415 [TEST] CPU read @0x5a9
41425 [L1] Cache hit: addr = 5a9, data = a9
41425 [TEST] CPU read @0x5aa
41435 [L1] Cache hit: addr = 5aa, data = aa
41435 [TEST] CPU read @0x5ab
41445 [L1] Cache hit: addr = 5ab, data = ab
41445 [TEST] CPU read @0x5ac
41455 [L1] Cache hit: addr = 5ac, data = ac
41455 [TEST] CPU read @0x5ad
41465 [L1] Cache hit: addr = 5ad, data = ad
41465 [TEST] CPU read @0x5ae
41475 [L1] Cache hit: addr = 5ae, data = ae
41475 [TEST] CPU read @0x5af
41485 [L1] Cache hit: addr = 5af, data = af
41485 [TEST] CPU read @0x5b0
41495 [L1] Cache miss: addr = 5b0
41495 [TEST] CPU read @0x5b1
41515 [L2] Cache hit: addr = 5b0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
41525 [L1] Cache Allocate: addr = 5b1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
41525 [L1] Cache hit from L2: addr = 5b1, data = a1
41525 [TEST] CPU read @0x5b2
41535 [L1] Cache hit: addr = 5b2, data = a2
41535 [TEST] CPU read @0x5b3
41545 [L1] Cache hit: addr = 5b3, data = a3
41545 [TEST] CPU read @0x5b4
41555 [L1] Cache hit: addr = 5b4, data = a4
41555 [TEST] CPU read @0x5b5
41565 [L1] Cache hit: addr = 5b5, data = a5
41565 [TEST] CPU read @0x5b6
41575 [L1] Cache hit: addr = 5b6, data = a6
41575 [TEST] CPU read @0x5b7
41585 [L1] Cache hit: addr = 5b7, data = a7
41585 [TEST] CPU read @0x5b8
41595 [L1] Cache hit: addr = 5b8, data = a8
41595 [TEST] CPU read @0x5b9
41605 [L1] Cache hit: addr = 5b9, data = a9
41605 [TEST] CPU read @0x5ba
41615 [L1] Cache hit: addr = 5ba, data = aa
41615 [TEST] CPU read @0x5bb
41625 [L1] Cache hit: addr = 5bb, data = ab
41625 [TEST] CPU read @0x5bc
41635 [L1] Cache hit: addr = 5bc, data = ac
41635 [TEST] CPU read @0x5bd
41645 [L1] Cache hit: addr = 5bd, data = ad
41645 [TEST] CPU read @0x5be
41655 [L1] Cache hit: addr = 5be, data = ae
41655 [TEST] CPU read @0x5bf
41665 [L1] Cache hit: addr = 5bf, data = af
41665 [TEST] CPU read @0x5c0
41675 [L1] Cache miss: addr = 5c0
41675 [TEST] CPU read @0x5c1
41695 [L2] Cache miss: addr = 5c0
41705 [MEM] Mem hit: addr = 5c0, data = c0
41715 [L2] Cache Allocate: addr = 5c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
41725 [L1] Cache Allocate: addr = 5c1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
41725 [L1] Cache hit from L2: addr = 5c1, data = c1
41725 [TEST] CPU read @0x5c2
41735 [L1] Cache hit: addr = 5c2, data = c2
41735 [TEST] CPU read @0x5c3
41745 [L1] Cache hit: addr = 5c3, data = c3
41745 [TEST] CPU read @0x5c4
41755 [L1] Cache hit: addr = 5c4, data = c4
41755 [TEST] CPU read @0x5c5
41765 [L1] Cache hit: addr = 5c5, data = c5
41765 [TEST] CPU read @0x5c6
41775 [L1] Cache hit: addr = 5c6, data = c6
41775 [TEST] CPU read @0x5c7
41785 [L1] Cache hit: addr = 5c7, data = c7
41785 [TEST] CPU read @0x5c8
41795 [L1] Cache hit: addr = 5c8, data = c8
41795 [TEST] CPU read @0x5c9
41805 [L1] Cache hit: addr = 5c9, data = c9
41805 [TEST] CPU read @0x5ca
41815 [L1] Cache hit: addr = 5ca, data = ca
41815 [TEST] CPU read @0x5cb
41825 [L1] Cache hit: addr = 5cb, data = cb
41825 [TEST] CPU read @0x5cc
41835 [L1] Cache hit: addr = 5cc, data = cc
41835 [TEST] CPU read @0x5cd
41845 [L1] Cache hit: addr = 5cd, data = cd
41845 [TEST] CPU read @0x5ce
41855 [L1] Cache hit: addr = 5ce, data = ce
41855 [TEST] CPU read @0x5cf
41865 [L1] Cache hit: addr = 5cf, data = cf
41865 [TEST] CPU read @0x5d0
41875 [L1] Cache miss: addr = 5d0
41875 [TEST] CPU read @0x5d1
41895 [L2] Cache hit: addr = 5d0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
41905 [L1] Cache Allocate: addr = 5d1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
41905 [L1] Cache hit from L2: addr = 5d1, data = c1
41905 [TEST] CPU read @0x5d2
41915 [L1] Cache hit: addr = 5d2, data = c2
41915 [TEST] CPU read @0x5d3
41925 [L1] Cache hit: addr = 5d3, data = c3
41925 [TEST] CPU read @0x5d4
41935 [L1] Cache hit: addr = 5d4, data = c4
41935 [TEST] CPU read @0x5d5
41945 [L1] Cache hit: addr = 5d5, data = c5
41945 [TEST] CPU read @0x5d6
41955 [L1] Cache hit: addr = 5d6, data = c6
41955 [TEST] CPU read @0x5d7
41965 [L1] Cache hit: addr = 5d7, data = c7
41965 [TEST] CPU read @0x5d8
41975 [L1] Cache hit: addr = 5d8, data = c8
41975 [TEST] CPU read @0x5d9
41985 [L1] Cache hit: addr = 5d9, data = c9
41985 [TEST] CPU read @0x5da
41995 [L1] Cache hit: addr = 5da, data = ca
41995 [TEST] CPU read @0x5db
42005 [L1] Cache hit: addr = 5db, data = cb
42005 [TEST] CPU read @0x5dc
42015 [L1] Cache hit: addr = 5dc, data = cc
42015 [TEST] CPU read @0x5dd
42025 [L1] Cache hit: addr = 5dd, data = cd
42025 [TEST] CPU read @0x5de
42035 [L1] Cache hit: addr = 5de, data = ce
42035 [TEST] CPU read @0x5df
42045 [L1] Cache hit: addr = 5df, data = cf
42045 [TEST] CPU read @0x5e0
42055 [L1] Cache miss: addr = 5e0
42055 [TEST] CPU read @0x5e1
42075 [L2] Cache miss: addr = 5e0
42085 [MEM] Mem hit: addr = 5e0, data = e0
42095 [L2] Cache Allocate: addr = 5e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
42105 [L1] Cache Allocate: addr = 5e1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
42105 [L1] Cache hit from L2: addr = 5e1, data = e1
42105 [TEST] CPU read @0x5e2
42115 [L1] Cache hit: addr = 5e2, data = e2
42115 [TEST] CPU read @0x5e3
42125 [L1] Cache hit: addr = 5e3, data = e3
42125 [TEST] CPU read @0x5e4
42135 [L1] Cache hit: addr = 5e4, data = e4
42135 [TEST] CPU read @0x5e5
42145 [L1] Cache hit: addr = 5e5, data = e5
42145 [TEST] CPU read @0x5e6
42155 [L1] Cache hit: addr = 5e6, data = e6
42155 [TEST] CPU read @0x5e7
42165 [L1] Cache hit: addr = 5e7, data = e7
42165 [TEST] CPU read @0x5e8
42175 [L1] Cache hit: addr = 5e8, data = e8
42175 [TEST] CPU read @0x5e9
42185 [L1] Cache hit: addr = 5e9, data = e9
42185 [TEST] CPU read @0x5ea
42195 [L1] Cache hit: addr = 5ea, data = ea
42195 [TEST] CPU read @0x5eb
42205 [L1] Cache hit: addr = 5eb, data = eb
42205 [TEST] CPU read @0x5ec
42215 [L1] Cache hit: addr = 5ec, data = ec
42215 [TEST] CPU read @0x5ed
42225 [L1] Cache hit: addr = 5ed, data = ed
42225 [TEST] CPU read @0x5ee
42235 [L1] Cache hit: addr = 5ee, data = ee
42235 [TEST] CPU read @0x5ef
42245 [L1] Cache hit: addr = 5ef, data = ef
42245 [TEST] CPU read @0x5f0
42255 [L1] Cache miss: addr = 5f0
42255 [TEST] CPU read @0x5f1
42275 [L2] Cache hit: addr = 5f0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
42285 [L1] Cache Allocate: addr = 5f1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
42285 [L1] Cache hit from L2: addr = 5f1, data = e1
42285 [TEST] CPU read @0x5f2
42295 [L1] Cache hit: addr = 5f2, data = e2
42295 [TEST] CPU read @0x5f3
42305 [L1] Cache hit: addr = 5f3, data = e3
42305 [TEST] CPU read @0x5f4
42315 [L1] Cache hit: addr = 5f4, data = e4
42315 [TEST] CPU read @0x5f5
42325 [L1] Cache hit: addr = 5f5, data = e5
42325 [TEST] CPU read @0x5f6
42335 [L1] Cache hit: addr = 5f6, data = e6
42335 [TEST] CPU read @0x5f7
42345 [L1] Cache hit: addr = 5f7, data = e7
42345 [TEST] CPU read @0x5f8
42355 [L1] Cache hit: addr = 5f8, data = e8
42355 [TEST] CPU read @0x5f9
42365 [L1] Cache hit: addr = 5f9, data = e9
42365 [TEST] CPU read @0x5fa
42375 [L1] Cache hit: addr = 5fa, data = ea
42375 [TEST] CPU read @0x5fb
42385 [L1] Cache hit: addr = 5fb, data = eb
42385 [TEST] CPU read @0x5fc
42395 [L1] Cache hit: addr = 5fc, data = ec
42395 [TEST] CPU read @0x5fd
42405 [L1] Cache hit: addr = 5fd, data = ed
42405 [TEST] CPU read @0x5fe
42415 [L1] Cache hit: addr = 5fe, data = ee
42415 [TEST] CPU read @0x5ff
42425 [L1] Cache hit: addr = 5ff, data = ef
42425 [TEST] CPU read @0x600
42435 [L1] Cache miss: addr = 600
42435 [TEST] CPU read @0x601
42455 [L2] Cache miss: addr = 600
42465 [MEM] Mem hit: addr = 600, data = 00
42475 [L2] Cache Allocate: addr = 600 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
42485 [L1] Cache Allocate: addr = 601 data = 0f0e0d0c0b0a09080706050403020100
42485 [L1] Cache hit from L2: addr = 601, data = 01
42485 [TEST] CPU read @0x602
42495 [L1] Cache hit: addr = 602, data = 02
42495 [TEST] CPU read @0x603
42505 [L1] Cache hit: addr = 603, data = 03
42505 [TEST] CPU read @0x604
42515 [L1] Cache hit: addr = 604, data = 04
42515 [TEST] CPU read @0x605
42525 [L1] Cache hit: addr = 605, data = 05
42525 [TEST] CPU read @0x606
42535 [L1] Cache hit: addr = 606, data = 06
42535 [TEST] CPU read @0x607
42545 [L1] Cache hit: addr = 607, data = 07
42545 [TEST] CPU read @0x608
42555 [L1] Cache hit: addr = 608, data = 08
42555 [TEST] CPU read @0x609
42565 [L1] Cache hit: addr = 609, data = 09
42565 [TEST] CPU read @0x60a
42575 [L1] Cache hit: addr = 60a, data = 0a
42575 [TEST] CPU read @0x60b
42585 [L1] Cache hit: addr = 60b, data = 0b
42585 [TEST] CPU read @0x60c
42595 [L1] Cache hit: addr = 60c, data = 0c
42595 [TEST] CPU read @0x60d
42605 [L1] Cache hit: addr = 60d, data = 0d
42605 [TEST] CPU read @0x60e
42615 [L1] Cache hit: addr = 60e, data = 0e
42615 [TEST] CPU read @0x60f
42625 [L1] Cache hit: addr = 60f, data = 0f
42625 [TEST] CPU read @0x610
42635 [L1] Cache miss: addr = 610
42635 [TEST] CPU read @0x611
42655 [L2] Cache hit: addr = 610, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
42665 [L1] Cache Allocate: addr = 611 data = 0f0e0d0c0b0a09080706050403020100
42665 [L1] Cache hit from L2: addr = 611, data = 01
42665 [TEST] CPU read @0x612
42675 [L1] Cache hit: addr = 612, data = 02
42675 [TEST] CPU read @0x613
42685 [L1] Cache hit: addr = 613, data = 03
42685 [TEST] CPU read @0x614
42695 [L1] Cache hit: addr = 614, data = 04
42695 [TEST] CPU read @0x615
42705 [L1] Cache hit: addr = 615, data = 05
42705 [TEST] CPU read @0x616
42715 [L1] Cache hit: addr = 616, data = 06
42715 [TEST] CPU read @0x617
42725 [L1] Cache hit: addr = 617, data = 07
42725 [TEST] CPU read @0x618
42735 [L1] Cache hit: addr = 618, data = 08
42735 [TEST] CPU read @0x619
42745 [L1] Cache hit: addr = 619, data = 09
42745 [TEST] CPU read @0x61a
42755 [L1] Cache hit: addr = 61a, data = 0a
42755 [TEST] CPU read @0x61b
42765 [L1] Cache hit: addr = 61b, data = 0b
42765 [TEST] CPU read @0x61c
42775 [L1] Cache hit: addr = 61c, data = 0c
42775 [TEST] CPU read @0x61d
42785 [L1] Cache hit: addr = 61d, data = 0d
42785 [TEST] CPU read @0x61e
42795 [L1] Cache hit: addr = 61e, data = 0e
42795 [TEST] CPU read @0x61f
42805 [L1] Cache hit: addr = 61f, data = 0f
42805 [TEST] CPU read @0x620
42815 [L1] Cache miss: addr = 620
42815 [TEST] CPU read @0x621
42835 [L2] Cache miss: addr = 620
42845 [MEM] Mem hit: addr = 620, data = 20
42855 [L2] Cache Allocate: addr = 620 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
42865 [L1] Cache Allocate: addr = 621 data = 2f2e2d2c2b2a29282726252423222120
42865 [L1] Cache hit from L2: addr = 621, data = 21
42865 [TEST] CPU read @0x622
42875 [L1] Cache hit: addr = 622, data = 22
42875 [TEST] CPU read @0x623
42885 [L1] Cache hit: addr = 623, data = 23
42885 [TEST] CPU read @0x624
42895 [L1] Cache hit: addr = 624, data = 24
42895 [TEST] CPU read @0x625
42905 [L1] Cache hit: addr = 625, data = 25
42905 [TEST] CPU read @0x626
42915 [L1] Cache hit: addr = 626, data = 26
42915 [TEST] CPU read @0x627
42925 [L1] Cache hit: addr = 627, data = 27
42925 [TEST] CPU read @0x628
42935 [L1] Cache hit: addr = 628, data = 28
42935 [TEST] CPU read @0x629
42945 [L1] Cache hit: addr = 629, data = 29
42945 [TEST] CPU read @0x62a
42955 [L1] Cache hit: addr = 62a, data = 2a
42955 [TEST] CPU read @0x62b
42965 [L1] Cache hit: addr = 62b, data = 2b
42965 [TEST] CPU read @0x62c
42975 [L1] Cache hit: addr = 62c, data = 2c
42975 [TEST] CPU read @0x62d
42985 [L1] Cache hit: addr = 62d, data = 2d
42985 [TEST] CPU read @0x62e
42995 [L1] Cache hit: addr = 62e, data = 2e
42995 [TEST] CPU read @0x62f
43005 [L1] Cache hit: addr = 62f, data = 2f
43005 [TEST] CPU read @0x630
43015 [L1] Cache miss: addr = 630
43015 [TEST] CPU read @0x631
43035 [L2] Cache hit: addr = 630, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
43045 [L1] Cache Allocate: addr = 631 data = 2f2e2d2c2b2a29282726252423222120
43045 [L1] Cache hit from L2: addr = 631, data = 21
43045 [TEST] CPU read @0x632
43055 [L1] Cache hit: addr = 632, data = 22
43055 [TEST] CPU read @0x633
43065 [L1] Cache hit: addr = 633, data = 23
43065 [TEST] CPU read @0x634
43075 [L1] Cache hit: addr = 634, data = 24
43075 [TEST] CPU read @0x635
43085 [L1] Cache hit: addr = 635, data = 25
43085 [TEST] CPU read @0x636
43095 [L1] Cache hit: addr = 636, data = 26
43095 [TEST] CPU read @0x637
43105 [L1] Cache hit: addr = 637, data = 27
43105 [TEST] CPU read @0x638
43115 [L1] Cache hit: addr = 638, data = 28
43115 [TEST] CPU read @0x639
43125 [L1] Cache hit: addr = 639, data = 29
43125 [TEST] CPU read @0x63a
43135 [L1] Cache hit: addr = 63a, data = 2a
43135 [TEST] CPU read @0x63b
43145 [L1] Cache hit: addr = 63b, data = 2b
43145 [TEST] CPU read @0x63c
43155 [L1] Cache hit: addr = 63c, data = 2c
43155 [TEST] CPU read @0x63d
43165 [L1] Cache hit: addr = 63d, data = 2d
43165 [TEST] CPU read @0x63e
43175 [L1] Cache hit: addr = 63e, data = 2e
43175 [TEST] CPU read @0x63f
43185 [L1] Cache hit: addr = 63f, data = 2f
43185 [TEST] CPU read @0x640
43195 [L1] Cache miss: addr = 640
43195 [TEST] CPU read @0x641
43215 [L2] Cache miss: addr = 640
43225 [MEM] Mem hit: addr = 640, data = 40
43235 [L2] Cache Allocate: addr = 640 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
43245 [L1] Cache Allocate: addr = 641 data = 4f4e4d4c4b4a49484746454443424140
43245 [L1] Cache hit from L2: addr = 641, data = 41
43245 [TEST] CPU read @0x642
43255 [L1] Cache hit: addr = 642, data = 42
43255 [TEST] CPU read @0x643
43265 [L1] Cache hit: addr = 643, data = 43
43265 [TEST] CPU read @0x644
43275 [L1] Cache hit: addr = 644, data = 44
43275 [TEST] CPU read @0x645
43285 [L1] Cache hit: addr = 645, data = 45
43285 [TEST] CPU read @0x646
43295 [L1] Cache hit: addr = 646, data = 46
43295 [TEST] CPU read @0x647
43305 [L1] Cache hit: addr = 647, data = 47
43305 [TEST] CPU read @0x648
43315 [L1] Cache hit: addr = 648, data = 48
43315 [TEST] CPU read @0x649
43325 [L1] Cache hit: addr = 649, data = 49
43325 [TEST] CPU read @0x64a
43335 [L1] Cache hit: addr = 64a, data = 4a
43335 [TEST] CPU read @0x64b
43345 [L1] Cache hit: addr = 64b, data = 4b
43345 [TEST] CPU read @0x64c
43355 [L1] Cache hit: addr = 64c, data = 4c
43355 [TEST] CPU read @0x64d
43365 [L1] Cache hit: addr = 64d, data = 4d
43365 [TEST] CPU read @0x64e
43375 [L1] Cache hit: addr = 64e, data = 4e
43375 [TEST] CPU read @0x64f
43385 [L1] Cache hit: addr = 64f, data = 4f
43385 [TEST] CPU read @0x650
43395 [L1] Cache miss: addr = 650
43395 [TEST] CPU read @0x651
43415 [L2] Cache hit: addr = 650, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
43425 [L1] Cache Allocate: addr = 651 data = 4f4e4d4c4b4a49484746454443424140
43425 [L1] Cache hit from L2: addr = 651, data = 41
43425 [TEST] CPU read @0x652
43435 [L1] Cache hit: addr = 652, data = 42
43435 [TEST] CPU read @0x653
43445 [L1] Cache hit: addr = 653, data = 43
43445 [TEST] CPU read @0x654
43455 [L1] Cache hit: addr = 654, data = 44
43455 [TEST] CPU read @0x655
43465 [L1] Cache hit: addr = 655, data = 45
43465 [TEST] CPU read @0x656
43475 [L1] Cache hit: addr = 656, data = 46
43475 [TEST] CPU read @0x657
43485 [L1] Cache hit: addr = 657, data = 47
43485 [TEST] CPU read @0x658
43495 [L1] Cache hit: addr = 658, data = 48
43495 [TEST] CPU read @0x659
43505 [L1] Cache hit: addr = 659, data = 49
43505 [TEST] CPU read @0x65a
43515 [L1] Cache hit: addr = 65a, data = 4a
43515 [TEST] CPU read @0x65b
43525 [L1] Cache hit: addr = 65b, data = 4b
43525 [TEST] CPU read @0x65c
43535 [L1] Cache hit: addr = 65c, data = 4c
43535 [TEST] CPU read @0x65d
43545 [L1] Cache hit: addr = 65d, data = 4d
43545 [TEST] CPU read @0x65e
43555 [L1] Cache hit: addr = 65e, data = 4e
43555 [TEST] CPU read @0x65f
43565 [L1] Cache hit: addr = 65f, data = 4f
43565 [TEST] CPU read @0x660
43575 [L1] Cache miss: addr = 660
43575 [TEST] CPU read @0x661
43595 [L2] Cache miss: addr = 660
43605 [MEM] Mem hit: addr = 660, data = 60
43615 [L2] Cache Allocate: addr = 660 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
43625 [L1] Cache Allocate: addr = 661 data = 6f6e6d6c6b6a69686766656463626160
43625 [L1] Cache hit from L2: addr = 661, data = 61
43625 [TEST] CPU read @0x662
43635 [L1] Cache hit: addr = 662, data = 62
43635 [TEST] CPU read @0x663
43645 [L1] Cache hit: addr = 663, data = 63
43645 [TEST] CPU read @0x664
43655 [L1] Cache hit: addr = 664, data = 64
43655 [TEST] CPU read @0x665
43665 [L1] Cache hit: addr = 665, data = 65
43665 [TEST] CPU read @0x666
43675 [L1] Cache hit: addr = 666, data = 66
43675 [TEST] CPU read @0x667
43685 [L1] Cache hit: addr = 667, data = 67
43685 [TEST] CPU read @0x668
43695 [L1] Cache hit: addr = 668, data = 68
43695 [TEST] CPU read @0x669
43705 [L1] Cache hit: addr = 669, data = 69
43705 [TEST] CPU read @0x66a
43715 [L1] Cache hit: addr = 66a, data = 6a
43715 [TEST] CPU read @0x66b
43725 [L1] Cache hit: addr = 66b, data = 6b
43725 [TEST] CPU read @0x66c
43735 [L1] Cache hit: addr = 66c, data = 6c
43735 [TEST] CPU read @0x66d
43745 [L1] Cache hit: addr = 66d, data = 6d
43745 [TEST] CPU read @0x66e
43755 [L1] Cache hit: addr = 66e, data = 6e
43755 [TEST] CPU read @0x66f
43765 [L1] Cache hit: addr = 66f, data = 6f
43765 [TEST] CPU read @0x670
43775 [L1] Cache miss: addr = 670
43775 [TEST] CPU read @0x671
43795 [L2] Cache hit: addr = 670, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
43805 [L1] Cache Allocate: addr = 671 data = 6f6e6d6c6b6a69686766656463626160
43805 [L1] Cache hit from L2: addr = 671, data = 61
43805 [TEST] CPU read @0x672
43815 [L1] Cache hit: addr = 672, data = 62
43815 [TEST] CPU read @0x673
43825 [L1] Cache hit: addr = 673, data = 63
43825 [TEST] CPU read @0x674
43835 [L1] Cache hit: addr = 674, data = 64
43835 [TEST] CPU read @0x675
43845 [L1] Cache hit: addr = 675, data = 65
43845 [TEST] CPU read @0x676
43855 [L1] Cache hit: addr = 676, data = 66
43855 [TEST] CPU read @0x677
43865 [L1] Cache hit: addr = 677, data = 67
43865 [TEST] CPU read @0x678
43875 [L1] Cache hit: addr = 678, data = 68
43875 [TEST] CPU read @0x679
43885 [L1] Cache hit: addr = 679, data = 69
43885 [TEST] CPU read @0x67a
43895 [L1] Cache hit: addr = 67a, data = 6a
43895 [TEST] CPU read @0x67b
43905 [L1] Cache hit: addr = 67b, data = 6b
43905 [TEST] CPU read @0x67c
43915 [L1] Cache hit: addr = 67c, data = 6c
43915 [TEST] CPU read @0x67d
43925 [L1] Cache hit: addr = 67d, data = 6d
43925 [TEST] CPU read @0x67e
43935 [L1] Cache hit: addr = 67e, data = 6e
43935 [TEST] CPU read @0x67f
43945 [L1] Cache hit: addr = 67f, data = 6f
43945 [TEST] CPU read @0x680
43955 [L1] Cache miss: addr = 680
43955 [TEST] CPU read @0x681
43975 [L2] Cache miss: addr = 680
43985 [MEM] Mem hit: addr = 680, data = 80
43995 [L2] Cache Allocate: addr = 680 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
44005 [L1] Cache Allocate: addr = 681 data = 8f8e8d8c8b8a89888786858483828180
44005 [L1] Cache hit from L2: addr = 681, data = 81
44005 [TEST] CPU read @0x682
44015 [L1] Cache hit: addr = 682, data = 82
44015 [TEST] CPU read @0x683
44025 [L1] Cache hit: addr = 683, data = 83
44025 [TEST] CPU read @0x684
44035 [L1] Cache hit: addr = 684, data = 84
44035 [TEST] CPU read @0x685
44045 [L1] Cache hit: addr = 685, data = 85
44045 [TEST] CPU read @0x686
44055 [L1] Cache hit: addr = 686, data = 86
44055 [TEST] CPU read @0x687
44065 [L1] Cache hit: addr = 687, data = 87
44065 [TEST] CPU read @0x688
44075 [L1] Cache hit: addr = 688, data = 88
44075 [TEST] CPU read @0x689
44085 [L1] Cache hit: addr = 689, data = 89
44085 [TEST] CPU read @0x68a
44095 [L1] Cache hit: addr = 68a, data = 8a
44095 [TEST] CPU read @0x68b
44105 [L1] Cache hit: addr = 68b, data = 8b
44105 [TEST] CPU read @0x68c
44115 [L1] Cache hit: addr = 68c, data = 8c
44115 [TEST] CPU read @0x68d
44125 [L1] Cache hit: addr = 68d, data = 8d
44125 [TEST] CPU read @0x68e
44135 [L1] Cache hit: addr = 68e, data = 8e
44135 [TEST] CPU read @0x68f
44145 [L1] Cache hit: addr = 68f, data = 8f
44145 [TEST] CPU read @0x690
44155 [L1] Cache miss: addr = 690
44155 [TEST] CPU read @0x691
44175 [L2] Cache hit: addr = 690, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
44185 [L1] Cache Allocate: addr = 691 data = 8f8e8d8c8b8a89888786858483828180
44185 [L1] Cache hit from L2: addr = 691, data = 81
44185 [TEST] CPU read @0x692
44195 [L1] Cache hit: addr = 692, data = 82
44195 [TEST] CPU read @0x693
44205 [L1] Cache hit: addr = 693, data = 83
44205 [TEST] CPU read @0x694
44215 [L1] Cache hit: addr = 694, data = 84
44215 [TEST] CPU read @0x695
44225 [L1] Cache hit: addr = 695, data = 85
44225 [TEST] CPU read @0x696
44235 [L1] Cache hit: addr = 696, data = 86
44235 [TEST] CPU read @0x697
44245 [L1] Cache hit: addr = 697, data = 87
44245 [TEST] CPU read @0x698
44255 [L1] Cache hit: addr = 698, data = 88
44255 [TEST] CPU read @0x699
44265 [L1] Cache hit: addr = 699, data = 89
44265 [TEST] CPU read @0x69a
44275 [L1] Cache hit: addr = 69a, data = 8a
44275 [TEST] CPU read @0x69b
44285 [L1] Cache hit: addr = 69b, data = 8b
44285 [TEST] CPU read @0x69c
44295 [L1] Cache hit: addr = 69c, data = 8c
44295 [TEST] CPU read @0x69d
44305 [L1] Cache hit: addr = 69d, data = 8d
44305 [TEST] CPU read @0x69e
44315 [L1] Cache hit: addr = 69e, data = 8e
44315 [TEST] CPU read @0x69f
44325 [L1] Cache hit: addr = 69f, data = 8f
44325 [TEST] CPU read @0x6a0
44335 [L1] Cache miss: addr = 6a0
44335 [TEST] CPU read @0x6a1
44355 [L2] Cache miss: addr = 6a0
44365 [MEM] Mem hit: addr = 6a0, data = a0
44375 [L2] Cache Allocate: addr = 6a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
44385 [L1] Cache Allocate: addr = 6a1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
44385 [L1] Cache hit from L2: addr = 6a1, data = a1
44385 [TEST] CPU read @0x6a2
44395 [L1] Cache hit: addr = 6a2, data = a2
44395 [TEST] CPU read @0x6a3
44405 [L1] Cache hit: addr = 6a3, data = a3
44405 [TEST] CPU read @0x6a4
44415 [L1] Cache hit: addr = 6a4, data = a4
44415 [TEST] CPU read @0x6a5
44425 [L1] Cache hit: addr = 6a5, data = a5
44425 [TEST] CPU read @0x6a6
44435 [L1] Cache hit: addr = 6a6, data = a6
44435 [TEST] CPU read @0x6a7
44445 [L1] Cache hit: addr = 6a7, data = a7
44445 [TEST] CPU read @0x6a8
44455 [L1] Cache hit: addr = 6a8, data = a8
44455 [TEST] CPU read @0x6a9
44465 [L1] Cache hit: addr = 6a9, data = a9
44465 [TEST] CPU read @0x6aa
44475 [L1] Cache hit: addr = 6aa, data = aa
44475 [TEST] CPU read @0x6ab
44485 [L1] Cache hit: addr = 6ab, data = ab
44485 [TEST] CPU read @0x6ac
44495 [L1] Cache hit: addr = 6ac, data = ac
44495 [TEST] CPU read @0x6ad
44505 [L1] Cache hit: addr = 6ad, data = ad
44505 [TEST] CPU read @0x6ae
44515 [L1] Cache hit: addr = 6ae, data = ae
44515 [TEST] CPU read @0x6af
44525 [L1] Cache hit: addr = 6af, data = af
44525 [TEST] CPU read @0x6b0
44535 [L1] Cache miss: addr = 6b0
44535 [TEST] CPU read @0x6b1
44555 [L2] Cache hit: addr = 6b0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
44565 [L1] Cache Allocate: addr = 6b1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
44565 [L1] Cache hit from L2: addr = 6b1, data = a1
44565 [TEST] CPU read @0x6b2
44575 [L1] Cache hit: addr = 6b2, data = a2
44575 [TEST] CPU read @0x6b3
44585 [L1] Cache hit: addr = 6b3, data = a3
44585 [TEST] CPU read @0x6b4
44595 [L1] Cache hit: addr = 6b4, data = a4
44595 [TEST] CPU read @0x6b5
44605 [L1] Cache hit: addr = 6b5, data = a5
44605 [TEST] CPU read @0x6b6
44615 [L1] Cache hit: addr = 6b6, data = a6
44615 [TEST] CPU read @0x6b7
44625 [L1] Cache hit: addr = 6b7, data = a7
44625 [TEST] CPU read @0x6b8
44635 [L1] Cache hit: addr = 6b8, data = a8
44635 [TEST] CPU read @0x6b9
44645 [L1] Cache hit: addr = 6b9, data = a9
44645 [TEST] CPU read @0x6ba
44655 [L1] Cache hit: addr = 6ba, data = aa
44655 [TEST] CPU read @0x6bb
44665 [L1] Cache hit: addr = 6bb, data = ab
44665 [TEST] CPU read @0x6bc
44675 [L1] Cache hit: addr = 6bc, data = ac
44675 [TEST] CPU read @0x6bd
44685 [L1] Cache hit: addr = 6bd, data = ad
44685 [TEST] CPU read @0x6be
44695 [L1] Cache hit: addr = 6be, data = ae
44695 [TEST] CPU read @0x6bf
44705 [L1] Cache hit: addr = 6bf, data = af
44705 [TEST] CPU read @0x6c0
44715 [L1] Cache miss: addr = 6c0
44715 [TEST] CPU read @0x6c1
44735 [L2] Cache miss: addr = 6c0
44745 [MEM] Mem hit: addr = 6c0, data = c0
44755 [L2] Cache Allocate: addr = 6c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
44765 [L1] Cache Allocate: addr = 6c1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
44765 [L1] Cache hit from L2: addr = 6c1, data = c1
44765 [TEST] CPU read @0x6c2
44775 [L1] Cache hit: addr = 6c2, data = c2
44775 [TEST] CPU read @0x6c3
44785 [L1] Cache hit: addr = 6c3, data = c3
44785 [TEST] CPU read @0x6c4
44795 [L1] Cache hit: addr = 6c4, data = c4
44795 [TEST] CPU read @0x6c5
44805 [L1] Cache hit: addr = 6c5, data = c5
44805 [TEST] CPU read @0x6c6
44815 [L1] Cache hit: addr = 6c6, data = c6
44815 [TEST] CPU read @0x6c7
44825 [L1] Cache hit: addr = 6c7, data = c7
44825 [TEST] CPU read @0x6c8
44835 [L1] Cache hit: addr = 6c8, data = c8
44835 [TEST] CPU read @0x6c9
44845 [L1] Cache hit: addr = 6c9, data = c9
44845 [TEST] CPU read @0x6ca
44855 [L1] Cache hit: addr = 6ca, data = ca
44855 [TEST] CPU read @0x6cb
44865 [L1] Cache hit: addr = 6cb, data = cb
44865 [TEST] CPU read @0x6cc
44875 [L1] Cache hit: addr = 6cc, data = cc
44875 [TEST] CPU read @0x6cd
44885 [L1] Cache hit: addr = 6cd, data = cd
44885 [TEST] CPU read @0x6ce
44895 [L1] Cache hit: addr = 6ce, data = ce
44895 [TEST] CPU read @0x6cf
44905 [L1] Cache hit: addr = 6cf, data = cf
44905 [TEST] CPU read @0x6d0
44915 [L1] Cache miss: addr = 6d0
44915 [TEST] CPU read @0x6d1
44935 [L2] Cache hit: addr = 6d0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
44945 [L1] Cache Allocate: addr = 6d1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
44945 [L1] Cache hit from L2: addr = 6d1, data = c1
44945 [TEST] CPU read @0x6d2
44955 [L1] Cache hit: addr = 6d2, data = c2
44955 [TEST] CPU read @0x6d3
44965 [L1] Cache hit: addr = 6d3, data = c3
44965 [TEST] CPU read @0x6d4
44975 [L1] Cache hit: addr = 6d4, data = c4
44975 [TEST] CPU read @0x6d5
44985 [L1] Cache hit: addr = 6d5, data = c5
44985 [TEST] CPU read @0x6d6
44995 [L1] Cache hit: addr = 6d6, data = c6
44995 [TEST] CPU read @0x6d7
45005 [L1] Cache hit: addr = 6d7, data = c7
45005 [TEST] CPU read @0x6d8
45015 [L1] Cache hit: addr = 6d8, data = c8
45015 [TEST] CPU read @0x6d9
45025 [L1] Cache hit: addr = 6d9, data = c9
45025 [TEST] CPU read @0x6da
45035 [L1] Cache hit: addr = 6da, data = ca
45035 [TEST] CPU read @0x6db
45045 [L1] Cache hit: addr = 6db, data = cb
45045 [TEST] CPU read @0x6dc
45055 [L1] Cache hit: addr = 6dc, data = cc
45055 [TEST] CPU read @0x6dd
45065 [L1] Cache hit: addr = 6dd, data = cd
45065 [TEST] CPU read @0x6de
45075 [L1] Cache hit: addr = 6de, data = ce
45075 [TEST] CPU read @0x6df
45085 [L1] Cache hit: addr = 6df, data = cf
45085 [TEST] CPU read @0x6e0
45095 [L1] Cache miss: addr = 6e0
45095 [TEST] CPU read @0x6e1
45115 [L2] Cache miss: addr = 6e0
45125 [MEM] Mem hit: addr = 6e0, data = e0
45135 [L2] Cache Allocate: addr = 6e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
45145 [L1] Cache Allocate: addr = 6e1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
45145 [L1] Cache hit from L2: addr = 6e1, data = e1
45145 [TEST] CPU read @0x6e2
45155 [L1] Cache hit: addr = 6e2, data = e2
45155 [TEST] CPU read @0x6e3
45165 [L1] Cache hit: addr = 6e3, data = e3
45165 [TEST] CPU read @0x6e4
45175 [L1] Cache hit: addr = 6e4, data = e4
45175 [TEST] CPU read @0x6e5
45185 [L1] Cache hit: addr = 6e5, data = e5
45185 [TEST] CPU read @0x6e6
45195 [L1] Cache hit: addr = 6e6, data = e6
45195 [TEST] CPU read @0x6e7
45205 [L1] Cache hit: addr = 6e7, data = e7
45205 [TEST] CPU read @0x6e8
45215 [L1] Cache hit: addr = 6e8, data = e8
45215 [TEST] CPU read @0x6e9
45225 [L1] Cache hit: addr = 6e9, data = e9
45225 [TEST] CPU read @0x6ea
45235 [L1] Cache hit: addr = 6ea, data = ea
45235 [TEST] CPU read @0x6eb
45245 [L1] Cache hit: addr = 6eb, data = eb
45245 [TEST] CPU read @0x6ec
45255 [L1] Cache hit: addr = 6ec, data = ec
45255 [TEST] CPU read @0x6ed
45265 [L1] Cache hit: addr = 6ed, data = ed
45265 [TEST] CPU read @0x6ee
45275 [L1] Cache hit: addr = 6ee, data = ee
45275 [TEST] CPU read @0x6ef
45285 [L1] Cache hit: addr = 6ef, data = ef
45285 [TEST] CPU read @0x6f0
45295 [L1] Cache miss: addr = 6f0
45295 [TEST] CPU read @0x6f1
45315 [L2] Cache hit: addr = 6f0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
45325 [L1] Cache Allocate: addr = 6f1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
45325 [L1] Cache hit from L2: addr = 6f1, data = e1
45325 [TEST] CPU read @0x6f2
45335 [L1] Cache hit: addr = 6f2, data = e2
45335 [TEST] CPU read @0x6f3
45345 [L1] Cache hit: addr = 6f3, data = e3
45345 [TEST] CPU read @0x6f4
45355 [L1] Cache hit: addr = 6f4, data = e4
45355 [TEST] CPU read @0x6f5
45365 [L1] Cache hit: addr = 6f5, data = e5
45365 [TEST] CPU read @0x6f6
45375 [L1] Cache hit: addr = 6f6, data = e6
45375 [TEST] CPU read @0x6f7
45385 [L1] Cache hit: addr = 6f7, data = e7
45385 [TEST] CPU read @0x6f8
45395 [L1] Cache hit: addr = 6f8, data = e8
45395 [TEST] CPU read @0x6f9
45405 [L1] Cache hit: addr = 6f9, data = e9
45405 [TEST] CPU read @0x6fa
45415 [L1] Cache hit: addr = 6fa, data = ea
45415 [TEST] CPU read @0x6fb
45425 [L1] Cache hit: addr = 6fb, data = eb
45425 [TEST] CPU read @0x6fc
45435 [L1] Cache hit: addr = 6fc, data = ec
45435 [TEST] CPU read @0x6fd
45445 [L1] Cache hit: addr = 6fd, data = ed
45445 [TEST] CPU read @0x6fe
45455 [L1] Cache hit: addr = 6fe, data = ee
45455 [TEST] CPU read @0x6ff
45465 [L1] Cache hit: addr = 6ff, data = ef
45465 [TEST] CPU read @0x700
45475 [L1] Cache miss: addr = 700
45475 [TEST] CPU read @0x701
45495 [L2] Cache miss: addr = 700
45505 [MEM] Mem hit: addr = 700, data = 00
45515 [L2] Cache Allocate: addr = 700 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
45525 [L1] Cache Allocate: addr = 701 data = 0f0e0d0c0b0a09080706050403020100
45525 [L1] Cache hit from L2: addr = 701, data = 01
45525 [TEST] CPU read @0x702
45535 [L1] Cache hit: addr = 702, data = 02
45535 [TEST] CPU read @0x703
45545 [L1] Cache hit: addr = 703, data = 03
45545 [TEST] CPU read @0x704
45555 [L1] Cache hit: addr = 704, data = 04
45555 [TEST] CPU read @0x705
45565 [L1] Cache hit: addr = 705, data = 05
45565 [TEST] CPU read @0x706
45575 [L1] Cache hit: addr = 706, data = 06
45575 [TEST] CPU read @0x707
45585 [L1] Cache hit: addr = 707, data = 07
45585 [TEST] CPU read @0x708
45595 [L1] Cache hit: addr = 708, data = 08
45595 [TEST] CPU read @0x709
45605 [L1] Cache hit: addr = 709, data = 09
45605 [TEST] CPU read @0x70a
45615 [L1] Cache hit: addr = 70a, data = 0a
45615 [TEST] CPU read @0x70b
45625 [L1] Cache hit: addr = 70b, data = 0b
45625 [TEST] CPU read @0x70c
45635 [L1] Cache hit: addr = 70c, data = 0c
45635 [TEST] CPU read @0x70d
45645 [L1] Cache hit: addr = 70d, data = 0d
45645 [TEST] CPU read @0x70e
45655 [L1] Cache hit: addr = 70e, data = 0e
45655 [TEST] CPU read @0x70f
45665 [L1] Cache hit: addr = 70f, data = 0f
45665 [TEST] CPU read @0x710
45675 [L1] Cache miss: addr = 710
45675 [TEST] CPU read @0x711
45695 [L2] Cache hit: addr = 710, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
45705 [L1] Cache Allocate: addr = 711 data = 0f0e0d0c0b0a09080706050403020100
45705 [L1] Cache hit from L2: addr = 711, data = 01
45705 [TEST] CPU read @0x712
45715 [L1] Cache hit: addr = 712, data = 02
45715 [TEST] CPU read @0x713
45725 [L1] Cache hit: addr = 713, data = 03
45725 [TEST] CPU read @0x714
45735 [L1] Cache hit: addr = 714, data = 04
45735 [TEST] CPU read @0x715
45745 [L1] Cache hit: addr = 715, data = 05
45745 [TEST] CPU read @0x716
45755 [L1] Cache hit: addr = 716, data = 06
45755 [TEST] CPU read @0x717
45765 [L1] Cache hit: addr = 717, data = 07
45765 [TEST] CPU read @0x718
45775 [L1] Cache hit: addr = 718, data = 08
45775 [TEST] CPU read @0x719
45785 [L1] Cache hit: addr = 719, data = 09
45785 [TEST] CPU read @0x71a
45795 [L1] Cache hit: addr = 71a, data = 0a
45795 [TEST] CPU read @0x71b
45805 [L1] Cache hit: addr = 71b, data = 0b
45805 [TEST] CPU read @0x71c
45815 [L1] Cache hit: addr = 71c, data = 0c
45815 [TEST] CPU read @0x71d
45825 [L1] Cache hit: addr = 71d, data = 0d
45825 [TEST] CPU read @0x71e
45835 [L1] Cache hit: addr = 71e, data = 0e
45835 [TEST] CPU read @0x71f
45845 [L1] Cache hit: addr = 71f, data = 0f
45845 [TEST] CPU read @0x720
45855 [L1] Cache miss: addr = 720
45855 [TEST] CPU read @0x721
45875 [L2] Cache miss: addr = 720
45885 [MEM] Mem hit: addr = 720, data = 20
45895 [L2] Cache Allocate: addr = 720 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
45905 [L1] Cache Allocate: addr = 721 data = 2f2e2d2c2b2a29282726252423222120
45905 [L1] Cache hit from L2: addr = 721, data = 21
45905 [TEST] CPU read @0x722
45915 [L1] Cache hit: addr = 722, data = 22
45915 [TEST] CPU read @0x723
45925 [L1] Cache hit: addr = 723, data = 23
45925 [TEST] CPU read @0x724
45935 [L1] Cache hit: addr = 724, data = 24
45935 [TEST] CPU read @0x725
45945 [L1] Cache hit: addr = 725, data = 25
45945 [TEST] CPU read @0x726
45955 [L1] Cache hit: addr = 726, data = 26
45955 [TEST] CPU read @0x727
45965 [L1] Cache hit: addr = 727, data = 27
45965 [TEST] CPU read @0x728
45975 [L1] Cache hit: addr = 728, data = 28
45975 [TEST] CPU read @0x729
45985 [L1] Cache hit: addr = 729, data = 29
45985 [TEST] CPU read @0x72a
45995 [L1] Cache hit: addr = 72a, data = 2a
45995 [TEST] CPU read @0x72b
46005 [L1] Cache hit: addr = 72b, data = 2b
46005 [TEST] CPU read @0x72c
46015 [L1] Cache hit: addr = 72c, data = 2c
46015 [TEST] CPU read @0x72d
46025 [L1] Cache hit: addr = 72d, data = 2d
46025 [TEST] CPU read @0x72e
46035 [L1] Cache hit: addr = 72e, data = 2e
46035 [TEST] CPU read @0x72f
46045 [L1] Cache hit: addr = 72f, data = 2f
46045 [TEST] CPU read @0x730
46055 [L1] Cache miss: addr = 730
46055 [TEST] CPU read @0x731
46075 [L2] Cache hit: addr = 730, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
46085 [L1] Cache Allocate: addr = 731 data = 2f2e2d2c2b2a29282726252423222120
46085 [L1] Cache hit from L2: addr = 731, data = 21
46085 [TEST] CPU read @0x732
46095 [L1] Cache hit: addr = 732, data = 22
46095 [TEST] CPU read @0x733
46105 [L1] Cache hit: addr = 733, data = 23
46105 [TEST] CPU read @0x734
46115 [L1] Cache hit: addr = 734, data = 24
46115 [TEST] CPU read @0x735
46125 [L1] Cache hit: addr = 735, data = 25
46125 [TEST] CPU read @0x736
46135 [L1] Cache hit: addr = 736, data = 26
46135 [TEST] CPU read @0x737
46145 [L1] Cache hit: addr = 737, data = 27
46145 [TEST] CPU read @0x738
46155 [L1] Cache hit: addr = 738, data = 28
46155 [TEST] CPU read @0x739
46165 [L1] Cache hit: addr = 739, data = 29
46165 [TEST] CPU read @0x73a
46175 [L1] Cache hit: addr = 73a, data = 2a
46175 [TEST] CPU read @0x73b
46185 [L1] Cache hit: addr = 73b, data = 2b
46185 [TEST] CPU read @0x73c
46195 [L1] Cache hit: addr = 73c, data = 2c
46195 [TEST] CPU read @0x73d
46205 [L1] Cache hit: addr = 73d, data = 2d
46205 [TEST] CPU read @0x73e
46215 [L1] Cache hit: addr = 73e, data = 2e
46215 [TEST] CPU read @0x73f
46225 [L1] Cache hit: addr = 73f, data = 2f
46225 [TEST] CPU read @0x740
46235 [L1] Cache miss: addr = 740
46235 [TEST] CPU read @0x741
46255 [L2] Cache miss: addr = 740
46265 [MEM] Mem hit: addr = 740, data = 40
46275 [L2] Cache Allocate: addr = 740 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
46285 [L1] Cache Allocate: addr = 741 data = 4f4e4d4c4b4a49484746454443424140
46285 [L1] Cache hit from L2: addr = 741, data = 41
46285 [TEST] CPU read @0x742
46295 [L1] Cache hit: addr = 742, data = 42
46295 [TEST] CPU read @0x743
46305 [L1] Cache hit: addr = 743, data = 43
46305 [TEST] CPU read @0x744
46315 [L1] Cache hit: addr = 744, data = 44
46315 [TEST] CPU read @0x745
46325 [L1] Cache hit: addr = 745, data = 45
46325 [TEST] CPU read @0x746
46335 [L1] Cache hit: addr = 746, data = 46
46335 [TEST] CPU read @0x747
46345 [L1] Cache hit: addr = 747, data = 47
46345 [TEST] CPU read @0x748
46355 [L1] Cache hit: addr = 748, data = 48
46355 [TEST] CPU read @0x749
46365 [L1] Cache hit: addr = 749, data = 49
46365 [TEST] CPU read @0x74a
46375 [L1] Cache hit: addr = 74a, data = 4a
46375 [TEST] CPU read @0x74b
46385 [L1] Cache hit: addr = 74b, data = 4b
46385 [TEST] CPU read @0x74c
46395 [L1] Cache hit: addr = 74c, data = 4c
46395 [TEST] CPU read @0x74d
46405 [L1] Cache hit: addr = 74d, data = 4d
46405 [TEST] CPU read @0x74e
46415 [L1] Cache hit: addr = 74e, data = 4e
46415 [TEST] CPU read @0x74f
46425 [L1] Cache hit: addr = 74f, data = 4f
46425 [TEST] CPU read @0x750
46435 [L1] Cache miss: addr = 750
46435 [TEST] CPU read @0x751
46455 [L2] Cache hit: addr = 750, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
46465 [L1] Cache Allocate: addr = 751 data = 4f4e4d4c4b4a49484746454443424140
46465 [L1] Cache hit from L2: addr = 751, data = 41
46465 [TEST] CPU read @0x752
46475 [L1] Cache hit: addr = 752, data = 42
46475 [TEST] CPU read @0x753
46485 [L1] Cache hit: addr = 753, data = 43
46485 [TEST] CPU read @0x754
46495 [L1] Cache hit: addr = 754, data = 44
46495 [TEST] CPU read @0x755
46505 [L1] Cache hit: addr = 755, data = 45
46505 [TEST] CPU read @0x756
46515 [L1] Cache hit: addr = 756, data = 46
46515 [TEST] CPU read @0x757
46525 [L1] Cache hit: addr = 757, data = 47
46525 [TEST] CPU read @0x758
46535 [L1] Cache hit: addr = 758, data = 48
46535 [TEST] CPU read @0x759
46545 [L1] Cache hit: addr = 759, data = 49
46545 [TEST] CPU read @0x75a
46555 [L1] Cache hit: addr = 75a, data = 4a
46555 [TEST] CPU read @0x75b
46565 [L1] Cache hit: addr = 75b, data = 4b
46565 [TEST] CPU read @0x75c
46575 [L1] Cache hit: addr = 75c, data = 4c
46575 [TEST] CPU read @0x75d
46585 [L1] Cache hit: addr = 75d, data = 4d
46585 [TEST] CPU read @0x75e
46595 [L1] Cache hit: addr = 75e, data = 4e
46595 [TEST] CPU read @0x75f
46605 [L1] Cache hit: addr = 75f, data = 4f
46605 [TEST] CPU read @0x760
46615 [L1] Cache miss: addr = 760
46615 [TEST] CPU read @0x761
46635 [L2] Cache miss: addr = 760
46645 [MEM] Mem hit: addr = 760, data = 60
46655 [L2] Cache Allocate: addr = 760 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
46665 [L1] Cache Allocate: addr = 761 data = 6f6e6d6c6b6a69686766656463626160
46665 [L1] Cache hit from L2: addr = 761, data = 61
46665 [TEST] CPU read @0x762
46675 [L1] Cache hit: addr = 762, data = 62
46675 [TEST] CPU read @0x763
46685 [L1] Cache hit: addr = 763, data = 63
46685 [TEST] CPU read @0x764
46695 [L1] Cache hit: addr = 764, data = 64
46695 [TEST] CPU read @0x765
46705 [L1] Cache hit: addr = 765, data = 65
46705 [TEST] CPU read @0x766
46715 [L1] Cache hit: addr = 766, data = 66
46715 [TEST] CPU read @0x767
46725 [L1] Cache hit: addr = 767, data = 67
46725 [TEST] CPU read @0x768
46735 [L1] Cache hit: addr = 768, data = 68
46735 [TEST] CPU read @0x769
46745 [L1] Cache hit: addr = 769, data = 69
46745 [TEST] CPU read @0x76a
46755 [L1] Cache hit: addr = 76a, data = 6a
46755 [TEST] CPU read @0x76b
46765 [L1] Cache hit: addr = 76b, data = 6b
46765 [TEST] CPU read @0x76c
46775 [L1] Cache hit: addr = 76c, data = 6c
46775 [TEST] CPU read @0x76d
46785 [L1] Cache hit: addr = 76d, data = 6d
46785 [TEST] CPU read @0x76e
46795 [L1] Cache hit: addr = 76e, data = 6e
46795 [TEST] CPU read @0x76f
46805 [L1] Cache hit: addr = 76f, data = 6f
46805 [TEST] CPU read @0x770
46815 [L1] Cache miss: addr = 770
46815 [TEST] CPU read @0x771
46835 [L2] Cache hit: addr = 770, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
46845 [L1] Cache Allocate: addr = 771 data = 6f6e6d6c6b6a69686766656463626160
46845 [L1] Cache hit from L2: addr = 771, data = 61
46845 [TEST] CPU read @0x772
46855 [L1] Cache hit: addr = 772, data = 62
46855 [TEST] CPU read @0x773
46865 [L1] Cache hit: addr = 773, data = 63
46865 [TEST] CPU read @0x774
46875 [L1] Cache hit: addr = 774, data = 64
46875 [TEST] CPU read @0x775
46885 [L1] Cache hit: addr = 775, data = 65
46885 [TEST] CPU read @0x776
46895 [L1] Cache hit: addr = 776, data = 66
46895 [TEST] CPU read @0x777
46905 [L1] Cache hit: addr = 777, data = 67
46905 [TEST] CPU read @0x778
46915 [L1] Cache hit: addr = 778, data = 68
46915 [TEST] CPU read @0x779
46925 [L1] Cache hit: addr = 779, data = 69
46925 [TEST] CPU read @0x77a
46935 [L1] Cache hit: addr = 77a, data = 6a
46935 [TEST] CPU read @0x77b
46945 [L1] Cache hit: addr = 77b, data = 6b
46945 [TEST] CPU read @0x77c
46955 [L1] Cache hit: addr = 77c, data = 6c
46955 [TEST] CPU read @0x77d
46965 [L1] Cache hit: addr = 77d, data = 6d
46965 [TEST] CPU read @0x77e
46975 [L1] Cache hit: addr = 77e, data = 6e
46975 [TEST] CPU read @0x77f
46985 [L1] Cache hit: addr = 77f, data = 6f
46985 [TEST] CPU read @0x780
46995 [L1] Cache miss: addr = 780
46995 [TEST] CPU read @0x781
47015 [L2] Cache miss: addr = 780
47025 [MEM] Mem hit: addr = 780, data = 80
47035 [L2] Cache Allocate: addr = 780 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
47045 [L1] Cache Allocate: addr = 781 data = 8f8e8d8c8b8a89888786858483828180
47045 [L1] Cache hit from L2: addr = 781, data = 81
47045 [TEST] CPU read @0x782
47055 [L1] Cache hit: addr = 782, data = 82
47055 [TEST] CPU read @0x783
47065 [L1] Cache hit: addr = 783, data = 83
47065 [TEST] CPU read @0x784
47075 [L1] Cache hit: addr = 784, data = 84
47075 [TEST] CPU read @0x785
47085 [L1] Cache hit: addr = 785, data = 85
47085 [TEST] CPU read @0x786
47095 [L1] Cache hit: addr = 786, data = 86
47095 [TEST] CPU read @0x787
47105 [L1] Cache hit: addr = 787, data = 87
47105 [TEST] CPU read @0x788
47115 [L1] Cache hit: addr = 788, data = 88
47115 [TEST] CPU read @0x789
47125 [L1] Cache hit: addr = 789, data = 89
47125 [TEST] CPU read @0x78a
47135 [L1] Cache hit: addr = 78a, data = 8a
47135 [TEST] CPU read @0x78b
47145 [L1] Cache hit: addr = 78b, data = 8b
47145 [TEST] CPU read @0x78c
47155 [L1] Cache hit: addr = 78c, data = 8c
47155 [TEST] CPU read @0x78d
47165 [L1] Cache hit: addr = 78d, data = 8d
47165 [TEST] CPU read @0x78e
47175 [L1] Cache hit: addr = 78e, data = 8e
47175 [TEST] CPU read @0x78f
47185 [L1] Cache hit: addr = 78f, data = 8f
47185 [TEST] CPU read @0x790
47195 [L1] Cache miss: addr = 790
47195 [TEST] CPU read @0x791
47215 [L2] Cache hit: addr = 790, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
47225 [L1] Cache Allocate: addr = 791 data = 8f8e8d8c8b8a89888786858483828180
47225 [L1] Cache hit from L2: addr = 791, data = 81
47225 [TEST] CPU read @0x792
47235 [L1] Cache hit: addr = 792, data = 82
47235 [TEST] CPU read @0x793
47245 [L1] Cache hit: addr = 793, data = 83
47245 [TEST] CPU read @0x794
47255 [L1] Cache hit: addr = 794, data = 84
47255 [TEST] CPU read @0x795
47265 [L1] Cache hit: addr = 795, data = 85
47265 [TEST] CPU read @0x796
47275 [L1] Cache hit: addr = 796, data = 86
47275 [TEST] CPU read @0x797
47285 [L1] Cache hit: addr = 797, data = 87
47285 [TEST] CPU read @0x798
47295 [L1] Cache hit: addr = 798, data = 88
47295 [TEST] CPU read @0x799
47305 [L1] Cache hit: addr = 799, data = 89
47305 [TEST] CPU read @0x79a
47315 [L1] Cache hit: addr = 79a, data = 8a
47315 [TEST] CPU read @0x79b
47325 [L1] Cache hit: addr = 79b, data = 8b
47325 [TEST] CPU read @0x79c
47335 [L1] Cache hit: addr = 79c, data = 8c
47335 [TEST] CPU read @0x79d
47345 [L1] Cache hit: addr = 79d, data = 8d
47345 [TEST] CPU read @0x79e
47355 [L1] Cache hit: addr = 79e, data = 8e
47355 [TEST] CPU read @0x79f
47365 [L1] Cache hit: addr = 79f, data = 8f
47365 [TEST] CPU read @0x7a0
47375 [L1] Cache miss: addr = 7a0
47375 [TEST] CPU read @0x7a1
47395 [L2] Cache miss: addr = 7a0
47405 [MEM] Mem hit: addr = 7a0, data = a0
47415 [L2] Cache Allocate: addr = 7a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
47425 [L1] Cache Allocate: addr = 7a1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
47425 [L1] Cache hit from L2: addr = 7a1, data = a1
47425 [TEST] CPU read @0x7a2
47435 [L1] Cache hit: addr = 7a2, data = a2
47435 [TEST] CPU read @0x7a3
47445 [L1] Cache hit: addr = 7a3, data = a3
47445 [TEST] CPU read @0x7a4
47455 [L1] Cache hit: addr = 7a4, data = a4
47455 [TEST] CPU read @0x7a5
47465 [L1] Cache hit: addr = 7a5, data = a5
47465 [TEST] CPU read @0x7a6
47475 [L1] Cache hit: addr = 7a6, data = a6
47475 [TEST] CPU read @0x7a7
47485 [L1] Cache hit: addr = 7a7, data = a7
47485 [TEST] CPU read @0x7a8
47495 [L1] Cache hit: addr = 7a8, data = a8
47495 [TEST] CPU read @0x7a9
47505 [L1] Cache hit: addr = 7a9, data = a9
47505 [TEST] CPU read @0x7aa
47515 [L1] Cache hit: addr = 7aa, data = aa
47515 [TEST] CPU read @0x7ab
47525 [L1] Cache hit: addr = 7ab, data = ab
47525 [TEST] CPU read @0x7ac
47535 [L1] Cache hit: addr = 7ac, data = ac
47535 [TEST] CPU read @0x7ad
47545 [L1] Cache hit: addr = 7ad, data = ad
47545 [TEST] CPU read @0x7ae
47555 [L1] Cache hit: addr = 7ae, data = ae
47555 [TEST] CPU read @0x7af
47565 [L1] Cache hit: addr = 7af, data = af
47565 [TEST] CPU read @0x7b0
47575 [L1] Cache miss: addr = 7b0
47575 [TEST] CPU read @0x7b1
47595 [L2] Cache hit: addr = 7b0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
47605 [L1] Cache Allocate: addr = 7b1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
47605 [L1] Cache hit from L2: addr = 7b1, data = a1
47605 [TEST] CPU read @0x7b2
47615 [L1] Cache hit: addr = 7b2, data = a2
47615 [TEST] CPU read @0x7b3
47625 [L1] Cache hit: addr = 7b3, data = a3
47625 [TEST] CPU read @0x7b4
47635 [L1] Cache hit: addr = 7b4, data = a4
47635 [TEST] CPU read @0x7b5
47645 [L1] Cache hit: addr = 7b5, data = a5
47645 [TEST] CPU read @0x7b6
47655 [L1] Cache hit: addr = 7b6, data = a6
47655 [TEST] CPU read @0x7b7
47665 [L1] Cache hit: addr = 7b7, data = a7
47665 [TEST] CPU read @0x7b8
47675 [L1] Cache hit: addr = 7b8, data = a8
47675 [TEST] CPU read @0x7b9
47685 [L1] Cache hit: addr = 7b9, data = a9
47685 [TEST] CPU read @0x7ba
47695 [L1] Cache hit: addr = 7ba, data = aa
47695 [TEST] CPU read @0x7bb
47705 [L1] Cache hit: addr = 7bb, data = ab
47705 [TEST] CPU read @0x7bc
47715 [L1] Cache hit: addr = 7bc, data = ac
47715 [TEST] CPU read @0x7bd
47725 [L1] Cache hit: addr = 7bd, data = ad
47725 [TEST] CPU read @0x7be
47735 [L1] Cache hit: addr = 7be, data = ae
47735 [TEST] CPU read @0x7bf
47745 [L1] Cache hit: addr = 7bf, data = af
47745 [TEST] CPU read @0x7c0
47755 [L1] Cache miss: addr = 7c0
47755 [TEST] CPU read @0x7c1
47775 [L2] Cache miss: addr = 7c0
47785 [MEM] Mem hit: addr = 7c0, data = c0
47795 [L2] Cache Allocate: addr = 7c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
47805 [L1] Cache Allocate: addr = 7c1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
47805 [L1] Cache hit from L2: addr = 7c1, data = c1
47805 [TEST] CPU read @0x7c2
47815 [L1] Cache hit: addr = 7c2, data = c2
47815 [TEST] CPU read @0x7c3
47825 [L1] Cache hit: addr = 7c3, data = c3
47825 [TEST] CPU read @0x7c4
47835 [L1] Cache hit: addr = 7c4, data = c4
47835 [TEST] CPU read @0x7c5
47845 [L1] Cache hit: addr = 7c5, data = c5
47845 [TEST] CPU read @0x7c6
47855 [L1] Cache hit: addr = 7c6, data = c6
47855 [TEST] CPU read @0x7c7
47865 [L1] Cache hit: addr = 7c7, data = c7
47865 [TEST] CPU read @0x7c8
47875 [L1] Cache hit: addr = 7c8, data = c8
47875 [TEST] CPU read @0x7c9
47885 [L1] Cache hit: addr = 7c9, data = c9
47885 [TEST] CPU read @0x7ca
47895 [L1] Cache hit: addr = 7ca, data = ca
47895 [TEST] CPU read @0x7cb
47905 [L1] Cache hit: addr = 7cb, data = cb
47905 [TEST] CPU read @0x7cc
47915 [L1] Cache hit: addr = 7cc, data = cc
47915 [TEST] CPU read @0x7cd
47925 [L1] Cache hit: addr = 7cd, data = cd
47925 [TEST] CPU read @0x7ce
47935 [L1] Cache hit: addr = 7ce, data = ce
47935 [TEST] CPU read @0x7cf
47945 [L1] Cache hit: addr = 7cf, data = cf
47945 [TEST] CPU read @0x7d0
47955 [L1] Cache miss: addr = 7d0
47955 [TEST] CPU read @0x7d1
47975 [L2] Cache hit: addr = 7d0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
47985 [L1] Cache Allocate: addr = 7d1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
47985 [L1] Cache hit from L2: addr = 7d1, data = c1
47985 [TEST] CPU read @0x7d2
47995 [L1] Cache hit: addr = 7d2, data = c2
47995 [TEST] CPU read @0x7d3
48005 [L1] Cache hit: addr = 7d3, data = c3
48005 [TEST] CPU read @0x7d4
48015 [L1] Cache hit: addr = 7d4, data = c4
48015 [TEST] CPU read @0x7d5
48025 [L1] Cache hit: addr = 7d5, data = c5
48025 [TEST] CPU read @0x7d6
48035 [L1] Cache hit: addr = 7d6, data = c6
48035 [TEST] CPU read @0x7d7
48045 [L1] Cache hit: addr = 7d7, data = c7
48045 [TEST] CPU read @0x7d8
48055 [L1] Cache hit: addr = 7d8, data = c8
48055 [TEST] CPU read @0x7d9
48065 [L1] Cache hit: addr = 7d9, data = c9
48065 [TEST] CPU read @0x7da
48075 [L1] Cache hit: addr = 7da, data = ca
48075 [TEST] CPU read @0x7db
48085 [L1] Cache hit: addr = 7db, data = cb
48085 [TEST] CPU read @0x7dc
48095 [L1] Cache hit: addr = 7dc, data = cc
48095 [TEST] CPU read @0x7dd
48105 [L1] Cache hit: addr = 7dd, data = cd
48105 [TEST] CPU read @0x7de
48115 [L1] Cache hit: addr = 7de, data = ce
48115 [TEST] CPU read @0x7df
48125 [L1] Cache hit: addr = 7df, data = cf
48125 [TEST] CPU read @0x7e0
48135 [L1] Cache miss: addr = 7e0
48135 [TEST] CPU read @0x7e1
48155 [L2] Cache miss: addr = 7e0
48165 [MEM] Mem hit: addr = 7e0, data = e0
48175 [L2] Cache Allocate: addr = 7e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
48185 [L1] Cache Allocate: addr = 7e1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
48185 [L1] Cache hit from L2: addr = 7e1, data = e1
48185 [TEST] CPU read @0x7e2
48195 [L1] Cache hit: addr = 7e2, data = e2
48195 [TEST] CPU read @0x7e3
48205 [L1] Cache hit: addr = 7e3, data = e3
48205 [TEST] CPU read @0x7e4
48215 [L1] Cache hit: addr = 7e4, data = e4
48215 [TEST] CPU read @0x7e5
48225 [L1] Cache hit: addr = 7e5, data = e5
48225 [TEST] CPU read @0x7e6
48235 [L1] Cache hit: addr = 7e6, data = e6
48235 [TEST] CPU read @0x7e7
48245 [L1] Cache hit: addr = 7e7, data = e7
48245 [TEST] CPU read @0x7e8
48255 [L1] Cache hit: addr = 7e8, data = e8
48255 [TEST] CPU read @0x7e9
48265 [L1] Cache hit: addr = 7e9, data = e9
48265 [TEST] CPU read @0x7ea
48275 [L1] Cache hit: addr = 7ea, data = ea
48275 [TEST] CPU read @0x7eb
48285 [L1] Cache hit: addr = 7eb, data = eb
48285 [TEST] CPU read @0x7ec
48295 [L1] Cache hit: addr = 7ec, data = ec
48295 [TEST] CPU read @0x7ed
48305 [L1] Cache hit: addr = 7ed, data = ed
48305 [TEST] CPU read @0x7ee
48315 [L1] Cache hit: addr = 7ee, data = ee
48315 [TEST] CPU read @0x7ef
48325 [L1] Cache hit: addr = 7ef, data = ef
48325 [TEST] CPU read @0x7f0
48335 [L1] Cache miss: addr = 7f0
48335 [TEST] CPU read @0x7f1
48355 [L2] Cache hit: addr = 7f0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
48365 [L1] Cache Allocate: addr = 7f1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
48365 [L1] Cache hit from L2: addr = 7f1, data = e1
48365 [TEST] CPU read @0x7f2
48375 [L1] Cache hit: addr = 7f2, data = e2
48375 [TEST] CPU read @0x7f3
48385 [L1] Cache hit: addr = 7f3, data = e3
48385 [TEST] CPU read @0x7f4
48395 [L1] Cache hit: addr = 7f4, data = e4
48395 [TEST] CPU read @0x7f5
48405 [L1] Cache hit: addr = 7f5, data = e5
48405 [TEST] CPU read @0x7f6
48415 [L1] Cache hit: addr = 7f6, data = e6
48415 [TEST] CPU read @0x7f7
48425 [L1] Cache hit: addr = 7f7, data = e7
48425 [TEST] CPU read @0x7f8
48435 [L1] Cache hit: addr = 7f8, data = e8
48435 [TEST] CPU read @0x7f9
48445 [L1] Cache hit: addr = 7f9, data = e9
48445 [TEST] CPU read @0x7fa
48455 [L1] Cache hit: addr = 7fa, data = ea
48455 [TEST] CPU read @0x7fb
48465 [L1] Cache hit: addr = 7fb, data = eb
48465 [TEST] CPU read @0x7fc
48475 [L1] Cache hit: addr = 7fc, data = ec
48475 [TEST] CPU read @0x7fd
48485 [L1] Cache hit: addr = 7fd, data = ed
48485 [TEST] CPU read @0x7fe
48495 [L1] Cache hit: addr = 7fe, data = ee
48495 [TEST] CPU read @0x7ff
48505 [L1] Cache hit: addr = 7ff, data = ef
48505 [TEST] CPU read @0x000
48515 [L1] Cache miss: addr = 000
48515 [TEST] CPU read @0x001
48535 [L2] Cache miss: addr = 000
48545 [MEM] Mem hit: addr = 000, data = 00
48555 [L2] Cache Allocate: addr = 000 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
48565 [L1] Cache Allocate: addr = 001 data = 0f0e0d0c0b0a09080706050403020100
48565 [L1] Cache hit from L2: addr = 001, data = 01
48565 [TEST] CPU read @0x002
48575 [L1] Cache hit: addr = 002, data = 02
48575 [TEST] CPU read @0x003
48585 [L1] Cache hit: addr = 003, data = 03
48585 [TEST] CPU read @0x004
48595 [L1] Cache hit: addr = 004, data = 04
48595 [TEST] CPU read @0x005
48605 [L1] Cache hit: addr = 005, data = 05
48605 [TEST] CPU read @0x006
48615 [L1] Cache hit: addr = 006, data = 06
48615 [TEST] CPU read @0x007
48625 [L1] Cache hit: addr = 007, data = 07
48625 [TEST] CPU read @0x008
48635 [L1] Cache hit: addr = 008, data = 08
48635 [TEST] CPU read @0x009
48645 [L1] Cache hit: addr = 009, data = 09
48645 [TEST] CPU read @0x00a
48655 [L1] Cache hit: addr = 00a, data = 0a
48655 [TEST] CPU read @0x00b
48665 [L1] Cache hit: addr = 00b, data = 0b
48665 [TEST] CPU read @0x00c
48675 [L1] Cache hit: addr = 00c, data = 0c
48675 [TEST] CPU read @0x00d
48685 [L1] Cache hit: addr = 00d, data = 0d
48685 [TEST] CPU read @0x00e
48695 [L1] Cache hit: addr = 00e, data = 0e
48695 [TEST] CPU read @0x00f
48705 [L1] Cache hit: addr = 00f, data = 0f
48705 [TEST] CPU read @0x010
48715 [L1] Cache miss: addr = 010
48715 [TEST] CPU read @0x011
48735 [L2] Cache hit: addr = 010, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
48745 [L1] Cache Allocate: addr = 011 data = 0f0e0d0c0b0a09080706050403020100
48745 [L1] Cache hit from L2: addr = 011, data = 01
48745 [TEST] CPU read @0x012
48755 [L1] Cache hit: addr = 012, data = 02
48755 [TEST] CPU read @0x013
48765 [L1] Cache hit: addr = 013, data = 03
48765 [TEST] CPU read @0x014
48775 [L1] Cache hit: addr = 014, data = 04
48775 [TEST] CPU read @0x015
48785 [L1] Cache hit: addr = 015, data = 05
48785 [TEST] CPU read @0x016
48795 [L1] Cache hit: addr = 016, data = 06
48795 [TEST] CPU read @0x017
48805 [L1] Cache hit: addr = 017, data = 07
48805 [TEST] CPU read @0x018
48815 [L1] Cache hit: addr = 018, data = 08
48815 [TEST] CPU read @0x019
48825 [L1] Cache hit: addr = 019, data = 09
48825 [TEST] CPU read @0x01a
48835 [L1] Cache hit: addr = 01a, data = 0a
48835 [TEST] CPU read @0x01b
48845 [L1] Cache hit: addr = 01b, data = 0b
48845 [TEST] CPU read @0x01c
48855 [L1] Cache hit: addr = 01c, data = 0c
48855 [TEST] CPU read @0x01d
48865 [L1] Cache hit: addr = 01d, data = 0d
48865 [TEST] CPU read @0x01e
48875 [L1] Cache hit: addr = 01e, data = 0e
48875 [TEST] CPU read @0x01f
48885 [L1] Cache hit: addr = 01f, data = 0f
48885 [TEST] CPU read @0x020
48895 [L1] Cache miss: addr = 020
48895 [TEST] CPU read @0x021
48915 [L2] Cache miss: addr = 020
48925 [MEM] Mem hit: addr = 020, data = 20
48935 [L2] Cache Allocate: addr = 020 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
48945 [L1] Cache Allocate: addr = 021 data = 2f2e2d2c2b2a29282726252423222120
48945 [L1] Cache hit from L2: addr = 021, data = 21
48945 [TEST] CPU read @0x022
48955 [L1] Cache hit: addr = 022, data = 22
48955 [TEST] CPU read @0x023
48965 [L1] Cache hit: addr = 023, data = 23
48965 [TEST] CPU read @0x024
48975 [L1] Cache hit: addr = 024, data = 24
48975 [TEST] CPU read @0x025
48985 [L1] Cache hit: addr = 025, data = 25
48985 [TEST] CPU read @0x026
48995 [L1] Cache hit: addr = 026, data = 26
48995 [TEST] CPU read @0x027
49005 [L1] Cache hit: addr = 027, data = 27
49005 [TEST] CPU read @0x028
49015 [L1] Cache hit: addr = 028, data = 28
49015 [TEST] CPU read @0x029
49025 [L1] Cache hit: addr = 029, data = 29
49025 [TEST] CPU read @0x02a
49035 [L1] Cache hit: addr = 02a, data = 2a
49035 [TEST] CPU read @0x02b
49045 [L1] Cache hit: addr = 02b, data = 2b
49045 [TEST] CPU read @0x02c
49055 [L1] Cache hit: addr = 02c, data = 2c
49055 [TEST] CPU read @0x02d
49065 [L1] Cache hit: addr = 02d, data = 2d
49065 [TEST] CPU read @0x02e
49075 [L1] Cache hit: addr = 02e, data = 2e
49075 [TEST] CPU read @0x02f
49085 [L1] Cache hit: addr = 02f, data = 2f
49085 [TEST] CPU read @0x030
49095 [L1] Cache miss: addr = 030
49095 [TEST] CPU read @0x031
49115 [L2] Cache hit: addr = 030, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
49125 [L1] Cache Allocate: addr = 031 data = 2f2e2d2c2b2a29282726252423222120
49125 [L1] Cache hit from L2: addr = 031, data = 21
49125 [TEST] CPU read @0x032
49135 [L1] Cache hit: addr = 032, data = 22
49135 [TEST] CPU read @0x033
49145 [L1] Cache hit: addr = 033, data = 23
49145 [TEST] CPU read @0x034
49155 [L1] Cache hit: addr = 034, data = 24
49155 [TEST] CPU read @0x035
49165 [L1] Cache hit: addr = 035, data = 25
49165 [TEST] CPU read @0x036
49175 [L1] Cache hit: addr = 036, data = 26
49175 [TEST] CPU read @0x037
49185 [L1] Cache hit: addr = 037, data = 27
49185 [TEST] CPU read @0x038
49195 [L1] Cache hit: addr = 038, data = 28
49195 [TEST] CPU read @0x039
49205 [L1] Cache hit: addr = 039, data = 29
49205 [TEST] CPU read @0x03a
49215 [L1] Cache hit: addr = 03a, data = 2a
49215 [TEST] CPU read @0x03b
49225 [L1] Cache hit: addr = 03b, data = 2b
49225 [TEST] CPU read @0x03c
49235 [L1] Cache hit: addr = 03c, data = 2c
49235 [TEST] CPU read @0x03d
49245 [L1] Cache hit: addr = 03d, data = 2d
49245 [TEST] CPU read @0x03e
49255 [L1] Cache hit: addr = 03e, data = 2e
49255 [TEST] CPU read @0x03f
49265 [L1] Cache hit: addr = 03f, data = 2f
49265 [TEST] CPU read @0x040
49275 [L1] Cache miss: addr = 040
49275 [TEST] CPU read @0x041
49295 [L2] Cache miss: addr = 040
49305 [MEM] Mem hit: addr = 040, data = 40
49315 [L2] Cache Allocate: addr = 040 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
49325 [L1] Cache Allocate: addr = 041 data = 4f4e4d4c4b4a49484746454443424140
49325 [L1] Cache hit from L2: addr = 041, data = 41
49325 [TEST] CPU read @0x042
49335 [L1] Cache hit: addr = 042, data = 42
49335 [TEST] CPU read @0x043
49345 [L1] Cache hit: addr = 043, data = 43
49345 [TEST] CPU read @0x044
49355 [L1] Cache hit: addr = 044, data = 44
49355 [TEST] CPU read @0x045
49365 [L1] Cache hit: addr = 045, data = 45
49365 [TEST] CPU read @0x046
49375 [L1] Cache hit: addr = 046, data = 46
49375 [TEST] CPU read @0x047
49385 [L1] Cache hit: addr = 047, data = 47
49385 [TEST] CPU read @0x048
49395 [L1] Cache hit: addr = 048, data = 48
49395 [TEST] CPU read @0x049
49405 [L1] Cache hit: addr = 049, data = 49
49405 [TEST] CPU read @0x04a
49415 [L1] Cache hit: addr = 04a, data = 4a
49415 [TEST] CPU read @0x04b
49425 [L1] Cache hit: addr = 04b, data = 4b
49425 [TEST] CPU read @0x04c
49435 [L1] Cache hit: addr = 04c, data = 4c
49435 [TEST] CPU read @0x04d
49445 [L1] Cache hit: addr = 04d, data = 4d
49445 [TEST] CPU read @0x04e
49455 [L1] Cache hit: addr = 04e, data = 4e
49455 [TEST] CPU read @0x04f
49465 [L1] Cache hit: addr = 04f, data = 4f
49465 [TEST] CPU read @0x050
49475 [L1] Cache miss: addr = 050
49475 [TEST] CPU read @0x051
49495 [L2] Cache hit: addr = 050, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
49505 [L1] Cache Allocate: addr = 051 data = 4f4e4d4c4b4a49484746454443424140
49505 [L1] Cache hit from L2: addr = 051, data = 41
49505 [TEST] CPU read @0x052
49515 [L1] Cache hit: addr = 052, data = 42
49515 [TEST] CPU read @0x053
49525 [L1] Cache hit: addr = 053, data = 43
49525 [TEST] CPU read @0x054
49535 [L1] Cache hit: addr = 054, data = 44
49535 [TEST] CPU read @0x055
49545 [L1] Cache hit: addr = 055, data = 45
49545 [TEST] CPU read @0x056
49555 [L1] Cache hit: addr = 056, data = 46
49555 [TEST] CPU read @0x057
49565 [L1] Cache hit: addr = 057, data = 47
49565 [TEST] CPU read @0x058
49575 [L1] Cache hit: addr = 058, data = 48
49575 [TEST] CPU read @0x059
49585 [L1] Cache hit: addr = 059, data = 49
49585 [TEST] CPU read @0x05a
49595 [L1] Cache hit: addr = 05a, data = 4a
49595 [TEST] CPU read @0x05b
49605 [L1] Cache hit: addr = 05b, data = 4b
49605 [TEST] CPU read @0x05c
49615 [L1] Cache hit: addr = 05c, data = 4c
49615 [TEST] CPU read @0x05d
49625 [L1] Cache hit: addr = 05d, data = 4d
49625 [TEST] CPU read @0x05e
49635 [L1] Cache hit: addr = 05e, data = 4e
49635 [TEST] CPU read @0x05f
49645 [L1] Cache hit: addr = 05f, data = 4f
49645 [TEST] CPU read @0x060
49655 [L1] Cache miss: addr = 060
49655 [TEST] CPU read @0x061
49675 [L2] Cache miss: addr = 060
49685 [MEM] Mem hit: addr = 060, data = 60
49695 [L2] Cache Allocate: addr = 060 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
49705 [L1] Cache Allocate: addr = 061 data = 6f6e6d6c6b6a69686766656463626160
49705 [L1] Cache hit from L2: addr = 061, data = 61
49705 [TEST] CPU read @0x062
49715 [L1] Cache hit: addr = 062, data = 62
49715 [TEST] CPU read @0x063
49725 [L1] Cache hit: addr = 063, data = 63
49725 [TEST] CPU read @0x064
49735 [L1] Cache hit: addr = 064, data = 64
49735 [TEST] CPU read @0x065
49745 [L1] Cache hit: addr = 065, data = 65
49745 [TEST] CPU read @0x066
49755 [L1] Cache hit: addr = 066, data = 66
49755 [TEST] CPU read @0x067
49765 [L1] Cache hit: addr = 067, data = 67
49765 [TEST] CPU read @0x068
49775 [L1] Cache hit: addr = 068, data = 68
49775 [TEST] CPU read @0x069
49785 [L1] Cache hit: addr = 069, data = 69
49785 [TEST] CPU read @0x06a
49795 [L1] Cache hit: addr = 06a, data = 6a
49795 [TEST] CPU read @0x06b
49805 [L1] Cache hit: addr = 06b, data = 6b
49805 [TEST] CPU read @0x06c
49815 [L1] Cache hit: addr = 06c, data = 6c
49815 [TEST] CPU read @0x06d
49825 [L1] Cache hit: addr = 06d, data = 6d
49825 [TEST] CPU read @0x06e
49835 [L1] Cache hit: addr = 06e, data = 6e
49835 [TEST] CPU read @0x06f
49845 [L1] Cache hit: addr = 06f, data = 6f
49845 [TEST] CPU read @0x070
49855 [L1] Cache miss: addr = 070
49855 [TEST] CPU read @0x071
49875 [L2] Cache hit: addr = 070, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
49885 [L1] Cache Allocate: addr = 071 data = 6f6e6d6c6b6a69686766656463626160
49885 [L1] Cache hit from L2: addr = 071, data = 61
49885 [TEST] CPU read @0x072
49895 [L1] Cache hit: addr = 072, data = 62
49895 [TEST] CPU read @0x073
49905 [L1] Cache hit: addr = 073, data = 63
49905 [TEST] CPU read @0x074
49915 [L1] Cache hit: addr = 074, data = 64
49915 [TEST] CPU read @0x075
49925 [L1] Cache hit: addr = 075, data = 65
49925 [TEST] CPU read @0x076
49935 [L1] Cache hit: addr = 076, data = 66
49935 [TEST] CPU read @0x077
49945 [L1] Cache hit: addr = 077, data = 67
49945 [TEST] CPU read @0x078
49955 [L1] Cache hit: addr = 078, data = 68
49955 [TEST] CPU read @0x079
49965 [L1] Cache hit: addr = 079, data = 69
49965 [TEST] CPU read @0x07a
49975 [L1] Cache hit: addr = 07a, data = 6a
49975 [TEST] CPU read @0x07b
49985 [L1] Cache hit: addr = 07b, data = 6b
49985 [TEST] CPU read @0x07c
49995 [L1] Cache hit: addr = 07c, data = 6c
49995 [TEST] CPU read @0x07d
50005 [L1] Cache hit: addr = 07d, data = 6d
50005 [TEST] CPU read @0x07e
50015 [L1] Cache hit: addr = 07e, data = 6e
50015 [TEST] CPU read @0x07f
50025 [L1] Cache hit: addr = 07f, data = 6f
50025 [TEST] CPU read @0x080
50035 [L1] Cache miss: addr = 080
50035 [TEST] CPU read @0x081
50055 [L2] Cache miss: addr = 080
50065 [MEM] Mem hit: addr = 080, data = 80
50075 [L2] Cache Allocate: addr = 080 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
50085 [L1] Cache Allocate: addr = 081 data = 8f8e8d8c8b8a89888786858483828180
50085 [L1] Cache hit from L2: addr = 081, data = 81
50085 [TEST] CPU read @0x082
50095 [L1] Cache hit: addr = 082, data = 82
50095 [TEST] CPU read @0x083
50105 [L1] Cache hit: addr = 083, data = 83
50105 [TEST] CPU read @0x084
50115 [L1] Cache hit: addr = 084, data = 84
50115 [TEST] CPU read @0x085
50125 [L1] Cache hit: addr = 085, data = 85
50125 [TEST] CPU read @0x086
50135 [L1] Cache hit: addr = 086, data = 86
50135 [TEST] CPU read @0x087
50145 [L1] Cache hit: addr = 087, data = 87
50145 [TEST] CPU read @0x088
50155 [L1] Cache hit: addr = 088, data = 88
50155 [TEST] CPU read @0x089
50165 [L1] Cache hit: addr = 089, data = 89
50165 [TEST] CPU read @0x08a
50175 [L1] Cache hit: addr = 08a, data = 8a
50175 [TEST] CPU read @0x08b
50185 [L1] Cache hit: addr = 08b, data = 8b
50185 [TEST] CPU read @0x08c
50195 [L1] Cache hit: addr = 08c, data = 8c
50195 [TEST] CPU read @0x08d
50205 [L1] Cache hit: addr = 08d, data = 8d
50205 [TEST] CPU read @0x08e
50215 [L1] Cache hit: addr = 08e, data = 8e
50215 [TEST] CPU read @0x08f
50225 [L1] Cache hit: addr = 08f, data = 8f
50225 [TEST] CPU read @0x090
50235 [L1] Cache miss: addr = 090
50235 [TEST] CPU read @0x091
50255 [L2] Cache hit: addr = 090, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
50265 [L1] Cache Allocate: addr = 091 data = 8f8e8d8c8b8a89888786858483828180
50265 [L1] Cache hit from L2: addr = 091, data = 81
50265 [TEST] CPU read @0x092
50275 [L1] Cache hit: addr = 092, data = 82
50275 [TEST] CPU read @0x093
50285 [L1] Cache hit: addr = 093, data = 83
50285 [TEST] CPU read @0x094
50295 [L1] Cache hit: addr = 094, data = 84
50295 [TEST] CPU read @0x095
50305 [L1] Cache hit: addr = 095, data = 85
50305 [TEST] CPU read @0x096
50315 [L1] Cache hit: addr = 096, data = 86
50315 [TEST] CPU read @0x097
50325 [L1] Cache hit: addr = 097, data = 87
50325 [TEST] CPU read @0x098
50335 [L1] Cache hit: addr = 098, data = 88
50335 [TEST] CPU read @0x099
50345 [L1] Cache hit: addr = 099, data = 89
50345 [TEST] CPU read @0x09a
50355 [L1] Cache hit: addr = 09a, data = 8a
50355 [TEST] CPU read @0x09b
50365 [L1] Cache hit: addr = 09b, data = 8b
50365 [TEST] CPU read @0x09c
50375 [L1] Cache hit: addr = 09c, data = 8c
50375 [TEST] CPU read @0x09d
50385 [L1] Cache hit: addr = 09d, data = 8d
50385 [TEST] CPU read @0x09e
50395 [L1] Cache hit: addr = 09e, data = 8e
50395 [TEST] CPU read @0x09f
50405 [L1] Cache hit: addr = 09f, data = 8f
50405 [TEST] CPU read @0x0a0
50415 [L1] Cache miss: addr = 0a0
50415 [TEST] CPU read @0x0a1
50435 [L2] Cache miss: addr = 0a0
50445 [MEM] Mem hit: addr = 0a0, data = a0
50455 [L2] Cache Allocate: addr = 0a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
50465 [L1] Cache Allocate: addr = 0a1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
50465 [L1] Cache hit from L2: addr = 0a1, data = a1
50465 [TEST] CPU read @0x0a2
50475 [L1] Cache hit: addr = 0a2, data = a2
50475 [TEST] CPU read @0x0a3
50485 [L1] Cache hit: addr = 0a3, data = a3
50485 [TEST] CPU read @0x0a4
50495 [L1] Cache hit: addr = 0a4, data = a4
50495 [TEST] CPU read @0x0a5
50505 [L1] Cache hit: addr = 0a5, data = a5
50505 [TEST] CPU read @0x0a6
50515 [L1] Cache hit: addr = 0a6, data = a6
50515 [TEST] CPU read @0x0a7
50525 [L1] Cache hit: addr = 0a7, data = a7
50525 [TEST] CPU read @0x0a8
50535 [L1] Cache hit: addr = 0a8, data = a8
50535 [TEST] CPU read @0x0a9
50545 [L1] Cache hit: addr = 0a9, data = a9
50545 [TEST] CPU read @0x0aa
50555 [L1] Cache hit: addr = 0aa, data = aa
50555 [TEST] CPU read @0x0ab
50565 [L1] Cache hit: addr = 0ab, data = ab
50565 [TEST] CPU read @0x0ac
50575 [L1] Cache hit: addr = 0ac, data = ac
50575 [TEST] CPU read @0x0ad
50585 [L1] Cache hit: addr = 0ad, data = ad
50585 [TEST] CPU read @0x0ae
50595 [L1] Cache hit: addr = 0ae, data = ae
50595 [TEST] CPU read @0x0af
50605 [L1] Cache hit: addr = 0af, data = af
50605 [TEST] CPU read @0x0b0
50615 [L1] Cache miss: addr = 0b0
50615 [TEST] CPU read @0x0b1
50635 [L2] Cache hit: addr = 0b0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
50645 [L1] Cache Allocate: addr = 0b1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
50645 [L1] Cache hit from L2: addr = 0b1, data = a1
50645 [TEST] CPU read @0x0b2
50655 [L1] Cache hit: addr = 0b2, data = a2
50655 [TEST] CPU read @0x0b3
50665 [L1] Cache hit: addr = 0b3, data = a3
50665 [TEST] CPU read @0x0b4
50675 [L1] Cache hit: addr = 0b4, data = a4
50675 [TEST] CPU read @0x0b5
50685 [L1] Cache hit: addr = 0b5, data = a5
50685 [TEST] CPU read @0x0b6
50695 [L1] Cache hit: addr = 0b6, data = a6
50695 [TEST] CPU read @0x0b7
50705 [L1] Cache hit: addr = 0b7, data = a7
50705 [TEST] CPU read @0x0b8
50715 [L1] Cache hit: addr = 0b8, data = a8
50715 [TEST] CPU read @0x0b9
50725 [L1] Cache hit: addr = 0b9, data = a9
50725 [TEST] CPU read @0x0ba
50735 [L1] Cache hit: addr = 0ba, data = aa
50735 [TEST] CPU read @0x0bb
50745 [L1] Cache hit: addr = 0bb, data = ab
50745 [TEST] CPU read @0x0bc
50755 [L1] Cache hit: addr = 0bc, data = ac
50755 [TEST] CPU read @0x0bd
50765 [L1] Cache hit: addr = 0bd, data = ad
50765 [TEST] CPU read @0x0be
50775 [L1] Cache hit: addr = 0be, data = ae
50775 [TEST] CPU read @0x0bf
50785 [L1] Cache hit: addr = 0bf, data = af
50785 [TEST] CPU read @0x0c0
50795 [L1] Cache miss: addr = 0c0
50795 [TEST] CPU read @0x0c1
50815 [L2] Cache miss: addr = 0c0
50825 [MEM] Mem hit: addr = 0c0, data = c0
50835 [L2] Cache Allocate: addr = 0c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
50845 [L1] Cache Allocate: addr = 0c1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
50845 [L1] Cache hit from L2: addr = 0c1, data = c1
50845 [TEST] CPU read @0x0c2
50855 [L1] Cache hit: addr = 0c2, data = c2
50855 [TEST] CPU read @0x0c3
50865 [L1] Cache hit: addr = 0c3, data = c3
50865 [TEST] CPU read @0x0c4
50875 [L1] Cache hit: addr = 0c4, data = c4
50875 [TEST] CPU read @0x0c5
50885 [L1] Cache hit: addr = 0c5, data = c5
50885 [TEST] CPU read @0x0c6
50895 [L1] Cache hit: addr = 0c6, data = c6
50895 [TEST] CPU read @0x0c7
50905 [L1] Cache hit: addr = 0c7, data = c7
50905 [TEST] CPU read @0x0c8
50915 [L1] Cache hit: addr = 0c8, data = c8
50915 [TEST] CPU read @0x0c9
50925 [L1] Cache hit: addr = 0c9, data = c9
50925 [TEST] CPU read @0x0ca
50935 [L1] Cache hit: addr = 0ca, data = ca
50935 [TEST] CPU read @0x0cb
50945 [L1] Cache hit: addr = 0cb, data = cb
50945 [TEST] CPU read @0x0cc
50955 [L1] Cache hit: addr = 0cc, data = cc
50955 [TEST] CPU read @0x0cd
50965 [L1] Cache hit: addr = 0cd, data = cd
50965 [TEST] CPU read @0x0ce
50975 [L1] Cache hit: addr = 0ce, data = ce
50975 [TEST] CPU read @0x0cf
50985 [L1] Cache hit: addr = 0cf, data = cf
50985 [TEST] CPU read @0x0d0
50995 [L1] Cache miss: addr = 0d0
50995 [TEST] CPU read @0x0d1
51015 [L2] Cache hit: addr = 0d0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
51025 [L1] Cache Allocate: addr = 0d1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
51025 [L1] Cache hit from L2: addr = 0d1, data = c1
51025 [TEST] CPU read @0x0d2
51035 [L1] Cache hit: addr = 0d2, data = c2
51035 [TEST] CPU read @0x0d3
51045 [L1] Cache hit: addr = 0d3, data = c3
51045 [TEST] CPU read @0x0d4
51055 [L1] Cache hit: addr = 0d4, data = c4
51055 [TEST] CPU read @0x0d5
51065 [L1] Cache hit: addr = 0d5, data = c5
51065 [TEST] CPU read @0x0d6
51075 [L1] Cache hit: addr = 0d6, data = c6
51075 [TEST] CPU read @0x0d7
51085 [L1] Cache hit: addr = 0d7, data = c7
51085 [TEST] CPU read @0x0d8
51095 [L1] Cache hit: addr = 0d8, data = c8
51095 [TEST] CPU read @0x0d9
51105 [L1] Cache hit: addr = 0d9, data = c9
51105 [TEST] CPU read @0x0da
51115 [L1] Cache hit: addr = 0da, data = ca
51115 [TEST] CPU read @0x0db
51125 [L1] Cache hit: addr = 0db, data = cb
51125 [TEST] CPU read @0x0dc
51135 [L1] Cache hit: addr = 0dc, data = cc
51135 [TEST] CPU read @0x0dd
51145 [L1] Cache hit: addr = 0dd, data = cd
51145 [TEST] CPU read @0x0de
51155 [L1] Cache hit: addr = 0de, data = ce
51155 [TEST] CPU read @0x0df
51165 [L1] Cache hit: addr = 0df, data = cf
51165 [TEST] CPU read @0x0e0
51175 [L1] Cache miss: addr = 0e0
51175 [TEST] CPU read @0x0e1
51195 [L2] Cache miss: addr = 0e0
51205 [MEM] Mem hit: addr = 0e0, data = e0
51215 [L2] Cache Allocate: addr = 0e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
51225 [L1] Cache Allocate: addr = 0e1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
51225 [L1] Cache hit from L2: addr = 0e1, data = e1
51225 [TEST] CPU read @0x0e2
51235 [L1] Cache hit: addr = 0e2, data = e2
51235 [TEST] CPU read @0x0e3
51245 [L1] Cache hit: addr = 0e3, data = e3
51245 [TEST] CPU read @0x0e4
51255 [L1] Cache hit: addr = 0e4, data = e4
51255 [TEST] CPU read @0x0e5
51265 [L1] Cache hit: addr = 0e5, data = e5
51265 [TEST] CPU read @0x0e6
51275 [L1] Cache hit: addr = 0e6, data = e6
51275 [TEST] CPU read @0x0e7
51285 [L1] Cache hit: addr = 0e7, data = e7
51285 [TEST] CPU read @0x0e8
51295 [L1] Cache hit: addr = 0e8, data = e8
51295 [TEST] CPU read @0x0e9
51305 [L1] Cache hit: addr = 0e9, data = e9
51305 [TEST] CPU read @0x0ea
51315 [L1] Cache hit: addr = 0ea, data = ea
51315 [TEST] CPU read @0x0eb
51325 [L1] Cache hit: addr = 0eb, data = eb
51325 [TEST] CPU read @0x0ec
51335 [L1] Cache hit: addr = 0ec, data = ec
51335 [TEST] CPU read @0x0ed
51345 [L1] Cache hit: addr = 0ed, data = ed
51345 [TEST] CPU read @0x0ee
51355 [L1] Cache hit: addr = 0ee, data = ee
51355 [TEST] CPU read @0x0ef
51365 [L1] Cache hit: addr = 0ef, data = ef
51365 [TEST] CPU read @0x0f0
51375 [L1] Cache miss: addr = 0f0
51375 [TEST] CPU read @0x0f1
51395 [L2] Cache hit: addr = 0f0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
51405 [L1] Cache Allocate: addr = 0f1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
51405 [L1] Cache hit from L2: addr = 0f1, data = e1
51405 [TEST] CPU read @0x0f2
51415 [L1] Cache hit: addr = 0f2, data = e2
51415 [TEST] CPU read @0x0f3
51425 [L1] Cache hit: addr = 0f3, data = e3
51425 [TEST] CPU read @0x0f4
51435 [L1] Cache hit: addr = 0f4, data = e4
51435 [TEST] CPU read @0x0f5
51445 [L1] Cache hit: addr = 0f5, data = e5
51445 [TEST] CPU read @0x0f6
51455 [L1] Cache hit: addr = 0f6, data = e6
51455 [TEST] CPU read @0x0f7
51465 [L1] Cache hit: addr = 0f7, data = e7
51465 [TEST] CPU read @0x0f8
51475 [L1] Cache hit: addr = 0f8, data = e8
51475 [TEST] CPU read @0x0f9
51485 [L1] Cache hit: addr = 0f9, data = e9
51485 [TEST] CPU read @0x0fa
51495 [L1] Cache hit: addr = 0fa, data = ea
51495 [TEST] CPU read @0x0fb
51505 [L1] Cache hit: addr = 0fb, data = eb
51505 [TEST] CPU read @0x0fc
51515 [L1] Cache hit: addr = 0fc, data = ec
51515 [TEST] CPU read @0x0fd
51525 [L1] Cache hit: addr = 0fd, data = ed
51525 [TEST] CPU read @0x0fe
51535 [L1] Cache hit: addr = 0fe, data = ee
51535 [TEST] CPU read @0x0ff
51545 [L1] Cache hit: addr = 0ff, data = ef
51545 [TEST] CPU read @0x100
51555 [L1] Cache miss: addr = 100
51555 [TEST] CPU read @0x101
51575 [L2] Cache hit: addr = 100, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
51585 [L1] Cache Allocate: addr = 101 data = 0f0e0d0c0b0a09080706050403020100
51585 [L1] Cache hit from L2: addr = 101, data = 01
51585 [TEST] CPU read @0x102
51595 [L1] Cache hit: addr = 102, data = 02
51595 [TEST] CPU read @0x103
51605 [L1] Cache hit: addr = 103, data = 03
51605 [TEST] CPU read @0x104
51615 [L1] Cache hit: addr = 104, data = 04
51615 [TEST] CPU read @0x105
51625 [L1] Cache hit: addr = 105, data = 05
51625 [TEST] CPU read @0x106
51635 [L1] Cache hit: addr = 106, data = 06
51635 [TEST] CPU read @0x107
51645 [L1] Cache hit: addr = 107, data = 07
51645 [TEST] CPU read @0x108
51655 [L1] Cache hit: addr = 108, data = 08
51655 [TEST] CPU read @0x109
51665 [L1] Cache hit: addr = 109, data = 09
51665 [TEST] CPU read @0x10a
51675 [L1] Cache hit: addr = 10a, data = 0a
51675 [TEST] CPU read @0x10b
51685 [L1] Cache hit: addr = 10b, data = 0b
51685 [TEST] CPU read @0x10c
51695 [L1] Cache hit: addr = 10c, data = 0c
51695 [TEST] CPU read @0x10d
51705 [L1] Cache hit: addr = 10d, data = 0d
51705 [TEST] CPU read @0x10e
51715 [L1] Cache hit: addr = 10e, data = 0e
51715 [TEST] CPU read @0x10f
51725 [L1] Cache hit: addr = 10f, data = 0f
51725 [TEST] CPU read @0x110
51735 [L1] Cache miss: addr = 110
51735 [TEST] CPU read @0x111
51755 [L2] Cache hit: addr = 110, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
51765 [L1] Cache Allocate: addr = 111 data = 0f0e0d0c0b0a09080706050403020100
51765 [L1] Cache hit from L2: addr = 111, data = 01
51765 [TEST] CPU read @0x112
51775 [L1] Cache hit: addr = 112, data = 02
51775 [TEST] CPU read @0x113
51785 [L1] Cache hit: addr = 113, data = 03
51785 [TEST] CPU read @0x114
51795 [L1] Cache hit: addr = 114, data = 04
51795 [TEST] CPU read @0x115
51805 [L1] Cache hit: addr = 115, data = 05
51805 [TEST] CPU read @0x116
51815 [L1] Cache hit: addr = 116, data = 06
51815 [TEST] CPU read @0x117
51825 [L1] Cache hit: addr = 117, data = 07
51825 [TEST] CPU read @0x118
51835 [L1] Cache hit: addr = 118, data = 08
51835 [TEST] CPU read @0x119
51845 [L1] Cache hit: addr = 119, data = 09
51845 [TEST] CPU read @0x11a
51855 [L1] Cache hit: addr = 11a, data = 0a
51855 [TEST] CPU read @0x11b
51865 [L1] Cache hit: addr = 11b, data = 0b
51865 [TEST] CPU read @0x11c
51875 [L1] Cache hit: addr = 11c, data = 0c
51875 [TEST] CPU read @0x11d
51885 [L1] Cache hit: addr = 11d, data = 0d
51885 [TEST] CPU read @0x11e
51895 [L1] Cache hit: addr = 11e, data = 0e
51895 [TEST] CPU read @0x11f
51905 [L1] Cache hit: addr = 11f, data = 0f
51905 [TEST] CPU read @0x120
51915 [L1] Cache miss: addr = 120
51915 [TEST] CPU read @0x121
51935 [L2] Cache hit: addr = 120, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
51945 [L1] Cache Allocate: addr = 121 data = 2f2e2d2c2b2a29282726252423222120
51945 [L1] Cache hit from L2: addr = 121, data = 21
51945 [TEST] CPU read @0x122
51955 [L1] Cache hit: addr = 122, data = 22
51955 [TEST] CPU read @0x123
51965 [L1] Cache hit: addr = 123, data = 23
51965 [TEST] CPU read @0x124
51975 [L1] Cache hit: addr = 124, data = 24
51975 [TEST] CPU read @0x125
51985 [L1] Cache hit: addr = 125, data = 25
51985 [TEST] CPU read @0x126
51995 [L1] Cache hit: addr = 126, data = 26
51995 [TEST] CPU read @0x127
52005 [L1] Cache hit: addr = 127, data = 27
52005 [TEST] CPU read @0x128
52015 [L1] Cache hit: addr = 128, data = 28
52015 [TEST] CPU read @0x129
52025 [L1] Cache hit: addr = 129, data = 29
52025 [TEST] CPU read @0x12a
52035 [L1] Cache hit: addr = 12a, data = 2a
52035 [TEST] CPU read @0x12b
52045 [L1] Cache hit: addr = 12b, data = 2b
52045 [TEST] CPU read @0x12c
52055 [L1] Cache hit: addr = 12c, data = 2c
52055 [TEST] CPU read @0x12d
52065 [L1] Cache hit: addr = 12d, data = 2d
52065 [TEST] CPU read @0x12e
52075 [L1] Cache hit: addr = 12e, data = 2e
52075 [TEST] CPU read @0x12f
52085 [L1] Cache hit: addr = 12f, data = 2f
52085 [TEST] CPU read @0x130
52095 [L1] Cache miss: addr = 130
52095 [TEST] CPU read @0x131
52115 [L2] Cache hit: addr = 130, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
52125 [L1] Cache Allocate: addr = 131 data = 2f2e2d2c2b2a29282726252423222120
52125 [L1] Cache hit from L2: addr = 131, data = 21
52125 [TEST] CPU read @0x132
52135 [L1] Cache hit: addr = 132, data = 22
52135 [TEST] CPU read @0x133
52145 [L1] Cache hit: addr = 133, data = 23
52145 [TEST] CPU read @0x134
52155 [L1] Cache hit: addr = 134, data = 24
52155 [TEST] CPU read @0x135
52165 [L1] Cache hit: addr = 135, data = 25
52165 [TEST] CPU read @0x136
52175 [L1] Cache hit: addr = 136, data = 26
52175 [TEST] CPU read @0x137
52185 [L1] Cache hit: addr = 137, data = 27
52185 [TEST] CPU read @0x138
52195 [L1] Cache hit: addr = 138, data = 28
52195 [TEST] CPU read @0x139
52205 [L1] Cache hit: addr = 139, data = 29
52205 [TEST] CPU read @0x13a
52215 [L1] Cache hit: addr = 13a, data = 2a
52215 [TEST] CPU read @0x13b
52225 [L1] Cache hit: addr = 13b, data = 2b
52225 [TEST] CPU read @0x13c
52235 [L1] Cache hit: addr = 13c, data = 2c
52235 [TEST] CPU read @0x13d
52245 [L1] Cache hit: addr = 13d, data = 2d
52245 [TEST] CPU read @0x13e
52255 [L1] Cache hit: addr = 13e, data = 2e
52255 [TEST] CPU read @0x13f
52265 [L1] Cache hit: addr = 13f, data = 2f
52265 [TEST] CPU read @0x140
52275 [L1] Cache miss: addr = 140
52275 [TEST] CPU read @0x141
52295 [L2] Cache hit: addr = 140, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
52305 [L1] Cache Allocate: addr = 141 data = 4f4e4d4c4b4a49484746454443424140
52305 [L1] Cache hit from L2: addr = 141, data = 41
52305 [TEST] CPU read @0x142
52315 [L1] Cache hit: addr = 142, data = 42
52315 [TEST] CPU read @0x143
52325 [L1] Cache hit: addr = 143, data = 43
52325 [TEST] CPU read @0x144
52335 [L1] Cache hit: addr = 144, data = 44
52335 [TEST] CPU read @0x145
52345 [L1] Cache hit: addr = 145, data = 45
52345 [TEST] CPU read @0x146
52355 [L1] Cache hit: addr = 146, data = 46
52355 [TEST] CPU read @0x147
52365 [L1] Cache hit: addr = 147, data = 47
52365 [TEST] CPU read @0x148
52375 [L1] Cache hit: addr = 148, data = 48
52375 [TEST] CPU read @0x149
52385 [L1] Cache hit: addr = 149, data = 49
52385 [TEST] CPU read @0x14a
52395 [L1] Cache hit: addr = 14a, data = 4a
52395 [TEST] CPU read @0x14b
52405 [L1] Cache hit: addr = 14b, data = 4b
52405 [TEST] CPU read @0x14c
52415 [L1] Cache hit: addr = 14c, data = 4c
52415 [TEST] CPU read @0x14d
52425 [L1] Cache hit: addr = 14d, data = 4d
52425 [TEST] CPU read @0x14e
52435 [L1] Cache hit: addr = 14e, data = 4e
52435 [TEST] CPU read @0x14f
52445 [L1] Cache hit: addr = 14f, data = 4f
52445 [TEST] CPU read @0x150
52455 [L1] Cache miss: addr = 150
52455 [TEST] CPU read @0x151
52475 [L2] Cache hit: addr = 150, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
52485 [L1] Cache Allocate: addr = 151 data = 4f4e4d4c4b4a49484746454443424140
52485 [L1] Cache hit from L2: addr = 151, data = 41
52485 [TEST] CPU read @0x152
52495 [L1] Cache hit: addr = 152, data = 42
52495 [TEST] CPU read @0x153
52505 [L1] Cache hit: addr = 153, data = 43
52505 [TEST] CPU read @0x154
52515 [L1] Cache hit: addr = 154, data = 44
52515 [TEST] CPU read @0x155
52525 [L1] Cache hit: addr = 155, data = 45
52525 [TEST] CPU read @0x156
52535 [L1] Cache hit: addr = 156, data = 46
52535 [TEST] CPU read @0x157
52545 [L1] Cache hit: addr = 157, data = 47
52545 [TEST] CPU read @0x158
52555 [L1] Cache hit: addr = 158, data = 48
52555 [TEST] CPU read @0x159
52565 [L1] Cache hit: addr = 159, data = 49
52565 [TEST] CPU read @0x15a
52575 [L1] Cache hit: addr = 15a, data = 4a
52575 [TEST] CPU read @0x15b
52585 [L1] Cache hit: addr = 15b, data = 4b
52585 [TEST] CPU read @0x15c
52595 [L1] Cache hit: addr = 15c, data = 4c
52595 [TEST] CPU read @0x15d
52605 [L1] Cache hit: addr = 15d, data = 4d
52605 [TEST] CPU read @0x15e
52615 [L1] Cache hit: addr = 15e, data = 4e
52615 [TEST] CPU read @0x15f
52625 [L1] Cache hit: addr = 15f, data = 4f
52625 [TEST] CPU read @0x160
52635 [L1] Cache miss: addr = 160
52635 [TEST] CPU read @0x161
52655 [L2] Cache hit: addr = 160, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
52665 [L1] Cache Allocate: addr = 161 data = 6f6e6d6c6b6a69686766656463626160
52665 [L1] Cache hit from L2: addr = 161, data = 61
52665 [TEST] CPU read @0x162
52675 [L1] Cache hit: addr = 162, data = 62
52675 [TEST] CPU read @0x163
52685 [L1] Cache hit: addr = 163, data = 63
52685 [TEST] CPU read @0x164
52695 [L1] Cache hit: addr = 164, data = 64
52695 [TEST] CPU read @0x165
52705 [L1] Cache hit: addr = 165, data = 65
52705 [TEST] CPU read @0x166
52715 [L1] Cache hit: addr = 166, data = 66
52715 [TEST] CPU read @0x167
52725 [L1] Cache hit: addr = 167, data = 67
52725 [TEST] CPU read @0x168
52735 [L1] Cache hit: addr = 168, data = 68
52735 [TEST] CPU read @0x169
52745 [L1] Cache hit: addr = 169, data = 69
52745 [TEST] CPU read @0x16a
52755 [L1] Cache hit: addr = 16a, data = 6a
52755 [TEST] CPU read @0x16b
52765 [L1] Cache hit: addr = 16b, data = 6b
52765 [TEST] CPU read @0x16c
52775 [L1] Cache hit: addr = 16c, data = 6c
52775 [TEST] CPU read @0x16d
52785 [L1] Cache hit: addr = 16d, data = 6d
52785 [TEST] CPU read @0x16e
52795 [L1] Cache hit: addr = 16e, data = 6e
52795 [TEST] CPU read @0x16f
52805 [L1] Cache hit: addr = 16f, data = 6f
52805 [TEST] CPU read @0x170
52815 [L1] Cache miss: addr = 170
52815 [TEST] CPU read @0x171
52835 [L2] Cache hit: addr = 170, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
52845 [L1] Cache Allocate: addr = 171 data = 6f6e6d6c6b6a69686766656463626160
52845 [L1] Cache hit from L2: addr = 171, data = 61
52845 [TEST] CPU read @0x172
52855 [L1] Cache hit: addr = 172, data = 62
52855 [TEST] CPU read @0x173
52865 [L1] Cache hit: addr = 173, data = 63
52865 [TEST] CPU read @0x174
52875 [L1] Cache hit: addr = 174, data = 64
52875 [TEST] CPU read @0x175
52885 [L1] Cache hit: addr = 175, data = 65
52885 [TEST] CPU read @0x176
52895 [L1] Cache hit: addr = 176, data = 66
52895 [TEST] CPU read @0x177
52905 [L1] Cache hit: addr = 177, data = 67
52905 [TEST] CPU read @0x178
52915 [L1] Cache hit: addr = 178, data = 68
52915 [TEST] CPU read @0x179
52925 [L1] Cache hit: addr = 179, data = 69
52925 [TEST] CPU read @0x17a
52935 [L1] Cache hit: addr = 17a, data = 6a
52935 [TEST] CPU read @0x17b
52945 [L1] Cache hit: addr = 17b, data = 6b
52945 [TEST] CPU read @0x17c
52955 [L1] Cache hit: addr = 17c, data = 6c
52955 [TEST] CPU read @0x17d
52965 [L1] Cache hit: addr = 17d, data = 6d
52965 [TEST] CPU read @0x17e
52975 [L1] Cache hit: addr = 17e, data = 6e
52975 [TEST] CPU read @0x17f
52985 [L1] Cache hit: addr = 17f, data = 6f
52985 [TEST] CPU read @0x180
52995 [L1] Cache miss: addr = 180
52995 [TEST] CPU read @0x181
53015 [L2] Cache hit: addr = 180, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
53025 [L1] Cache Allocate: addr = 181 data = 8f8e8d8c8b8a89888786858483828180
53025 [L1] Cache hit from L2: addr = 181, data = 81
53025 [TEST] CPU read @0x182
53035 [L1] Cache hit: addr = 182, data = 82
53035 [TEST] CPU read @0x183
53045 [L1] Cache hit: addr = 183, data = 83
53045 [TEST] CPU read @0x184
53055 [L1] Cache hit: addr = 184, data = 84
53055 [TEST] CPU read @0x185
53065 [L1] Cache hit: addr = 185, data = 85
53065 [TEST] CPU read @0x186
53075 [L1] Cache hit: addr = 186, data = 86
53075 [TEST] CPU read @0x187
53085 [L1] Cache hit: addr = 187, data = 87
53085 [TEST] CPU read @0x188
53095 [L1] Cache hit: addr = 188, data = 88
53095 [TEST] CPU read @0x189
53105 [L1] Cache hit: addr = 189, data = 89
53105 [TEST] CPU read @0x18a
53115 [L1] Cache hit: addr = 18a, data = 8a
53115 [TEST] CPU read @0x18b
53125 [L1] Cache hit: addr = 18b, data = 8b
53125 [TEST] CPU read @0x18c
53135 [L1] Cache hit: addr = 18c, data = 8c
53135 [TEST] CPU read @0x18d
53145 [L1] Cache hit: addr = 18d, data = 8d
53145 [TEST] CPU read @0x18e
53155 [L1] Cache hit: addr = 18e, data = 8e
53155 [TEST] CPU read @0x18f
53165 [L1] Cache hit: addr = 18f, data = 8f
53165 [TEST] CPU read @0x190
53175 [L1] Cache miss: addr = 190
53175 [TEST] CPU read @0x191
53195 [L2] Cache hit: addr = 190, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
53205 [L1] Cache Allocate: addr = 191 data = 8f8e8d8c8b8a89888786858483828180
53205 [L1] Cache hit from L2: addr = 191, data = 81
53205 [TEST] CPU read @0x192
53215 [L1] Cache hit: addr = 192, data = 82
53215 [TEST] CPU read @0x193
53225 [L1] Cache hit: addr = 193, data = 83
53225 [TEST] CPU read @0x194
53235 [L1] Cache hit: addr = 194, data = 84
53235 [TEST] CPU read @0x195
53245 [L1] Cache hit: addr = 195, data = 85
53245 [TEST] CPU read @0x196
53255 [L1] Cache hit: addr = 196, data = 86
53255 [TEST] CPU read @0x197
53265 [L1] Cache hit: addr = 197, data = 87
53265 [TEST] CPU read @0x198
53275 [L1] Cache hit: addr = 198, data = 88
53275 [TEST] CPU read @0x199
53285 [L1] Cache hit: addr = 199, data = 89
53285 [TEST] CPU read @0x19a
53295 [L1] Cache hit: addr = 19a, data = 8a
53295 [TEST] CPU read @0x19b
53305 [L1] Cache hit: addr = 19b, data = 8b
53305 [TEST] CPU read @0x19c
53315 [L1] Cache hit: addr = 19c, data = 8c
53315 [TEST] CPU read @0x19d
53325 [L1] Cache hit: addr = 19d, data = 8d
53325 [TEST] CPU read @0x19e
53335 [L1] Cache hit: addr = 19e, data = 8e
53335 [TEST] CPU read @0x19f
53345 [L1] Cache hit: addr = 19f, data = 8f
53345 [TEST] CPU read @0x1a0
53355 [L1] Cache miss: addr = 1a0
53355 [TEST] CPU read @0x1a1
53375 [L2] Cache hit: addr = 1a0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
53385 [L1] Cache Allocate: addr = 1a1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
53385 [L1] Cache hit from L2: addr = 1a1, data = a1
53385 [TEST] CPU read @0x1a2
53395 [L1] Cache hit: addr = 1a2, data = a2
53395 [TEST] CPU read @0x1a3
53405 [L1] Cache hit: addr = 1a3, data = a3
53405 [TEST] CPU read @0x1a4
53415 [L1] Cache hit: addr = 1a4, data = a4
53415 [TEST] CPU read @0x1a5
53425 [L1] Cache hit: addr = 1a5, data = a5
53425 [TEST] CPU read @0x1a6
53435 [L1] Cache hit: addr = 1a6, data = a6
53435 [TEST] CPU read @0x1a7
53445 [L1] Cache hit: addr = 1a7, data = a7
53445 [TEST] CPU read @0x1a8
53455 [L1] Cache hit: addr = 1a8, data = a8
53455 [TEST] CPU read @0x1a9
53465 [L1] Cache hit: addr = 1a9, data = a9
53465 [TEST] CPU read @0x1aa
53475 [L1] Cache hit: addr = 1aa, data = aa
53475 [TEST] CPU read @0x1ab
53485 [L1] Cache hit: addr = 1ab, data = ab
53485 [TEST] CPU read @0x1ac
53495 [L1] Cache hit: addr = 1ac, data = ac
53495 [TEST] CPU read @0x1ad
53505 [L1] Cache hit: addr = 1ad, data = ad
53505 [TEST] CPU read @0x1ae
53515 [L1] Cache hit: addr = 1ae, data = ae
53515 [TEST] CPU read @0x1af
53525 [L1] Cache hit: addr = 1af, data = af
53525 [TEST] CPU read @0x1b0
53535 [L1] Cache miss: addr = 1b0
53535 [TEST] CPU read @0x1b1
53555 [L2] Cache hit: addr = 1b0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
53565 [L1] Cache Allocate: addr = 1b1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
53565 [L1] Cache hit from L2: addr = 1b1, data = a1
53565 [TEST] CPU read @0x1b2
53575 [L1] Cache hit: addr = 1b2, data = a2
53575 [TEST] CPU read @0x1b3
53585 [L1] Cache hit: addr = 1b3, data = a3
53585 [TEST] CPU read @0x1b4
53595 [L1] Cache hit: addr = 1b4, data = a4
53595 [TEST] CPU read @0x1b5
53605 [L1] Cache hit: addr = 1b5, data = a5
53605 [TEST] CPU read @0x1b6
53615 [L1] Cache hit: addr = 1b6, data = a6
53615 [TEST] CPU read @0x1b7
53625 [L1] Cache hit: addr = 1b7, data = a7
53625 [TEST] CPU read @0x1b8
53635 [L1] Cache hit: addr = 1b8, data = a8
53635 [TEST] CPU read @0x1b9
53645 [L1] Cache hit: addr = 1b9, data = a9
53645 [TEST] CPU read @0x1ba
53655 [L1] Cache hit: addr = 1ba, data = aa
53655 [TEST] CPU read @0x1bb
53665 [L1] Cache hit: addr = 1bb, data = ab
53665 [TEST] CPU read @0x1bc
53675 [L1] Cache hit: addr = 1bc, data = ac
53675 [TEST] CPU read @0x1bd
53685 [L1] Cache hit: addr = 1bd, data = ad
53685 [TEST] CPU read @0x1be
53695 [L1] Cache hit: addr = 1be, data = ae
53695 [TEST] CPU read @0x1bf
53705 [L1] Cache hit: addr = 1bf, data = af
53705 [TEST] CPU read @0x1c0
53715 [L1] Cache miss: addr = 1c0
53715 [TEST] CPU read @0x1c1
53735 [L2] Cache hit: addr = 1c0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
53745 [L1] Cache Allocate: addr = 1c1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
53745 [L1] Cache hit from L2: addr = 1c1, data = c1
53745 [TEST] CPU read @0x1c2
53755 [L1] Cache hit: addr = 1c2, data = c2
53755 [TEST] CPU read @0x1c3
53765 [L1] Cache hit: addr = 1c3, data = c3
53765 [TEST] CPU read @0x1c4
53775 [L1] Cache hit: addr = 1c4, data = c4
53775 [TEST] CPU read @0x1c5
53785 [L1] Cache hit: addr = 1c5, data = c5
53785 [TEST] CPU read @0x1c6
53795 [L1] Cache hit: addr = 1c6, data = c6
53795 [TEST] CPU read @0x1c7
53805 [L1] Cache hit: addr = 1c7, data = c7
53805 [TEST] CPU read @0x1c8
53815 [L1] Cache hit: addr = 1c8, data = c8
53815 [TEST] CPU read @0x1c9
53825 [L1] Cache hit: addr = 1c9, data = c9
53825 [TEST] CPU read @0x1ca
53835 [L1] Cache hit: addr = 1ca, data = ca
53835 [TEST] CPU read @0x1cb
53845 [L1] Cache hit: addr = 1cb, data = cb
53845 [TEST] CPU read @0x1cc
53855 [L1] Cache hit: addr = 1cc, data = cc
53855 [TEST] CPU read @0x1cd
53865 [L1] Cache hit: addr = 1cd, data = cd
53865 [TEST] CPU read @0x1ce
53875 [L1] Cache hit: addr = 1ce, data = ce
53875 [TEST] CPU read @0x1cf
53885 [L1] Cache hit: addr = 1cf, data = cf
53885 [TEST] CPU read @0x1d0
53895 [L1] Cache miss: addr = 1d0
53895 [TEST] CPU read @0x1d1
53915 [L2] Cache hit: addr = 1d0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
53925 [L1] Cache Allocate: addr = 1d1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
53925 [L1] Cache hit from L2: addr = 1d1, data = c1
53925 [TEST] CPU read @0x1d2
53935 [L1] Cache hit: addr = 1d2, data = c2
53935 [TEST] CPU read @0x1d3
53945 [L1] Cache hit: addr = 1d3, data = c3
53945 [TEST] CPU read @0x1d4
53955 [L1] Cache hit: addr = 1d4, data = c4
53955 [TEST] CPU read @0x1d5
53965 [L1] Cache hit: addr = 1d5, data = c5
53965 [TEST] CPU read @0x1d6
53975 [L1] Cache hit: addr = 1d6, data = c6
53975 [TEST] CPU read @0x1d7
53985 [L1] Cache hit: addr = 1d7, data = c7
53985 [TEST] CPU read @0x1d8
53995 [L1] Cache hit: addr = 1d8, data = c8
53995 [TEST] CPU read @0x1d9
54005 [L1] Cache hit: addr = 1d9, data = c9
54005 [TEST] CPU read @0x1da
54015 [L1] Cache hit: addr = 1da, data = ca
54015 [TEST] CPU read @0x1db
54025 [L1] Cache hit: addr = 1db, data = cb
54025 [TEST] CPU read @0x1dc
54035 [L1] Cache hit: addr = 1dc, data = cc
54035 [TEST] CPU read @0x1dd
54045 [L1] Cache hit: addr = 1dd, data = cd
54045 [TEST] CPU read @0x1de
54055 [L1] Cache hit: addr = 1de, data = ce
54055 [TEST] CPU read @0x1df
54065 [L1] Cache hit: addr = 1df, data = cf
54065 [TEST] CPU read @0x1e0
54075 [L1] Cache miss: addr = 1e0
54075 [TEST] CPU read @0x1e1
54095 [L2] Cache hit: addr = 1e0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
54105 [L1] Cache Allocate: addr = 1e1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
54105 [L1] Cache hit from L2: addr = 1e1, data = e1
54105 [TEST] CPU read @0x1e2
54115 [L1] Cache hit: addr = 1e2, data = e2
54115 [TEST] CPU read @0x1e3
54125 [L1] Cache hit: addr = 1e3, data = e3
54125 [TEST] CPU read @0x1e4
54135 [L1] Cache hit: addr = 1e4, data = e4
54135 [TEST] CPU read @0x1e5
54145 [L1] Cache hit: addr = 1e5, data = e5
54145 [TEST] CPU read @0x1e6
54155 [L1] Cache hit: addr = 1e6, data = e6
54155 [TEST] CPU read @0x1e7
54165 [L1] Cache hit: addr = 1e7, data = e7
54165 [TEST] CPU read @0x1e8
54175 [L1] Cache hit: addr = 1e8, data = e8
54175 [TEST] CPU read @0x1e9
54185 [L1] Cache hit: addr = 1e9, data = e9
54185 [TEST] CPU read @0x1ea
54195 [L1] Cache hit: addr = 1ea, data = ea
54195 [TEST] CPU read @0x1eb
54205 [L1] Cache hit: addr = 1eb, data = eb
54205 [TEST] CPU read @0x1ec
54215 [L1] Cache hit: addr = 1ec, data = ec
54215 [TEST] CPU read @0x1ed
54225 [L1] Cache hit: addr = 1ed, data = ed
54225 [TEST] CPU read @0x1ee
54235 [L1] Cache hit: addr = 1ee, data = ee
54235 [TEST] CPU read @0x1ef
54245 [L1] Cache hit: addr = 1ef, data = ef
54245 [TEST] CPU read @0x1f0
54255 [L1] Cache miss: addr = 1f0
54255 [TEST] CPU read @0x1f1
54275 [L2] Cache hit: addr = 1f0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
54285 [L1] Cache Allocate: addr = 1f1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
54285 [L1] Cache hit from L2: addr = 1f1, data = e1
54285 [TEST] CPU read @0x1f2
54295 [L1] Cache hit: addr = 1f2, data = e2
54295 [TEST] CPU read @0x1f3
54305 [L1] Cache hit: addr = 1f3, data = e3
54305 [TEST] CPU read @0x1f4
54315 [L1] Cache hit: addr = 1f4, data = e4
54315 [TEST] CPU read @0x1f5
54325 [L1] Cache hit: addr = 1f5, data = e5
54325 [TEST] CPU read @0x1f6
54335 [L1] Cache hit: addr = 1f6, data = e6
54335 [TEST] CPU read @0x1f7
54345 [L1] Cache hit: addr = 1f7, data = e7
54345 [TEST] CPU read @0x1f8
54355 [L1] Cache hit: addr = 1f8, data = e8
54355 [TEST] CPU read @0x1f9
54365 [L1] Cache hit: addr = 1f9, data = e9
54365 [TEST] CPU read @0x1fa
54375 [L1] Cache hit: addr = 1fa, data = ea
54375 [TEST] CPU read @0x1fb
54385 [L1] Cache hit: addr = 1fb, data = eb
54385 [TEST] CPU read @0x1fc
54395 [L1] Cache hit: addr = 1fc, data = ec
54395 [TEST] CPU read @0x1fd
54405 [L1] Cache hit: addr = 1fd, data = ed
54405 [TEST] CPU read @0x1fe
54415 [L1] Cache hit: addr = 1fe, data = ee
54415 [TEST] CPU read @0x1ff
54425 [L1] Cache hit: addr = 1ff, data = ef
54425 [TEST] CPU read @0x200
54435 [L1] Cache miss: addr = 200
54435 [TEST] CPU read @0x201
54455 [L2] Cache miss: addr = 200
54465 [MEM] Mem hit: addr = 200, data = 00
54475 [L2] Cache Allocate: addr = 200 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
54485 [L1] Cache Allocate: addr = 201 data = 0f0e0d0c0b0a09080706050403020100
54485 [L1] Cache hit from L2: addr = 201, data = 01
54485 [TEST] CPU read @0x202
54495 [L1] Cache hit: addr = 202, data = 02
54495 [TEST] CPU read @0x203
54505 [L1] Cache hit: addr = 203, data = 03
54505 [TEST] CPU read @0x204
54515 [L1] Cache hit: addr = 204, data = 04
54515 [TEST] CPU read @0x205
54525 [L1] Cache hit: addr = 205, data = 05
54525 [TEST] CPU read @0x206
54535 [L1] Cache hit: addr = 206, data = 06
54535 [TEST] CPU read @0x207
54545 [L1] Cache hit: addr = 207, data = 07
54545 [TEST] CPU read @0x208
54555 [L1] Cache hit: addr = 208, data = 08
54555 [TEST] CPU read @0x209
54565 [L1] Cache hit: addr = 209, data = 09
54565 [TEST] CPU read @0x20a
54575 [L1] Cache hit: addr = 20a, data = 0a
54575 [TEST] CPU read @0x20b
54585 [L1] Cache hit: addr = 20b, data = 0b
54585 [TEST] CPU read @0x20c
54595 [L1] Cache hit: addr = 20c, data = 0c
54595 [TEST] CPU read @0x20d
54605 [L1] Cache hit: addr = 20d, data = 0d
54605 [TEST] CPU read @0x20e
54615 [L1] Cache hit: addr = 20e, data = 0e
54615 [TEST] CPU read @0x20f
54625 [L1] Cache hit: addr = 20f, data = 0f
54625 [TEST] CPU read @0x210
54635 [L1] Cache miss: addr = 210
54635 [TEST] CPU read @0x211
54655 [L2] Cache hit: addr = 210, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
54665 [L1] Cache Allocate: addr = 211 data = 0f0e0d0c0b0a09080706050403020100
54665 [L1] Cache hit from L2: addr = 211, data = 01
54665 [TEST] CPU read @0x212
54675 [L1] Cache hit: addr = 212, data = 02
54675 [TEST] CPU read @0x213
54685 [L1] Cache hit: addr = 213, data = 03
54685 [TEST] CPU read @0x214
54695 [L1] Cache hit: addr = 214, data = 04
54695 [TEST] CPU read @0x215
54705 [L1] Cache hit: addr = 215, data = 05
54705 [TEST] CPU read @0x216
54715 [L1] Cache hit: addr = 216, data = 06
54715 [TEST] CPU read @0x217
54725 [L1] Cache hit: addr = 217, data = 07
54725 [TEST] CPU read @0x218
54735 [L1] Cache hit: addr = 218, data = 08
54735 [TEST] CPU read @0x219
54745 [L1] Cache hit: addr = 219, data = 09
54745 [TEST] CPU read @0x21a
54755 [L1] Cache hit: addr = 21a, data = 0a
54755 [TEST] CPU read @0x21b
54765 [L1] Cache hit: addr = 21b, data = 0b
54765 [TEST] CPU read @0x21c
54775 [L1] Cache hit: addr = 21c, data = 0c
54775 [TEST] CPU read @0x21d
54785 [L1] Cache hit: addr = 21d, data = 0d
54785 [TEST] CPU read @0x21e
54795 [L1] Cache hit: addr = 21e, data = 0e
54795 [TEST] CPU read @0x21f
54805 [L1] Cache hit: addr = 21f, data = 0f
54805 [TEST] CPU read @0x220
54815 [L1] Cache miss: addr = 220
54815 [TEST] CPU read @0x221
54835 [L2] Cache miss: addr = 220
54845 [MEM] Mem hit: addr = 220, data = 20
54855 [L2] Cache Allocate: addr = 220 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
54865 [L1] Cache Allocate: addr = 221 data = 2f2e2d2c2b2a29282726252423222120
54865 [L1] Cache hit from L2: addr = 221, data = 21
54865 [TEST] CPU read @0x222
54875 [L1] Cache hit: addr = 222, data = 22
54875 [TEST] CPU read @0x223
54885 [L1] Cache hit: addr = 223, data = 23
54885 [TEST] CPU read @0x224
54895 [L1] Cache hit: addr = 224, data = 24
54895 [TEST] CPU read @0x225
54905 [L1] Cache hit: addr = 225, data = 25
54905 [TEST] CPU read @0x226
54915 [L1] Cache hit: addr = 226, data = 26
54915 [TEST] CPU read @0x227
54925 [L1] Cache hit: addr = 227, data = 27
54925 [TEST] CPU read @0x228
54935 [L1] Cache hit: addr = 228, data = 28
54935 [TEST] CPU read @0x229
54945 [L1] Cache hit: addr = 229, data = 29
54945 [TEST] CPU read @0x22a
54955 [L1] Cache hit: addr = 22a, data = 2a
54955 [TEST] CPU read @0x22b
54965 [L1] Cache hit: addr = 22b, data = 2b
54965 [TEST] CPU read @0x22c
54975 [L1] Cache hit: addr = 22c, data = 2c
54975 [TEST] CPU read @0x22d
54985 [L1] Cache hit: addr = 22d, data = 2d
54985 [TEST] CPU read @0x22e
54995 [L1] Cache hit: addr = 22e, data = 2e
54995 [TEST] CPU read @0x22f
55005 [L1] Cache hit: addr = 22f, data = 2f
55005 [TEST] CPU read @0x230
55015 [L1] Cache miss: addr = 230
55015 [TEST] CPU read @0x231
55035 [L2] Cache hit: addr = 230, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
55045 [L1] Cache Allocate: addr = 231 data = 2f2e2d2c2b2a29282726252423222120
55045 [L1] Cache hit from L2: addr = 231, data = 21
55045 [TEST] CPU read @0x232
55055 [L1] Cache hit: addr = 232, data = 22
55055 [TEST] CPU read @0x233
55065 [L1] Cache hit: addr = 233, data = 23
55065 [TEST] CPU read @0x234
55075 [L1] Cache hit: addr = 234, data = 24
55075 [TEST] CPU read @0x235
55085 [L1] Cache hit: addr = 235, data = 25
55085 [TEST] CPU read @0x236
55095 [L1] Cache hit: addr = 236, data = 26
55095 [TEST] CPU read @0x237
55105 [L1] Cache hit: addr = 237, data = 27
55105 [TEST] CPU read @0x238
55115 [L1] Cache hit: addr = 238, data = 28
55115 [TEST] CPU read @0x239
55125 [L1] Cache hit: addr = 239, data = 29
55125 [TEST] CPU read @0x23a
55135 [L1] Cache hit: addr = 23a, data = 2a
55135 [TEST] CPU read @0x23b
55145 [L1] Cache hit: addr = 23b, data = 2b
55145 [TEST] CPU read @0x23c
55155 [L1] Cache hit: addr = 23c, data = 2c
55155 [TEST] CPU read @0x23d
55165 [L1] Cache hit: addr = 23d, data = 2d
55165 [TEST] CPU read @0x23e
55175 [L1] Cache hit: addr = 23e, data = 2e
55175 [TEST] CPU read @0x23f
55185 [L1] Cache hit: addr = 23f, data = 2f
55185 [TEST] CPU read @0x240
55195 [L1] Cache miss: addr = 240
55195 [TEST] CPU read @0x241
55215 [L2] Cache miss: addr = 240
55225 [MEM] Mem hit: addr = 240, data = 40
55235 [L2] Cache Allocate: addr = 240 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
55245 [L1] Cache Allocate: addr = 241 data = 4f4e4d4c4b4a49484746454443424140
55245 [L1] Cache hit from L2: addr = 241, data = 41
55245 [TEST] CPU read @0x242
55255 [L1] Cache hit: addr = 242, data = 42
55255 [TEST] CPU read @0x243
55265 [L1] Cache hit: addr = 243, data = 43
55265 [TEST] CPU read @0x244
55275 [L1] Cache hit: addr = 244, data = 44
55275 [TEST] CPU read @0x245
55285 [L1] Cache hit: addr = 245, data = 45
55285 [TEST] CPU read @0x246
55295 [L1] Cache hit: addr = 246, data = 46
55295 [TEST] CPU read @0x247
55305 [L1] Cache hit: addr = 247, data = 47
55305 [TEST] CPU read @0x248
55315 [L1] Cache hit: addr = 248, data = 48
55315 [TEST] CPU read @0x249
55325 [L1] Cache hit: addr = 249, data = 49
55325 [TEST] CPU read @0x24a
55335 [L1] Cache hit: addr = 24a, data = 4a
55335 [TEST] CPU read @0x24b
55345 [L1] Cache hit: addr = 24b, data = 4b
55345 [TEST] CPU read @0x24c
55355 [L1] Cache hit: addr = 24c, data = 4c
55355 [TEST] CPU read @0x24d
55365 [L1] Cache hit: addr = 24d, data = 4d
55365 [TEST] CPU read @0x24e
55375 [L1] Cache hit: addr = 24e, data = 4e
55375 [TEST] CPU read @0x24f
55385 [L1] Cache hit: addr = 24f, data = 4f
55385 [TEST] CPU read @0x250
55395 [L1] Cache miss: addr = 250
55395 [TEST] CPU read @0x251
55415 [L2] Cache hit: addr = 250, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
55425 [L1] Cache Allocate: addr = 251 data = 4f4e4d4c4b4a49484746454443424140
55425 [L1] Cache hit from L2: addr = 251, data = 41
55425 [TEST] CPU read @0x252
55435 [L1] Cache hit: addr = 252, data = 42
55435 [TEST] CPU read @0x253
55445 [L1] Cache hit: addr = 253, data = 43
55445 [TEST] CPU read @0x254
55455 [L1] Cache hit: addr = 254, data = 44
55455 [TEST] CPU read @0x255
55465 [L1] Cache hit: addr = 255, data = 45
55465 [TEST] CPU read @0x256
55475 [L1] Cache hit: addr = 256, data = 46
55475 [TEST] CPU read @0x257
55485 [L1] Cache hit: addr = 257, data = 47
55485 [TEST] CPU read @0x258
55495 [L1] Cache hit: addr = 258, data = 48
55495 [TEST] CPU read @0x259
55505 [L1] Cache hit: addr = 259, data = 49
55505 [TEST] CPU read @0x25a
55515 [L1] Cache hit: addr = 25a, data = 4a
55515 [TEST] CPU read @0x25b
55525 [L1] Cache hit: addr = 25b, data = 4b
55525 [TEST] CPU read @0x25c
55535 [L1] Cache hit: addr = 25c, data = 4c
55535 [TEST] CPU read @0x25d
55545 [L1] Cache hit: addr = 25d, data = 4d
55545 [TEST] CPU read @0x25e
55555 [L1] Cache hit: addr = 25e, data = 4e
55555 [TEST] CPU read @0x25f
55565 [L1] Cache hit: addr = 25f, data = 4f
55565 [TEST] CPU read @0x260
55575 [L1] Cache miss: addr = 260
55575 [TEST] CPU read @0x261
55595 [L2] Cache miss: addr = 260
55605 [MEM] Mem hit: addr = 260, data = 60
55615 [L2] Cache Allocate: addr = 260 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
55625 [L1] Cache Allocate: addr = 261 data = 6f6e6d6c6b6a69686766656463626160
55625 [L1] Cache hit from L2: addr = 261, data = 61
55625 [TEST] CPU read @0x262
55635 [L1] Cache hit: addr = 262, data = 62
55635 [TEST] CPU read @0x263
55645 [L1] Cache hit: addr = 263, data = 63
55645 [TEST] CPU read @0x264
55655 [L1] Cache hit: addr = 264, data = 64
55655 [TEST] CPU read @0x265
55665 [L1] Cache hit: addr = 265, data = 65
55665 [TEST] CPU read @0x266
55675 [L1] Cache hit: addr = 266, data = 66
55675 [TEST] CPU read @0x267
55685 [L1] Cache hit: addr = 267, data = 67
55685 [TEST] CPU read @0x268
55695 [L1] Cache hit: addr = 268, data = 68
55695 [TEST] CPU read @0x269
55705 [L1] Cache hit: addr = 269, data = 69
55705 [TEST] CPU read @0x26a
55715 [L1] Cache hit: addr = 26a, data = 6a
55715 [TEST] CPU read @0x26b
55725 [L1] Cache hit: addr = 26b, data = 6b
55725 [TEST] CPU read @0x26c
55735 [L1] Cache hit: addr = 26c, data = 6c
55735 [TEST] CPU read @0x26d
55745 [L1] Cache hit: addr = 26d, data = 6d
55745 [TEST] CPU read @0x26e
55755 [L1] Cache hit: addr = 26e, data = 6e
55755 [TEST] CPU read @0x26f
55765 [L1] Cache hit: addr = 26f, data = 6f
55765 [TEST] CPU read @0x270
55775 [L1] Cache miss: addr = 270
55775 [TEST] CPU read @0x271
55795 [L2] Cache hit: addr = 270, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
55805 [L1] Cache Allocate: addr = 271 data = 6f6e6d6c6b6a69686766656463626160
55805 [L1] Cache hit from L2: addr = 271, data = 61
55805 [TEST] CPU read @0x272
55815 [L1] Cache hit: addr = 272, data = 62
55815 [TEST] CPU read @0x273
55825 [L1] Cache hit: addr = 273, data = 63
55825 [TEST] CPU read @0x274
55835 [L1] Cache hit: addr = 274, data = 64
55835 [TEST] CPU read @0x275
55845 [L1] Cache hit: addr = 275, data = 65
55845 [TEST] CPU read @0x276
55855 [L1] Cache hit: addr = 276, data = 66
55855 [TEST] CPU read @0x277
55865 [L1] Cache hit: addr = 277, data = 67
55865 [TEST] CPU read @0x278
55875 [L1] Cache hit: addr = 278, data = 68
55875 [TEST] CPU read @0x279
55885 [L1] Cache hit: addr = 279, data = 69
55885 [TEST] CPU read @0x27a
55895 [L1] Cache hit: addr = 27a, data = 6a
55895 [TEST] CPU read @0x27b
55905 [L1] Cache hit: addr = 27b, data = 6b
55905 [TEST] CPU read @0x27c
55915 [L1] Cache hit: addr = 27c, data = 6c
55915 [TEST] CPU read @0x27d
55925 [L1] Cache hit: addr = 27d, data = 6d
55925 [TEST] CPU read @0x27e
55935 [L1] Cache hit: addr = 27e, data = 6e
55935 [TEST] CPU read @0x27f
55945 [L1] Cache hit: addr = 27f, data = 6f
55945 [TEST] CPU read @0x280
55955 [L1] Cache miss: addr = 280
55955 [TEST] CPU read @0x281
55975 [L2] Cache miss: addr = 280
55985 [MEM] Mem hit: addr = 280, data = 80
55995 [L2] Cache Allocate: addr = 280 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
56005 [L1] Cache Allocate: addr = 281 data = 8f8e8d8c8b8a89888786858483828180
56005 [L1] Cache hit from L2: addr = 281, data = 81
56005 [TEST] CPU read @0x282
56015 [L1] Cache hit: addr = 282, data = 82
56015 [TEST] CPU read @0x283
56025 [L1] Cache hit: addr = 283, data = 83
56025 [TEST] CPU read @0x284
56035 [L1] Cache hit: addr = 284, data = 84
56035 [TEST] CPU read @0x285
56045 [L1] Cache hit: addr = 285, data = 85
56045 [TEST] CPU read @0x286
56055 [L1] Cache hit: addr = 286, data = 86
56055 [TEST] CPU read @0x287
56065 [L1] Cache hit: addr = 287, data = 87
56065 [TEST] CPU read @0x288
56075 [L1] Cache hit: addr = 288, data = 88
56075 [TEST] CPU read @0x289
56085 [L1] Cache hit: addr = 289, data = 89
56085 [TEST] CPU read @0x28a
56095 [L1] Cache hit: addr = 28a, data = 8a
56095 [TEST] CPU read @0x28b
56105 [L1] Cache hit: addr = 28b, data = 8b
56105 [TEST] CPU read @0x28c
56115 [L1] Cache hit: addr = 28c, data = 8c
56115 [TEST] CPU read @0x28d
56125 [L1] Cache hit: addr = 28d, data = 8d
56125 [TEST] CPU read @0x28e
56135 [L1] Cache hit: addr = 28e, data = 8e
56135 [TEST] CPU read @0x28f
56145 [L1] Cache hit: addr = 28f, data = 8f
56145 [TEST] CPU read @0x290
56155 [L1] Cache miss: addr = 290
56155 [TEST] CPU read @0x291
56175 [L2] Cache hit: addr = 290, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
56185 [L1] Cache Allocate: addr = 291 data = 8f8e8d8c8b8a89888786858483828180
56185 [L1] Cache hit from L2: addr = 291, data = 81
56185 [TEST] CPU read @0x292
56195 [L1] Cache hit: addr = 292, data = 82
56195 [TEST] CPU read @0x293
56205 [L1] Cache hit: addr = 293, data = 83
56205 [TEST] CPU read @0x294
56215 [L1] Cache hit: addr = 294, data = 84
56215 [TEST] CPU read @0x295
56225 [L1] Cache hit: addr = 295, data = 85
56225 [TEST] CPU read @0x296
56235 [L1] Cache hit: addr = 296, data = 86
56235 [TEST] CPU read @0x297
56245 [L1] Cache hit: addr = 297, data = 87
56245 [TEST] CPU read @0x298
56255 [L1] Cache hit: addr = 298, data = 88
56255 [TEST] CPU read @0x299
56265 [L1] Cache hit: addr = 299, data = 89
56265 [TEST] CPU read @0x29a
56275 [L1] Cache hit: addr = 29a, data = 8a
56275 [TEST] CPU read @0x29b
56285 [L1] Cache hit: addr = 29b, data = 8b
56285 [TEST] CPU read @0x29c
56295 [L1] Cache hit: addr = 29c, data = 8c
56295 [TEST] CPU read @0x29d
56305 [L1] Cache hit: addr = 29d, data = 8d
56305 [TEST] CPU read @0x29e
56315 [L1] Cache hit: addr = 29e, data = 8e
56315 [TEST] CPU read @0x29f
56325 [L1] Cache hit: addr = 29f, data = 8f
56325 [TEST] CPU read @0x2a0
56335 [L1] Cache miss: addr = 2a0
56335 [TEST] CPU read @0x2a1
56355 [L2] Cache miss: addr = 2a0
56365 [MEM] Mem hit: addr = 2a0, data = a0
56375 [L2] Cache Allocate: addr = 2a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
56385 [L1] Cache Allocate: addr = 2a1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
56385 [L1] Cache hit from L2: addr = 2a1, data = a1
56385 [TEST] CPU read @0x2a2
56395 [L1] Cache hit: addr = 2a2, data = a2
56395 [TEST] CPU read @0x2a3
56405 [L1] Cache hit: addr = 2a3, data = a3
56405 [TEST] CPU read @0x2a4
56415 [L1] Cache hit: addr = 2a4, data = a4
56415 [TEST] CPU read @0x2a5
56425 [L1] Cache hit: addr = 2a5, data = a5
56425 [TEST] CPU read @0x2a6
56435 [L1] Cache hit: addr = 2a6, data = a6
56435 [TEST] CPU read @0x2a7
56445 [L1] Cache hit: addr = 2a7, data = a7
56445 [TEST] CPU read @0x2a8
56455 [L1] Cache hit: addr = 2a8, data = a8
56455 [TEST] CPU read @0x2a9
56465 [L1] Cache hit: addr = 2a9, data = a9
56465 [TEST] CPU read @0x2aa
56475 [L1] Cache hit: addr = 2aa, data = aa
56475 [TEST] CPU read @0x2ab
56485 [L1] Cache hit: addr = 2ab, data = ab
56485 [TEST] CPU read @0x2ac
56495 [L1] Cache hit: addr = 2ac, data = ac
56495 [TEST] CPU read @0x2ad
56505 [L1] Cache hit: addr = 2ad, data = ad
56505 [TEST] CPU read @0x2ae
56515 [L1] Cache hit: addr = 2ae, data = ae
56515 [TEST] CPU read @0x2af
56525 [L1] Cache hit: addr = 2af, data = af
56525 [TEST] CPU read @0x2b0
56535 [L1] Cache miss: addr = 2b0
56535 [TEST] CPU read @0x2b1
56555 [L2] Cache hit: addr = 2b0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
56565 [L1] Cache Allocate: addr = 2b1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
56565 [L1] Cache hit from L2: addr = 2b1, data = a1
56565 [TEST] CPU read @0x2b2
56575 [L1] Cache hit: addr = 2b2, data = a2
56575 [TEST] CPU read @0x2b3
56585 [L1] Cache hit: addr = 2b3, data = a3
56585 [TEST] CPU read @0x2b4
56595 [L1] Cache hit: addr = 2b4, data = a4
56595 [TEST] CPU read @0x2b5
56605 [L1] Cache hit: addr = 2b5, data = a5
56605 [TEST] CPU read @0x2b6
56615 [L1] Cache hit: addr = 2b6, data = a6
56615 [TEST] CPU read @0x2b7
56625 [L1] Cache hit: addr = 2b7, data = a7
56625 [TEST] CPU read @0x2b8
56635 [L1] Cache hit: addr = 2b8, data = a8
56635 [TEST] CPU read @0x2b9
56645 [L1] Cache hit: addr = 2b9, data = a9
56645 [TEST] CPU read @0x2ba
56655 [L1] Cache hit: addr = 2ba, data = aa
56655 [TEST] CPU read @0x2bb
56665 [L1] Cache hit: addr = 2bb, data = ab
56665 [TEST] CPU read @0x2bc
56675 [L1] Cache hit: addr = 2bc, data = ac
56675 [TEST] CPU read @0x2bd
56685 [L1] Cache hit: addr = 2bd, data = ad
56685 [TEST] CPU read @0x2be
56695 [L1] Cache hit: addr = 2be, data = ae
56695 [TEST] CPU read @0x2bf
56705 [L1] Cache hit: addr = 2bf, data = af
56705 [TEST] CPU read @0x2c0
56715 [L1] Cache miss: addr = 2c0
56715 [TEST] CPU read @0x2c1
56735 [L2] Cache miss: addr = 2c0
56745 [MEM] Mem hit: addr = 2c0, data = c0
56755 [L2] Cache Allocate: addr = 2c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
56765 [L1] Cache Allocate: addr = 2c1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
56765 [L1] Cache hit from L2: addr = 2c1, data = c1
56765 [TEST] CPU read @0x2c2
56775 [L1] Cache hit: addr = 2c2, data = c2
56775 [TEST] CPU read @0x2c3
56785 [L1] Cache hit: addr = 2c3, data = c3
56785 [TEST] CPU read @0x2c4
56795 [L1] Cache hit: addr = 2c4, data = c4
56795 [TEST] CPU read @0x2c5
56805 [L1] Cache hit: addr = 2c5, data = c5
56805 [TEST] CPU read @0x2c6
56815 [L1] Cache hit: addr = 2c6, data = c6
56815 [TEST] CPU read @0x2c7
56825 [L1] Cache hit: addr = 2c7, data = c7
56825 [TEST] CPU read @0x2c8
56835 [L1] Cache hit: addr = 2c8, data = c8
56835 [TEST] CPU read @0x2c9
56845 [L1] Cache hit: addr = 2c9, data = c9
56845 [TEST] CPU read @0x2ca
56855 [L1] Cache hit: addr = 2ca, data = ca
56855 [TEST] CPU read @0x2cb
56865 [L1] Cache hit: addr = 2cb, data = cb
56865 [TEST] CPU read @0x2cc
56875 [L1] Cache hit: addr = 2cc, data = cc
56875 [TEST] CPU read @0x2cd
56885 [L1] Cache hit: addr = 2cd, data = cd
56885 [TEST] CPU read @0x2ce
56895 [L1] Cache hit: addr = 2ce, data = ce
56895 [TEST] CPU read @0x2cf
56905 [L1] Cache hit: addr = 2cf, data = cf
56905 [TEST] CPU read @0x2d0
56915 [L1] Cache miss: addr = 2d0
56915 [TEST] CPU read @0x2d1
56935 [L2] Cache hit: addr = 2d0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
56945 [L1] Cache Allocate: addr = 2d1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
56945 [L1] Cache hit from L2: addr = 2d1, data = c1
56945 [TEST] CPU read @0x2d2
56955 [L1] Cache hit: addr = 2d2, data = c2
56955 [TEST] CPU read @0x2d3
56965 [L1] Cache hit: addr = 2d3, data = c3
56965 [TEST] CPU read @0x2d4
56975 [L1] Cache hit: addr = 2d4, data = c4
56975 [TEST] CPU read @0x2d5
56985 [L1] Cache hit: addr = 2d5, data = c5
56985 [TEST] CPU read @0x2d6
56995 [L1] Cache hit: addr = 2d6, data = c6
56995 [TEST] CPU read @0x2d7
57005 [L1] Cache hit: addr = 2d7, data = c7
57005 [TEST] CPU read @0x2d8
57015 [L1] Cache hit: addr = 2d8, data = c8
57015 [TEST] CPU read @0x2d9
57025 [L1] Cache hit: addr = 2d9, data = c9
57025 [TEST] CPU read @0x2da
57035 [L1] Cache hit: addr = 2da, data = ca
57035 [TEST] CPU read @0x2db
57045 [L1] Cache hit: addr = 2db, data = cb
57045 [TEST] CPU read @0x2dc
57055 [L1] Cache hit: addr = 2dc, data = cc
57055 [TEST] CPU read @0x2dd
57065 [L1] Cache hit: addr = 2dd, data = cd
57065 [TEST] CPU read @0x2de
57075 [L1] Cache hit: addr = 2de, data = ce
57075 [TEST] CPU read @0x2df
57085 [L1] Cache hit: addr = 2df, data = cf
57085 [TEST] CPU read @0x2e0
57095 [L1] Cache miss: addr = 2e0
57095 [TEST] CPU read @0x2e1
57115 [L2] Cache miss: addr = 2e0
57125 [MEM] Mem hit: addr = 2e0, data = e0
57135 [L2] Cache Allocate: addr = 2e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
57145 [L1] Cache Allocate: addr = 2e1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
57145 [L1] Cache hit from L2: addr = 2e1, data = e1
57145 [TEST] CPU read @0x2e2
57155 [L1] Cache hit: addr = 2e2, data = e2
57155 [TEST] CPU read @0x2e3
57165 [L1] Cache hit: addr = 2e3, data = e3
57165 [TEST] CPU read @0x2e4
57175 [L1] Cache hit: addr = 2e4, data = e4
57175 [TEST] CPU read @0x2e5
57185 [L1] Cache hit: addr = 2e5, data = e5
57185 [TEST] CPU read @0x2e6
57195 [L1] Cache hit: addr = 2e6, data = e6
57195 [TEST] CPU read @0x2e7
57205 [L1] Cache hit: addr = 2e7, data = e7
57205 [TEST] CPU read @0x2e8
57215 [L1] Cache hit: addr = 2e8, data = e8
57215 [TEST] CPU read @0x2e9
57225 [L1] Cache hit: addr = 2e9, data = e9
57225 [TEST] CPU read @0x2ea
57235 [L1] Cache hit: addr = 2ea, data = ea
57235 [TEST] CPU read @0x2eb
57245 [L1] Cache hit: addr = 2eb, data = eb
57245 [TEST] CPU read @0x2ec
57255 [L1] Cache hit: addr = 2ec, data = ec
57255 [TEST] CPU read @0x2ed
57265 [L1] Cache hit: addr = 2ed, data = ed
57265 [TEST] CPU read @0x2ee
57275 [L1] Cache hit: addr = 2ee, data = ee
57275 [TEST] CPU read @0x2ef
57285 [L1] Cache hit: addr = 2ef, data = ef
57285 [TEST] CPU read @0x2f0
57295 [L1] Cache miss: addr = 2f0
57295 [TEST] CPU read @0x2f1
57315 [L2] Cache hit: addr = 2f0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
57325 [L1] Cache Allocate: addr = 2f1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
57325 [L1] Cache hit from L2: addr = 2f1, data = e1
57325 [TEST] CPU read @0x2f2
57335 [L1] Cache hit: addr = 2f2, data = e2
57335 [TEST] CPU read @0x2f3
57345 [L1] Cache hit: addr = 2f3, data = e3
57345 [TEST] CPU read @0x2f4
57355 [L1] Cache hit: addr = 2f4, data = e4
57355 [TEST] CPU read @0x2f5
57365 [L1] Cache hit: addr = 2f5, data = e5
57365 [TEST] CPU read @0x2f6
57375 [L1] Cache hit: addr = 2f6, data = e6
57375 [TEST] CPU read @0x2f7
57385 [L1] Cache hit: addr = 2f7, data = e7
57385 [TEST] CPU read @0x2f8
57395 [L1] Cache hit: addr = 2f8, data = e8
57395 [TEST] CPU read @0x2f9
57405 [L1] Cache hit: addr = 2f9, data = e9
57405 [TEST] CPU read @0x2fa
57415 [L1] Cache hit: addr = 2fa, data = ea
57415 [TEST] CPU read @0x2fb
57425 [L1] Cache hit: addr = 2fb, data = eb
57425 [TEST] CPU read @0x2fc
57435 [L1] Cache hit: addr = 2fc, data = ec
57435 [TEST] CPU read @0x2fd
57445 [L1] Cache hit: addr = 2fd, data = ed
57445 [TEST] CPU read @0x2fe
57455 [L1] Cache hit: addr = 2fe, data = ee
57455 [TEST] CPU read @0x2ff
57465 [L1] Cache hit: addr = 2ff, data = ef
57465 [TEST] CPU read @0x300
57475 [L1] Cache miss: addr = 300
57475 [TEST] CPU read @0x301
57495 [L2] Cache miss: addr = 300
57505 [MEM] Mem hit: addr = 300, data = 00
57515 [L2] Cache Allocate: addr = 300 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
57525 [L1] Cache Allocate: addr = 301 data = 0f0e0d0c0b0a09080706050403020100
57525 [L1] Cache hit from L2: addr = 301, data = 01
57525 [TEST] CPU read @0x302
57535 [L1] Cache hit: addr = 302, data = 02
57535 [TEST] CPU read @0x303
57545 [L1] Cache hit: addr = 303, data = 03
57545 [TEST] CPU read @0x304
57555 [L1] Cache hit: addr = 304, data = 04
57555 [TEST] CPU read @0x305
57565 [L1] Cache hit: addr = 305, data = 05
57565 [TEST] CPU read @0x306
57575 [L1] Cache hit: addr = 306, data = 06
57575 [TEST] CPU read @0x307
57585 [L1] Cache hit: addr = 307, data = 07
57585 [TEST] CPU read @0x308
57595 [L1] Cache hit: addr = 308, data = 08
57595 [TEST] CPU read @0x309
57605 [L1] Cache hit: addr = 309, data = 09
57605 [TEST] CPU read @0x30a
57615 [L1] Cache hit: addr = 30a, data = 0a
57615 [TEST] CPU read @0x30b
57625 [L1] Cache hit: addr = 30b, data = 0b
57625 [TEST] CPU read @0x30c
57635 [L1] Cache hit: addr = 30c, data = 0c
57635 [TEST] CPU read @0x30d
57645 [L1] Cache hit: addr = 30d, data = 0d
57645 [TEST] CPU read @0x30e
57655 [L1] Cache hit: addr = 30e, data = 0e
57655 [TEST] CPU read @0x30f
57665 [L1] Cache hit: addr = 30f, data = 0f
57665 [TEST] CPU read @0x310
57675 [L1] Cache miss: addr = 310
57675 [TEST] CPU read @0x311
57695 [L2] Cache hit: addr = 310, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
57705 [L1] Cache Allocate: addr = 311 data = 0f0e0d0c0b0a09080706050403020100
57705 [L1] Cache hit from L2: addr = 311, data = 01
57705 [TEST] CPU read @0x312
57715 [L1] Cache hit: addr = 312, data = 02
57715 [TEST] CPU read @0x313
57725 [L1] Cache hit: addr = 313, data = 03
57725 [TEST] CPU read @0x314
57735 [L1] Cache hit: addr = 314, data = 04
57735 [TEST] CPU read @0x315
57745 [L1] Cache hit: addr = 315, data = 05
57745 [TEST] CPU read @0x316
57755 [L1] Cache hit: addr = 316, data = 06
57755 [TEST] CPU read @0x317
57765 [L1] Cache hit: addr = 317, data = 07
57765 [TEST] CPU read @0x318
57775 [L1] Cache hit: addr = 318, data = 08
57775 [TEST] CPU read @0x319
57785 [L1] Cache hit: addr = 319, data = 09
57785 [TEST] CPU read @0x31a
57795 [L1] Cache hit: addr = 31a, data = 0a
57795 [TEST] CPU read @0x31b
57805 [L1] Cache hit: addr = 31b, data = 0b
57805 [TEST] CPU read @0x31c
57815 [L1] Cache hit: addr = 31c, data = 0c
57815 [TEST] CPU read @0x31d
57825 [L1] Cache hit: addr = 31d, data = 0d
57825 [TEST] CPU read @0x31e
57835 [L1] Cache hit: addr = 31e, data = 0e
57835 [TEST] CPU read @0x31f
57845 [L1] Cache hit: addr = 31f, data = 0f
57845 [TEST] CPU read @0x320
57855 [L1] Cache miss: addr = 320
57855 [TEST] CPU read @0x321
57875 [L2] Cache miss: addr = 320
57885 [MEM] Mem hit: addr = 320, data = 20
57895 [L2] Cache Allocate: addr = 320 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
57905 [L1] Cache Allocate: addr = 321 data = 2f2e2d2c2b2a29282726252423222120
57905 [L1] Cache hit from L2: addr = 321, data = 21
57905 [TEST] CPU read @0x322
57915 [L1] Cache hit: addr = 322, data = 22
57915 [TEST] CPU read @0x323
57925 [L1] Cache hit: addr = 323, data = 23
57925 [TEST] CPU read @0x324
57935 [L1] Cache hit: addr = 324, data = 24
57935 [TEST] CPU read @0x325
57945 [L1] Cache hit: addr = 325, data = 25
57945 [TEST] CPU read @0x326
57955 [L1] Cache hit: addr = 326, data = 26
57955 [TEST] CPU read @0x327
57965 [L1] Cache hit: addr = 327, data = 27
57965 [TEST] CPU read @0x328
57975 [L1] Cache hit: addr = 328, data = 28
57975 [TEST] CPU read @0x329
57985 [L1] Cache hit: addr = 329, data = 29
57985 [TEST] CPU read @0x32a
57995 [L1] Cache hit: addr = 32a, data = 2a
57995 [TEST] CPU read @0x32b
58005 [L1] Cache hit: addr = 32b, data = 2b
58005 [TEST] CPU read @0x32c
58015 [L1] Cache hit: addr = 32c, data = 2c
58015 [TEST] CPU read @0x32d
58025 [L1] Cache hit: addr = 32d, data = 2d
58025 [TEST] CPU read @0x32e
58035 [L1] Cache hit: addr = 32e, data = 2e
58035 [TEST] CPU read @0x32f
58045 [L1] Cache hit: addr = 32f, data = 2f
58045 [TEST] CPU read @0x330
58055 [L1] Cache miss: addr = 330
58055 [TEST] CPU read @0x331
58075 [L2] Cache hit: addr = 330, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
58085 [L1] Cache Allocate: addr = 331 data = 2f2e2d2c2b2a29282726252423222120
58085 [L1] Cache hit from L2: addr = 331, data = 21
58085 [TEST] CPU read @0x332
58095 [L1] Cache hit: addr = 332, data = 22
58095 [TEST] CPU read @0x333
58105 [L1] Cache hit: addr = 333, data = 23
58105 [TEST] CPU read @0x334
58115 [L1] Cache hit: addr = 334, data = 24
58115 [TEST] CPU read @0x335
58125 [L1] Cache hit: addr = 335, data = 25
58125 [TEST] CPU read @0x336
58135 [L1] Cache hit: addr = 336, data = 26
58135 [TEST] CPU read @0x337
58145 [L1] Cache hit: addr = 337, data = 27
58145 [TEST] CPU read @0x338
58155 [L1] Cache hit: addr = 338, data = 28
58155 [TEST] CPU read @0x339
58165 [L1] Cache hit: addr = 339, data = 29
58165 [TEST] CPU read @0x33a
58175 [L1] Cache hit: addr = 33a, data = 2a
58175 [TEST] CPU read @0x33b
58185 [L1] Cache hit: addr = 33b, data = 2b
58185 [TEST] CPU read @0x33c
58195 [L1] Cache hit: addr = 33c, data = 2c
58195 [TEST] CPU read @0x33d
58205 [L1] Cache hit: addr = 33d, data = 2d
58205 [TEST] CPU read @0x33e
58215 [L1] Cache hit: addr = 33e, data = 2e
58215 [TEST] CPU read @0x33f
58225 [L1] Cache hit: addr = 33f, data = 2f
58225 [TEST] CPU read @0x340
58235 [L1] Cache miss: addr = 340
58235 [TEST] CPU read @0x341
58255 [L2] Cache miss: addr = 340
58265 [MEM] Mem hit: addr = 340, data = 40
58275 [L2] Cache Allocate: addr = 340 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
58285 [L1] Cache Allocate: addr = 341 data = 4f4e4d4c4b4a49484746454443424140
58285 [L1] Cache hit from L2: addr = 341, data = 41
58285 [TEST] CPU read @0x342
58295 [L1] Cache hit: addr = 342, data = 42
58295 [TEST] CPU read @0x343
58305 [L1] Cache hit: addr = 343, data = 43
58305 [TEST] CPU read @0x344
58315 [L1] Cache hit: addr = 344, data = 44
58315 [TEST] CPU read @0x345
58325 [L1] Cache hit: addr = 345, data = 45
58325 [TEST] CPU read @0x346
58335 [L1] Cache hit: addr = 346, data = 46
58335 [TEST] CPU read @0x347
58345 [L1] Cache hit: addr = 347, data = 47
58345 [TEST] CPU read @0x348
58355 [L1] Cache hit: addr = 348, data = 48
58355 [TEST] CPU read @0x349
58365 [L1] Cache hit: addr = 349, data = 49
58365 [TEST] CPU read @0x34a
58375 [L1] Cache hit: addr = 34a, data = 4a
58375 [TEST] CPU read @0x34b
58385 [L1] Cache hit: addr = 34b, data = 4b
58385 [TEST] CPU read @0x34c
58395 [L1] Cache hit: addr = 34c, data = 4c
58395 [TEST] CPU read @0x34d
58405 [L1] Cache hit: addr = 34d, data = 4d
58405 [TEST] CPU read @0x34e
58415 [L1] Cache hit: addr = 34e, data = 4e
58415 [TEST] CPU read @0x34f
58425 [L1] Cache hit: addr = 34f, data = 4f
58425 [TEST] CPU read @0x350
58435 [L1] Cache miss: addr = 350
58435 [TEST] CPU read @0x351
58455 [L2] Cache hit: addr = 350, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
58465 [L1] Cache Allocate: addr = 351 data = 4f4e4d4c4b4a49484746454443424140
58465 [L1] Cache hit from L2: addr = 351, data = 41
58465 [TEST] CPU read @0x352
58475 [L1] Cache hit: addr = 352, data = 42
58475 [TEST] CPU read @0x353
58485 [L1] Cache hit: addr = 353, data = 43
58485 [TEST] CPU read @0x354
58495 [L1] Cache hit: addr = 354, data = 44
58495 [TEST] CPU read @0x355
58505 [L1] Cache hit: addr = 355, data = 45
58505 [TEST] CPU read @0x356
58515 [L1] Cache hit: addr = 356, data = 46
58515 [TEST] CPU read @0x357
58525 [L1] Cache hit: addr = 357, data = 47
58525 [TEST] CPU read @0x358
58535 [L1] Cache hit: addr = 358, data = 48
58535 [TEST] CPU read @0x359
58545 [L1] Cache hit: addr = 359, data = 49
58545 [TEST] CPU read @0x35a
58555 [L1] Cache hit: addr = 35a, data = 4a
58555 [TEST] CPU read @0x35b
58565 [L1] Cache hit: addr = 35b, data = 4b
58565 [TEST] CPU read @0x35c
58575 [L1] Cache hit: addr = 35c, data = 4c
58575 [TEST] CPU read @0x35d
58585 [L1] Cache hit: addr = 35d, data = 4d
58585 [TEST] CPU read @0x35e
58595 [L1] Cache hit: addr = 35e, data = 4e
58595 [TEST] CPU read @0x35f
58605 [L1] Cache hit: addr = 35f, data = 4f
58605 [TEST] CPU read @0x360
58615 [L1] Cache miss: addr = 360
58615 [TEST] CPU read @0x361
58635 [L2] Cache miss: addr = 360
58645 [MEM] Mem hit: addr = 360, data = 60
58655 [L2] Cache Allocate: addr = 360 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
58665 [L1] Cache Allocate: addr = 361 data = 6f6e6d6c6b6a69686766656463626160
58665 [L1] Cache hit from L2: addr = 361, data = 61
58665 [TEST] CPU read @0x362
58675 [L1] Cache hit: addr = 362, data = 62
58675 [TEST] CPU read @0x363
58685 [L1] Cache hit: addr = 363, data = 63
58685 [TEST] CPU read @0x364
58695 [L1] Cache hit: addr = 364, data = 64
58695 [TEST] CPU read @0x365
58705 [L1] Cache hit: addr = 365, data = 65
58705 [TEST] CPU read @0x366
58715 [L1] Cache hit: addr = 366, data = 66
58715 [TEST] CPU read @0x367
58725 [L1] Cache hit: addr = 367, data = 67
58725 [TEST] CPU read @0x368
58735 [L1] Cache hit: addr = 368, data = 68
58735 [TEST] CPU read @0x369
58745 [L1] Cache hit: addr = 369, data = 69
58745 [TEST] CPU read @0x36a
58755 [L1] Cache hit: addr = 36a, data = 6a
58755 [TEST] CPU read @0x36b
58765 [L1] Cache hit: addr = 36b, data = 6b
58765 [TEST] CPU read @0x36c
58775 [L1] Cache hit: addr = 36c, data = 6c
58775 [TEST] CPU read @0x36d
58785 [L1] Cache hit: addr = 36d, data = 6d
58785 [TEST] CPU read @0x36e
58795 [L1] Cache hit: addr = 36e, data = 6e
58795 [TEST] CPU read @0x36f
58805 [L1] Cache hit: addr = 36f, data = 6f
58805 [TEST] CPU read @0x370
58815 [L1] Cache miss: addr = 370
58815 [TEST] CPU read @0x371
58835 [L2] Cache hit: addr = 370, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
58845 [L1] Cache Allocate: addr = 371 data = 6f6e6d6c6b6a69686766656463626160
58845 [L1] Cache hit from L2: addr = 371, data = 61
58845 [TEST] CPU read @0x372
58855 [L1] Cache hit: addr = 372, data = 62
58855 [TEST] CPU read @0x373
58865 [L1] Cache hit: addr = 373, data = 63
58865 [TEST] CPU read @0x374
58875 [L1] Cache hit: addr = 374, data = 64
58875 [TEST] CPU read @0x375
58885 [L1] Cache hit: addr = 375, data = 65
58885 [TEST] CPU read @0x376
58895 [L1] Cache hit: addr = 376, data = 66
58895 [TEST] CPU read @0x377
58905 [L1] Cache hit: addr = 377, data = 67
58905 [TEST] CPU read @0x378
58915 [L1] Cache hit: addr = 378, data = 68
58915 [TEST] CPU read @0x379
58925 [L1] Cache hit: addr = 379, data = 69
58925 [TEST] CPU read @0x37a
58935 [L1] Cache hit: addr = 37a, data = 6a
58935 [TEST] CPU read @0x37b
58945 [L1] Cache hit: addr = 37b, data = 6b
58945 [TEST] CPU read @0x37c
58955 [L1] Cache hit: addr = 37c, data = 6c
58955 [TEST] CPU read @0x37d
58965 [L1] Cache hit: addr = 37d, data = 6d
58965 [TEST] CPU read @0x37e
58975 [L1] Cache hit: addr = 37e, data = 6e
58975 [TEST] CPU read @0x37f
58985 [L1] Cache hit: addr = 37f, data = 6f
58985 [TEST] CPU read @0x380
58995 [L1] Cache miss: addr = 380
58995 [TEST] CPU read @0x381
59015 [L2] Cache miss: addr = 380
59025 [MEM] Mem hit: addr = 380, data = 80
59035 [L2] Cache Allocate: addr = 380 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
59045 [L1] Cache Allocate: addr = 381 data = 8f8e8d8c8b8a89888786858483828180
59045 [L1] Cache hit from L2: addr = 381, data = 81
59045 [TEST] CPU read @0x382
59055 [L1] Cache hit: addr = 382, data = 82
59055 [TEST] CPU read @0x383
59065 [L1] Cache hit: addr = 383, data = 83
59065 [TEST] CPU read @0x384
59075 [L1] Cache hit: addr = 384, data = 84
59075 [TEST] CPU read @0x385
59085 [L1] Cache hit: addr = 385, data = 85
59085 [TEST] CPU read @0x386
59095 [L1] Cache hit: addr = 386, data = 86
59095 [TEST] CPU read @0x387
59105 [L1] Cache hit: addr = 387, data = 87
59105 [TEST] CPU read @0x388
59115 [L1] Cache hit: addr = 388, data = 88
59115 [TEST] CPU read @0x389
59125 [L1] Cache hit: addr = 389, data = 89
59125 [TEST] CPU read @0x38a
59135 [L1] Cache hit: addr = 38a, data = 8a
59135 [TEST] CPU read @0x38b
59145 [L1] Cache hit: addr = 38b, data = 8b
59145 [TEST] CPU read @0x38c
59155 [L1] Cache hit: addr = 38c, data = 8c
59155 [TEST] CPU read @0x38d
59165 [L1] Cache hit: addr = 38d, data = 8d
59165 [TEST] CPU read @0x38e
59175 [L1] Cache hit: addr = 38e, data = 8e
59175 [TEST] CPU read @0x38f
59185 [L1] Cache hit: addr = 38f, data = 8f
59185 [TEST] CPU read @0x390
59195 [L1] Cache miss: addr = 390
59195 [TEST] CPU read @0x391
59215 [L2] Cache hit: addr = 390, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
59225 [L1] Cache Allocate: addr = 391 data = 8f8e8d8c8b8a89888786858483828180
59225 [L1] Cache hit from L2: addr = 391, data = 81
59225 [TEST] CPU read @0x392
59235 [L1] Cache hit: addr = 392, data = 82
59235 [TEST] CPU read @0x393
59245 [L1] Cache hit: addr = 393, data = 83
59245 [TEST] CPU read @0x394
59255 [L1] Cache hit: addr = 394, data = 84
59255 [TEST] CPU read @0x395
59265 [L1] Cache hit: addr = 395, data = 85
59265 [TEST] CPU read @0x396
59275 [L1] Cache hit: addr = 396, data = 86
59275 [TEST] CPU read @0x397
59285 [L1] Cache hit: addr = 397, data = 87
59285 [TEST] CPU read @0x398
59295 [L1] Cache hit: addr = 398, data = 88
59295 [TEST] CPU read @0x399
59305 [L1] Cache hit: addr = 399, data = 89
59305 [TEST] CPU read @0x39a
59315 [L1] Cache hit: addr = 39a, data = 8a
59315 [TEST] CPU read @0x39b
59325 [L1] Cache hit: addr = 39b, data = 8b
59325 [TEST] CPU read @0x39c
59335 [L1] Cache hit: addr = 39c, data = 8c
59335 [TEST] CPU read @0x39d
59345 [L1] Cache hit: addr = 39d, data = 8d
59345 [TEST] CPU read @0x39e
59355 [L1] Cache hit: addr = 39e, data = 8e
59355 [TEST] CPU read @0x39f
59365 [L1] Cache hit: addr = 39f, data = 8f
59365 [TEST] CPU read @0x3a0
59375 [L1] Cache miss: addr = 3a0
59375 [TEST] CPU read @0x3a1
59395 [L2] Cache miss: addr = 3a0
59405 [MEM] Mem hit: addr = 3a0, data = a0
59415 [L2] Cache Allocate: addr = 3a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
59425 [L1] Cache Allocate: addr = 3a1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
59425 [L1] Cache hit from L2: addr = 3a1, data = a1
59425 [TEST] CPU read @0x3a2
59435 [L1] Cache hit: addr = 3a2, data = a2
59435 [TEST] CPU read @0x3a3
59445 [L1] Cache hit: addr = 3a3, data = a3
59445 [TEST] CPU read @0x3a4
59455 [L1] Cache hit: addr = 3a4, data = a4
59455 [TEST] CPU read @0x3a5
59465 [L1] Cache hit: addr = 3a5, data = a5
59465 [TEST] CPU read @0x3a6
59475 [L1] Cache hit: addr = 3a6, data = a6
59475 [TEST] CPU read @0x3a7
59485 [L1] Cache hit: addr = 3a7, data = a7
59485 [TEST] CPU read @0x3a8
59495 [L1] Cache hit: addr = 3a8, data = a8
59495 [TEST] CPU read @0x3a9
59505 [L1] Cache hit: addr = 3a9, data = a9
59505 [TEST] CPU read @0x3aa
59515 [L1] Cache hit: addr = 3aa, data = aa
59515 [TEST] CPU read @0x3ab
59525 [L1] Cache hit: addr = 3ab, data = ab
59525 [TEST] CPU read @0x3ac
59535 [L1] Cache hit: addr = 3ac, data = ac
59535 [TEST] CPU read @0x3ad
59545 [L1] Cache hit: addr = 3ad, data = ad
59545 [TEST] CPU read @0x3ae
59555 [L1] Cache hit: addr = 3ae, data = ae
59555 [TEST] CPU read @0x3af
59565 [L1] Cache hit: addr = 3af, data = af
59565 [TEST] CPU read @0x3b0
59575 [L1] Cache miss: addr = 3b0
59575 [TEST] CPU read @0x3b1
59595 [L2] Cache hit: addr = 3b0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
59605 [L1] Cache Allocate: addr = 3b1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
59605 [L1] Cache hit from L2: addr = 3b1, data = a1
59605 [TEST] CPU read @0x3b2
59615 [L1] Cache hit: addr = 3b2, data = a2
59615 [TEST] CPU read @0x3b3
59625 [L1] Cache hit: addr = 3b3, data = a3
59625 [TEST] CPU read @0x3b4
59635 [L1] Cache hit: addr = 3b4, data = a4
59635 [TEST] CPU read @0x3b5
59645 [L1] Cache hit: addr = 3b5, data = a5
59645 [TEST] CPU read @0x3b6
59655 [L1] Cache hit: addr = 3b6, data = a6
59655 [TEST] CPU read @0x3b7
59665 [L1] Cache hit: addr = 3b7, data = a7
59665 [TEST] CPU read @0x3b8
59675 [L1] Cache hit: addr = 3b8, data = a8
59675 [TEST] CPU read @0x3b9
59685 [L1] Cache hit: addr = 3b9, data = a9
59685 [TEST] CPU read @0x3ba
59695 [L1] Cache hit: addr = 3ba, data = aa
59695 [TEST] CPU read @0x3bb
59705 [L1] Cache hit: addr = 3bb, data = ab
59705 [TEST] CPU read @0x3bc
59715 [L1] Cache hit: addr = 3bc, data = ac
59715 [TEST] CPU read @0x3bd
59725 [L1] Cache hit: addr = 3bd, data = ad
59725 [TEST] CPU read @0x3be
59735 [L1] Cache hit: addr = 3be, data = ae
59735 [TEST] CPU read @0x3bf
59745 [L1] Cache hit: addr = 3bf, data = af
59745 [TEST] CPU read @0x3c0
59755 [L1] Cache miss: addr = 3c0
59755 [TEST] CPU read @0x3c1
59775 [L2] Cache miss: addr = 3c0
59785 [MEM] Mem hit: addr = 3c0, data = c0
59795 [L2] Cache Allocate: addr = 3c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
59805 [L1] Cache Allocate: addr = 3c1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
59805 [L1] Cache hit from L2: addr = 3c1, data = c1
59805 [TEST] CPU read @0x3c2
59815 [L1] Cache hit: addr = 3c2, data = c2
59815 [TEST] CPU read @0x3c3
59825 [L1] Cache hit: addr = 3c3, data = c3
59825 [TEST] CPU read @0x3c4
59835 [L1] Cache hit: addr = 3c4, data = c4
59835 [TEST] CPU read @0x3c5
59845 [L1] Cache hit: addr = 3c5, data = c5
59845 [TEST] CPU read @0x3c6
59855 [L1] Cache hit: addr = 3c6, data = c6
59855 [TEST] CPU read @0x3c7
59865 [L1] Cache hit: addr = 3c7, data = c7
59865 [TEST] CPU read @0x3c8
59875 [L1] Cache hit: addr = 3c8, data = c8
59875 [TEST] CPU read @0x3c9
59885 [L1] Cache hit: addr = 3c9, data = c9
59885 [TEST] CPU read @0x3ca
59895 [L1] Cache hit: addr = 3ca, data = ca
59895 [TEST] CPU read @0x3cb
59905 [L1] Cache hit: addr = 3cb, data = cb
59905 [TEST] CPU read @0x3cc
59915 [L1] Cache hit: addr = 3cc, data = cc
59915 [TEST] CPU read @0x3cd
59925 [L1] Cache hit: addr = 3cd, data = cd
59925 [TEST] CPU read @0x3ce
59935 [L1] Cache hit: addr = 3ce, data = ce
59935 [TEST] CPU read @0x3cf
59945 [L1] Cache hit: addr = 3cf, data = cf
59945 [TEST] CPU read @0x3d0
59955 [L1] Cache miss: addr = 3d0
59955 [TEST] CPU read @0x3d1
59975 [L2] Cache hit: addr = 3d0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
59985 [L1] Cache Allocate: addr = 3d1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
59985 [L1] Cache hit from L2: addr = 3d1, data = c1
59985 [TEST] CPU read @0x3d2
59995 [L1] Cache hit: addr = 3d2, data = c2
59995 [TEST] CPU read @0x3d3
60005 [L1] Cache hit: addr = 3d3, data = c3
60005 [TEST] CPU read @0x3d4
60015 [L1] Cache hit: addr = 3d4, data = c4
60015 [TEST] CPU read @0x3d5
60025 [L1] Cache hit: addr = 3d5, data = c5
60025 [TEST] CPU read @0x3d6
60035 [L1] Cache hit: addr = 3d6, data = c6
60035 [TEST] CPU read @0x3d7
60045 [L1] Cache hit: addr = 3d7, data = c7
60045 [TEST] CPU read @0x3d8
60055 [L1] Cache hit: addr = 3d8, data = c8
60055 [TEST] CPU read @0x3d9
60065 [L1] Cache hit: addr = 3d9, data = c9
60065 [TEST] CPU read @0x3da
60075 [L1] Cache hit: addr = 3da, data = ca
60075 [TEST] CPU read @0x3db
60085 [L1] Cache hit: addr = 3db, data = cb
60085 [TEST] CPU read @0x3dc
60095 [L1] Cache hit: addr = 3dc, data = cc
60095 [TEST] CPU read @0x3dd
60105 [L1] Cache hit: addr = 3dd, data = cd
60105 [TEST] CPU read @0x3de
60115 [L1] Cache hit: addr = 3de, data = ce
60115 [TEST] CPU read @0x3df
60125 [L1] Cache hit: addr = 3df, data = cf
60125 [TEST] CPU read @0x3e0
60135 [L1] Cache miss: addr = 3e0
60135 [TEST] CPU read @0x3e1
60155 [L2] Cache miss: addr = 3e0
60165 [MEM] Mem hit: addr = 3e0, data = e0
60175 [L2] Cache Allocate: addr = 3e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
60185 [L1] Cache Allocate: addr = 3e1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
60185 [L1] Cache hit from L2: addr = 3e1, data = e1
60185 [TEST] CPU read @0x3e2
60195 [L1] Cache hit: addr = 3e2, data = e2
60195 [TEST] CPU read @0x3e3
60205 [L1] Cache hit: addr = 3e3, data = e3
60205 [TEST] CPU read @0x3e4
60215 [L1] Cache hit: addr = 3e4, data = e4
60215 [TEST] CPU read @0x3e5
60225 [L1] Cache hit: addr = 3e5, data = e5
60225 [TEST] CPU read @0x3e6
60235 [L1] Cache hit: addr = 3e6, data = e6
60235 [TEST] CPU read @0x3e7
60245 [L1] Cache hit: addr = 3e7, data = e7
60245 [TEST] CPU read @0x3e8
60255 [L1] Cache hit: addr = 3e8, data = e8
60255 [TEST] CPU read @0x3e9
60265 [L1] Cache hit: addr = 3e9, data = e9
60265 [TEST] CPU read @0x3ea
60275 [L1] Cache hit: addr = 3ea, data = ea
60275 [TEST] CPU read @0x3eb
60285 [L1] Cache hit: addr = 3eb, data = eb
60285 [TEST] CPU read @0x3ec
60295 [L1] Cache hit: addr = 3ec, data = ec
60295 [TEST] CPU read @0x3ed
60305 [L1] Cache hit: addr = 3ed, data = ed
60305 [TEST] CPU read @0x3ee
60315 [L1] Cache hit: addr = 3ee, data = ee
60315 [TEST] CPU read @0x3ef
60325 [L1] Cache hit: addr = 3ef, data = ef
60325 [TEST] CPU read @0x3f0
60335 [L1] Cache miss: addr = 3f0
60335 [TEST] CPU read @0x3f1
60355 [L2] Cache hit: addr = 3f0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
60365 [L1] Cache Allocate: addr = 3f1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
60365 [L1] Cache hit from L2: addr = 3f1, data = e1
60365 [TEST] CPU read @0x3f2
60375 [L1] Cache hit: addr = 3f2, data = e2
60375 [TEST] CPU read @0x3f3
60385 [L1] Cache hit: addr = 3f3, data = e3
60385 [TEST] CPU read @0x3f4
60395 [L1] Cache hit: addr = 3f4, data = e4
60395 [TEST] CPU read @0x3f5
60405 [L1] Cache hit: addr = 3f5, data = e5
60405 [TEST] CPU read @0x3f6
60415 [L1] Cache hit: addr = 3f6, data = e6
60415 [TEST] CPU read @0x3f7
60425 [L1] Cache hit: addr = 3f7, data = e7
60425 [TEST] CPU read @0x3f8
60435 [L1] Cache hit: addr = 3f8, data = e8
60435 [TEST] CPU read @0x3f9
60445 [L1] Cache hit: addr = 3f9, data = e9
60445 [TEST] CPU read @0x3fa
60455 [L1] Cache hit: addr = 3fa, data = ea
60455 [TEST] CPU read @0x3fb
60465 [L1] Cache hit: addr = 3fb, data = eb
60465 [TEST] CPU read @0x3fc
60475 [L1] Cache hit: addr = 3fc, data = ec
60475 [TEST] CPU read @0x3fd
60485 [L1] Cache hit: addr = 3fd, data = ed
60485 [TEST] CPU read @0x3fe
60495 [L1] Cache hit: addr = 3fe, data = ee
60495 [TEST] CPU read @0x3ff
60505 [L1] Cache hit: addr = 3ff, data = ef
60505 [TEST] CPU read @0x400
60515 [L1] Cache miss: addr = 400
60515 [TEST] CPU read @0x401
60535 [L2] Cache miss: addr = 400
60545 [MEM] Mem hit: addr = 400, data = 00
60555 [L2] Cache Allocate: addr = 400 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
60565 [L1] Cache Allocate: addr = 401 data = 0f0e0d0c0b0a09080706050403020100
60565 [L1] Cache hit from L2: addr = 401, data = 01
60565 [TEST] CPU read @0x402
60575 [L1] Cache hit: addr = 402, data = 02
60575 [TEST] CPU read @0x403
60585 [L1] Cache hit: addr = 403, data = 03
60585 [TEST] CPU read @0x404
60595 [L1] Cache hit: addr = 404, data = 04
60595 [TEST] CPU read @0x405
60605 [L1] Cache hit: addr = 405, data = 05
60605 [TEST] CPU read @0x406
60615 [L1] Cache hit: addr = 406, data = 06
60615 [TEST] CPU read @0x407
60625 [L1] Cache hit: addr = 407, data = 07
60625 [TEST] CPU read @0x408
60635 [L1] Cache hit: addr = 408, data = 08
60635 [TEST] CPU read @0x409
60645 [L1] Cache hit: addr = 409, data = 09
60645 [TEST] CPU read @0x40a
60655 [L1] Cache hit: addr = 40a, data = 0a
60655 [TEST] CPU read @0x40b
60665 [L1] Cache hit: addr = 40b, data = 0b
60665 [TEST] CPU read @0x40c
60675 [L1] Cache hit: addr = 40c, data = 0c
60675 [TEST] CPU read @0x40d
60685 [L1] Cache hit: addr = 40d, data = 0d
60685 [TEST] CPU read @0x40e
60695 [L1] Cache hit: addr = 40e, data = 0e
60695 [TEST] CPU read @0x40f
60705 [L1] Cache hit: addr = 40f, data = 0f
60705 [TEST] CPU read @0x410
60715 [L1] Cache miss: addr = 410
60715 [TEST] CPU read @0x411
60735 [L2] Cache hit: addr = 410, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
60745 [L1] Cache Allocate: addr = 411 data = 0f0e0d0c0b0a09080706050403020100
60745 [L1] Cache hit from L2: addr = 411, data = 01
60745 [TEST] CPU read @0x412
60755 [L1] Cache hit: addr = 412, data = 02
60755 [TEST] CPU read @0x413
60765 [L1] Cache hit: addr = 413, data = 03
60765 [TEST] CPU read @0x414
60775 [L1] Cache hit: addr = 414, data = 04
60775 [TEST] CPU read @0x415
60785 [L1] Cache hit: addr = 415, data = 05
60785 [TEST] CPU read @0x416
60795 [L1] Cache hit: addr = 416, data = 06
60795 [TEST] CPU read @0x417
60805 [L1] Cache hit: addr = 417, data = 07
60805 [TEST] CPU read @0x418
60815 [L1] Cache hit: addr = 418, data = 08
60815 [TEST] CPU read @0x419
60825 [L1] Cache hit: addr = 419, data = 09
60825 [TEST] CPU read @0x41a
60835 [L1] Cache hit: addr = 41a, data = 0a
60835 [TEST] CPU read @0x41b
60845 [L1] Cache hit: addr = 41b, data = 0b
60845 [TEST] CPU read @0x41c
60855 [L1] Cache hit: addr = 41c, data = 0c
60855 [TEST] CPU read @0x41d
60865 [L1] Cache hit: addr = 41d, data = 0d
60865 [TEST] CPU read @0x41e
60875 [L1] Cache hit: addr = 41e, data = 0e
60875 [TEST] CPU read @0x41f
60885 [L1] Cache hit: addr = 41f, data = 0f
60885 [TEST] CPU read @0x420
60895 [L1] Cache miss: addr = 420
60895 [TEST] CPU read @0x421
60915 [L2] Cache miss: addr = 420
60925 [MEM] Mem hit: addr = 420, data = 20
60935 [L2] Cache Allocate: addr = 420 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
60945 [L1] Cache Allocate: addr = 421 data = 2f2e2d2c2b2a29282726252423222120
60945 [L1] Cache hit from L2: addr = 421, data = 21
60945 [TEST] CPU read @0x422
60955 [L1] Cache hit: addr = 422, data = 22
60955 [TEST] CPU read @0x423
60965 [L1] Cache hit: addr = 423, data = 23
60965 [TEST] CPU read @0x424
60975 [L1] Cache hit: addr = 424, data = 24
60975 [TEST] CPU read @0x425
60985 [L1] Cache hit: addr = 425, data = 25
60985 [TEST] CPU read @0x426
60995 [L1] Cache hit: addr = 426, data = 26
60995 [TEST] CPU read @0x427
61005 [L1] Cache hit: addr = 427, data = 27
61005 [TEST] CPU read @0x428
61015 [L1] Cache hit: addr = 428, data = 28
61015 [TEST] CPU read @0x429
61025 [L1] Cache hit: addr = 429, data = 29
61025 [TEST] CPU read @0x42a
61035 [L1] Cache hit: addr = 42a, data = 2a
61035 [TEST] CPU read @0x42b
61045 [L1] Cache hit: addr = 42b, data = 2b
61045 [TEST] CPU read @0x42c
61055 [L1] Cache hit: addr = 42c, data = 2c
61055 [TEST] CPU read @0x42d
61065 [L1] Cache hit: addr = 42d, data = 2d
61065 [TEST] CPU read @0x42e
61075 [L1] Cache hit: addr = 42e, data = 2e
61075 [TEST] CPU read @0x42f
61085 [L1] Cache hit: addr = 42f, data = 2f
61085 [TEST] CPU read @0x430
61095 [L1] Cache miss: addr = 430
61095 [TEST] CPU read @0x431
61115 [L2] Cache hit: addr = 430, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
61125 [L1] Cache Allocate: addr = 431 data = 2f2e2d2c2b2a29282726252423222120
61125 [L1] Cache hit from L2: addr = 431, data = 21
61125 [TEST] CPU read @0x432
61135 [L1] Cache hit: addr = 432, data = 22
61135 [TEST] CPU read @0x433
61145 [L1] Cache hit: addr = 433, data = 23
61145 [TEST] CPU read @0x434
61155 [L1] Cache hit: addr = 434, data = 24
61155 [TEST] CPU read @0x435
61165 [L1] Cache hit: addr = 435, data = 25
61165 [TEST] CPU read @0x436
61175 [L1] Cache hit: addr = 436, data = 26
61175 [TEST] CPU read @0x437
61185 [L1] Cache hit: addr = 437, data = 27
61185 [TEST] CPU read @0x438
61195 [L1] Cache hit: addr = 438, data = 28
61195 [TEST] CPU read @0x439
61205 [L1] Cache hit: addr = 439, data = 29
61205 [TEST] CPU read @0x43a
61215 [L1] Cache hit: addr = 43a, data = 2a
61215 [TEST] CPU read @0x43b
61225 [L1] Cache hit: addr = 43b, data = 2b
61225 [TEST] CPU read @0x43c
61235 [L1] Cache hit: addr = 43c, data = 2c
61235 [TEST] CPU read @0x43d
61245 [L1] Cache hit: addr = 43d, data = 2d
61245 [TEST] CPU read @0x43e
61255 [L1] Cache hit: addr = 43e, data = 2e
61255 [TEST] CPU read @0x43f
61265 [L1] Cache hit: addr = 43f, data = 2f
61265 [TEST] CPU read @0x440
61275 [L1] Cache miss: addr = 440
61275 [TEST] CPU read @0x441
61295 [L2] Cache miss: addr = 440
61305 [MEM] Mem hit: addr = 440, data = 40
61315 [L2] Cache Allocate: addr = 440 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
61325 [L1] Cache Allocate: addr = 441 data = 4f4e4d4c4b4a49484746454443424140
61325 [L1] Cache hit from L2: addr = 441, data = 41
61325 [TEST] CPU read @0x442
61335 [L1] Cache hit: addr = 442, data = 42
61335 [TEST] CPU read @0x443
61345 [L1] Cache hit: addr = 443, data = 43
61345 [TEST] CPU read @0x444
61355 [L1] Cache hit: addr = 444, data = 44
61355 [TEST] CPU read @0x445
61365 [L1] Cache hit: addr = 445, data = 45
61365 [TEST] CPU read @0x446
61375 [L1] Cache hit: addr = 446, data = 46
61375 [TEST] CPU read @0x447
61385 [L1] Cache hit: addr = 447, data = 47
61385 [TEST] CPU read @0x448
61395 [L1] Cache hit: addr = 448, data = 48
61395 [TEST] CPU read @0x449
61405 [L1] Cache hit: addr = 449, data = 49
61405 [TEST] CPU read @0x44a
61415 [L1] Cache hit: addr = 44a, data = 4a
61415 [TEST] CPU read @0x44b
61425 [L1] Cache hit: addr = 44b, data = 4b
61425 [TEST] CPU read @0x44c
61435 [L1] Cache hit: addr = 44c, data = 4c
61435 [TEST] CPU read @0x44d
61445 [L1] Cache hit: addr = 44d, data = 4d
61445 [TEST] CPU read @0x44e
61455 [L1] Cache hit: addr = 44e, data = 4e
61455 [TEST] CPU read @0x44f
61465 [L1] Cache hit: addr = 44f, data = 4f
61465 [TEST] CPU read @0x450
61475 [L1] Cache miss: addr = 450
61475 [TEST] CPU read @0x451
61495 [L2] Cache hit: addr = 450, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
61505 [L1] Cache Allocate: addr = 451 data = 4f4e4d4c4b4a49484746454443424140
61505 [L1] Cache hit from L2: addr = 451, data = 41
61505 [TEST] CPU read @0x452
61515 [L1] Cache hit: addr = 452, data = 42
61515 [TEST] CPU read @0x453
61525 [L1] Cache hit: addr = 453, data = 43
61525 [TEST] CPU read @0x454
61535 [L1] Cache hit: addr = 454, data = 44
61535 [TEST] CPU read @0x455
61545 [L1] Cache hit: addr = 455, data = 45
61545 [TEST] CPU read @0x456
61555 [L1] Cache hit: addr = 456, data = 46
61555 [TEST] CPU read @0x457
61565 [L1] Cache hit: addr = 457, data = 47
61565 [TEST] CPU read @0x458
61575 [L1] Cache hit: addr = 458, data = 48
61575 [TEST] CPU read @0x459
61585 [L1] Cache hit: addr = 459, data = 49
61585 [TEST] CPU read @0x45a
61595 [L1] Cache hit: addr = 45a, data = 4a
61595 [TEST] CPU read @0x45b
61605 [L1] Cache hit: addr = 45b, data = 4b
61605 [TEST] CPU read @0x45c
61615 [L1] Cache hit: addr = 45c, data = 4c
61615 [TEST] CPU read @0x45d
61625 [L1] Cache hit: addr = 45d, data = 4d
61625 [TEST] CPU read @0x45e
61635 [L1] Cache hit: addr = 45e, data = 4e
61635 [TEST] CPU read @0x45f
61645 [L1] Cache hit: addr = 45f, data = 4f
61645 [TEST] CPU read @0x460
61655 [L1] Cache miss: addr = 460
61655 [TEST] CPU read @0x461
61675 [L2] Cache miss: addr = 460
61685 [MEM] Mem hit: addr = 460, data = 60
61695 [L2] Cache Allocate: addr = 460 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
61705 [L1] Cache Allocate: addr = 461 data = 6f6e6d6c6b6a69686766656463626160
61705 [L1] Cache hit from L2: addr = 461, data = 61
61705 [TEST] CPU read @0x462
61715 [L1] Cache hit: addr = 462, data = 62
61715 [TEST] CPU read @0x463
61725 [L1] Cache hit: addr = 463, data = 63
61725 [TEST] CPU read @0x464
61735 [L1] Cache hit: addr = 464, data = 64
61735 [TEST] CPU read @0x465
61745 [L1] Cache hit: addr = 465, data = 65
61745 [TEST] CPU read @0x466
61755 [L1] Cache hit: addr = 466, data = 66
61755 [TEST] CPU read @0x467
61765 [L1] Cache hit: addr = 467, data = 67
61765 [TEST] CPU read @0x468
61775 [L1] Cache hit: addr = 468, data = 68
61775 [TEST] CPU read @0x469
61785 [L1] Cache hit: addr = 469, data = 69
61785 [TEST] CPU read @0x46a
61795 [L1] Cache hit: addr = 46a, data = 6a
61795 [TEST] CPU read @0x46b
61805 [L1] Cache hit: addr = 46b, data = 6b
61805 [TEST] CPU read @0x46c
61815 [L1] Cache hit: addr = 46c, data = 6c
61815 [TEST] CPU read @0x46d
61825 [L1] Cache hit: addr = 46d, data = 6d
61825 [TEST] CPU read @0x46e
61835 [L1] Cache hit: addr = 46e, data = 6e
61835 [TEST] CPU read @0x46f
61845 [L1] Cache hit: addr = 46f, data = 6f
61845 [TEST] CPU read @0x470
61855 [L1] Cache miss: addr = 470
61855 [TEST] CPU read @0x471
61875 [L2] Cache hit: addr = 470, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
61885 [L1] Cache Allocate: addr = 471 data = 6f6e6d6c6b6a69686766656463626160
61885 [L1] Cache hit from L2: addr = 471, data = 61
61885 [TEST] CPU read @0x472
61895 [L1] Cache hit: addr = 472, data = 62
61895 [TEST] CPU read @0x473
61905 [L1] Cache hit: addr = 473, data = 63
61905 [TEST] CPU read @0x474
61915 [L1] Cache hit: addr = 474, data = 64
61915 [TEST] CPU read @0x475
61925 [L1] Cache hit: addr = 475, data = 65
61925 [TEST] CPU read @0x476
61935 [L1] Cache hit: addr = 476, data = 66
61935 [TEST] CPU read @0x477
61945 [L1] Cache hit: addr = 477, data = 67
61945 [TEST] CPU read @0x478
61955 [L1] Cache hit: addr = 478, data = 68
61955 [TEST] CPU read @0x479
61965 [L1] Cache hit: addr = 479, data = 69
61965 [TEST] CPU read @0x47a
61975 [L1] Cache hit: addr = 47a, data = 6a
61975 [TEST] CPU read @0x47b
61985 [L1] Cache hit: addr = 47b, data = 6b
61985 [TEST] CPU read @0x47c
61995 [L1] Cache hit: addr = 47c, data = 6c
61995 [TEST] CPU read @0x47d
62005 [L1] Cache hit: addr = 47d, data = 6d
62005 [TEST] CPU read @0x47e
62015 [L1] Cache hit: addr = 47e, data = 6e
62015 [TEST] CPU read @0x47f
62025 [L1] Cache hit: addr = 47f, data = 6f
62025 [TEST] CPU read @0x480
62035 [L1] Cache miss: addr = 480
62035 [TEST] CPU read @0x481
62055 [L2] Cache miss: addr = 480
62065 [MEM] Mem hit: addr = 480, data = 80
62075 [L2] Cache Allocate: addr = 480 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
62085 [L1] Cache Allocate: addr = 481 data = 8f8e8d8c8b8a89888786858483828180
62085 [L1] Cache hit from L2: addr = 481, data = 81
62085 [TEST] CPU read @0x482
62095 [L1] Cache hit: addr = 482, data = 82
62095 [TEST] CPU read @0x483
62105 [L1] Cache hit: addr = 483, data = 83
62105 [TEST] CPU read @0x484
62115 [L1] Cache hit: addr = 484, data = 84
62115 [TEST] CPU read @0x485
62125 [L1] Cache hit: addr = 485, data = 85
62125 [TEST] CPU read @0x486
62135 [L1] Cache hit: addr = 486, data = 86
62135 [TEST] CPU read @0x487
62145 [L1] Cache hit: addr = 487, data = 87
62145 [TEST] CPU read @0x488
62155 [L1] Cache hit: addr = 488, data = 88
62155 [TEST] CPU read @0x489
62165 [L1] Cache hit: addr = 489, data = 89
62165 [TEST] CPU read @0x48a
62175 [L1] Cache hit: addr = 48a, data = 8a
62175 [TEST] CPU read @0x48b
62185 [L1] Cache hit: addr = 48b, data = 8b
62185 [TEST] CPU read @0x48c
62195 [L1] Cache hit: addr = 48c, data = 8c
62195 [TEST] CPU read @0x48d
62205 [L1] Cache hit: addr = 48d, data = 8d
62205 [TEST] CPU read @0x48e
62215 [L1] Cache hit: addr = 48e, data = 8e
62215 [TEST] CPU read @0x48f
62225 [L1] Cache hit: addr = 48f, data = 8f
62225 [TEST] CPU read @0x490
62235 [L1] Cache miss: addr = 490
62235 [TEST] CPU read @0x491
62255 [L2] Cache hit: addr = 490, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
62265 [L1] Cache Allocate: addr = 491 data = 8f8e8d8c8b8a89888786858483828180
62265 [L1] Cache hit from L2: addr = 491, data = 81
62265 [TEST] CPU read @0x492
62275 [L1] Cache hit: addr = 492, data = 82
62275 [TEST] CPU read @0x493
62285 [L1] Cache hit: addr = 493, data = 83
62285 [TEST] CPU read @0x494
62295 [L1] Cache hit: addr = 494, data = 84
62295 [TEST] CPU read @0x495
62305 [L1] Cache hit: addr = 495, data = 85
62305 [TEST] CPU read @0x496
62315 [L1] Cache hit: addr = 496, data = 86
62315 [TEST] CPU read @0x497
62325 [L1] Cache hit: addr = 497, data = 87
62325 [TEST] CPU read @0x498
62335 [L1] Cache hit: addr = 498, data = 88
62335 [TEST] CPU read @0x499
62345 [L1] Cache hit: addr = 499, data = 89
62345 [TEST] CPU read @0x49a
62355 [L1] Cache hit: addr = 49a, data = 8a
62355 [TEST] CPU read @0x49b
62365 [L1] Cache hit: addr = 49b, data = 8b
62365 [TEST] CPU read @0x49c
62375 [L1] Cache hit: addr = 49c, data = 8c
62375 [TEST] CPU read @0x49d
62385 [L1] Cache hit: addr = 49d, data = 8d
62385 [TEST] CPU read @0x49e
62395 [L1] Cache hit: addr = 49e, data = 8e
62395 [TEST] CPU read @0x49f
62405 [L1] Cache hit: addr = 49f, data = 8f
62405 [TEST] CPU read @0x4a0
62415 [L1] Cache miss: addr = 4a0
62415 [TEST] CPU read @0x4a1
62435 [L2] Cache miss: addr = 4a0
62445 [MEM] Mem hit: addr = 4a0, data = a0
62455 [L2] Cache Allocate: addr = 4a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
62465 [L1] Cache Allocate: addr = 4a1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
62465 [L1] Cache hit from L2: addr = 4a1, data = a1
62465 [TEST] CPU read @0x4a2
62475 [L1] Cache hit: addr = 4a2, data = a2
62475 [TEST] CPU read @0x4a3
62485 [L1] Cache hit: addr = 4a3, data = a3
62485 [TEST] CPU read @0x4a4
62495 [L1] Cache hit: addr = 4a4, data = a4
62495 [TEST] CPU read @0x4a5
62505 [L1] Cache hit: addr = 4a5, data = a5
62505 [TEST] CPU read @0x4a6
62515 [L1] Cache hit: addr = 4a6, data = a6
62515 [TEST] CPU read @0x4a7
62525 [L1] Cache hit: addr = 4a7, data = a7
62525 [TEST] CPU read @0x4a8
62535 [L1] Cache hit: addr = 4a8, data = a8
62535 [TEST] CPU read @0x4a9
62545 [L1] Cache hit: addr = 4a9, data = a9
62545 [TEST] CPU read @0x4aa
62555 [L1] Cache hit: addr = 4aa, data = aa
62555 [TEST] CPU read @0x4ab
62565 [L1] Cache hit: addr = 4ab, data = ab
62565 [TEST] CPU read @0x4ac
62575 [L1] Cache hit: addr = 4ac, data = ac
62575 [TEST] CPU read @0x4ad
62585 [L1] Cache hit: addr = 4ad, data = ad
62585 [TEST] CPU read @0x4ae
62595 [L1] Cache hit: addr = 4ae, data = ae
62595 [TEST] CPU read @0x4af
62605 [L1] Cache hit: addr = 4af, data = af
62605 [TEST] CPU read @0x4b0
62615 [L1] Cache miss: addr = 4b0
62615 [TEST] CPU read @0x4b1
62635 [L2] Cache hit: addr = 4b0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
62645 [L1] Cache Allocate: addr = 4b1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
62645 [L1] Cache hit from L2: addr = 4b1, data = a1
62645 [TEST] CPU read @0x4b2
62655 [L1] Cache hit: addr = 4b2, data = a2
62655 [TEST] CPU read @0x4b3
62665 [L1] Cache hit: addr = 4b3, data = a3
62665 [TEST] CPU read @0x4b4
62675 [L1] Cache hit: addr = 4b4, data = a4
62675 [TEST] CPU read @0x4b5
62685 [L1] Cache hit: addr = 4b5, data = a5
62685 [TEST] CPU read @0x4b6
62695 [L1] Cache hit: addr = 4b6, data = a6
62695 [TEST] CPU read @0x4b7
62705 [L1] Cache hit: addr = 4b7, data = a7
62705 [TEST] CPU read @0x4b8
62715 [L1] Cache hit: addr = 4b8, data = a8
62715 [TEST] CPU read @0x4b9
62725 [L1] Cache hit: addr = 4b9, data = a9
62725 [TEST] CPU read @0x4ba
62735 [L1] Cache hit: addr = 4ba, data = aa
62735 [TEST] CPU read @0x4bb
62745 [L1] Cache hit: addr = 4bb, data = ab
62745 [TEST] CPU read @0x4bc
62755 [L1] Cache hit: addr = 4bc, data = ac
62755 [TEST] CPU read @0x4bd
62765 [L1] Cache hit: addr = 4bd, data = ad
62765 [TEST] CPU read @0x4be
62775 [L1] Cache hit: addr = 4be, data = ae
62775 [TEST] CPU read @0x4bf
62785 [L1] Cache hit: addr = 4bf, data = af
62785 [TEST] CPU read @0x4c0
62795 [L1] Cache miss: addr = 4c0
62795 [TEST] CPU read @0x4c1
62815 [L2] Cache miss: addr = 4c0
62825 [MEM] Mem hit: addr = 4c0, data = c0
62835 [L2] Cache Allocate: addr = 4c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
62845 [L1] Cache Allocate: addr = 4c1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
62845 [L1] Cache hit from L2: addr = 4c1, data = c1
62845 [TEST] CPU read @0x4c2
62855 [L1] Cache hit: addr = 4c2, data = c2
62855 [TEST] CPU read @0x4c3
62865 [L1] Cache hit: addr = 4c3, data = c3
62865 [TEST] CPU read @0x4c4
62875 [L1] Cache hit: addr = 4c4, data = c4
62875 [TEST] CPU read @0x4c5
62885 [L1] Cache hit: addr = 4c5, data = c5
62885 [TEST] CPU read @0x4c6
62895 [L1] Cache hit: addr = 4c6, data = c6
62895 [TEST] CPU read @0x4c7
62905 [L1] Cache hit: addr = 4c7, data = c7
62905 [TEST] CPU read @0x4c8
62915 [L1] Cache hit: addr = 4c8, data = c8
62915 [TEST] CPU read @0x4c9
62925 [L1] Cache hit: addr = 4c9, data = c9
62925 [TEST] CPU read @0x4ca
62935 [L1] Cache hit: addr = 4ca, data = ca
62935 [TEST] CPU read @0x4cb
62945 [L1] Cache hit: addr = 4cb, data = cb
62945 [TEST] CPU read @0x4cc
62955 [L1] Cache hit: addr = 4cc, data = cc
62955 [TEST] CPU read @0x4cd
62965 [L1] Cache hit: addr = 4cd, data = cd
62965 [TEST] CPU read @0x4ce
62975 [L1] Cache hit: addr = 4ce, data = ce
62975 [TEST] CPU read @0x4cf
62985 [L1] Cache hit: addr = 4cf, data = cf
62985 [TEST] CPU read @0x4d0
62995 [L1] Cache miss: addr = 4d0
62995 [TEST] CPU read @0x4d1
63015 [L2] Cache hit: addr = 4d0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
63025 [L1] Cache Allocate: addr = 4d1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
63025 [L1] Cache hit from L2: addr = 4d1, data = c1
63025 [TEST] CPU read @0x4d2
63035 [L1] Cache hit: addr = 4d2, data = c2
63035 [TEST] CPU read @0x4d3
63045 [L1] Cache hit: addr = 4d3, data = c3
63045 [TEST] CPU read @0x4d4
63055 [L1] Cache hit: addr = 4d4, data = c4
63055 [TEST] CPU read @0x4d5
63065 [L1] Cache hit: addr = 4d5, data = c5
63065 [TEST] CPU read @0x4d6
63075 [L1] Cache hit: addr = 4d6, data = c6
63075 [TEST] CPU read @0x4d7
63085 [L1] Cache hit: addr = 4d7, data = c7
63085 [TEST] CPU read @0x4d8
63095 [L1] Cache hit: addr = 4d8, data = c8
63095 [TEST] CPU read @0x4d9
63105 [L1] Cache hit: addr = 4d9, data = c9
63105 [TEST] CPU read @0x4da
63115 [L1] Cache hit: addr = 4da, data = ca
63115 [TEST] CPU read @0x4db
63125 [L1] Cache hit: addr = 4db, data = cb
63125 [TEST] CPU read @0x4dc
63135 [L1] Cache hit: addr = 4dc, data = cc
63135 [TEST] CPU read @0x4dd
63145 [L1] Cache hit: addr = 4dd, data = cd
63145 [TEST] CPU read @0x4de
63155 [L1] Cache hit: addr = 4de, data = ce
63155 [TEST] CPU read @0x4df
63165 [L1] Cache hit: addr = 4df, data = cf
63165 [TEST] CPU read @0x4e0
63175 [L1] Cache miss: addr = 4e0
63175 [TEST] CPU read @0x4e1
63195 [L2] Cache miss: addr = 4e0
63205 [MEM] Mem hit: addr = 4e0, data = e0
63215 [L2] Cache Allocate: addr = 4e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
63225 [L1] Cache Allocate: addr = 4e1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
63225 [L1] Cache hit from L2: addr = 4e1, data = e1
63225 [TEST] CPU read @0x4e2
63235 [L1] Cache hit: addr = 4e2, data = e2
63235 [TEST] CPU read @0x4e3
63245 [L1] Cache hit: addr = 4e3, data = e3
63245 [TEST] CPU read @0x4e4
63255 [L1] Cache hit: addr = 4e4, data = e4
63255 [TEST] CPU read @0x4e5
63265 [L1] Cache hit: addr = 4e5, data = e5
63265 [TEST] CPU read @0x4e6
63275 [L1] Cache hit: addr = 4e6, data = e6
63275 [TEST] CPU read @0x4e7
63285 [L1] Cache hit: addr = 4e7, data = e7
63285 [TEST] CPU read @0x4e8
63295 [L1] Cache hit: addr = 4e8, data = e8
63295 [TEST] CPU read @0x4e9
63305 [L1] Cache hit: addr = 4e9, data = e9
63305 [TEST] CPU read @0x4ea
63315 [L1] Cache hit: addr = 4ea, data = ea
63315 [TEST] CPU read @0x4eb
63325 [L1] Cache hit: addr = 4eb, data = eb
63325 [TEST] CPU read @0x4ec
63335 [L1] Cache hit: addr = 4ec, data = ec
63335 [TEST] CPU read @0x4ed
63345 [L1] Cache hit: addr = 4ed, data = ed
63345 [TEST] CPU read @0x4ee
63355 [L1] Cache hit: addr = 4ee, data = ee
63355 [TEST] CPU read @0x4ef
63365 [L1] Cache hit: addr = 4ef, data = ef
63365 [TEST] CPU read @0x4f0
63375 [L1] Cache miss: addr = 4f0
63375 [TEST] CPU read @0x4f1
63395 [L2] Cache hit: addr = 4f0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
63405 [L1] Cache Allocate: addr = 4f1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
63405 [L1] Cache hit from L2: addr = 4f1, data = e1
63405 [TEST] CPU read @0x4f2
63415 [L1] Cache hit: addr = 4f2, data = e2
63415 [TEST] CPU read @0x4f3
63425 [L1] Cache hit: addr = 4f3, data = e3
63425 [TEST] CPU read @0x4f4
63435 [L1] Cache hit: addr = 4f4, data = e4
63435 [TEST] CPU read @0x4f5
63445 [L1] Cache hit: addr = 4f5, data = e5
63445 [TEST] CPU read @0x4f6
63455 [L1] Cache hit: addr = 4f6, data = e6
63455 [TEST] CPU read @0x4f7
63465 [L1] Cache hit: addr = 4f7, data = e7
63465 [TEST] CPU read @0x4f8
63475 [L1] Cache hit: addr = 4f8, data = e8
63475 [TEST] CPU read @0x4f9
63485 [L1] Cache hit: addr = 4f9, data = e9
63485 [TEST] CPU read @0x4fa
63495 [L1] Cache hit: addr = 4fa, data = ea
63495 [TEST] CPU read @0x4fb
63505 [L1] Cache hit: addr = 4fb, data = eb
63505 [TEST] CPU read @0x4fc
63515 [L1] Cache hit: addr = 4fc, data = ec
63515 [TEST] CPU read @0x4fd
63525 [L1] Cache hit: addr = 4fd, data = ed
63525 [TEST] CPU read @0x4fe
63535 [L1] Cache hit: addr = 4fe, data = ee
63535 [TEST] CPU read @0x4ff
63545 [L1] Cache hit: addr = 4ff, data = ef
63545 [TEST] CPU read @0x500
63555 [L1] Cache miss: addr = 500
63555 [TEST] CPU read @0x501
63575 [L2] Cache miss: addr = 500
63585 [MEM] Mem hit: addr = 500, data = 00
63595 [L2] Cache Allocate: addr = 500 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
63605 [L1] Cache Allocate: addr = 501 data = 0f0e0d0c0b0a09080706050403020100
63605 [L1] Cache hit from L2: addr = 501, data = 01
63605 [TEST] CPU read @0x502
63615 [L1] Cache hit: addr = 502, data = 02
63615 [TEST] CPU read @0x503
63625 [L1] Cache hit: addr = 503, data = 03
63625 [TEST] CPU read @0x504
63635 [L1] Cache hit: addr = 504, data = 04
63635 [TEST] CPU read @0x505
63645 [L1] Cache hit: addr = 505, data = 05
63645 [TEST] CPU read @0x506
63655 [L1] Cache hit: addr = 506, data = 06
63655 [TEST] CPU read @0x507
63665 [L1] Cache hit: addr = 507, data = 07
63665 [TEST] CPU read @0x508
63675 [L1] Cache hit: addr = 508, data = 08
63675 [TEST] CPU read @0x509
63685 [L1] Cache hit: addr = 509, data = 09
63685 [TEST] CPU read @0x50a
63695 [L1] Cache hit: addr = 50a, data = 0a
63695 [TEST] CPU read @0x50b
63705 [L1] Cache hit: addr = 50b, data = 0b
63705 [TEST] CPU read @0x50c
63715 [L1] Cache hit: addr = 50c, data = 0c
63715 [TEST] CPU read @0x50d
63725 [L1] Cache hit: addr = 50d, data = 0d
63725 [TEST] CPU read @0x50e
63735 [L1] Cache hit: addr = 50e, data = 0e
63735 [TEST] CPU read @0x50f
63745 [L1] Cache hit: addr = 50f, data = 0f
63745 [TEST] CPU read @0x510
63755 [L1] Cache miss: addr = 510
63755 [TEST] CPU read @0x511
63775 [L2] Cache hit: addr = 510, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
63785 [L1] Cache Allocate: addr = 511 data = 0f0e0d0c0b0a09080706050403020100
63785 [L1] Cache hit from L2: addr = 511, data = 01
63785 [TEST] CPU read @0x512
63795 [L1] Cache hit: addr = 512, data = 02
63795 [TEST] CPU read @0x513
63805 [L1] Cache hit: addr = 513, data = 03
63805 [TEST] CPU read @0x514
63815 [L1] Cache hit: addr = 514, data = 04
63815 [TEST] CPU read @0x515
63825 [L1] Cache hit: addr = 515, data = 05
63825 [TEST] CPU read @0x516
63835 [L1] Cache hit: addr = 516, data = 06
63835 [TEST] CPU read @0x517
63845 [L1] Cache hit: addr = 517, data = 07
63845 [TEST] CPU read @0x518
63855 [L1] Cache hit: addr = 518, data = 08
63855 [TEST] CPU read @0x519
63865 [L1] Cache hit: addr = 519, data = 09
63865 [TEST] CPU read @0x51a
63875 [L1] Cache hit: addr = 51a, data = 0a
63875 [TEST] CPU read @0x51b
63885 [L1] Cache hit: addr = 51b, data = 0b
63885 [TEST] CPU read @0x51c
63895 [L1] Cache hit: addr = 51c, data = 0c
63895 [TEST] CPU read @0x51d
63905 [L1] Cache hit: addr = 51d, data = 0d
63905 [TEST] CPU read @0x51e
63915 [L1] Cache hit: addr = 51e, data = 0e
63915 [TEST] CPU read @0x51f
63925 [L1] Cache hit: addr = 51f, data = 0f
63925 [TEST] CPU read @0x520
63935 [L1] Cache miss: addr = 520
63935 [TEST] CPU read @0x521
63955 [L2] Cache miss: addr = 520
63965 [MEM] Mem hit: addr = 520, data = 20
63975 [L2] Cache Allocate: addr = 520 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
63985 [L1] Cache Allocate: addr = 521 data = 2f2e2d2c2b2a29282726252423222120
63985 [L1] Cache hit from L2: addr = 521, data = 21
63985 [TEST] CPU read @0x522
63995 [L1] Cache hit: addr = 522, data = 22
63995 [TEST] CPU read @0x523
64005 [L1] Cache hit: addr = 523, data = 23
64005 [TEST] CPU read @0x524
64015 [L1] Cache hit: addr = 524, data = 24
64015 [TEST] CPU read @0x525
64025 [L1] Cache hit: addr = 525, data = 25
64025 [TEST] CPU read @0x526
64035 [L1] Cache hit: addr = 526, data = 26
64035 [TEST] CPU read @0x527
64045 [L1] Cache hit: addr = 527, data = 27
64045 [TEST] CPU read @0x528
64055 [L1] Cache hit: addr = 528, data = 28
64055 [TEST] CPU read @0x529
64065 [L1] Cache hit: addr = 529, data = 29
64065 [TEST] CPU read @0x52a
64075 [L1] Cache hit: addr = 52a, data = 2a
64075 [TEST] CPU read @0x52b
64085 [L1] Cache hit: addr = 52b, data = 2b
64085 [TEST] CPU read @0x52c
64095 [L1] Cache hit: addr = 52c, data = 2c
64095 [TEST] CPU read @0x52d
64105 [L1] Cache hit: addr = 52d, data = 2d
64105 [TEST] CPU read @0x52e
64115 [L1] Cache hit: addr = 52e, data = 2e
64115 [TEST] CPU read @0x52f
64125 [L1] Cache hit: addr = 52f, data = 2f
64125 [TEST] CPU read @0x530
64135 [L1] Cache miss: addr = 530
64135 [TEST] CPU read @0x531
64155 [L2] Cache hit: addr = 530, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
64165 [L1] Cache Allocate: addr = 531 data = 2f2e2d2c2b2a29282726252423222120
64165 [L1] Cache hit from L2: addr = 531, data = 21
64165 [TEST] CPU read @0x532
64175 [L1] Cache hit: addr = 532, data = 22
64175 [TEST] CPU read @0x533
64185 [L1] Cache hit: addr = 533, data = 23
64185 [TEST] CPU read @0x534
64195 [L1] Cache hit: addr = 534, data = 24
64195 [TEST] CPU read @0x535
64205 [L1] Cache hit: addr = 535, data = 25
64205 [TEST] CPU read @0x536
64215 [L1] Cache hit: addr = 536, data = 26
64215 [TEST] CPU read @0x537
64225 [L1] Cache hit: addr = 537, data = 27
64225 [TEST] CPU read @0x538
64235 [L1] Cache hit: addr = 538, data = 28
64235 [TEST] CPU read @0x539
64245 [L1] Cache hit: addr = 539, data = 29
64245 [TEST] CPU read @0x53a
64255 [L1] Cache hit: addr = 53a, data = 2a
64255 [TEST] CPU read @0x53b
64265 [L1] Cache hit: addr = 53b, data = 2b
64265 [TEST] CPU read @0x53c
64275 [L1] Cache hit: addr = 53c, data = 2c
64275 [TEST] CPU read @0x53d
64285 [L1] Cache hit: addr = 53d, data = 2d
64285 [TEST] CPU read @0x53e
64295 [L1] Cache hit: addr = 53e, data = 2e
64295 [TEST] CPU read @0x53f
64305 [L1] Cache hit: addr = 53f, data = 2f
64305 [TEST] CPU read @0x540
64315 [L1] Cache miss: addr = 540
64315 [TEST] CPU read @0x541
64335 [L2] Cache miss: addr = 540
64345 [MEM] Mem hit: addr = 540, data = 40
64355 [L2] Cache Allocate: addr = 540 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
64365 [L1] Cache Allocate: addr = 541 data = 4f4e4d4c4b4a49484746454443424140
64365 [L1] Cache hit from L2: addr = 541, data = 41
64365 [TEST] CPU read @0x542
64375 [L1] Cache hit: addr = 542, data = 42
64375 [TEST] CPU read @0x543
64385 [L1] Cache hit: addr = 543, data = 43
64385 [TEST] CPU read @0x544
64395 [L1] Cache hit: addr = 544, data = 44
64395 [TEST] CPU read @0x545
64405 [L1] Cache hit: addr = 545, data = 45
64405 [TEST] CPU read @0x546
64415 [L1] Cache hit: addr = 546, data = 46
64415 [TEST] CPU read @0x547
64425 [L1] Cache hit: addr = 547, data = 47
64425 [TEST] CPU read @0x548
64435 [L1] Cache hit: addr = 548, data = 48
64435 [TEST] CPU read @0x549
64445 [L1] Cache hit: addr = 549, data = 49
64445 [TEST] CPU read @0x54a
64455 [L1] Cache hit: addr = 54a, data = 4a
64455 [TEST] CPU read @0x54b
64465 [L1] Cache hit: addr = 54b, data = 4b
64465 [TEST] CPU read @0x54c
64475 [L1] Cache hit: addr = 54c, data = 4c
64475 [TEST] CPU read @0x54d
64485 [L1] Cache hit: addr = 54d, data = 4d
64485 [TEST] CPU read @0x54e
64495 [L1] Cache hit: addr = 54e, data = 4e
64495 [TEST] CPU read @0x54f
64505 [L1] Cache hit: addr = 54f, data = 4f
64505 [TEST] CPU read @0x550
64515 [L1] Cache miss: addr = 550
64515 [TEST] CPU read @0x551
64535 [L2] Cache hit: addr = 550, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
64545 [L1] Cache Allocate: addr = 551 data = 4f4e4d4c4b4a49484746454443424140
64545 [L1] Cache hit from L2: addr = 551, data = 41
64545 [TEST] CPU read @0x552
64555 [L1] Cache hit: addr = 552, data = 42
64555 [TEST] CPU read @0x553
64565 [L1] Cache hit: addr = 553, data = 43
64565 [TEST] CPU read @0x554
64575 [L1] Cache hit: addr = 554, data = 44
64575 [TEST] CPU read @0x555
64585 [L1] Cache hit: addr = 555, data = 45
64585 [TEST] CPU read @0x556
64595 [L1] Cache hit: addr = 556, data = 46
64595 [TEST] CPU read @0x557
64605 [L1] Cache hit: addr = 557, data = 47
64605 [TEST] CPU read @0x558
64615 [L1] Cache hit: addr = 558, data = 48
64615 [TEST] CPU read @0x559
64625 [L1] Cache hit: addr = 559, data = 49
64625 [TEST] CPU read @0x55a
64635 [L1] Cache hit: addr = 55a, data = 4a
64635 [TEST] CPU read @0x55b
64645 [L1] Cache hit: addr = 55b, data = 4b
64645 [TEST] CPU read @0x55c
64655 [L1] Cache hit: addr = 55c, data = 4c
64655 [TEST] CPU read @0x55d
64665 [L1] Cache hit: addr = 55d, data = 4d
64665 [TEST] CPU read @0x55e
64675 [L1] Cache hit: addr = 55e, data = 4e
64675 [TEST] CPU read @0x55f
64685 [L1] Cache hit: addr = 55f, data = 4f
64685 [TEST] CPU read @0x560
64695 [L1] Cache miss: addr = 560
64695 [TEST] CPU read @0x561
64715 [L2] Cache miss: addr = 560
64725 [MEM] Mem hit: addr = 560, data = 60
64735 [L2] Cache Allocate: addr = 560 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
64745 [L1] Cache Allocate: addr = 561 data = 6f6e6d6c6b6a69686766656463626160
64745 [L1] Cache hit from L2: addr = 561, data = 61
64745 [TEST] CPU read @0x562
64755 [L1] Cache hit: addr = 562, data = 62
64755 [TEST] CPU read @0x563
64765 [L1] Cache hit: addr = 563, data = 63
64765 [TEST] CPU read @0x564
64775 [L1] Cache hit: addr = 564, data = 64
64775 [TEST] CPU read @0x565
64785 [L1] Cache hit: addr = 565, data = 65
64785 [TEST] CPU read @0x566
64795 [L1] Cache hit: addr = 566, data = 66
64795 [TEST] CPU read @0x567
64805 [L1] Cache hit: addr = 567, data = 67
64805 [TEST] CPU read @0x568
64815 [L1] Cache hit: addr = 568, data = 68
64815 [TEST] CPU read @0x569
64825 [L1] Cache hit: addr = 569, data = 69
64825 [TEST] CPU read @0x56a
64835 [L1] Cache hit: addr = 56a, data = 6a
64835 [TEST] CPU read @0x56b
64845 [L1] Cache hit: addr = 56b, data = 6b
64845 [TEST] CPU read @0x56c
64855 [L1] Cache hit: addr = 56c, data = 6c
64855 [TEST] CPU read @0x56d
64865 [L1] Cache hit: addr = 56d, data = 6d
64865 [TEST] CPU read @0x56e
64875 [L1] Cache hit: addr = 56e, data = 6e
64875 [TEST] CPU read @0x56f
64885 [L1] Cache hit: addr = 56f, data = 6f
64885 [TEST] CPU read @0x570
64895 [L1] Cache miss: addr = 570
64895 [TEST] CPU read @0x571
64915 [L2] Cache hit: addr = 570, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
64925 [L1] Cache Allocate: addr = 571 data = 6f6e6d6c6b6a69686766656463626160
64925 [L1] Cache hit from L2: addr = 571, data = 61
64925 [TEST] CPU read @0x572
64935 [L1] Cache hit: addr = 572, data = 62
64935 [TEST] CPU read @0x573
64945 [L1] Cache hit: addr = 573, data = 63
64945 [TEST] CPU read @0x574
64955 [L1] Cache hit: addr = 574, data = 64
64955 [TEST] CPU read @0x575
64965 [L1] Cache hit: addr = 575, data = 65
64965 [TEST] CPU read @0x576
64975 [L1] Cache hit: addr = 576, data = 66
64975 [TEST] CPU read @0x577
64985 [L1] Cache hit: addr = 577, data = 67
64985 [TEST] CPU read @0x578
64995 [L1] Cache hit: addr = 578, data = 68
64995 [TEST] CPU read @0x579
65005 [L1] Cache hit: addr = 579, data = 69
65005 [TEST] CPU read @0x57a
65015 [L1] Cache hit: addr = 57a, data = 6a
65015 [TEST] CPU read @0x57b
65025 [L1] Cache hit: addr = 57b, data = 6b
65025 [TEST] CPU read @0x57c
65035 [L1] Cache hit: addr = 57c, data = 6c
65035 [TEST] CPU read @0x57d
65045 [L1] Cache hit: addr = 57d, data = 6d
65045 [TEST] CPU read @0x57e
65055 [L1] Cache hit: addr = 57e, data = 6e
65055 [TEST] CPU read @0x57f
65065 [L1] Cache hit: addr = 57f, data = 6f
65065 [TEST] CPU read @0x580
65075 [L1] Cache miss: addr = 580
65075 [TEST] CPU read @0x581
65095 [L2] Cache miss: addr = 580
65105 [MEM] Mem hit: addr = 580, data = 80
65115 [L2] Cache Allocate: addr = 580 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
65125 [L1] Cache Allocate: addr = 581 data = 8f8e8d8c8b8a89888786858483828180
65125 [L1] Cache hit from L2: addr = 581, data = 81
65125 [TEST] CPU read @0x582
65135 [L1] Cache hit: addr = 582, data = 82
65135 [TEST] CPU read @0x583
65145 [L1] Cache hit: addr = 583, data = 83
65145 [TEST] CPU read @0x584
65155 [L1] Cache hit: addr = 584, data = 84
65155 [TEST] CPU read @0x585
65165 [L1] Cache hit: addr = 585, data = 85
65165 [TEST] CPU read @0x586
65175 [L1] Cache hit: addr = 586, data = 86
65175 [TEST] CPU read @0x587
65185 [L1] Cache hit: addr = 587, data = 87
65185 [TEST] CPU read @0x588
65195 [L1] Cache hit: addr = 588, data = 88
65195 [TEST] CPU read @0x589
65205 [L1] Cache hit: addr = 589, data = 89
65205 [TEST] CPU read @0x58a
65215 [L1] Cache hit: addr = 58a, data = 8a
65215 [TEST] CPU read @0x58b
65225 [L1] Cache hit: addr = 58b, data = 8b
65225 [TEST] CPU read @0x58c
65235 [L1] Cache hit: addr = 58c, data = 8c
65235 [TEST] CPU read @0x58d
65245 [L1] Cache hit: addr = 58d, data = 8d
65245 [TEST] CPU read @0x58e
65255 [L1] Cache hit: addr = 58e, data = 8e
65255 [TEST] CPU read @0x58f
65265 [L1] Cache hit: addr = 58f, data = 8f
65265 [TEST] CPU read @0x590
65275 [L1] Cache miss: addr = 590
65275 [TEST] CPU read @0x591
65295 [L2] Cache hit: addr = 590, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
65305 [L1] Cache Allocate: addr = 591 data = 8f8e8d8c8b8a89888786858483828180
65305 [L1] Cache hit from L2: addr = 591, data = 81
65305 [TEST] CPU read @0x592
65315 [L1] Cache hit: addr = 592, data = 82
65315 [TEST] CPU read @0x593
65325 [L1] Cache hit: addr = 593, data = 83
65325 [TEST] CPU read @0x594
65335 [L1] Cache hit: addr = 594, data = 84
65335 [TEST] CPU read @0x595
65345 [L1] Cache hit: addr = 595, data = 85
65345 [TEST] CPU read @0x596
65355 [L1] Cache hit: addr = 596, data = 86
65355 [TEST] CPU read @0x597
65365 [L1] Cache hit: addr = 597, data = 87
65365 [TEST] CPU read @0x598
65375 [L1] Cache hit: addr = 598, data = 88
65375 [TEST] CPU read @0x599
65385 [L1] Cache hit: addr = 599, data = 89
65385 [TEST] CPU read @0x59a
65395 [L1] Cache hit: addr = 59a, data = 8a
65395 [TEST] CPU read @0x59b
65405 [L1] Cache hit: addr = 59b, data = 8b
65405 [TEST] CPU read @0x59c
65415 [L1] Cache hit: addr = 59c, data = 8c
65415 [TEST] CPU read @0x59d
65425 [L1] Cache hit: addr = 59d, data = 8d
65425 [TEST] CPU read @0x59e
65435 [L1] Cache hit: addr = 59e, data = 8e
65435 [TEST] CPU read @0x59f
65445 [L1] Cache hit: addr = 59f, data = 8f
65445 [TEST] CPU read @0x5a0
65455 [L1] Cache miss: addr = 5a0
65455 [TEST] CPU read @0x5a1
65475 [L2] Cache miss: addr = 5a0
65485 [MEM] Mem hit: addr = 5a0, data = a0
65495 [L2] Cache Allocate: addr = 5a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
65505 [L1] Cache Allocate: addr = 5a1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
65505 [L1] Cache hit from L2: addr = 5a1, data = a1
65505 [TEST] CPU read @0x5a2
65515 [L1] Cache hit: addr = 5a2, data = a2
65515 [TEST] CPU read @0x5a3
65525 [L1] Cache hit: addr = 5a3, data = a3
65525 [TEST] CPU read @0x5a4
65535 [L1] Cache hit: addr = 5a4, data = a4
65535 [TEST] CPU read @0x5a5
65545 [L1] Cache hit: addr = 5a5, data = a5
65545 [TEST] CPU read @0x5a6
65555 [L1] Cache hit: addr = 5a6, data = a6
65555 [TEST] CPU read @0x5a7
65565 [L1] Cache hit: addr = 5a7, data = a7
65565 [TEST] CPU read @0x5a8
65575 [L1] Cache hit: addr = 5a8, data = a8
65575 [TEST] CPU read @0x5a9
65585 [L1] Cache hit: addr = 5a9, data = a9
65585 [TEST] CPU read @0x5aa
65595 [L1] Cache hit: addr = 5aa, data = aa
65595 [TEST] CPU read @0x5ab
65605 [L1] Cache hit: addr = 5ab, data = ab
65605 [TEST] CPU read @0x5ac
65615 [L1] Cache hit: addr = 5ac, data = ac
65615 [TEST] CPU read @0x5ad
65625 [L1] Cache hit: addr = 5ad, data = ad
65625 [TEST] CPU read @0x5ae
65635 [L1] Cache hit: addr = 5ae, data = ae
65635 [TEST] CPU read @0x5af
65645 [L1] Cache hit: addr = 5af, data = af
65645 [TEST] CPU read @0x5b0
65655 [L1] Cache miss: addr = 5b0
65655 [TEST] CPU read @0x5b1
65675 [L2] Cache hit: addr = 5b0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
65685 [L1] Cache Allocate: addr = 5b1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
65685 [L1] Cache hit from L2: addr = 5b1, data = a1
65685 [TEST] CPU read @0x5b2
65695 [L1] Cache hit: addr = 5b2, data = a2
65695 [TEST] CPU read @0x5b3
65705 [L1] Cache hit: addr = 5b3, data = a3
65705 [TEST] CPU read @0x5b4
65715 [L1] Cache hit: addr = 5b4, data = a4
65715 [TEST] CPU read @0x5b5
65725 [L1] Cache hit: addr = 5b5, data = a5
65725 [TEST] CPU read @0x5b6
65735 [L1] Cache hit: addr = 5b6, data = a6
65735 [TEST] CPU read @0x5b7
65745 [L1] Cache hit: addr = 5b7, data = a7
65745 [TEST] CPU read @0x5b8
65755 [L1] Cache hit: addr = 5b8, data = a8
65755 [TEST] CPU read @0x5b9
65765 [L1] Cache hit: addr = 5b9, data = a9
65765 [TEST] CPU read @0x5ba
65775 [L1] Cache hit: addr = 5ba, data = aa
65775 [TEST] CPU read @0x5bb
65785 [L1] Cache hit: addr = 5bb, data = ab
65785 [TEST] CPU read @0x5bc
65795 [L1] Cache hit: addr = 5bc, data = ac
65795 [TEST] CPU read @0x5bd
65805 [L1] Cache hit: addr = 5bd, data = ad
65805 [TEST] CPU read @0x5be
65815 [L1] Cache hit: addr = 5be, data = ae
65815 [TEST] CPU read @0x5bf
65825 [L1] Cache hit: addr = 5bf, data = af
65825 [TEST] CPU read @0x5c0
65835 [L1] Cache miss: addr = 5c0
65835 [TEST] CPU read @0x5c1
65855 [L2] Cache miss: addr = 5c0
65865 [MEM] Mem hit: addr = 5c0, data = c0
65875 [L2] Cache Allocate: addr = 5c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
65885 [L1] Cache Allocate: addr = 5c1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
65885 [L1] Cache hit from L2: addr = 5c1, data = c1
65885 [TEST] CPU read @0x5c2
65895 [L1] Cache hit: addr = 5c2, data = c2
65895 [TEST] CPU read @0x5c3
65905 [L1] Cache hit: addr = 5c3, data = c3
65905 [TEST] CPU read @0x5c4
65915 [L1] Cache hit: addr = 5c4, data = c4
65915 [TEST] CPU read @0x5c5
65925 [L1] Cache hit: addr = 5c5, data = c5
65925 [TEST] CPU read @0x5c6
65935 [L1] Cache hit: addr = 5c6, data = c6
65935 [TEST] CPU read @0x5c7
65945 [L1] Cache hit: addr = 5c7, data = c7
65945 [TEST] CPU read @0x5c8
65955 [L1] Cache hit: addr = 5c8, data = c8
65955 [TEST] CPU read @0x5c9
65965 [L1] Cache hit: addr = 5c9, data = c9
65965 [TEST] CPU read @0x5ca
65975 [L1] Cache hit: addr = 5ca, data = ca
65975 [TEST] CPU read @0x5cb
65985 [L1] Cache hit: addr = 5cb, data = cb
65985 [TEST] CPU read @0x5cc
65995 [L1] Cache hit: addr = 5cc, data = cc
65995 [TEST] CPU read @0x5cd
66005 [L1] Cache hit: addr = 5cd, data = cd
66005 [TEST] CPU read @0x5ce
66015 [L1] Cache hit: addr = 5ce, data = ce
66015 [TEST] CPU read @0x5cf
66025 [L1] Cache hit: addr = 5cf, data = cf
66025 [TEST] CPU read @0x5d0
66035 [L1] Cache miss: addr = 5d0
66035 [TEST] CPU read @0x5d1
66055 [L2] Cache hit: addr = 5d0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
66065 [L1] Cache Allocate: addr = 5d1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
66065 [L1] Cache hit from L2: addr = 5d1, data = c1
66065 [TEST] CPU read @0x5d2
66075 [L1] Cache hit: addr = 5d2, data = c2
66075 [TEST] CPU read @0x5d3
66085 [L1] Cache hit: addr = 5d3, data = c3
66085 [TEST] CPU read @0x5d4
66095 [L1] Cache hit: addr = 5d4, data = c4
66095 [TEST] CPU read @0x5d5
66105 [L1] Cache hit: addr = 5d5, data = c5
66105 [TEST] CPU read @0x5d6
66115 [L1] Cache hit: addr = 5d6, data = c6
66115 [TEST] CPU read @0x5d7
66125 [L1] Cache hit: addr = 5d7, data = c7
66125 [TEST] CPU read @0x5d8
66135 [L1] Cache hit: addr = 5d8, data = c8
66135 [TEST] CPU read @0x5d9
66145 [L1] Cache hit: addr = 5d9, data = c9
66145 [TEST] CPU read @0x5da
66155 [L1] Cache hit: addr = 5da, data = ca
66155 [TEST] CPU read @0x5db
66165 [L1] Cache hit: addr = 5db, data = cb
66165 [TEST] CPU read @0x5dc
66175 [L1] Cache hit: addr = 5dc, data = cc
66175 [TEST] CPU read @0x5dd
66185 [L1] Cache hit: addr = 5dd, data = cd
66185 [TEST] CPU read @0x5de
66195 [L1] Cache hit: addr = 5de, data = ce
66195 [TEST] CPU read @0x5df
66205 [L1] Cache hit: addr = 5df, data = cf
66205 [TEST] CPU read @0x5e0
66215 [L1] Cache miss: addr = 5e0
66215 [TEST] CPU read @0x5e1
66235 [L2] Cache miss: addr = 5e0
66245 [MEM] Mem hit: addr = 5e0, data = e0
66255 [L2] Cache Allocate: addr = 5e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
66265 [L1] Cache Allocate: addr = 5e1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
66265 [L1] Cache hit from L2: addr = 5e1, data = e1
66265 [TEST] CPU read @0x5e2
66275 [L1] Cache hit: addr = 5e2, data = e2
66275 [TEST] CPU read @0x5e3
66285 [L1] Cache hit: addr = 5e3, data = e3
66285 [TEST] CPU read @0x5e4
66295 [L1] Cache hit: addr = 5e4, data = e4
66295 [TEST] CPU read @0x5e5
66305 [L1] Cache hit: addr = 5e5, data = e5
66305 [TEST] CPU read @0x5e6
66315 [L1] Cache hit: addr = 5e6, data = e6
66315 [TEST] CPU read @0x5e7
66325 [L1] Cache hit: addr = 5e7, data = e7
66325 [TEST] CPU read @0x5e8
66335 [L1] Cache hit: addr = 5e8, data = e8
66335 [TEST] CPU read @0x5e9
66345 [L1] Cache hit: addr = 5e9, data = e9
66345 [TEST] CPU read @0x5ea
66355 [L1] Cache hit: addr = 5ea, data = ea
66355 [TEST] CPU read @0x5eb
66365 [L1] Cache hit: addr = 5eb, data = eb
66365 [TEST] CPU read @0x5ec
66375 [L1] Cache hit: addr = 5ec, data = ec
66375 [TEST] CPU read @0x5ed
66385 [L1] Cache hit: addr = 5ed, data = ed
66385 [TEST] CPU read @0x5ee
66395 [L1] Cache hit: addr = 5ee, data = ee
66395 [TEST] CPU read @0x5ef
66405 [L1] Cache hit: addr = 5ef, data = ef
66405 [TEST] CPU read @0x5f0
66415 [L1] Cache miss: addr = 5f0
66415 [TEST] CPU read @0x5f1
66435 [L2] Cache hit: addr = 5f0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
66445 [L1] Cache Allocate: addr = 5f1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
66445 [L1] Cache hit from L2: addr = 5f1, data = e1
66445 [TEST] CPU read @0x5f2
66455 [L1] Cache hit: addr = 5f2, data = e2
66455 [TEST] CPU read @0x5f3
66465 [L1] Cache hit: addr = 5f3, data = e3
66465 [TEST] CPU read @0x5f4
66475 [L1] Cache hit: addr = 5f4, data = e4
66475 [TEST] CPU read @0x5f5
66485 [L1] Cache hit: addr = 5f5, data = e5
66485 [TEST] CPU read @0x5f6
66495 [L1] Cache hit: addr = 5f6, data = e6
66495 [TEST] CPU read @0x5f7
66505 [L1] Cache hit: addr = 5f7, data = e7
66505 [TEST] CPU read @0x5f8
66515 [L1] Cache hit: addr = 5f8, data = e8
66515 [TEST] CPU read @0x5f9
66525 [L1] Cache hit: addr = 5f9, data = e9
66525 [TEST] CPU read @0x5fa
66535 [L1] Cache hit: addr = 5fa, data = ea
66535 [TEST] CPU read @0x5fb
66545 [L1] Cache hit: addr = 5fb, data = eb
66545 [TEST] CPU read @0x5fc
66555 [L1] Cache hit: addr = 5fc, data = ec
66555 [TEST] CPU read @0x5fd
66565 [L1] Cache hit: addr = 5fd, data = ed
66565 [TEST] CPU read @0x5fe
66575 [L1] Cache hit: addr = 5fe, data = ee
66575 [TEST] CPU read @0x5ff
66585 [L1] Cache hit: addr = 5ff, data = ef
66585 [TEST] CPU read @0x600
66595 [L1] Cache miss: addr = 600
66595 [TEST] CPU read @0x601
66615 [L2] Cache miss: addr = 600
66625 [MEM] Mem hit: addr = 600, data = 00
66635 [L2] Cache Allocate: addr = 600 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
66645 [L1] Cache Allocate: addr = 601 data = 0f0e0d0c0b0a09080706050403020100
66645 [L1] Cache hit from L2: addr = 601, data = 01
66645 [TEST] CPU read @0x602
66655 [L1] Cache hit: addr = 602, data = 02
66655 [TEST] CPU read @0x603
66665 [L1] Cache hit: addr = 603, data = 03
66665 [TEST] CPU read @0x604
66675 [L1] Cache hit: addr = 604, data = 04
66675 [TEST] CPU read @0x605
66685 [L1] Cache hit: addr = 605, data = 05
66685 [TEST] CPU read @0x606
66695 [L1] Cache hit: addr = 606, data = 06
66695 [TEST] CPU read @0x607
66705 [L1] Cache hit: addr = 607, data = 07
66705 [TEST] CPU read @0x608
66715 [L1] Cache hit: addr = 608, data = 08
66715 [TEST] CPU read @0x609
66725 [L1] Cache hit: addr = 609, data = 09
66725 [TEST] CPU read @0x60a
66735 [L1] Cache hit: addr = 60a, data = 0a
66735 [TEST] CPU read @0x60b
66745 [L1] Cache hit: addr = 60b, data = 0b
66745 [TEST] CPU read @0x60c
66755 [L1] Cache hit: addr = 60c, data = 0c
66755 [TEST] CPU read @0x60d
66765 [L1] Cache hit: addr = 60d, data = 0d
66765 [TEST] CPU read @0x60e
66775 [L1] Cache hit: addr = 60e, data = 0e
66775 [TEST] CPU read @0x60f
66785 [L1] Cache hit: addr = 60f, data = 0f
66785 [TEST] CPU read @0x610
66795 [L1] Cache miss: addr = 610
66795 [TEST] CPU read @0x611
66815 [L2] Cache hit: addr = 610, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
66825 [L1] Cache Allocate: addr = 611 data = 0f0e0d0c0b0a09080706050403020100
66825 [L1] Cache hit from L2: addr = 611, data = 01
66825 [TEST] CPU read @0x612
66835 [L1] Cache hit: addr = 612, data = 02
66835 [TEST] CPU read @0x613
66845 [L1] Cache hit: addr = 613, data = 03
66845 [TEST] CPU read @0x614
66855 [L1] Cache hit: addr = 614, data = 04
66855 [TEST] CPU read @0x615
66865 [L1] Cache hit: addr = 615, data = 05
66865 [TEST] CPU read @0x616
66875 [L1] Cache hit: addr = 616, data = 06
66875 [TEST] CPU read @0x617
66885 [L1] Cache hit: addr = 617, data = 07
66885 [TEST] CPU read @0x618
66895 [L1] Cache hit: addr = 618, data = 08
66895 [TEST] CPU read @0x619
66905 [L1] Cache hit: addr = 619, data = 09
66905 [TEST] CPU read @0x61a
66915 [L1] Cache hit: addr = 61a, data = 0a
66915 [TEST] CPU read @0x61b
66925 [L1] Cache hit: addr = 61b, data = 0b
66925 [TEST] CPU read @0x61c
66935 [L1] Cache hit: addr = 61c, data = 0c
66935 [TEST] CPU read @0x61d
66945 [L1] Cache hit: addr = 61d, data = 0d
66945 [TEST] CPU read @0x61e
66955 [L1] Cache hit: addr = 61e, data = 0e
66955 [TEST] CPU read @0x61f
66965 [L1] Cache hit: addr = 61f, data = 0f
66965 [TEST] CPU read @0x620
66975 [L1] Cache miss: addr = 620
66975 [TEST] CPU read @0x621
66995 [L2] Cache miss: addr = 620
67005 [MEM] Mem hit: addr = 620, data = 20
67015 [L2] Cache Allocate: addr = 620 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
67025 [L1] Cache Allocate: addr = 621 data = 2f2e2d2c2b2a29282726252423222120
67025 [L1] Cache hit from L2: addr = 621, data = 21
67025 [TEST] CPU read @0x622
67035 [L1] Cache hit: addr = 622, data = 22
67035 [TEST] CPU read @0x623
67045 [L1] Cache hit: addr = 623, data = 23
67045 [TEST] CPU read @0x624
67055 [L1] Cache hit: addr = 624, data = 24
67055 [TEST] CPU read @0x625
67065 [L1] Cache hit: addr = 625, data = 25
67065 [TEST] CPU read @0x626
67075 [L1] Cache hit: addr = 626, data = 26
67075 [TEST] CPU read @0x627
67085 [L1] Cache hit: addr = 627, data = 27
67085 [TEST] CPU read @0x628
67095 [L1] Cache hit: addr = 628, data = 28
67095 [TEST] CPU read @0x629
67105 [L1] Cache hit: addr = 629, data = 29
67105 [TEST] CPU read @0x62a
67115 [L1] Cache hit: addr = 62a, data = 2a
67115 [TEST] CPU read @0x62b
67125 [L1] Cache hit: addr = 62b, data = 2b
67125 [TEST] CPU read @0x62c
67135 [L1] Cache hit: addr = 62c, data = 2c
67135 [TEST] CPU read @0x62d
67145 [L1] Cache hit: addr = 62d, data = 2d
67145 [TEST] CPU read @0x62e
67155 [L1] Cache hit: addr = 62e, data = 2e
67155 [TEST] CPU read @0x62f
67165 [L1] Cache hit: addr = 62f, data = 2f
67165 [TEST] CPU read @0x630
67175 [L1] Cache miss: addr = 630
67175 [TEST] CPU read @0x631
67195 [L2] Cache hit: addr = 630, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
67205 [L1] Cache Allocate: addr = 631 data = 2f2e2d2c2b2a29282726252423222120
67205 [L1] Cache hit from L2: addr = 631, data = 21
67205 [TEST] CPU read @0x632
67215 [L1] Cache hit: addr = 632, data = 22
67215 [TEST] CPU read @0x633
67225 [L1] Cache hit: addr = 633, data = 23
67225 [TEST] CPU read @0x634
67235 [L1] Cache hit: addr = 634, data = 24
67235 [TEST] CPU read @0x635
67245 [L1] Cache hit: addr = 635, data = 25
67245 [TEST] CPU read @0x636
67255 [L1] Cache hit: addr = 636, data = 26
67255 [TEST] CPU read @0x637
67265 [L1] Cache hit: addr = 637, data = 27
67265 [TEST] CPU read @0x638
67275 [L1] Cache hit: addr = 638, data = 28
67275 [TEST] CPU read @0x639
67285 [L1] Cache hit: addr = 639, data = 29
67285 [TEST] CPU read @0x63a
67295 [L1] Cache hit: addr = 63a, data = 2a
67295 [TEST] CPU read @0x63b
67305 [L1] Cache hit: addr = 63b, data = 2b
67305 [TEST] CPU read @0x63c
67315 [L1] Cache hit: addr = 63c, data = 2c
67315 [TEST] CPU read @0x63d
67325 [L1] Cache hit: addr = 63d, data = 2d
67325 [TEST] CPU read @0x63e
67335 [L1] Cache hit: addr = 63e, data = 2e
67335 [TEST] CPU read @0x63f
67345 [L1] Cache hit: addr = 63f, data = 2f
67345 [TEST] CPU read @0x640
67355 [L1] Cache miss: addr = 640
67355 [TEST] CPU read @0x641
67375 [L2] Cache miss: addr = 640
67385 [MEM] Mem hit: addr = 640, data = 40
67395 [L2] Cache Allocate: addr = 640 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
67405 [L1] Cache Allocate: addr = 641 data = 4f4e4d4c4b4a49484746454443424140
67405 [L1] Cache hit from L2: addr = 641, data = 41
67405 [TEST] CPU read @0x642
67415 [L1] Cache hit: addr = 642, data = 42
67415 [TEST] CPU read @0x643
67425 [L1] Cache hit: addr = 643, data = 43
67425 [TEST] CPU read @0x644
67435 [L1] Cache hit: addr = 644, data = 44
67435 [TEST] CPU read @0x645
67445 [L1] Cache hit: addr = 645, data = 45
67445 [TEST] CPU read @0x646
67455 [L1] Cache hit: addr = 646, data = 46
67455 [TEST] CPU read @0x647
67465 [L1] Cache hit: addr = 647, data = 47
67465 [TEST] CPU read @0x648
67475 [L1] Cache hit: addr = 648, data = 48
67475 [TEST] CPU read @0x649
67485 [L1] Cache hit: addr = 649, data = 49
67485 [TEST] CPU read @0x64a
67495 [L1] Cache hit: addr = 64a, data = 4a
67495 [TEST] CPU read @0x64b
67505 [L1] Cache hit: addr = 64b, data = 4b
67505 [TEST] CPU read @0x64c
67515 [L1] Cache hit: addr = 64c, data = 4c
67515 [TEST] CPU read @0x64d
67525 [L1] Cache hit: addr = 64d, data = 4d
67525 [TEST] CPU read @0x64e
67535 [L1] Cache hit: addr = 64e, data = 4e
67535 [TEST] CPU read @0x64f
67545 [L1] Cache hit: addr = 64f, data = 4f
67545 [TEST] CPU read @0x650
67555 [L1] Cache miss: addr = 650
67555 [TEST] CPU read @0x651
67575 [L2] Cache hit: addr = 650, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
67585 [L1] Cache Allocate: addr = 651 data = 4f4e4d4c4b4a49484746454443424140
67585 [L1] Cache hit from L2: addr = 651, data = 41
67585 [TEST] CPU read @0x652
67595 [L1] Cache hit: addr = 652, data = 42
67595 [TEST] CPU read @0x653
67605 [L1] Cache hit: addr = 653, data = 43
67605 [TEST] CPU read @0x654
67615 [L1] Cache hit: addr = 654, data = 44
67615 [TEST] CPU read @0x655
67625 [L1] Cache hit: addr = 655, data = 45
67625 [TEST] CPU read @0x656
67635 [L1] Cache hit: addr = 656, data = 46
67635 [TEST] CPU read @0x657
67645 [L1] Cache hit: addr = 657, data = 47
67645 [TEST] CPU read @0x658
67655 [L1] Cache hit: addr = 658, data = 48
67655 [TEST] CPU read @0x659
67665 [L1] Cache hit: addr = 659, data = 49
67665 [TEST] CPU read @0x65a
67675 [L1] Cache hit: addr = 65a, data = 4a
67675 [TEST] CPU read @0x65b
67685 [L1] Cache hit: addr = 65b, data = 4b
67685 [TEST] CPU read @0x65c
67695 [L1] Cache hit: addr = 65c, data = 4c
67695 [TEST] CPU read @0x65d
67705 [L1] Cache hit: addr = 65d, data = 4d
67705 [TEST] CPU read @0x65e
67715 [L1] Cache hit: addr = 65e, data = 4e
67715 [TEST] CPU read @0x65f
67725 [L1] Cache hit: addr = 65f, data = 4f
67725 [TEST] CPU read @0x660
67735 [L1] Cache miss: addr = 660
67735 [TEST] CPU read @0x661
67755 [L2] Cache miss: addr = 660
67765 [MEM] Mem hit: addr = 660, data = 60
67775 [L2] Cache Allocate: addr = 660 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
67785 [L1] Cache Allocate: addr = 661 data = 6f6e6d6c6b6a69686766656463626160
67785 [L1] Cache hit from L2: addr = 661, data = 61
67785 [TEST] CPU read @0x662
67795 [L1] Cache hit: addr = 662, data = 62
67795 [TEST] CPU read @0x663
67805 [L1] Cache hit: addr = 663, data = 63
67805 [TEST] CPU read @0x664
67815 [L1] Cache hit: addr = 664, data = 64
67815 [TEST] CPU read @0x665
67825 [L1] Cache hit: addr = 665, data = 65
67825 [TEST] CPU read @0x666
67835 [L1] Cache hit: addr = 666, data = 66
67835 [TEST] CPU read @0x667
67845 [L1] Cache hit: addr = 667, data = 67
67845 [TEST] CPU read @0x668
67855 [L1] Cache hit: addr = 668, data = 68
67855 [TEST] CPU read @0x669
67865 [L1] Cache hit: addr = 669, data = 69
67865 [TEST] CPU read @0x66a
67875 [L1] Cache hit: addr = 66a, data = 6a
67875 [TEST] CPU read @0x66b
67885 [L1] Cache hit: addr = 66b, data = 6b
67885 [TEST] CPU read @0x66c
67895 [L1] Cache hit: addr = 66c, data = 6c
67895 [TEST] CPU read @0x66d
67905 [L1] Cache hit: addr = 66d, data = 6d
67905 [TEST] CPU read @0x66e
67915 [L1] Cache hit: addr = 66e, data = 6e
67915 [TEST] CPU read @0x66f
67925 [L1] Cache hit: addr = 66f, data = 6f
67925 [TEST] CPU read @0x670
67935 [L1] Cache miss: addr = 670
67935 [TEST] CPU read @0x671
67955 [L2] Cache hit: addr = 670, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
67965 [L1] Cache Allocate: addr = 671 data = 6f6e6d6c6b6a69686766656463626160
67965 [L1] Cache hit from L2: addr = 671, data = 61
67965 [TEST] CPU read @0x672
67975 [L1] Cache hit: addr = 672, data = 62
67975 [TEST] CPU read @0x673
67985 [L1] Cache hit: addr = 673, data = 63
67985 [TEST] CPU read @0x674
67995 [L1] Cache hit: addr = 674, data = 64
67995 [TEST] CPU read @0x675
68005 [L1] Cache hit: addr = 675, data = 65
68005 [TEST] CPU read @0x676
68015 [L1] Cache hit: addr = 676, data = 66
68015 [TEST] CPU read @0x677
68025 [L1] Cache hit: addr = 677, data = 67
68025 [TEST] CPU read @0x678
68035 [L1] Cache hit: addr = 678, data = 68
68035 [TEST] CPU read @0x679
68045 [L1] Cache hit: addr = 679, data = 69
68045 [TEST] CPU read @0x67a
68055 [L1] Cache hit: addr = 67a, data = 6a
68055 [TEST] CPU read @0x67b
68065 [L1] Cache hit: addr = 67b, data = 6b
68065 [TEST] CPU read @0x67c
68075 [L1] Cache hit: addr = 67c, data = 6c
68075 [TEST] CPU read @0x67d
68085 [L1] Cache hit: addr = 67d, data = 6d
68085 [TEST] CPU read @0x67e
68095 [L1] Cache hit: addr = 67e, data = 6e
68095 [TEST] CPU read @0x67f
68105 [L1] Cache hit: addr = 67f, data = 6f
68105 [TEST] CPU read @0x680
68115 [L1] Cache miss: addr = 680
68115 [TEST] CPU read @0x681
68135 [L2] Cache miss: addr = 680
68145 [MEM] Mem hit: addr = 680, data = 80
68155 [L2] Cache Allocate: addr = 680 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
68165 [L1] Cache Allocate: addr = 681 data = 8f8e8d8c8b8a89888786858483828180
68165 [L1] Cache hit from L2: addr = 681, data = 81
68165 [TEST] CPU read @0x682
68175 [L1] Cache hit: addr = 682, data = 82
68175 [TEST] CPU read @0x683
68185 [L1] Cache hit: addr = 683, data = 83
68185 [TEST] CPU read @0x684
68195 [L1] Cache hit: addr = 684, data = 84
68195 [TEST] CPU read @0x685
68205 [L1] Cache hit: addr = 685, data = 85
68205 [TEST] CPU read @0x686
68215 [L1] Cache hit: addr = 686, data = 86
68215 [TEST] CPU read @0x687
68225 [L1] Cache hit: addr = 687, data = 87
68225 [TEST] CPU read @0x688
68235 [L1] Cache hit: addr = 688, data = 88
68235 [TEST] CPU read @0x689
68245 [L1] Cache hit: addr = 689, data = 89
68245 [TEST] CPU read @0x68a
68255 [L1] Cache hit: addr = 68a, data = 8a
68255 [TEST] CPU read @0x68b
68265 [L1] Cache hit: addr = 68b, data = 8b
68265 [TEST] CPU read @0x68c
68275 [L1] Cache hit: addr = 68c, data = 8c
68275 [TEST] CPU read @0x68d
68285 [L1] Cache hit: addr = 68d, data = 8d
68285 [TEST] CPU read @0x68e
68295 [L1] Cache hit: addr = 68e, data = 8e
68295 [TEST] CPU read @0x68f
68305 [L1] Cache hit: addr = 68f, data = 8f
68305 [TEST] CPU read @0x690
68315 [L1] Cache miss: addr = 690
68315 [TEST] CPU read @0x691
68335 [L2] Cache hit: addr = 690, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
68345 [L1] Cache Allocate: addr = 691 data = 8f8e8d8c8b8a89888786858483828180
68345 [L1] Cache hit from L2: addr = 691, data = 81
68345 [TEST] CPU read @0x692
68355 [L1] Cache hit: addr = 692, data = 82
68355 [TEST] CPU read @0x693
68365 [L1] Cache hit: addr = 693, data = 83
68365 [TEST] CPU read @0x694
68375 [L1] Cache hit: addr = 694, data = 84
68375 [TEST] CPU read @0x695
68385 [L1] Cache hit: addr = 695, data = 85
68385 [TEST] CPU read @0x696
68395 [L1] Cache hit: addr = 696, data = 86
68395 [TEST] CPU read @0x697
68405 [L1] Cache hit: addr = 697, data = 87
68405 [TEST] CPU read @0x698
68415 [L1] Cache hit: addr = 698, data = 88
68415 [TEST] CPU read @0x699
68425 [L1] Cache hit: addr = 699, data = 89
68425 [TEST] CPU read @0x69a
68435 [L1] Cache hit: addr = 69a, data = 8a
68435 [TEST] CPU read @0x69b
68445 [L1] Cache hit: addr = 69b, data = 8b
68445 [TEST] CPU read @0x69c
68455 [L1] Cache hit: addr = 69c, data = 8c
68455 [TEST] CPU read @0x69d
68465 [L1] Cache hit: addr = 69d, data = 8d
68465 [TEST] CPU read @0x69e
68475 [L1] Cache hit: addr = 69e, data = 8e
68475 [TEST] CPU read @0x69f
68485 [L1] Cache hit: addr = 69f, data = 8f
68485 [TEST] CPU read @0x6a0
68495 [L1] Cache miss: addr = 6a0
68495 [TEST] CPU read @0x6a1
68515 [L2] Cache miss: addr = 6a0
68525 [MEM] Mem hit: addr = 6a0, data = a0
68535 [L2] Cache Allocate: addr = 6a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
68545 [L1] Cache Allocate: addr = 6a1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
68545 [L1] Cache hit from L2: addr = 6a1, data = a1
68545 [TEST] CPU read @0x6a2
68555 [L1] Cache hit: addr = 6a2, data = a2
68555 [TEST] CPU read @0x6a3
68565 [L1] Cache hit: addr = 6a3, data = a3
68565 [TEST] CPU read @0x6a4
68575 [L1] Cache hit: addr = 6a4, data = a4
68575 [TEST] CPU read @0x6a5
68585 [L1] Cache hit: addr = 6a5, data = a5
68585 [TEST] CPU read @0x6a6
68595 [L1] Cache hit: addr = 6a6, data = a6
68595 [TEST] CPU read @0x6a7
68605 [L1] Cache hit: addr = 6a7, data = a7
68605 [TEST] CPU read @0x6a8
68615 [L1] Cache hit: addr = 6a8, data = a8
68615 [TEST] CPU read @0x6a9
68625 [L1] Cache hit: addr = 6a9, data = a9
68625 [TEST] CPU read @0x6aa
68635 [L1] Cache hit: addr = 6aa, data = aa
68635 [TEST] CPU read @0x6ab
68645 [L1] Cache hit: addr = 6ab, data = ab
68645 [TEST] CPU read @0x6ac
68655 [L1] Cache hit: addr = 6ac, data = ac
68655 [TEST] CPU read @0x6ad
68665 [L1] Cache hit: addr = 6ad, data = ad
68665 [TEST] CPU read @0x6ae
68675 [L1] Cache hit: addr = 6ae, data = ae
68675 [TEST] CPU read @0x6af
68685 [L1] Cache hit: addr = 6af, data = af
68685 [TEST] CPU read @0x6b0
68695 [L1] Cache miss: addr = 6b0
68695 [TEST] CPU read @0x6b1
68715 [L2] Cache hit: addr = 6b0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
68725 [L1] Cache Allocate: addr = 6b1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
68725 [L1] Cache hit from L2: addr = 6b1, data = a1
68725 [TEST] CPU read @0x6b2
68735 [L1] Cache hit: addr = 6b2, data = a2
68735 [TEST] CPU read @0x6b3
68745 [L1] Cache hit: addr = 6b3, data = a3
68745 [TEST] CPU read @0x6b4
68755 [L1] Cache hit: addr = 6b4, data = a4
68755 [TEST] CPU read @0x6b5
68765 [L1] Cache hit: addr = 6b5, data = a5
68765 [TEST] CPU read @0x6b6
68775 [L1] Cache hit: addr = 6b6, data = a6
68775 [TEST] CPU read @0x6b7
68785 [L1] Cache hit: addr = 6b7, data = a7
68785 [TEST] CPU read @0x6b8
68795 [L1] Cache hit: addr = 6b8, data = a8
68795 [TEST] CPU read @0x6b9
68805 [L1] Cache hit: addr = 6b9, data = a9
68805 [TEST] CPU read @0x6ba
68815 [L1] Cache hit: addr = 6ba, data = aa
68815 [TEST] CPU read @0x6bb
68825 [L1] Cache hit: addr = 6bb, data = ab
68825 [TEST] CPU read @0x6bc
68835 [L1] Cache hit: addr = 6bc, data = ac
68835 [TEST] CPU read @0x6bd
68845 [L1] Cache hit: addr = 6bd, data = ad
68845 [TEST] CPU read @0x6be
68855 [L1] Cache hit: addr = 6be, data = ae
68855 [TEST] CPU read @0x6bf
68865 [L1] Cache hit: addr = 6bf, data = af
68865 [TEST] CPU read @0x6c0
68875 [L1] Cache miss: addr = 6c0
68875 [TEST] CPU read @0x6c1
68895 [L2] Cache miss: addr = 6c0
68905 [MEM] Mem hit: addr = 6c0, data = c0
68915 [L2] Cache Allocate: addr = 6c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
68925 [L1] Cache Allocate: addr = 6c1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
68925 [L1] Cache hit from L2: addr = 6c1, data = c1
68925 [TEST] CPU read @0x6c2
68935 [L1] Cache hit: addr = 6c2, data = c2
68935 [TEST] CPU read @0x6c3
68945 [L1] Cache hit: addr = 6c3, data = c3
68945 [TEST] CPU read @0x6c4
68955 [L1] Cache hit: addr = 6c4, data = c4
68955 [TEST] CPU read @0x6c5
68965 [L1] Cache hit: addr = 6c5, data = c5
68965 [TEST] CPU read @0x6c6
68975 [L1] Cache hit: addr = 6c6, data = c6
68975 [TEST] CPU read @0x6c7
68985 [L1] Cache hit: addr = 6c7, data = c7
68985 [TEST] CPU read @0x6c8
68995 [L1] Cache hit: addr = 6c8, data = c8
68995 [TEST] CPU read @0x6c9
69005 [L1] Cache hit: addr = 6c9, data = c9
69005 [TEST] CPU read @0x6ca
69015 [L1] Cache hit: addr = 6ca, data = ca
69015 [TEST] CPU read @0x6cb
69025 [L1] Cache hit: addr = 6cb, data = cb
69025 [TEST] CPU read @0x6cc
69035 [L1] Cache hit: addr = 6cc, data = cc
69035 [TEST] CPU read @0x6cd
69045 [L1] Cache hit: addr = 6cd, data = cd
69045 [TEST] CPU read @0x6ce
69055 [L1] Cache hit: addr = 6ce, data = ce
69055 [TEST] CPU read @0x6cf
69065 [L1] Cache hit: addr = 6cf, data = cf
69065 [TEST] CPU read @0x6d0
69075 [L1] Cache miss: addr = 6d0
69075 [TEST] CPU read @0x6d1
69095 [L2] Cache hit: addr = 6d0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
69105 [L1] Cache Allocate: addr = 6d1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
69105 [L1] Cache hit from L2: addr = 6d1, data = c1
69105 [TEST] CPU read @0x6d2
69115 [L1] Cache hit: addr = 6d2, data = c2
69115 [TEST] CPU read @0x6d3
69125 [L1] Cache hit: addr = 6d3, data = c3
69125 [TEST] CPU read @0x6d4
69135 [L1] Cache hit: addr = 6d4, data = c4
69135 [TEST] CPU read @0x6d5
69145 [L1] Cache hit: addr = 6d5, data = c5
69145 [TEST] CPU read @0x6d6
69155 [L1] Cache hit: addr = 6d6, data = c6
69155 [TEST] CPU read @0x6d7
69165 [L1] Cache hit: addr = 6d7, data = c7
69165 [TEST] CPU read @0x6d8
69175 [L1] Cache hit: addr = 6d8, data = c8
69175 [TEST] CPU read @0x6d9
69185 [L1] Cache hit: addr = 6d9, data = c9
69185 [TEST] CPU read @0x6da
69195 [L1] Cache hit: addr = 6da, data = ca
69195 [TEST] CPU read @0x6db
69205 [L1] Cache hit: addr = 6db, data = cb
69205 [TEST] CPU read @0x6dc
69215 [L1] Cache hit: addr = 6dc, data = cc
69215 [TEST] CPU read @0x6dd
69225 [L1] Cache hit: addr = 6dd, data = cd
69225 [TEST] CPU read @0x6de
69235 [L1] Cache hit: addr = 6de, data = ce
69235 [TEST] CPU read @0x6df
69245 [L1] Cache hit: addr = 6df, data = cf
69245 [TEST] CPU read @0x6e0
69255 [L1] Cache miss: addr = 6e0
69255 [TEST] CPU read @0x6e1
69275 [L2] Cache miss: addr = 6e0
69285 [MEM] Mem hit: addr = 6e0, data = e0
69295 [L2] Cache Allocate: addr = 6e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
69305 [L1] Cache Allocate: addr = 6e1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
69305 [L1] Cache hit from L2: addr = 6e1, data = e1
69305 [TEST] CPU read @0x6e2
69315 [L1] Cache hit: addr = 6e2, data = e2
69315 [TEST] CPU read @0x6e3
69325 [L1] Cache hit: addr = 6e3, data = e3
69325 [TEST] CPU read @0x6e4
69335 [L1] Cache hit: addr = 6e4, data = e4
69335 [TEST] CPU read @0x6e5
69345 [L1] Cache hit: addr = 6e5, data = e5
69345 [TEST] CPU read @0x6e6
69355 [L1] Cache hit: addr = 6e6, data = e6
69355 [TEST] CPU read @0x6e7
69365 [L1] Cache hit: addr = 6e7, data = e7
69365 [TEST] CPU read @0x6e8
69375 [L1] Cache hit: addr = 6e8, data = e8
69375 [TEST] CPU read @0x6e9
69385 [L1] Cache hit: addr = 6e9, data = e9
69385 [TEST] CPU read @0x6ea
69395 [L1] Cache hit: addr = 6ea, data = ea
69395 [TEST] CPU read @0x6eb
69405 [L1] Cache hit: addr = 6eb, data = eb
69405 [TEST] CPU read @0x6ec
69415 [L1] Cache hit: addr = 6ec, data = ec
69415 [TEST] CPU read @0x6ed
69425 [L1] Cache hit: addr = 6ed, data = ed
69425 [TEST] CPU read @0x6ee
69435 [L1] Cache hit: addr = 6ee, data = ee
69435 [TEST] CPU read @0x6ef
69445 [L1] Cache hit: addr = 6ef, data = ef
69445 [TEST] CPU read @0x6f0
69455 [L1] Cache miss: addr = 6f0
69455 [TEST] CPU read @0x6f1
69475 [L2] Cache hit: addr = 6f0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
69485 [L1] Cache Allocate: addr = 6f1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
69485 [L1] Cache hit from L2: addr = 6f1, data = e1
69485 [TEST] CPU read @0x6f2
69495 [L1] Cache hit: addr = 6f2, data = e2
69495 [TEST] CPU read @0x6f3
69505 [L1] Cache hit: addr = 6f3, data = e3
69505 [TEST] CPU read @0x6f4
69515 [L1] Cache hit: addr = 6f4, data = e4
69515 [TEST] CPU read @0x6f5
69525 [L1] Cache hit: addr = 6f5, data = e5
69525 [TEST] CPU read @0x6f6
69535 [L1] Cache hit: addr = 6f6, data = e6
69535 [TEST] CPU read @0x6f7
69545 [L1] Cache hit: addr = 6f7, data = e7
69545 [TEST] CPU read @0x6f8
69555 [L1] Cache hit: addr = 6f8, data = e8
69555 [TEST] CPU read @0x6f9
69565 [L1] Cache hit: addr = 6f9, data = e9
69565 [TEST] CPU read @0x6fa
69575 [L1] Cache hit: addr = 6fa, data = ea
69575 [TEST] CPU read @0x6fb
69585 [L1] Cache hit: addr = 6fb, data = eb
69585 [TEST] CPU read @0x6fc
69595 [L1] Cache hit: addr = 6fc, data = ec
69595 [TEST] CPU read @0x6fd
69605 [L1] Cache hit: addr = 6fd, data = ed
69605 [TEST] CPU read @0x6fe
69615 [L1] Cache hit: addr = 6fe, data = ee
69615 [TEST] CPU read @0x6ff
69625 [L1] Cache hit: addr = 6ff, data = ef
69625 [TEST] CPU read @0x700
69635 [L1] Cache miss: addr = 700
69635 [TEST] CPU read @0x701
69655 [L2] Cache miss: addr = 700
69665 [MEM] Mem hit: addr = 700, data = 00
69675 [L2] Cache Allocate: addr = 700 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
69685 [L1] Cache Allocate: addr = 701 data = 0f0e0d0c0b0a09080706050403020100
69685 [L1] Cache hit from L2: addr = 701, data = 01
69685 [TEST] CPU read @0x702
69695 [L1] Cache hit: addr = 702, data = 02
69695 [TEST] CPU read @0x703
69705 [L1] Cache hit: addr = 703, data = 03
69705 [TEST] CPU read @0x704
69715 [L1] Cache hit: addr = 704, data = 04
69715 [TEST] CPU read @0x705
69725 [L1] Cache hit: addr = 705, data = 05
69725 [TEST] CPU read @0x706
69735 [L1] Cache hit: addr = 706, data = 06
69735 [TEST] CPU read @0x707
69745 [L1] Cache hit: addr = 707, data = 07
69745 [TEST] CPU read @0x708
69755 [L1] Cache hit: addr = 708, data = 08
69755 [TEST] CPU read @0x709
69765 [L1] Cache hit: addr = 709, data = 09
69765 [TEST] CPU read @0x70a
69775 [L1] Cache hit: addr = 70a, data = 0a
69775 [TEST] CPU read @0x70b
69785 [L1] Cache hit: addr = 70b, data = 0b
69785 [TEST] CPU read @0x70c
69795 [L1] Cache hit: addr = 70c, data = 0c
69795 [TEST] CPU read @0x70d
69805 [L1] Cache hit: addr = 70d, data = 0d
69805 [TEST] CPU read @0x70e
69815 [L1] Cache hit: addr = 70e, data = 0e
69815 [TEST] CPU read @0x70f
69825 [L1] Cache hit: addr = 70f, data = 0f
69825 [TEST] CPU read @0x710
69835 [L1] Cache miss: addr = 710
69835 [TEST] CPU read @0x711
69855 [L2] Cache hit: addr = 710, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
69865 [L1] Cache Allocate: addr = 711 data = 0f0e0d0c0b0a09080706050403020100
69865 [L1] Cache hit from L2: addr = 711, data = 01
69865 [TEST] CPU read @0x712
69875 [L1] Cache hit: addr = 712, data = 02
69875 [TEST] CPU read @0x713
69885 [L1] Cache hit: addr = 713, data = 03
69885 [TEST] CPU read @0x714
69895 [L1] Cache hit: addr = 714, data = 04
69895 [TEST] CPU read @0x715
69905 [L1] Cache hit: addr = 715, data = 05
69905 [TEST] CPU read @0x716
69915 [L1] Cache hit: addr = 716, data = 06
69915 [TEST] CPU read @0x717
69925 [L1] Cache hit: addr = 717, data = 07
69925 [TEST] CPU read @0x718
69935 [L1] Cache hit: addr = 718, data = 08
69935 [TEST] CPU read @0x719
69945 [L1] Cache hit: addr = 719, data = 09
69945 [TEST] CPU read @0x71a
69955 [L1] Cache hit: addr = 71a, data = 0a
69955 [TEST] CPU read @0x71b
69965 [L1] Cache hit: addr = 71b, data = 0b
69965 [TEST] CPU read @0x71c
69975 [L1] Cache hit: addr = 71c, data = 0c
69975 [TEST] CPU read @0x71d
69985 [L1] Cache hit: addr = 71d, data = 0d
69985 [TEST] CPU read @0x71e
69995 [L1] Cache hit: addr = 71e, data = 0e
69995 [TEST] CPU read @0x71f
70005 [L1] Cache hit: addr = 71f, data = 0f
70005 [TEST] CPU read @0x720
70015 [L1] Cache miss: addr = 720
70015 [TEST] CPU read @0x721
70035 [L2] Cache miss: addr = 720
70045 [MEM] Mem hit: addr = 720, data = 20
70055 [L2] Cache Allocate: addr = 720 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
70065 [L1] Cache Allocate: addr = 721 data = 2f2e2d2c2b2a29282726252423222120
70065 [L1] Cache hit from L2: addr = 721, data = 21
70065 [TEST] CPU read @0x722
70075 [L1] Cache hit: addr = 722, data = 22
70075 [TEST] CPU read @0x723
70085 [L1] Cache hit: addr = 723, data = 23
70085 [TEST] CPU read @0x724
70095 [L1] Cache hit: addr = 724, data = 24
70095 [TEST] CPU read @0x725
70105 [L1] Cache hit: addr = 725, data = 25
70105 [TEST] CPU read @0x726
70115 [L1] Cache hit: addr = 726, data = 26
70115 [TEST] CPU read @0x727
70125 [L1] Cache hit: addr = 727, data = 27
70125 [TEST] CPU read @0x728
70135 [L1] Cache hit: addr = 728, data = 28
70135 [TEST] CPU read @0x729
70145 [L1] Cache hit: addr = 729, data = 29
70145 [TEST] CPU read @0x72a
70155 [L1] Cache hit: addr = 72a, data = 2a
70155 [TEST] CPU read @0x72b
70165 [L1] Cache hit: addr = 72b, data = 2b
70165 [TEST] CPU read @0x72c
70175 [L1] Cache hit: addr = 72c, data = 2c
70175 [TEST] CPU read @0x72d
70185 [L1] Cache hit: addr = 72d, data = 2d
70185 [TEST] CPU read @0x72e
70195 [L1] Cache hit: addr = 72e, data = 2e
70195 [TEST] CPU read @0x72f
70205 [L1] Cache hit: addr = 72f, data = 2f
70205 [TEST] CPU read @0x730
70215 [L1] Cache miss: addr = 730
70215 [TEST] CPU read @0x731
70235 [L2] Cache hit: addr = 730, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
70245 [L1] Cache Allocate: addr = 731 data = 2f2e2d2c2b2a29282726252423222120
70245 [L1] Cache hit from L2: addr = 731, data = 21
70245 [TEST] CPU read @0x732
70255 [L1] Cache hit: addr = 732, data = 22
70255 [TEST] CPU read @0x733
70265 [L1] Cache hit: addr = 733, data = 23
70265 [TEST] CPU read @0x734
70275 [L1] Cache hit: addr = 734, data = 24
70275 [TEST] CPU read @0x735
70285 [L1] Cache hit: addr = 735, data = 25
70285 [TEST] CPU read @0x736
70295 [L1] Cache hit: addr = 736, data = 26
70295 [TEST] CPU read @0x737
70305 [L1] Cache hit: addr = 737, data = 27
70305 [TEST] CPU read @0x738
70315 [L1] Cache hit: addr = 738, data = 28
70315 [TEST] CPU read @0x739
70325 [L1] Cache hit: addr = 739, data = 29
70325 [TEST] CPU read @0x73a
70335 [L1] Cache hit: addr = 73a, data = 2a
70335 [TEST] CPU read @0x73b
70345 [L1] Cache hit: addr = 73b, data = 2b
70345 [TEST] CPU read @0x73c
70355 [L1] Cache hit: addr = 73c, data = 2c
70355 [TEST] CPU read @0x73d
70365 [L1] Cache hit: addr = 73d, data = 2d
70365 [TEST] CPU read @0x73e
70375 [L1] Cache hit: addr = 73e, data = 2e
70375 [TEST] CPU read @0x73f
70385 [L1] Cache hit: addr = 73f, data = 2f
70385 [TEST] CPU read @0x740
70395 [L1] Cache miss: addr = 740
70395 [TEST] CPU read @0x741
70415 [L2] Cache miss: addr = 740
70425 [MEM] Mem hit: addr = 740, data = 40
70435 [L2] Cache Allocate: addr = 740 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
70445 [L1] Cache Allocate: addr = 741 data = 4f4e4d4c4b4a49484746454443424140
70445 [L1] Cache hit from L2: addr = 741, data = 41
70445 [TEST] CPU read @0x742
70455 [L1] Cache hit: addr = 742, data = 42
70455 [TEST] CPU read @0x743
70465 [L1] Cache hit: addr = 743, data = 43
70465 [TEST] CPU read @0x744
70475 [L1] Cache hit: addr = 744, data = 44
70475 [TEST] CPU read @0x745
70485 [L1] Cache hit: addr = 745, data = 45
70485 [TEST] CPU read @0x746
70495 [L1] Cache hit: addr = 746, data = 46
70495 [TEST] CPU read @0x747
70505 [L1] Cache hit: addr = 747, data = 47
70505 [TEST] CPU read @0x748
70515 [L1] Cache hit: addr = 748, data = 48
70515 [TEST] CPU read @0x749
70525 [L1] Cache hit: addr = 749, data = 49
70525 [TEST] CPU read @0x74a
70535 [L1] Cache hit: addr = 74a, data = 4a
70535 [TEST] CPU read @0x74b
70545 [L1] Cache hit: addr = 74b, data = 4b
70545 [TEST] CPU read @0x74c
70555 [L1] Cache hit: addr = 74c, data = 4c
70555 [TEST] CPU read @0x74d
70565 [L1] Cache hit: addr = 74d, data = 4d
70565 [TEST] CPU read @0x74e
70575 [L1] Cache hit: addr = 74e, data = 4e
70575 [TEST] CPU read @0x74f
70585 [L1] Cache hit: addr = 74f, data = 4f
70585 [TEST] CPU read @0x750
70595 [L1] Cache miss: addr = 750
70595 [TEST] CPU read @0x751
70615 [L2] Cache hit: addr = 750, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
70625 [L1] Cache Allocate: addr = 751 data = 4f4e4d4c4b4a49484746454443424140
70625 [L1] Cache hit from L2: addr = 751, data = 41
70625 [TEST] CPU read @0x752
70635 [L1] Cache hit: addr = 752, data = 42
70635 [TEST] CPU read @0x753
70645 [L1] Cache hit: addr = 753, data = 43
70645 [TEST] CPU read @0x754
70655 [L1] Cache hit: addr = 754, data = 44
70655 [TEST] CPU read @0x755
70665 [L1] Cache hit: addr = 755, data = 45
70665 [TEST] CPU read @0x756
70675 [L1] Cache hit: addr = 756, data = 46
70675 [TEST] CPU read @0x757
70685 [L1] Cache hit: addr = 757, data = 47
70685 [TEST] CPU read @0x758
70695 [L1] Cache hit: addr = 758, data = 48
70695 [TEST] CPU read @0x759
70705 [L1] Cache hit: addr = 759, data = 49
70705 [TEST] CPU read @0x75a
70715 [L1] Cache hit: addr = 75a, data = 4a
70715 [TEST] CPU read @0x75b
70725 [L1] Cache hit: addr = 75b, data = 4b
70725 [TEST] CPU read @0x75c
70735 [L1] Cache hit: addr = 75c, data = 4c
70735 [TEST] CPU read @0x75d
70745 [L1] Cache hit: addr = 75d, data = 4d
70745 [TEST] CPU read @0x75e
70755 [L1] Cache hit: addr = 75e, data = 4e
70755 [TEST] CPU read @0x75f
70765 [L1] Cache hit: addr = 75f, data = 4f
70765 [TEST] CPU read @0x760
70775 [L1] Cache miss: addr = 760
70775 [TEST] CPU read @0x761
70795 [L2] Cache miss: addr = 760
70805 [MEM] Mem hit: addr = 760, data = 60
70815 [L2] Cache Allocate: addr = 760 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
70825 [L1] Cache Allocate: addr = 761 data = 6f6e6d6c6b6a69686766656463626160
70825 [L1] Cache hit from L2: addr = 761, data = 61
70825 [TEST] CPU read @0x762
70835 [L1] Cache hit: addr = 762, data = 62
70835 [TEST] CPU read @0x763
70845 [L1] Cache hit: addr = 763, data = 63
70845 [TEST] CPU read @0x764
70855 [L1] Cache hit: addr = 764, data = 64
70855 [TEST] CPU read @0x765
70865 [L1] Cache hit: addr = 765, data = 65
70865 [TEST] CPU read @0x766
70875 [L1] Cache hit: addr = 766, data = 66
70875 [TEST] CPU read @0x767
70885 [L1] Cache hit: addr = 767, data = 67
70885 [TEST] CPU read @0x768
70895 [L1] Cache hit: addr = 768, data = 68
70895 [TEST] CPU read @0x769
70905 [L1] Cache hit: addr = 769, data = 69
70905 [TEST] CPU read @0x76a
70915 [L1] Cache hit: addr = 76a, data = 6a
70915 [TEST] CPU read @0x76b
70925 [L1] Cache hit: addr = 76b, data = 6b
70925 [TEST] CPU read @0x76c
70935 [L1] Cache hit: addr = 76c, data = 6c
70935 [TEST] CPU read @0x76d
70945 [L1] Cache hit: addr = 76d, data = 6d
70945 [TEST] CPU read @0x76e
70955 [L1] Cache hit: addr = 76e, data = 6e
70955 [TEST] CPU read @0x76f
70965 [L1] Cache hit: addr = 76f, data = 6f
70965 [TEST] CPU read @0x770
70975 [L1] Cache miss: addr = 770
70975 [TEST] CPU read @0x771
70995 [L2] Cache hit: addr = 770, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
71005 [L1] Cache Allocate: addr = 771 data = 6f6e6d6c6b6a69686766656463626160
71005 [L1] Cache hit from L2: addr = 771, data = 61
71005 [TEST] CPU read @0x772
71015 [L1] Cache hit: addr = 772, data = 62
71015 [TEST] CPU read @0x773
71025 [L1] Cache hit: addr = 773, data = 63
71025 [TEST] CPU read @0x774
71035 [L1] Cache hit: addr = 774, data = 64
71035 [TEST] CPU read @0x775
71045 [L1] Cache hit: addr = 775, data = 65
71045 [TEST] CPU read @0x776
71055 [L1] Cache hit: addr = 776, data = 66
71055 [TEST] CPU read @0x777
71065 [L1] Cache hit: addr = 777, data = 67
71065 [TEST] CPU read @0x778
71075 [L1] Cache hit: addr = 778, data = 68
71075 [TEST] CPU read @0x779
71085 [L1] Cache hit: addr = 779, data = 69
71085 [TEST] CPU read @0x77a
71095 [L1] Cache hit: addr = 77a, data = 6a
71095 [TEST] CPU read @0x77b
71105 [L1] Cache hit: addr = 77b, data = 6b
71105 [TEST] CPU read @0x77c
71115 [L1] Cache hit: addr = 77c, data = 6c
71115 [TEST] CPU read @0x77d
71125 [L1] Cache hit: addr = 77d, data = 6d
71125 [TEST] CPU read @0x77e
71135 [L1] Cache hit: addr = 77e, data = 6e
71135 [TEST] CPU read @0x77f
71145 [L1] Cache hit: addr = 77f, data = 6f
71145 [TEST] CPU read @0x780
71155 [L1] Cache miss: addr = 780
71155 [TEST] CPU read @0x781
71175 [L2] Cache miss: addr = 780
71185 [MEM] Mem hit: addr = 780, data = 80
71195 [L2] Cache Allocate: addr = 780 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
71205 [L1] Cache Allocate: addr = 781 data = 8f8e8d8c8b8a89888786858483828180
71205 [L1] Cache hit from L2: addr = 781, data = 81
71205 [TEST] CPU read @0x782
71215 [L1] Cache hit: addr = 782, data = 82
71215 [TEST] CPU read @0x783
71225 [L1] Cache hit: addr = 783, data = 83
71225 [TEST] CPU read @0x784
71235 [L1] Cache hit: addr = 784, data = 84
71235 [TEST] CPU read @0x785
71245 [L1] Cache hit: addr = 785, data = 85
71245 [TEST] CPU read @0x786
71255 [L1] Cache hit: addr = 786, data = 86
71255 [TEST] CPU read @0x787
71265 [L1] Cache hit: addr = 787, data = 87
71265 [TEST] CPU read @0x788
71275 [L1] Cache hit: addr = 788, data = 88
71275 [TEST] CPU read @0x789
71285 [L1] Cache hit: addr = 789, data = 89
71285 [TEST] CPU read @0x78a
71295 [L1] Cache hit: addr = 78a, data = 8a
71295 [TEST] CPU read @0x78b
71305 [L1] Cache hit: addr = 78b, data = 8b
71305 [TEST] CPU read @0x78c
71315 [L1] Cache hit: addr = 78c, data = 8c
71315 [TEST] CPU read @0x78d
71325 [L1] Cache hit: addr = 78d, data = 8d
71325 [TEST] CPU read @0x78e
71335 [L1] Cache hit: addr = 78e, data = 8e
71335 [TEST] CPU read @0x78f
71345 [L1] Cache hit: addr = 78f, data = 8f
71345 [TEST] CPU read @0x790
71355 [L1] Cache miss: addr = 790
71355 [TEST] CPU read @0x791
71375 [L2] Cache hit: addr = 790, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
71385 [L1] Cache Allocate: addr = 791 data = 8f8e8d8c8b8a89888786858483828180
71385 [L1] Cache hit from L2: addr = 791, data = 81
71385 [TEST] CPU read @0x792
71395 [L1] Cache hit: addr = 792, data = 82
71395 [TEST] CPU read @0x793
71405 [L1] Cache hit: addr = 793, data = 83
71405 [TEST] CPU read @0x794
71415 [L1] Cache hit: addr = 794, data = 84
71415 [TEST] CPU read @0x795
71425 [L1] Cache hit: addr = 795, data = 85
71425 [TEST] CPU read @0x796
71435 [L1] Cache hit: addr = 796, data = 86
71435 [TEST] CPU read @0x797
71445 [L1] Cache hit: addr = 797, data = 87
71445 [TEST] CPU read @0x798
71455 [L1] Cache hit: addr = 798, data = 88
71455 [TEST] CPU read @0x799
71465 [L1] Cache hit: addr = 799, data = 89
71465 [TEST] CPU read @0x79a
71475 [L1] Cache hit: addr = 79a, data = 8a
71475 [TEST] CPU read @0x79b
71485 [L1] Cache hit: addr = 79b, data = 8b
71485 [TEST] CPU read @0x79c
71495 [L1] Cache hit: addr = 79c, data = 8c
71495 [TEST] CPU read @0x79d
71505 [L1] Cache hit: addr = 79d, data = 8d
71505 [TEST] CPU read @0x79e
71515 [L1] Cache hit: addr = 79e, data = 8e
71515 [TEST] CPU read @0x79f
71525 [L1] Cache hit: addr = 79f, data = 8f
71525 [TEST] CPU read @0x7a0
71535 [L1] Cache miss: addr = 7a0
71535 [TEST] CPU read @0x7a1
71555 [L2] Cache miss: addr = 7a0
71565 [MEM] Mem hit: addr = 7a0, data = a0
71575 [L2] Cache Allocate: addr = 7a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
71585 [L1] Cache Allocate: addr = 7a1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
71585 [L1] Cache hit from L2: addr = 7a1, data = a1
71585 [TEST] CPU read @0x7a2
71595 [L1] Cache hit: addr = 7a2, data = a2
71595 [TEST] CPU read @0x7a3
71605 [L1] Cache hit: addr = 7a3, data = a3
71605 [TEST] CPU read @0x7a4
71615 [L1] Cache hit: addr = 7a4, data = a4
71615 [TEST] CPU read @0x7a5
71625 [L1] Cache hit: addr = 7a5, data = a5
71625 [TEST] CPU read @0x7a6
71635 [L1] Cache hit: addr = 7a6, data = a6
71635 [TEST] CPU read @0x7a7
71645 [L1] Cache hit: addr = 7a7, data = a7
71645 [TEST] CPU read @0x7a8
71655 [L1] Cache hit: addr = 7a8, data = a8
71655 [TEST] CPU read @0x7a9
71665 [L1] Cache hit: addr = 7a9, data = a9
71665 [TEST] CPU read @0x7aa
71675 [L1] Cache hit: addr = 7aa, data = aa
71675 [TEST] CPU read @0x7ab
71685 [L1] Cache hit: addr = 7ab, data = ab
71685 [TEST] CPU read @0x7ac
71695 [L1] Cache hit: addr = 7ac, data = ac
71695 [TEST] CPU read @0x7ad
71705 [L1] Cache hit: addr = 7ad, data = ad
71705 [TEST] CPU read @0x7ae
71715 [L1] Cache hit: addr = 7ae, data = ae
71715 [TEST] CPU read @0x7af
71725 [L1] Cache hit: addr = 7af, data = af
71725 [TEST] CPU read @0x7b0
71735 [L1] Cache miss: addr = 7b0
71735 [TEST] CPU read @0x7b1
71755 [L2] Cache hit: addr = 7b0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
71765 [L1] Cache Allocate: addr = 7b1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
71765 [L1] Cache hit from L2: addr = 7b1, data = a1
71765 [TEST] CPU read @0x7b2
71775 [L1] Cache hit: addr = 7b2, data = a2
71775 [TEST] CPU read @0x7b3
71785 [L1] Cache hit: addr = 7b3, data = a3
71785 [TEST] CPU read @0x7b4
71795 [L1] Cache hit: addr = 7b4, data = a4
71795 [TEST] CPU read @0x7b5
71805 [L1] Cache hit: addr = 7b5, data = a5
71805 [TEST] CPU read @0x7b6
71815 [L1] Cache hit: addr = 7b6, data = a6
71815 [TEST] CPU read @0x7b7
71825 [L1] Cache hit: addr = 7b7, data = a7
71825 [TEST] CPU read @0x7b8
71835 [L1] Cache hit: addr = 7b8, data = a8
71835 [TEST] CPU read @0x7b9
71845 [L1] Cache hit: addr = 7b9, data = a9
71845 [TEST] CPU read @0x7ba
71855 [L1] Cache hit: addr = 7ba, data = aa
71855 [TEST] CPU read @0x7bb
71865 [L1] Cache hit: addr = 7bb, data = ab
71865 [TEST] CPU read @0x7bc
71875 [L1] Cache hit: addr = 7bc, data = ac
71875 [TEST] CPU read @0x7bd
71885 [L1] Cache hit: addr = 7bd, data = ad
71885 [TEST] CPU read @0x7be
71895 [L1] Cache hit: addr = 7be, data = ae
71895 [TEST] CPU read @0x7bf
71905 [L1] Cache hit: addr = 7bf, data = af
71905 [TEST] CPU read @0x7c0
71915 [L1] Cache miss: addr = 7c0
71915 [TEST] CPU read @0x7c1
71935 [L2] Cache miss: addr = 7c0
71945 [MEM] Mem hit: addr = 7c0, data = c0
71955 [L2] Cache Allocate: addr = 7c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
71965 [L1] Cache Allocate: addr = 7c1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
71965 [L1] Cache hit from L2: addr = 7c1, data = c1
71965 [TEST] CPU read @0x7c2
71975 [L1] Cache hit: addr = 7c2, data = c2
71975 [TEST] CPU read @0x7c3
71985 [L1] Cache hit: addr = 7c3, data = c3
71985 [TEST] CPU read @0x7c4
71995 [L1] Cache hit: addr = 7c4, data = c4
71995 [TEST] CPU read @0x7c5
72005 [L1] Cache hit: addr = 7c5, data = c5
72005 [TEST] CPU read @0x7c6
72015 [L1] Cache hit: addr = 7c6, data = c6
72015 [TEST] CPU read @0x7c7
72025 [L1] Cache hit: addr = 7c7, data = c7
72025 [TEST] CPU read @0x7c8
72035 [L1] Cache hit: addr = 7c8, data = c8
72035 [TEST] CPU read @0x7c9
72045 [L1] Cache hit: addr = 7c9, data = c9
72045 [TEST] CPU read @0x7ca
72055 [L1] Cache hit: addr = 7ca, data = ca
72055 [TEST] CPU read @0x7cb
72065 [L1] Cache hit: addr = 7cb, data = cb
72065 [TEST] CPU read @0x7cc
72075 [L1] Cache hit: addr = 7cc, data = cc
72075 [TEST] CPU read @0x7cd
72085 [L1] Cache hit: addr = 7cd, data = cd
72085 [TEST] CPU read @0x7ce
72095 [L1] Cache hit: addr = 7ce, data = ce
72095 [TEST] CPU read @0x7cf
72105 [L1] Cache hit: addr = 7cf, data = cf
72105 [TEST] CPU read @0x7d0
72115 [L1] Cache miss: addr = 7d0
72115 [TEST] CPU read @0x7d1
72135 [L2] Cache hit: addr = 7d0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
72145 [L1] Cache Allocate: addr = 7d1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
72145 [L1] Cache hit from L2: addr = 7d1, data = c1
72145 [TEST] CPU read @0x7d2
72155 [L1] Cache hit: addr = 7d2, data = c2
72155 [TEST] CPU read @0x7d3
72165 [L1] Cache hit: addr = 7d3, data = c3
72165 [TEST] CPU read @0x7d4
72175 [L1] Cache hit: addr = 7d4, data = c4
72175 [TEST] CPU read @0x7d5
72185 [L1] Cache hit: addr = 7d5, data = c5
72185 [TEST] CPU read @0x7d6
72195 [L1] Cache hit: addr = 7d6, data = c6
72195 [TEST] CPU read @0x7d7
72205 [L1] Cache hit: addr = 7d7, data = c7
72205 [TEST] CPU read @0x7d8
72215 [L1] Cache hit: addr = 7d8, data = c8
72215 [TEST] CPU read @0x7d9
72225 [L1] Cache hit: addr = 7d9, data = c9
72225 [TEST] CPU read @0x7da
72235 [L1] Cache hit: addr = 7da, data = ca
72235 [TEST] CPU read @0x7db
72245 [L1] Cache hit: addr = 7db, data = cb
72245 [TEST] CPU read @0x7dc
72255 [L1] Cache hit: addr = 7dc, data = cc
72255 [TEST] CPU read @0x7dd
72265 [L1] Cache hit: addr = 7dd, data = cd
72265 [TEST] CPU read @0x7de
72275 [L1] Cache hit: addr = 7de, data = ce
72275 [TEST] CPU read @0x7df
72285 [L1] Cache hit: addr = 7df, data = cf
72285 [TEST] CPU read @0x7e0
72295 [L1] Cache miss: addr = 7e0
72295 [TEST] CPU read @0x7e1
72315 [L2] Cache miss: addr = 7e0
72325 [MEM] Mem hit: addr = 7e0, data = e0
72335 [L2] Cache Allocate: addr = 7e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
72345 [L1] Cache Allocate: addr = 7e1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
72345 [L1] Cache hit from L2: addr = 7e1, data = e1
72345 [TEST] CPU read @0x7e2
72355 [L1] Cache hit: addr = 7e2, data = e2
72355 [TEST] CPU read @0x7e3
72365 [L1] Cache hit: addr = 7e3, data = e3
72365 [TEST] CPU read @0x7e4
72375 [L1] Cache hit: addr = 7e4, data = e4
72375 [TEST] CPU read @0x7e5
72385 [L1] Cache hit: addr = 7e5, data = e5
72385 [TEST] CPU read @0x7e6
72395 [L1] Cache hit: addr = 7e6, data = e6
72395 [TEST] CPU read @0x7e7
72405 [L1] Cache hit: addr = 7e7, data = e7
72405 [TEST] CPU read @0x7e8
72415 [L1] Cache hit: addr = 7e8, data = e8
72415 [TEST] CPU read @0x7e9
72425 [L1] Cache hit: addr = 7e9, data = e9
72425 [TEST] CPU read @0x7ea
72435 [L1] Cache hit: addr = 7ea, data = ea
72435 [TEST] CPU read @0x7eb
72445 [L1] Cache hit: addr = 7eb, data = eb
72445 [TEST] CPU read @0x7ec
72455 [L1] Cache hit: addr = 7ec, data = ec
72455 [TEST] CPU read @0x7ed
72465 [L1] Cache hit: addr = 7ed, data = ed
72465 [TEST] CPU read @0x7ee
72475 [L1] Cache hit: addr = 7ee, data = ee
72475 [TEST] CPU read @0x7ef
72485 [L1] Cache hit: addr = 7ef, data = ef
72485 [TEST] CPU read @0x7f0
72495 [L1] Cache miss: addr = 7f0
72495 [TEST] CPU read @0x7f1
72515 [L2] Cache hit: addr = 7f0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
72525 [L1] Cache Allocate: addr = 7f1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
72525 [L1] Cache hit from L2: addr = 7f1, data = e1
72525 [TEST] CPU read @0x7f2
72535 [L1] Cache hit: addr = 7f2, data = e2
72535 [TEST] CPU read @0x7f3
72545 [L1] Cache hit: addr = 7f3, data = e3
72545 [TEST] CPU read @0x7f4
72555 [L1] Cache hit: addr = 7f4, data = e4
72555 [TEST] CPU read @0x7f5
72565 [L1] Cache hit: addr = 7f5, data = e5
72565 [TEST] CPU read @0x7f6
72575 [L1] Cache hit: addr = 7f6, data = e6
72575 [TEST] CPU read @0x7f7
72585 [L1] Cache hit: addr = 7f7, data = e7
72585 [TEST] CPU read @0x7f8
72595 [L1] Cache hit: addr = 7f8, data = e8
72595 [TEST] CPU read @0x7f9
72605 [L1] Cache hit: addr = 7f9, data = e9
72605 [TEST] CPU read @0x7fa
72615 [L1] Cache hit: addr = 7fa, data = ea
72615 [TEST] CPU read @0x7fb
72625 [L1] Cache hit: addr = 7fb, data = eb
72625 [TEST] CPU read @0x7fc
72635 [L1] Cache hit: addr = 7fc, data = ec
72635 [TEST] CPU read @0x7fd
72645 [L1] Cache hit: addr = 7fd, data = ed
72645 [TEST] CPU read @0x7fe
72655 [L1] Cache hit: addr = 7fe, data = ee
72655 [TEST] CPU read @0x7ff
72665 [L1] Cache hit: addr = 7ff, data = ef
72665 [TEST] CPU read @0x000
72675 [L1] Cache miss: addr = 000
72675 [TEST] CPU read @0x001
72695 [L2] Cache miss: addr = 000
72705 [MEM] Mem hit: addr = 000, data = 00
72715 [L2] Cache Allocate: addr = 000 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
72725 [L1] Cache Allocate: addr = 001 data = 0f0e0d0c0b0a09080706050403020100
72725 [L1] Cache hit from L2: addr = 001, data = 01
72725 [TEST] CPU read @0x002
72735 [L1] Cache hit: addr = 002, data = 02
72735 [TEST] CPU read @0x003
72745 [L1] Cache hit: addr = 003, data = 03
72745 [TEST] CPU read @0x004
72755 [L1] Cache hit: addr = 004, data = 04
72755 [TEST] CPU read @0x005
72765 [L1] Cache hit: addr = 005, data = 05
72765 [TEST] CPU read @0x006
72775 [L1] Cache hit: addr = 006, data = 06
72775 [TEST] CPU read @0x007
72785 [L1] Cache hit: addr = 007, data = 07
72785 [TEST] CPU read @0x008
72795 [L1] Cache hit: addr = 008, data = 08
72795 [TEST] CPU read @0x009
72805 [L1] Cache hit: addr = 009, data = 09
72805 [TEST] CPU read @0x00a
72815 [L1] Cache hit: addr = 00a, data = 0a
72815 [TEST] CPU read @0x00b
72825 [L1] Cache hit: addr = 00b, data = 0b
72825 [TEST] CPU read @0x00c
72835 [L1] Cache hit: addr = 00c, data = 0c
72835 [TEST] CPU read @0x00d
72845 [L1] Cache hit: addr = 00d, data = 0d
72845 [TEST] CPU read @0x00e
72855 [L1] Cache hit: addr = 00e, data = 0e
72855 [TEST] CPU read @0x00f
72865 [L1] Cache hit: addr = 00f, data = 0f
72865 [TEST] CPU read @0x010
72875 [L1] Cache miss: addr = 010
72875 [TEST] CPU read @0x011
72895 [L2] Cache hit: addr = 010, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
72905 [L1] Cache Allocate: addr = 011 data = 0f0e0d0c0b0a09080706050403020100
72905 [L1] Cache hit from L2: addr = 011, data = 01
72905 [TEST] CPU read @0x012
72915 [L1] Cache hit: addr = 012, data = 02
72915 [TEST] CPU read @0x013
72925 [L1] Cache hit: addr = 013, data = 03
72925 [TEST] CPU read @0x014
72935 [L1] Cache hit: addr = 014, data = 04
72935 [TEST] CPU read @0x015
72945 [L1] Cache hit: addr = 015, data = 05
72945 [TEST] CPU read @0x016
72955 [L1] Cache hit: addr = 016, data = 06
72955 [TEST] CPU read @0x017
72965 [L1] Cache hit: addr = 017, data = 07
72965 [TEST] CPU read @0x018
72975 [L1] Cache hit: addr = 018, data = 08
72975 [TEST] CPU read @0x019
72985 [L1] Cache hit: addr = 019, data = 09
72985 [TEST] CPU read @0x01a
72995 [L1] Cache hit: addr = 01a, data = 0a
72995 [TEST] CPU read @0x01b
73005 [L1] Cache hit: addr = 01b, data = 0b
73005 [TEST] CPU read @0x01c
73015 [L1] Cache hit: addr = 01c, data = 0c
73015 [TEST] CPU read @0x01d
73025 [L1] Cache hit: addr = 01d, data = 0d
73025 [TEST] CPU read @0x01e
73035 [L1] Cache hit: addr = 01e, data = 0e
73035 [TEST] CPU read @0x01f
73045 [L1] Cache hit: addr = 01f, data = 0f
73045 [TEST] CPU read @0x020
73055 [L1] Cache miss: addr = 020
73055 [TEST] CPU read @0x021
73075 [L2] Cache miss: addr = 020
73085 [MEM] Mem hit: addr = 020, data = 20
73095 [L2] Cache Allocate: addr = 020 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
73105 [L1] Cache Allocate: addr = 021 data = 2f2e2d2c2b2a29282726252423222120
73105 [L1] Cache hit from L2: addr = 021, data = 21
73105 [TEST] CPU read @0x022
73115 [L1] Cache hit: addr = 022, data = 22
73115 [TEST] CPU read @0x023
73125 [L1] Cache hit: addr = 023, data = 23
73125 [TEST] CPU read @0x024
73135 [L1] Cache hit: addr = 024, data = 24
73135 [TEST] CPU read @0x025
73145 [L1] Cache hit: addr = 025, data = 25
73145 [TEST] CPU read @0x026
73155 [L1] Cache hit: addr = 026, data = 26
73155 [TEST] CPU read @0x027
73165 [L1] Cache hit: addr = 027, data = 27
73165 [TEST] CPU read @0x028
73175 [L1] Cache hit: addr = 028, data = 28
73175 [TEST] CPU read @0x029
73185 [L1] Cache hit: addr = 029, data = 29
73185 [TEST] CPU read @0x02a
73195 [L1] Cache hit: addr = 02a, data = 2a
73195 [TEST] CPU read @0x02b
73205 [L1] Cache hit: addr = 02b, data = 2b
73205 [TEST] CPU read @0x02c
73215 [L1] Cache hit: addr = 02c, data = 2c
73215 [TEST] CPU read @0x02d
73225 [L1] Cache hit: addr = 02d, data = 2d
73225 [TEST] CPU read @0x02e
73235 [L1] Cache hit: addr = 02e, data = 2e
73235 [TEST] CPU read @0x02f
73245 [L1] Cache hit: addr = 02f, data = 2f
73245 [TEST] CPU read @0x030
73255 [L1] Cache miss: addr = 030
73255 [TEST] CPU read @0x031
73275 [L2] Cache hit: addr = 030, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
73285 [L1] Cache Allocate: addr = 031 data = 2f2e2d2c2b2a29282726252423222120
73285 [L1] Cache hit from L2: addr = 031, data = 21
73285 [TEST] CPU read @0x032
73295 [L1] Cache hit: addr = 032, data = 22
73295 [TEST] CPU read @0x033
73305 [L1] Cache hit: addr = 033, data = 23
73305 [TEST] CPU read @0x034
73315 [L1] Cache hit: addr = 034, data = 24
73315 [TEST] CPU read @0x035
73325 [L1] Cache hit: addr = 035, data = 25
73325 [TEST] CPU read @0x036
73335 [L1] Cache hit: addr = 036, data = 26
73335 [TEST] CPU read @0x037
73345 [L1] Cache hit: addr = 037, data = 27
73345 [TEST] CPU read @0x038
73355 [L1] Cache hit: addr = 038, data = 28
73355 [TEST] CPU read @0x039
73365 [L1] Cache hit: addr = 039, data = 29
73365 [TEST] CPU read @0x03a
73375 [L1] Cache hit: addr = 03a, data = 2a
73375 [TEST] CPU read @0x03b
73385 [L1] Cache hit: addr = 03b, data = 2b
73385 [TEST] CPU read @0x03c
73395 [L1] Cache hit: addr = 03c, data = 2c
73395 [TEST] CPU read @0x03d
73405 [L1] Cache hit: addr = 03d, data = 2d
73405 [TEST] CPU read @0x03e
73415 [L1] Cache hit: addr = 03e, data = 2e
73415 [TEST] CPU read @0x03f
73425 [L1] Cache hit: addr = 03f, data = 2f
73425 [TEST] CPU read @0x040
73435 [L1] Cache miss: addr = 040
73435 [TEST] CPU read @0x041
73455 [L2] Cache miss: addr = 040
73465 [MEM] Mem hit: addr = 040, data = 40
73475 [L2] Cache Allocate: addr = 040 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
73485 [L1] Cache Allocate: addr = 041 data = 4f4e4d4c4b4a49484746454443424140
73485 [L1] Cache hit from L2: addr = 041, data = 41
73485 [TEST] CPU read @0x042
73495 [L1] Cache hit: addr = 042, data = 42
73495 [TEST] CPU read @0x043
73505 [L1] Cache hit: addr = 043, data = 43
73505 [TEST] CPU read @0x044
73515 [L1] Cache hit: addr = 044, data = 44
73515 [TEST] CPU read @0x045
73525 [L1] Cache hit: addr = 045, data = 45
73525 [TEST] CPU read @0x046
73535 [L1] Cache hit: addr = 046, data = 46
73535 [TEST] CPU read @0x047
73545 [L1] Cache hit: addr = 047, data = 47
73545 [TEST] CPU read @0x048
73555 [L1] Cache hit: addr = 048, data = 48
73555 [TEST] CPU read @0x049
73565 [L1] Cache hit: addr = 049, data = 49
73565 [TEST] CPU read @0x04a
73575 [L1] Cache hit: addr = 04a, data = 4a
73575 [TEST] CPU read @0x04b
73585 [L1] Cache hit: addr = 04b, data = 4b
73585 [TEST] CPU read @0x04c
73595 [L1] Cache hit: addr = 04c, data = 4c
73595 [TEST] CPU read @0x04d
73605 [L1] Cache hit: addr = 04d, data = 4d
73605 [TEST] CPU read @0x04e
73615 [L1] Cache hit: addr = 04e, data = 4e
73615 [TEST] CPU read @0x04f
73625 [L1] Cache hit: addr = 04f, data = 4f
73625 [TEST] CPU read @0x050
73635 [L1] Cache miss: addr = 050
73635 [TEST] CPU read @0x051
73655 [L2] Cache hit: addr = 050, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
73665 [L1] Cache Allocate: addr = 051 data = 4f4e4d4c4b4a49484746454443424140
73665 [L1] Cache hit from L2: addr = 051, data = 41
73665 [TEST] CPU read @0x052
73675 [L1] Cache hit: addr = 052, data = 42
73675 [TEST] CPU read @0x053
73685 [L1] Cache hit: addr = 053, data = 43
73685 [TEST] CPU read @0x054
73695 [L1] Cache hit: addr = 054, data = 44
73695 [TEST] CPU read @0x055
73705 [L1] Cache hit: addr = 055, data = 45
73705 [TEST] CPU read @0x056
73715 [L1] Cache hit: addr = 056, data = 46
73715 [TEST] CPU read @0x057
73725 [L1] Cache hit: addr = 057, data = 47
73725 [TEST] CPU read @0x058
73735 [L1] Cache hit: addr = 058, data = 48
73735 [TEST] CPU read @0x059
73745 [L1] Cache hit: addr = 059, data = 49
73745 [TEST] CPU read @0x05a
73755 [L1] Cache hit: addr = 05a, data = 4a
73755 [TEST] CPU read @0x05b
73765 [L1] Cache hit: addr = 05b, data = 4b
73765 [TEST] CPU read @0x05c
73775 [L1] Cache hit: addr = 05c, data = 4c
73775 [TEST] CPU read @0x05d
73785 [L1] Cache hit: addr = 05d, data = 4d
73785 [TEST] CPU read @0x05e
73795 [L1] Cache hit: addr = 05e, data = 4e
73795 [TEST] CPU read @0x05f
73805 [L1] Cache hit: addr = 05f, data = 4f
73805 [TEST] CPU read @0x060
73815 [L1] Cache miss: addr = 060
73815 [TEST] CPU read @0x061
73835 [L2] Cache miss: addr = 060
73845 [MEM] Mem hit: addr = 060, data = 60
73855 [L2] Cache Allocate: addr = 060 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
73865 [L1] Cache Allocate: addr = 061 data = 6f6e6d6c6b6a69686766656463626160
73865 [L1] Cache hit from L2: addr = 061, data = 61
73865 [TEST] CPU read @0x062
73875 [L1] Cache hit: addr = 062, data = 62
73875 [TEST] CPU read @0x063
73885 [L1] Cache hit: addr = 063, data = 63
73885 [TEST] CPU read @0x064
73895 [L1] Cache hit: addr = 064, data = 64
73895 [TEST] CPU read @0x065
73905 [L1] Cache hit: addr = 065, data = 65
73905 [TEST] CPU read @0x066
73915 [L1] Cache hit: addr = 066, data = 66
73915 [TEST] CPU read @0x067
73925 [L1] Cache hit: addr = 067, data = 67
73925 [TEST] CPU read @0x068
73935 [L1] Cache hit: addr = 068, data = 68
73935 [TEST] CPU read @0x069
73945 [L1] Cache hit: addr = 069, data = 69
73945 [TEST] CPU read @0x06a
73955 [L1] Cache hit: addr = 06a, data = 6a
73955 [TEST] CPU read @0x06b
73965 [L1] Cache hit: addr = 06b, data = 6b
73965 [TEST] CPU read @0x06c
73975 [L1] Cache hit: addr = 06c, data = 6c
73975 [TEST] CPU read @0x06d
73985 [L1] Cache hit: addr = 06d, data = 6d
73985 [TEST] CPU read @0x06e
73995 [L1] Cache hit: addr = 06e, data = 6e
73995 [TEST] CPU read @0x06f
74005 [L1] Cache hit: addr = 06f, data = 6f
74005 [TEST] CPU read @0x070
74015 [L1] Cache miss: addr = 070
74015 [TEST] CPU read @0x071
74035 [L2] Cache hit: addr = 070, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
74045 [L1] Cache Allocate: addr = 071 data = 6f6e6d6c6b6a69686766656463626160
74045 [L1] Cache hit from L2: addr = 071, data = 61
74045 [TEST] CPU read @0x072
74055 [L1] Cache hit: addr = 072, data = 62
74055 [TEST] CPU read @0x073
74065 [L1] Cache hit: addr = 073, data = 63
74065 [TEST] CPU read @0x074
74075 [L1] Cache hit: addr = 074, data = 64
74075 [TEST] CPU read @0x075
74085 [L1] Cache hit: addr = 075, data = 65
74085 [TEST] CPU read @0x076
74095 [L1] Cache hit: addr = 076, data = 66
74095 [TEST] CPU read @0x077
74105 [L1] Cache hit: addr = 077, data = 67
74105 [TEST] CPU read @0x078
74115 [L1] Cache hit: addr = 078, data = 68
74115 [TEST] CPU read @0x079
74125 [L1] Cache hit: addr = 079, data = 69
74125 [TEST] CPU read @0x07a
74135 [L1] Cache hit: addr = 07a, data = 6a
74135 [TEST] CPU read @0x07b
74145 [L1] Cache hit: addr = 07b, data = 6b
74145 [TEST] CPU read @0x07c
74155 [L1] Cache hit: addr = 07c, data = 6c
74155 [TEST] CPU read @0x07d
74165 [L1] Cache hit: addr = 07d, data = 6d
74165 [TEST] CPU read @0x07e
74175 [L1] Cache hit: addr = 07e, data = 6e
74175 [TEST] CPU read @0x07f
74185 [L1] Cache hit: addr = 07f, data = 6f
74185 [TEST] CPU read @0x080
74195 [L1] Cache miss: addr = 080
74195 [TEST] CPU read @0x081
74215 [L2] Cache miss: addr = 080
74225 [MEM] Mem hit: addr = 080, data = 80
74235 [L2] Cache Allocate: addr = 080 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
74245 [L1] Cache Allocate: addr = 081 data = 8f8e8d8c8b8a89888786858483828180
74245 [L1] Cache hit from L2: addr = 081, data = 81
74245 [TEST] CPU read @0x082
74255 [L1] Cache hit: addr = 082, data = 82
74255 [TEST] CPU read @0x083
74265 [L1] Cache hit: addr = 083, data = 83
74265 [TEST] CPU read @0x084
74275 [L1] Cache hit: addr = 084, data = 84
74275 [TEST] CPU read @0x085
74285 [L1] Cache hit: addr = 085, data = 85
74285 [TEST] CPU read @0x086
74295 [L1] Cache hit: addr = 086, data = 86
74295 [TEST] CPU read @0x087
74305 [L1] Cache hit: addr = 087, data = 87
74305 [TEST] CPU read @0x088
74315 [L1] Cache hit: addr = 088, data = 88
74315 [TEST] CPU read @0x089
74325 [L1] Cache hit: addr = 089, data = 89
74325 [TEST] CPU read @0x08a
74335 [L1] Cache hit: addr = 08a, data = 8a
74335 [TEST] CPU read @0x08b
74345 [L1] Cache hit: addr = 08b, data = 8b
74345 [TEST] CPU read @0x08c
74355 [L1] Cache hit: addr = 08c, data = 8c
74355 [TEST] CPU read @0x08d
74365 [L1] Cache hit: addr = 08d, data = 8d
74365 [TEST] CPU read @0x08e
74375 [L1] Cache hit: addr = 08e, data = 8e
74375 [TEST] CPU read @0x08f
74385 [L1] Cache hit: addr = 08f, data = 8f
74385 [TEST] CPU read @0x090
74395 [L1] Cache miss: addr = 090
74395 [TEST] CPU read @0x091
74415 [L2] Cache hit: addr = 090, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
74425 [L1] Cache Allocate: addr = 091 data = 8f8e8d8c8b8a89888786858483828180
74425 [L1] Cache hit from L2: addr = 091, data = 81
74425 [TEST] CPU read @0x092
74435 [L1] Cache hit: addr = 092, data = 82
74435 [TEST] CPU read @0x093
74445 [L1] Cache hit: addr = 093, data = 83
74445 [TEST] CPU read @0x094
74455 [L1] Cache hit: addr = 094, data = 84
74455 [TEST] CPU read @0x095
74465 [L1] Cache hit: addr = 095, data = 85
74465 [TEST] CPU read @0x096
74475 [L1] Cache hit: addr = 096, data = 86
74475 [TEST] CPU read @0x097
74485 [L1] Cache hit: addr = 097, data = 87
74485 [TEST] CPU read @0x098
74495 [L1] Cache hit: addr = 098, data = 88
74495 [TEST] CPU read @0x099
74505 [L1] Cache hit: addr = 099, data = 89
74505 [TEST] CPU read @0x09a
74515 [L1] Cache hit: addr = 09a, data = 8a
74515 [TEST] CPU read @0x09b
74525 [L1] Cache hit: addr = 09b, data = 8b
74525 [TEST] CPU read @0x09c
74535 [L1] Cache hit: addr = 09c, data = 8c
74535 [TEST] CPU read @0x09d
74545 [L1] Cache hit: addr = 09d, data = 8d
74545 [TEST] CPU read @0x09e
74555 [L1] Cache hit: addr = 09e, data = 8e
74555 [TEST] CPU read @0x09f
74565 [L1] Cache hit: addr = 09f, data = 8f
74565 [TEST] CPU read @0x0a0
74575 [L1] Cache miss: addr = 0a0
74575 [TEST] CPU read @0x0a1
74595 [L2] Cache miss: addr = 0a0
74605 [MEM] Mem hit: addr = 0a0, data = a0
74615 [L2] Cache Allocate: addr = 0a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
74625 [L1] Cache Allocate: addr = 0a1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
74625 [L1] Cache hit from L2: addr = 0a1, data = a1
74625 [TEST] CPU read @0x0a2
74635 [L1] Cache hit: addr = 0a2, data = a2
74635 [TEST] CPU read @0x0a3
74645 [L1] Cache hit: addr = 0a3, data = a3
74645 [TEST] CPU read @0x0a4
74655 [L1] Cache hit: addr = 0a4, data = a4
74655 [TEST] CPU read @0x0a5
74665 [L1] Cache hit: addr = 0a5, data = a5
74665 [TEST] CPU read @0x0a6
74675 [L1] Cache hit: addr = 0a6, data = a6
74675 [TEST] CPU read @0x0a7
74685 [L1] Cache hit: addr = 0a7, data = a7
74685 [TEST] CPU read @0x0a8
74695 [L1] Cache hit: addr = 0a8, data = a8
74695 [TEST] CPU read @0x0a9
74705 [L1] Cache hit: addr = 0a9, data = a9
74705 [TEST] CPU read @0x0aa
74715 [L1] Cache hit: addr = 0aa, data = aa
74715 [TEST] CPU read @0x0ab
74725 [L1] Cache hit: addr = 0ab, data = ab
74725 [TEST] CPU read @0x0ac
74735 [L1] Cache hit: addr = 0ac, data = ac
74735 [TEST] CPU read @0x0ad
74745 [L1] Cache hit: addr = 0ad, data = ad
74745 [TEST] CPU read @0x0ae
74755 [L1] Cache hit: addr = 0ae, data = ae
74755 [TEST] CPU read @0x0af
74765 [L1] Cache hit: addr = 0af, data = af
74765 [TEST] CPU read @0x0b0
74775 [L1] Cache miss: addr = 0b0
74775 [TEST] CPU read @0x0b1
74795 [L2] Cache hit: addr = 0b0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
74805 [L1] Cache Allocate: addr = 0b1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
74805 [L1] Cache hit from L2: addr = 0b1, data = a1
74805 [TEST] CPU read @0x0b2
74815 [L1] Cache hit: addr = 0b2, data = a2
74815 [TEST] CPU read @0x0b3
74825 [L1] Cache hit: addr = 0b3, data = a3
74825 [TEST] CPU read @0x0b4
74835 [L1] Cache hit: addr = 0b4, data = a4
74835 [TEST] CPU read @0x0b5
74845 [L1] Cache hit: addr = 0b5, data = a5
74845 [TEST] CPU read @0x0b6
74855 [L1] Cache hit: addr = 0b6, data = a6
74855 [TEST] CPU read @0x0b7
74865 [L1] Cache hit: addr = 0b7, data = a7
74865 [TEST] CPU read @0x0b8
74875 [L1] Cache hit: addr = 0b8, data = a8
74875 [TEST] CPU read @0x0b9
74885 [L1] Cache hit: addr = 0b9, data = a9
74885 [TEST] CPU read @0x0ba
74895 [L1] Cache hit: addr = 0ba, data = aa
74895 [TEST] CPU read @0x0bb
74905 [L1] Cache hit: addr = 0bb, data = ab
74905 [TEST] CPU read @0x0bc
74915 [L1] Cache hit: addr = 0bc, data = ac
74915 [TEST] CPU read @0x0bd
74925 [L1] Cache hit: addr = 0bd, data = ad
74925 [TEST] CPU read @0x0be
74935 [L1] Cache hit: addr = 0be, data = ae
74935 [TEST] CPU read @0x0bf
74945 [L1] Cache hit: addr = 0bf, data = af
74945 [TEST] CPU read @0x0c0
74955 [L1] Cache miss: addr = 0c0
74955 [TEST] CPU read @0x0c1
74975 [L2] Cache miss: addr = 0c0
74985 [MEM] Mem hit: addr = 0c0, data = c0
74995 [L2] Cache Allocate: addr = 0c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
75005 [L1] Cache Allocate: addr = 0c1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
75005 [L1] Cache hit from L2: addr = 0c1, data = c1
75005 [TEST] CPU read @0x0c2
75015 [L1] Cache hit: addr = 0c2, data = c2
75015 [TEST] CPU read @0x0c3
75025 [L1] Cache hit: addr = 0c3, data = c3
75025 [TEST] CPU read @0x0c4
75035 [L1] Cache hit: addr = 0c4, data = c4
75035 [TEST] CPU read @0x0c5
75045 [L1] Cache hit: addr = 0c5, data = c5
75045 [TEST] CPU read @0x0c6
75055 [L1] Cache hit: addr = 0c6, data = c6
75055 [TEST] CPU read @0x0c7
75065 [L1] Cache hit: addr = 0c7, data = c7
75065 [TEST] CPU read @0x0c8
75075 [L1] Cache hit: addr = 0c8, data = c8
75075 [TEST] CPU read @0x0c9
75085 [L1] Cache hit: addr = 0c9, data = c9
75085 [TEST] CPU read @0x0ca
75095 [L1] Cache hit: addr = 0ca, data = ca
75095 [TEST] CPU read @0x0cb
75105 [L1] Cache hit: addr = 0cb, data = cb
75105 [TEST] CPU read @0x0cc
75115 [L1] Cache hit: addr = 0cc, data = cc
75115 [TEST] CPU read @0x0cd
75125 [L1] Cache hit: addr = 0cd, data = cd
75125 [TEST] CPU read @0x0ce
75135 [L1] Cache hit: addr = 0ce, data = ce
75135 [TEST] CPU read @0x0cf
75145 [L1] Cache hit: addr = 0cf, data = cf
75145 [TEST] CPU read @0x0d0
75155 [L1] Cache miss: addr = 0d0
75155 [TEST] CPU read @0x0d1
75175 [L2] Cache hit: addr = 0d0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
75185 [L1] Cache Allocate: addr = 0d1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
75185 [L1] Cache hit from L2: addr = 0d1, data = c1
75185 [TEST] CPU read @0x0d2
75195 [L1] Cache hit: addr = 0d2, data = c2
75195 [TEST] CPU read @0x0d3
75205 [L1] Cache hit: addr = 0d3, data = c3
75205 [TEST] CPU read @0x0d4
75215 [L1] Cache hit: addr = 0d4, data = c4
75215 [TEST] CPU read @0x0d5
75225 [L1] Cache hit: addr = 0d5, data = c5
75225 [TEST] CPU read @0x0d6
75235 [L1] Cache hit: addr = 0d6, data = c6
75235 [TEST] CPU read @0x0d7
75245 [L1] Cache hit: addr = 0d7, data = c7
75245 [TEST] CPU read @0x0d8
75255 [L1] Cache hit: addr = 0d8, data = c8
75255 [TEST] CPU read @0x0d9
75265 [L1] Cache hit: addr = 0d9, data = c9
75265 [TEST] CPU read @0x0da
75275 [L1] Cache hit: addr = 0da, data = ca
75275 [TEST] CPU read @0x0db
75285 [L1] Cache hit: addr = 0db, data = cb
75285 [TEST] CPU read @0x0dc
75295 [L1] Cache hit: addr = 0dc, data = cc
75295 [TEST] CPU read @0x0dd
75305 [L1] Cache hit: addr = 0dd, data = cd
75305 [TEST] CPU read @0x0de
75315 [L1] Cache hit: addr = 0de, data = ce
75315 [TEST] CPU read @0x0df
75325 [L1] Cache hit: addr = 0df, data = cf
75325 [TEST] CPU read @0x0e0
75335 [L1] Cache miss: addr = 0e0
75335 [TEST] CPU read @0x0e1
75355 [L2] Cache miss: addr = 0e0
75365 [MEM] Mem hit: addr = 0e0, data = e0
75375 [L2] Cache Allocate: addr = 0e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
75385 [L1] Cache Allocate: addr = 0e1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
75385 [L1] Cache hit from L2: addr = 0e1, data = e1
75385 [TEST] CPU read @0x0e2
75395 [L1] Cache hit: addr = 0e2, data = e2
75395 [TEST] CPU read @0x0e3
75405 [L1] Cache hit: addr = 0e3, data = e3
75405 [TEST] CPU read @0x0e4
75415 [L1] Cache hit: addr = 0e4, data = e4
75415 [TEST] CPU read @0x0e5
75425 [L1] Cache hit: addr = 0e5, data = e5
75425 [TEST] CPU read @0x0e6
75435 [L1] Cache hit: addr = 0e6, data = e6
75435 [TEST] CPU read @0x0e7
75445 [L1] Cache hit: addr = 0e7, data = e7
75445 [TEST] CPU read @0x0e8
75455 [L1] Cache hit: addr = 0e8, data = e8
75455 [TEST] CPU read @0x0e9
75465 [L1] Cache hit: addr = 0e9, data = e9
75465 [TEST] CPU read @0x0ea
75475 [L1] Cache hit: addr = 0ea, data = ea
75475 [TEST] CPU read @0x0eb
75485 [L1] Cache hit: addr = 0eb, data = eb
75485 [TEST] CPU read @0x0ec
75495 [L1] Cache hit: addr = 0ec, data = ec
75495 [TEST] CPU read @0x0ed
75505 [L1] Cache hit: addr = 0ed, data = ed
75505 [TEST] CPU read @0x0ee
75515 [L1] Cache hit: addr = 0ee, data = ee
75515 [TEST] CPU read @0x0ef
75525 [L1] Cache hit: addr = 0ef, data = ef
75525 [TEST] CPU read @0x0f0
75535 [L1] Cache miss: addr = 0f0
75535 [TEST] CPU read @0x0f1
75555 [L2] Cache hit: addr = 0f0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
75565 [L1] Cache Allocate: addr = 0f1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
75565 [L1] Cache hit from L2: addr = 0f1, data = e1
75565 [TEST] CPU read @0x0f2
75575 [L1] Cache hit: addr = 0f2, data = e2
75575 [TEST] CPU read @0x0f3
75585 [L1] Cache hit: addr = 0f3, data = e3
75585 [TEST] CPU read @0x0f4
75595 [L1] Cache hit: addr = 0f4, data = e4
75595 [TEST] CPU read @0x0f5
75605 [L1] Cache hit: addr = 0f5, data = e5
75605 [TEST] CPU read @0x0f6
75615 [L1] Cache hit: addr = 0f6, data = e6
75615 [TEST] CPU read @0x0f7
75625 [L1] Cache hit: addr = 0f7, data = e7
75625 [TEST] CPU read @0x0f8
75635 [L1] Cache hit: addr = 0f8, data = e8
75635 [TEST] CPU read @0x0f9
75645 [L1] Cache hit: addr = 0f9, data = e9
75645 [TEST] CPU read @0x0fa
75655 [L1] Cache hit: addr = 0fa, data = ea
75655 [TEST] CPU read @0x0fb
75665 [L1] Cache hit: addr = 0fb, data = eb
75665 [TEST] CPU read @0x0fc
75675 [L1] Cache hit: addr = 0fc, data = ec
75675 [TEST] CPU read @0x0fd
75685 [L1] Cache hit: addr = 0fd, data = ed
75685 [TEST] CPU read @0x0fe
75695 [L1] Cache hit: addr = 0fe, data = ee
75695 [TEST] CPU read @0x0ff
75705 [L1] Cache hit: addr = 0ff, data = ef
75705 [TEST] CPU read @0x100
75715 [L1] Cache miss: addr = 100
75715 [TEST] CPU read @0x101
75735 [L2] Cache hit: addr = 100, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
75745 [L1] Cache Allocate: addr = 101 data = 0f0e0d0c0b0a09080706050403020100
75745 [L1] Cache hit from L2: addr = 101, data = 01
75745 [TEST] CPU read @0x102
75755 [L1] Cache hit: addr = 102, data = 02
75755 [TEST] CPU read @0x103
75765 [L1] Cache hit: addr = 103, data = 03
75765 [TEST] CPU read @0x104
75775 [L1] Cache hit: addr = 104, data = 04
75775 [TEST] CPU read @0x105
75785 [L1] Cache hit: addr = 105, data = 05
75785 [TEST] CPU read @0x106
75795 [L1] Cache hit: addr = 106, data = 06
75795 [TEST] CPU read @0x107
75805 [L1] Cache hit: addr = 107, data = 07
75805 [TEST] CPU read @0x108
75815 [L1] Cache hit: addr = 108, data = 08
75815 [TEST] CPU read @0x109
75825 [L1] Cache hit: addr = 109, data = 09
75825 [TEST] CPU read @0x10a
75835 [L1] Cache hit: addr = 10a, data = 0a
75835 [TEST] CPU read @0x10b
75845 [L1] Cache hit: addr = 10b, data = 0b
75845 [TEST] CPU read @0x10c
75855 [L1] Cache hit: addr = 10c, data = 0c
75855 [TEST] CPU read @0x10d
75865 [L1] Cache hit: addr = 10d, data = 0d
75865 [TEST] CPU read @0x10e
75875 [L1] Cache hit: addr = 10e, data = 0e
75875 [TEST] CPU read @0x10f
75885 [L1] Cache hit: addr = 10f, data = 0f
75885 [TEST] CPU read @0x110
75895 [L1] Cache miss: addr = 110
75895 [TEST] CPU read @0x111
75915 [L2] Cache hit: addr = 110, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
75925 [L1] Cache Allocate: addr = 111 data = 0f0e0d0c0b0a09080706050403020100
75925 [L1] Cache hit from L2: addr = 111, data = 01
75925 [TEST] CPU read @0x112
75935 [L1] Cache hit: addr = 112, data = 02
75935 [TEST] CPU read @0x113
75945 [L1] Cache hit: addr = 113, data = 03
75945 [TEST] CPU read @0x114
75955 [L1] Cache hit: addr = 114, data = 04
75955 [TEST] CPU read @0x115
75965 [L1] Cache hit: addr = 115, data = 05
75965 [TEST] CPU read @0x116
75975 [L1] Cache hit: addr = 116, data = 06
75975 [TEST] CPU read @0x117
75985 [L1] Cache hit: addr = 117, data = 07
75985 [TEST] CPU read @0x118
75995 [L1] Cache hit: addr = 118, data = 08
75995 [TEST] CPU read @0x119
76005 [L1] Cache hit: addr = 119, data = 09
76005 [TEST] CPU read @0x11a
76015 [L1] Cache hit: addr = 11a, data = 0a
76015 [TEST] CPU read @0x11b
76025 [L1] Cache hit: addr = 11b, data = 0b
76025 [TEST] CPU read @0x11c
76035 [L1] Cache hit: addr = 11c, data = 0c
76035 [TEST] CPU read @0x11d
76045 [L1] Cache hit: addr = 11d, data = 0d
76045 [TEST] CPU read @0x11e
76055 [L1] Cache hit: addr = 11e, data = 0e
76055 [TEST] CPU read @0x11f
76065 [L1] Cache hit: addr = 11f, data = 0f
76065 [TEST] CPU read @0x120
76075 [L1] Cache miss: addr = 120
76075 [TEST] CPU read @0x121
76095 [L2] Cache hit: addr = 120, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
76105 [L1] Cache Allocate: addr = 121 data = 2f2e2d2c2b2a29282726252423222120
76105 [L1] Cache hit from L2: addr = 121, data = 21
76105 [TEST] CPU read @0x122
76115 [L1] Cache hit: addr = 122, data = 22
76115 [TEST] CPU read @0x123
76125 [L1] Cache hit: addr = 123, data = 23
76125 [TEST] CPU read @0x124
76135 [L1] Cache hit: addr = 124, data = 24
76135 [TEST] CPU read @0x125
76145 [L1] Cache hit: addr = 125, data = 25
76145 [TEST] CPU read @0x126
76155 [L1] Cache hit: addr = 126, data = 26
76155 [TEST] CPU read @0x127
76165 [L1] Cache hit: addr = 127, data = 27
76165 [TEST] CPU read @0x128
76175 [L1] Cache hit: addr = 128, data = 28
76175 [TEST] CPU read @0x129
76185 [L1] Cache hit: addr = 129, data = 29
76185 [TEST] CPU read @0x12a
76195 [L1] Cache hit: addr = 12a, data = 2a
76195 [TEST] CPU read @0x12b
76205 [L1] Cache hit: addr = 12b, data = 2b
76205 [TEST] CPU read @0x12c
76215 [L1] Cache hit: addr = 12c, data = 2c
76215 [TEST] CPU read @0x12d
76225 [L1] Cache hit: addr = 12d, data = 2d
76225 [TEST] CPU read @0x12e
76235 [L1] Cache hit: addr = 12e, data = 2e
76235 [TEST] CPU read @0x12f
76245 [L1] Cache hit: addr = 12f, data = 2f
76245 [TEST] CPU read @0x130
76255 [L1] Cache miss: addr = 130
76255 [TEST] CPU read @0x131
76275 [L2] Cache hit: addr = 130, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
76285 [L1] Cache Allocate: addr = 131 data = 2f2e2d2c2b2a29282726252423222120
76285 [L1] Cache hit from L2: addr = 131, data = 21
76285 [TEST] CPU read @0x132
76295 [L1] Cache hit: addr = 132, data = 22
76295 [TEST] CPU read @0x133
76305 [L1] Cache hit: addr = 133, data = 23
76305 [TEST] CPU read @0x134
76315 [L1] Cache hit: addr = 134, data = 24
76315 [TEST] CPU read @0x135
76325 [L1] Cache hit: addr = 135, data = 25
76325 [TEST] CPU read @0x136
76335 [L1] Cache hit: addr = 136, data = 26
76335 [TEST] CPU read @0x137
76345 [L1] Cache hit: addr = 137, data = 27
76345 [TEST] CPU read @0x138
76355 [L1] Cache hit: addr = 138, data = 28
76355 [TEST] CPU read @0x139
76365 [L1] Cache hit: addr = 139, data = 29
76365 [TEST] CPU read @0x13a
76375 [L1] Cache hit: addr = 13a, data = 2a
76375 [TEST] CPU read @0x13b
76385 [L1] Cache hit: addr = 13b, data = 2b
76385 [TEST] CPU read @0x13c
76395 [L1] Cache hit: addr = 13c, data = 2c
76395 [TEST] CPU read @0x13d
76405 [L1] Cache hit: addr = 13d, data = 2d
76405 [TEST] CPU read @0x13e
76415 [L1] Cache hit: addr = 13e, data = 2e
76415 [TEST] CPU read @0x13f
76425 [L1] Cache hit: addr = 13f, data = 2f
76425 [TEST] CPU read @0x140
76435 [L1] Cache miss: addr = 140
76435 [TEST] CPU read @0x141
76455 [L2] Cache hit: addr = 140, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
76465 [L1] Cache Allocate: addr = 141 data = 4f4e4d4c4b4a49484746454443424140
76465 [L1] Cache hit from L2: addr = 141, data = 41
76465 [TEST] CPU read @0x142
76475 [L1] Cache hit: addr = 142, data = 42
76475 [TEST] CPU read @0x143
76485 [L1] Cache hit: addr = 143, data = 43
76485 [TEST] CPU read @0x144
76495 [L1] Cache hit: addr = 144, data = 44
76495 [TEST] CPU read @0x145
76505 [L1] Cache hit: addr = 145, data = 45
76505 [TEST] CPU read @0x146
76515 [L1] Cache hit: addr = 146, data = 46
76515 [TEST] CPU read @0x147
76525 [L1] Cache hit: addr = 147, data = 47
76525 [TEST] CPU read @0x148
76535 [L1] Cache hit: addr = 148, data = 48
76535 [TEST] CPU read @0x149
76545 [L1] Cache hit: addr = 149, data = 49
76545 [TEST] CPU read @0x14a
76555 [L1] Cache hit: addr = 14a, data = 4a
76555 [TEST] CPU read @0x14b
76565 [L1] Cache hit: addr = 14b, data = 4b
76565 [TEST] CPU read @0x14c
76575 [L1] Cache hit: addr = 14c, data = 4c
76575 [TEST] CPU read @0x14d
76585 [L1] Cache hit: addr = 14d, data = 4d
76585 [TEST] CPU read @0x14e
76595 [L1] Cache hit: addr = 14e, data = 4e
76595 [TEST] CPU read @0x14f
76605 [L1] Cache hit: addr = 14f, data = 4f
76605 [TEST] CPU read @0x150
76615 [L1] Cache miss: addr = 150
76615 [TEST] CPU read @0x151
76635 [L2] Cache hit: addr = 150, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
76645 [L1] Cache Allocate: addr = 151 data = 4f4e4d4c4b4a49484746454443424140
76645 [L1] Cache hit from L2: addr = 151, data = 41
76645 [TEST] CPU read @0x152
76655 [L1] Cache hit: addr = 152, data = 42
76655 [TEST] CPU read @0x153
76665 [L1] Cache hit: addr = 153, data = 43
76665 [TEST] CPU read @0x154
76675 [L1] Cache hit: addr = 154, data = 44
76675 [TEST] CPU read @0x155
76685 [L1] Cache hit: addr = 155, data = 45
76685 [TEST] CPU read @0x156
76695 [L1] Cache hit: addr = 156, data = 46
76695 [TEST] CPU read @0x157
76705 [L1] Cache hit: addr = 157, data = 47
76705 [TEST] CPU read @0x158
76715 [L1] Cache hit: addr = 158, data = 48
76715 [TEST] CPU read @0x159
76725 [L1] Cache hit: addr = 159, data = 49
76725 [TEST] CPU read @0x15a
76735 [L1] Cache hit: addr = 15a, data = 4a
76735 [TEST] CPU read @0x15b
76745 [L1] Cache hit: addr = 15b, data = 4b
76745 [TEST] CPU read @0x15c
76755 [L1] Cache hit: addr = 15c, data = 4c
76755 [TEST] CPU read @0x15d
76765 [L1] Cache hit: addr = 15d, data = 4d
76765 [TEST] CPU read @0x15e
76775 [L1] Cache hit: addr = 15e, data = 4e
76775 [TEST] CPU read @0x15f
76785 [L1] Cache hit: addr = 15f, data = 4f
76785 [TEST] CPU read @0x160
76795 [L1] Cache miss: addr = 160
76795 [TEST] CPU read @0x161
76815 [L2] Cache hit: addr = 160, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
76825 [L1] Cache Allocate: addr = 161 data = 6f6e6d6c6b6a69686766656463626160
76825 [L1] Cache hit from L2: addr = 161, data = 61
76825 [TEST] CPU read @0x162
76835 [L1] Cache hit: addr = 162, data = 62
76835 [TEST] CPU read @0x163
76845 [L1] Cache hit: addr = 163, data = 63
76845 [TEST] CPU read @0x164
76855 [L1] Cache hit: addr = 164, data = 64
76855 [TEST] CPU read @0x165
76865 [L1] Cache hit: addr = 165, data = 65
76865 [TEST] CPU read @0x166
76875 [L1] Cache hit: addr = 166, data = 66
76875 [TEST] CPU read @0x167
76885 [L1] Cache hit: addr = 167, data = 67
76885 [TEST] CPU read @0x168
76895 [L1] Cache hit: addr = 168, data = 68
76895 [TEST] CPU read @0x169
76905 [L1] Cache hit: addr = 169, data = 69
76905 [TEST] CPU read @0x16a
76915 [L1] Cache hit: addr = 16a, data = 6a
76915 [TEST] CPU read @0x16b
76925 [L1] Cache hit: addr = 16b, data = 6b
76925 [TEST] CPU read @0x16c
76935 [L1] Cache hit: addr = 16c, data = 6c
76935 [TEST] CPU read @0x16d
76945 [L1] Cache hit: addr = 16d, data = 6d
76945 [TEST] CPU read @0x16e
76955 [L1] Cache hit: addr = 16e, data = 6e
76955 [TEST] CPU read @0x16f
76965 [L1] Cache hit: addr = 16f, data = 6f
76965 [TEST] CPU read @0x170
76975 [L1] Cache miss: addr = 170
76975 [TEST] CPU read @0x171
76995 [L2] Cache hit: addr = 170, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
77005 [L1] Cache Allocate: addr = 171 data = 6f6e6d6c6b6a69686766656463626160
77005 [L1] Cache hit from L2: addr = 171, data = 61
77005 [TEST] CPU read @0x172
77015 [L1] Cache hit: addr = 172, data = 62
77015 [TEST] CPU read @0x173
77025 [L1] Cache hit: addr = 173, data = 63
77025 [TEST] CPU read @0x174
77035 [L1] Cache hit: addr = 174, data = 64
77035 [TEST] CPU read @0x175
77045 [L1] Cache hit: addr = 175, data = 65
77045 [TEST] CPU read @0x176
77055 [L1] Cache hit: addr = 176, data = 66
77055 [TEST] CPU read @0x177
77065 [L1] Cache hit: addr = 177, data = 67
77065 [TEST] CPU read @0x178
77075 [L1] Cache hit: addr = 178, data = 68
77075 [TEST] CPU read @0x179
77085 [L1] Cache hit: addr = 179, data = 69
77085 [TEST] CPU read @0x17a
77095 [L1] Cache hit: addr = 17a, data = 6a
77095 [TEST] CPU read @0x17b
77105 [L1] Cache hit: addr = 17b, data = 6b
77105 [TEST] CPU read @0x17c
77115 [L1] Cache hit: addr = 17c, data = 6c
77115 [TEST] CPU read @0x17d
77125 [L1] Cache hit: addr = 17d, data = 6d
77125 [TEST] CPU read @0x17e
77135 [L1] Cache hit: addr = 17e, data = 6e
77135 [TEST] CPU read @0x17f
77145 [L1] Cache hit: addr = 17f, data = 6f
77145 [TEST] CPU read @0x180
77155 [L1] Cache miss: addr = 180
77155 [TEST] CPU read @0x181
77175 [L2] Cache hit: addr = 180, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
77185 [L1] Cache Allocate: addr = 181 data = 8f8e8d8c8b8a89888786858483828180
77185 [L1] Cache hit from L2: addr = 181, data = 81
77185 [TEST] CPU read @0x182
77195 [L1] Cache hit: addr = 182, data = 82
77195 [TEST] CPU read @0x183
77205 [L1] Cache hit: addr = 183, data = 83
77205 [TEST] CPU read @0x184
77215 [L1] Cache hit: addr = 184, data = 84
77215 [TEST] CPU read @0x185
77225 [L1] Cache hit: addr = 185, data = 85
77225 [TEST] CPU read @0x186
77235 [L1] Cache hit: addr = 186, data = 86
77235 [TEST] CPU read @0x187
77245 [L1] Cache hit: addr = 187, data = 87
77245 [TEST] CPU read @0x188
77255 [L1] Cache hit: addr = 188, data = 88
77255 [TEST] CPU read @0x189
77265 [L1] Cache hit: addr = 189, data = 89
77265 [TEST] CPU read @0x18a
77275 [L1] Cache hit: addr = 18a, data = 8a
77275 [TEST] CPU read @0x18b
77285 [L1] Cache hit: addr = 18b, data = 8b
77285 [TEST] CPU read @0x18c
77295 [L1] Cache hit: addr = 18c, data = 8c
77295 [TEST] CPU read @0x18d
77305 [L1] Cache hit: addr = 18d, data = 8d
77305 [TEST] CPU read @0x18e
77315 [L1] Cache hit: addr = 18e, data = 8e
77315 [TEST] CPU read @0x18f
77325 [L1] Cache hit: addr = 18f, data = 8f
77325 [TEST] CPU read @0x190
77335 [L1] Cache miss: addr = 190
77335 [TEST] CPU read @0x191
77355 [L2] Cache hit: addr = 190, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
77365 [L1] Cache Allocate: addr = 191 data = 8f8e8d8c8b8a89888786858483828180
77365 [L1] Cache hit from L2: addr = 191, data = 81
77365 [TEST] CPU read @0x192
77375 [L1] Cache hit: addr = 192, data = 82
77375 [TEST] CPU read @0x193
77385 [L1] Cache hit: addr = 193, data = 83
77385 [TEST] CPU read @0x194
77395 [L1] Cache hit: addr = 194, data = 84
77395 [TEST] CPU read @0x195
77405 [L1] Cache hit: addr = 195, data = 85
77405 [TEST] CPU read @0x196
77415 [L1] Cache hit: addr = 196, data = 86
77415 [TEST] CPU read @0x197
77425 [L1] Cache hit: addr = 197, data = 87
77425 [TEST] CPU read @0x198
77435 [L1] Cache hit: addr = 198, data = 88
77435 [TEST] CPU read @0x199
77445 [L1] Cache hit: addr = 199, data = 89
77445 [TEST] CPU read @0x19a
77455 [L1] Cache hit: addr = 19a, data = 8a
77455 [TEST] CPU read @0x19b
77465 [L1] Cache hit: addr = 19b, data = 8b
77465 [TEST] CPU read @0x19c
77475 [L1] Cache hit: addr = 19c, data = 8c
77475 [TEST] CPU read @0x19d
77485 [L1] Cache hit: addr = 19d, data = 8d
77485 [TEST] CPU read @0x19e
77495 [L1] Cache hit: addr = 19e, data = 8e
77495 [TEST] CPU read @0x19f
77505 [L1] Cache hit: addr = 19f, data = 8f
77505 [TEST] CPU read @0x1a0
77515 [L1] Cache miss: addr = 1a0
77515 [TEST] CPU read @0x1a1
77535 [L2] Cache hit: addr = 1a0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
77545 [L1] Cache Allocate: addr = 1a1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
77545 [L1] Cache hit from L2: addr = 1a1, data = a1
77545 [TEST] CPU read @0x1a2
77555 [L1] Cache hit: addr = 1a2, data = a2
77555 [TEST] CPU read @0x1a3
77565 [L1] Cache hit: addr = 1a3, data = a3
77565 [TEST] CPU read @0x1a4
77575 [L1] Cache hit: addr = 1a4, data = a4
77575 [TEST] CPU read @0x1a5
77585 [L1] Cache hit: addr = 1a5, data = a5
77585 [TEST] CPU read @0x1a6
77595 [L1] Cache hit: addr = 1a6, data = a6
77595 [TEST] CPU read @0x1a7
77605 [L1] Cache hit: addr = 1a7, data = a7
77605 [TEST] CPU read @0x1a8
77615 [L1] Cache hit: addr = 1a8, data = a8
77615 [TEST] CPU read @0x1a9
77625 [L1] Cache hit: addr = 1a9, data = a9
77625 [TEST] CPU read @0x1aa
77635 [L1] Cache hit: addr = 1aa, data = aa
77635 [TEST] CPU read @0x1ab
77645 [L1] Cache hit: addr = 1ab, data = ab
77645 [TEST] CPU read @0x1ac
77655 [L1] Cache hit: addr = 1ac, data = ac
77655 [TEST] CPU read @0x1ad
77665 [L1] Cache hit: addr = 1ad, data = ad
77665 [TEST] CPU read @0x1ae
77675 [L1] Cache hit: addr = 1ae, data = ae
77675 [TEST] CPU read @0x1af
77685 [L1] Cache hit: addr = 1af, data = af
77685 [TEST] CPU read @0x1b0
77695 [L1] Cache miss: addr = 1b0
77695 [TEST] CPU read @0x1b1
77715 [L2] Cache hit: addr = 1b0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
77725 [L1] Cache Allocate: addr = 1b1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
77725 [L1] Cache hit from L2: addr = 1b1, data = a1
77725 [TEST] CPU read @0x1b2
77735 [L1] Cache hit: addr = 1b2, data = a2
77735 [TEST] CPU read @0x1b3
77745 [L1] Cache hit: addr = 1b3, data = a3
77745 [TEST] CPU read @0x1b4
77755 [L1] Cache hit: addr = 1b4, data = a4
77755 [TEST] CPU read @0x1b5
77765 [L1] Cache hit: addr = 1b5, data = a5
77765 [TEST] CPU read @0x1b6
77775 [L1] Cache hit: addr = 1b6, data = a6
77775 [TEST] CPU read @0x1b7
77785 [L1] Cache hit: addr = 1b7, data = a7
77785 [TEST] CPU read @0x1b8
77795 [L1] Cache hit: addr = 1b8, data = a8
77795 [TEST] CPU read @0x1b9
77805 [L1] Cache hit: addr = 1b9, data = a9
77805 [TEST] CPU read @0x1ba
77815 [L1] Cache hit: addr = 1ba, data = aa
77815 [TEST] CPU read @0x1bb
77825 [L1] Cache hit: addr = 1bb, data = ab
77825 [TEST] CPU read @0x1bc
77835 [L1] Cache hit: addr = 1bc, data = ac
77835 [TEST] CPU read @0x1bd
77845 [L1] Cache hit: addr = 1bd, data = ad
77845 [TEST] CPU read @0x1be
77855 [L1] Cache hit: addr = 1be, data = ae
77855 [TEST] CPU read @0x1bf
77865 [L1] Cache hit: addr = 1bf, data = af
77865 [TEST] CPU read @0x1c0
77875 [L1] Cache miss: addr = 1c0
77875 [TEST] CPU read @0x1c1
77895 [L2] Cache hit: addr = 1c0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
77905 [L1] Cache Allocate: addr = 1c1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
77905 [L1] Cache hit from L2: addr = 1c1, data = c1
77905 [TEST] CPU read @0x1c2
77915 [L1] Cache hit: addr = 1c2, data = c2
77915 [TEST] CPU read @0x1c3
77925 [L1] Cache hit: addr = 1c3, data = c3
77925 [TEST] CPU read @0x1c4
77935 [L1] Cache hit: addr = 1c4, data = c4
77935 [TEST] CPU read @0x1c5
77945 [L1] Cache hit: addr = 1c5, data = c5
77945 [TEST] CPU read @0x1c6
77955 [L1] Cache hit: addr = 1c6, data = c6
77955 [TEST] CPU read @0x1c7
77965 [L1] Cache hit: addr = 1c7, data = c7
77965 [TEST] CPU read @0x1c8
77975 [L1] Cache hit: addr = 1c8, data = c8
77975 [TEST] CPU read @0x1c9
77985 [L1] Cache hit: addr = 1c9, data = c9
77985 [TEST] CPU read @0x1ca
77995 [L1] Cache hit: addr = 1ca, data = ca
77995 [TEST] CPU read @0x1cb
78005 [L1] Cache hit: addr = 1cb, data = cb
78005 [TEST] CPU read @0x1cc
78015 [L1] Cache hit: addr = 1cc, data = cc
78015 [TEST] CPU read @0x1cd
78025 [L1] Cache hit: addr = 1cd, data = cd
78025 [TEST] CPU read @0x1ce
78035 [L1] Cache hit: addr = 1ce, data = ce
78035 [TEST] CPU read @0x1cf
78045 [L1] Cache hit: addr = 1cf, data = cf
78045 [TEST] CPU read @0x1d0
78055 [L1] Cache miss: addr = 1d0
78055 [TEST] CPU read @0x1d1
78075 [L2] Cache hit: addr = 1d0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
78085 [L1] Cache Allocate: addr = 1d1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
78085 [L1] Cache hit from L2: addr = 1d1, data = c1
78085 [TEST] CPU read @0x1d2
78095 [L1] Cache hit: addr = 1d2, data = c2
78095 [TEST] CPU read @0x1d3
78105 [L1] Cache hit: addr = 1d3, data = c3
78105 [TEST] CPU read @0x1d4
78115 [L1] Cache hit: addr = 1d4, data = c4
78115 [TEST] CPU read @0x1d5
78125 [L1] Cache hit: addr = 1d5, data = c5
78125 [TEST] CPU read @0x1d6
78135 [L1] Cache hit: addr = 1d6, data = c6
78135 [TEST] CPU read @0x1d7
78145 [L1] Cache hit: addr = 1d7, data = c7
78145 [TEST] CPU read @0x1d8
78155 [L1] Cache hit: addr = 1d8, data = c8
78155 [TEST] CPU read @0x1d9
78165 [L1] Cache hit: addr = 1d9, data = c9
78165 [TEST] CPU read @0x1da
78175 [L1] Cache hit: addr = 1da, data = ca
78175 [TEST] CPU read @0x1db
78185 [L1] Cache hit: addr = 1db, data = cb
78185 [TEST] CPU read @0x1dc
78195 [L1] Cache hit: addr = 1dc, data = cc
78195 [TEST] CPU read @0x1dd
78205 [L1] Cache hit: addr = 1dd, data = cd
78205 [TEST] CPU read @0x1de
78215 [L1] Cache hit: addr = 1de, data = ce
78215 [TEST] CPU read @0x1df
78225 [L1] Cache hit: addr = 1df, data = cf
78225 [TEST] CPU read @0x1e0
78235 [L1] Cache miss: addr = 1e0
78235 [TEST] CPU read @0x1e1
78255 [L2] Cache hit: addr = 1e0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
78265 [L1] Cache Allocate: addr = 1e1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
78265 [L1] Cache hit from L2: addr = 1e1, data = e1
78265 [TEST] CPU read @0x1e2
78275 [L1] Cache hit: addr = 1e2, data = e2
78275 [TEST] CPU read @0x1e3
78285 [L1] Cache hit: addr = 1e3, data = e3
78285 [TEST] CPU read @0x1e4
78295 [L1] Cache hit: addr = 1e4, data = e4
78295 [TEST] CPU read @0x1e5
78305 [L1] Cache hit: addr = 1e5, data = e5
78305 [TEST] CPU read @0x1e6
78315 [L1] Cache hit: addr = 1e6, data = e6
78315 [TEST] CPU read @0x1e7
78325 [L1] Cache hit: addr = 1e7, data = e7
78325 [TEST] CPU read @0x1e8
78335 [L1] Cache hit: addr = 1e8, data = e8
78335 [TEST] CPU read @0x1e9
78345 [L1] Cache hit: addr = 1e9, data = e9
78345 [TEST] CPU read @0x1ea
78355 [L1] Cache hit: addr = 1ea, data = ea
78355 [TEST] CPU read @0x1eb
78365 [L1] Cache hit: addr = 1eb, data = eb
78365 [TEST] CPU read @0x1ec
78375 [L1] Cache hit: addr = 1ec, data = ec
78375 [TEST] CPU read @0x1ed
78385 [L1] Cache hit: addr = 1ed, data = ed
78385 [TEST] CPU read @0x1ee
78395 [L1] Cache hit: addr = 1ee, data = ee
78395 [TEST] CPU read @0x1ef
78405 [L1] Cache hit: addr = 1ef, data = ef
78405 [TEST] CPU read @0x1f0
78415 [L1] Cache miss: addr = 1f0
78415 [TEST] CPU read @0x1f1
78435 [L2] Cache hit: addr = 1f0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
78445 [L1] Cache Allocate: addr = 1f1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
78445 [L1] Cache hit from L2: addr = 1f1, data = e1
78445 [TEST] CPU read @0x1f2
78455 [L1] Cache hit: addr = 1f2, data = e2
78455 [TEST] CPU read @0x1f3
78465 [L1] Cache hit: addr = 1f3, data = e3
78465 [TEST] CPU read @0x1f4
78475 [L1] Cache hit: addr = 1f4, data = e4
78475 [TEST] CPU read @0x1f5
78485 [L1] Cache hit: addr = 1f5, data = e5
78485 [TEST] CPU read @0x1f6
78495 [L1] Cache hit: addr = 1f6, data = e6
78495 [TEST] CPU read @0x1f7
78505 [L1] Cache hit: addr = 1f7, data = e7
78505 [TEST] CPU read @0x1f8
78515 [L1] Cache hit: addr = 1f8, data = e8
78515 [TEST] CPU read @0x1f9
78525 [L1] Cache hit: addr = 1f9, data = e9
78525 [TEST] CPU read @0x1fa
78535 [L1] Cache hit: addr = 1fa, data = ea
78535 [TEST] CPU read @0x1fb
78545 [L1] Cache hit: addr = 1fb, data = eb
78545 [TEST] CPU read @0x1fc
78555 [L1] Cache hit: addr = 1fc, data = ec
78555 [TEST] CPU read @0x1fd
78565 [L1] Cache hit: addr = 1fd, data = ed
78565 [TEST] CPU read @0x1fe
78575 [L1] Cache hit: addr = 1fe, data = ee
78575 [TEST] CPU read @0x1ff
78585 [L1] Cache hit: addr = 1ff, data = ef
78585 [TEST] CPU read @0x200
78595 [L1] Cache miss: addr = 200
78595 [TEST] CPU read @0x201
78615 [L2] Cache miss: addr = 200
78625 [MEM] Mem hit: addr = 200, data = 00
78635 [L2] Cache Allocate: addr = 200 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
78645 [L1] Cache Allocate: addr = 201 data = 0f0e0d0c0b0a09080706050403020100
78645 [L1] Cache hit from L2: addr = 201, data = 01
78645 [TEST] CPU read @0x202
78655 [L1] Cache hit: addr = 202, data = 02
78655 [TEST] CPU read @0x203
78665 [L1] Cache hit: addr = 203, data = 03
78665 [TEST] CPU read @0x204
78675 [L1] Cache hit: addr = 204, data = 04
78675 [TEST] CPU read @0x205
78685 [L1] Cache hit: addr = 205, data = 05
78685 [TEST] CPU read @0x206
78695 [L1] Cache hit: addr = 206, data = 06
78695 [TEST] CPU read @0x207
78705 [L1] Cache hit: addr = 207, data = 07
78705 [TEST] CPU read @0x208
78715 [L1] Cache hit: addr = 208, data = 08
78715 [TEST] CPU read @0x209
78725 [L1] Cache hit: addr = 209, data = 09
78725 [TEST] CPU read @0x20a
78735 [L1] Cache hit: addr = 20a, data = 0a
78735 [TEST] CPU read @0x20b
78745 [L1] Cache hit: addr = 20b, data = 0b
78745 [TEST] CPU read @0x20c
78755 [L1] Cache hit: addr = 20c, data = 0c
78755 [TEST] CPU read @0x20d
78765 [L1] Cache hit: addr = 20d, data = 0d
78765 [TEST] CPU read @0x20e
78775 [L1] Cache hit: addr = 20e, data = 0e
78775 [TEST] CPU read @0x20f
78785 [L1] Cache hit: addr = 20f, data = 0f
78785 [TEST] CPU read @0x210
78795 [L1] Cache miss: addr = 210
78795 [TEST] CPU read @0x211
78815 [L2] Cache hit: addr = 210, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
78825 [L1] Cache Allocate: addr = 211 data = 0f0e0d0c0b0a09080706050403020100
78825 [L1] Cache hit from L2: addr = 211, data = 01
78825 [TEST] CPU read @0x212
78835 [L1] Cache hit: addr = 212, data = 02
78835 [TEST] CPU read @0x213
78845 [L1] Cache hit: addr = 213, data = 03
78845 [TEST] CPU read @0x214
78855 [L1] Cache hit: addr = 214, data = 04
78855 [TEST] CPU read @0x215
78865 [L1] Cache hit: addr = 215, data = 05
78865 [TEST] CPU read @0x216
78875 [L1] Cache hit: addr = 216, data = 06
78875 [TEST] CPU read @0x217
78885 [L1] Cache hit: addr = 217, data = 07
78885 [TEST] CPU read @0x218
78895 [L1] Cache hit: addr = 218, data = 08
78895 [TEST] CPU read @0x219
78905 [L1] Cache hit: addr = 219, data = 09
78905 [TEST] CPU read @0x21a
78915 [L1] Cache hit: addr = 21a, data = 0a
78915 [TEST] CPU read @0x21b
78925 [L1] Cache hit: addr = 21b, data = 0b
78925 [TEST] CPU read @0x21c
78935 [L1] Cache hit: addr = 21c, data = 0c
78935 [TEST] CPU read @0x21d
78945 [L1] Cache hit: addr = 21d, data = 0d
78945 [TEST] CPU read @0x21e
78955 [L1] Cache hit: addr = 21e, data = 0e
78955 [TEST] CPU read @0x21f
78965 [L1] Cache hit: addr = 21f, data = 0f
78965 [TEST] CPU read @0x220
78975 [L1] Cache miss: addr = 220
78975 [TEST] CPU read @0x221
78995 [L2] Cache miss: addr = 220
79005 [MEM] Mem hit: addr = 220, data = 20
79015 [L2] Cache Allocate: addr = 220 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
79025 [L1] Cache Allocate: addr = 221 data = 2f2e2d2c2b2a29282726252423222120
79025 [L1] Cache hit from L2: addr = 221, data = 21
79025 [TEST] CPU read @0x222
79035 [L1] Cache hit: addr = 222, data = 22
79035 [TEST] CPU read @0x223
79045 [L1] Cache hit: addr = 223, data = 23
79045 [TEST] CPU read @0x224
79055 [L1] Cache hit: addr = 224, data = 24
79055 [TEST] CPU read @0x225
79065 [L1] Cache hit: addr = 225, data = 25
79065 [TEST] CPU read @0x226
79075 [L1] Cache hit: addr = 226, data = 26
79075 [TEST] CPU read @0x227
79085 [L1] Cache hit: addr = 227, data = 27
79085 [TEST] CPU read @0x228
79095 [L1] Cache hit: addr = 228, data = 28
79095 [TEST] CPU read @0x229
79105 [L1] Cache hit: addr = 229, data = 29
79105 [TEST] CPU read @0x22a
79115 [L1] Cache hit: addr = 22a, data = 2a
79115 [TEST] CPU read @0x22b
79125 [L1] Cache hit: addr = 22b, data = 2b
79125 [TEST] CPU read @0x22c
79135 [L1] Cache hit: addr = 22c, data = 2c
79135 [TEST] CPU read @0x22d
79145 [L1] Cache hit: addr = 22d, data = 2d
79145 [TEST] CPU read @0x22e
79155 [L1] Cache hit: addr = 22e, data = 2e
79155 [TEST] CPU read @0x22f
79165 [L1] Cache hit: addr = 22f, data = 2f
79165 [TEST] CPU read @0x230
79175 [L1] Cache miss: addr = 230
79175 [TEST] CPU read @0x231
79195 [L2] Cache hit: addr = 230, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
79205 [L1] Cache Allocate: addr = 231 data = 2f2e2d2c2b2a29282726252423222120
79205 [L1] Cache hit from L2: addr = 231, data = 21
79205 [TEST] CPU read @0x232
79215 [L1] Cache hit: addr = 232, data = 22
79215 [TEST] CPU read @0x233
79225 [L1] Cache hit: addr = 233, data = 23
79225 [TEST] CPU read @0x234
79235 [L1] Cache hit: addr = 234, data = 24
79235 [TEST] CPU read @0x235
79245 [L1] Cache hit: addr = 235, data = 25
79245 [TEST] CPU read @0x236
79255 [L1] Cache hit: addr = 236, data = 26
79255 [TEST] CPU read @0x237
79265 [L1] Cache hit: addr = 237, data = 27
79265 [TEST] CPU read @0x238
79275 [L1] Cache hit: addr = 238, data = 28
79275 [TEST] CPU read @0x239
79285 [L1] Cache hit: addr = 239, data = 29
79285 [TEST] CPU read @0x23a
79295 [L1] Cache hit: addr = 23a, data = 2a
79295 [TEST] CPU read @0x23b
79305 [L1] Cache hit: addr = 23b, data = 2b
79305 [TEST] CPU read @0x23c
79315 [L1] Cache hit: addr = 23c, data = 2c
79315 [TEST] CPU read @0x23d
79325 [L1] Cache hit: addr = 23d, data = 2d
79325 [TEST] CPU read @0x23e
79335 [L1] Cache hit: addr = 23e, data = 2e
79335 [TEST] CPU read @0x23f
79345 [L1] Cache hit: addr = 23f, data = 2f
79345 [TEST] CPU read @0x240
79355 [L1] Cache miss: addr = 240
79355 [TEST] CPU read @0x241
79375 [L2] Cache miss: addr = 240
79385 [MEM] Mem hit: addr = 240, data = 40
79395 [L2] Cache Allocate: addr = 240 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
79405 [L1] Cache Allocate: addr = 241 data = 4f4e4d4c4b4a49484746454443424140
79405 [L1] Cache hit from L2: addr = 241, data = 41
79405 [TEST] CPU read @0x242
79415 [L1] Cache hit: addr = 242, data = 42
79415 [TEST] CPU read @0x243
79425 [L1] Cache hit: addr = 243, data = 43
79425 [TEST] CPU read @0x244
79435 [L1] Cache hit: addr = 244, data = 44
79435 [TEST] CPU read @0x245
79445 [L1] Cache hit: addr = 245, data = 45
79445 [TEST] CPU read @0x246
79455 [L1] Cache hit: addr = 246, data = 46
79455 [TEST] CPU read @0x247
79465 [L1] Cache hit: addr = 247, data = 47
79465 [TEST] CPU read @0x248
79475 [L1] Cache hit: addr = 248, data = 48
79475 [TEST] CPU read @0x249
79485 [L1] Cache hit: addr = 249, data = 49
79485 [TEST] CPU read @0x24a
79495 [L1] Cache hit: addr = 24a, data = 4a
79495 [TEST] CPU read @0x24b
79505 [L1] Cache hit: addr = 24b, data = 4b
79505 [TEST] CPU read @0x24c
79515 [L1] Cache hit: addr = 24c, data = 4c
79515 [TEST] CPU read @0x24d
79525 [L1] Cache hit: addr = 24d, data = 4d
79525 [TEST] CPU read @0x24e
79535 [L1] Cache hit: addr = 24e, data = 4e
79535 [TEST] CPU read @0x24f
79545 [L1] Cache hit: addr = 24f, data = 4f
79545 [TEST] CPU read @0x250
79555 [L1] Cache miss: addr = 250
79555 [TEST] CPU read @0x251
79575 [L2] Cache hit: addr = 250, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
79585 [L1] Cache Allocate: addr = 251 data = 4f4e4d4c4b4a49484746454443424140
79585 [L1] Cache hit from L2: addr = 251, data = 41
79585 [TEST] CPU read @0x252
79595 [L1] Cache hit: addr = 252, data = 42
79595 [TEST] CPU read @0x253
79605 [L1] Cache hit: addr = 253, data = 43
79605 [TEST] CPU read @0x254
79615 [L1] Cache hit: addr = 254, data = 44
79615 [TEST] CPU read @0x255
79625 [L1] Cache hit: addr = 255, data = 45
79625 [TEST] CPU read @0x256
79635 [L1] Cache hit: addr = 256, data = 46
79635 [TEST] CPU read @0x257
79645 [L1] Cache hit: addr = 257, data = 47
79645 [TEST] CPU read @0x258
79655 [L1] Cache hit: addr = 258, data = 48
79655 [TEST] CPU read @0x259
79665 [L1] Cache hit: addr = 259, data = 49
79665 [TEST] CPU read @0x25a
79675 [L1] Cache hit: addr = 25a, data = 4a
79675 [TEST] CPU read @0x25b
79685 [L1] Cache hit: addr = 25b, data = 4b
79685 [TEST] CPU read @0x25c
79695 [L1] Cache hit: addr = 25c, data = 4c
79695 [TEST] CPU read @0x25d
79705 [L1] Cache hit: addr = 25d, data = 4d
79705 [TEST] CPU read @0x25e
79715 [L1] Cache hit: addr = 25e, data = 4e
79715 [TEST] CPU read @0x25f
79725 [L1] Cache hit: addr = 25f, data = 4f
79725 [TEST] CPU read @0x260
79735 [L1] Cache miss: addr = 260
79735 [TEST] CPU read @0x261
79755 [L2] Cache miss: addr = 260
79765 [MEM] Mem hit: addr = 260, data = 60
79775 [L2] Cache Allocate: addr = 260 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
79785 [L1] Cache Allocate: addr = 261 data = 6f6e6d6c6b6a69686766656463626160
79785 [L1] Cache hit from L2: addr = 261, data = 61
79785 [TEST] CPU read @0x262
79795 [L1] Cache hit: addr = 262, data = 62
79795 [TEST] CPU read @0x263
79805 [L1] Cache hit: addr = 263, data = 63
79805 [TEST] CPU read @0x264
79815 [L1] Cache hit: addr = 264, data = 64
79815 [TEST] CPU read @0x265
79825 [L1] Cache hit: addr = 265, data = 65
79825 [TEST] CPU read @0x266
79835 [L1] Cache hit: addr = 266, data = 66
79835 [TEST] CPU read @0x267
79845 [L1] Cache hit: addr = 267, data = 67
79845 [TEST] CPU read @0x268
79855 [L1] Cache hit: addr = 268, data = 68
79855 [TEST] CPU read @0x269
79865 [L1] Cache hit: addr = 269, data = 69
79865 [TEST] CPU read @0x26a
79875 [L1] Cache hit: addr = 26a, data = 6a
79875 [TEST] CPU read @0x26b
79885 [L1] Cache hit: addr = 26b, data = 6b
79885 [TEST] CPU read @0x26c
79895 [L1] Cache hit: addr = 26c, data = 6c
79895 [TEST] CPU read @0x26d
79905 [L1] Cache hit: addr = 26d, data = 6d
79905 [TEST] CPU read @0x26e
79915 [L1] Cache hit: addr = 26e, data = 6e
79915 [TEST] CPU read @0x26f
79925 [L1] Cache hit: addr = 26f, data = 6f
79925 [TEST] CPU read @0x270
79935 [L1] Cache miss: addr = 270
79935 [TEST] CPU read @0x271
79955 [L2] Cache hit: addr = 270, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
79965 [L1] Cache Allocate: addr = 271 data = 6f6e6d6c6b6a69686766656463626160
79965 [L1] Cache hit from L2: addr = 271, data = 61
79965 [TEST] CPU read @0x272
79975 [L1] Cache hit: addr = 272, data = 62
79975 [TEST] CPU read @0x273
79985 [L1] Cache hit: addr = 273, data = 63
79985 [TEST] CPU read @0x274
79995 [L1] Cache hit: addr = 274, data = 64
79995 [TEST] CPU read @0x275
80005 [L1] Cache hit: addr = 275, data = 65
80005 [TEST] CPU read @0x276
80015 [L1] Cache hit: addr = 276, data = 66
80015 [TEST] CPU read @0x277
80025 [L1] Cache hit: addr = 277, data = 67
80025 [TEST] CPU read @0x278
80035 [L1] Cache hit: addr = 278, data = 68
80035 [TEST] CPU read @0x279
80045 [L1] Cache hit: addr = 279, data = 69
80045 [TEST] CPU read @0x27a
80055 [L1] Cache hit: addr = 27a, data = 6a
80055 [TEST] CPU read @0x27b
80065 [L1] Cache hit: addr = 27b, data = 6b
80065 [TEST] CPU read @0x27c
80075 [L1] Cache hit: addr = 27c, data = 6c
80075 [TEST] CPU read @0x27d
80085 [L1] Cache hit: addr = 27d, data = 6d
80085 [TEST] CPU read @0x27e
80095 [L1] Cache hit: addr = 27e, data = 6e
80095 [TEST] CPU read @0x27f
80105 [L1] Cache hit: addr = 27f, data = 6f
80105 [TEST] CPU read @0x280
80115 [L1] Cache miss: addr = 280
80115 [TEST] CPU read @0x281
80135 [L2] Cache miss: addr = 280
80145 [MEM] Mem hit: addr = 280, data = 80
80155 [L2] Cache Allocate: addr = 280 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
80165 [L1] Cache Allocate: addr = 281 data = 8f8e8d8c8b8a89888786858483828180
80165 [L1] Cache hit from L2: addr = 281, data = 81
80165 [TEST] CPU read @0x282
80175 [L1] Cache hit: addr = 282, data = 82
80175 [TEST] CPU read @0x283
80185 [L1] Cache hit: addr = 283, data = 83
80185 [TEST] CPU read @0x284
80195 [L1] Cache hit: addr = 284, data = 84
80195 [TEST] CPU read @0x285
80205 [L1] Cache hit: addr = 285, data = 85
80205 [TEST] CPU read @0x286
80215 [L1] Cache hit: addr = 286, data = 86
80215 [TEST] CPU read @0x287
80225 [L1] Cache hit: addr = 287, data = 87
80225 [TEST] CPU read @0x288
80235 [L1] Cache hit: addr = 288, data = 88
80235 [TEST] CPU read @0x289
80245 [L1] Cache hit: addr = 289, data = 89
80245 [TEST] CPU read @0x28a
80255 [L1] Cache hit: addr = 28a, data = 8a
80255 [TEST] CPU read @0x28b
80265 [L1] Cache hit: addr = 28b, data = 8b
80265 [TEST] CPU read @0x28c
80275 [L1] Cache hit: addr = 28c, data = 8c
80275 [TEST] CPU read @0x28d
80285 [L1] Cache hit: addr = 28d, data = 8d
80285 [TEST] CPU read @0x28e
80295 [L1] Cache hit: addr = 28e, data = 8e
80295 [TEST] CPU read @0x28f
80305 [L1] Cache hit: addr = 28f, data = 8f
80305 [TEST] CPU read @0x290
80315 [L1] Cache miss: addr = 290
80315 [TEST] CPU read @0x291
80335 [L2] Cache hit: addr = 290, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
80345 [L1] Cache Allocate: addr = 291 data = 8f8e8d8c8b8a89888786858483828180
80345 [L1] Cache hit from L2: addr = 291, data = 81
80345 [TEST] CPU read @0x292
80355 [L1] Cache hit: addr = 292, data = 82
80355 [TEST] CPU read @0x293
80365 [L1] Cache hit: addr = 293, data = 83
80365 [TEST] CPU read @0x294
80375 [L1] Cache hit: addr = 294, data = 84
80375 [TEST] CPU read @0x295
80385 [L1] Cache hit: addr = 295, data = 85
80385 [TEST] CPU read @0x296
80395 [L1] Cache hit: addr = 296, data = 86
80395 [TEST] CPU read @0x297
80405 [L1] Cache hit: addr = 297, data = 87
80405 [TEST] CPU read @0x298
80415 [L1] Cache hit: addr = 298, data = 88
80415 [TEST] CPU read @0x299
80425 [L1] Cache hit: addr = 299, data = 89
80425 [TEST] CPU read @0x29a
80435 [L1] Cache hit: addr = 29a, data = 8a
80435 [TEST] CPU read @0x29b
80445 [L1] Cache hit: addr = 29b, data = 8b
80445 [TEST] CPU read @0x29c
80455 [L1] Cache hit: addr = 29c, data = 8c
80455 [TEST] CPU read @0x29d
80465 [L1] Cache hit: addr = 29d, data = 8d
80465 [TEST] CPU read @0x29e
80475 [L1] Cache hit: addr = 29e, data = 8e
80475 [TEST] CPU read @0x29f
80485 [L1] Cache hit: addr = 29f, data = 8f
80485 [TEST] CPU read @0x2a0
80495 [L1] Cache miss: addr = 2a0
80495 [TEST] CPU read @0x2a1
80515 [L2] Cache miss: addr = 2a0
80525 [MEM] Mem hit: addr = 2a0, data = a0
80535 [L2] Cache Allocate: addr = 2a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
80545 [L1] Cache Allocate: addr = 2a1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
80545 [L1] Cache hit from L2: addr = 2a1, data = a1
80545 [TEST] CPU read @0x2a2
80555 [L1] Cache hit: addr = 2a2, data = a2
80555 [TEST] CPU read @0x2a3
80565 [L1] Cache hit: addr = 2a3, data = a3
80565 [TEST] CPU read @0x2a4
80575 [L1] Cache hit: addr = 2a4, data = a4
80575 [TEST] CPU read @0x2a5
80585 [L1] Cache hit: addr = 2a5, data = a5
80585 [TEST] CPU read @0x2a6
80595 [L1] Cache hit: addr = 2a6, data = a6
80595 [TEST] CPU read @0x2a7
80605 [L1] Cache hit: addr = 2a7, data = a7
80605 [TEST] CPU read @0x2a8
80615 [L1] Cache hit: addr = 2a8, data = a8
80615 [TEST] CPU read @0x2a9
80625 [L1] Cache hit: addr = 2a9, data = a9
80625 [TEST] CPU read @0x2aa
80635 [L1] Cache hit: addr = 2aa, data = aa
80635 [TEST] CPU read @0x2ab
80645 [L1] Cache hit: addr = 2ab, data = ab
80645 [TEST] CPU read @0x2ac
80655 [L1] Cache hit: addr = 2ac, data = ac
80655 [TEST] CPU read @0x2ad
80665 [L1] Cache hit: addr = 2ad, data = ad
80665 [TEST] CPU read @0x2ae
80675 [L1] Cache hit: addr = 2ae, data = ae
80675 [TEST] CPU read @0x2af
80685 [L1] Cache hit: addr = 2af, data = af
80685 [TEST] CPU read @0x2b0
80695 [L1] Cache miss: addr = 2b0
80695 [TEST] CPU read @0x2b1
80715 [L2] Cache hit: addr = 2b0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
80725 [L1] Cache Allocate: addr = 2b1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
80725 [L1] Cache hit from L2: addr = 2b1, data = a1
80725 [TEST] CPU read @0x2b2
80735 [L1] Cache hit: addr = 2b2, data = a2
80735 [TEST] CPU read @0x2b3
80745 [L1] Cache hit: addr = 2b3, data = a3
80745 [TEST] CPU read @0x2b4
80755 [L1] Cache hit: addr = 2b4, data = a4
80755 [TEST] CPU read @0x2b5
80765 [L1] Cache hit: addr = 2b5, data = a5
80765 [TEST] CPU read @0x2b6
80775 [L1] Cache hit: addr = 2b6, data = a6
80775 [TEST] CPU read @0x2b7
80785 [L1] Cache hit: addr = 2b7, data = a7
80785 [TEST] CPU read @0x2b8
80795 [L1] Cache hit: addr = 2b8, data = a8
80795 [TEST] CPU read @0x2b9
80805 [L1] Cache hit: addr = 2b9, data = a9
80805 [TEST] CPU read @0x2ba
80815 [L1] Cache hit: addr = 2ba, data = aa
80815 [TEST] CPU read @0x2bb
80825 [L1] Cache hit: addr = 2bb, data = ab
80825 [TEST] CPU read @0x2bc
80835 [L1] Cache hit: addr = 2bc, data = ac
80835 [TEST] CPU read @0x2bd
80845 [L1] Cache hit: addr = 2bd, data = ad
80845 [TEST] CPU read @0x2be
80855 [L1] Cache hit: addr = 2be, data = ae
80855 [TEST] CPU read @0x2bf
80865 [L1] Cache hit: addr = 2bf, data = af
80865 [TEST] CPU read @0x2c0
80875 [L1] Cache miss: addr = 2c0
80875 [TEST] CPU read @0x2c1
80895 [L2] Cache miss: addr = 2c0
80905 [MEM] Mem hit: addr = 2c0, data = c0
80915 [L2] Cache Allocate: addr = 2c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
80925 [L1] Cache Allocate: addr = 2c1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
80925 [L1] Cache hit from L2: addr = 2c1, data = c1
80925 [TEST] CPU read @0x2c2
80935 [L1] Cache hit: addr = 2c2, data = c2
80935 [TEST] CPU read @0x2c3
80945 [L1] Cache hit: addr = 2c3, data = c3
80945 [TEST] CPU read @0x2c4
80955 [L1] Cache hit: addr = 2c4, data = c4
80955 [TEST] CPU read @0x2c5
80965 [L1] Cache hit: addr = 2c5, data = c5
80965 [TEST] CPU read @0x2c6
80975 [L1] Cache hit: addr = 2c6, data = c6
80975 [TEST] CPU read @0x2c7
80985 [L1] Cache hit: addr = 2c7, data = c7
80985 [TEST] CPU read @0x2c8
80995 [L1] Cache hit: addr = 2c8, data = c8
80995 [TEST] CPU read @0x2c9
81005 [L1] Cache hit: addr = 2c9, data = c9
81005 [TEST] CPU read @0x2ca
81015 [L1] Cache hit: addr = 2ca, data = ca
81015 [TEST] CPU read @0x2cb
81025 [L1] Cache hit: addr = 2cb, data = cb
81025 [TEST] CPU read @0x2cc
81035 [L1] Cache hit: addr = 2cc, data = cc
81035 [TEST] CPU read @0x2cd
81045 [L1] Cache hit: addr = 2cd, data = cd
81045 [TEST] CPU read @0x2ce
81055 [L1] Cache hit: addr = 2ce, data = ce
81055 [TEST] CPU read @0x2cf
81065 [L1] Cache hit: addr = 2cf, data = cf
81065 [TEST] CPU read @0x2d0
81075 [L1] Cache miss: addr = 2d0
81075 [TEST] CPU read @0x2d1
81095 [L2] Cache hit: addr = 2d0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
81105 [L1] Cache Allocate: addr = 2d1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
81105 [L1] Cache hit from L2: addr = 2d1, data = c1
81105 [TEST] CPU read @0x2d2
81115 [L1] Cache hit: addr = 2d2, data = c2
81115 [TEST] CPU read @0x2d3
81125 [L1] Cache hit: addr = 2d3, data = c3
81125 [TEST] CPU read @0x2d4
81135 [L1] Cache hit: addr = 2d4, data = c4
81135 [TEST] CPU read @0x2d5
81145 [L1] Cache hit: addr = 2d5, data = c5
81145 [TEST] CPU read @0x2d6
81155 [L1] Cache hit: addr = 2d6, data = c6
81155 [TEST] CPU read @0x2d7
81165 [L1] Cache hit: addr = 2d7, data = c7
81165 [TEST] CPU read @0x2d8
81175 [L1] Cache hit: addr = 2d8, data = c8
81175 [TEST] CPU read @0x2d9
81185 [L1] Cache hit: addr = 2d9, data = c9
81185 [TEST] CPU read @0x2da
81195 [L1] Cache hit: addr = 2da, data = ca
81195 [TEST] CPU read @0x2db
81205 [L1] Cache hit: addr = 2db, data = cb
81205 [TEST] CPU read @0x2dc
81215 [L1] Cache hit: addr = 2dc, data = cc
81215 [TEST] CPU read @0x2dd
81225 [L1] Cache hit: addr = 2dd, data = cd
81225 [TEST] CPU read @0x2de
81235 [L1] Cache hit: addr = 2de, data = ce
81235 [TEST] CPU read @0x2df
81245 [L1] Cache hit: addr = 2df, data = cf
81245 [TEST] CPU read @0x2e0
81255 [L1] Cache miss: addr = 2e0
81255 [TEST] CPU read @0x2e1
81275 [L2] Cache miss: addr = 2e0
81285 [MEM] Mem hit: addr = 2e0, data = e0
81295 [L2] Cache Allocate: addr = 2e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
81305 [L1] Cache Allocate: addr = 2e1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
81305 [L1] Cache hit from L2: addr = 2e1, data = e1
81305 [TEST] CPU read @0x2e2
81315 [L1] Cache hit: addr = 2e2, data = e2
81315 [TEST] CPU read @0x2e3
81325 [L1] Cache hit: addr = 2e3, data = e3
81325 [TEST] CPU read @0x2e4
81335 [L1] Cache hit: addr = 2e4, data = e4
81335 [TEST] CPU read @0x2e5
81345 [L1] Cache hit: addr = 2e5, data = e5
81345 [TEST] CPU read @0x2e6
81355 [L1] Cache hit: addr = 2e6, data = e6
81355 [TEST] CPU read @0x2e7
81365 [L1] Cache hit: addr = 2e7, data = e7
81365 [TEST] CPU read @0x2e8
81375 [L1] Cache hit: addr = 2e8, data = e8
81375 [TEST] CPU read @0x2e9
81385 [L1] Cache hit: addr = 2e9, data = e9
81385 [TEST] CPU read @0x2ea
81395 [L1] Cache hit: addr = 2ea, data = ea
81395 [TEST] CPU read @0x2eb
81405 [L1] Cache hit: addr = 2eb, data = eb
81405 [TEST] CPU read @0x2ec
81415 [L1] Cache hit: addr = 2ec, data = ec
81415 [TEST] CPU read @0x2ed
81425 [L1] Cache hit: addr = 2ed, data = ed
81425 [TEST] CPU read @0x2ee
81435 [L1] Cache hit: addr = 2ee, data = ee
81435 [TEST] CPU read @0x2ef
81445 [L1] Cache hit: addr = 2ef, data = ef
81445 [TEST] CPU read @0x2f0
81455 [L1] Cache miss: addr = 2f0
81455 [TEST] CPU read @0x2f1
81475 [L2] Cache hit: addr = 2f0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
81485 [L1] Cache Allocate: addr = 2f1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
81485 [L1] Cache hit from L2: addr = 2f1, data = e1
81485 [TEST] CPU read @0x2f2
81495 [L1] Cache hit: addr = 2f2, data = e2
81495 [TEST] CPU read @0x2f3
81505 [L1] Cache hit: addr = 2f3, data = e3
81505 [TEST] CPU read @0x2f4
81515 [L1] Cache hit: addr = 2f4, data = e4
81515 [TEST] CPU read @0x2f5
81525 [L1] Cache hit: addr = 2f5, data = e5
81525 [TEST] CPU read @0x2f6
81535 [L1] Cache hit: addr = 2f6, data = e6
81535 [TEST] CPU read @0x2f7
81545 [L1] Cache hit: addr = 2f7, data = e7
81545 [TEST] CPU read @0x2f8
81555 [L1] Cache hit: addr = 2f8, data = e8
81555 [TEST] CPU read @0x2f9
81565 [L1] Cache hit: addr = 2f9, data = e9
81565 [TEST] CPU read @0x2fa
81575 [L1] Cache hit: addr = 2fa, data = ea
81575 [TEST] CPU read @0x2fb
81585 [L1] Cache hit: addr = 2fb, data = eb
81585 [TEST] CPU read @0x2fc
81595 [L1] Cache hit: addr = 2fc, data = ec
81595 [TEST] CPU read @0x2fd
81605 [L1] Cache hit: addr = 2fd, data = ed
81605 [TEST] CPU read @0x2fe
81615 [L1] Cache hit: addr = 2fe, data = ee
81615 [TEST] CPU read @0x2ff
81625 [L1] Cache hit: addr = 2ff, data = ef
81625 [TEST] CPU read @0x300
81635 [L1] Cache miss: addr = 300
81635 [TEST] CPU read @0x301
81655 [L2] Cache miss: addr = 300
81665 [MEM] Mem hit: addr = 300, data = 00
81675 [L2] Cache Allocate: addr = 300 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
81685 [L1] Cache Allocate: addr = 301 data = 0f0e0d0c0b0a09080706050403020100
81685 [L1] Cache hit from L2: addr = 301, data = 01
81685 [TEST] CPU read @0x302
81695 [L1] Cache hit: addr = 302, data = 02
81695 [TEST] CPU read @0x303
81705 [L1] Cache hit: addr = 303, data = 03
81705 [TEST] CPU read @0x304
81715 [L1] Cache hit: addr = 304, data = 04
81715 [TEST] CPU read @0x305
81725 [L1] Cache hit: addr = 305, data = 05
81725 [TEST] CPU read @0x306
81735 [L1] Cache hit: addr = 306, data = 06
81735 [TEST] CPU read @0x307
81745 [L1] Cache hit: addr = 307, data = 07
81745 [TEST] CPU read @0x308
81755 [L1] Cache hit: addr = 308, data = 08
81755 [TEST] CPU read @0x309
81765 [L1] Cache hit: addr = 309, data = 09
81765 [TEST] CPU read @0x30a
81775 [L1] Cache hit: addr = 30a, data = 0a
81775 [TEST] CPU read @0x30b
81785 [L1] Cache hit: addr = 30b, data = 0b
81785 [TEST] CPU read @0x30c
81795 [L1] Cache hit: addr = 30c, data = 0c
81795 [TEST] CPU read @0x30d
81805 [L1] Cache hit: addr = 30d, data = 0d
81805 [TEST] CPU read @0x30e
81815 [L1] Cache hit: addr = 30e, data = 0e
81815 [TEST] CPU read @0x30f
81825 [L1] Cache hit: addr = 30f, data = 0f
81825 [TEST] CPU read @0x310
81835 [L1] Cache miss: addr = 310
81835 [TEST] CPU read @0x311
81855 [L2] Cache hit: addr = 310, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
81865 [L1] Cache Allocate: addr = 311 data = 0f0e0d0c0b0a09080706050403020100
81865 [L1] Cache hit from L2: addr = 311, data = 01
81865 [TEST] CPU read @0x312
81875 [L1] Cache hit: addr = 312, data = 02
81875 [TEST] CPU read @0x313
81885 [L1] Cache hit: addr = 313, data = 03
81885 [TEST] CPU read @0x314
81895 [L1] Cache hit: addr = 314, data = 04
81895 [TEST] CPU read @0x315
81905 [L1] Cache hit: addr = 315, data = 05
81905 [TEST] CPU read @0x316
81915 [L1] Cache hit: addr = 316, data = 06
81915 [TEST] CPU read @0x317
81925 [L1] Cache hit: addr = 317, data = 07
81925 [TEST] CPU read @0x318
81935 [L1] Cache hit: addr = 318, data = 08
81935 [TEST] CPU read @0x319
81945 [L1] Cache hit: addr = 319, data = 09
81945 [TEST] CPU read @0x31a
81955 [L1] Cache hit: addr = 31a, data = 0a
81955 [TEST] CPU read @0x31b
81965 [L1] Cache hit: addr = 31b, data = 0b
81965 [TEST] CPU read @0x31c
81975 [L1] Cache hit: addr = 31c, data = 0c
81975 [TEST] CPU read @0x31d
81985 [L1] Cache hit: addr = 31d, data = 0d
81985 [TEST] CPU read @0x31e
81995 [L1] Cache hit: addr = 31e, data = 0e
81995 [TEST] CPU read @0x31f
82005 [L1] Cache hit: addr = 31f, data = 0f
82005 [TEST] CPU read @0x320
82015 [L1] Cache miss: addr = 320
82015 [TEST] CPU read @0x321
82035 [L2] Cache miss: addr = 320
82045 [MEM] Mem hit: addr = 320, data = 20
82055 [L2] Cache Allocate: addr = 320 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
82065 [L1] Cache Allocate: addr = 321 data = 2f2e2d2c2b2a29282726252423222120
82065 [L1] Cache hit from L2: addr = 321, data = 21
82065 [TEST] CPU read @0x322
82075 [L1] Cache hit: addr = 322, data = 22
82075 [TEST] CPU read @0x323
82085 [L1] Cache hit: addr = 323, data = 23
82085 [TEST] CPU read @0x324
82095 [L1] Cache hit: addr = 324, data = 24
82095 [TEST] CPU read @0x325
82105 [L1] Cache hit: addr = 325, data = 25
82105 [TEST] CPU read @0x326
82115 [L1] Cache hit: addr = 326, data = 26
82115 [TEST] CPU read @0x327
82125 [L1] Cache hit: addr = 327, data = 27
82125 [TEST] CPU read @0x328
82135 [L1] Cache hit: addr = 328, data = 28
82135 [TEST] CPU read @0x329
82145 [L1] Cache hit: addr = 329, data = 29
82145 [TEST] CPU read @0x32a
82155 [L1] Cache hit: addr = 32a, data = 2a
82155 [TEST] CPU read @0x32b
82165 [L1] Cache hit: addr = 32b, data = 2b
82165 [TEST] CPU read @0x32c
82175 [L1] Cache hit: addr = 32c, data = 2c
82175 [TEST] CPU read @0x32d
82185 [L1] Cache hit: addr = 32d, data = 2d
82185 [TEST] CPU read @0x32e
82195 [L1] Cache hit: addr = 32e, data = 2e
82195 [TEST] CPU read @0x32f
82205 [L1] Cache hit: addr = 32f, data = 2f
82205 [TEST] CPU read @0x330
82215 [L1] Cache miss: addr = 330
82215 [TEST] CPU read @0x331
82235 [L2] Cache hit: addr = 330, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
82245 [L1] Cache Allocate: addr = 331 data = 2f2e2d2c2b2a29282726252423222120
82245 [L1] Cache hit from L2: addr = 331, data = 21
82245 [TEST] CPU read @0x332
82255 [L1] Cache hit: addr = 332, data = 22
82255 [TEST] CPU read @0x333
82265 [L1] Cache hit: addr = 333, data = 23
82265 [TEST] CPU read @0x334
82275 [L1] Cache hit: addr = 334, data = 24
82275 [TEST] CPU read @0x335
82285 [L1] Cache hit: addr = 335, data = 25
82285 [TEST] CPU read @0x336
82295 [L1] Cache hit: addr = 336, data = 26
82295 [TEST] CPU read @0x337
82305 [L1] Cache hit: addr = 337, data = 27
82305 [TEST] CPU read @0x338
82315 [L1] Cache hit: addr = 338, data = 28
82315 [TEST] CPU read @0x339
82325 [L1] Cache hit: addr = 339, data = 29
82325 [TEST] CPU read @0x33a
82335 [L1] Cache hit: addr = 33a, data = 2a
82335 [TEST] CPU read @0x33b
82345 [L1] Cache hit: addr = 33b, data = 2b
82345 [TEST] CPU read @0x33c
82355 [L1] Cache hit: addr = 33c, data = 2c
82355 [TEST] CPU read @0x33d
82365 [L1] Cache hit: addr = 33d, data = 2d
82365 [TEST] CPU read @0x33e
82375 [L1] Cache hit: addr = 33e, data = 2e
82375 [TEST] CPU read @0x33f
82385 [L1] Cache hit: addr = 33f, data = 2f
82385 [TEST] CPU read @0x340
82395 [L1] Cache miss: addr = 340
82395 [TEST] CPU read @0x341
82415 [L2] Cache miss: addr = 340
82425 [MEM] Mem hit: addr = 340, data = 40
82435 [L2] Cache Allocate: addr = 340 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
82445 [L1] Cache Allocate: addr = 341 data = 4f4e4d4c4b4a49484746454443424140
82445 [L1] Cache hit from L2: addr = 341, data = 41
82445 [TEST] CPU read @0x342
82455 [L1] Cache hit: addr = 342, data = 42
82455 [TEST] CPU read @0x343
82465 [L1] Cache hit: addr = 343, data = 43
82465 [TEST] CPU read @0x344
82475 [L1] Cache hit: addr = 344, data = 44
82475 [TEST] CPU read @0x345
82485 [L1] Cache hit: addr = 345, data = 45
82485 [TEST] CPU read @0x346
82495 [L1] Cache hit: addr = 346, data = 46
82495 [TEST] CPU read @0x347
82505 [L1] Cache hit: addr = 347, data = 47
82505 [TEST] CPU read @0x348
82515 [L1] Cache hit: addr = 348, data = 48
82515 [TEST] CPU read @0x349
82525 [L1] Cache hit: addr = 349, data = 49
82525 [TEST] CPU read @0x34a
82535 [L1] Cache hit: addr = 34a, data = 4a
82535 [TEST] CPU read @0x34b
82545 [L1] Cache hit: addr = 34b, data = 4b
82545 [TEST] CPU read @0x34c
82555 [L1] Cache hit: addr = 34c, data = 4c
82555 [TEST] CPU read @0x34d
82565 [L1] Cache hit: addr = 34d, data = 4d
82565 [TEST] CPU read @0x34e
82575 [L1] Cache hit: addr = 34e, data = 4e
82575 [TEST] CPU read @0x34f
82585 [L1] Cache hit: addr = 34f, data = 4f
82585 [TEST] CPU read @0x350
82595 [L1] Cache miss: addr = 350
82595 [TEST] CPU read @0x351
82615 [L2] Cache hit: addr = 350, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
82625 [L1] Cache Allocate: addr = 351 data = 4f4e4d4c4b4a49484746454443424140
82625 [L1] Cache hit from L2: addr = 351, data = 41
82625 [TEST] CPU read @0x352
82635 [L1] Cache hit: addr = 352, data = 42
82635 [TEST] CPU read @0x353
82645 [L1] Cache hit: addr = 353, data = 43
82645 [TEST] CPU read @0x354
82655 [L1] Cache hit: addr = 354, data = 44
82655 [TEST] CPU read @0x355
82665 [L1] Cache hit: addr = 355, data = 45
82665 [TEST] CPU read @0x356
82675 [L1] Cache hit: addr = 356, data = 46
82675 [TEST] CPU read @0x357
82685 [L1] Cache hit: addr = 357, data = 47
82685 [TEST] CPU read @0x358
82695 [L1] Cache hit: addr = 358, data = 48
82695 [TEST] CPU read @0x359
82705 [L1] Cache hit: addr = 359, data = 49
82705 [TEST] CPU read @0x35a
82715 [L1] Cache hit: addr = 35a, data = 4a
82715 [TEST] CPU read @0x35b
82725 [L1] Cache hit: addr = 35b, data = 4b
82725 [TEST] CPU read @0x35c
82735 [L1] Cache hit: addr = 35c, data = 4c
82735 [TEST] CPU read @0x35d
82745 [L1] Cache hit: addr = 35d, data = 4d
82745 [TEST] CPU read @0x35e
82755 [L1] Cache hit: addr = 35e, data = 4e
82755 [TEST] CPU read @0x35f
82765 [L1] Cache hit: addr = 35f, data = 4f
82765 [TEST] CPU read @0x360
82775 [L1] Cache miss: addr = 360
82775 [TEST] CPU read @0x361
82795 [L2] Cache miss: addr = 360
82805 [MEM] Mem hit: addr = 360, data = 60
82815 [L2] Cache Allocate: addr = 360 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
82825 [L1] Cache Allocate: addr = 361 data = 6f6e6d6c6b6a69686766656463626160
82825 [L1] Cache hit from L2: addr = 361, data = 61
82825 [TEST] CPU read @0x362
82835 [L1] Cache hit: addr = 362, data = 62
82835 [TEST] CPU read @0x363
82845 [L1] Cache hit: addr = 363, data = 63
82845 [TEST] CPU read @0x364
82855 [L1] Cache hit: addr = 364, data = 64
82855 [TEST] CPU read @0x365
82865 [L1] Cache hit: addr = 365, data = 65
82865 [TEST] CPU read @0x366
82875 [L1] Cache hit: addr = 366, data = 66
82875 [TEST] CPU read @0x367
82885 [L1] Cache hit: addr = 367, data = 67
82885 [TEST] CPU read @0x368
82895 [L1] Cache hit: addr = 368, data = 68
82895 [TEST] CPU read @0x369
82905 [L1] Cache hit: addr = 369, data = 69
82905 [TEST] CPU read @0x36a
82915 [L1] Cache hit: addr = 36a, data = 6a
82915 [TEST] CPU read @0x36b
82925 [L1] Cache hit: addr = 36b, data = 6b
82925 [TEST] CPU read @0x36c
82935 [L1] Cache hit: addr = 36c, data = 6c
82935 [TEST] CPU read @0x36d
82945 [L1] Cache hit: addr = 36d, data = 6d
82945 [TEST] CPU read @0x36e
82955 [L1] Cache hit: addr = 36e, data = 6e
82955 [TEST] CPU read @0x36f
82965 [L1] Cache hit: addr = 36f, data = 6f
82965 [TEST] CPU read @0x370
82975 [L1] Cache miss: addr = 370
82975 [TEST] CPU read @0x371
82995 [L2] Cache hit: addr = 370, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
83005 [L1] Cache Allocate: addr = 371 data = 6f6e6d6c6b6a69686766656463626160
83005 [L1] Cache hit from L2: addr = 371, data = 61
83005 [TEST] CPU read @0x372
83015 [L1] Cache hit: addr = 372, data = 62
83015 [TEST] CPU read @0x373
83025 [L1] Cache hit: addr = 373, data = 63
83025 [TEST] CPU read @0x374
83035 [L1] Cache hit: addr = 374, data = 64
83035 [TEST] CPU read @0x375
83045 [L1] Cache hit: addr = 375, data = 65
83045 [TEST] CPU read @0x376
83055 [L1] Cache hit: addr = 376, data = 66
83055 [TEST] CPU read @0x377
83065 [L1] Cache hit: addr = 377, data = 67
83065 [TEST] CPU read @0x378
83075 [L1] Cache hit: addr = 378, data = 68
83075 [TEST] CPU read @0x379
83085 [L1] Cache hit: addr = 379, data = 69
83085 [TEST] CPU read @0x37a
83095 [L1] Cache hit: addr = 37a, data = 6a
83095 [TEST] CPU read @0x37b
83105 [L1] Cache hit: addr = 37b, data = 6b
83105 [TEST] CPU read @0x37c
83115 [L1] Cache hit: addr = 37c, data = 6c
83115 [TEST] CPU read @0x37d
83125 [L1] Cache hit: addr = 37d, data = 6d
83125 [TEST] CPU read @0x37e
83135 [L1] Cache hit: addr = 37e, data = 6e
83135 [TEST] CPU read @0x37f
83145 [L1] Cache hit: addr = 37f, data = 6f
83145 [TEST] CPU read @0x380
83155 [L1] Cache miss: addr = 380
83155 [TEST] CPU read @0x381
83175 [L2] Cache miss: addr = 380
83185 [MEM] Mem hit: addr = 380, data = 80
83195 [L2] Cache Allocate: addr = 380 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
83205 [L1] Cache Allocate: addr = 381 data = 8f8e8d8c8b8a89888786858483828180
83205 [L1] Cache hit from L2: addr = 381, data = 81
83205 [TEST] CPU read @0x382
83215 [L1] Cache hit: addr = 382, data = 82
83215 [TEST] CPU read @0x383
83225 [L1] Cache hit: addr = 383, data = 83
83225 [TEST] CPU read @0x384
83235 [L1] Cache hit: addr = 384, data = 84
83235 [TEST] CPU read @0x385
83245 [L1] Cache hit: addr = 385, data = 85
83245 [TEST] CPU read @0x386
83255 [L1] Cache hit: addr = 386, data = 86
83255 [TEST] CPU read @0x387
83265 [L1] Cache hit: addr = 387, data = 87
83265 [TEST] CPU read @0x388
83275 [L1] Cache hit: addr = 388, data = 88
83275 [TEST] CPU read @0x389
83285 [L1] Cache hit: addr = 389, data = 89
83285 [TEST] CPU read @0x38a
83295 [L1] Cache hit: addr = 38a, data = 8a
83295 [TEST] CPU read @0x38b
83305 [L1] Cache hit: addr = 38b, data = 8b
83305 [TEST] CPU read @0x38c
83315 [L1] Cache hit: addr = 38c, data = 8c
83315 [TEST] CPU read @0x38d
83325 [L1] Cache hit: addr = 38d, data = 8d
83325 [TEST] CPU read @0x38e
83335 [L1] Cache hit: addr = 38e, data = 8e
83335 [TEST] CPU read @0x38f
83345 [L1] Cache hit: addr = 38f, data = 8f
83345 [TEST] CPU read @0x390
83355 [L1] Cache miss: addr = 390
83355 [TEST] CPU read @0x391
83375 [L2] Cache hit: addr = 390, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
83385 [L1] Cache Allocate: addr = 391 data = 8f8e8d8c8b8a89888786858483828180
83385 [L1] Cache hit from L2: addr = 391, data = 81
83385 [TEST] CPU read @0x392
83395 [L1] Cache hit: addr = 392, data = 82
83395 [TEST] CPU read @0x393
83405 [L1] Cache hit: addr = 393, data = 83
83405 [TEST] CPU read @0x394
83415 [L1] Cache hit: addr = 394, data = 84
83415 [TEST] CPU read @0x395
83425 [L1] Cache hit: addr = 395, data = 85
83425 [TEST] CPU read @0x396
83435 [L1] Cache hit: addr = 396, data = 86
83435 [TEST] CPU read @0x397
83445 [L1] Cache hit: addr = 397, data = 87
83445 [TEST] CPU read @0x398
83455 [L1] Cache hit: addr = 398, data = 88
83455 [TEST] CPU read @0x399
83465 [L1] Cache hit: addr = 399, data = 89
83465 [TEST] CPU read @0x39a
83475 [L1] Cache hit: addr = 39a, data = 8a
83475 [TEST] CPU read @0x39b
83485 [L1] Cache hit: addr = 39b, data = 8b
83485 [TEST] CPU read @0x39c
83495 [L1] Cache hit: addr = 39c, data = 8c
83495 [TEST] CPU read @0x39d
83505 [L1] Cache hit: addr = 39d, data = 8d
83505 [TEST] CPU read @0x39e
83515 [L1] Cache hit: addr = 39e, data = 8e
83515 [TEST] CPU read @0x39f
83525 [L1] Cache hit: addr = 39f, data = 8f
83525 [TEST] CPU read @0x3a0
83535 [L1] Cache miss: addr = 3a0
83535 [TEST] CPU read @0x3a1
83555 [L2] Cache miss: addr = 3a0
83565 [MEM] Mem hit: addr = 3a0, data = a0
83575 [L2] Cache Allocate: addr = 3a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
83585 [L1] Cache Allocate: addr = 3a1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
83585 [L1] Cache hit from L2: addr = 3a1, data = a1
83585 [TEST] CPU read @0x3a2
83595 [L1] Cache hit: addr = 3a2, data = a2
83595 [TEST] CPU read @0x3a3
83605 [L1] Cache hit: addr = 3a3, data = a3
83605 [TEST] CPU read @0x3a4
83615 [L1] Cache hit: addr = 3a4, data = a4
83615 [TEST] CPU read @0x3a5
83625 [L1] Cache hit: addr = 3a5, data = a5
83625 [TEST] CPU read @0x3a6
83635 [L1] Cache hit: addr = 3a6, data = a6
83635 [TEST] CPU read @0x3a7
83645 [L1] Cache hit: addr = 3a7, data = a7
83645 [TEST] CPU read @0x3a8
83655 [L1] Cache hit: addr = 3a8, data = a8
83655 [TEST] CPU read @0x3a9
83665 [L1] Cache hit: addr = 3a9, data = a9
83665 [TEST] CPU read @0x3aa
83675 [L1] Cache hit: addr = 3aa, data = aa
83675 [TEST] CPU read @0x3ab
83685 [L1] Cache hit: addr = 3ab, data = ab
83685 [TEST] CPU read @0x3ac
83695 [L1] Cache hit: addr = 3ac, data = ac
83695 [TEST] CPU read @0x3ad
83705 [L1] Cache hit: addr = 3ad, data = ad
83705 [TEST] CPU read @0x3ae
83715 [L1] Cache hit: addr = 3ae, data = ae
83715 [TEST] CPU read @0x3af
83725 [L1] Cache hit: addr = 3af, data = af
83725 [TEST] CPU read @0x3b0
83735 [L1] Cache miss: addr = 3b0
83735 [TEST] CPU read @0x3b1
83755 [L2] Cache hit: addr = 3b0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
83765 [L1] Cache Allocate: addr = 3b1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
83765 [L1] Cache hit from L2: addr = 3b1, data = a1
83765 [TEST] CPU read @0x3b2
83775 [L1] Cache hit: addr = 3b2, data = a2
83775 [TEST] CPU read @0x3b3
83785 [L1] Cache hit: addr = 3b3, data = a3
83785 [TEST] CPU read @0x3b4
83795 [L1] Cache hit: addr = 3b4, data = a4
83795 [TEST] CPU read @0x3b5
83805 [L1] Cache hit: addr = 3b5, data = a5
83805 [TEST] CPU read @0x3b6
83815 [L1] Cache hit: addr = 3b6, data = a6
83815 [TEST] CPU read @0x3b7
83825 [L1] Cache hit: addr = 3b7, data = a7
83825 [TEST] CPU read @0x3b8
83835 [L1] Cache hit: addr = 3b8, data = a8
83835 [TEST] CPU read @0x3b9
83845 [L1] Cache hit: addr = 3b9, data = a9
83845 [TEST] CPU read @0x3ba
83855 [L1] Cache hit: addr = 3ba, data = aa
83855 [TEST] CPU read @0x3bb
83865 [L1] Cache hit: addr = 3bb, data = ab
83865 [TEST] CPU read @0x3bc
83875 [L1] Cache hit: addr = 3bc, data = ac
83875 [TEST] CPU read @0x3bd
83885 [L1] Cache hit: addr = 3bd, data = ad
83885 [TEST] CPU read @0x3be
83895 [L1] Cache hit: addr = 3be, data = ae
83895 [TEST] CPU read @0x3bf
83905 [L1] Cache hit: addr = 3bf, data = af
83905 [TEST] CPU read @0x3c0
83915 [L1] Cache miss: addr = 3c0
83915 [TEST] CPU read @0x3c1
83935 [L2] Cache miss: addr = 3c0
83945 [MEM] Mem hit: addr = 3c0, data = c0
83955 [L2] Cache Allocate: addr = 3c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
83965 [L1] Cache Allocate: addr = 3c1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
83965 [L1] Cache hit from L2: addr = 3c1, data = c1
83965 [TEST] CPU read @0x3c2
83975 [L1] Cache hit: addr = 3c2, data = c2
83975 [TEST] CPU read @0x3c3
83985 [L1] Cache hit: addr = 3c3, data = c3
83985 [TEST] CPU read @0x3c4
83995 [L1] Cache hit: addr = 3c4, data = c4
83995 [TEST] CPU read @0x3c5
84005 [L1] Cache hit: addr = 3c5, data = c5
84005 [TEST] CPU read @0x3c6
84015 [L1] Cache hit: addr = 3c6, data = c6
84015 [TEST] CPU read @0x3c7
84025 [L1] Cache hit: addr = 3c7, data = c7
84025 [TEST] CPU read @0x3c8
84035 [L1] Cache hit: addr = 3c8, data = c8
84035 [TEST] CPU read @0x3c9
84045 [L1] Cache hit: addr = 3c9, data = c9
84045 [TEST] CPU read @0x3ca
84055 [L1] Cache hit: addr = 3ca, data = ca
84055 [TEST] CPU read @0x3cb
84065 [L1] Cache hit: addr = 3cb, data = cb
84065 [TEST] CPU read @0x3cc
84075 [L1] Cache hit: addr = 3cc, data = cc
84075 [TEST] CPU read @0x3cd
84085 [L1] Cache hit: addr = 3cd, data = cd
84085 [TEST] CPU read @0x3ce
84095 [L1] Cache hit: addr = 3ce, data = ce
84095 [TEST] CPU read @0x3cf
84105 [L1] Cache hit: addr = 3cf, data = cf
84105 [TEST] CPU read @0x3d0
84115 [L1] Cache miss: addr = 3d0
84115 [TEST] CPU read @0x3d1
84135 [L2] Cache hit: addr = 3d0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
84145 [L1] Cache Allocate: addr = 3d1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
84145 [L1] Cache hit from L2: addr = 3d1, data = c1
84145 [TEST] CPU read @0x3d2
84155 [L1] Cache hit: addr = 3d2, data = c2
84155 [TEST] CPU read @0x3d3
84165 [L1] Cache hit: addr = 3d3, data = c3
84165 [TEST] CPU read @0x3d4
84175 [L1] Cache hit: addr = 3d4, data = c4
84175 [TEST] CPU read @0x3d5
84185 [L1] Cache hit: addr = 3d5, data = c5
84185 [TEST] CPU read @0x3d6
84195 [L1] Cache hit: addr = 3d6, data = c6
84195 [TEST] CPU read @0x3d7
84205 [L1] Cache hit: addr = 3d7, data = c7
84205 [TEST] CPU read @0x3d8
84215 [L1] Cache hit: addr = 3d8, data = c8
84215 [TEST] CPU read @0x3d9
84225 [L1] Cache hit: addr = 3d9, data = c9
84225 [TEST] CPU read @0x3da
84235 [L1] Cache hit: addr = 3da, data = ca
84235 [TEST] CPU read @0x3db
84245 [L1] Cache hit: addr = 3db, data = cb
84245 [TEST] CPU read @0x3dc
84255 [L1] Cache hit: addr = 3dc, data = cc
84255 [TEST] CPU read @0x3dd
84265 [L1] Cache hit: addr = 3dd, data = cd
84265 [TEST] CPU read @0x3de
84275 [L1] Cache hit: addr = 3de, data = ce
84275 [TEST] CPU read @0x3df
84285 [L1] Cache hit: addr = 3df, data = cf
84285 [TEST] CPU read @0x3e0
84295 [L1] Cache miss: addr = 3e0
84295 [TEST] CPU read @0x3e1
84315 [L2] Cache miss: addr = 3e0
84325 [MEM] Mem hit: addr = 3e0, data = e0
84335 [L2] Cache Allocate: addr = 3e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
84345 [L1] Cache Allocate: addr = 3e1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
84345 [L1] Cache hit from L2: addr = 3e1, data = e1
84345 [TEST] CPU read @0x3e2
84355 [L1] Cache hit: addr = 3e2, data = e2
84355 [TEST] CPU read @0x3e3
84365 [L1] Cache hit: addr = 3e3, data = e3
84365 [TEST] CPU read @0x3e4
84375 [L1] Cache hit: addr = 3e4, data = e4
84375 [TEST] CPU read @0x3e5
84385 [L1] Cache hit: addr = 3e5, data = e5
84385 [TEST] CPU read @0x3e6
84395 [L1] Cache hit: addr = 3e6, data = e6
84395 [TEST] CPU read @0x3e7
84405 [L1] Cache hit: addr = 3e7, data = e7
84405 [TEST] CPU read @0x3e8
84415 [L1] Cache hit: addr = 3e8, data = e8
84415 [TEST] CPU read @0x3e9
84425 [L1] Cache hit: addr = 3e9, data = e9
84425 [TEST] CPU read @0x3ea
84435 [L1] Cache hit: addr = 3ea, data = ea
84435 [TEST] CPU read @0x3eb
84445 [L1] Cache hit: addr = 3eb, data = eb
84445 [TEST] CPU read @0x3ec
84455 [L1] Cache hit: addr = 3ec, data = ec
84455 [TEST] CPU read @0x3ed
84465 [L1] Cache hit: addr = 3ed, data = ed
84465 [TEST] CPU read @0x3ee
84475 [L1] Cache hit: addr = 3ee, data = ee
84475 [TEST] CPU read @0x3ef
84485 [L1] Cache hit: addr = 3ef, data = ef
84485 [TEST] CPU read @0x3f0
84495 [L1] Cache miss: addr = 3f0
84495 [TEST] CPU read @0x3f1
84515 [L2] Cache hit: addr = 3f0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
84525 [L1] Cache Allocate: addr = 3f1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
84525 [L1] Cache hit from L2: addr = 3f1, data = e1
84525 [TEST] CPU read @0x3f2
84535 [L1] Cache hit: addr = 3f2, data = e2
84535 [TEST] CPU read @0x3f3
84545 [L1] Cache hit: addr = 3f3, data = e3
84545 [TEST] CPU read @0x3f4
84555 [L1] Cache hit: addr = 3f4, data = e4
84555 [TEST] CPU read @0x3f5
84565 [L1] Cache hit: addr = 3f5, data = e5
84565 [TEST] CPU read @0x3f6
84575 [L1] Cache hit: addr = 3f6, data = e6
84575 [TEST] CPU read @0x3f7
84585 [L1] Cache hit: addr = 3f7, data = e7
84585 [TEST] CPU read @0x3f8
84595 [L1] Cache hit: addr = 3f8, data = e8
84595 [TEST] CPU read @0x3f9
84605 [L1] Cache hit: addr = 3f9, data = e9
84605 [TEST] CPU read @0x3fa
84615 [L1] Cache hit: addr = 3fa, data = ea
84615 [TEST] CPU read @0x3fb
84625 [L1] Cache hit: addr = 3fb, data = eb
84625 [TEST] CPU read @0x3fc
84635 [L1] Cache hit: addr = 3fc, data = ec
84635 [TEST] CPU read @0x3fd
84645 [L1] Cache hit: addr = 3fd, data = ed
84645 [TEST] CPU read @0x3fe
84655 [L1] Cache hit: addr = 3fe, data = ee
84655 [TEST] CPU read @0x3ff
84665 [L1] Cache hit: addr = 3ff, data = ef
84665 [TEST] CPU read @0x400
84675 [L1] Cache miss: addr = 400
84675 [TEST] CPU read @0x401
84695 [L2] Cache miss: addr = 400
84705 [MEM] Mem hit: addr = 400, data = 00
84715 [L2] Cache Allocate: addr = 400 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
84725 [L1] Cache Allocate: addr = 401 data = 0f0e0d0c0b0a09080706050403020100
84725 [L1] Cache hit from L2: addr = 401, data = 01
84725 [TEST] CPU read @0x402
84735 [L1] Cache hit: addr = 402, data = 02
84735 [TEST] CPU read @0x403
84745 [L1] Cache hit: addr = 403, data = 03
84745 [TEST] CPU read @0x404
84755 [L1] Cache hit: addr = 404, data = 04
84755 [TEST] CPU read @0x405
84765 [L1] Cache hit: addr = 405, data = 05
84765 [TEST] CPU read @0x406
84775 [L1] Cache hit: addr = 406, data = 06
84775 [TEST] CPU read @0x407
84785 [L1] Cache hit: addr = 407, data = 07
84785 [TEST] CPU read @0x408
84795 [L1] Cache hit: addr = 408, data = 08
84795 [TEST] CPU read @0x409
84805 [L1] Cache hit: addr = 409, data = 09
84805 [TEST] CPU read @0x40a
84815 [L1] Cache hit: addr = 40a, data = 0a
84815 [TEST] CPU read @0x40b
84825 [L1] Cache hit: addr = 40b, data = 0b
84825 [TEST] CPU read @0x40c
84835 [L1] Cache hit: addr = 40c, data = 0c
84835 [TEST] CPU read @0x40d
84845 [L1] Cache hit: addr = 40d, data = 0d
84845 [TEST] CPU read @0x40e
84855 [L1] Cache hit: addr = 40e, data = 0e
84855 [TEST] CPU read @0x40f
84865 [L1] Cache hit: addr = 40f, data = 0f
84865 [TEST] CPU read @0x410
84875 [L1] Cache miss: addr = 410
84875 [TEST] CPU read @0x411
84895 [L2] Cache hit: addr = 410, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
84905 [L1] Cache Allocate: addr = 411 data = 0f0e0d0c0b0a09080706050403020100
84905 [L1] Cache hit from L2: addr = 411, data = 01
84905 [TEST] CPU read @0x412
84915 [L1] Cache hit: addr = 412, data = 02
84915 [TEST] CPU read @0x413
84925 [L1] Cache hit: addr = 413, data = 03
84925 [TEST] CPU read @0x414
84935 [L1] Cache hit: addr = 414, data = 04
84935 [TEST] CPU read @0x415
84945 [L1] Cache hit: addr = 415, data = 05
84945 [TEST] CPU read @0x416
84955 [L1] Cache hit: addr = 416, data = 06
84955 [TEST] CPU read @0x417
84965 [L1] Cache hit: addr = 417, data = 07
84965 [TEST] CPU read @0x418
84975 [L1] Cache hit: addr = 418, data = 08
84975 [TEST] CPU read @0x419
84985 [L1] Cache hit: addr = 419, data = 09
84985 [TEST] CPU read @0x41a
84995 [L1] Cache hit: addr = 41a, data = 0a
84995 [TEST] CPU read @0x41b
85005 [L1] Cache hit: addr = 41b, data = 0b
85005 [TEST] CPU read @0x41c
85015 [L1] Cache hit: addr = 41c, data = 0c
85015 [TEST] CPU read @0x41d
85025 [L1] Cache hit: addr = 41d, data = 0d
85025 [TEST] CPU read @0x41e
85035 [L1] Cache hit: addr = 41e, data = 0e
85035 [TEST] CPU read @0x41f
85045 [L1] Cache hit: addr = 41f, data = 0f
85045 [TEST] CPU read @0x420
85055 [L1] Cache miss: addr = 420
85055 [TEST] CPU read @0x421
85075 [L2] Cache miss: addr = 420
85085 [MEM] Mem hit: addr = 420, data = 20
85095 [L2] Cache Allocate: addr = 420 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
85105 [L1] Cache Allocate: addr = 421 data = 2f2e2d2c2b2a29282726252423222120
85105 [L1] Cache hit from L2: addr = 421, data = 21
85105 [TEST] CPU read @0x422
85115 [L1] Cache hit: addr = 422, data = 22
85115 [TEST] CPU read @0x423
85125 [L1] Cache hit: addr = 423, data = 23
85125 [TEST] CPU read @0x424
85135 [L1] Cache hit: addr = 424, data = 24
85135 [TEST] CPU read @0x425
85145 [L1] Cache hit: addr = 425, data = 25
85145 [TEST] CPU read @0x426
85155 [L1] Cache hit: addr = 426, data = 26
85155 [TEST] CPU read @0x427
85165 [L1] Cache hit: addr = 427, data = 27
85165 [TEST] CPU read @0x428
85175 [L1] Cache hit: addr = 428, data = 28
85175 [TEST] CPU read @0x429
85185 [L1] Cache hit: addr = 429, data = 29
85185 [TEST] CPU read @0x42a
85195 [L1] Cache hit: addr = 42a, data = 2a
85195 [TEST] CPU read @0x42b
85205 [L1] Cache hit: addr = 42b, data = 2b
85205 [TEST] CPU read @0x42c
85215 [L1] Cache hit: addr = 42c, data = 2c
85215 [TEST] CPU read @0x42d
85225 [L1] Cache hit: addr = 42d, data = 2d
85225 [TEST] CPU read @0x42e
85235 [L1] Cache hit: addr = 42e, data = 2e
85235 [TEST] CPU read @0x42f
85245 [L1] Cache hit: addr = 42f, data = 2f
85245 [TEST] CPU read @0x430
85255 [L1] Cache miss: addr = 430
85255 [TEST] CPU read @0x431
85275 [L2] Cache hit: addr = 430, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
85285 [L1] Cache Allocate: addr = 431 data = 2f2e2d2c2b2a29282726252423222120
85285 [L1] Cache hit from L2: addr = 431, data = 21
85285 [TEST] CPU read @0x432
85295 [L1] Cache hit: addr = 432, data = 22
85295 [TEST] CPU read @0x433
85305 [L1] Cache hit: addr = 433, data = 23
85305 [TEST] CPU read @0x434
85315 [L1] Cache hit: addr = 434, data = 24
85315 [TEST] CPU read @0x435
85325 [L1] Cache hit: addr = 435, data = 25
85325 [TEST] CPU read @0x436
85335 [L1] Cache hit: addr = 436, data = 26
85335 [TEST] CPU read @0x437
85345 [L1] Cache hit: addr = 437, data = 27
85345 [TEST] CPU read @0x438
85355 [L1] Cache hit: addr = 438, data = 28
85355 [TEST] CPU read @0x439
85365 [L1] Cache hit: addr = 439, data = 29
85365 [TEST] CPU read @0x43a
85375 [L1] Cache hit: addr = 43a, data = 2a
85375 [TEST] CPU read @0x43b
85385 [L1] Cache hit: addr = 43b, data = 2b
85385 [TEST] CPU read @0x43c
85395 [L1] Cache hit: addr = 43c, data = 2c
85395 [TEST] CPU read @0x43d
85405 [L1] Cache hit: addr = 43d, data = 2d
85405 [TEST] CPU read @0x43e
85415 [L1] Cache hit: addr = 43e, data = 2e
85415 [TEST] CPU read @0x43f
85425 [L1] Cache hit: addr = 43f, data = 2f
85425 [TEST] CPU read @0x440
85435 [L1] Cache miss: addr = 440
85435 [TEST] CPU read @0x441
85455 [L2] Cache miss: addr = 440
85465 [MEM] Mem hit: addr = 440, data = 40
85475 [L2] Cache Allocate: addr = 440 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
85485 [L1] Cache Allocate: addr = 441 data = 4f4e4d4c4b4a49484746454443424140
85485 [L1] Cache hit from L2: addr = 441, data = 41
85485 [TEST] CPU read @0x442
85495 [L1] Cache hit: addr = 442, data = 42
85495 [TEST] CPU read @0x443
85505 [L1] Cache hit: addr = 443, data = 43
85505 [TEST] CPU read @0x444
85515 [L1] Cache hit: addr = 444, data = 44
85515 [TEST] CPU read @0x445
85525 [L1] Cache hit: addr = 445, data = 45
85525 [TEST] CPU read @0x446
85535 [L1] Cache hit: addr = 446, data = 46
85535 [TEST] CPU read @0x447
85545 [L1] Cache hit: addr = 447, data = 47
85545 [TEST] CPU read @0x448
85555 [L1] Cache hit: addr = 448, data = 48
85555 [TEST] CPU read @0x449
85565 [L1] Cache hit: addr = 449, data = 49
85565 [TEST] CPU read @0x44a
85575 [L1] Cache hit: addr = 44a, data = 4a
85575 [TEST] CPU read @0x44b
85585 [L1] Cache hit: addr = 44b, data = 4b
85585 [TEST] CPU read @0x44c
85595 [L1] Cache hit: addr = 44c, data = 4c
85595 [TEST] CPU read @0x44d
85605 [L1] Cache hit: addr = 44d, data = 4d
85605 [TEST] CPU read @0x44e
85615 [L1] Cache hit: addr = 44e, data = 4e
85615 [TEST] CPU read @0x44f
85625 [L1] Cache hit: addr = 44f, data = 4f
85625 [TEST] CPU read @0x450
85635 [L1] Cache miss: addr = 450
85635 [TEST] CPU read @0x451
85655 [L2] Cache hit: addr = 450, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
85665 [L1] Cache Allocate: addr = 451 data = 4f4e4d4c4b4a49484746454443424140
85665 [L1] Cache hit from L2: addr = 451, data = 41
85665 [TEST] CPU read @0x452
85675 [L1] Cache hit: addr = 452, data = 42
85675 [TEST] CPU read @0x453
85685 [L1] Cache hit: addr = 453, data = 43
85685 [TEST] CPU read @0x454
85695 [L1] Cache hit: addr = 454, data = 44
85695 [TEST] CPU read @0x455
85705 [L1] Cache hit: addr = 455, data = 45
85705 [TEST] CPU read @0x456
85715 [L1] Cache hit: addr = 456, data = 46
85715 [TEST] CPU read @0x457
85725 [L1] Cache hit: addr = 457, data = 47
85725 [TEST] CPU read @0x458
85735 [L1] Cache hit: addr = 458, data = 48
85735 [TEST] CPU read @0x459
85745 [L1] Cache hit: addr = 459, data = 49
85745 [TEST] CPU read @0x45a
85755 [L1] Cache hit: addr = 45a, data = 4a
85755 [TEST] CPU read @0x45b
85765 [L1] Cache hit: addr = 45b, data = 4b
85765 [TEST] CPU read @0x45c
85775 [L1] Cache hit: addr = 45c, data = 4c
85775 [TEST] CPU read @0x45d
85785 [L1] Cache hit: addr = 45d, data = 4d
85785 [TEST] CPU read @0x45e
85795 [L1] Cache hit: addr = 45e, data = 4e
85795 [TEST] CPU read @0x45f
85805 [L1] Cache hit: addr = 45f, data = 4f
85805 [TEST] CPU read @0x460
85815 [L1] Cache miss: addr = 460
85815 [TEST] CPU read @0x461
85835 [L2] Cache miss: addr = 460
85845 [MEM] Mem hit: addr = 460, data = 60
85855 [L2] Cache Allocate: addr = 460 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
85865 [L1] Cache Allocate: addr = 461 data = 6f6e6d6c6b6a69686766656463626160
85865 [L1] Cache hit from L2: addr = 461, data = 61
85865 [TEST] CPU read @0x462
85875 [L1] Cache hit: addr = 462, data = 62
85875 [TEST] CPU read @0x463
85885 [L1] Cache hit: addr = 463, data = 63
85885 [TEST] CPU read @0x464
85895 [L1] Cache hit: addr = 464, data = 64
85895 [TEST] CPU read @0x465
85905 [L1] Cache hit: addr = 465, data = 65
85905 [TEST] CPU read @0x466
85915 [L1] Cache hit: addr = 466, data = 66
85915 [TEST] CPU read @0x467
85925 [L1] Cache hit: addr = 467, data = 67
85925 [TEST] CPU read @0x468
85935 [L1] Cache hit: addr = 468, data = 68
85935 [TEST] CPU read @0x469
85945 [L1] Cache hit: addr = 469, data = 69
85945 [TEST] CPU read @0x46a
85955 [L1] Cache hit: addr = 46a, data = 6a
85955 [TEST] CPU read @0x46b
85965 [L1] Cache hit: addr = 46b, data = 6b
85965 [TEST] CPU read @0x46c
85975 [L1] Cache hit: addr = 46c, data = 6c
85975 [TEST] CPU read @0x46d
85985 [L1] Cache hit: addr = 46d, data = 6d
85985 [TEST] CPU read @0x46e
85995 [L1] Cache hit: addr = 46e, data = 6e
85995 [TEST] CPU read @0x46f
86005 [L1] Cache hit: addr = 46f, data = 6f
86005 [TEST] CPU read @0x470
86015 [L1] Cache miss: addr = 470
86015 [TEST] CPU read @0x471
86035 [L2] Cache hit: addr = 470, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
86045 [L1] Cache Allocate: addr = 471 data = 6f6e6d6c6b6a69686766656463626160
86045 [L1] Cache hit from L2: addr = 471, data = 61
86045 [TEST] CPU read @0x472
86055 [L1] Cache hit: addr = 472, data = 62
86055 [TEST] CPU read @0x473
86065 [L1] Cache hit: addr = 473, data = 63
86065 [TEST] CPU read @0x474
86075 [L1] Cache hit: addr = 474, data = 64
86075 [TEST] CPU read @0x475
86085 [L1] Cache hit: addr = 475, data = 65
86085 [TEST] CPU read @0x476
86095 [L1] Cache hit: addr = 476, data = 66
86095 [TEST] CPU read @0x477
86105 [L1] Cache hit: addr = 477, data = 67
86105 [TEST] CPU read @0x478
86115 [L1] Cache hit: addr = 478, data = 68
86115 [TEST] CPU read @0x479
86125 [L1] Cache hit: addr = 479, data = 69
86125 [TEST] CPU read @0x47a
86135 [L1] Cache hit: addr = 47a, data = 6a
86135 [TEST] CPU read @0x47b
86145 [L1] Cache hit: addr = 47b, data = 6b
86145 [TEST] CPU read @0x47c
86155 [L1] Cache hit: addr = 47c, data = 6c
86155 [TEST] CPU read @0x47d
86165 [L1] Cache hit: addr = 47d, data = 6d
86165 [TEST] CPU read @0x47e
86175 [L1] Cache hit: addr = 47e, data = 6e
86175 [TEST] CPU read @0x47f
86185 [L1] Cache hit: addr = 47f, data = 6f
86185 [TEST] CPU read @0x480
86195 [L1] Cache miss: addr = 480
86195 [TEST] CPU read @0x481
86215 [L2] Cache miss: addr = 480
86225 [MEM] Mem hit: addr = 480, data = 80
86235 [L2] Cache Allocate: addr = 480 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
86245 [L1] Cache Allocate: addr = 481 data = 8f8e8d8c8b8a89888786858483828180
86245 [L1] Cache hit from L2: addr = 481, data = 81
86245 [TEST] CPU read @0x482
86255 [L1] Cache hit: addr = 482, data = 82
86255 [TEST] CPU read @0x483
86265 [L1] Cache hit: addr = 483, data = 83
86265 [TEST] CPU read @0x484
86275 [L1] Cache hit: addr = 484, data = 84
86275 [TEST] CPU read @0x485
86285 [L1] Cache hit: addr = 485, data = 85
86285 [TEST] CPU read @0x486
86295 [L1] Cache hit: addr = 486, data = 86
86295 [TEST] CPU read @0x487
86305 [L1] Cache hit: addr = 487, data = 87
86305 [TEST] CPU read @0x488
86315 [L1] Cache hit: addr = 488, data = 88
86315 [TEST] CPU read @0x489
86325 [L1] Cache hit: addr = 489, data = 89
86325 [TEST] CPU read @0x48a
86335 [L1] Cache hit: addr = 48a, data = 8a
86335 [TEST] CPU read @0x48b
86345 [L1] Cache hit: addr = 48b, data = 8b
86345 [TEST] CPU read @0x48c
86355 [L1] Cache hit: addr = 48c, data = 8c
86355 [TEST] CPU read @0x48d
86365 [L1] Cache hit: addr = 48d, data = 8d
86365 [TEST] CPU read @0x48e
86375 [L1] Cache hit: addr = 48e, data = 8e
86375 [TEST] CPU read @0x48f
86385 [L1] Cache hit: addr = 48f, data = 8f
86385 [TEST] CPU read @0x490
86395 [L1] Cache miss: addr = 490
86395 [TEST] CPU read @0x491
86415 [L2] Cache hit: addr = 490, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
86425 [L1] Cache Allocate: addr = 491 data = 8f8e8d8c8b8a89888786858483828180
86425 [L1] Cache hit from L2: addr = 491, data = 81
86425 [TEST] CPU read @0x492
86435 [L1] Cache hit: addr = 492, data = 82
86435 [TEST] CPU read @0x493
86445 [L1] Cache hit: addr = 493, data = 83
86445 [TEST] CPU read @0x494
86455 [L1] Cache hit: addr = 494, data = 84
86455 [TEST] CPU read @0x495
86465 [L1] Cache hit: addr = 495, data = 85
86465 [TEST] CPU read @0x496
86475 [L1] Cache hit: addr = 496, data = 86
86475 [TEST] CPU read @0x497
86485 [L1] Cache hit: addr = 497, data = 87
86485 [TEST] CPU read @0x498
86495 [L1] Cache hit: addr = 498, data = 88
86495 [TEST] CPU read @0x499
86505 [L1] Cache hit: addr = 499, data = 89
86505 [TEST] CPU read @0x49a
86515 [L1] Cache hit: addr = 49a, data = 8a
86515 [TEST] CPU read @0x49b
86525 [L1] Cache hit: addr = 49b, data = 8b
86525 [TEST] CPU read @0x49c
86535 [L1] Cache hit: addr = 49c, data = 8c
86535 [TEST] CPU read @0x49d
86545 [L1] Cache hit: addr = 49d, data = 8d
86545 [TEST] CPU read @0x49e
86555 [L1] Cache hit: addr = 49e, data = 8e
86555 [TEST] CPU read @0x49f
86565 [L1] Cache hit: addr = 49f, data = 8f
86565 [TEST] CPU read @0x4a0
86575 [L1] Cache miss: addr = 4a0
86575 [TEST] CPU read @0x4a1
86595 [L2] Cache miss: addr = 4a0
86605 [MEM] Mem hit: addr = 4a0, data = a0
86615 [L2] Cache Allocate: addr = 4a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
86625 [L1] Cache Allocate: addr = 4a1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
86625 [L1] Cache hit from L2: addr = 4a1, data = a1
86625 [TEST] CPU read @0x4a2
86635 [L1] Cache hit: addr = 4a2, data = a2
86635 [TEST] CPU read @0x4a3
86645 [L1] Cache hit: addr = 4a3, data = a3
86645 [TEST] CPU read @0x4a4
86655 [L1] Cache hit: addr = 4a4, data = a4
86655 [TEST] CPU read @0x4a5
86665 [L1] Cache hit: addr = 4a5, data = a5
86665 [TEST] CPU read @0x4a6
86675 [L1] Cache hit: addr = 4a6, data = a6
86675 [TEST] CPU read @0x4a7
86685 [L1] Cache hit: addr = 4a7, data = a7
86685 [TEST] CPU read @0x4a8
86695 [L1] Cache hit: addr = 4a8, data = a8
86695 [TEST] CPU read @0x4a9
86705 [L1] Cache hit: addr = 4a9, data = a9
86705 [TEST] CPU read @0x4aa
86715 [L1] Cache hit: addr = 4aa, data = aa
86715 [TEST] CPU read @0x4ab
86725 [L1] Cache hit: addr = 4ab, data = ab
86725 [TEST] CPU read @0x4ac
86735 [L1] Cache hit: addr = 4ac, data = ac
86735 [TEST] CPU read @0x4ad
86745 [L1] Cache hit: addr = 4ad, data = ad
86745 [TEST] CPU read @0x4ae
86755 [L1] Cache hit: addr = 4ae, data = ae
86755 [TEST] CPU read @0x4af
86765 [L1] Cache hit: addr = 4af, data = af
86765 [TEST] CPU read @0x4b0
86775 [L1] Cache miss: addr = 4b0
86775 [TEST] CPU read @0x4b1
86795 [L2] Cache hit: addr = 4b0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
86805 [L1] Cache Allocate: addr = 4b1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
86805 [L1] Cache hit from L2: addr = 4b1, data = a1
86805 [TEST] CPU read @0x4b2
86815 [L1] Cache hit: addr = 4b2, data = a2
86815 [TEST] CPU read @0x4b3
86825 [L1] Cache hit: addr = 4b3, data = a3
86825 [TEST] CPU read @0x4b4
86835 [L1] Cache hit: addr = 4b4, data = a4
86835 [TEST] CPU read @0x4b5
86845 [L1] Cache hit: addr = 4b5, data = a5
86845 [TEST] CPU read @0x4b6
86855 [L1] Cache hit: addr = 4b6, data = a6
86855 [TEST] CPU read @0x4b7
86865 [L1] Cache hit: addr = 4b7, data = a7
86865 [TEST] CPU read @0x4b8
86875 [L1] Cache hit: addr = 4b8, data = a8
86875 [TEST] CPU read @0x4b9
86885 [L1] Cache hit: addr = 4b9, data = a9
86885 [TEST] CPU read @0x4ba
86895 [L1] Cache hit: addr = 4ba, data = aa
86895 [TEST] CPU read @0x4bb
86905 [L1] Cache hit: addr = 4bb, data = ab
86905 [TEST] CPU read @0x4bc
86915 [L1] Cache hit: addr = 4bc, data = ac
86915 [TEST] CPU read @0x4bd
86925 [L1] Cache hit: addr = 4bd, data = ad
86925 [TEST] CPU read @0x4be
86935 [L1] Cache hit: addr = 4be, data = ae
86935 [TEST] CPU read @0x4bf
86945 [L1] Cache hit: addr = 4bf, data = af
86945 [TEST] CPU read @0x4c0
86955 [L1] Cache miss: addr = 4c0
86955 [TEST] CPU read @0x4c1
86975 [L2] Cache miss: addr = 4c0
86985 [MEM] Mem hit: addr = 4c0, data = c0
86995 [L2] Cache Allocate: addr = 4c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
87005 [L1] Cache Allocate: addr = 4c1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
87005 [L1] Cache hit from L2: addr = 4c1, data = c1
87005 [TEST] CPU read @0x4c2
87015 [L1] Cache hit: addr = 4c2, data = c2
87015 [TEST] CPU read @0x4c3
87025 [L1] Cache hit: addr = 4c3, data = c3
87025 [TEST] CPU read @0x4c4
87035 [L1] Cache hit: addr = 4c4, data = c4
87035 [TEST] CPU read @0x4c5
87045 [L1] Cache hit: addr = 4c5, data = c5
87045 [TEST] CPU read @0x4c6
87055 [L1] Cache hit: addr = 4c6, data = c6
87055 [TEST] CPU read @0x4c7
87065 [L1] Cache hit: addr = 4c7, data = c7
87065 [TEST] CPU read @0x4c8
87075 [L1] Cache hit: addr = 4c8, data = c8
87075 [TEST] CPU read @0x4c9
87085 [L1] Cache hit: addr = 4c9, data = c9
87085 [TEST] CPU read @0x4ca
87095 [L1] Cache hit: addr = 4ca, data = ca
87095 [TEST] CPU read @0x4cb
87105 [L1] Cache hit: addr = 4cb, data = cb
87105 [TEST] CPU read @0x4cc
87115 [L1] Cache hit: addr = 4cc, data = cc
87115 [TEST] CPU read @0x4cd
87125 [L1] Cache hit: addr = 4cd, data = cd
87125 [TEST] CPU read @0x4ce
87135 [L1] Cache hit: addr = 4ce, data = ce
87135 [TEST] CPU read @0x4cf
87145 [L1] Cache hit: addr = 4cf, data = cf
87145 [TEST] CPU read @0x4d0
87155 [L1] Cache miss: addr = 4d0
87155 [TEST] CPU read @0x4d1
87175 [L2] Cache hit: addr = 4d0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
87185 [L1] Cache Allocate: addr = 4d1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
87185 [L1] Cache hit from L2: addr = 4d1, data = c1
87185 [TEST] CPU read @0x4d2
87195 [L1] Cache hit: addr = 4d2, data = c2
87195 [TEST] CPU read @0x4d3
87205 [L1] Cache hit: addr = 4d3, data = c3
87205 [TEST] CPU read @0x4d4
87215 [L1] Cache hit: addr = 4d4, data = c4
87215 [TEST] CPU read @0x4d5
87225 [L1] Cache hit: addr = 4d5, data = c5
87225 [TEST] CPU read @0x4d6
87235 [L1] Cache hit: addr = 4d6, data = c6
87235 [TEST] CPU read @0x4d7
87245 [L1] Cache hit: addr = 4d7, data = c7
87245 [TEST] CPU read @0x4d8
87255 [L1] Cache hit: addr = 4d8, data = c8
87255 [TEST] CPU read @0x4d9
87265 [L1] Cache hit: addr = 4d9, data = c9
87265 [TEST] CPU read @0x4da
87275 [L1] Cache hit: addr = 4da, data = ca
87275 [TEST] CPU read @0x4db
87285 [L1] Cache hit: addr = 4db, data = cb
87285 [TEST] CPU read @0x4dc
87295 [L1] Cache hit: addr = 4dc, data = cc
87295 [TEST] CPU read @0x4dd
87305 [L1] Cache hit: addr = 4dd, data = cd
87305 [TEST] CPU read @0x4de
87315 [L1] Cache hit: addr = 4de, data = ce
87315 [TEST] CPU read @0x4df
87325 [L1] Cache hit: addr = 4df, data = cf
87325 [TEST] CPU read @0x4e0
87335 [L1] Cache miss: addr = 4e0
87335 [TEST] CPU read @0x4e1
87355 [L2] Cache miss: addr = 4e0
87365 [MEM] Mem hit: addr = 4e0, data = e0
87375 [L2] Cache Allocate: addr = 4e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
87385 [L1] Cache Allocate: addr = 4e1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
87385 [L1] Cache hit from L2: addr = 4e1, data = e1
87385 [TEST] CPU read @0x4e2
87395 [L1] Cache hit: addr = 4e2, data = e2
87395 [TEST] CPU read @0x4e3
87405 [L1] Cache hit: addr = 4e3, data = e3
87405 [TEST] CPU read @0x4e4
87415 [L1] Cache hit: addr = 4e4, data = e4
87415 [TEST] CPU read @0x4e5
87425 [L1] Cache hit: addr = 4e5, data = e5
87425 [TEST] CPU read @0x4e6
87435 [L1] Cache hit: addr = 4e6, data = e6
87435 [TEST] CPU read @0x4e7
87445 [L1] Cache hit: addr = 4e7, data = e7
87445 [TEST] CPU read @0x4e8
87455 [L1] Cache hit: addr = 4e8, data = e8
87455 [TEST] CPU read @0x4e9
87465 [L1] Cache hit: addr = 4e9, data = e9
87465 [TEST] CPU read @0x4ea
87475 [L1] Cache hit: addr = 4ea, data = ea
87475 [TEST] CPU read @0x4eb
87485 [L1] Cache hit: addr = 4eb, data = eb
87485 [TEST] CPU read @0x4ec
87495 [L1] Cache hit: addr = 4ec, data = ec
87495 [TEST] CPU read @0x4ed
87505 [L1] Cache hit: addr = 4ed, data = ed
87505 [TEST] CPU read @0x4ee
87515 [L1] Cache hit: addr = 4ee, data = ee
87515 [TEST] CPU read @0x4ef
87525 [L1] Cache hit: addr = 4ef, data = ef
87525 [TEST] CPU read @0x4f0
87535 [L1] Cache miss: addr = 4f0
87535 [TEST] CPU read @0x4f1
87555 [L2] Cache hit: addr = 4f0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
87565 [L1] Cache Allocate: addr = 4f1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
87565 [L1] Cache hit from L2: addr = 4f1, data = e1
87565 [TEST] CPU read @0x4f2
87575 [L1] Cache hit: addr = 4f2, data = e2
87575 [TEST] CPU read @0x4f3
87585 [L1] Cache hit: addr = 4f3, data = e3
87585 [TEST] CPU read @0x4f4
87595 [L1] Cache hit: addr = 4f4, data = e4
87595 [TEST] CPU read @0x4f5
87605 [L1] Cache hit: addr = 4f5, data = e5
87605 [TEST] CPU read @0x4f6
87615 [L1] Cache hit: addr = 4f6, data = e6
87615 [TEST] CPU read @0x4f7
87625 [L1] Cache hit: addr = 4f7, data = e7
87625 [TEST] CPU read @0x4f8
87635 [L1] Cache hit: addr = 4f8, data = e8
87635 [TEST] CPU read @0x4f9
87645 [L1] Cache hit: addr = 4f9, data = e9
87645 [TEST] CPU read @0x4fa
87655 [L1] Cache hit: addr = 4fa, data = ea
87655 [TEST] CPU read @0x4fb
87665 [L1] Cache hit: addr = 4fb, data = eb
87665 [TEST] CPU read @0x4fc
87675 [L1] Cache hit: addr = 4fc, data = ec
87675 [TEST] CPU read @0x4fd
87685 [L1] Cache hit: addr = 4fd, data = ed
87685 [TEST] CPU read @0x4fe
87695 [L1] Cache hit: addr = 4fe, data = ee
87695 [TEST] CPU read @0x4ff
87705 [L1] Cache hit: addr = 4ff, data = ef
87705 [TEST] CPU read @0x500
87715 [L1] Cache miss: addr = 500
87715 [TEST] CPU read @0x501
87735 [L2] Cache miss: addr = 500
87745 [MEM] Mem hit: addr = 500, data = 00
87755 [L2] Cache Allocate: addr = 500 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
87765 [L1] Cache Allocate: addr = 501 data = 0f0e0d0c0b0a09080706050403020100
87765 [L1] Cache hit from L2: addr = 501, data = 01
87765 [TEST] CPU read @0x502
87775 [L1] Cache hit: addr = 502, data = 02
87775 [TEST] CPU read @0x503
87785 [L1] Cache hit: addr = 503, data = 03
87785 [TEST] CPU read @0x504
87795 [L1] Cache hit: addr = 504, data = 04
87795 [TEST] CPU read @0x505
87805 [L1] Cache hit: addr = 505, data = 05
87805 [TEST] CPU read @0x506
87815 [L1] Cache hit: addr = 506, data = 06
87815 [TEST] CPU read @0x507
87825 [L1] Cache hit: addr = 507, data = 07
87825 [TEST] CPU read @0x508
87835 [L1] Cache hit: addr = 508, data = 08
87835 [TEST] CPU read @0x509
87845 [L1] Cache hit: addr = 509, data = 09
87845 [TEST] CPU read @0x50a
87855 [L1] Cache hit: addr = 50a, data = 0a
87855 [TEST] CPU read @0x50b
87865 [L1] Cache hit: addr = 50b, data = 0b
87865 [TEST] CPU read @0x50c
87875 [L1] Cache hit: addr = 50c, data = 0c
87875 [TEST] CPU read @0x50d
87885 [L1] Cache hit: addr = 50d, data = 0d
87885 [TEST] CPU read @0x50e
87895 [L1] Cache hit: addr = 50e, data = 0e
87895 [TEST] CPU read @0x50f
87905 [L1] Cache hit: addr = 50f, data = 0f
87905 [TEST] CPU read @0x510
87915 [L1] Cache miss: addr = 510
87915 [TEST] CPU read @0x511
87935 [L2] Cache hit: addr = 510, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
87945 [L1] Cache Allocate: addr = 511 data = 0f0e0d0c0b0a09080706050403020100
87945 [L1] Cache hit from L2: addr = 511, data = 01
87945 [TEST] CPU read @0x512
87955 [L1] Cache hit: addr = 512, data = 02
87955 [TEST] CPU read @0x513
87965 [L1] Cache hit: addr = 513, data = 03
87965 [TEST] CPU read @0x514
87975 [L1] Cache hit: addr = 514, data = 04
87975 [TEST] CPU read @0x515
87985 [L1] Cache hit: addr = 515, data = 05
87985 [TEST] CPU read @0x516
87995 [L1] Cache hit: addr = 516, data = 06
87995 [TEST] CPU read @0x517
88005 [L1] Cache hit: addr = 517, data = 07
88005 [TEST] CPU read @0x518
88015 [L1] Cache hit: addr = 518, data = 08
88015 [TEST] CPU read @0x519
88025 [L1] Cache hit: addr = 519, data = 09
88025 [TEST] CPU read @0x51a
88035 [L1] Cache hit: addr = 51a, data = 0a
88035 [TEST] CPU read @0x51b
88045 [L1] Cache hit: addr = 51b, data = 0b
88045 [TEST] CPU read @0x51c
88055 [L1] Cache hit: addr = 51c, data = 0c
88055 [TEST] CPU read @0x51d
88065 [L1] Cache hit: addr = 51d, data = 0d
88065 [TEST] CPU read @0x51e
88075 [L1] Cache hit: addr = 51e, data = 0e
88075 [TEST] CPU read @0x51f
88085 [L1] Cache hit: addr = 51f, data = 0f
88085 [TEST] CPU read @0x520
88095 [L1] Cache miss: addr = 520
88095 [TEST] CPU read @0x521
88115 [L2] Cache miss: addr = 520
88125 [MEM] Mem hit: addr = 520, data = 20
88135 [L2] Cache Allocate: addr = 520 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
88145 [L1] Cache Allocate: addr = 521 data = 2f2e2d2c2b2a29282726252423222120
88145 [L1] Cache hit from L2: addr = 521, data = 21
88145 [TEST] CPU read @0x522
88155 [L1] Cache hit: addr = 522, data = 22
88155 [TEST] CPU read @0x523
88165 [L1] Cache hit: addr = 523, data = 23
88165 [TEST] CPU read @0x524
88175 [L1] Cache hit: addr = 524, data = 24
88175 [TEST] CPU read @0x525
88185 [L1] Cache hit: addr = 525, data = 25
88185 [TEST] CPU read @0x526
88195 [L1] Cache hit: addr = 526, data = 26
88195 [TEST] CPU read @0x527
88205 [L1] Cache hit: addr = 527, data = 27
88205 [TEST] CPU read @0x528
88215 [L1] Cache hit: addr = 528, data = 28
88215 [TEST] CPU read @0x529
88225 [L1] Cache hit: addr = 529, data = 29
88225 [TEST] CPU read @0x52a
88235 [L1] Cache hit: addr = 52a, data = 2a
88235 [TEST] CPU read @0x52b
88245 [L1] Cache hit: addr = 52b, data = 2b
88245 [TEST] CPU read @0x52c
88255 [L1] Cache hit: addr = 52c, data = 2c
88255 [TEST] CPU read @0x52d
88265 [L1] Cache hit: addr = 52d, data = 2d
88265 [TEST] CPU read @0x52e
88275 [L1] Cache hit: addr = 52e, data = 2e
88275 [TEST] CPU read @0x52f
88285 [L1] Cache hit: addr = 52f, data = 2f
88285 [TEST] CPU read @0x530
88295 [L1] Cache miss: addr = 530
88295 [TEST] CPU read @0x531
88315 [L2] Cache hit: addr = 530, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
88325 [L1] Cache Allocate: addr = 531 data = 2f2e2d2c2b2a29282726252423222120
88325 [L1] Cache hit from L2: addr = 531, data = 21
88325 [TEST] CPU read @0x532
88335 [L1] Cache hit: addr = 532, data = 22
88335 [TEST] CPU read @0x533
88345 [L1] Cache hit: addr = 533, data = 23
88345 [TEST] CPU read @0x534
88355 [L1] Cache hit: addr = 534, data = 24
88355 [TEST] CPU read @0x535
88365 [L1] Cache hit: addr = 535, data = 25
88365 [TEST] CPU read @0x536
88375 [L1] Cache hit: addr = 536, data = 26
88375 [TEST] CPU read @0x537
88385 [L1] Cache hit: addr = 537, data = 27
88385 [TEST] CPU read @0x538
88395 [L1] Cache hit: addr = 538, data = 28
88395 [TEST] CPU read @0x539
88405 [L1] Cache hit: addr = 539, data = 29
88405 [TEST] CPU read @0x53a
88415 [L1] Cache hit: addr = 53a, data = 2a
88415 [TEST] CPU read @0x53b
88425 [L1] Cache hit: addr = 53b, data = 2b
88425 [TEST] CPU read @0x53c
88435 [L1] Cache hit: addr = 53c, data = 2c
88435 [TEST] CPU read @0x53d
88445 [L1] Cache hit: addr = 53d, data = 2d
88445 [TEST] CPU read @0x53e
88455 [L1] Cache hit: addr = 53e, data = 2e
88455 [TEST] CPU read @0x53f
88465 [L1] Cache hit: addr = 53f, data = 2f
88465 [TEST] CPU read @0x540
88475 [L1] Cache miss: addr = 540
88475 [TEST] CPU read @0x541
88495 [L2] Cache miss: addr = 540
88505 [MEM] Mem hit: addr = 540, data = 40
88515 [L2] Cache Allocate: addr = 540 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
88525 [L1] Cache Allocate: addr = 541 data = 4f4e4d4c4b4a49484746454443424140
88525 [L1] Cache hit from L2: addr = 541, data = 41
88525 [TEST] CPU read @0x542
88535 [L1] Cache hit: addr = 542, data = 42
88535 [TEST] CPU read @0x543
88545 [L1] Cache hit: addr = 543, data = 43
88545 [TEST] CPU read @0x544
88555 [L1] Cache hit: addr = 544, data = 44
88555 [TEST] CPU read @0x545
88565 [L1] Cache hit: addr = 545, data = 45
88565 [TEST] CPU read @0x546
88575 [L1] Cache hit: addr = 546, data = 46
88575 [TEST] CPU read @0x547
88585 [L1] Cache hit: addr = 547, data = 47
88585 [TEST] CPU read @0x548
88595 [L1] Cache hit: addr = 548, data = 48
88595 [TEST] CPU read @0x549
88605 [L1] Cache hit: addr = 549, data = 49
88605 [TEST] CPU read @0x54a
88615 [L1] Cache hit: addr = 54a, data = 4a
88615 [TEST] CPU read @0x54b
88625 [L1] Cache hit: addr = 54b, data = 4b
88625 [TEST] CPU read @0x54c
88635 [L1] Cache hit: addr = 54c, data = 4c
88635 [TEST] CPU read @0x54d
88645 [L1] Cache hit: addr = 54d, data = 4d
88645 [TEST] CPU read @0x54e
88655 [L1] Cache hit: addr = 54e, data = 4e
88655 [TEST] CPU read @0x54f
88665 [L1] Cache hit: addr = 54f, data = 4f
88665 [TEST] CPU read @0x550
88675 [L1] Cache miss: addr = 550
88675 [TEST] CPU read @0x551
88695 [L2] Cache hit: addr = 550, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
88705 [L1] Cache Allocate: addr = 551 data = 4f4e4d4c4b4a49484746454443424140
88705 [L1] Cache hit from L2: addr = 551, data = 41
88705 [TEST] CPU read @0x552
88715 [L1] Cache hit: addr = 552, data = 42
88715 [TEST] CPU read @0x553
88725 [L1] Cache hit: addr = 553, data = 43
88725 [TEST] CPU read @0x554
88735 [L1] Cache hit: addr = 554, data = 44
88735 [TEST] CPU read @0x555
88745 [L1] Cache hit: addr = 555, data = 45
88745 [TEST] CPU read @0x556
88755 [L1] Cache hit: addr = 556, data = 46
88755 [TEST] CPU read @0x557
88765 [L1] Cache hit: addr = 557, data = 47
88765 [TEST] CPU read @0x558
88775 [L1] Cache hit: addr = 558, data = 48
88775 [TEST] CPU read @0x559
88785 [L1] Cache hit: addr = 559, data = 49
88785 [TEST] CPU read @0x55a
88795 [L1] Cache hit: addr = 55a, data = 4a
88795 [TEST] CPU read @0x55b
88805 [L1] Cache hit: addr = 55b, data = 4b
88805 [TEST] CPU read @0x55c
88815 [L1] Cache hit: addr = 55c, data = 4c
88815 [TEST] CPU read @0x55d
88825 [L1] Cache hit: addr = 55d, data = 4d
88825 [TEST] CPU read @0x55e
88835 [L1] Cache hit: addr = 55e, data = 4e
88835 [TEST] CPU read @0x55f
88845 [L1] Cache hit: addr = 55f, data = 4f
88845 [TEST] CPU read @0x560
88855 [L1] Cache miss: addr = 560
88855 [TEST] CPU read @0x561
88875 [L2] Cache miss: addr = 560
88885 [MEM] Mem hit: addr = 560, data = 60
88895 [L2] Cache Allocate: addr = 560 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
88905 [L1] Cache Allocate: addr = 561 data = 6f6e6d6c6b6a69686766656463626160
88905 [L1] Cache hit from L2: addr = 561, data = 61
88905 [TEST] CPU read @0x562
88915 [L1] Cache hit: addr = 562, data = 62
88915 [TEST] CPU read @0x563
88925 [L1] Cache hit: addr = 563, data = 63
88925 [TEST] CPU read @0x564
88935 [L1] Cache hit: addr = 564, data = 64
88935 [TEST] CPU read @0x565
88945 [L1] Cache hit: addr = 565, data = 65
88945 [TEST] CPU read @0x566
88955 [L1] Cache hit: addr = 566, data = 66
88955 [TEST] CPU read @0x567
88965 [L1] Cache hit: addr = 567, data = 67
88965 [TEST] CPU read @0x568
88975 [L1] Cache hit: addr = 568, data = 68
88975 [TEST] CPU read @0x569
88985 [L1] Cache hit: addr = 569, data = 69
88985 [TEST] CPU read @0x56a
88995 [L1] Cache hit: addr = 56a, data = 6a
88995 [TEST] CPU read @0x56b
89005 [L1] Cache hit: addr = 56b, data = 6b
89005 [TEST] CPU read @0x56c
89015 [L1] Cache hit: addr = 56c, data = 6c
89015 [TEST] CPU read @0x56d
89025 [L1] Cache hit: addr = 56d, data = 6d
89025 [TEST] CPU read @0x56e
89035 [L1] Cache hit: addr = 56e, data = 6e
89035 [TEST] CPU read @0x56f
89045 [L1] Cache hit: addr = 56f, data = 6f
89045 [TEST] CPU read @0x570
89055 [L1] Cache miss: addr = 570
89055 [TEST] CPU read @0x571
89075 [L2] Cache hit: addr = 570, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
89085 [L1] Cache Allocate: addr = 571 data = 6f6e6d6c6b6a69686766656463626160
89085 [L1] Cache hit from L2: addr = 571, data = 61
89085 [TEST] CPU read @0x572
89095 [L1] Cache hit: addr = 572, data = 62
89095 [TEST] CPU read @0x573
89105 [L1] Cache hit: addr = 573, data = 63
89105 [TEST] CPU read @0x574
89115 [L1] Cache hit: addr = 574, data = 64
89115 [TEST] CPU read @0x575
89125 [L1] Cache hit: addr = 575, data = 65
89125 [TEST] CPU read @0x576
89135 [L1] Cache hit: addr = 576, data = 66
89135 [TEST] CPU read @0x577
89145 [L1] Cache hit: addr = 577, data = 67
89145 [TEST] CPU read @0x578
89155 [L1] Cache hit: addr = 578, data = 68
89155 [TEST] CPU read @0x579
89165 [L1] Cache hit: addr = 579, data = 69
89165 [TEST] CPU read @0x57a
89175 [L1] Cache hit: addr = 57a, data = 6a
89175 [TEST] CPU read @0x57b
89185 [L1] Cache hit: addr = 57b, data = 6b
89185 [TEST] CPU read @0x57c
89195 [L1] Cache hit: addr = 57c, data = 6c
89195 [TEST] CPU read @0x57d
89205 [L1] Cache hit: addr = 57d, data = 6d
89205 [TEST] CPU read @0x57e
89215 [L1] Cache hit: addr = 57e, data = 6e
89215 [TEST] CPU read @0x57f
89225 [L1] Cache hit: addr = 57f, data = 6f
89225 [TEST] CPU read @0x580
89235 [L1] Cache miss: addr = 580
89235 [TEST] CPU read @0x581
89255 [L2] Cache miss: addr = 580
89265 [MEM] Mem hit: addr = 580, data = 80
89275 [L2] Cache Allocate: addr = 580 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
89285 [L1] Cache Allocate: addr = 581 data = 8f8e8d8c8b8a89888786858483828180
89285 [L1] Cache hit from L2: addr = 581, data = 81
89285 [TEST] CPU read @0x582
89295 [L1] Cache hit: addr = 582, data = 82
89295 [TEST] CPU read @0x583
89305 [L1] Cache hit: addr = 583, data = 83
89305 [TEST] CPU read @0x584
89315 [L1] Cache hit: addr = 584, data = 84
89315 [TEST] CPU read @0x585
89325 [L1] Cache hit: addr = 585, data = 85
89325 [TEST] CPU read @0x586
89335 [L1] Cache hit: addr = 586, data = 86
89335 [TEST] CPU read @0x587
89345 [L1] Cache hit: addr = 587, data = 87
89345 [TEST] CPU read @0x588
89355 [L1] Cache hit: addr = 588, data = 88
89355 [TEST] CPU read @0x589
89365 [L1] Cache hit: addr = 589, data = 89
89365 [TEST] CPU read @0x58a
89375 [L1] Cache hit: addr = 58a, data = 8a
89375 [TEST] CPU read @0x58b
89385 [L1] Cache hit: addr = 58b, data = 8b
89385 [TEST] CPU read @0x58c
89395 [L1] Cache hit: addr = 58c, data = 8c
89395 [TEST] CPU read @0x58d
89405 [L1] Cache hit: addr = 58d, data = 8d
89405 [TEST] CPU read @0x58e
89415 [L1] Cache hit: addr = 58e, data = 8e
89415 [TEST] CPU read @0x58f
89425 [L1] Cache hit: addr = 58f, data = 8f
89425 [TEST] CPU read @0x590
89435 [L1] Cache miss: addr = 590
89435 [TEST] CPU read @0x591
89455 [L2] Cache hit: addr = 590, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
89465 [L1] Cache Allocate: addr = 591 data = 8f8e8d8c8b8a89888786858483828180
89465 [L1] Cache hit from L2: addr = 591, data = 81
89465 [TEST] CPU read @0x592
89475 [L1] Cache hit: addr = 592, data = 82
89475 [TEST] CPU read @0x593
89485 [L1] Cache hit: addr = 593, data = 83
89485 [TEST] CPU read @0x594
89495 [L1] Cache hit: addr = 594, data = 84
89495 [TEST] CPU read @0x595
89505 [L1] Cache hit: addr = 595, data = 85
89505 [TEST] CPU read @0x596
89515 [L1] Cache hit: addr = 596, data = 86
89515 [TEST] CPU read @0x597
89525 [L1] Cache hit: addr = 597, data = 87
89525 [TEST] CPU read @0x598
89535 [L1] Cache hit: addr = 598, data = 88
89535 [TEST] CPU read @0x599
89545 [L1] Cache hit: addr = 599, data = 89
89545 [TEST] CPU read @0x59a
89555 [L1] Cache hit: addr = 59a, data = 8a
89555 [TEST] CPU read @0x59b
89565 [L1] Cache hit: addr = 59b, data = 8b
89565 [TEST] CPU read @0x59c
89575 [L1] Cache hit: addr = 59c, data = 8c
89575 [TEST] CPU read @0x59d
89585 [L1] Cache hit: addr = 59d, data = 8d
89585 [TEST] CPU read @0x59e
89595 [L1] Cache hit: addr = 59e, data = 8e
89595 [TEST] CPU read @0x59f
89605 [L1] Cache hit: addr = 59f, data = 8f
89605 [TEST] CPU read @0x5a0
89615 [L1] Cache miss: addr = 5a0
89615 [TEST] CPU read @0x5a1
89635 [L2] Cache miss: addr = 5a0
89645 [MEM] Mem hit: addr = 5a0, data = a0
89655 [L2] Cache Allocate: addr = 5a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
89665 [L1] Cache Allocate: addr = 5a1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
89665 [L1] Cache hit from L2: addr = 5a1, data = a1
89665 [TEST] CPU read @0x5a2
89675 [L1] Cache hit: addr = 5a2, data = a2
89675 [TEST] CPU read @0x5a3
89685 [L1] Cache hit: addr = 5a3, data = a3
89685 [TEST] CPU read @0x5a4
89695 [L1] Cache hit: addr = 5a4, data = a4
89695 [TEST] CPU read @0x5a5
89705 [L1] Cache hit: addr = 5a5, data = a5
89705 [TEST] CPU read @0x5a6
89715 [L1] Cache hit: addr = 5a6, data = a6
89715 [TEST] CPU read @0x5a7
89725 [L1] Cache hit: addr = 5a7, data = a7
89725 [TEST] CPU read @0x5a8
89735 [L1] Cache hit: addr = 5a8, data = a8
89735 [TEST] CPU read @0x5a9
89745 [L1] Cache hit: addr = 5a9, data = a9
89745 [TEST] CPU read @0x5aa
89755 [L1] Cache hit: addr = 5aa, data = aa
89755 [TEST] CPU read @0x5ab
89765 [L1] Cache hit: addr = 5ab, data = ab
89765 [TEST] CPU read @0x5ac
89775 [L1] Cache hit: addr = 5ac, data = ac
89775 [TEST] CPU read @0x5ad
89785 [L1] Cache hit: addr = 5ad, data = ad
89785 [TEST] CPU read @0x5ae
89795 [L1] Cache hit: addr = 5ae, data = ae
89795 [TEST] CPU read @0x5af
89805 [L1] Cache hit: addr = 5af, data = af
89805 [TEST] CPU read @0x5b0
89815 [L1] Cache miss: addr = 5b0
89815 [TEST] CPU read @0x5b1
89835 [L2] Cache hit: addr = 5b0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
89845 [L1] Cache Allocate: addr = 5b1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
89845 [L1] Cache hit from L2: addr = 5b1, data = a1
89845 [TEST] CPU read @0x5b2
89855 [L1] Cache hit: addr = 5b2, data = a2
89855 [TEST] CPU read @0x5b3
89865 [L1] Cache hit: addr = 5b3, data = a3
89865 [TEST] CPU read @0x5b4
89875 [L1] Cache hit: addr = 5b4, data = a4
89875 [TEST] CPU read @0x5b5
89885 [L1] Cache hit: addr = 5b5, data = a5
89885 [TEST] CPU read @0x5b6
89895 [L1] Cache hit: addr = 5b6, data = a6
89895 [TEST] CPU read @0x5b7
89905 [L1] Cache hit: addr = 5b7, data = a7
89905 [TEST] CPU read @0x5b8
89915 [L1] Cache hit: addr = 5b8, data = a8
89915 [TEST] CPU read @0x5b9
89925 [L1] Cache hit: addr = 5b9, data = a9
89925 [TEST] CPU read @0x5ba
89935 [L1] Cache hit: addr = 5ba, data = aa
89935 [TEST] CPU read @0x5bb
89945 [L1] Cache hit: addr = 5bb, data = ab
89945 [TEST] CPU read @0x5bc
89955 [L1] Cache hit: addr = 5bc, data = ac
89955 [TEST] CPU read @0x5bd
89965 [L1] Cache hit: addr = 5bd, data = ad
89965 [TEST] CPU read @0x5be
89975 [L1] Cache hit: addr = 5be, data = ae
89975 [TEST] CPU read @0x5bf
89985 [L1] Cache hit: addr = 5bf, data = af
89985 [TEST] CPU read @0x5c0
89995 [L1] Cache miss: addr = 5c0
89995 [TEST] CPU read @0x5c1
90015 [L2] Cache miss: addr = 5c0
90025 [MEM] Mem hit: addr = 5c0, data = c0
90035 [L2] Cache Allocate: addr = 5c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
90045 [L1] Cache Allocate: addr = 5c1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
90045 [L1] Cache hit from L2: addr = 5c1, data = c1
90045 [TEST] CPU read @0x5c2
90055 [L1] Cache hit: addr = 5c2, data = c2
90055 [TEST] CPU read @0x5c3
90065 [L1] Cache hit: addr = 5c3, data = c3
90065 [TEST] CPU read @0x5c4
90075 [L1] Cache hit: addr = 5c4, data = c4
90075 [TEST] CPU read @0x5c5
90085 [L1] Cache hit: addr = 5c5, data = c5
90085 [TEST] CPU read @0x5c6
90095 [L1] Cache hit: addr = 5c6, data = c6
90095 [TEST] CPU read @0x5c7
90105 [L1] Cache hit: addr = 5c7, data = c7
90105 [TEST] CPU read @0x5c8
90115 [L1] Cache hit: addr = 5c8, data = c8
90115 [TEST] CPU read @0x5c9
90125 [L1] Cache hit: addr = 5c9, data = c9
90125 [TEST] CPU read @0x5ca
90135 [L1] Cache hit: addr = 5ca, data = ca
90135 [TEST] CPU read @0x5cb
90145 [L1] Cache hit: addr = 5cb, data = cb
90145 [TEST] CPU read @0x5cc
90155 [L1] Cache hit: addr = 5cc, data = cc
90155 [TEST] CPU read @0x5cd
90165 [L1] Cache hit: addr = 5cd, data = cd
90165 [TEST] CPU read @0x5ce
90175 [L1] Cache hit: addr = 5ce, data = ce
90175 [TEST] CPU read @0x5cf
90185 [L1] Cache hit: addr = 5cf, data = cf
90185 [TEST] CPU read @0x5d0
90195 [L1] Cache miss: addr = 5d0
90195 [TEST] CPU read @0x5d1
90215 [L2] Cache hit: addr = 5d0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
90225 [L1] Cache Allocate: addr = 5d1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
90225 [L1] Cache hit from L2: addr = 5d1, data = c1
90225 [TEST] CPU read @0x5d2
90235 [L1] Cache hit: addr = 5d2, data = c2
90235 [TEST] CPU read @0x5d3
90245 [L1] Cache hit: addr = 5d3, data = c3
90245 [TEST] CPU read @0x5d4
90255 [L1] Cache hit: addr = 5d4, data = c4
90255 [TEST] CPU read @0x5d5
90265 [L1] Cache hit: addr = 5d5, data = c5
90265 [TEST] CPU read @0x5d6
90275 [L1] Cache hit: addr = 5d6, data = c6
90275 [TEST] CPU read @0x5d7
90285 [L1] Cache hit: addr = 5d7, data = c7
90285 [TEST] CPU read @0x5d8
90295 [L1] Cache hit: addr = 5d8, data = c8
90295 [TEST] CPU read @0x5d9
90305 [L1] Cache hit: addr = 5d9, data = c9
90305 [TEST] CPU read @0x5da
90315 [L1] Cache hit: addr = 5da, data = ca
90315 [TEST] CPU read @0x5db
90325 [L1] Cache hit: addr = 5db, data = cb
90325 [TEST] CPU read @0x5dc
90335 [L1] Cache hit: addr = 5dc, data = cc
90335 [TEST] CPU read @0x5dd
90345 [L1] Cache hit: addr = 5dd, data = cd
90345 [TEST] CPU read @0x5de
90355 [L1] Cache hit: addr = 5de, data = ce
90355 [TEST] CPU read @0x5df
90365 [L1] Cache hit: addr = 5df, data = cf
90365 [TEST] CPU read @0x5e0
90375 [L1] Cache miss: addr = 5e0
90375 [TEST] CPU read @0x5e1
90395 [L2] Cache miss: addr = 5e0
90405 [MEM] Mem hit: addr = 5e0, data = e0
90415 [L2] Cache Allocate: addr = 5e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
90425 [L1] Cache Allocate: addr = 5e1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
90425 [L1] Cache hit from L2: addr = 5e1, data = e1
90425 [TEST] CPU read @0x5e2
90435 [L1] Cache hit: addr = 5e2, data = e2
90435 [TEST] CPU read @0x5e3
90445 [L1] Cache hit: addr = 5e3, data = e3
90445 [TEST] CPU read @0x5e4
90455 [L1] Cache hit: addr = 5e4, data = e4
90455 [TEST] CPU read @0x5e5
90465 [L1] Cache hit: addr = 5e5, data = e5
90465 [TEST] CPU read @0x5e6
90475 [L1] Cache hit: addr = 5e6, data = e6
90475 [TEST] CPU read @0x5e7
90485 [L1] Cache hit: addr = 5e7, data = e7
90485 [TEST] CPU read @0x5e8
90495 [L1] Cache hit: addr = 5e8, data = e8
90495 [TEST] CPU read @0x5e9
90505 [L1] Cache hit: addr = 5e9, data = e9
90505 [TEST] CPU read @0x5ea
90515 [L1] Cache hit: addr = 5ea, data = ea
90515 [TEST] CPU read @0x5eb
90525 [L1] Cache hit: addr = 5eb, data = eb
90525 [TEST] CPU read @0x5ec
90535 [L1] Cache hit: addr = 5ec, data = ec
90535 [TEST] CPU read @0x5ed
90545 [L1] Cache hit: addr = 5ed, data = ed
90545 [TEST] CPU read @0x5ee
90555 [L1] Cache hit: addr = 5ee, data = ee
90555 [TEST] CPU read @0x5ef
90565 [L1] Cache hit: addr = 5ef, data = ef
90565 [TEST] CPU read @0x5f0
90575 [L1] Cache miss: addr = 5f0
90575 [TEST] CPU read @0x5f1
90595 [L2] Cache hit: addr = 5f0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
90605 [L1] Cache Allocate: addr = 5f1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
90605 [L1] Cache hit from L2: addr = 5f1, data = e1
90605 [TEST] CPU read @0x5f2
90615 [L1] Cache hit: addr = 5f2, data = e2
90615 [TEST] CPU read @0x5f3
90625 [L1] Cache hit: addr = 5f3, data = e3
90625 [TEST] CPU read @0x5f4
90635 [L1] Cache hit: addr = 5f4, data = e4
90635 [TEST] CPU read @0x5f5
90645 [L1] Cache hit: addr = 5f5, data = e5
90645 [TEST] CPU read @0x5f6
90655 [L1] Cache hit: addr = 5f6, data = e6
90655 [TEST] CPU read @0x5f7
90665 [L1] Cache hit: addr = 5f7, data = e7
90665 [TEST] CPU read @0x5f8
90675 [L1] Cache hit: addr = 5f8, data = e8
90675 [TEST] CPU read @0x5f9
90685 [L1] Cache hit: addr = 5f9, data = e9
90685 [TEST] CPU read @0x5fa
90695 [L1] Cache hit: addr = 5fa, data = ea
90695 [TEST] CPU read @0x5fb
90705 [L1] Cache hit: addr = 5fb, data = eb
90705 [TEST] CPU read @0x5fc
90715 [L1] Cache hit: addr = 5fc, data = ec
90715 [TEST] CPU read @0x5fd
90725 [L1] Cache hit: addr = 5fd, data = ed
90725 [TEST] CPU read @0x5fe
90735 [L1] Cache hit: addr = 5fe, data = ee
90735 [TEST] CPU read @0x5ff
90745 [L1] Cache hit: addr = 5ff, data = ef
90745 [TEST] CPU read @0x600
90755 [L1] Cache miss: addr = 600
90755 [TEST] CPU read @0x601
90775 [L2] Cache miss: addr = 600
90785 [MEM] Mem hit: addr = 600, data = 00
90795 [L2] Cache Allocate: addr = 600 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
90805 [L1] Cache Allocate: addr = 601 data = 0f0e0d0c0b0a09080706050403020100
90805 [L1] Cache hit from L2: addr = 601, data = 01
90805 [TEST] CPU read @0x602
90815 [L1] Cache hit: addr = 602, data = 02
90815 [TEST] CPU read @0x603
90825 [L1] Cache hit: addr = 603, data = 03
90825 [TEST] CPU read @0x604
90835 [L1] Cache hit: addr = 604, data = 04
90835 [TEST] CPU read @0x605
90845 [L1] Cache hit: addr = 605, data = 05
90845 [TEST] CPU read @0x606
90855 [L1] Cache hit: addr = 606, data = 06
90855 [TEST] CPU read @0x607
90865 [L1] Cache hit: addr = 607, data = 07
90865 [TEST] CPU read @0x608
90875 [L1] Cache hit: addr = 608, data = 08
90875 [TEST] CPU read @0x609
90885 [L1] Cache hit: addr = 609, data = 09
90885 [TEST] CPU read @0x60a
90895 [L1] Cache hit: addr = 60a, data = 0a
90895 [TEST] CPU read @0x60b
90905 [L1] Cache hit: addr = 60b, data = 0b
90905 [TEST] CPU read @0x60c
90915 [L1] Cache hit: addr = 60c, data = 0c
90915 [TEST] CPU read @0x60d
90925 [L1] Cache hit: addr = 60d, data = 0d
90925 [TEST] CPU read @0x60e
90935 [L1] Cache hit: addr = 60e, data = 0e
90935 [TEST] CPU read @0x60f
90945 [L1] Cache hit: addr = 60f, data = 0f
90945 [TEST] CPU read @0x610
90955 [L1] Cache miss: addr = 610
90955 [TEST] CPU read @0x611
90975 [L2] Cache hit: addr = 610, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
90985 [L1] Cache Allocate: addr = 611 data = 0f0e0d0c0b0a09080706050403020100
90985 [L1] Cache hit from L2: addr = 611, data = 01
90985 [TEST] CPU read @0x612
90995 [L1] Cache hit: addr = 612, data = 02
90995 [TEST] CPU read @0x613
91005 [L1] Cache hit: addr = 613, data = 03
91005 [TEST] CPU read @0x614
91015 [L1] Cache hit: addr = 614, data = 04
91015 [TEST] CPU read @0x615
91025 [L1] Cache hit: addr = 615, data = 05
91025 [TEST] CPU read @0x616
91035 [L1] Cache hit: addr = 616, data = 06
91035 [TEST] CPU read @0x617
91045 [L1] Cache hit: addr = 617, data = 07
91045 [TEST] CPU read @0x618
91055 [L1] Cache hit: addr = 618, data = 08
91055 [TEST] CPU read @0x619
91065 [L1] Cache hit: addr = 619, data = 09
91065 [TEST] CPU read @0x61a
91075 [L1] Cache hit: addr = 61a, data = 0a
91075 [TEST] CPU read @0x61b
91085 [L1] Cache hit: addr = 61b, data = 0b
91085 [TEST] CPU read @0x61c
91095 [L1] Cache hit: addr = 61c, data = 0c
91095 [TEST] CPU read @0x61d
91105 [L1] Cache hit: addr = 61d, data = 0d
91105 [TEST] CPU read @0x61e
91115 [L1] Cache hit: addr = 61e, data = 0e
91115 [TEST] CPU read @0x61f
91125 [L1] Cache hit: addr = 61f, data = 0f
91125 [TEST] CPU read @0x620
91135 [L1] Cache miss: addr = 620
91135 [TEST] CPU read @0x621
91155 [L2] Cache miss: addr = 620
91165 [MEM] Mem hit: addr = 620, data = 20
91175 [L2] Cache Allocate: addr = 620 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
91185 [L1] Cache Allocate: addr = 621 data = 2f2e2d2c2b2a29282726252423222120
91185 [L1] Cache hit from L2: addr = 621, data = 21
91185 [TEST] CPU read @0x622
91195 [L1] Cache hit: addr = 622, data = 22
91195 [TEST] CPU read @0x623
91205 [L1] Cache hit: addr = 623, data = 23
91205 [TEST] CPU read @0x624
91215 [L1] Cache hit: addr = 624, data = 24
91215 [TEST] CPU read @0x625
91225 [L1] Cache hit: addr = 625, data = 25
91225 [TEST] CPU read @0x626
91235 [L1] Cache hit: addr = 626, data = 26
91235 [TEST] CPU read @0x627
91245 [L1] Cache hit: addr = 627, data = 27
91245 [TEST] CPU read @0x628
91255 [L1] Cache hit: addr = 628, data = 28
91255 [TEST] CPU read @0x629
91265 [L1] Cache hit: addr = 629, data = 29
91265 [TEST] CPU read @0x62a
91275 [L1] Cache hit: addr = 62a, data = 2a
91275 [TEST] CPU read @0x62b
91285 [L1] Cache hit: addr = 62b, data = 2b
91285 [TEST] CPU read @0x62c
91295 [L1] Cache hit: addr = 62c, data = 2c
91295 [TEST] CPU read @0x62d
91305 [L1] Cache hit: addr = 62d, data = 2d
91305 [TEST] CPU read @0x62e
91315 [L1] Cache hit: addr = 62e, data = 2e
91315 [TEST] CPU read @0x62f
91325 [L1] Cache hit: addr = 62f, data = 2f
91325 [TEST] CPU read @0x630
91335 [L1] Cache miss: addr = 630
91335 [TEST] CPU read @0x631
91355 [L2] Cache hit: addr = 630, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
91365 [L1] Cache Allocate: addr = 631 data = 2f2e2d2c2b2a29282726252423222120
91365 [L1] Cache hit from L2: addr = 631, data = 21
91365 [TEST] CPU read @0x632
91375 [L1] Cache hit: addr = 632, data = 22
91375 [TEST] CPU read @0x633
91385 [L1] Cache hit: addr = 633, data = 23
91385 [TEST] CPU read @0x634
91395 [L1] Cache hit: addr = 634, data = 24
91395 [TEST] CPU read @0x635
91405 [L1] Cache hit: addr = 635, data = 25
91405 [TEST] CPU read @0x636
91415 [L1] Cache hit: addr = 636, data = 26
91415 [TEST] CPU read @0x637
91425 [L1] Cache hit: addr = 637, data = 27
91425 [TEST] CPU read @0x638
91435 [L1] Cache hit: addr = 638, data = 28
91435 [TEST] CPU read @0x639
91445 [L1] Cache hit: addr = 639, data = 29
91445 [TEST] CPU read @0x63a
91455 [L1] Cache hit: addr = 63a, data = 2a
91455 [TEST] CPU read @0x63b
91465 [L1] Cache hit: addr = 63b, data = 2b
91465 [TEST] CPU read @0x63c
91475 [L1] Cache hit: addr = 63c, data = 2c
91475 [TEST] CPU read @0x63d
91485 [L1] Cache hit: addr = 63d, data = 2d
91485 [TEST] CPU read @0x63e
91495 [L1] Cache hit: addr = 63e, data = 2e
91495 [TEST] CPU read @0x63f
91505 [L1] Cache hit: addr = 63f, data = 2f
91505 [TEST] CPU read @0x640
91515 [L1] Cache miss: addr = 640
91515 [TEST] CPU read @0x641
91535 [L2] Cache miss: addr = 640
91545 [MEM] Mem hit: addr = 640, data = 40
91555 [L2] Cache Allocate: addr = 640 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
91565 [L1] Cache Allocate: addr = 641 data = 4f4e4d4c4b4a49484746454443424140
91565 [L1] Cache hit from L2: addr = 641, data = 41
91565 [TEST] CPU read @0x642
91575 [L1] Cache hit: addr = 642, data = 42
91575 [TEST] CPU read @0x643
91585 [L1] Cache hit: addr = 643, data = 43
91585 [TEST] CPU read @0x644
91595 [L1] Cache hit: addr = 644, data = 44
91595 [TEST] CPU read @0x645
91605 [L1] Cache hit: addr = 645, data = 45
91605 [TEST] CPU read @0x646
91615 [L1] Cache hit: addr = 646, data = 46
91615 [TEST] CPU read @0x647
91625 [L1] Cache hit: addr = 647, data = 47
91625 [TEST] CPU read @0x648
91635 [L1] Cache hit: addr = 648, data = 48
91635 [TEST] CPU read @0x649
91645 [L1] Cache hit: addr = 649, data = 49
91645 [TEST] CPU read @0x64a
91655 [L1] Cache hit: addr = 64a, data = 4a
91655 [TEST] CPU read @0x64b
91665 [L1] Cache hit: addr = 64b, data = 4b
91665 [TEST] CPU read @0x64c
91675 [L1] Cache hit: addr = 64c, data = 4c
91675 [TEST] CPU read @0x64d
91685 [L1] Cache hit: addr = 64d, data = 4d
91685 [TEST] CPU read @0x64e
91695 [L1] Cache hit: addr = 64e, data = 4e
91695 [TEST] CPU read @0x64f
91705 [L1] Cache hit: addr = 64f, data = 4f
91705 [TEST] CPU read @0x650
91715 [L1] Cache miss: addr = 650
91715 [TEST] CPU read @0x651
91735 [L2] Cache hit: addr = 650, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
91745 [L1] Cache Allocate: addr = 651 data = 4f4e4d4c4b4a49484746454443424140
91745 [L1] Cache hit from L2: addr = 651, data = 41
91745 [TEST] CPU read @0x652
91755 [L1] Cache hit: addr = 652, data = 42
91755 [TEST] CPU read @0x653
91765 [L1] Cache hit: addr = 653, data = 43
91765 [TEST] CPU read @0x654
91775 [L1] Cache hit: addr = 654, data = 44
91775 [TEST] CPU read @0x655
91785 [L1] Cache hit: addr = 655, data = 45
91785 [TEST] CPU read @0x656
91795 [L1] Cache hit: addr = 656, data = 46
91795 [TEST] CPU read @0x657
91805 [L1] Cache hit: addr = 657, data = 47
91805 [TEST] CPU read @0x658
91815 [L1] Cache hit: addr = 658, data = 48
91815 [TEST] CPU read @0x659
91825 [L1] Cache hit: addr = 659, data = 49
91825 [TEST] CPU read @0x65a
91835 [L1] Cache hit: addr = 65a, data = 4a
91835 [TEST] CPU read @0x65b
91845 [L1] Cache hit: addr = 65b, data = 4b
91845 [TEST] CPU read @0x65c
91855 [L1] Cache hit: addr = 65c, data = 4c
91855 [TEST] CPU read @0x65d
91865 [L1] Cache hit: addr = 65d, data = 4d
91865 [TEST] CPU read @0x65e
91875 [L1] Cache hit: addr = 65e, data = 4e
91875 [TEST] CPU read @0x65f
91885 [L1] Cache hit: addr = 65f, data = 4f
91885 [TEST] CPU read @0x660
91895 [L1] Cache miss: addr = 660
91895 [TEST] CPU read @0x661
91915 [L2] Cache miss: addr = 660
91925 [MEM] Mem hit: addr = 660, data = 60
91935 [L2] Cache Allocate: addr = 660 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
91945 [L1] Cache Allocate: addr = 661 data = 6f6e6d6c6b6a69686766656463626160
91945 [L1] Cache hit from L2: addr = 661, data = 61
91945 [TEST] CPU read @0x662
91955 [L1] Cache hit: addr = 662, data = 62
91955 [TEST] CPU read @0x663
91965 [L1] Cache hit: addr = 663, data = 63
91965 [TEST] CPU read @0x664
91975 [L1] Cache hit: addr = 664, data = 64
91975 [TEST] CPU read @0x665
91985 [L1] Cache hit: addr = 665, data = 65
91985 [TEST] CPU read @0x666
91995 [L1] Cache hit: addr = 666, data = 66
91995 [TEST] CPU read @0x667
92005 [L1] Cache hit: addr = 667, data = 67
92005 [TEST] CPU read @0x668
92015 [L1] Cache hit: addr = 668, data = 68
92015 [TEST] CPU read @0x669
92025 [L1] Cache hit: addr = 669, data = 69
92025 [TEST] CPU read @0x66a
92035 [L1] Cache hit: addr = 66a, data = 6a
92035 [TEST] CPU read @0x66b
92045 [L1] Cache hit: addr = 66b, data = 6b
92045 [TEST] CPU read @0x66c
92055 [L1] Cache hit: addr = 66c, data = 6c
92055 [TEST] CPU read @0x66d
92065 [L1] Cache hit: addr = 66d, data = 6d
92065 [TEST] CPU read @0x66e
92075 [L1] Cache hit: addr = 66e, data = 6e
92075 [TEST] CPU read @0x66f
92085 [L1] Cache hit: addr = 66f, data = 6f
92085 [TEST] CPU read @0x670
92095 [L1] Cache miss: addr = 670
92095 [TEST] CPU read @0x671
92115 [L2] Cache hit: addr = 670, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
92125 [L1] Cache Allocate: addr = 671 data = 6f6e6d6c6b6a69686766656463626160
92125 [L1] Cache hit from L2: addr = 671, data = 61
92125 [TEST] CPU read @0x672
92135 [L1] Cache hit: addr = 672, data = 62
92135 [TEST] CPU read @0x673
92145 [L1] Cache hit: addr = 673, data = 63
92145 [TEST] CPU read @0x674
92155 [L1] Cache hit: addr = 674, data = 64
92155 [TEST] CPU read @0x675
92165 [L1] Cache hit: addr = 675, data = 65
92165 [TEST] CPU read @0x676
92175 [L1] Cache hit: addr = 676, data = 66
92175 [TEST] CPU read @0x677
92185 [L1] Cache hit: addr = 677, data = 67
92185 [TEST] CPU read @0x678
92195 [L1] Cache hit: addr = 678, data = 68
92195 [TEST] CPU read @0x679
92205 [L1] Cache hit: addr = 679, data = 69
92205 [TEST] CPU read @0x67a
92215 [L1] Cache hit: addr = 67a, data = 6a
92215 [TEST] CPU read @0x67b
92225 [L1] Cache hit: addr = 67b, data = 6b
92225 [TEST] CPU read @0x67c
92235 [L1] Cache hit: addr = 67c, data = 6c
92235 [TEST] CPU read @0x67d
92245 [L1] Cache hit: addr = 67d, data = 6d
92245 [TEST] CPU read @0x67e
92255 [L1] Cache hit: addr = 67e, data = 6e
92255 [TEST] CPU read @0x67f
92265 [L1] Cache hit: addr = 67f, data = 6f
92265 [TEST] CPU read @0x680
92275 [L1] Cache miss: addr = 680
92275 [TEST] CPU read @0x681
92295 [L2] Cache miss: addr = 680
92305 [MEM] Mem hit: addr = 680, data = 80
92315 [L2] Cache Allocate: addr = 680 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
92325 [L1] Cache Allocate: addr = 681 data = 8f8e8d8c8b8a89888786858483828180
92325 [L1] Cache hit from L2: addr = 681, data = 81
92325 [TEST] CPU read @0x682
92335 [L1] Cache hit: addr = 682, data = 82
92335 [TEST] CPU read @0x683
92345 [L1] Cache hit: addr = 683, data = 83
92345 [TEST] CPU read @0x684
92355 [L1] Cache hit: addr = 684, data = 84
92355 [TEST] CPU read @0x685
92365 [L1] Cache hit: addr = 685, data = 85
92365 [TEST] CPU read @0x686
92375 [L1] Cache hit: addr = 686, data = 86
92375 [TEST] CPU read @0x687
92385 [L1] Cache hit: addr = 687, data = 87
92385 [TEST] CPU read @0x688
92395 [L1] Cache hit: addr = 688, data = 88
92395 [TEST] CPU read @0x689
92405 [L1] Cache hit: addr = 689, data = 89
92405 [TEST] CPU read @0x68a
92415 [L1] Cache hit: addr = 68a, data = 8a
92415 [TEST] CPU read @0x68b
92425 [L1] Cache hit: addr = 68b, data = 8b
92425 [TEST] CPU read @0x68c
92435 [L1] Cache hit: addr = 68c, data = 8c
92435 [TEST] CPU read @0x68d
92445 [L1] Cache hit: addr = 68d, data = 8d
92445 [TEST] CPU read @0x68e
92455 [L1] Cache hit: addr = 68e, data = 8e
92455 [TEST] CPU read @0x68f
92465 [L1] Cache hit: addr = 68f, data = 8f
92465 [TEST] CPU read @0x690
92475 [L1] Cache miss: addr = 690
92475 [TEST] CPU read @0x691
92495 [L2] Cache hit: addr = 690, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
92505 [L1] Cache Allocate: addr = 691 data = 8f8e8d8c8b8a89888786858483828180
92505 [L1] Cache hit from L2: addr = 691, data = 81
92505 [TEST] CPU read @0x692
92515 [L1] Cache hit: addr = 692, data = 82
92515 [TEST] CPU read @0x693
92525 [L1] Cache hit: addr = 693, data = 83
92525 [TEST] CPU read @0x694
92535 [L1] Cache hit: addr = 694, data = 84
92535 [TEST] CPU read @0x695
92545 [L1] Cache hit: addr = 695, data = 85
92545 [TEST] CPU read @0x696
92555 [L1] Cache hit: addr = 696, data = 86
92555 [TEST] CPU read @0x697
92565 [L1] Cache hit: addr = 697, data = 87
92565 [TEST] CPU read @0x698
92575 [L1] Cache hit: addr = 698, data = 88
92575 [TEST] CPU read @0x699
92585 [L1] Cache hit: addr = 699, data = 89
92585 [TEST] CPU read @0x69a
92595 [L1] Cache hit: addr = 69a, data = 8a
92595 [TEST] CPU read @0x69b
92605 [L1] Cache hit: addr = 69b, data = 8b
92605 [TEST] CPU read @0x69c
92615 [L1] Cache hit: addr = 69c, data = 8c
92615 [TEST] CPU read @0x69d
92625 [L1] Cache hit: addr = 69d, data = 8d
92625 [TEST] CPU read @0x69e
92635 [L1] Cache hit: addr = 69e, data = 8e
92635 [TEST] CPU read @0x69f
92645 [L1] Cache hit: addr = 69f, data = 8f
92645 [TEST] CPU read @0x6a0
92655 [L1] Cache miss: addr = 6a0
92655 [TEST] CPU read @0x6a1
92675 [L2] Cache miss: addr = 6a0
92685 [MEM] Mem hit: addr = 6a0, data = a0
92695 [L2] Cache Allocate: addr = 6a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
92705 [L1] Cache Allocate: addr = 6a1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
92705 [L1] Cache hit from L2: addr = 6a1, data = a1
92705 [TEST] CPU read @0x6a2
92715 [L1] Cache hit: addr = 6a2, data = a2
92715 [TEST] CPU read @0x6a3
92725 [L1] Cache hit: addr = 6a3, data = a3
92725 [TEST] CPU read @0x6a4
92735 [L1] Cache hit: addr = 6a4, data = a4
92735 [TEST] CPU read @0x6a5
92745 [L1] Cache hit: addr = 6a5, data = a5
92745 [TEST] CPU read @0x6a6
92755 [L1] Cache hit: addr = 6a6, data = a6
92755 [TEST] CPU read @0x6a7
92765 [L1] Cache hit: addr = 6a7, data = a7
92765 [TEST] CPU read @0x6a8
92775 [L1] Cache hit: addr = 6a8, data = a8
92775 [TEST] CPU read @0x6a9
92785 [L1] Cache hit: addr = 6a9, data = a9
92785 [TEST] CPU read @0x6aa
92795 [L1] Cache hit: addr = 6aa, data = aa
92795 [TEST] CPU read @0x6ab
92805 [L1] Cache hit: addr = 6ab, data = ab
92805 [TEST] CPU read @0x6ac
92815 [L1] Cache hit: addr = 6ac, data = ac
92815 [TEST] CPU read @0x6ad
92825 [L1] Cache hit: addr = 6ad, data = ad
92825 [TEST] CPU read @0x6ae
92835 [L1] Cache hit: addr = 6ae, data = ae
92835 [TEST] CPU read @0x6af
92845 [L1] Cache hit: addr = 6af, data = af
92845 [TEST] CPU read @0x6b0
92855 [L1] Cache miss: addr = 6b0
92855 [TEST] CPU read @0x6b1
92875 [L2] Cache hit: addr = 6b0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
92885 [L1] Cache Allocate: addr = 6b1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
92885 [L1] Cache hit from L2: addr = 6b1, data = a1
92885 [TEST] CPU read @0x6b2
92895 [L1] Cache hit: addr = 6b2, data = a2
92895 [TEST] CPU read @0x6b3
92905 [L1] Cache hit: addr = 6b3, data = a3
92905 [TEST] CPU read @0x6b4
92915 [L1] Cache hit: addr = 6b4, data = a4
92915 [TEST] CPU read @0x6b5
92925 [L1] Cache hit: addr = 6b5, data = a5
92925 [TEST] CPU read @0x6b6
92935 [L1] Cache hit: addr = 6b6, data = a6
92935 [TEST] CPU read @0x6b7
92945 [L1] Cache hit: addr = 6b7, data = a7
92945 [TEST] CPU read @0x6b8
92955 [L1] Cache hit: addr = 6b8, data = a8
92955 [TEST] CPU read @0x6b9
92965 [L1] Cache hit: addr = 6b9, data = a9
92965 [TEST] CPU read @0x6ba
92975 [L1] Cache hit: addr = 6ba, data = aa
92975 [TEST] CPU read @0x6bb
92985 [L1] Cache hit: addr = 6bb, data = ab
92985 [TEST] CPU read @0x6bc
92995 [L1] Cache hit: addr = 6bc, data = ac
92995 [TEST] CPU read @0x6bd
93005 [L1] Cache hit: addr = 6bd, data = ad
93005 [TEST] CPU read @0x6be
93015 [L1] Cache hit: addr = 6be, data = ae
93015 [TEST] CPU read @0x6bf
93025 [L1] Cache hit: addr = 6bf, data = af
93025 [TEST] CPU read @0x6c0
93035 [L1] Cache miss: addr = 6c0
93035 [TEST] CPU read @0x6c1
93055 [L2] Cache miss: addr = 6c0
93065 [MEM] Mem hit: addr = 6c0, data = c0
93075 [L2] Cache Allocate: addr = 6c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
93085 [L1] Cache Allocate: addr = 6c1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
93085 [L1] Cache hit from L2: addr = 6c1, data = c1
93085 [TEST] CPU read @0x6c2
93095 [L1] Cache hit: addr = 6c2, data = c2
93095 [TEST] CPU read @0x6c3
93105 [L1] Cache hit: addr = 6c3, data = c3
93105 [TEST] CPU read @0x6c4
93115 [L1] Cache hit: addr = 6c4, data = c4
93115 [TEST] CPU read @0x6c5
93125 [L1] Cache hit: addr = 6c5, data = c5
93125 [TEST] CPU read @0x6c6
93135 [L1] Cache hit: addr = 6c6, data = c6
93135 [TEST] CPU read @0x6c7
93145 [L1] Cache hit: addr = 6c7, data = c7
93145 [TEST] CPU read @0x6c8
93155 [L1] Cache hit: addr = 6c8, data = c8
93155 [TEST] CPU read @0x6c9
93165 [L1] Cache hit: addr = 6c9, data = c9
93165 [TEST] CPU read @0x6ca
93175 [L1] Cache hit: addr = 6ca, data = ca
93175 [TEST] CPU read @0x6cb
93185 [L1] Cache hit: addr = 6cb, data = cb
93185 [TEST] CPU read @0x6cc
93195 [L1] Cache hit: addr = 6cc, data = cc
93195 [TEST] CPU read @0x6cd
93205 [L1] Cache hit: addr = 6cd, data = cd
93205 [TEST] CPU read @0x6ce
93215 [L1] Cache hit: addr = 6ce, data = ce
93215 [TEST] CPU read @0x6cf
93225 [L1] Cache hit: addr = 6cf, data = cf
93225 [TEST] CPU read @0x6d0
93235 [L1] Cache miss: addr = 6d0
93235 [TEST] CPU read @0x6d1
93255 [L2] Cache hit: addr = 6d0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
93265 [L1] Cache Allocate: addr = 6d1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
93265 [L1] Cache hit from L2: addr = 6d1, data = c1
93265 [TEST] CPU read @0x6d2
93275 [L1] Cache hit: addr = 6d2, data = c2
93275 [TEST] CPU read @0x6d3
93285 [L1] Cache hit: addr = 6d3, data = c3
93285 [TEST] CPU read @0x6d4
93295 [L1] Cache hit: addr = 6d4, data = c4
93295 [TEST] CPU read @0x6d5
93305 [L1] Cache hit: addr = 6d5, data = c5
93305 [TEST] CPU read @0x6d6
93315 [L1] Cache hit: addr = 6d6, data = c6
93315 [TEST] CPU read @0x6d7
93325 [L1] Cache hit: addr = 6d7, data = c7
93325 [TEST] CPU read @0x6d8
93335 [L1] Cache hit: addr = 6d8, data = c8
93335 [TEST] CPU read @0x6d9
93345 [L1] Cache hit: addr = 6d9, data = c9
93345 [TEST] CPU read @0x6da
93355 [L1] Cache hit: addr = 6da, data = ca
93355 [TEST] CPU read @0x6db
93365 [L1] Cache hit: addr = 6db, data = cb
93365 [TEST] CPU read @0x6dc
93375 [L1] Cache hit: addr = 6dc, data = cc
93375 [TEST] CPU read @0x6dd
93385 [L1] Cache hit: addr = 6dd, data = cd
93385 [TEST] CPU read @0x6de
93395 [L1] Cache hit: addr = 6de, data = ce
93395 [TEST] CPU read @0x6df
93405 [L1] Cache hit: addr = 6df, data = cf
93405 [TEST] CPU read @0x6e0
93415 [L1] Cache miss: addr = 6e0
93415 [TEST] CPU read @0x6e1
93435 [L2] Cache miss: addr = 6e0
93445 [MEM] Mem hit: addr = 6e0, data = e0
93455 [L2] Cache Allocate: addr = 6e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
93465 [L1] Cache Allocate: addr = 6e1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
93465 [L1] Cache hit from L2: addr = 6e1, data = e1
93465 [TEST] CPU read @0x6e2
93475 [L1] Cache hit: addr = 6e2, data = e2
93475 [TEST] CPU read @0x6e3
93485 [L1] Cache hit: addr = 6e3, data = e3
93485 [TEST] CPU read @0x6e4
93495 [L1] Cache hit: addr = 6e4, data = e4
93495 [TEST] CPU read @0x6e5
93505 [L1] Cache hit: addr = 6e5, data = e5
93505 [TEST] CPU read @0x6e6
93515 [L1] Cache hit: addr = 6e6, data = e6
93515 [TEST] CPU read @0x6e7
93525 [L1] Cache hit: addr = 6e7, data = e7
93525 [TEST] CPU read @0x6e8
93535 [L1] Cache hit: addr = 6e8, data = e8
93535 [TEST] CPU read @0x6e9
93545 [L1] Cache hit: addr = 6e9, data = e9
93545 [TEST] CPU read @0x6ea
93555 [L1] Cache hit: addr = 6ea, data = ea
93555 [TEST] CPU read @0x6eb
93565 [L1] Cache hit: addr = 6eb, data = eb
93565 [TEST] CPU read @0x6ec
93575 [L1] Cache hit: addr = 6ec, data = ec
93575 [TEST] CPU read @0x6ed
93585 [L1] Cache hit: addr = 6ed, data = ed
93585 [TEST] CPU read @0x6ee
93595 [L1] Cache hit: addr = 6ee, data = ee
93595 [TEST] CPU read @0x6ef
93605 [L1] Cache hit: addr = 6ef, data = ef
93605 [TEST] CPU read @0x6f0
93615 [L1] Cache miss: addr = 6f0
93615 [TEST] CPU read @0x6f1
93635 [L2] Cache hit: addr = 6f0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
93645 [L1] Cache Allocate: addr = 6f1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
93645 [L1] Cache hit from L2: addr = 6f1, data = e1
93645 [TEST] CPU read @0x6f2
93655 [L1] Cache hit: addr = 6f2, data = e2
93655 [TEST] CPU read @0x6f3
93665 [L1] Cache hit: addr = 6f3, data = e3
93665 [TEST] CPU read @0x6f4
93675 [L1] Cache hit: addr = 6f4, data = e4
93675 [TEST] CPU read @0x6f5
93685 [L1] Cache hit: addr = 6f5, data = e5
93685 [TEST] CPU read @0x6f6
93695 [L1] Cache hit: addr = 6f6, data = e6
93695 [TEST] CPU read @0x6f7
93705 [L1] Cache hit: addr = 6f7, data = e7
93705 [TEST] CPU read @0x6f8
93715 [L1] Cache hit: addr = 6f8, data = e8
93715 [TEST] CPU read @0x6f9
93725 [L1] Cache hit: addr = 6f9, data = e9
93725 [TEST] CPU read @0x6fa
93735 [L1] Cache hit: addr = 6fa, data = ea
93735 [TEST] CPU read @0x6fb
93745 [L1] Cache hit: addr = 6fb, data = eb
93745 [TEST] CPU read @0x6fc
93755 [L1] Cache hit: addr = 6fc, data = ec
93755 [TEST] CPU read @0x6fd
93765 [L1] Cache hit: addr = 6fd, data = ed
93765 [TEST] CPU read @0x6fe
93775 [L1] Cache hit: addr = 6fe, data = ee
93775 [TEST] CPU read @0x6ff
93785 [L1] Cache hit: addr = 6ff, data = ef
93785 [TEST] CPU read @0x700
93795 [L1] Cache miss: addr = 700
93795 [TEST] CPU read @0x701
93815 [L2] Cache miss: addr = 700
93825 [MEM] Mem hit: addr = 700, data = 00
93835 [L2] Cache Allocate: addr = 700 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
93845 [L1] Cache Allocate: addr = 701 data = 0f0e0d0c0b0a09080706050403020100
93845 [L1] Cache hit from L2: addr = 701, data = 01
93845 [TEST] CPU read @0x702
93855 [L1] Cache hit: addr = 702, data = 02
93855 [TEST] CPU read @0x703
93865 [L1] Cache hit: addr = 703, data = 03
93865 [TEST] CPU read @0x704
93875 [L1] Cache hit: addr = 704, data = 04
93875 [TEST] CPU read @0x705
93885 [L1] Cache hit: addr = 705, data = 05
93885 [TEST] CPU read @0x706
93895 [L1] Cache hit: addr = 706, data = 06
93895 [TEST] CPU read @0x707
93905 [L1] Cache hit: addr = 707, data = 07
93905 [TEST] CPU read @0x708
93915 [L1] Cache hit: addr = 708, data = 08
93915 [TEST] CPU read @0x709
93925 [L1] Cache hit: addr = 709, data = 09
93925 [TEST] CPU read @0x70a
93935 [L1] Cache hit: addr = 70a, data = 0a
93935 [TEST] CPU read @0x70b
93945 [L1] Cache hit: addr = 70b, data = 0b
93945 [TEST] CPU read @0x70c
93955 [L1] Cache hit: addr = 70c, data = 0c
93955 [TEST] CPU read @0x70d
93965 [L1] Cache hit: addr = 70d, data = 0d
93965 [TEST] CPU read @0x70e
93975 [L1] Cache hit: addr = 70e, data = 0e
93975 [TEST] CPU read @0x70f
93985 [L1] Cache hit: addr = 70f, data = 0f
93985 [TEST] CPU read @0x710
93995 [L1] Cache miss: addr = 710
93995 [TEST] CPU read @0x711
94015 [L2] Cache hit: addr = 710, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
94025 [L1] Cache Allocate: addr = 711 data = 0f0e0d0c0b0a09080706050403020100
94025 [L1] Cache hit from L2: addr = 711, data = 01
94025 [TEST] CPU read @0x712
94035 [L1] Cache hit: addr = 712, data = 02
94035 [TEST] CPU read @0x713
94045 [L1] Cache hit: addr = 713, data = 03
94045 [TEST] CPU read @0x714
94055 [L1] Cache hit: addr = 714, data = 04
94055 [TEST] CPU read @0x715
94065 [L1] Cache hit: addr = 715, data = 05
94065 [TEST] CPU read @0x716
94075 [L1] Cache hit: addr = 716, data = 06
94075 [TEST] CPU read @0x717
94085 [L1] Cache hit: addr = 717, data = 07
94085 [TEST] CPU read @0x718
94095 [L1] Cache hit: addr = 718, data = 08
94095 [TEST] CPU read @0x719
94105 [L1] Cache hit: addr = 719, data = 09
94105 [TEST] CPU read @0x71a
94115 [L1] Cache hit: addr = 71a, data = 0a
94115 [TEST] CPU read @0x71b
94125 [L1] Cache hit: addr = 71b, data = 0b
94125 [TEST] CPU read @0x71c
94135 [L1] Cache hit: addr = 71c, data = 0c
94135 [TEST] CPU read @0x71d
94145 [L1] Cache hit: addr = 71d, data = 0d
94145 [TEST] CPU read @0x71e
94155 [L1] Cache hit: addr = 71e, data = 0e
94155 [TEST] CPU read @0x71f
94165 [L1] Cache hit: addr = 71f, data = 0f
94165 [TEST] CPU read @0x720
94175 [L1] Cache miss: addr = 720
94175 [TEST] CPU read @0x721
94195 [L2] Cache miss: addr = 720
94205 [MEM] Mem hit: addr = 720, data = 20
94215 [L2] Cache Allocate: addr = 720 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
94225 [L1] Cache Allocate: addr = 721 data = 2f2e2d2c2b2a29282726252423222120
94225 [L1] Cache hit from L2: addr = 721, data = 21
94225 [TEST] CPU read @0x722
94235 [L1] Cache hit: addr = 722, data = 22
94235 [TEST] CPU read @0x723
94245 [L1] Cache hit: addr = 723, data = 23
94245 [TEST] CPU read @0x724
94255 [L1] Cache hit: addr = 724, data = 24
94255 [TEST] CPU read @0x725
94265 [L1] Cache hit: addr = 725, data = 25
94265 [TEST] CPU read @0x726
94275 [L1] Cache hit: addr = 726, data = 26
94275 [TEST] CPU read @0x727
94285 [L1] Cache hit: addr = 727, data = 27
94285 [TEST] CPU read @0x728
94295 [L1] Cache hit: addr = 728, data = 28
94295 [TEST] CPU read @0x729
94305 [L1] Cache hit: addr = 729, data = 29
94305 [TEST] CPU read @0x72a
94315 [L1] Cache hit: addr = 72a, data = 2a
94315 [TEST] CPU read @0x72b
94325 [L1] Cache hit: addr = 72b, data = 2b
94325 [TEST] CPU read @0x72c
94335 [L1] Cache hit: addr = 72c, data = 2c
94335 [TEST] CPU read @0x72d
94345 [L1] Cache hit: addr = 72d, data = 2d
94345 [TEST] CPU read @0x72e
94355 [L1] Cache hit: addr = 72e, data = 2e
94355 [TEST] CPU read @0x72f
94365 [L1] Cache hit: addr = 72f, data = 2f
94365 [TEST] CPU read @0x730
94375 [L1] Cache miss: addr = 730
94375 [TEST] CPU read @0x731
94395 [L2] Cache hit: addr = 730, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
94405 [L1] Cache Allocate: addr = 731 data = 2f2e2d2c2b2a29282726252423222120
94405 [L1] Cache hit from L2: addr = 731, data = 21
94405 [TEST] CPU read @0x732
94415 [L1] Cache hit: addr = 732, data = 22
94415 [TEST] CPU read @0x733
94425 [L1] Cache hit: addr = 733, data = 23
94425 [TEST] CPU read @0x734
94435 [L1] Cache hit: addr = 734, data = 24
94435 [TEST] CPU read @0x735
94445 [L1] Cache hit: addr = 735, data = 25
94445 [TEST] CPU read @0x736
94455 [L1] Cache hit: addr = 736, data = 26
94455 [TEST] CPU read @0x737
94465 [L1] Cache hit: addr = 737, data = 27
94465 [TEST] CPU read @0x738
94475 [L1] Cache hit: addr = 738, data = 28
94475 [TEST] CPU read @0x739
94485 [L1] Cache hit: addr = 739, data = 29
94485 [TEST] CPU read @0x73a
94495 [L1] Cache hit: addr = 73a, data = 2a
94495 [TEST] CPU read @0x73b
94505 [L1] Cache hit: addr = 73b, data = 2b
94505 [TEST] CPU read @0x73c
94515 [L1] Cache hit: addr = 73c, data = 2c
94515 [TEST] CPU read @0x73d
94525 [L1] Cache hit: addr = 73d, data = 2d
94525 [TEST] CPU read @0x73e
94535 [L1] Cache hit: addr = 73e, data = 2e
94535 [TEST] CPU read @0x73f
94545 [L1] Cache hit: addr = 73f, data = 2f
94545 [TEST] CPU read @0x740
94555 [L1] Cache miss: addr = 740
94555 [TEST] CPU read @0x741
94575 [L2] Cache miss: addr = 740
94585 [MEM] Mem hit: addr = 740, data = 40
94595 [L2] Cache Allocate: addr = 740 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
94605 [L1] Cache Allocate: addr = 741 data = 4f4e4d4c4b4a49484746454443424140
94605 [L1] Cache hit from L2: addr = 741, data = 41
94605 [TEST] CPU read @0x742
94615 [L1] Cache hit: addr = 742, data = 42
94615 [TEST] CPU read @0x743
94625 [L1] Cache hit: addr = 743, data = 43
94625 [TEST] CPU read @0x744
94635 [L1] Cache hit: addr = 744, data = 44
94635 [TEST] CPU read @0x745
94645 [L1] Cache hit: addr = 745, data = 45
94645 [TEST] CPU read @0x746
94655 [L1] Cache hit: addr = 746, data = 46
94655 [TEST] CPU read @0x747
94665 [L1] Cache hit: addr = 747, data = 47
94665 [TEST] CPU read @0x748
94675 [L1] Cache hit: addr = 748, data = 48
94675 [TEST] CPU read @0x749
94685 [L1] Cache hit: addr = 749, data = 49
94685 [TEST] CPU read @0x74a
94695 [L1] Cache hit: addr = 74a, data = 4a
94695 [TEST] CPU read @0x74b
94705 [L1] Cache hit: addr = 74b, data = 4b
94705 [TEST] CPU read @0x74c
94715 [L1] Cache hit: addr = 74c, data = 4c
94715 [TEST] CPU read @0x74d
94725 [L1] Cache hit: addr = 74d, data = 4d
94725 [TEST] CPU read @0x74e
94735 [L1] Cache hit: addr = 74e, data = 4e
94735 [TEST] CPU read @0x74f
94745 [L1] Cache hit: addr = 74f, data = 4f
94745 [TEST] CPU read @0x750
94755 [L1] Cache miss: addr = 750
94755 [TEST] CPU read @0x751
94775 [L2] Cache hit: addr = 750, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
94785 [L1] Cache Allocate: addr = 751 data = 4f4e4d4c4b4a49484746454443424140
94785 [L1] Cache hit from L2: addr = 751, data = 41
94785 [TEST] CPU read @0x752
94795 [L1] Cache hit: addr = 752, data = 42
94795 [TEST] CPU read @0x753
94805 [L1] Cache hit: addr = 753, data = 43
94805 [TEST] CPU read @0x754
94815 [L1] Cache hit: addr = 754, data = 44
94815 [TEST] CPU read @0x755
94825 [L1] Cache hit: addr = 755, data = 45
94825 [TEST] CPU read @0x756
94835 [L1] Cache hit: addr = 756, data = 46
94835 [TEST] CPU read @0x757
94845 [L1] Cache hit: addr = 757, data = 47
94845 [TEST] CPU read @0x758
94855 [L1] Cache hit: addr = 758, data = 48
94855 [TEST] CPU read @0x759
94865 [L1] Cache hit: addr = 759, data = 49
94865 [TEST] CPU read @0x75a
94875 [L1] Cache hit: addr = 75a, data = 4a
94875 [TEST] CPU read @0x75b
94885 [L1] Cache hit: addr = 75b, data = 4b
94885 [TEST] CPU read @0x75c
94895 [L1] Cache hit: addr = 75c, data = 4c
94895 [TEST] CPU read @0x75d
94905 [L1] Cache hit: addr = 75d, data = 4d
94905 [TEST] CPU read @0x75e
94915 [L1] Cache hit: addr = 75e, data = 4e
94915 [TEST] CPU read @0x75f
94925 [L1] Cache hit: addr = 75f, data = 4f
94925 [TEST] CPU read @0x760
94935 [L1] Cache miss: addr = 760
94935 [TEST] CPU read @0x761
94955 [L2] Cache miss: addr = 760
94965 [MEM] Mem hit: addr = 760, data = 60
94975 [L2] Cache Allocate: addr = 760 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
94985 [L1] Cache Allocate: addr = 761 data = 6f6e6d6c6b6a69686766656463626160
94985 [L1] Cache hit from L2: addr = 761, data = 61
94985 [TEST] CPU read @0x762
94995 [L1] Cache hit: addr = 762, data = 62
94995 [TEST] CPU read @0x763
95005 [L1] Cache hit: addr = 763, data = 63
95005 [TEST] CPU read @0x764
95015 [L1] Cache hit: addr = 764, data = 64
95015 [TEST] CPU read @0x765
95025 [L1] Cache hit: addr = 765, data = 65
95025 [TEST] CPU read @0x766
95035 [L1] Cache hit: addr = 766, data = 66
95035 [TEST] CPU read @0x767
95045 [L1] Cache hit: addr = 767, data = 67
95045 [TEST] CPU read @0x768
95055 [L1] Cache hit: addr = 768, data = 68
95055 [TEST] CPU read @0x769
95065 [L1] Cache hit: addr = 769, data = 69
95065 [TEST] CPU read @0x76a
95075 [L1] Cache hit: addr = 76a, data = 6a
95075 [TEST] CPU read @0x76b
95085 [L1] Cache hit: addr = 76b, data = 6b
95085 [TEST] CPU read @0x76c
95095 [L1] Cache hit: addr = 76c, data = 6c
95095 [TEST] CPU read @0x76d
95105 [L1] Cache hit: addr = 76d, data = 6d
95105 [TEST] CPU read @0x76e
95115 [L1] Cache hit: addr = 76e, data = 6e
95115 [TEST] CPU read @0x76f
95125 [L1] Cache hit: addr = 76f, data = 6f
95125 [TEST] CPU read @0x770
95135 [L1] Cache miss: addr = 770
95135 [TEST] CPU read @0x771
95155 [L2] Cache hit: addr = 770, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
95165 [L1] Cache Allocate: addr = 771 data = 6f6e6d6c6b6a69686766656463626160
95165 [L1] Cache hit from L2: addr = 771, data = 61
95165 [TEST] CPU read @0x772
95175 [L1] Cache hit: addr = 772, data = 62
95175 [TEST] CPU read @0x773
95185 [L1] Cache hit: addr = 773, data = 63
95185 [TEST] CPU read @0x774
95195 [L1] Cache hit: addr = 774, data = 64
95195 [TEST] CPU read @0x775
95205 [L1] Cache hit: addr = 775, data = 65
95205 [TEST] CPU read @0x776
95215 [L1] Cache hit: addr = 776, data = 66
95215 [TEST] CPU read @0x777
95225 [L1] Cache hit: addr = 777, data = 67
95225 [TEST] CPU read @0x778
95235 [L1] Cache hit: addr = 778, data = 68
95235 [TEST] CPU read @0x779
95245 [L1] Cache hit: addr = 779, data = 69
95245 [TEST] CPU read @0x77a
95255 [L1] Cache hit: addr = 77a, data = 6a
95255 [TEST] CPU read @0x77b
95265 [L1] Cache hit: addr = 77b, data = 6b
95265 [TEST] CPU read @0x77c
95275 [L1] Cache hit: addr = 77c, data = 6c
95275 [TEST] CPU read @0x77d
95285 [L1] Cache hit: addr = 77d, data = 6d
95285 [TEST] CPU read @0x77e
95295 [L1] Cache hit: addr = 77e, data = 6e
95295 [TEST] CPU read @0x77f
95305 [L1] Cache hit: addr = 77f, data = 6f
95305 [TEST] CPU read @0x780
95315 [L1] Cache miss: addr = 780
95315 [TEST] CPU read @0x781
95335 [L2] Cache miss: addr = 780
95345 [MEM] Mem hit: addr = 780, data = 80
95355 [L2] Cache Allocate: addr = 780 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
95365 [L1] Cache Allocate: addr = 781 data = 8f8e8d8c8b8a89888786858483828180
95365 [L1] Cache hit from L2: addr = 781, data = 81
95365 [TEST] CPU read @0x782
95375 [L1] Cache hit: addr = 782, data = 82
95375 [TEST] CPU read @0x783
95385 [L1] Cache hit: addr = 783, data = 83
95385 [TEST] CPU read @0x784
95395 [L1] Cache hit: addr = 784, data = 84
95395 [TEST] CPU read @0x785
95405 [L1] Cache hit: addr = 785, data = 85
95405 [TEST] CPU read @0x786
95415 [L1] Cache hit: addr = 786, data = 86
95415 [TEST] CPU read @0x787
95425 [L1] Cache hit: addr = 787, data = 87
95425 [TEST] CPU read @0x788
95435 [L1] Cache hit: addr = 788, data = 88
95435 [TEST] CPU read @0x789
95445 [L1] Cache hit: addr = 789, data = 89
95445 [TEST] CPU read @0x78a
95455 [L1] Cache hit: addr = 78a, data = 8a
95455 [TEST] CPU read @0x78b
95465 [L1] Cache hit: addr = 78b, data = 8b
95465 [TEST] CPU read @0x78c
95475 [L1] Cache hit: addr = 78c, data = 8c
95475 [TEST] CPU read @0x78d
95485 [L1] Cache hit: addr = 78d, data = 8d
95485 [TEST] CPU read @0x78e
95495 [L1] Cache hit: addr = 78e, data = 8e
95495 [TEST] CPU read @0x78f
95505 [L1] Cache hit: addr = 78f, data = 8f
95505 [TEST] CPU read @0x790
95515 [L1] Cache miss: addr = 790
95515 [TEST] CPU read @0x791
95535 [L2] Cache hit: addr = 790, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
95545 [L1] Cache Allocate: addr = 791 data = 8f8e8d8c8b8a89888786858483828180
95545 [L1] Cache hit from L2: addr = 791, data = 81
95545 [TEST] CPU read @0x792
95555 [L1] Cache hit: addr = 792, data = 82
95555 [TEST] CPU read @0x793
95565 [L1] Cache hit: addr = 793, data = 83
95565 [TEST] CPU read @0x794
95575 [L1] Cache hit: addr = 794, data = 84
95575 [TEST] CPU read @0x795
95585 [L1] Cache hit: addr = 795, data = 85
95585 [TEST] CPU read @0x796
95595 [L1] Cache hit: addr = 796, data = 86
95595 [TEST] CPU read @0x797
95605 [L1] Cache hit: addr = 797, data = 87
95605 [TEST] CPU read @0x798
95615 [L1] Cache hit: addr = 798, data = 88
95615 [TEST] CPU read @0x799
95625 [L1] Cache hit: addr = 799, data = 89
95625 [TEST] CPU read @0x79a
95635 [L1] Cache hit: addr = 79a, data = 8a
95635 [TEST] CPU read @0x79b
95645 [L1] Cache hit: addr = 79b, data = 8b
95645 [TEST] CPU read @0x79c
95655 [L1] Cache hit: addr = 79c, data = 8c
95655 [TEST] CPU read @0x79d
95665 [L1] Cache hit: addr = 79d, data = 8d
95665 [TEST] CPU read @0x79e
95675 [L1] Cache hit: addr = 79e, data = 8e
95675 [TEST] CPU read @0x79f
95685 [L1] Cache hit: addr = 79f, data = 8f
95685 [TEST] CPU read @0x7a0
95695 [L1] Cache miss: addr = 7a0
95695 [TEST] CPU read @0x7a1
95715 [L2] Cache miss: addr = 7a0
95725 [MEM] Mem hit: addr = 7a0, data = a0
95735 [L2] Cache Allocate: addr = 7a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
95745 [L1] Cache Allocate: addr = 7a1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
95745 [L1] Cache hit from L2: addr = 7a1, data = a1
95745 [TEST] CPU read @0x7a2
95755 [L1] Cache hit: addr = 7a2, data = a2
95755 [TEST] CPU read @0x7a3
95765 [L1] Cache hit: addr = 7a3, data = a3
95765 [TEST] CPU read @0x7a4
95775 [L1] Cache hit: addr = 7a4, data = a4
95775 [TEST] CPU read @0x7a5
95785 [L1] Cache hit: addr = 7a5, data = a5
95785 [TEST] CPU read @0x7a6
95795 [L1] Cache hit: addr = 7a6, data = a6
95795 [TEST] CPU read @0x7a7
95805 [L1] Cache hit: addr = 7a7, data = a7
95805 [TEST] CPU read @0x7a8
95815 [L1] Cache hit: addr = 7a8, data = a8
95815 [TEST] CPU read @0x7a9
95825 [L1] Cache hit: addr = 7a9, data = a9
95825 [TEST] CPU read @0x7aa
95835 [L1] Cache hit: addr = 7aa, data = aa
95835 [TEST] CPU read @0x7ab
95845 [L1] Cache hit: addr = 7ab, data = ab
95845 [TEST] CPU read @0x7ac
95855 [L1] Cache hit: addr = 7ac, data = ac
95855 [TEST] CPU read @0x7ad
95865 [L1] Cache hit: addr = 7ad, data = ad
95865 [TEST] CPU read @0x7ae
95875 [L1] Cache hit: addr = 7ae, data = ae
95875 [TEST] CPU read @0x7af
95885 [L1] Cache hit: addr = 7af, data = af
95885 [TEST] CPU read @0x7b0
95895 [L1] Cache miss: addr = 7b0
95895 [TEST] CPU read @0x7b1
95915 [L2] Cache hit: addr = 7b0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
95925 [L1] Cache Allocate: addr = 7b1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
95925 [L1] Cache hit from L2: addr = 7b1, data = a1
95925 [TEST] CPU read @0x7b2
95935 [L1] Cache hit: addr = 7b2, data = a2
95935 [TEST] CPU read @0x7b3
95945 [L1] Cache hit: addr = 7b3, data = a3
95945 [TEST] CPU read @0x7b4
95955 [L1] Cache hit: addr = 7b4, data = a4
95955 [TEST] CPU read @0x7b5
95965 [L1] Cache hit: addr = 7b5, data = a5
95965 [TEST] CPU read @0x7b6
95975 [L1] Cache hit: addr = 7b6, data = a6
95975 [TEST] CPU read @0x7b7
95985 [L1] Cache hit: addr = 7b7, data = a7
95985 [TEST] CPU read @0x7b8
95995 [L1] Cache hit: addr = 7b8, data = a8
95995 [TEST] CPU read @0x7b9
96005 [L1] Cache hit: addr = 7b9, data = a9
96005 [TEST] CPU read @0x7ba
96015 [L1] Cache hit: addr = 7ba, data = aa
96015 [TEST] CPU read @0x7bb
96025 [L1] Cache hit: addr = 7bb, data = ab
96025 [TEST] CPU read @0x7bc
96035 [L1] Cache hit: addr = 7bc, data = ac
96035 [TEST] CPU read @0x7bd
96045 [L1] Cache hit: addr = 7bd, data = ad
96045 [TEST] CPU read @0x7be
96055 [L1] Cache hit: addr = 7be, data = ae
96055 [TEST] CPU read @0x7bf
96065 [L1] Cache hit: addr = 7bf, data = af
96065 [TEST] CPU read @0x7c0
96075 [L1] Cache miss: addr = 7c0
96075 [TEST] CPU read @0x7c1
96095 [L2] Cache miss: addr = 7c0
96105 [MEM] Mem hit: addr = 7c0, data = c0
96115 [L2] Cache Allocate: addr = 7c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
96125 [L1] Cache Allocate: addr = 7c1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
96125 [L1] Cache hit from L2: addr = 7c1, data = c1
96125 [TEST] CPU read @0x7c2
96135 [L1] Cache hit: addr = 7c2, data = c2
96135 [TEST] CPU read @0x7c3
96145 [L1] Cache hit: addr = 7c3, data = c3
96145 [TEST] CPU read @0x7c4
96155 [L1] Cache hit: addr = 7c4, data = c4
96155 [TEST] CPU read @0x7c5
96165 [L1] Cache hit: addr = 7c5, data = c5
96165 [TEST] CPU read @0x7c6
96175 [L1] Cache hit: addr = 7c6, data = c6
96175 [TEST] CPU read @0x7c7
96185 [L1] Cache hit: addr = 7c7, data = c7
96185 [TEST] CPU read @0x7c8
96195 [L1] Cache hit: addr = 7c8, data = c8
96195 [TEST] CPU read @0x7c9
96205 [L1] Cache hit: addr = 7c9, data = c9
96205 [TEST] CPU read @0x7ca
96215 [L1] Cache hit: addr = 7ca, data = ca
96215 [TEST] CPU read @0x7cb
96225 [L1] Cache hit: addr = 7cb, data = cb
96225 [TEST] CPU read @0x7cc
96235 [L1] Cache hit: addr = 7cc, data = cc
96235 [TEST] CPU read @0x7cd
96245 [L1] Cache hit: addr = 7cd, data = cd
96245 [TEST] CPU read @0x7ce
96255 [L1] Cache hit: addr = 7ce, data = ce
96255 [TEST] CPU read @0x7cf
96265 [L1] Cache hit: addr = 7cf, data = cf
96265 [TEST] CPU read @0x7d0
96275 [L1] Cache miss: addr = 7d0
96275 [TEST] CPU read @0x7d1
96295 [L2] Cache hit: addr = 7d0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
96305 [L1] Cache Allocate: addr = 7d1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
96305 [L1] Cache hit from L2: addr = 7d1, data = c1
96305 [TEST] CPU read @0x7d2
96315 [L1] Cache hit: addr = 7d2, data = c2
96315 [TEST] CPU read @0x7d3
96325 [L1] Cache hit: addr = 7d3, data = c3
96325 [TEST] CPU read @0x7d4
96335 [L1] Cache hit: addr = 7d4, data = c4
96335 [TEST] CPU read @0x7d5
96345 [L1] Cache hit: addr = 7d5, data = c5
96345 [TEST] CPU read @0x7d6
96355 [L1] Cache hit: addr = 7d6, data = c6
96355 [TEST] CPU read @0x7d7
96365 [L1] Cache hit: addr = 7d7, data = c7
96365 [TEST] CPU read @0x7d8
96375 [L1] Cache hit: addr = 7d8, data = c8
96375 [TEST] CPU read @0x7d9
96385 [L1] Cache hit: addr = 7d9, data = c9
96385 [TEST] CPU read @0x7da
96395 [L1] Cache hit: addr = 7da, data = ca
96395 [TEST] CPU read @0x7db
96405 [L1] Cache hit: addr = 7db, data = cb
96405 [TEST] CPU read @0x7dc
96415 [L1] Cache hit: addr = 7dc, data = cc
96415 [TEST] CPU read @0x7dd
96425 [L1] Cache hit: addr = 7dd, data = cd
96425 [TEST] CPU read @0x7de
96435 [L1] Cache hit: addr = 7de, data = ce
96435 [TEST] CPU read @0x7df
96445 [L1] Cache hit: addr = 7df, data = cf
96445 [TEST] CPU read @0x7e0
96455 [L1] Cache miss: addr = 7e0
96455 [TEST] CPU read @0x7e1
96475 [L2] Cache miss: addr = 7e0
96485 [MEM] Mem hit: addr = 7e0, data = e0
96495 [L2] Cache Allocate: addr = 7e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
96505 [L1] Cache Allocate: addr = 7e1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
96505 [L1] Cache hit from L2: addr = 7e1, data = e1
96505 [TEST] CPU read @0x7e2
96515 [L1] Cache hit: addr = 7e2, data = e2
96515 [TEST] CPU read @0x7e3
96525 [L1] Cache hit: addr = 7e3, data = e3
96525 [TEST] CPU read @0x7e4
96535 [L1] Cache hit: addr = 7e4, data = e4
96535 [TEST] CPU read @0x7e5
96545 [L1] Cache hit: addr = 7e5, data = e5
96545 [TEST] CPU read @0x7e6
96555 [L1] Cache hit: addr = 7e6, data = e6
96555 [TEST] CPU read @0x7e7
96565 [L1] Cache hit: addr = 7e7, data = e7
96565 [TEST] CPU read @0x7e8
96575 [L1] Cache hit: addr = 7e8, data = e8
96575 [TEST] CPU read @0x7e9
96585 [L1] Cache hit: addr = 7e9, data = e9
96585 [TEST] CPU read @0x7ea
96595 [L1] Cache hit: addr = 7ea, data = ea
96595 [TEST] CPU read @0x7eb
96605 [L1] Cache hit: addr = 7eb, data = eb
96605 [TEST] CPU read @0x7ec
96615 [L1] Cache hit: addr = 7ec, data = ec
96615 [TEST] CPU read @0x7ed
96625 [L1] Cache hit: addr = 7ed, data = ed
96625 [TEST] CPU read @0x7ee
96635 [L1] Cache hit: addr = 7ee, data = ee
96635 [TEST] CPU read @0x7ef
96645 [L1] Cache hit: addr = 7ef, data = ef
96645 [TEST] CPU read @0x7f0
96655 [L1] Cache miss: addr = 7f0
96655 [TEST] CPU read @0x7f1
96675 [L2] Cache hit: addr = 7f0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
96685 [L1] Cache Allocate: addr = 7f1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
96685 [L1] Cache hit from L2: addr = 7f1, data = e1
96685 [TEST] CPU read @0x7f2
96695 [L1] Cache hit: addr = 7f2, data = e2
96695 [TEST] CPU read @0x7f3
96705 [L1] Cache hit: addr = 7f3, data = e3
96705 [TEST] CPU read @0x7f4
96715 [L1] Cache hit: addr = 7f4, data = e4
96715 [TEST] CPU read @0x7f5
96725 [L1] Cache hit: addr = 7f5, data = e5
96725 [TEST] CPU read @0x7f6
96735 [L1] Cache hit: addr = 7f6, data = e6
96735 [TEST] CPU read @0x7f7
96745 [L1] Cache hit: addr = 7f7, data = e7
96745 [TEST] CPU read @0x7f8
96755 [L1] Cache hit: addr = 7f8, data = e8
96755 [TEST] CPU read @0x7f9
96765 [L1] Cache hit: addr = 7f9, data = e9
96765 [TEST] CPU read @0x7fa
96775 [L1] Cache hit: addr = 7fa, data = ea
96775 [TEST] CPU read @0x7fb
96785 [L1] Cache hit: addr = 7fb, data = eb
96785 [TEST] CPU read @0x7fc
96795 [L1] Cache hit: addr = 7fc, data = ec
96795 [TEST] CPU read @0x7fd
96805 [L1] Cache hit: addr = 7fd, data = ed
96805 [TEST] CPU read @0x7fe
96815 [L1] Cache hit: addr = 7fe, data = ee
96815 [TEST] CPU read @0x7ff
96825 [L1] Cache hit: addr = 7ff, data = ef
96825 [TEST] CPU read @0x000
96835 [L1] Cache miss: addr = 000
96835 [TEST] CPU read @0x001
96855 [L2] Cache miss: addr = 000
96865 [MEM] Mem hit: addr = 000, data = 00
96875 [L2] Cache Allocate: addr = 000 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
96885 [L1] Cache Allocate: addr = 001 data = 0f0e0d0c0b0a09080706050403020100
96885 [L1] Cache hit from L2: addr = 001, data = 01
96885 [TEST] CPU read @0x002
96895 [L1] Cache hit: addr = 002, data = 02
96895 [TEST] CPU read @0x003
96905 [L1] Cache hit: addr = 003, data = 03
96905 [TEST] CPU read @0x004
96915 [L1] Cache hit: addr = 004, data = 04
96915 [TEST] CPU read @0x005
96925 [L1] Cache hit: addr = 005, data = 05
96925 [TEST] CPU read @0x006
96935 [L1] Cache hit: addr = 006, data = 06
96935 [TEST] CPU read @0x007
96945 [L1] Cache hit: addr = 007, data = 07
96945 [TEST] CPU read @0x008
96955 [L1] Cache hit: addr = 008, data = 08
96955 [TEST] CPU read @0x009
96965 [L1] Cache hit: addr = 009, data = 09
96965 [TEST] CPU read @0x00a
96975 [L1] Cache hit: addr = 00a, data = 0a
96975 [TEST] CPU read @0x00b
96985 [L1] Cache hit: addr = 00b, data = 0b
96985 [TEST] CPU read @0x00c
96995 [L1] Cache hit: addr = 00c, data = 0c
96995 [TEST] CPU read @0x00d
97005 [L1] Cache hit: addr = 00d, data = 0d
97005 [TEST] CPU read @0x00e
97015 [L1] Cache hit: addr = 00e, data = 0e
97015 [TEST] CPU read @0x00f
97025 [L1] Cache hit: addr = 00f, data = 0f
97025 [TEST] CPU read @0x010
97035 [L1] Cache miss: addr = 010
97035 [TEST] CPU read @0x011
97055 [L2] Cache hit: addr = 010, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
97065 [L1] Cache Allocate: addr = 011 data = 0f0e0d0c0b0a09080706050403020100
97065 [L1] Cache hit from L2: addr = 011, data = 01
97065 [TEST] CPU read @0x012
97075 [L1] Cache hit: addr = 012, data = 02
97075 [TEST] CPU read @0x013
97085 [L1] Cache hit: addr = 013, data = 03
97085 [TEST] CPU read @0x014
97095 [L1] Cache hit: addr = 014, data = 04
97095 [TEST] CPU read @0x015
97105 [L1] Cache hit: addr = 015, data = 05
97105 [TEST] CPU read @0x016
97115 [L1] Cache hit: addr = 016, data = 06
97115 [TEST] CPU read @0x017
97125 [L1] Cache hit: addr = 017, data = 07
97125 [TEST] CPU read @0x018
97135 [L1] Cache hit: addr = 018, data = 08
97135 [TEST] CPU read @0x019
97145 [L1] Cache hit: addr = 019, data = 09
97145 [TEST] CPU read @0x01a
97155 [L1] Cache hit: addr = 01a, data = 0a
97155 [TEST] CPU read @0x01b
97165 [L1] Cache hit: addr = 01b, data = 0b
97165 [TEST] CPU read @0x01c
97175 [L1] Cache hit: addr = 01c, data = 0c
97175 [TEST] CPU read @0x01d
97185 [L1] Cache hit: addr = 01d, data = 0d
97185 [TEST] CPU read @0x01e
97195 [L1] Cache hit: addr = 01e, data = 0e
97195 [TEST] CPU read @0x01f
97205 [L1] Cache hit: addr = 01f, data = 0f
97205 [TEST] CPU read @0x020
97215 [L1] Cache miss: addr = 020
97215 [TEST] CPU read @0x021
97235 [L2] Cache miss: addr = 020
97245 [MEM] Mem hit: addr = 020, data = 20
97255 [L2] Cache Allocate: addr = 020 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
97265 [L1] Cache Allocate: addr = 021 data = 2f2e2d2c2b2a29282726252423222120
97265 [L1] Cache hit from L2: addr = 021, data = 21
97265 [TEST] CPU read @0x022
97275 [L1] Cache hit: addr = 022, data = 22
97275 [TEST] CPU read @0x023
97285 [L1] Cache hit: addr = 023, data = 23
97285 [TEST] CPU read @0x024
97295 [L1] Cache hit: addr = 024, data = 24
97295 [TEST] CPU read @0x025
97305 [L1] Cache hit: addr = 025, data = 25
97305 [TEST] CPU read @0x026
97315 [L1] Cache hit: addr = 026, data = 26
97315 [TEST] CPU read @0x027
97325 [L1] Cache hit: addr = 027, data = 27
97325 [TEST] CPU read @0x028
97335 [L1] Cache hit: addr = 028, data = 28
97335 [TEST] CPU read @0x029
97345 [L1] Cache hit: addr = 029, data = 29
97345 [TEST] CPU read @0x02a
97355 [L1] Cache hit: addr = 02a, data = 2a
97355 [TEST] CPU read @0x02b
97365 [L1] Cache hit: addr = 02b, data = 2b
97365 [TEST] CPU read @0x02c
97375 [L1] Cache hit: addr = 02c, data = 2c
97375 [TEST] CPU read @0x02d
97385 [L1] Cache hit: addr = 02d, data = 2d
97385 [TEST] CPU read @0x02e
97395 [L1] Cache hit: addr = 02e, data = 2e
97395 [TEST] CPU read @0x02f
97405 [L1] Cache hit: addr = 02f, data = 2f
97405 [TEST] CPU read @0x030
97415 [L1] Cache miss: addr = 030
97415 [TEST] CPU read @0x031
97435 [L2] Cache hit: addr = 030, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
97445 [L1] Cache Allocate: addr = 031 data = 2f2e2d2c2b2a29282726252423222120
97445 [L1] Cache hit from L2: addr = 031, data = 21
97445 [TEST] CPU read @0x032
97455 [L1] Cache hit: addr = 032, data = 22
97455 [TEST] CPU read @0x033
97465 [L1] Cache hit: addr = 033, data = 23
97465 [TEST] CPU read @0x034
97475 [L1] Cache hit: addr = 034, data = 24
97475 [TEST] CPU read @0x035
97485 [L1] Cache hit: addr = 035, data = 25
97485 [TEST] CPU read @0x036
97495 [L1] Cache hit: addr = 036, data = 26
97495 [TEST] CPU read @0x037
97505 [L1] Cache hit: addr = 037, data = 27
97505 [TEST] CPU read @0x038
97515 [L1] Cache hit: addr = 038, data = 28
97515 [TEST] CPU read @0x039
97525 [L1] Cache hit: addr = 039, data = 29
97525 [TEST] CPU read @0x03a
97535 [L1] Cache hit: addr = 03a, data = 2a
97535 [TEST] CPU read @0x03b
97545 [L1] Cache hit: addr = 03b, data = 2b
97545 [TEST] CPU read @0x03c
97555 [L1] Cache hit: addr = 03c, data = 2c
97555 [TEST] CPU read @0x03d
97565 [L1] Cache hit: addr = 03d, data = 2d
97565 [TEST] CPU read @0x03e
97575 [L1] Cache hit: addr = 03e, data = 2e
97575 [TEST] CPU read @0x03f
97585 [L1] Cache hit: addr = 03f, data = 2f
97585 [TEST] CPU read @0x040
97595 [L1] Cache miss: addr = 040
97595 [TEST] CPU read @0x041
97615 [L2] Cache miss: addr = 040
97625 [MEM] Mem hit: addr = 040, data = 40
97635 [L2] Cache Allocate: addr = 040 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
97645 [L1] Cache Allocate: addr = 041 data = 4f4e4d4c4b4a49484746454443424140
97645 [L1] Cache hit from L2: addr = 041, data = 41
97645 [TEST] CPU read @0x042
97655 [L1] Cache hit: addr = 042, data = 42
97655 [TEST] CPU read @0x043
97665 [L1] Cache hit: addr = 043, data = 43
97665 [TEST] CPU read @0x044
97675 [L1] Cache hit: addr = 044, data = 44
97675 [TEST] CPU read @0x045
97685 [L1] Cache hit: addr = 045, data = 45
97685 [TEST] CPU read @0x046
97695 [L1] Cache hit: addr = 046, data = 46
97695 [TEST] CPU read @0x047
97705 [L1] Cache hit: addr = 047, data = 47
97705 [TEST] CPU read @0x048
97715 [L1] Cache hit: addr = 048, data = 48
97715 [TEST] CPU read @0x049
97725 [L1] Cache hit: addr = 049, data = 49
97725 [TEST] CPU read @0x04a
97735 [L1] Cache hit: addr = 04a, data = 4a
97735 [TEST] CPU read @0x04b
97745 [L1] Cache hit: addr = 04b, data = 4b
97745 [TEST] CPU read @0x04c
97755 [L1] Cache hit: addr = 04c, data = 4c
97755 [TEST] CPU read @0x04d
97765 [L1] Cache hit: addr = 04d, data = 4d
97765 [TEST] CPU read @0x04e
97775 [L1] Cache hit: addr = 04e, data = 4e
97775 [TEST] CPU read @0x04f
97785 [L1] Cache hit: addr = 04f, data = 4f
97785 [TEST] CPU read @0x050
97795 [L1] Cache miss: addr = 050
97795 [TEST] CPU read @0x051
97815 [L2] Cache hit: addr = 050, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
97825 [L1] Cache Allocate: addr = 051 data = 4f4e4d4c4b4a49484746454443424140
97825 [L1] Cache hit from L2: addr = 051, data = 41
97825 [TEST] CPU read @0x052
97835 [L1] Cache hit: addr = 052, data = 42
97835 [TEST] CPU read @0x053
97845 [L1] Cache hit: addr = 053, data = 43
97845 [TEST] CPU read @0x054
97855 [L1] Cache hit: addr = 054, data = 44
97855 [TEST] CPU read @0x055
97865 [L1] Cache hit: addr = 055, data = 45
97865 [TEST] CPU read @0x056
97875 [L1] Cache hit: addr = 056, data = 46
97875 [TEST] CPU read @0x057
97885 [L1] Cache hit: addr = 057, data = 47
97885 [TEST] CPU read @0x058
97895 [L1] Cache hit: addr = 058, data = 48
97895 [TEST] CPU read @0x059
97905 [L1] Cache hit: addr = 059, data = 49
97905 [TEST] CPU read @0x05a
97915 [L1] Cache hit: addr = 05a, data = 4a
97915 [TEST] CPU read @0x05b
97925 [L1] Cache hit: addr = 05b, data = 4b
97925 [TEST] CPU read @0x05c
97935 [L1] Cache hit: addr = 05c, data = 4c
97935 [TEST] CPU read @0x05d
97945 [L1] Cache hit: addr = 05d, data = 4d
97945 [TEST] CPU read @0x05e
97955 [L1] Cache hit: addr = 05e, data = 4e
97955 [TEST] CPU read @0x05f
97965 [L1] Cache hit: addr = 05f, data = 4f
97965 [TEST] CPU read @0x060
97975 [L1] Cache miss: addr = 060
97975 [TEST] CPU read @0x061
97995 [L2] Cache miss: addr = 060
98005 [MEM] Mem hit: addr = 060, data = 60
98015 [L2] Cache Allocate: addr = 060 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
98025 [L1] Cache Allocate: addr = 061 data = 6f6e6d6c6b6a69686766656463626160
98025 [L1] Cache hit from L2: addr = 061, data = 61
98025 [TEST] CPU read @0x062
98035 [L1] Cache hit: addr = 062, data = 62
98035 [TEST] CPU read @0x063
98045 [L1] Cache hit: addr = 063, data = 63
98045 [TEST] CPU read @0x064
98055 [L1] Cache hit: addr = 064, data = 64
98055 [TEST] CPU read @0x065
98065 [L1] Cache hit: addr = 065, data = 65
98065 [TEST] CPU read @0x066
98075 [L1] Cache hit: addr = 066, data = 66
98075 [TEST] CPU read @0x067
98085 [L1] Cache hit: addr = 067, data = 67
98085 [TEST] CPU read @0x068
98095 [L1] Cache hit: addr = 068, data = 68
98095 [TEST] CPU read @0x069
98105 [L1] Cache hit: addr = 069, data = 69
98105 [TEST] CPU read @0x06a
98115 [L1] Cache hit: addr = 06a, data = 6a
98115 [TEST] CPU read @0x06b
98125 [L1] Cache hit: addr = 06b, data = 6b
98125 [TEST] CPU read @0x06c
98135 [L1] Cache hit: addr = 06c, data = 6c
98135 [TEST] CPU read @0x06d
98145 [L1] Cache hit: addr = 06d, data = 6d
98145 [TEST] CPU read @0x06e
98155 [L1] Cache hit: addr = 06e, data = 6e
98155 [TEST] CPU read @0x06f
98165 [L1] Cache hit: addr = 06f, data = 6f
98165 [TEST] CPU read @0x070
98175 [L1] Cache miss: addr = 070
98175 [TEST] CPU read @0x071
98195 [L2] Cache hit: addr = 070, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
98205 [L1] Cache Allocate: addr = 071 data = 6f6e6d6c6b6a69686766656463626160
98205 [L1] Cache hit from L2: addr = 071, data = 61
98205 [TEST] CPU read @0x072
98215 [L1] Cache hit: addr = 072, data = 62
98215 [TEST] CPU read @0x073
98225 [L1] Cache hit: addr = 073, data = 63
98225 [TEST] CPU read @0x074
98235 [L1] Cache hit: addr = 074, data = 64
98235 [TEST] CPU read @0x075
98245 [L1] Cache hit: addr = 075, data = 65
98245 [TEST] CPU read @0x076
98255 [L1] Cache hit: addr = 076, data = 66
98255 [TEST] CPU read @0x077
98265 [L1] Cache hit: addr = 077, data = 67
98265 [TEST] CPU read @0x078
98275 [L1] Cache hit: addr = 078, data = 68
98275 [TEST] CPU read @0x079
98285 [L1] Cache hit: addr = 079, data = 69
98285 [TEST] CPU read @0x07a
98295 [L1] Cache hit: addr = 07a, data = 6a
98295 [TEST] CPU read @0x07b
98305 [L1] Cache hit: addr = 07b, data = 6b
98305 [TEST] CPU read @0x07c
98315 [L1] Cache hit: addr = 07c, data = 6c
98315 [TEST] CPU read @0x07d
98325 [L1] Cache hit: addr = 07d, data = 6d
98325 [TEST] CPU read @0x07e
98335 [L1] Cache hit: addr = 07e, data = 6e
98335 [TEST] CPU read @0x07f
98345 [L1] Cache hit: addr = 07f, data = 6f
98345 [TEST] CPU read @0x080
98355 [L1] Cache miss: addr = 080
98355 [TEST] CPU read @0x081
98375 [L2] Cache miss: addr = 080
98385 [MEM] Mem hit: addr = 080, data = 80
98395 [L2] Cache Allocate: addr = 080 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
98405 [L1] Cache Allocate: addr = 081 data = 8f8e8d8c8b8a89888786858483828180
98405 [L1] Cache hit from L2: addr = 081, data = 81
98405 [TEST] CPU read @0x082
98415 [L1] Cache hit: addr = 082, data = 82
98415 [TEST] CPU read @0x083
98425 [L1] Cache hit: addr = 083, data = 83
98425 [TEST] CPU read @0x084
98435 [L1] Cache hit: addr = 084, data = 84
98435 [TEST] CPU read @0x085
98445 [L1] Cache hit: addr = 085, data = 85
98445 [TEST] CPU read @0x086
98455 [L1] Cache hit: addr = 086, data = 86
98455 [TEST] CPU read @0x087
98465 [L1] Cache hit: addr = 087, data = 87
98465 [TEST] CPU read @0x088
98475 [L1] Cache hit: addr = 088, data = 88
98475 [TEST] CPU read @0x089
98485 [L1] Cache hit: addr = 089, data = 89
98485 [TEST] CPU read @0x08a
98495 [L1] Cache hit: addr = 08a, data = 8a
98495 [TEST] CPU read @0x08b
98505 [L1] Cache hit: addr = 08b, data = 8b
98505 [TEST] CPU read @0x08c
98515 [L1] Cache hit: addr = 08c, data = 8c
98515 [TEST] CPU read @0x08d
98525 [L1] Cache hit: addr = 08d, data = 8d
98525 [TEST] CPU read @0x08e
98535 [L1] Cache hit: addr = 08e, data = 8e
98535 [TEST] CPU read @0x08f
98545 [L1] Cache hit: addr = 08f, data = 8f
98545 [TEST] CPU read @0x090
98555 [L1] Cache miss: addr = 090
98555 [TEST] CPU read @0x091
98575 [L2] Cache hit: addr = 090, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
98585 [L1] Cache Allocate: addr = 091 data = 8f8e8d8c8b8a89888786858483828180
98585 [L1] Cache hit from L2: addr = 091, data = 81
98585 [TEST] CPU read @0x092
98595 [L1] Cache hit: addr = 092, data = 82
98595 [TEST] CPU read @0x093
98605 [L1] Cache hit: addr = 093, data = 83
98605 [TEST] CPU read @0x094
98615 [L1] Cache hit: addr = 094, data = 84
98615 [TEST] CPU read @0x095
98625 [L1] Cache hit: addr = 095, data = 85
98625 [TEST] CPU read @0x096
98635 [L1] Cache hit: addr = 096, data = 86
98635 [TEST] CPU read @0x097
98645 [L1] Cache hit: addr = 097, data = 87
98645 [TEST] CPU read @0x098
98655 [L1] Cache hit: addr = 098, data = 88
98655 [TEST] CPU read @0x099
98665 [L1] Cache hit: addr = 099, data = 89
98665 [TEST] CPU read @0x09a
98675 [L1] Cache hit: addr = 09a, data = 8a
98675 [TEST] CPU read @0x09b
98685 [L1] Cache hit: addr = 09b, data = 8b
98685 [TEST] CPU read @0x09c
98695 [L1] Cache hit: addr = 09c, data = 8c
98695 [TEST] CPU read @0x09d
98705 [L1] Cache hit: addr = 09d, data = 8d
98705 [TEST] CPU read @0x09e
98715 [L1] Cache hit: addr = 09e, data = 8e
98715 [TEST] CPU read @0x09f
98725 [L1] Cache hit: addr = 09f, data = 8f
98725 [TEST] CPU read @0x0a0
98735 [L1] Cache miss: addr = 0a0
98735 [TEST] CPU read @0x0a1
98755 [L2] Cache miss: addr = 0a0
98765 [MEM] Mem hit: addr = 0a0, data = a0
98775 [L2] Cache Allocate: addr = 0a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
98785 [L1] Cache Allocate: addr = 0a1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
98785 [L1] Cache hit from L2: addr = 0a1, data = a1
98785 [TEST] CPU read @0x0a2
98795 [L1] Cache hit: addr = 0a2, data = a2
98795 [TEST] CPU read @0x0a3
98805 [L1] Cache hit: addr = 0a3, data = a3
98805 [TEST] CPU read @0x0a4
98815 [L1] Cache hit: addr = 0a4, data = a4
98815 [TEST] CPU read @0x0a5
98825 [L1] Cache hit: addr = 0a5, data = a5
98825 [TEST] CPU read @0x0a6
98835 [L1] Cache hit: addr = 0a6, data = a6
98835 [TEST] CPU read @0x0a7
98845 [L1] Cache hit: addr = 0a7, data = a7
98845 [TEST] CPU read @0x0a8
98855 [L1] Cache hit: addr = 0a8, data = a8
98855 [TEST] CPU read @0x0a9
98865 [L1] Cache hit: addr = 0a9, data = a9
98865 [TEST] CPU read @0x0aa
98875 [L1] Cache hit: addr = 0aa, data = aa
98875 [TEST] CPU read @0x0ab
98885 [L1] Cache hit: addr = 0ab, data = ab
98885 [TEST] CPU read @0x0ac
98895 [L1] Cache hit: addr = 0ac, data = ac
98895 [TEST] CPU read @0x0ad
98905 [L1] Cache hit: addr = 0ad, data = ad
98905 [TEST] CPU read @0x0ae
98915 [L1] Cache hit: addr = 0ae, data = ae
98915 [TEST] CPU read @0x0af
98925 [L1] Cache hit: addr = 0af, data = af
98925 [TEST] CPU read @0x0b0
98935 [L1] Cache miss: addr = 0b0
98935 [TEST] CPU read @0x0b1
98955 [L2] Cache hit: addr = 0b0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
98965 [L1] Cache Allocate: addr = 0b1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
98965 [L1] Cache hit from L2: addr = 0b1, data = a1
98965 [TEST] CPU read @0x0b2
98975 [L1] Cache hit: addr = 0b2, data = a2
98975 [TEST] CPU read @0x0b3
98985 [L1] Cache hit: addr = 0b3, data = a3
98985 [TEST] CPU read @0x0b4
98995 [L1] Cache hit: addr = 0b4, data = a4
98995 [TEST] CPU read @0x0b5
99005 [L1] Cache hit: addr = 0b5, data = a5
99005 [TEST] CPU read @0x0b6
99015 [L1] Cache hit: addr = 0b6, data = a6
99015 [TEST] CPU read @0x0b7
99025 [L1] Cache hit: addr = 0b7, data = a7
99025 [TEST] CPU read @0x0b8
99035 [L1] Cache hit: addr = 0b8, data = a8
99035 [TEST] CPU read @0x0b9
99045 [L1] Cache hit: addr = 0b9, data = a9
99045 [TEST] CPU read @0x0ba
99055 [L1] Cache hit: addr = 0ba, data = aa
99055 [TEST] CPU read @0x0bb
99065 [L1] Cache hit: addr = 0bb, data = ab
99065 [TEST] CPU read @0x0bc
99075 [L1] Cache hit: addr = 0bc, data = ac
99075 [TEST] CPU read @0x0bd
99085 [L1] Cache hit: addr = 0bd, data = ad
99085 [TEST] CPU read @0x0be
99095 [L1] Cache hit: addr = 0be, data = ae
99095 [TEST] CPU read @0x0bf
99105 [L1] Cache hit: addr = 0bf, data = af
99105 [TEST] CPU read @0x0c0
99115 [L1] Cache miss: addr = 0c0
99115 [TEST] CPU read @0x0c1
99135 [L2] Cache miss: addr = 0c0
99145 [MEM] Mem hit: addr = 0c0, data = c0
99155 [L2] Cache Allocate: addr = 0c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
99165 [L1] Cache Allocate: addr = 0c1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
99165 [L1] Cache hit from L2: addr = 0c1, data = c1
99165 [TEST] CPU read @0x0c2
99175 [L1] Cache hit: addr = 0c2, data = c2
99175 [TEST] CPU read @0x0c3
99185 [L1] Cache hit: addr = 0c3, data = c3
99185 [TEST] CPU read @0x0c4
99195 [L1] Cache hit: addr = 0c4, data = c4
99195 [TEST] CPU read @0x0c5
99205 [L1] Cache hit: addr = 0c5, data = c5
99205 [TEST] CPU read @0x0c6
99215 [L1] Cache hit: addr = 0c6, data = c6
99215 [TEST] CPU read @0x0c7
99225 [L1] Cache hit: addr = 0c7, data = c7
99225 [TEST] CPU read @0x0c8
99235 [L1] Cache hit: addr = 0c8, data = c8
99235 [TEST] CPU read @0x0c9
99245 [L1] Cache hit: addr = 0c9, data = c9
99245 [TEST] CPU read @0x0ca
99255 [L1] Cache hit: addr = 0ca, data = ca
99255 [TEST] CPU read @0x0cb
99265 [L1] Cache hit: addr = 0cb, data = cb
99265 [TEST] CPU read @0x0cc
99275 [L1] Cache hit: addr = 0cc, data = cc
99275 [TEST] CPU read @0x0cd
99285 [L1] Cache hit: addr = 0cd, data = cd
99285 [TEST] CPU read @0x0ce
99295 [L1] Cache hit: addr = 0ce, data = ce
99295 [TEST] CPU read @0x0cf
99305 [L1] Cache hit: addr = 0cf, data = cf
99305 [TEST] CPU read @0x0d0
99315 [L1] Cache miss: addr = 0d0
99315 [TEST] CPU read @0x0d1
99335 [L2] Cache hit: addr = 0d0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
99345 [L1] Cache Allocate: addr = 0d1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
99345 [L1] Cache hit from L2: addr = 0d1, data = c1
99345 [TEST] CPU read @0x0d2
99355 [L1] Cache hit: addr = 0d2, data = c2
99355 [TEST] CPU read @0x0d3
99365 [L1] Cache hit: addr = 0d3, data = c3
99365 [TEST] CPU read @0x0d4
99375 [L1] Cache hit: addr = 0d4, data = c4
99375 [TEST] CPU read @0x0d5
99385 [L1] Cache hit: addr = 0d5, data = c5
99385 [TEST] CPU read @0x0d6
99395 [L1] Cache hit: addr = 0d6, data = c6
99395 [TEST] CPU read @0x0d7
99405 [L1] Cache hit: addr = 0d7, data = c7
99405 [TEST] CPU read @0x0d8
99415 [L1] Cache hit: addr = 0d8, data = c8
99415 [TEST] CPU read @0x0d9
99425 [L1] Cache hit: addr = 0d9, data = c9
99425 [TEST] CPU read @0x0da
99435 [L1] Cache hit: addr = 0da, data = ca
99435 [TEST] CPU read @0x0db
99445 [L1] Cache hit: addr = 0db, data = cb
99445 [TEST] CPU read @0x0dc
99455 [L1] Cache hit: addr = 0dc, data = cc
99455 [TEST] CPU read @0x0dd
99465 [L1] Cache hit: addr = 0dd, data = cd
99465 [TEST] CPU read @0x0de
99475 [L1] Cache hit: addr = 0de, data = ce
99475 [TEST] CPU read @0x0df
99485 [L1] Cache hit: addr = 0df, data = cf
99485 [TEST] CPU read @0x0e0
99495 [L1] Cache miss: addr = 0e0
99495 [TEST] CPU read @0x0e1
99515 [L2] Cache miss: addr = 0e0
99525 [MEM] Mem hit: addr = 0e0, data = e0
99535 [L2] Cache Allocate: addr = 0e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
99545 [L1] Cache Allocate: addr = 0e1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
99545 [L1] Cache hit from L2: addr = 0e1, data = e1
99545 [TEST] CPU read @0x0e2
99555 [L1] Cache hit: addr = 0e2, data = e2
99555 [TEST] CPU read @0x0e3
99565 [L1] Cache hit: addr = 0e3, data = e3
99565 [TEST] CPU read @0x0e4
99575 [L1] Cache hit: addr = 0e4, data = e4
99575 [TEST] CPU read @0x0e5
99585 [L1] Cache hit: addr = 0e5, data = e5
99585 [TEST] CPU read @0x0e6
99595 [L1] Cache hit: addr = 0e6, data = e6
99595 [TEST] CPU read @0x0e7
99605 [L1] Cache hit: addr = 0e7, data = e7
99605 [TEST] CPU read @0x0e8
99615 [L1] Cache hit: addr = 0e8, data = e8
99615 [TEST] CPU read @0x0e9
99625 [L1] Cache hit: addr = 0e9, data = e9
99625 [TEST] CPU read @0x0ea
99635 [L1] Cache hit: addr = 0ea, data = ea
99635 [TEST] CPU read @0x0eb
99645 [L1] Cache hit: addr = 0eb, data = eb
99645 [TEST] CPU read @0x0ec
99655 [L1] Cache hit: addr = 0ec, data = ec
99655 [TEST] CPU read @0x0ed
99665 [L1] Cache hit: addr = 0ed, data = ed
99665 [TEST] CPU read @0x0ee
99675 [L1] Cache hit: addr = 0ee, data = ee
99675 [TEST] CPU read @0x0ef
99685 [L1] Cache hit: addr = 0ef, data = ef
99685 [TEST] CPU read @0x0f0
99695 [L1] Cache miss: addr = 0f0
99695 [TEST] CPU read @0x0f1
99715 [L2] Cache hit: addr = 0f0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
99725 [L1] Cache Allocate: addr = 0f1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
99725 [L1] Cache hit from L2: addr = 0f1, data = e1
99725 [TEST] CPU read @0x0f2
99735 [L1] Cache hit: addr = 0f2, data = e2
99735 [TEST] CPU read @0x0f3
99745 [L1] Cache hit: addr = 0f3, data = e3
99745 [TEST] CPU read @0x0f4
99755 [L1] Cache hit: addr = 0f4, data = e4
99755 [TEST] CPU read @0x0f5
99765 [L1] Cache hit: addr = 0f5, data = e5
99765 [TEST] CPU read @0x0f6
99775 [L1] Cache hit: addr = 0f6, data = e6
99775 [TEST] CPU read @0x0f7
99785 [L1] Cache hit: addr = 0f7, data = e7
99785 [TEST] CPU read @0x0f8
99795 [L1] Cache hit: addr = 0f8, data = e8
99795 [TEST] CPU read @0x0f9
99805 [L1] Cache hit: addr = 0f9, data = e9
99805 [TEST] CPU read @0x0fa
99815 [L1] Cache hit: addr = 0fa, data = ea
99815 [TEST] CPU read @0x0fb
99825 [L1] Cache hit: addr = 0fb, data = eb
99825 [TEST] CPU read @0x0fc
99835 [L1] Cache hit: addr = 0fc, data = ec
99835 [TEST] CPU read @0x0fd
99845 [L1] Cache hit: addr = 0fd, data = ed
99845 [TEST] CPU read @0x0fe
99855 [L1] Cache hit: addr = 0fe, data = ee
99855 [TEST] CPU read @0x0ff
99865 [L1] Cache hit: addr = 0ff, data = ef
99865 [TEST] CPU read @0x100
99875 [L1] Cache miss: addr = 100
99875 [TEST] CPU read @0x101
99895 [L2] Cache hit: addr = 100, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
99905 [L1] Cache Allocate: addr = 101 data = 0f0e0d0c0b0a09080706050403020100
99905 [L1] Cache hit from L2: addr = 101, data = 01
99905 [TEST] CPU read @0x102
99915 [L1] Cache hit: addr = 102, data = 02
99915 [TEST] CPU read @0x103
99925 [L1] Cache hit: addr = 103, data = 03
99925 [TEST] CPU read @0x104
99935 [L1] Cache hit: addr = 104, data = 04
99935 [TEST] CPU read @0x105
99945 [L1] Cache hit: addr = 105, data = 05
99945 [TEST] CPU read @0x106
99955 [L1] Cache hit: addr = 106, data = 06
99955 [TEST] CPU read @0x107
99965 [L1] Cache hit: addr = 107, data = 07
99965 [TEST] CPU read @0x108
99975 [L1] Cache hit: addr = 108, data = 08
99975 [TEST] CPU read @0x109
99985 [L1] Cache hit: addr = 109, data = 09
99985 [TEST] CPU read @0x10a
99995 [L1] Cache hit: addr = 10a, data = 0a
99995 [TEST] CPU read @0x10b
100005 [L1] Cache hit: addr = 10b, data = 0b
100005 [TEST] CPU read @0x10c
100015 [L1] Cache hit: addr = 10c, data = 0c
100015 [TEST] CPU read @0x10d
100025 [L1] Cache hit: addr = 10d, data = 0d
100025 [TEST] CPU read @0x10e
100035 [L1] Cache hit: addr = 10e, data = 0e
100035 [TEST] CPU read @0x10f
100045 [L1] Cache hit: addr = 10f, data = 0f
100045 [TEST] CPU read @0x110
100055 [L1] Cache miss: addr = 110
100055 [TEST] CPU read @0x111
100075 [L2] Cache hit: addr = 110, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
100085 [L1] Cache Allocate: addr = 111 data = 0f0e0d0c0b0a09080706050403020100
100085 [L1] Cache hit from L2: addr = 111, data = 01
100085 [TEST] CPU read @0x112
100095 [L1] Cache hit: addr = 112, data = 02
100095 [TEST] CPU read @0x113
100105 [L1] Cache hit: addr = 113, data = 03
100105 [TEST] CPU read @0x114
100115 [L1] Cache hit: addr = 114, data = 04
100115 [TEST] CPU read @0x115
100125 [L1] Cache hit: addr = 115, data = 05
100125 [TEST] CPU read @0x116
100135 [L1] Cache hit: addr = 116, data = 06
100135 [TEST] CPU read @0x117
100145 [L1] Cache hit: addr = 117, data = 07
100145 [TEST] CPU read @0x118
100155 [L1] Cache hit: addr = 118, data = 08
100155 [TEST] CPU read @0x119
100165 [L1] Cache hit: addr = 119, data = 09
100165 [TEST] CPU read @0x11a
100175 [L1] Cache hit: addr = 11a, data = 0a
100175 [TEST] CPU read @0x11b
100185 [L1] Cache hit: addr = 11b, data = 0b
100185 [TEST] CPU read @0x11c
100195 [L1] Cache hit: addr = 11c, data = 0c
100195 [TEST] CPU read @0x11d
100205 [L1] Cache hit: addr = 11d, data = 0d
100205 [TEST] CPU read @0x11e
100215 [L1] Cache hit: addr = 11e, data = 0e
100215 [TEST] CPU read @0x11f
100225 [L1] Cache hit: addr = 11f, data = 0f
100225 [TEST] CPU read @0x120
100235 [L1] Cache miss: addr = 120
100235 [TEST] CPU read @0x121
100255 [L2] Cache hit: addr = 120, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
100265 [L1] Cache Allocate: addr = 121 data = 2f2e2d2c2b2a29282726252423222120
100265 [L1] Cache hit from L2: addr = 121, data = 21
100265 [TEST] CPU read @0x122
100275 [L1] Cache hit: addr = 122, data = 22
100275 [TEST] CPU read @0x123
100285 [L1] Cache hit: addr = 123, data = 23
100285 [TEST] CPU read @0x124
100295 [L1] Cache hit: addr = 124, data = 24
100295 [TEST] CPU read @0x125
100305 [L1] Cache hit: addr = 125, data = 25
100305 [TEST] CPU read @0x126
100315 [L1] Cache hit: addr = 126, data = 26
100315 [TEST] CPU read @0x127
100325 [L1] Cache hit: addr = 127, data = 27
100325 [TEST] CPU read @0x128
100335 [L1] Cache hit: addr = 128, data = 28
100335 [TEST] CPU read @0x129
100345 [L1] Cache hit: addr = 129, data = 29
100345 [TEST] CPU read @0x12a
100355 [L1] Cache hit: addr = 12a, data = 2a
100355 [TEST] CPU read @0x12b
100365 [L1] Cache hit: addr = 12b, data = 2b
100365 [TEST] CPU read @0x12c
100375 [L1] Cache hit: addr = 12c, data = 2c
100375 [TEST] CPU read @0x12d
100385 [L1] Cache hit: addr = 12d, data = 2d
100385 [TEST] CPU read @0x12e
100395 [L1] Cache hit: addr = 12e, data = 2e
100395 [TEST] CPU read @0x12f
100405 [L1] Cache hit: addr = 12f, data = 2f
100405 [TEST] CPU read @0x130
100415 [L1] Cache miss: addr = 130
100415 [TEST] CPU read @0x131
100435 [L2] Cache hit: addr = 130, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
100445 [L1] Cache Allocate: addr = 131 data = 2f2e2d2c2b2a29282726252423222120
100445 [L1] Cache hit from L2: addr = 131, data = 21
100445 [TEST] CPU read @0x132
100455 [L1] Cache hit: addr = 132, data = 22
100455 [TEST] CPU read @0x133
100465 [L1] Cache hit: addr = 133, data = 23
100465 [TEST] CPU read @0x134
100475 [L1] Cache hit: addr = 134, data = 24
100475 [TEST] CPU read @0x135
100485 [L1] Cache hit: addr = 135, data = 25
100485 [TEST] CPU read @0x136
100495 [L1] Cache hit: addr = 136, data = 26
100495 [TEST] CPU read @0x137
100505 [L1] Cache hit: addr = 137, data = 27
100505 [TEST] CPU read @0x138
100515 [L1] Cache hit: addr = 138, data = 28
100515 [TEST] CPU read @0x139
100525 [L1] Cache hit: addr = 139, data = 29
100525 [TEST] CPU read @0x13a
100535 [L1] Cache hit: addr = 13a, data = 2a
100535 [TEST] CPU read @0x13b
100545 [L1] Cache hit: addr = 13b, data = 2b
100545 [TEST] CPU read @0x13c
100555 [L1] Cache hit: addr = 13c, data = 2c
100555 [TEST] CPU read @0x13d
100565 [L1] Cache hit: addr = 13d, data = 2d
100565 [TEST] CPU read @0x13e
100575 [L1] Cache hit: addr = 13e, data = 2e
100575 [TEST] CPU read @0x13f
100585 [L1] Cache hit: addr = 13f, data = 2f
100585 [TEST] CPU read @0x140
100595 [L1] Cache miss: addr = 140
100595 [TEST] CPU read @0x141
100615 [L2] Cache hit: addr = 140, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
100625 [L1] Cache Allocate: addr = 141 data = 4f4e4d4c4b4a49484746454443424140
100625 [L1] Cache hit from L2: addr = 141, data = 41
100625 [TEST] CPU read @0x142
100635 [L1] Cache hit: addr = 142, data = 42
100635 [TEST] CPU read @0x143
100645 [L1] Cache hit: addr = 143, data = 43
100645 [TEST] CPU read @0x144
100655 [L1] Cache hit: addr = 144, data = 44
100655 [TEST] CPU read @0x145
100665 [L1] Cache hit: addr = 145, data = 45
100665 [TEST] CPU read @0x146
100675 [L1] Cache hit: addr = 146, data = 46
100675 [TEST] CPU read @0x147
100685 [L1] Cache hit: addr = 147, data = 47
100685 [TEST] CPU read @0x148
100695 [L1] Cache hit: addr = 148, data = 48
100695 [TEST] CPU read @0x149
100705 [L1] Cache hit: addr = 149, data = 49
100705 [TEST] CPU read @0x14a
100715 [L1] Cache hit: addr = 14a, data = 4a
100715 [TEST] CPU read @0x14b
100725 [L1] Cache hit: addr = 14b, data = 4b
100725 [TEST] CPU read @0x14c
100735 [L1] Cache hit: addr = 14c, data = 4c
100735 [TEST] CPU read @0x14d
100745 [L1] Cache hit: addr = 14d, data = 4d
100745 [TEST] CPU read @0x14e
100755 [L1] Cache hit: addr = 14e, data = 4e
100755 [TEST] CPU read @0x14f
100765 [L1] Cache hit: addr = 14f, data = 4f
100765 [TEST] CPU read @0x150
100775 [L1] Cache miss: addr = 150
100775 [TEST] CPU read @0x151
100795 [L2] Cache hit: addr = 150, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
100805 [L1] Cache Allocate: addr = 151 data = 4f4e4d4c4b4a49484746454443424140
100805 [L1] Cache hit from L2: addr = 151, data = 41
100805 [TEST] CPU read @0x152
100815 [L1] Cache hit: addr = 152, data = 42
100815 [TEST] CPU read @0x153
100825 [L1] Cache hit: addr = 153, data = 43
100825 [TEST] CPU read @0x154
100835 [L1] Cache hit: addr = 154, data = 44
100835 [TEST] CPU read @0x155
100845 [L1] Cache hit: addr = 155, data = 45
100845 [TEST] CPU read @0x156
100855 [L1] Cache hit: addr = 156, data = 46
100855 [TEST] CPU read @0x157
100865 [L1] Cache hit: addr = 157, data = 47
100865 [TEST] CPU read @0x158
100875 [L1] Cache hit: addr = 158, data = 48
100875 [TEST] CPU read @0x159
100885 [L1] Cache hit: addr = 159, data = 49
100885 [TEST] CPU read @0x15a
100895 [L1] Cache hit: addr = 15a, data = 4a
100895 [TEST] CPU read @0x15b
100905 [L1] Cache hit: addr = 15b, data = 4b
100905 [TEST] CPU read @0x15c
100915 [L1] Cache hit: addr = 15c, data = 4c
100915 [TEST] CPU read @0x15d
100925 [L1] Cache hit: addr = 15d, data = 4d
100925 [TEST] CPU read @0x15e
100935 [L1] Cache hit: addr = 15e, data = 4e
100935 [TEST] CPU read @0x15f
100945 [L1] Cache hit: addr = 15f, data = 4f
100945 [TEST] CPU read @0x160
100955 [L1] Cache miss: addr = 160
100955 [TEST] CPU read @0x161
100975 [L2] Cache hit: addr = 160, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
100985 [L1] Cache Allocate: addr = 161 data = 6f6e6d6c6b6a69686766656463626160
100985 [L1] Cache hit from L2: addr = 161, data = 61
100985 [TEST] CPU read @0x162
100995 [L1] Cache hit: addr = 162, data = 62
100995 [TEST] CPU read @0x163
101005 [L1] Cache hit: addr = 163, data = 63
101005 [TEST] CPU read @0x164
101015 [L1] Cache hit: addr = 164, data = 64
101015 [TEST] CPU read @0x165
101025 [L1] Cache hit: addr = 165, data = 65
101025 [TEST] CPU read @0x166
101035 [L1] Cache hit: addr = 166, data = 66
101035 [TEST] CPU read @0x167
101045 [L1] Cache hit: addr = 167, data = 67
101045 [TEST] CPU read @0x168
101055 [L1] Cache hit: addr = 168, data = 68
101055 [TEST] CPU read @0x169
101065 [L1] Cache hit: addr = 169, data = 69
101065 [TEST] CPU read @0x16a
101075 [L1] Cache hit: addr = 16a, data = 6a
101075 [TEST] CPU read @0x16b
101085 [L1] Cache hit: addr = 16b, data = 6b
101085 [TEST] CPU read @0x16c
101095 [L1] Cache hit: addr = 16c, data = 6c
101095 [TEST] CPU read @0x16d
101105 [L1] Cache hit: addr = 16d, data = 6d
101105 [TEST] CPU read @0x16e
101115 [L1] Cache hit: addr = 16e, data = 6e
101115 [TEST] CPU read @0x16f
101125 [L1] Cache hit: addr = 16f, data = 6f
101125 [TEST] CPU read @0x170
101135 [L1] Cache miss: addr = 170
101135 [TEST] CPU read @0x171
101155 [L2] Cache hit: addr = 170, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
101165 [L1] Cache Allocate: addr = 171 data = 6f6e6d6c6b6a69686766656463626160
101165 [L1] Cache hit from L2: addr = 171, data = 61
101165 [TEST] CPU read @0x172
101175 [L1] Cache hit: addr = 172, data = 62
101175 [TEST] CPU read @0x173
101185 [L1] Cache hit: addr = 173, data = 63
101185 [TEST] CPU read @0x174
101195 [L1] Cache hit: addr = 174, data = 64
101195 [TEST] CPU read @0x175
101205 [L1] Cache hit: addr = 175, data = 65
101205 [TEST] CPU read @0x176
101215 [L1] Cache hit: addr = 176, data = 66
101215 [TEST] CPU read @0x177
101225 [L1] Cache hit: addr = 177, data = 67
101225 [TEST] CPU read @0x178
101235 [L1] Cache hit: addr = 178, data = 68
101235 [TEST] CPU read @0x179
101245 [L1] Cache hit: addr = 179, data = 69
101245 [TEST] CPU read @0x17a
101255 [L1] Cache hit: addr = 17a, data = 6a
101255 [TEST] CPU read @0x17b
101265 [L1] Cache hit: addr = 17b, data = 6b
101265 [TEST] CPU read @0x17c
101275 [L1] Cache hit: addr = 17c, data = 6c
101275 [TEST] CPU read @0x17d
101285 [L1] Cache hit: addr = 17d, data = 6d
101285 [TEST] CPU read @0x17e
101295 [L1] Cache hit: addr = 17e, data = 6e
101295 [TEST] CPU read @0x17f
101305 [L1] Cache hit: addr = 17f, data = 6f
101305 [TEST] CPU read @0x180
101315 [L1] Cache miss: addr = 180
101315 [TEST] CPU read @0x181
101335 [L2] Cache hit: addr = 180, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
101345 [L1] Cache Allocate: addr = 181 data = 8f8e8d8c8b8a89888786858483828180
101345 [L1] Cache hit from L2: addr = 181, data = 81
101345 [TEST] CPU read @0x182
101355 [L1] Cache hit: addr = 182, data = 82
101355 [TEST] CPU read @0x183
101365 [L1] Cache hit: addr = 183, data = 83
101365 [TEST] CPU read @0x184
101375 [L1] Cache hit: addr = 184, data = 84
101375 [TEST] CPU read @0x185
101385 [L1] Cache hit: addr = 185, data = 85
101385 [TEST] CPU read @0x186
101395 [L1] Cache hit: addr = 186, data = 86
101395 [TEST] CPU read @0x187
101405 [L1] Cache hit: addr = 187, data = 87
101405 [TEST] CPU read @0x188
101415 [L1] Cache hit: addr = 188, data = 88
101415 [TEST] CPU read @0x189
101425 [L1] Cache hit: addr = 189, data = 89
101425 [TEST] CPU read @0x18a
101435 [L1] Cache hit: addr = 18a, data = 8a
101435 [TEST] CPU read @0x18b
101445 [L1] Cache hit: addr = 18b, data = 8b
101445 [TEST] CPU read @0x18c
101455 [L1] Cache hit: addr = 18c, data = 8c
101455 [TEST] CPU read @0x18d
101465 [L1] Cache hit: addr = 18d, data = 8d
101465 [TEST] CPU read @0x18e
101475 [L1] Cache hit: addr = 18e, data = 8e
101475 [TEST] CPU read @0x18f
101485 [L1] Cache hit: addr = 18f, data = 8f
101485 [TEST] CPU read @0x190
101495 [L1] Cache miss: addr = 190
101495 [TEST] CPU read @0x191
101515 [L2] Cache hit: addr = 190, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
101525 [L1] Cache Allocate: addr = 191 data = 8f8e8d8c8b8a89888786858483828180
101525 [L1] Cache hit from L2: addr = 191, data = 81
101525 [TEST] CPU read @0x192
101535 [L1] Cache hit: addr = 192, data = 82
101535 [TEST] CPU read @0x193
101545 [L1] Cache hit: addr = 193, data = 83
101545 [TEST] CPU read @0x194
101555 [L1] Cache hit: addr = 194, data = 84
101555 [TEST] CPU read @0x195
101565 [L1] Cache hit: addr = 195, data = 85
101565 [TEST] CPU read @0x196
101575 [L1] Cache hit: addr = 196, data = 86
101575 [TEST] CPU read @0x197
101585 [L1] Cache hit: addr = 197, data = 87
101585 [TEST] CPU read @0x198
101595 [L1] Cache hit: addr = 198, data = 88
101595 [TEST] CPU read @0x199
101605 [L1] Cache hit: addr = 199, data = 89
101605 [TEST] CPU read @0x19a
101615 [L1] Cache hit: addr = 19a, data = 8a
101615 [TEST] CPU read @0x19b
101625 [L1] Cache hit: addr = 19b, data = 8b
101625 [TEST] CPU read @0x19c
101635 [L1] Cache hit: addr = 19c, data = 8c
101635 [TEST] CPU read @0x19d
101645 [L1] Cache hit: addr = 19d, data = 8d
101645 [TEST] CPU read @0x19e
101655 [L1] Cache hit: addr = 19e, data = 8e
101655 [TEST] CPU read @0x19f
101665 [L1] Cache hit: addr = 19f, data = 8f
101665 [TEST] CPU read @0x1a0
101675 [L1] Cache miss: addr = 1a0
101675 [TEST] CPU read @0x1a1
101695 [L2] Cache hit: addr = 1a0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
101705 [L1] Cache Allocate: addr = 1a1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
101705 [L1] Cache hit from L2: addr = 1a1, data = a1
101705 [TEST] CPU read @0x1a2
101715 [L1] Cache hit: addr = 1a2, data = a2
101715 [TEST] CPU read @0x1a3
101725 [L1] Cache hit: addr = 1a3, data = a3
101725 [TEST] CPU read @0x1a4
101735 [L1] Cache hit: addr = 1a4, data = a4
101735 [TEST] CPU read @0x1a5
101745 [L1] Cache hit: addr = 1a5, data = a5
101745 [TEST] CPU read @0x1a6
101755 [L1] Cache hit: addr = 1a6, data = a6
101755 [TEST] CPU read @0x1a7
101765 [L1] Cache hit: addr = 1a7, data = a7
101765 [TEST] CPU read @0x1a8
101775 [L1] Cache hit: addr = 1a8, data = a8
101775 [TEST] CPU read @0x1a9
101785 [L1] Cache hit: addr = 1a9, data = a9
101785 [TEST] CPU read @0x1aa
101795 [L1] Cache hit: addr = 1aa, data = aa
101795 [TEST] CPU read @0x1ab
101805 [L1] Cache hit: addr = 1ab, data = ab
101805 [TEST] CPU read @0x1ac
101815 [L1] Cache hit: addr = 1ac, data = ac
101815 [TEST] CPU read @0x1ad
101825 [L1] Cache hit: addr = 1ad, data = ad
101825 [TEST] CPU read @0x1ae
101835 [L1] Cache hit: addr = 1ae, data = ae
101835 [TEST] CPU read @0x1af
101845 [L1] Cache hit: addr = 1af, data = af
101845 [TEST] CPU read @0x1b0
101855 [L1] Cache miss: addr = 1b0
101855 [TEST] CPU read @0x1b1
101875 [L2] Cache hit: addr = 1b0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
101885 [L1] Cache Allocate: addr = 1b1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
101885 [L1] Cache hit from L2: addr = 1b1, data = a1
101885 [TEST] CPU read @0x1b2
101895 [L1] Cache hit: addr = 1b2, data = a2
101895 [TEST] CPU read @0x1b3
101905 [L1] Cache hit: addr = 1b3, data = a3
101905 [TEST] CPU read @0x1b4
101915 [L1] Cache hit: addr = 1b4, data = a4
101915 [TEST] CPU read @0x1b5
101925 [L1] Cache hit: addr = 1b5, data = a5
101925 [TEST] CPU read @0x1b6
101935 [L1] Cache hit: addr = 1b6, data = a6
101935 [TEST] CPU read @0x1b7
101945 [L1] Cache hit: addr = 1b7, data = a7
101945 [TEST] CPU read @0x1b8
101955 [L1] Cache hit: addr = 1b8, data = a8
101955 [TEST] CPU read @0x1b9
101965 [L1] Cache hit: addr = 1b9, data = a9
101965 [TEST] CPU read @0x1ba
101975 [L1] Cache hit: addr = 1ba, data = aa
101975 [TEST] CPU read @0x1bb
101985 [L1] Cache hit: addr = 1bb, data = ab
101985 [TEST] CPU read @0x1bc
101995 [L1] Cache hit: addr = 1bc, data = ac
101995 [TEST] CPU read @0x1bd
102005 [L1] Cache hit: addr = 1bd, data = ad
102005 [TEST] CPU read @0x1be
102015 [L1] Cache hit: addr = 1be, data = ae
102015 [TEST] CPU read @0x1bf
102025 [L1] Cache hit: addr = 1bf, data = af
102025 [TEST] CPU read @0x1c0
102035 [L1] Cache miss: addr = 1c0
102035 [TEST] CPU read @0x1c1
102055 [L2] Cache hit: addr = 1c0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
102065 [L1] Cache Allocate: addr = 1c1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
102065 [L1] Cache hit from L2: addr = 1c1, data = c1
102065 [TEST] CPU read @0x1c2
102075 [L1] Cache hit: addr = 1c2, data = c2
102075 [TEST] CPU read @0x1c3
102085 [L1] Cache hit: addr = 1c3, data = c3
102085 [TEST] CPU read @0x1c4
102095 [L1] Cache hit: addr = 1c4, data = c4
102095 [TEST] CPU read @0x1c5
102105 [L1] Cache hit: addr = 1c5, data = c5
102105 [TEST] CPU read @0x1c6
102115 [L1] Cache hit: addr = 1c6, data = c6
102115 [TEST] CPU read @0x1c7
102125 [L1] Cache hit: addr = 1c7, data = c7
102125 [TEST] CPU read @0x1c8
102135 [L1] Cache hit: addr = 1c8, data = c8
102135 [TEST] CPU read @0x1c9
102145 [L1] Cache hit: addr = 1c9, data = c9
102145 [TEST] CPU read @0x1ca
102155 [L1] Cache hit: addr = 1ca, data = ca
102155 [TEST] CPU read @0x1cb
102165 [L1] Cache hit: addr = 1cb, data = cb
102165 [TEST] CPU read @0x1cc
102175 [L1] Cache hit: addr = 1cc, data = cc
102175 [TEST] CPU read @0x1cd
102185 [L1] Cache hit: addr = 1cd, data = cd
102185 [TEST] CPU read @0x1ce
102195 [L1] Cache hit: addr = 1ce, data = ce
102195 [TEST] CPU read @0x1cf
102205 [L1] Cache hit: addr = 1cf, data = cf
102205 [TEST] CPU read @0x1d0
102215 [L1] Cache miss: addr = 1d0
102215 [TEST] CPU read @0x1d1
102235 [L2] Cache hit: addr = 1d0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
102245 [L1] Cache Allocate: addr = 1d1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
102245 [L1] Cache hit from L2: addr = 1d1, data = c1
102245 [TEST] CPU read @0x1d2
102255 [L1] Cache hit: addr = 1d2, data = c2
102255 [TEST] CPU read @0x1d3
102265 [L1] Cache hit: addr = 1d3, data = c3
102265 [TEST] CPU read @0x1d4
102275 [L1] Cache hit: addr = 1d4, data = c4
102275 [TEST] CPU read @0x1d5
102285 [L1] Cache hit: addr = 1d5, data = c5
102285 [TEST] CPU read @0x1d6
102295 [L1] Cache hit: addr = 1d6, data = c6
102295 [TEST] CPU read @0x1d7
102305 [L1] Cache hit: addr = 1d7, data = c7
102305 [TEST] CPU read @0x1d8
102315 [L1] Cache hit: addr = 1d8, data = c8
102315 [TEST] CPU read @0x1d9
102325 [L1] Cache hit: addr = 1d9, data = c9
102325 [TEST] CPU read @0x1da
102335 [L1] Cache hit: addr = 1da, data = ca
102335 [TEST] CPU read @0x1db
102345 [L1] Cache hit: addr = 1db, data = cb
102345 [TEST] CPU read @0x1dc
102355 [L1] Cache hit: addr = 1dc, data = cc
102355 [TEST] CPU read @0x1dd
102365 [L1] Cache hit: addr = 1dd, data = cd
102365 [TEST] CPU read @0x1de
102375 [L1] Cache hit: addr = 1de, data = ce
102375 [TEST] CPU read @0x1df
102385 [L1] Cache hit: addr = 1df, data = cf
102385 [TEST] CPU read @0x1e0
102395 [L1] Cache miss: addr = 1e0
102395 [TEST] CPU read @0x1e1
102415 [L2] Cache hit: addr = 1e0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
102425 [L1] Cache Allocate: addr = 1e1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
102425 [L1] Cache hit from L2: addr = 1e1, data = e1
102425 [TEST] CPU read @0x1e2
102435 [L1] Cache hit: addr = 1e2, data = e2
102435 [TEST] CPU read @0x1e3
102445 [L1] Cache hit: addr = 1e3, data = e3
102445 [TEST] CPU read @0x1e4
102455 [L1] Cache hit: addr = 1e4, data = e4
102455 [TEST] CPU read @0x1e5
102465 [L1] Cache hit: addr = 1e5, data = e5
102465 [TEST] CPU read @0x1e6
102475 [L1] Cache hit: addr = 1e6, data = e6
102475 [TEST] CPU read @0x1e7
102485 [L1] Cache hit: addr = 1e7, data = e7
102485 [TEST] CPU read @0x1e8
102495 [L1] Cache hit: addr = 1e8, data = e8
102495 [TEST] CPU read @0x1e9
102505 [L1] Cache hit: addr = 1e9, data = e9
102505 [TEST] CPU read @0x1ea
102515 [L1] Cache hit: addr = 1ea, data = ea
102515 [TEST] CPU read @0x1eb
102525 [L1] Cache hit: addr = 1eb, data = eb
102525 [TEST] CPU read @0x1ec
102535 [L1] Cache hit: addr = 1ec, data = ec
102535 [TEST] CPU read @0x1ed
102545 [L1] Cache hit: addr = 1ed, data = ed
102545 [TEST] CPU read @0x1ee
102555 [L1] Cache hit: addr = 1ee, data = ee
102555 [TEST] CPU read @0x1ef
102565 [L1] Cache hit: addr = 1ef, data = ef
102565 [TEST] CPU read @0x1f0
102575 [L1] Cache miss: addr = 1f0
102575 [TEST] CPU read @0x1f1
102595 [L2] Cache hit: addr = 1f0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
102605 [L1] Cache Allocate: addr = 1f1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
102605 [L1] Cache hit from L2: addr = 1f1, data = e1
102605 [TEST] CPU read @0x1f2
102615 [L1] Cache hit: addr = 1f2, data = e2
102615 [TEST] CPU read @0x1f3
102625 [L1] Cache hit: addr = 1f3, data = e3
102625 [TEST] CPU read @0x1f4
102635 [L1] Cache hit: addr = 1f4, data = e4
102635 [TEST] CPU read @0x1f5
102645 [L1] Cache hit: addr = 1f5, data = e5
102645 [TEST] CPU read @0x1f6
102655 [L1] Cache hit: addr = 1f6, data = e6
102655 [TEST] CPU read @0x1f7
102665 [L1] Cache hit: addr = 1f7, data = e7
102665 [TEST] CPU read @0x1f8
102675 [L1] Cache hit: addr = 1f8, data = e8
102675 [TEST] CPU read @0x1f9
102685 [L1] Cache hit: addr = 1f9, data = e9
102685 [TEST] CPU read @0x1fa
102695 [L1] Cache hit: addr = 1fa, data = ea
102695 [TEST] CPU read @0x1fb
102705 [L1] Cache hit: addr = 1fb, data = eb
102705 [TEST] CPU read @0x1fc
102715 [L1] Cache hit: addr = 1fc, data = ec
102715 [TEST] CPU read @0x1fd
102725 [L1] Cache hit: addr = 1fd, data = ed
102725 [TEST] CPU read @0x1fe
102735 [L1] Cache hit: addr = 1fe, data = ee
102735 [TEST] CPU read @0x1ff
102745 [L1] Cache hit: addr = 1ff, data = ef
102745 [TEST] CPU read @0x200
102755 [L1] Cache miss: addr = 200
102755 [TEST] CPU read @0x201
102775 [L2] Cache miss: addr = 200
102785 [MEM] Mem hit: addr = 200, data = 00
102795 [L2] Cache Allocate: addr = 200 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
102805 [L1] Cache Allocate: addr = 201 data = 0f0e0d0c0b0a09080706050403020100
102805 [L1] Cache hit from L2: addr = 201, data = 01
102805 [TEST] CPU read @0x202
102815 [L1] Cache hit: addr = 202, data = 02
102815 [TEST] CPU read @0x203
102825 [L1] Cache hit: addr = 203, data = 03
102825 [TEST] CPU read @0x204
102835 [L1] Cache hit: addr = 204, data = 04
102835 [TEST] CPU read @0x205
102845 [L1] Cache hit: addr = 205, data = 05
102845 [TEST] CPU read @0x206
102855 [L1] Cache hit: addr = 206, data = 06
102855 [TEST] CPU read @0x207
102865 [L1] Cache hit: addr = 207, data = 07
102865 [TEST] CPU read @0x208
102875 [L1] Cache hit: addr = 208, data = 08
102875 [TEST] CPU read @0x209
102885 [L1] Cache hit: addr = 209, data = 09
102885 [TEST] CPU read @0x20a
102895 [L1] Cache hit: addr = 20a, data = 0a
102895 [TEST] CPU read @0x20b
102905 [L1] Cache hit: addr = 20b, data = 0b
102905 [TEST] CPU read @0x20c
102915 [L1] Cache hit: addr = 20c, data = 0c
102915 [TEST] CPU read @0x20d
102925 [L1] Cache hit: addr = 20d, data = 0d
102925 [TEST] CPU read @0x20e
102935 [L1] Cache hit: addr = 20e, data = 0e
102935 [TEST] CPU read @0x20f
102945 [L1] Cache hit: addr = 20f, data = 0f
102945 [TEST] CPU read @0x210
102955 [L1] Cache miss: addr = 210
102955 [TEST] CPU read @0x211
102975 [L2] Cache hit: addr = 210, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
102985 [L1] Cache Allocate: addr = 211 data = 0f0e0d0c0b0a09080706050403020100
102985 [L1] Cache hit from L2: addr = 211, data = 01
102985 [TEST] CPU read @0x212
102995 [L1] Cache hit: addr = 212, data = 02
102995 [TEST] CPU read @0x213
103005 [L1] Cache hit: addr = 213, data = 03
103005 [TEST] CPU read @0x214
103015 [L1] Cache hit: addr = 214, data = 04
103015 [TEST] CPU read @0x215
103025 [L1] Cache hit: addr = 215, data = 05
103025 [TEST] CPU read @0x216
103035 [L1] Cache hit: addr = 216, data = 06
103035 [TEST] CPU read @0x217
103045 [L1] Cache hit: addr = 217, data = 07
103045 [TEST] CPU read @0x218
103055 [L1] Cache hit: addr = 218, data = 08
103055 [TEST] CPU read @0x219
103065 [L1] Cache hit: addr = 219, data = 09
103065 [TEST] CPU read @0x21a
103075 [L1] Cache hit: addr = 21a, data = 0a
103075 [TEST] CPU read @0x21b
103085 [L1] Cache hit: addr = 21b, data = 0b
103085 [TEST] CPU read @0x21c
103095 [L1] Cache hit: addr = 21c, data = 0c
103095 [TEST] CPU read @0x21d
103105 [L1] Cache hit: addr = 21d, data = 0d
103105 [TEST] CPU read @0x21e
103115 [L1] Cache hit: addr = 21e, data = 0e
103115 [TEST] CPU read @0x21f
103125 [L1] Cache hit: addr = 21f, data = 0f
103125 [TEST] CPU read @0x220
103135 [L1] Cache miss: addr = 220
103135 [TEST] CPU read @0x221
103155 [L2] Cache miss: addr = 220
103165 [MEM] Mem hit: addr = 220, data = 20
103175 [L2] Cache Allocate: addr = 220 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
103185 [L1] Cache Allocate: addr = 221 data = 2f2e2d2c2b2a29282726252423222120
103185 [L1] Cache hit from L2: addr = 221, data = 21
103185 [TEST] CPU read @0x222
103195 [L1] Cache hit: addr = 222, data = 22
103195 [TEST] CPU read @0x223
103205 [L1] Cache hit: addr = 223, data = 23
103205 [TEST] CPU read @0x224
103215 [L1] Cache hit: addr = 224, data = 24
103215 [TEST] CPU read @0x225
103225 [L1] Cache hit: addr = 225, data = 25
103225 [TEST] CPU read @0x226
103235 [L1] Cache hit: addr = 226, data = 26
103235 [TEST] CPU read @0x227
103245 [L1] Cache hit: addr = 227, data = 27
103245 [TEST] CPU read @0x228
103255 [L1] Cache hit: addr = 228, data = 28
103255 [TEST] CPU read @0x229
103265 [L1] Cache hit: addr = 229, data = 29
103265 [TEST] CPU read @0x22a
103275 [L1] Cache hit: addr = 22a, data = 2a
103275 [TEST] CPU read @0x22b
103285 [L1] Cache hit: addr = 22b, data = 2b
103285 [TEST] CPU read @0x22c
103295 [L1] Cache hit: addr = 22c, data = 2c
103295 [TEST] CPU read @0x22d
103305 [L1] Cache hit: addr = 22d, data = 2d
103305 [TEST] CPU read @0x22e
103315 [L1] Cache hit: addr = 22e, data = 2e
103315 [TEST] CPU read @0x22f
103325 [L1] Cache hit: addr = 22f, data = 2f
103325 [TEST] CPU read @0x230
103335 [L1] Cache miss: addr = 230
103335 [TEST] CPU read @0x231
103355 [L2] Cache hit: addr = 230, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
103365 [L1] Cache Allocate: addr = 231 data = 2f2e2d2c2b2a29282726252423222120
103365 [L1] Cache hit from L2: addr = 231, data = 21
103365 [TEST] CPU read @0x232
103375 [L1] Cache hit: addr = 232, data = 22
103375 [TEST] CPU read @0x233
103385 [L1] Cache hit: addr = 233, data = 23
103385 [TEST] CPU read @0x234
103395 [L1] Cache hit: addr = 234, data = 24
103395 [TEST] CPU read @0x235
103405 [L1] Cache hit: addr = 235, data = 25
103405 [TEST] CPU read @0x236
103415 [L1] Cache hit: addr = 236, data = 26
103415 [TEST] CPU read @0x237
103425 [L1] Cache hit: addr = 237, data = 27
103425 [TEST] CPU read @0x238
103435 [L1] Cache hit: addr = 238, data = 28
103435 [TEST] CPU read @0x239
103445 [L1] Cache hit: addr = 239, data = 29
103445 [TEST] CPU read @0x23a
103455 [L1] Cache hit: addr = 23a, data = 2a
103455 [TEST] CPU read @0x23b
103465 [L1] Cache hit: addr = 23b, data = 2b
103465 [TEST] CPU read @0x23c
103475 [L1] Cache hit: addr = 23c, data = 2c
103475 [TEST] CPU read @0x23d
103485 [L1] Cache hit: addr = 23d, data = 2d
103485 [TEST] CPU read @0x23e
103495 [L1] Cache hit: addr = 23e, data = 2e
103495 [TEST] CPU read @0x23f
103505 [L1] Cache hit: addr = 23f, data = 2f
103505 [TEST] CPU read @0x240
103515 [L1] Cache miss: addr = 240
103515 [TEST] CPU read @0x241
103535 [L2] Cache miss: addr = 240
103545 [MEM] Mem hit: addr = 240, data = 40
103555 [L2] Cache Allocate: addr = 240 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
103565 [L1] Cache Allocate: addr = 241 data = 4f4e4d4c4b4a49484746454443424140
103565 [L1] Cache hit from L2: addr = 241, data = 41
103565 [TEST] CPU read @0x242
103575 [L1] Cache hit: addr = 242, data = 42
103575 [TEST] CPU read @0x243
103585 [L1] Cache hit: addr = 243, data = 43
103585 [TEST] CPU read @0x244
103595 [L1] Cache hit: addr = 244, data = 44
103595 [TEST] CPU read @0x245
103605 [L1] Cache hit: addr = 245, data = 45
103605 [TEST] CPU read @0x246
103615 [L1] Cache hit: addr = 246, data = 46
103615 [TEST] CPU read @0x247
103625 [L1] Cache hit: addr = 247, data = 47
103625 [TEST] CPU read @0x248
103635 [L1] Cache hit: addr = 248, data = 48
103635 [TEST] CPU read @0x249
103645 [L1] Cache hit: addr = 249, data = 49
103645 [TEST] CPU read @0x24a
103655 [L1] Cache hit: addr = 24a, data = 4a
103655 [TEST] CPU read @0x24b
103665 [L1] Cache hit: addr = 24b, data = 4b
103665 [TEST] CPU read @0x24c
103675 [L1] Cache hit: addr = 24c, data = 4c
103675 [TEST] CPU read @0x24d
103685 [L1] Cache hit: addr = 24d, data = 4d
103685 [TEST] CPU read @0x24e
103695 [L1] Cache hit: addr = 24e, data = 4e
103695 [TEST] CPU read @0x24f
103705 [L1] Cache hit: addr = 24f, data = 4f
103705 [TEST] CPU read @0x250
103715 [L1] Cache miss: addr = 250
103715 [TEST] CPU read @0x251
103735 [L2] Cache hit: addr = 250, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
103745 [L1] Cache Allocate: addr = 251 data = 4f4e4d4c4b4a49484746454443424140
103745 [L1] Cache hit from L2: addr = 251, data = 41
103745 [TEST] CPU read @0x252
103755 [L1] Cache hit: addr = 252, data = 42
103755 [TEST] CPU read @0x253
103765 [L1] Cache hit: addr = 253, data = 43
103765 [TEST] CPU read @0x254
103775 [L1] Cache hit: addr = 254, data = 44
103775 [TEST] CPU read @0x255
103785 [L1] Cache hit: addr = 255, data = 45
103785 [TEST] CPU read @0x256
103795 [L1] Cache hit: addr = 256, data = 46
103795 [TEST] CPU read @0x257
103805 [L1] Cache hit: addr = 257, data = 47
103805 [TEST] CPU read @0x258
103815 [L1] Cache hit: addr = 258, data = 48
103815 [TEST] CPU read @0x259
103825 [L1] Cache hit: addr = 259, data = 49
103825 [TEST] CPU read @0x25a
103835 [L1] Cache hit: addr = 25a, data = 4a
103835 [TEST] CPU read @0x25b
103845 [L1] Cache hit: addr = 25b, data = 4b
103845 [TEST] CPU read @0x25c
103855 [L1] Cache hit: addr = 25c, data = 4c
103855 [TEST] CPU read @0x25d
103865 [L1] Cache hit: addr = 25d, data = 4d
103865 [TEST] CPU read @0x25e
103875 [L1] Cache hit: addr = 25e, data = 4e
103875 [TEST] CPU read @0x25f
103885 [L1] Cache hit: addr = 25f, data = 4f
103885 [TEST] CPU read @0x260
103895 [L1] Cache miss: addr = 260
103895 [TEST] CPU read @0x261
103915 [L2] Cache miss: addr = 260
103925 [MEM] Mem hit: addr = 260, data = 60
103935 [L2] Cache Allocate: addr = 260 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
103945 [L1] Cache Allocate: addr = 261 data = 6f6e6d6c6b6a69686766656463626160
103945 [L1] Cache hit from L2: addr = 261, data = 61
103945 [TEST] CPU read @0x262
103955 [L1] Cache hit: addr = 262, data = 62
103955 [TEST] CPU read @0x263
103965 [L1] Cache hit: addr = 263, data = 63
103965 [TEST] CPU read @0x264
103975 [L1] Cache hit: addr = 264, data = 64
103975 [TEST] CPU read @0x265
103985 [L1] Cache hit: addr = 265, data = 65
103985 [TEST] CPU read @0x266
103995 [L1] Cache hit: addr = 266, data = 66
103995 [TEST] CPU read @0x267
104005 [L1] Cache hit: addr = 267, data = 67
104005 [TEST] CPU read @0x268
104015 [L1] Cache hit: addr = 268, data = 68
104015 [TEST] CPU read @0x269
104025 [L1] Cache hit: addr = 269, data = 69
104025 [TEST] CPU read @0x26a
104035 [L1] Cache hit: addr = 26a, data = 6a
104035 [TEST] CPU read @0x26b
104045 [L1] Cache hit: addr = 26b, data = 6b
104045 [TEST] CPU read @0x26c
104055 [L1] Cache hit: addr = 26c, data = 6c
104055 [TEST] CPU read @0x26d
104065 [L1] Cache hit: addr = 26d, data = 6d
104065 [TEST] CPU read @0x26e
104075 [L1] Cache hit: addr = 26e, data = 6e
104075 [TEST] CPU read @0x26f
104085 [L1] Cache hit: addr = 26f, data = 6f
104085 [TEST] CPU read @0x270
104095 [L1] Cache miss: addr = 270
104095 [TEST] CPU read @0x271
104115 [L2] Cache hit: addr = 270, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
104125 [L1] Cache Allocate: addr = 271 data = 6f6e6d6c6b6a69686766656463626160
104125 [L1] Cache hit from L2: addr = 271, data = 61
104125 [TEST] CPU read @0x272
104135 [L1] Cache hit: addr = 272, data = 62
104135 [TEST] CPU read @0x273
104145 [L1] Cache hit: addr = 273, data = 63
104145 [TEST] CPU read @0x274
104155 [L1] Cache hit: addr = 274, data = 64
104155 [TEST] CPU read @0x275
104165 [L1] Cache hit: addr = 275, data = 65
104165 [TEST] CPU read @0x276
104175 [L1] Cache hit: addr = 276, data = 66
104175 [TEST] CPU read @0x277
104185 [L1] Cache hit: addr = 277, data = 67
104185 [TEST] CPU read @0x278
104195 [L1] Cache hit: addr = 278, data = 68
104195 [TEST] CPU read @0x279
104205 [L1] Cache hit: addr = 279, data = 69
104205 [TEST] CPU read @0x27a
104215 [L1] Cache hit: addr = 27a, data = 6a
104215 [TEST] CPU read @0x27b
104225 [L1] Cache hit: addr = 27b, data = 6b
104225 [TEST] CPU read @0x27c
104235 [L1] Cache hit: addr = 27c, data = 6c
104235 [TEST] CPU read @0x27d
104245 [L1] Cache hit: addr = 27d, data = 6d
104245 [TEST] CPU read @0x27e
104255 [L1] Cache hit: addr = 27e, data = 6e
104255 [TEST] CPU read @0x27f
104265 [L1] Cache hit: addr = 27f, data = 6f
104265 [TEST] CPU read @0x280
104275 [L1] Cache miss: addr = 280
104275 [TEST] CPU read @0x281
104295 [L2] Cache miss: addr = 280
104305 [MEM] Mem hit: addr = 280, data = 80
104315 [L2] Cache Allocate: addr = 280 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
104325 [L1] Cache Allocate: addr = 281 data = 8f8e8d8c8b8a89888786858483828180
104325 [L1] Cache hit from L2: addr = 281, data = 81
104325 [TEST] CPU read @0x282
104335 [L1] Cache hit: addr = 282, data = 82
104335 [TEST] CPU read @0x283
104345 [L1] Cache hit: addr = 283, data = 83
104345 [TEST] CPU read @0x284
104355 [L1] Cache hit: addr = 284, data = 84
104355 [TEST] CPU read @0x285
104365 [L1] Cache hit: addr = 285, data = 85
104365 [TEST] CPU read @0x286
104375 [L1] Cache hit: addr = 286, data = 86
104375 [TEST] CPU read @0x287
104385 [L1] Cache hit: addr = 287, data = 87
104385 [TEST] CPU read @0x288
104395 [L1] Cache hit: addr = 288, data = 88
104395 [TEST] CPU read @0x289
104405 [L1] Cache hit: addr = 289, data = 89
104405 [TEST] CPU read @0x28a
104415 [L1] Cache hit: addr = 28a, data = 8a
104415 [TEST] CPU read @0x28b
104425 [L1] Cache hit: addr = 28b, data = 8b
104425 [TEST] CPU read @0x28c
104435 [L1] Cache hit: addr = 28c, data = 8c
104435 [TEST] CPU read @0x28d
104445 [L1] Cache hit: addr = 28d, data = 8d
104445 [TEST] CPU read @0x28e
104455 [L1] Cache hit: addr = 28e, data = 8e
104455 [TEST] CPU read @0x28f
104465 [L1] Cache hit: addr = 28f, data = 8f
104465 [TEST] CPU read @0x290
104475 [L1] Cache miss: addr = 290
104475 [TEST] CPU read @0x291
104495 [L2] Cache hit: addr = 290, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
104505 [L1] Cache Allocate: addr = 291 data = 8f8e8d8c8b8a89888786858483828180
104505 [L1] Cache hit from L2: addr = 291, data = 81
104505 [TEST] CPU read @0x292
104515 [L1] Cache hit: addr = 292, data = 82
104515 [TEST] CPU read @0x293
104525 [L1] Cache hit: addr = 293, data = 83
104525 [TEST] CPU read @0x294
104535 [L1] Cache hit: addr = 294, data = 84
104535 [TEST] CPU read @0x295
104545 [L1] Cache hit: addr = 295, data = 85
104545 [TEST] CPU read @0x296
104555 [L1] Cache hit: addr = 296, data = 86
104555 [TEST] CPU read @0x297
104565 [L1] Cache hit: addr = 297, data = 87
104565 [TEST] CPU read @0x298
104575 [L1] Cache hit: addr = 298, data = 88
104575 [TEST] CPU read @0x299
104585 [L1] Cache hit: addr = 299, data = 89
104585 [TEST] CPU read @0x29a
104595 [L1] Cache hit: addr = 29a, data = 8a
104595 [TEST] CPU read @0x29b
104605 [L1] Cache hit: addr = 29b, data = 8b
104605 [TEST] CPU read @0x29c
104615 [L1] Cache hit: addr = 29c, data = 8c
104615 [TEST] CPU read @0x29d
104625 [L1] Cache hit: addr = 29d, data = 8d
104625 [TEST] CPU read @0x29e
104635 [L1] Cache hit: addr = 29e, data = 8e
104635 [TEST] CPU read @0x29f
104645 [L1] Cache hit: addr = 29f, data = 8f
104645 [TEST] CPU read @0x2a0
104655 [L1] Cache miss: addr = 2a0
104655 [TEST] CPU read @0x2a1
104675 [L2] Cache miss: addr = 2a0
104685 [MEM] Mem hit: addr = 2a0, data = a0
104695 [L2] Cache Allocate: addr = 2a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
104705 [L1] Cache Allocate: addr = 2a1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
104705 [L1] Cache hit from L2: addr = 2a1, data = a1
104705 [TEST] CPU read @0x2a2
104715 [L1] Cache hit: addr = 2a2, data = a2
104715 [TEST] CPU read @0x2a3
104725 [L1] Cache hit: addr = 2a3, data = a3
104725 [TEST] CPU read @0x2a4
104735 [L1] Cache hit: addr = 2a4, data = a4
104735 [TEST] CPU read @0x2a5
104745 [L1] Cache hit: addr = 2a5, data = a5
104745 [TEST] CPU read @0x2a6
104755 [L1] Cache hit: addr = 2a6, data = a6
104755 [TEST] CPU read @0x2a7
104765 [L1] Cache hit: addr = 2a7, data = a7
104765 [TEST] CPU read @0x2a8
104775 [L1] Cache hit: addr = 2a8, data = a8
104775 [TEST] CPU read @0x2a9
104785 [L1] Cache hit: addr = 2a9, data = a9
104785 [TEST] CPU read @0x2aa
104795 [L1] Cache hit: addr = 2aa, data = aa
104795 [TEST] CPU read @0x2ab
104805 [L1] Cache hit: addr = 2ab, data = ab
104805 [TEST] CPU read @0x2ac
104815 [L1] Cache hit: addr = 2ac, data = ac
104815 [TEST] CPU read @0x2ad
104825 [L1] Cache hit: addr = 2ad, data = ad
104825 [TEST] CPU read @0x2ae
104835 [L1] Cache hit: addr = 2ae, data = ae
104835 [TEST] CPU read @0x2af
104845 [L1] Cache hit: addr = 2af, data = af
104845 [TEST] CPU read @0x2b0
104855 [L1] Cache miss: addr = 2b0
104855 [TEST] CPU read @0x2b1
104875 [L2] Cache hit: addr = 2b0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
104885 [L1] Cache Allocate: addr = 2b1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
104885 [L1] Cache hit from L2: addr = 2b1, data = a1
104885 [TEST] CPU read @0x2b2
104895 [L1] Cache hit: addr = 2b2, data = a2
104895 [TEST] CPU read @0x2b3
104905 [L1] Cache hit: addr = 2b3, data = a3
104905 [TEST] CPU read @0x2b4
104915 [L1] Cache hit: addr = 2b4, data = a4
104915 [TEST] CPU read @0x2b5
104925 [L1] Cache hit: addr = 2b5, data = a5
104925 [TEST] CPU read @0x2b6
104935 [L1] Cache hit: addr = 2b6, data = a6
104935 [TEST] CPU read @0x2b7
104945 [L1] Cache hit: addr = 2b7, data = a7
104945 [TEST] CPU read @0x2b8
104955 [L1] Cache hit: addr = 2b8, data = a8
104955 [TEST] CPU read @0x2b9
104965 [L1] Cache hit: addr = 2b9, data = a9
104965 [TEST] CPU read @0x2ba
104975 [L1] Cache hit: addr = 2ba, data = aa
104975 [TEST] CPU read @0x2bb
104985 [L1] Cache hit: addr = 2bb, data = ab
104985 [TEST] CPU read @0x2bc
104995 [L1] Cache hit: addr = 2bc, data = ac
104995 [TEST] CPU read @0x2bd
105005 [L1] Cache hit: addr = 2bd, data = ad
105005 [TEST] CPU read @0x2be
105015 [L1] Cache hit: addr = 2be, data = ae
105015 [TEST] CPU read @0x2bf
105025 [L1] Cache hit: addr = 2bf, data = af
105025 [TEST] CPU read @0x2c0
105035 [L1] Cache miss: addr = 2c0
105035 [TEST] CPU read @0x2c1
105055 [L2] Cache miss: addr = 2c0
105065 [MEM] Mem hit: addr = 2c0, data = c0
105075 [L2] Cache Allocate: addr = 2c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
105085 [L1] Cache Allocate: addr = 2c1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
105085 [L1] Cache hit from L2: addr = 2c1, data = c1
105085 [TEST] CPU read @0x2c2
105095 [L1] Cache hit: addr = 2c2, data = c2
105095 [TEST] CPU read @0x2c3
105105 [L1] Cache hit: addr = 2c3, data = c3
105105 [TEST] CPU read @0x2c4
105115 [L1] Cache hit: addr = 2c4, data = c4
105115 [TEST] CPU read @0x2c5
105125 [L1] Cache hit: addr = 2c5, data = c5
105125 [TEST] CPU read @0x2c6
105135 [L1] Cache hit: addr = 2c6, data = c6
105135 [TEST] CPU read @0x2c7
105145 [L1] Cache hit: addr = 2c7, data = c7
105145 [TEST] CPU read @0x2c8
105155 [L1] Cache hit: addr = 2c8, data = c8
105155 [TEST] CPU read @0x2c9
105165 [L1] Cache hit: addr = 2c9, data = c9
105165 [TEST] CPU read @0x2ca
105175 [L1] Cache hit: addr = 2ca, data = ca
105175 [TEST] CPU read @0x2cb
105185 [L1] Cache hit: addr = 2cb, data = cb
105185 [TEST] CPU read @0x2cc
105195 [L1] Cache hit: addr = 2cc, data = cc
105195 [TEST] CPU read @0x2cd
105205 [L1] Cache hit: addr = 2cd, data = cd
105205 [TEST] CPU read @0x2ce
105215 [L1] Cache hit: addr = 2ce, data = ce
105215 [TEST] CPU read @0x2cf
105225 [L1] Cache hit: addr = 2cf, data = cf
105225 [TEST] CPU read @0x2d0
105235 [L1] Cache miss: addr = 2d0
105235 [TEST] CPU read @0x2d1
105255 [L2] Cache hit: addr = 2d0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
105265 [L1] Cache Allocate: addr = 2d1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
105265 [L1] Cache hit from L2: addr = 2d1, data = c1
105265 [TEST] CPU read @0x2d2
105275 [L1] Cache hit: addr = 2d2, data = c2
105275 [TEST] CPU read @0x2d3
105285 [L1] Cache hit: addr = 2d3, data = c3
105285 [TEST] CPU read @0x2d4
105295 [L1] Cache hit: addr = 2d4, data = c4
105295 [TEST] CPU read @0x2d5
105305 [L1] Cache hit: addr = 2d5, data = c5
105305 [TEST] CPU read @0x2d6
105315 [L1] Cache hit: addr = 2d6, data = c6
105315 [TEST] CPU read @0x2d7
105325 [L1] Cache hit: addr = 2d7, data = c7
105325 [TEST] CPU read @0x2d8
105335 [L1] Cache hit: addr = 2d8, data = c8
105335 [TEST] CPU read @0x2d9
105345 [L1] Cache hit: addr = 2d9, data = c9
105345 [TEST] CPU read @0x2da
105355 [L1] Cache hit: addr = 2da, data = ca
105355 [TEST] CPU read @0x2db
105365 [L1] Cache hit: addr = 2db, data = cb
105365 [TEST] CPU read @0x2dc
105375 [L1] Cache hit: addr = 2dc, data = cc
105375 [TEST] CPU read @0x2dd
105385 [L1] Cache hit: addr = 2dd, data = cd
105385 [TEST] CPU read @0x2de
105395 [L1] Cache hit: addr = 2de, data = ce
105395 [TEST] CPU read @0x2df
105405 [L1] Cache hit: addr = 2df, data = cf
105405 [TEST] CPU read @0x2e0
105415 [L1] Cache miss: addr = 2e0
105415 [TEST] CPU read @0x2e1
105435 [L2] Cache miss: addr = 2e0
105445 [MEM] Mem hit: addr = 2e0, data = e0
105455 [L2] Cache Allocate: addr = 2e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
105465 [L1] Cache Allocate: addr = 2e1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
105465 [L1] Cache hit from L2: addr = 2e1, data = e1
105465 [TEST] CPU read @0x2e2
105475 [L1] Cache hit: addr = 2e2, data = e2
105475 [TEST] CPU read @0x2e3
105485 [L1] Cache hit: addr = 2e3, data = e3
105485 [TEST] CPU read @0x2e4
105495 [L1] Cache hit: addr = 2e4, data = e4
105495 [TEST] CPU read @0x2e5
105505 [L1] Cache hit: addr = 2e5, data = e5
105505 [TEST] CPU read @0x2e6
105515 [L1] Cache hit: addr = 2e6, data = e6
105515 [TEST] CPU read @0x2e7
105525 [L1] Cache hit: addr = 2e7, data = e7
105525 [TEST] CPU read @0x2e8
105535 [L1] Cache hit: addr = 2e8, data = e8
105535 [TEST] CPU read @0x2e9
105545 [L1] Cache hit: addr = 2e9, data = e9
105545 [TEST] CPU read @0x2ea
105555 [L1] Cache hit: addr = 2ea, data = ea
105555 [TEST] CPU read @0x2eb
105565 [L1] Cache hit: addr = 2eb, data = eb
105565 [TEST] CPU read @0x2ec
105575 [L1] Cache hit: addr = 2ec, data = ec
105575 [TEST] CPU read @0x2ed
105585 [L1] Cache hit: addr = 2ed, data = ed
105585 [TEST] CPU read @0x2ee
105595 [L1] Cache hit: addr = 2ee, data = ee
105595 [TEST] CPU read @0x2ef
105605 [L1] Cache hit: addr = 2ef, data = ef
105605 [TEST] CPU read @0x2f0
105615 [L1] Cache miss: addr = 2f0
105615 [TEST] CPU read @0x2f1
105635 [L2] Cache hit: addr = 2f0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
105645 [L1] Cache Allocate: addr = 2f1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
105645 [L1] Cache hit from L2: addr = 2f1, data = e1
105645 [TEST] CPU read @0x2f2
105655 [L1] Cache hit: addr = 2f2, data = e2
105655 [TEST] CPU read @0x2f3
105665 [L1] Cache hit: addr = 2f3, data = e3
105665 [TEST] CPU read @0x2f4
105675 [L1] Cache hit: addr = 2f4, data = e4
105675 [TEST] CPU read @0x2f5
105685 [L1] Cache hit: addr = 2f5, data = e5
105685 [TEST] CPU read @0x2f6
105695 [L1] Cache hit: addr = 2f6, data = e6
105695 [TEST] CPU read @0x2f7
105705 [L1] Cache hit: addr = 2f7, data = e7
105705 [TEST] CPU read @0x2f8
105715 [L1] Cache hit: addr = 2f8, data = e8
105715 [TEST] CPU read @0x2f9
105725 [L1] Cache hit: addr = 2f9, data = e9
105725 [TEST] CPU read @0x2fa
105735 [L1] Cache hit: addr = 2fa, data = ea
105735 [TEST] CPU read @0x2fb
105745 [L1] Cache hit: addr = 2fb, data = eb
105745 [TEST] CPU read @0x2fc
105755 [L1] Cache hit: addr = 2fc, data = ec
105755 [TEST] CPU read @0x2fd
105765 [L1] Cache hit: addr = 2fd, data = ed
105765 [TEST] CPU read @0x2fe
105775 [L1] Cache hit: addr = 2fe, data = ee
105775 [TEST] CPU read @0x2ff
105785 [L1] Cache hit: addr = 2ff, data = ef
105785 [TEST] CPU read @0x300
105795 [L1] Cache miss: addr = 300
105795 [TEST] CPU read @0x301
105815 [L2] Cache miss: addr = 300
105825 [MEM] Mem hit: addr = 300, data = 00
105835 [L2] Cache Allocate: addr = 300 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
105845 [L1] Cache Allocate: addr = 301 data = 0f0e0d0c0b0a09080706050403020100
105845 [L1] Cache hit from L2: addr = 301, data = 01
105845 [TEST] CPU read @0x302
105855 [L1] Cache hit: addr = 302, data = 02
105855 [TEST] CPU read @0x303
105865 [L1] Cache hit: addr = 303, data = 03
105865 [TEST] CPU read @0x304
105875 [L1] Cache hit: addr = 304, data = 04
105875 [TEST] CPU read @0x305
105885 [L1] Cache hit: addr = 305, data = 05
105885 [TEST] CPU read @0x306
105895 [L1] Cache hit: addr = 306, data = 06
105895 [TEST] CPU read @0x307
105905 [L1] Cache hit: addr = 307, data = 07
105905 [TEST] CPU read @0x308
105915 [L1] Cache hit: addr = 308, data = 08
105915 [TEST] CPU read @0x309
105925 [L1] Cache hit: addr = 309, data = 09
105925 [TEST] CPU read @0x30a
105935 [L1] Cache hit: addr = 30a, data = 0a
105935 [TEST] CPU read @0x30b
105945 [L1] Cache hit: addr = 30b, data = 0b
105945 [TEST] CPU read @0x30c
105955 [L1] Cache hit: addr = 30c, data = 0c
105955 [TEST] CPU read @0x30d
105965 [L1] Cache hit: addr = 30d, data = 0d
105965 [TEST] CPU read @0x30e
105975 [L1] Cache hit: addr = 30e, data = 0e
105975 [TEST] CPU read @0x30f
105985 [L1] Cache hit: addr = 30f, data = 0f
105985 [TEST] CPU read @0x310
105995 [L1] Cache miss: addr = 310
105995 [TEST] CPU read @0x311
106015 [L2] Cache hit: addr = 310, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
106025 [L1] Cache Allocate: addr = 311 data = 0f0e0d0c0b0a09080706050403020100
106025 [L1] Cache hit from L2: addr = 311, data = 01
106025 [TEST] CPU read @0x312
106035 [L1] Cache hit: addr = 312, data = 02
106035 [TEST] CPU read @0x313
106045 [L1] Cache hit: addr = 313, data = 03
106045 [TEST] CPU read @0x314
106055 [L1] Cache hit: addr = 314, data = 04
106055 [TEST] CPU read @0x315
106065 [L1] Cache hit: addr = 315, data = 05
106065 [TEST] CPU read @0x316
106075 [L1] Cache hit: addr = 316, data = 06
106075 [TEST] CPU read @0x317
106085 [L1] Cache hit: addr = 317, data = 07
106085 [TEST] CPU read @0x318
106095 [L1] Cache hit: addr = 318, data = 08
106095 [TEST] CPU read @0x319
106105 [L1] Cache hit: addr = 319, data = 09
106105 [TEST] CPU read @0x31a
106115 [L1] Cache hit: addr = 31a, data = 0a
106115 [TEST] CPU read @0x31b
106125 [L1] Cache hit: addr = 31b, data = 0b
106125 [TEST] CPU read @0x31c
106135 [L1] Cache hit: addr = 31c, data = 0c
106135 [TEST] CPU read @0x31d
106145 [L1] Cache hit: addr = 31d, data = 0d
106145 [TEST] CPU read @0x31e
106155 [L1] Cache hit: addr = 31e, data = 0e
106155 [TEST] CPU read @0x31f
106165 [L1] Cache hit: addr = 31f, data = 0f
106165 [TEST] CPU read @0x320
106175 [L1] Cache miss: addr = 320
106175 [TEST] CPU read @0x321
106195 [L2] Cache miss: addr = 320
106205 [MEM] Mem hit: addr = 320, data = 20
106215 [L2] Cache Allocate: addr = 320 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
106225 [L1] Cache Allocate: addr = 321 data = 2f2e2d2c2b2a29282726252423222120
106225 [L1] Cache hit from L2: addr = 321, data = 21
106225 [TEST] CPU read @0x322
106235 [L1] Cache hit: addr = 322, data = 22
106235 [TEST] CPU read @0x323
106245 [L1] Cache hit: addr = 323, data = 23
106245 [TEST] CPU read @0x324
106255 [L1] Cache hit: addr = 324, data = 24
106255 [TEST] CPU read @0x325
106265 [L1] Cache hit: addr = 325, data = 25
106265 [TEST] CPU read @0x326
106275 [L1] Cache hit: addr = 326, data = 26
106275 [TEST] CPU read @0x327
106285 [L1] Cache hit: addr = 327, data = 27
106285 [TEST] CPU read @0x328
106295 [L1] Cache hit: addr = 328, data = 28
106295 [TEST] CPU read @0x329
106305 [L1] Cache hit: addr = 329, data = 29
106305 [TEST] CPU read @0x32a
106315 [L1] Cache hit: addr = 32a, data = 2a
106315 [TEST] CPU read @0x32b
106325 [L1] Cache hit: addr = 32b, data = 2b
106325 [TEST] CPU read @0x32c
106335 [L1] Cache hit: addr = 32c, data = 2c
106335 [TEST] CPU read @0x32d
106345 [L1] Cache hit: addr = 32d, data = 2d
106345 [TEST] CPU read @0x32e
106355 [L1] Cache hit: addr = 32e, data = 2e
106355 [TEST] CPU read @0x32f
106365 [L1] Cache hit: addr = 32f, data = 2f
106365 [TEST] CPU read @0x330
106375 [L1] Cache miss: addr = 330
106375 [TEST] CPU read @0x331
106395 [L2] Cache hit: addr = 330, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
106405 [L1] Cache Allocate: addr = 331 data = 2f2e2d2c2b2a29282726252423222120
106405 [L1] Cache hit from L2: addr = 331, data = 21
106405 [TEST] CPU read @0x332
106415 [L1] Cache hit: addr = 332, data = 22
106415 [TEST] CPU read @0x333
106425 [L1] Cache hit: addr = 333, data = 23
106425 [TEST] CPU read @0x334
106435 [L1] Cache hit: addr = 334, data = 24
106435 [TEST] CPU read @0x335
106445 [L1] Cache hit: addr = 335, data = 25
106445 [TEST] CPU read @0x336
106455 [L1] Cache hit: addr = 336, data = 26
106455 [TEST] CPU read @0x337
106465 [L1] Cache hit: addr = 337, data = 27
106465 [TEST] CPU read @0x338
106475 [L1] Cache hit: addr = 338, data = 28
106475 [TEST] CPU read @0x339
106485 [L1] Cache hit: addr = 339, data = 29
106485 [TEST] CPU read @0x33a
106495 [L1] Cache hit: addr = 33a, data = 2a
106495 [TEST] CPU read @0x33b
106505 [L1] Cache hit: addr = 33b, data = 2b
106505 [TEST] CPU read @0x33c
106515 [L1] Cache hit: addr = 33c, data = 2c
106515 [TEST] CPU read @0x33d
106525 [L1] Cache hit: addr = 33d, data = 2d
106525 [TEST] CPU read @0x33e
106535 [L1] Cache hit: addr = 33e, data = 2e
106535 [TEST] CPU read @0x33f
106545 [L1] Cache hit: addr = 33f, data = 2f
106545 [TEST] CPU read @0x340
106555 [L1] Cache miss: addr = 340
106555 [TEST] CPU read @0x341
106575 [L2] Cache miss: addr = 340
106585 [MEM] Mem hit: addr = 340, data = 40
106595 [L2] Cache Allocate: addr = 340 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
106605 [L1] Cache Allocate: addr = 341 data = 4f4e4d4c4b4a49484746454443424140
106605 [L1] Cache hit from L2: addr = 341, data = 41
106605 [TEST] CPU read @0x342
106615 [L1] Cache hit: addr = 342, data = 42
106615 [TEST] CPU read @0x343
106625 [L1] Cache hit: addr = 343, data = 43
106625 [TEST] CPU read @0x344
106635 [L1] Cache hit: addr = 344, data = 44
106635 [TEST] CPU read @0x345
106645 [L1] Cache hit: addr = 345, data = 45
106645 [TEST] CPU read @0x346
106655 [L1] Cache hit: addr = 346, data = 46
106655 [TEST] CPU read @0x347
106665 [L1] Cache hit: addr = 347, data = 47
106665 [TEST] CPU read @0x348
106675 [L1] Cache hit: addr = 348, data = 48
106675 [TEST] CPU read @0x349
106685 [L1] Cache hit: addr = 349, data = 49
106685 [TEST] CPU read @0x34a
106695 [L1] Cache hit: addr = 34a, data = 4a
106695 [TEST] CPU read @0x34b
106705 [L1] Cache hit: addr = 34b, data = 4b
106705 [TEST] CPU read @0x34c
106715 [L1] Cache hit: addr = 34c, data = 4c
106715 [TEST] CPU read @0x34d
106725 [L1] Cache hit: addr = 34d, data = 4d
106725 [TEST] CPU read @0x34e
106735 [L1] Cache hit: addr = 34e, data = 4e
106735 [TEST] CPU read @0x34f
106745 [L1] Cache hit: addr = 34f, data = 4f
106745 [TEST] CPU read @0x350
106755 [L1] Cache miss: addr = 350
106755 [TEST] CPU read @0x351
106775 [L2] Cache hit: addr = 350, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
106785 [L1] Cache Allocate: addr = 351 data = 4f4e4d4c4b4a49484746454443424140
106785 [L1] Cache hit from L2: addr = 351, data = 41
106785 [TEST] CPU read @0x352
106795 [L1] Cache hit: addr = 352, data = 42
106795 [TEST] CPU read @0x353
106805 [L1] Cache hit: addr = 353, data = 43
106805 [TEST] CPU read @0x354
106815 [L1] Cache hit: addr = 354, data = 44
106815 [TEST] CPU read @0x355
106825 [L1] Cache hit: addr = 355, data = 45
106825 [TEST] CPU read @0x356
106835 [L1] Cache hit: addr = 356, data = 46
106835 [TEST] CPU read @0x357
106845 [L1] Cache hit: addr = 357, data = 47
106845 [TEST] CPU read @0x358
106855 [L1] Cache hit: addr = 358, data = 48
106855 [TEST] CPU read @0x359
106865 [L1] Cache hit: addr = 359, data = 49
106865 [TEST] CPU read @0x35a
106875 [L1] Cache hit: addr = 35a, data = 4a
106875 [TEST] CPU read @0x35b
106885 [L1] Cache hit: addr = 35b, data = 4b
106885 [TEST] CPU read @0x35c
106895 [L1] Cache hit: addr = 35c, data = 4c
106895 [TEST] CPU read @0x35d
106905 [L1] Cache hit: addr = 35d, data = 4d
106905 [TEST] CPU read @0x35e
106915 [L1] Cache hit: addr = 35e, data = 4e
106915 [TEST] CPU read @0x35f
106925 [L1] Cache hit: addr = 35f, data = 4f
106925 [TEST] CPU read @0x360
106935 [L1] Cache miss: addr = 360
106935 [TEST] CPU read @0x361
106955 [L2] Cache miss: addr = 360
106965 [MEM] Mem hit: addr = 360, data = 60
106975 [L2] Cache Allocate: addr = 360 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
106985 [L1] Cache Allocate: addr = 361 data = 6f6e6d6c6b6a69686766656463626160
106985 [L1] Cache hit from L2: addr = 361, data = 61
106985 [TEST] CPU read @0x362
106995 [L1] Cache hit: addr = 362, data = 62
106995 [TEST] CPU read @0x363
107005 [L1] Cache hit: addr = 363, data = 63
107005 [TEST] CPU read @0x364
107015 [L1] Cache hit: addr = 364, data = 64
107015 [TEST] CPU read @0x365
107025 [L1] Cache hit: addr = 365, data = 65
107025 [TEST] CPU read @0x366
107035 [L1] Cache hit: addr = 366, data = 66
107035 [TEST] CPU read @0x367
107045 [L1] Cache hit: addr = 367, data = 67
107045 [TEST] CPU read @0x368
107055 [L1] Cache hit: addr = 368, data = 68
107055 [TEST] CPU read @0x369
107065 [L1] Cache hit: addr = 369, data = 69
107065 [TEST] CPU read @0x36a
107075 [L1] Cache hit: addr = 36a, data = 6a
107075 [TEST] CPU read @0x36b
107085 [L1] Cache hit: addr = 36b, data = 6b
107085 [TEST] CPU read @0x36c
107095 [L1] Cache hit: addr = 36c, data = 6c
107095 [TEST] CPU read @0x36d
107105 [L1] Cache hit: addr = 36d, data = 6d
107105 [TEST] CPU read @0x36e
107115 [L1] Cache hit: addr = 36e, data = 6e
107115 [TEST] CPU read @0x36f
107125 [L1] Cache hit: addr = 36f, data = 6f
107125 [TEST] CPU read @0x370
107135 [L1] Cache miss: addr = 370
107135 [TEST] CPU read @0x371
107155 [L2] Cache hit: addr = 370, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
107165 [L1] Cache Allocate: addr = 371 data = 6f6e6d6c6b6a69686766656463626160
107165 [L1] Cache hit from L2: addr = 371, data = 61
107165 [TEST] CPU read @0x372
107175 [L1] Cache hit: addr = 372, data = 62
107175 [TEST] CPU read @0x373
107185 [L1] Cache hit: addr = 373, data = 63
107185 [TEST] CPU read @0x374
107195 [L1] Cache hit: addr = 374, data = 64
107195 [TEST] CPU read @0x375
107205 [L1] Cache hit: addr = 375, data = 65
107205 [TEST] CPU read @0x376
107215 [L1] Cache hit: addr = 376, data = 66
107215 [TEST] CPU read @0x377
107225 [L1] Cache hit: addr = 377, data = 67
107225 [TEST] CPU read @0x378
107235 [L1] Cache hit: addr = 378, data = 68
107235 [TEST] CPU read @0x379
107245 [L1] Cache hit: addr = 379, data = 69
107245 [TEST] CPU read @0x37a
107255 [L1] Cache hit: addr = 37a, data = 6a
107255 [TEST] CPU read @0x37b
107265 [L1] Cache hit: addr = 37b, data = 6b
107265 [TEST] CPU read @0x37c
107275 [L1] Cache hit: addr = 37c, data = 6c
107275 [TEST] CPU read @0x37d
107285 [L1] Cache hit: addr = 37d, data = 6d
107285 [TEST] CPU read @0x37e
107295 [L1] Cache hit: addr = 37e, data = 6e
107295 [TEST] CPU read @0x37f
107305 [L1] Cache hit: addr = 37f, data = 6f
107305 [TEST] CPU read @0x380
107315 [L1] Cache miss: addr = 380
107315 [TEST] CPU read @0x381
107335 [L2] Cache miss: addr = 380
107345 [MEM] Mem hit: addr = 380, data = 80
107355 [L2] Cache Allocate: addr = 380 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
107365 [L1] Cache Allocate: addr = 381 data = 8f8e8d8c8b8a89888786858483828180
107365 [L1] Cache hit from L2: addr = 381, data = 81
107365 [TEST] CPU read @0x382
107375 [L1] Cache hit: addr = 382, data = 82
107375 [TEST] CPU read @0x383
107385 [L1] Cache hit: addr = 383, data = 83
107385 [TEST] CPU read @0x384
107395 [L1] Cache hit: addr = 384, data = 84
107395 [TEST] CPU read @0x385
107405 [L1] Cache hit: addr = 385, data = 85
107405 [TEST] CPU read @0x386
107415 [L1] Cache hit: addr = 386, data = 86
107415 [TEST] CPU read @0x387
107425 [L1] Cache hit: addr = 387, data = 87
107425 [TEST] CPU read @0x388
107435 [L1] Cache hit: addr = 388, data = 88
107435 [TEST] CPU read @0x389
107445 [L1] Cache hit: addr = 389, data = 89
107445 [TEST] CPU read @0x38a
107455 [L1] Cache hit: addr = 38a, data = 8a
107455 [TEST] CPU read @0x38b
107465 [L1] Cache hit: addr = 38b, data = 8b
107465 [TEST] CPU read @0x38c
107475 [L1] Cache hit: addr = 38c, data = 8c
107475 [TEST] CPU read @0x38d
107485 [L1] Cache hit: addr = 38d, data = 8d
107485 [TEST] CPU read @0x38e
107495 [L1] Cache hit: addr = 38e, data = 8e
107495 [TEST] CPU read @0x38f
107505 [L1] Cache hit: addr = 38f, data = 8f
107505 [TEST] CPU read @0x390
107515 [L1] Cache miss: addr = 390
107515 [TEST] CPU read @0x391
107535 [L2] Cache hit: addr = 390, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
107545 [L1] Cache Allocate: addr = 391 data = 8f8e8d8c8b8a89888786858483828180
107545 [L1] Cache hit from L2: addr = 391, data = 81
107545 [TEST] CPU read @0x392
107555 [L1] Cache hit: addr = 392, data = 82
107555 [TEST] CPU read @0x393
107565 [L1] Cache hit: addr = 393, data = 83
107565 [TEST] CPU read @0x394
107575 [L1] Cache hit: addr = 394, data = 84
107575 [TEST] CPU read @0x395
107585 [L1] Cache hit: addr = 395, data = 85
107585 [TEST] CPU read @0x396
107595 [L1] Cache hit: addr = 396, data = 86
107595 [TEST] CPU read @0x397
107605 [L1] Cache hit: addr = 397, data = 87
107605 [TEST] CPU read @0x398
107615 [L1] Cache hit: addr = 398, data = 88
107615 [TEST] CPU read @0x399
107625 [L1] Cache hit: addr = 399, data = 89
107625 [TEST] CPU read @0x39a
107635 [L1] Cache hit: addr = 39a, data = 8a
107635 [TEST] CPU read @0x39b
107645 [L1] Cache hit: addr = 39b, data = 8b
107645 [TEST] CPU read @0x39c
107655 [L1] Cache hit: addr = 39c, data = 8c
107655 [TEST] CPU read @0x39d
107665 [L1] Cache hit: addr = 39d, data = 8d
107665 [TEST] CPU read @0x39e
107675 [L1] Cache hit: addr = 39e, data = 8e
107675 [TEST] CPU read @0x39f
107685 [L1] Cache hit: addr = 39f, data = 8f
107685 [TEST] CPU read @0x3a0
107695 [L1] Cache miss: addr = 3a0
107695 [TEST] CPU read @0x3a1
107715 [L2] Cache miss: addr = 3a0
107725 [MEM] Mem hit: addr = 3a0, data = a0
107735 [L2] Cache Allocate: addr = 3a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
107745 [L1] Cache Allocate: addr = 3a1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
107745 [L1] Cache hit from L2: addr = 3a1, data = a1
107745 [TEST] CPU read @0x3a2
107755 [L1] Cache hit: addr = 3a2, data = a2
107755 [TEST] CPU read @0x3a3
107765 [L1] Cache hit: addr = 3a3, data = a3
107765 [TEST] CPU read @0x3a4
107775 [L1] Cache hit: addr = 3a4, data = a4
107775 [TEST] CPU read @0x3a5
107785 [L1] Cache hit: addr = 3a5, data = a5
107785 [TEST] CPU read @0x3a6
107795 [L1] Cache hit: addr = 3a6, data = a6
107795 [TEST] CPU read @0x3a7
107805 [L1] Cache hit: addr = 3a7, data = a7
107805 [TEST] CPU read @0x3a8
107815 [L1] Cache hit: addr = 3a8, data = a8
107815 [TEST] CPU read @0x3a9
107825 [L1] Cache hit: addr = 3a9, data = a9
107825 [TEST] CPU read @0x3aa
107835 [L1] Cache hit: addr = 3aa, data = aa
107835 [TEST] CPU read @0x3ab
107845 [L1] Cache hit: addr = 3ab, data = ab
107845 [TEST] CPU read @0x3ac
107855 [L1] Cache hit: addr = 3ac, data = ac
107855 [TEST] CPU read @0x3ad
107865 [L1] Cache hit: addr = 3ad, data = ad
107865 [TEST] CPU read @0x3ae
107875 [L1] Cache hit: addr = 3ae, data = ae
107875 [TEST] CPU read @0x3af
107885 [L1] Cache hit: addr = 3af, data = af
107885 [TEST] CPU read @0x3b0
107895 [L1] Cache miss: addr = 3b0
107895 [TEST] CPU read @0x3b1
107915 [L2] Cache hit: addr = 3b0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
107925 [L1] Cache Allocate: addr = 3b1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
107925 [L1] Cache hit from L2: addr = 3b1, data = a1
107925 [TEST] CPU read @0x3b2
107935 [L1] Cache hit: addr = 3b2, data = a2
107935 [TEST] CPU read @0x3b3
107945 [L1] Cache hit: addr = 3b3, data = a3
107945 [TEST] CPU read @0x3b4
107955 [L1] Cache hit: addr = 3b4, data = a4
107955 [TEST] CPU read @0x3b5
107965 [L1] Cache hit: addr = 3b5, data = a5
107965 [TEST] CPU read @0x3b6
107975 [L1] Cache hit: addr = 3b6, data = a6
107975 [TEST] CPU read @0x3b7
107985 [L1] Cache hit: addr = 3b7, data = a7
107985 [TEST] CPU read @0x3b8
107995 [L1] Cache hit: addr = 3b8, data = a8
107995 [TEST] CPU read @0x3b9
108005 [L1] Cache hit: addr = 3b9, data = a9
108005 [TEST] CPU read @0x3ba
108015 [L1] Cache hit: addr = 3ba, data = aa
108015 [TEST] CPU read @0x3bb
108025 [L1] Cache hit: addr = 3bb, data = ab
108025 [TEST] CPU read @0x3bc
108035 [L1] Cache hit: addr = 3bc, data = ac
108035 [TEST] CPU read @0x3bd
108045 [L1] Cache hit: addr = 3bd, data = ad
108045 [TEST] CPU read @0x3be
108055 [L1] Cache hit: addr = 3be, data = ae
108055 [TEST] CPU read @0x3bf
108065 [L1] Cache hit: addr = 3bf, data = af
108065 [TEST] CPU read @0x3c0
108075 [L1] Cache miss: addr = 3c0
108075 [TEST] CPU read @0x3c1
108095 [L2] Cache miss: addr = 3c0
108105 [MEM] Mem hit: addr = 3c0, data = c0
108115 [L2] Cache Allocate: addr = 3c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
108125 [L1] Cache Allocate: addr = 3c1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
108125 [L1] Cache hit from L2: addr = 3c1, data = c1
108125 [TEST] CPU read @0x3c2
108135 [L1] Cache hit: addr = 3c2, data = c2
108135 [TEST] CPU read @0x3c3
108145 [L1] Cache hit: addr = 3c3, data = c3
108145 [TEST] CPU read @0x3c4
108155 [L1] Cache hit: addr = 3c4, data = c4
108155 [TEST] CPU read @0x3c5
108165 [L1] Cache hit: addr = 3c5, data = c5
108165 [TEST] CPU read @0x3c6
108175 [L1] Cache hit: addr = 3c6, data = c6
108175 [TEST] CPU read @0x3c7
108185 [L1] Cache hit: addr = 3c7, data = c7
108185 [TEST] CPU read @0x3c8
108195 [L1] Cache hit: addr = 3c8, data = c8
108195 [TEST] CPU read @0x3c9
108205 [L1] Cache hit: addr = 3c9, data = c9
108205 [TEST] CPU read @0x3ca
108215 [L1] Cache hit: addr = 3ca, data = ca
108215 [TEST] CPU read @0x3cb
108225 [L1] Cache hit: addr = 3cb, data = cb
108225 [TEST] CPU read @0x3cc
108235 [L1] Cache hit: addr = 3cc, data = cc
108235 [TEST] CPU read @0x3cd
108245 [L1] Cache hit: addr = 3cd, data = cd
108245 [TEST] CPU read @0x3ce
108255 [L1] Cache hit: addr = 3ce, data = ce
108255 [TEST] CPU read @0x3cf
108265 [L1] Cache hit: addr = 3cf, data = cf
108265 [TEST] CPU read @0x3d0
108275 [L1] Cache miss: addr = 3d0
108275 [TEST] CPU read @0x3d1
108295 [L2] Cache hit: addr = 3d0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
108305 [L1] Cache Allocate: addr = 3d1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
108305 [L1] Cache hit from L2: addr = 3d1, data = c1
108305 [TEST] CPU read @0x3d2
108315 [L1] Cache hit: addr = 3d2, data = c2
108315 [TEST] CPU read @0x3d3
108325 [L1] Cache hit: addr = 3d3, data = c3
108325 [TEST] CPU read @0x3d4
108335 [L1] Cache hit: addr = 3d4, data = c4
108335 [TEST] CPU read @0x3d5
108345 [L1] Cache hit: addr = 3d5, data = c5
108345 [TEST] CPU read @0x3d6
108355 [L1] Cache hit: addr = 3d6, data = c6
108355 [TEST] CPU read @0x3d7
108365 [L1] Cache hit: addr = 3d7, data = c7
108365 [TEST] CPU read @0x3d8
108375 [L1] Cache hit: addr = 3d8, data = c8
108375 [TEST] CPU read @0x3d9
108385 [L1] Cache hit: addr = 3d9, data = c9
108385 [TEST] CPU read @0x3da
108395 [L1] Cache hit: addr = 3da, data = ca
108395 [TEST] CPU read @0x3db
108405 [L1] Cache hit: addr = 3db, data = cb
108405 [TEST] CPU read @0x3dc
108415 [L1] Cache hit: addr = 3dc, data = cc
108415 [TEST] CPU read @0x3dd
108425 [L1] Cache hit: addr = 3dd, data = cd
108425 [TEST] CPU read @0x3de
108435 [L1] Cache hit: addr = 3de, data = ce
108435 [TEST] CPU read @0x3df
108445 [L1] Cache hit: addr = 3df, data = cf
108445 [TEST] CPU read @0x3e0
108455 [L1] Cache miss: addr = 3e0
108455 [TEST] CPU read @0x3e1
108475 [L2] Cache miss: addr = 3e0
108485 [MEM] Mem hit: addr = 3e0, data = e0
108495 [L2] Cache Allocate: addr = 3e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
108505 [L1] Cache Allocate: addr = 3e1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
108505 [L1] Cache hit from L2: addr = 3e1, data = e1
108505 [TEST] CPU read @0x3e2
108515 [L1] Cache hit: addr = 3e2, data = e2
108515 [TEST] CPU read @0x3e3
108525 [L1] Cache hit: addr = 3e3, data = e3
108525 [TEST] CPU read @0x3e4
108535 [L1] Cache hit: addr = 3e4, data = e4
108535 [TEST] CPU read @0x3e5
108545 [L1] Cache hit: addr = 3e5, data = e5
108545 [TEST] CPU read @0x3e6
108555 [L1] Cache hit: addr = 3e6, data = e6
108555 [TEST] CPU read @0x3e7
108565 [L1] Cache hit: addr = 3e7, data = e7
108565 [TEST] CPU read @0x3e8
108575 [L1] Cache hit: addr = 3e8, data = e8
108575 [TEST] CPU read @0x3e9
108585 [L1] Cache hit: addr = 3e9, data = e9
108585 [TEST] CPU read @0x3ea
108595 [L1] Cache hit: addr = 3ea, data = ea
108595 [TEST] CPU read @0x3eb
108605 [L1] Cache hit: addr = 3eb, data = eb
108605 [TEST] CPU read @0x3ec
108615 [L1] Cache hit: addr = 3ec, data = ec
108615 [TEST] CPU read @0x3ed
108625 [L1] Cache hit: addr = 3ed, data = ed
108625 [TEST] CPU read @0x3ee
108635 [L1] Cache hit: addr = 3ee, data = ee
108635 [TEST] CPU read @0x3ef
108645 [L1] Cache hit: addr = 3ef, data = ef
108645 [TEST] CPU read @0x3f0
108655 [L1] Cache miss: addr = 3f0
108655 [TEST] CPU read @0x3f1
108675 [L2] Cache hit: addr = 3f0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
108685 [L1] Cache Allocate: addr = 3f1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
108685 [L1] Cache hit from L2: addr = 3f1, data = e1
108685 [TEST] CPU read @0x3f2
108695 [L1] Cache hit: addr = 3f2, data = e2
108695 [TEST] CPU read @0x3f3
108705 [L1] Cache hit: addr = 3f3, data = e3
108705 [TEST] CPU read @0x3f4
108715 [L1] Cache hit: addr = 3f4, data = e4
108715 [TEST] CPU read @0x3f5
108725 [L1] Cache hit: addr = 3f5, data = e5
108725 [TEST] CPU read @0x3f6
108735 [L1] Cache hit: addr = 3f6, data = e6
108735 [TEST] CPU read @0x3f7
108745 [L1] Cache hit: addr = 3f7, data = e7
108745 [TEST] CPU read @0x3f8
108755 [L1] Cache hit: addr = 3f8, data = e8
108755 [TEST] CPU read @0x3f9
108765 [L1] Cache hit: addr = 3f9, data = e9
108765 [TEST] CPU read @0x3fa
108775 [L1] Cache hit: addr = 3fa, data = ea
108775 [TEST] CPU read @0x3fb
108785 [L1] Cache hit: addr = 3fb, data = eb
108785 [TEST] CPU read @0x3fc
108795 [L1] Cache hit: addr = 3fc, data = ec
108795 [TEST] CPU read @0x3fd
108805 [L1] Cache hit: addr = 3fd, data = ed
108805 [TEST] CPU read @0x3fe
108815 [L1] Cache hit: addr = 3fe, data = ee
108815 [TEST] CPU read @0x3ff
108825 [L1] Cache hit: addr = 3ff, data = ef
108825 [TEST] CPU read @0x400
108835 [L1] Cache miss: addr = 400
108835 [TEST] CPU read @0x401
108855 [L2] Cache miss: addr = 400
108865 [MEM] Mem hit: addr = 400, data = 00
108875 [L2] Cache Allocate: addr = 400 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
108885 [L1] Cache Allocate: addr = 401 data = 0f0e0d0c0b0a09080706050403020100
108885 [L1] Cache hit from L2: addr = 401, data = 01
108885 [TEST] CPU read @0x402
108895 [L1] Cache hit: addr = 402, data = 02
108895 [TEST] CPU read @0x403
108905 [L1] Cache hit: addr = 403, data = 03
108905 [TEST] CPU read @0x404
108915 [L1] Cache hit: addr = 404, data = 04
108915 [TEST] CPU read @0x405
108925 [L1] Cache hit: addr = 405, data = 05
108925 [TEST] CPU read @0x406
108935 [L1] Cache hit: addr = 406, data = 06
108935 [TEST] CPU read @0x407
108945 [L1] Cache hit: addr = 407, data = 07
108945 [TEST] CPU read @0x408
108955 [L1] Cache hit: addr = 408, data = 08
108955 [TEST] CPU read @0x409
108965 [L1] Cache hit: addr = 409, data = 09
108965 [TEST] CPU read @0x40a
108975 [L1] Cache hit: addr = 40a, data = 0a
108975 [TEST] CPU read @0x40b
108985 [L1] Cache hit: addr = 40b, data = 0b
108985 [TEST] CPU read @0x40c
108995 [L1] Cache hit: addr = 40c, data = 0c
108995 [TEST] CPU read @0x40d
109005 [L1] Cache hit: addr = 40d, data = 0d
109005 [TEST] CPU read @0x40e
109015 [L1] Cache hit: addr = 40e, data = 0e
109015 [TEST] CPU read @0x40f
109025 [L1] Cache hit: addr = 40f, data = 0f
109025 [TEST] CPU read @0x410
109035 [L1] Cache miss: addr = 410
109035 [TEST] CPU read @0x411
109055 [L2] Cache hit: addr = 410, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
109065 [L1] Cache Allocate: addr = 411 data = 0f0e0d0c0b0a09080706050403020100
109065 [L1] Cache hit from L2: addr = 411, data = 01
109065 [TEST] CPU read @0x412
109075 [L1] Cache hit: addr = 412, data = 02
109075 [TEST] CPU read @0x413
109085 [L1] Cache hit: addr = 413, data = 03
109085 [TEST] CPU read @0x414
109095 [L1] Cache hit: addr = 414, data = 04
109095 [TEST] CPU read @0x415
109105 [L1] Cache hit: addr = 415, data = 05
109105 [TEST] CPU read @0x416
109115 [L1] Cache hit: addr = 416, data = 06
109115 [TEST] CPU read @0x417
109125 [L1] Cache hit: addr = 417, data = 07
109125 [TEST] CPU read @0x418
109135 [L1] Cache hit: addr = 418, data = 08
109135 [TEST] CPU read @0x419
109145 [L1] Cache hit: addr = 419, data = 09
109145 [TEST] CPU read @0x41a
109155 [L1] Cache hit: addr = 41a, data = 0a
109155 [TEST] CPU read @0x41b
109165 [L1] Cache hit: addr = 41b, data = 0b
109165 [TEST] CPU read @0x41c
109175 [L1] Cache hit: addr = 41c, data = 0c
109175 [TEST] CPU read @0x41d
109185 [L1] Cache hit: addr = 41d, data = 0d
109185 [TEST] CPU read @0x41e
109195 [L1] Cache hit: addr = 41e, data = 0e
109195 [TEST] CPU read @0x41f
109205 [L1] Cache hit: addr = 41f, data = 0f
109205 [TEST] CPU read @0x420
109215 [L1] Cache miss: addr = 420
109215 [TEST] CPU read @0x421
109235 [L2] Cache miss: addr = 420
109245 [MEM] Mem hit: addr = 420, data = 20
109255 [L2] Cache Allocate: addr = 420 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
109265 [L1] Cache Allocate: addr = 421 data = 2f2e2d2c2b2a29282726252423222120
109265 [L1] Cache hit from L2: addr = 421, data = 21
109265 [TEST] CPU read @0x422
109275 [L1] Cache hit: addr = 422, data = 22
109275 [TEST] CPU read @0x423
109285 [L1] Cache hit: addr = 423, data = 23
109285 [TEST] CPU read @0x424
109295 [L1] Cache hit: addr = 424, data = 24
109295 [TEST] CPU read @0x425
109305 [L1] Cache hit: addr = 425, data = 25
109305 [TEST] CPU read @0x426
109315 [L1] Cache hit: addr = 426, data = 26
109315 [TEST] CPU read @0x427
109325 [L1] Cache hit: addr = 427, data = 27
109325 [TEST] CPU read @0x428
109335 [L1] Cache hit: addr = 428, data = 28
109335 [TEST] CPU read @0x429
109345 [L1] Cache hit: addr = 429, data = 29
109345 [TEST] CPU read @0x42a
109355 [L1] Cache hit: addr = 42a, data = 2a
109355 [TEST] CPU read @0x42b
109365 [L1] Cache hit: addr = 42b, data = 2b
109365 [TEST] CPU read @0x42c
109375 [L1] Cache hit: addr = 42c, data = 2c
109375 [TEST] CPU read @0x42d
109385 [L1] Cache hit: addr = 42d, data = 2d
109385 [TEST] CPU read @0x42e
109395 [L1] Cache hit: addr = 42e, data = 2e
109395 [TEST] CPU read @0x42f
109405 [L1] Cache hit: addr = 42f, data = 2f
109405 [TEST] CPU read @0x430
109415 [L1] Cache miss: addr = 430
109415 [TEST] CPU read @0x431
109435 [L2] Cache hit: addr = 430, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
109445 [L1] Cache Allocate: addr = 431 data = 2f2e2d2c2b2a29282726252423222120
109445 [L1] Cache hit from L2: addr = 431, data = 21
109445 [TEST] CPU read @0x432
109455 [L1] Cache hit: addr = 432, data = 22
109455 [TEST] CPU read @0x433
109465 [L1] Cache hit: addr = 433, data = 23
109465 [TEST] CPU read @0x434
109475 [L1] Cache hit: addr = 434, data = 24
109475 [TEST] CPU read @0x435
109485 [L1] Cache hit: addr = 435, data = 25
109485 [TEST] CPU read @0x436
109495 [L1] Cache hit: addr = 436, data = 26
109495 [TEST] CPU read @0x437
109505 [L1] Cache hit: addr = 437, data = 27
109505 [TEST] CPU read @0x438
109515 [L1] Cache hit: addr = 438, data = 28
109515 [TEST] CPU read @0x439
109525 [L1] Cache hit: addr = 439, data = 29
109525 [TEST] CPU read @0x43a
109535 [L1] Cache hit: addr = 43a, data = 2a
109535 [TEST] CPU read @0x43b
109545 [L1] Cache hit: addr = 43b, data = 2b
109545 [TEST] CPU read @0x43c
109555 [L1] Cache hit: addr = 43c, data = 2c
109555 [TEST] CPU read @0x43d
109565 [L1] Cache hit: addr = 43d, data = 2d
109565 [TEST] CPU read @0x43e
109575 [L1] Cache hit: addr = 43e, data = 2e
109575 [TEST] CPU read @0x43f
109585 [L1] Cache hit: addr = 43f, data = 2f
109585 [TEST] CPU read @0x440
109595 [L1] Cache miss: addr = 440
109595 [TEST] CPU read @0x441
109615 [L2] Cache miss: addr = 440
109625 [MEM] Mem hit: addr = 440, data = 40
109635 [L2] Cache Allocate: addr = 440 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
109645 [L1] Cache Allocate: addr = 441 data = 4f4e4d4c4b4a49484746454443424140
109645 [L1] Cache hit from L2: addr = 441, data = 41
109645 [TEST] CPU read @0x442
109655 [L1] Cache hit: addr = 442, data = 42
109655 [TEST] CPU read @0x443
109665 [L1] Cache hit: addr = 443, data = 43
109665 [TEST] CPU read @0x444
109675 [L1] Cache hit: addr = 444, data = 44
109675 [TEST] CPU read @0x445
109685 [L1] Cache hit: addr = 445, data = 45
109685 [TEST] CPU read @0x446
109695 [L1] Cache hit: addr = 446, data = 46
109695 [TEST] CPU read @0x447
109705 [L1] Cache hit: addr = 447, data = 47
109705 [TEST] CPU read @0x448
109715 [L1] Cache hit: addr = 448, data = 48
109715 [TEST] CPU read @0x449
109725 [L1] Cache hit: addr = 449, data = 49
109725 [TEST] CPU read @0x44a
109735 [L1] Cache hit: addr = 44a, data = 4a
109735 [TEST] CPU read @0x44b
109745 [L1] Cache hit: addr = 44b, data = 4b
109745 [TEST] CPU read @0x44c
109755 [L1] Cache hit: addr = 44c, data = 4c
109755 [TEST] CPU read @0x44d
109765 [L1] Cache hit: addr = 44d, data = 4d
109765 [TEST] CPU read @0x44e
109775 [L1] Cache hit: addr = 44e, data = 4e
109775 [TEST] CPU read @0x44f
109785 [L1] Cache hit: addr = 44f, data = 4f
109785 [TEST] CPU read @0x450
109795 [L1] Cache miss: addr = 450
109795 [TEST] CPU read @0x451
109815 [L2] Cache hit: addr = 450, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
109825 [L1] Cache Allocate: addr = 451 data = 4f4e4d4c4b4a49484746454443424140
109825 [L1] Cache hit from L2: addr = 451, data = 41
109825 [TEST] CPU read @0x452
109835 [L1] Cache hit: addr = 452, data = 42
109835 [TEST] CPU read @0x453
109845 [L1] Cache hit: addr = 453, data = 43
109845 [TEST] CPU read @0x454
109855 [L1] Cache hit: addr = 454, data = 44
109855 [TEST] CPU read @0x455
109865 [L1] Cache hit: addr = 455, data = 45
109865 [TEST] CPU read @0x456
109875 [L1] Cache hit: addr = 456, data = 46
109875 [TEST] CPU read @0x457
109885 [L1] Cache hit: addr = 457, data = 47
109885 [TEST] CPU read @0x458
109895 [L1] Cache hit: addr = 458, data = 48
109895 [TEST] CPU read @0x459
109905 [L1] Cache hit: addr = 459, data = 49
109905 [TEST] CPU read @0x45a
109915 [L1] Cache hit: addr = 45a, data = 4a
109915 [TEST] CPU read @0x45b
109925 [L1] Cache hit: addr = 45b, data = 4b
109925 [TEST] CPU read @0x45c
109935 [L1] Cache hit: addr = 45c, data = 4c
109935 [TEST] CPU read @0x45d
109945 [L1] Cache hit: addr = 45d, data = 4d
109945 [TEST] CPU read @0x45e
109955 [L1] Cache hit: addr = 45e, data = 4e
109955 [TEST] CPU read @0x45f
109965 [L1] Cache hit: addr = 45f, data = 4f
109965 [TEST] CPU read @0x460
109975 [L1] Cache miss: addr = 460
109975 [TEST] CPU read @0x461
109995 [L2] Cache miss: addr = 460
110005 [MEM] Mem hit: addr = 460, data = 60
110015 [L2] Cache Allocate: addr = 460 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
110025 [L1] Cache Allocate: addr = 461 data = 6f6e6d6c6b6a69686766656463626160
110025 [L1] Cache hit from L2: addr = 461, data = 61
110025 [TEST] CPU read @0x462
110035 [L1] Cache hit: addr = 462, data = 62
110035 [TEST] CPU read @0x463
110045 [L1] Cache hit: addr = 463, data = 63
110045 [TEST] CPU read @0x464
110055 [L1] Cache hit: addr = 464, data = 64
110055 [TEST] CPU read @0x465
110065 [L1] Cache hit: addr = 465, data = 65
110065 [TEST] CPU read @0x466
110075 [L1] Cache hit: addr = 466, data = 66
110075 [TEST] CPU read @0x467
110085 [L1] Cache hit: addr = 467, data = 67
110085 [TEST] CPU read @0x468
110095 [L1] Cache hit: addr = 468, data = 68
110095 [TEST] CPU read @0x469
110105 [L1] Cache hit: addr = 469, data = 69
110105 [TEST] CPU read @0x46a
110115 [L1] Cache hit: addr = 46a, data = 6a
110115 [TEST] CPU read @0x46b
110125 [L1] Cache hit: addr = 46b, data = 6b
110125 [TEST] CPU read @0x46c
110135 [L1] Cache hit: addr = 46c, data = 6c
110135 [TEST] CPU read @0x46d
110145 [L1] Cache hit: addr = 46d, data = 6d
110145 [TEST] CPU read @0x46e
110155 [L1] Cache hit: addr = 46e, data = 6e
110155 [TEST] CPU read @0x46f
110165 [L1] Cache hit: addr = 46f, data = 6f
110165 [TEST] CPU read @0x470
110175 [L1] Cache miss: addr = 470
110175 [TEST] CPU read @0x471
110195 [L2] Cache hit: addr = 470, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
110205 [L1] Cache Allocate: addr = 471 data = 6f6e6d6c6b6a69686766656463626160
110205 [L1] Cache hit from L2: addr = 471, data = 61
110205 [TEST] CPU read @0x472
110215 [L1] Cache hit: addr = 472, data = 62
110215 [TEST] CPU read @0x473
110225 [L1] Cache hit: addr = 473, data = 63
110225 [TEST] CPU read @0x474
110235 [L1] Cache hit: addr = 474, data = 64
110235 [TEST] CPU read @0x475
110245 [L1] Cache hit: addr = 475, data = 65
110245 [TEST] CPU read @0x476
110255 [L1] Cache hit: addr = 476, data = 66
110255 [TEST] CPU read @0x477
110265 [L1] Cache hit: addr = 477, data = 67
110265 [TEST] CPU read @0x478
110275 [L1] Cache hit: addr = 478, data = 68
110275 [TEST] CPU read @0x479
110285 [L1] Cache hit: addr = 479, data = 69
110285 [TEST] CPU read @0x47a
110295 [L1] Cache hit: addr = 47a, data = 6a
110295 [TEST] CPU read @0x47b
110305 [L1] Cache hit: addr = 47b, data = 6b
110305 [TEST] CPU read @0x47c
110315 [L1] Cache hit: addr = 47c, data = 6c
110315 [TEST] CPU read @0x47d
110325 [L1] Cache hit: addr = 47d, data = 6d
110325 [TEST] CPU read @0x47e
110335 [L1] Cache hit: addr = 47e, data = 6e
110335 [TEST] CPU read @0x47f
110345 [L1] Cache hit: addr = 47f, data = 6f
110345 [TEST] CPU read @0x480
110355 [L1] Cache miss: addr = 480
110355 [TEST] CPU read @0x481
110375 [L2] Cache miss: addr = 480
110385 [MEM] Mem hit: addr = 480, data = 80
110395 [L2] Cache Allocate: addr = 480 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
110405 [L1] Cache Allocate: addr = 481 data = 8f8e8d8c8b8a89888786858483828180
110405 [L1] Cache hit from L2: addr = 481, data = 81
110405 [TEST] CPU read @0x482
110415 [L1] Cache hit: addr = 482, data = 82
110415 [TEST] CPU read @0x483
110425 [L1] Cache hit: addr = 483, data = 83
110425 [TEST] CPU read @0x484
110435 [L1] Cache hit: addr = 484, data = 84
110435 [TEST] CPU read @0x485
110445 [L1] Cache hit: addr = 485, data = 85
110445 [TEST] CPU read @0x486
110455 [L1] Cache hit: addr = 486, data = 86
110455 [TEST] CPU read @0x487
110465 [L1] Cache hit: addr = 487, data = 87
110465 [TEST] CPU read @0x488
110475 [L1] Cache hit: addr = 488, data = 88
110475 [TEST] CPU read @0x489
110485 [L1] Cache hit: addr = 489, data = 89
110485 [TEST] CPU read @0x48a
110495 [L1] Cache hit: addr = 48a, data = 8a
110495 [TEST] CPU read @0x48b
110505 [L1] Cache hit: addr = 48b, data = 8b
110505 [TEST] CPU read @0x48c
110515 [L1] Cache hit: addr = 48c, data = 8c
110515 [TEST] CPU read @0x48d
110525 [L1] Cache hit: addr = 48d, data = 8d
110525 [TEST] CPU read @0x48e
110535 [L1] Cache hit: addr = 48e, data = 8e
110535 [TEST] CPU read @0x48f
110545 [L1] Cache hit: addr = 48f, data = 8f
110545 [TEST] CPU read @0x490
110555 [L1] Cache miss: addr = 490
110555 [TEST] CPU read @0x491
110575 [L2] Cache hit: addr = 490, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
110585 [L1] Cache Allocate: addr = 491 data = 8f8e8d8c8b8a89888786858483828180
110585 [L1] Cache hit from L2: addr = 491, data = 81
110585 [TEST] CPU read @0x492
110595 [L1] Cache hit: addr = 492, data = 82
110595 [TEST] CPU read @0x493
110605 [L1] Cache hit: addr = 493, data = 83
110605 [TEST] CPU read @0x494
110615 [L1] Cache hit: addr = 494, data = 84
110615 [TEST] CPU read @0x495
110625 [L1] Cache hit: addr = 495, data = 85
110625 [TEST] CPU read @0x496
110635 [L1] Cache hit: addr = 496, data = 86
110635 [TEST] CPU read @0x497
110645 [L1] Cache hit: addr = 497, data = 87
110645 [TEST] CPU read @0x498
110655 [L1] Cache hit: addr = 498, data = 88
110655 [TEST] CPU read @0x499
110665 [L1] Cache hit: addr = 499, data = 89
110665 [TEST] CPU read @0x49a
110675 [L1] Cache hit: addr = 49a, data = 8a
110675 [TEST] CPU read @0x49b
110685 [L1] Cache hit: addr = 49b, data = 8b
110685 [TEST] CPU read @0x49c
110695 [L1] Cache hit: addr = 49c, data = 8c
110695 [TEST] CPU read @0x49d
110705 [L1] Cache hit: addr = 49d, data = 8d
110705 [TEST] CPU read @0x49e
110715 [L1] Cache hit: addr = 49e, data = 8e
110715 [TEST] CPU read @0x49f
110725 [L1] Cache hit: addr = 49f, data = 8f
110725 [TEST] CPU read @0x4a0
110735 [L1] Cache miss: addr = 4a0
110735 [TEST] CPU read @0x4a1
110755 [L2] Cache miss: addr = 4a0
110765 [MEM] Mem hit: addr = 4a0, data = a0
110775 [L2] Cache Allocate: addr = 4a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
110785 [L1] Cache Allocate: addr = 4a1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
110785 [L1] Cache hit from L2: addr = 4a1, data = a1
110785 [TEST] CPU read @0x4a2
110795 [L1] Cache hit: addr = 4a2, data = a2
110795 [TEST] CPU read @0x4a3
110805 [L1] Cache hit: addr = 4a3, data = a3
110805 [TEST] CPU read @0x4a4
110815 [L1] Cache hit: addr = 4a4, data = a4
110815 [TEST] CPU read @0x4a5
110825 [L1] Cache hit: addr = 4a5, data = a5
110825 [TEST] CPU read @0x4a6
110835 [L1] Cache hit: addr = 4a6, data = a6
110835 [TEST] CPU read @0x4a7
110845 [L1] Cache hit: addr = 4a7, data = a7
110845 [TEST] CPU read @0x4a8
110855 [L1] Cache hit: addr = 4a8, data = a8
110855 [TEST] CPU read @0x4a9
110865 [L1] Cache hit: addr = 4a9, data = a9
110865 [TEST] CPU read @0x4aa
110875 [L1] Cache hit: addr = 4aa, data = aa
110875 [TEST] CPU read @0x4ab
110885 [L1] Cache hit: addr = 4ab, data = ab
110885 [TEST] CPU read @0x4ac
110895 [L1] Cache hit: addr = 4ac, data = ac
110895 [TEST] CPU read @0x4ad
110905 [L1] Cache hit: addr = 4ad, data = ad
110905 [TEST] CPU read @0x4ae
110915 [L1] Cache hit: addr = 4ae, data = ae
110915 [TEST] CPU read @0x4af
110925 [L1] Cache hit: addr = 4af, data = af
110925 [TEST] CPU read @0x4b0
110935 [L1] Cache miss: addr = 4b0
110935 [TEST] CPU read @0x4b1
110955 [L2] Cache hit: addr = 4b0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
110965 [L1] Cache Allocate: addr = 4b1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
110965 [L1] Cache hit from L2: addr = 4b1, data = a1
110965 [TEST] CPU read @0x4b2
110975 [L1] Cache hit: addr = 4b2, data = a2
110975 [TEST] CPU read @0x4b3
110985 [L1] Cache hit: addr = 4b3, data = a3
110985 [TEST] CPU read @0x4b4
110995 [L1] Cache hit: addr = 4b4, data = a4
110995 [TEST] CPU read @0x4b5
111005 [L1] Cache hit: addr = 4b5, data = a5
111005 [TEST] CPU read @0x4b6
111015 [L1] Cache hit: addr = 4b6, data = a6
111015 [TEST] CPU read @0x4b7
111025 [L1] Cache hit: addr = 4b7, data = a7
111025 [TEST] CPU read @0x4b8
111035 [L1] Cache hit: addr = 4b8, data = a8
111035 [TEST] CPU read @0x4b9
111045 [L1] Cache hit: addr = 4b9, data = a9
111045 [TEST] CPU read @0x4ba
111055 [L1] Cache hit: addr = 4ba, data = aa
111055 [TEST] CPU read @0x4bb
111065 [L1] Cache hit: addr = 4bb, data = ab
111065 [TEST] CPU read @0x4bc
111075 [L1] Cache hit: addr = 4bc, data = ac
111075 [TEST] CPU read @0x4bd
111085 [L1] Cache hit: addr = 4bd, data = ad
111085 [TEST] CPU read @0x4be
111095 [L1] Cache hit: addr = 4be, data = ae
111095 [TEST] CPU read @0x4bf
111105 [L1] Cache hit: addr = 4bf, data = af
111105 [TEST] CPU read @0x4c0
111115 [L1] Cache miss: addr = 4c0
111115 [TEST] CPU read @0x4c1
111135 [L2] Cache miss: addr = 4c0
111145 [MEM] Mem hit: addr = 4c0, data = c0
111155 [L2] Cache Allocate: addr = 4c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
111165 [L1] Cache Allocate: addr = 4c1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
111165 [L1] Cache hit from L2: addr = 4c1, data = c1
111165 [TEST] CPU read @0x4c2
111175 [L1] Cache hit: addr = 4c2, data = c2
111175 [TEST] CPU read @0x4c3
111185 [L1] Cache hit: addr = 4c3, data = c3
111185 [TEST] CPU read @0x4c4
111195 [L1] Cache hit: addr = 4c4, data = c4
111195 [TEST] CPU read @0x4c5
111205 [L1] Cache hit: addr = 4c5, data = c5
111205 [TEST] CPU read @0x4c6
111215 [L1] Cache hit: addr = 4c6, data = c6
111215 [TEST] CPU read @0x4c7
111225 [L1] Cache hit: addr = 4c7, data = c7
111225 [TEST] CPU read @0x4c8
111235 [L1] Cache hit: addr = 4c8, data = c8
111235 [TEST] CPU read @0x4c9
111245 [L1] Cache hit: addr = 4c9, data = c9
111245 [TEST] CPU read @0x4ca
111255 [L1] Cache hit: addr = 4ca, data = ca
111255 [TEST] CPU read @0x4cb
111265 [L1] Cache hit: addr = 4cb, data = cb
111265 [TEST] CPU read @0x4cc
111275 [L1] Cache hit: addr = 4cc, data = cc
111275 [TEST] CPU read @0x4cd
111285 [L1] Cache hit: addr = 4cd, data = cd
111285 [TEST] CPU read @0x4ce
111295 [L1] Cache hit: addr = 4ce, data = ce
111295 [TEST] CPU read @0x4cf
111305 [L1] Cache hit: addr = 4cf, data = cf
111305 [TEST] CPU read @0x4d0
111315 [L1] Cache miss: addr = 4d0
111315 [TEST] CPU read @0x4d1
111335 [L2] Cache hit: addr = 4d0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
111345 [L1] Cache Allocate: addr = 4d1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
111345 [L1] Cache hit from L2: addr = 4d1, data = c1
111345 [TEST] CPU read @0x4d2
111355 [L1] Cache hit: addr = 4d2, data = c2
111355 [TEST] CPU read @0x4d3
111365 [L1] Cache hit: addr = 4d3, data = c3
111365 [TEST] CPU read @0x4d4
111375 [L1] Cache hit: addr = 4d4, data = c4
111375 [TEST] CPU read @0x4d5
111385 [L1] Cache hit: addr = 4d5, data = c5
111385 [TEST] CPU read @0x4d6
111395 [L1] Cache hit: addr = 4d6, data = c6
111395 [TEST] CPU read @0x4d7
111405 [L1] Cache hit: addr = 4d7, data = c7
111405 [TEST] CPU read @0x4d8
111415 [L1] Cache hit: addr = 4d8, data = c8
111415 [TEST] CPU read @0x4d9
111425 [L1] Cache hit: addr = 4d9, data = c9
111425 [TEST] CPU read @0x4da
111435 [L1] Cache hit: addr = 4da, data = ca
111435 [TEST] CPU read @0x4db
111445 [L1] Cache hit: addr = 4db, data = cb
111445 [TEST] CPU read @0x4dc
111455 [L1] Cache hit: addr = 4dc, data = cc
111455 [TEST] CPU read @0x4dd
111465 [L1] Cache hit: addr = 4dd, data = cd
111465 [TEST] CPU read @0x4de
111475 [L1] Cache hit: addr = 4de, data = ce
111475 [TEST] CPU read @0x4df
111485 [L1] Cache hit: addr = 4df, data = cf
111485 [TEST] CPU read @0x4e0
111495 [L1] Cache miss: addr = 4e0
111495 [TEST] CPU read @0x4e1
111515 [L2] Cache miss: addr = 4e0
111525 [MEM] Mem hit: addr = 4e0, data = e0
111535 [L2] Cache Allocate: addr = 4e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
111545 [L1] Cache Allocate: addr = 4e1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
111545 [L1] Cache hit from L2: addr = 4e1, data = e1
111545 [TEST] CPU read @0x4e2
111555 [L1] Cache hit: addr = 4e2, data = e2
111555 [TEST] CPU read @0x4e3
111565 [L1] Cache hit: addr = 4e3, data = e3
111565 [TEST] CPU read @0x4e4
111575 [L1] Cache hit: addr = 4e4, data = e4
111575 [TEST] CPU read @0x4e5
111585 [L1] Cache hit: addr = 4e5, data = e5
111585 [TEST] CPU read @0x4e6
111595 [L1] Cache hit: addr = 4e6, data = e6
111595 [TEST] CPU read @0x4e7
111605 [L1] Cache hit: addr = 4e7, data = e7
111605 [TEST] CPU read @0x4e8
111615 [L1] Cache hit: addr = 4e8, data = e8
111615 [TEST] CPU read @0x4e9
111625 [L1] Cache hit: addr = 4e9, data = e9
111625 [TEST] CPU read @0x4ea
111635 [L1] Cache hit: addr = 4ea, data = ea
111635 [TEST] CPU read @0x4eb
111645 [L1] Cache hit: addr = 4eb, data = eb
111645 [TEST] CPU read @0x4ec
111655 [L1] Cache hit: addr = 4ec, data = ec
111655 [TEST] CPU read @0x4ed
111665 [L1] Cache hit: addr = 4ed, data = ed
111665 [TEST] CPU read @0x4ee
111675 [L1] Cache hit: addr = 4ee, data = ee
111675 [TEST] CPU read @0x4ef
111685 [L1] Cache hit: addr = 4ef, data = ef
111685 [TEST] CPU read @0x4f0
111695 [L1] Cache miss: addr = 4f0
111695 [TEST] CPU read @0x4f1
111715 [L2] Cache hit: addr = 4f0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
111725 [L1] Cache Allocate: addr = 4f1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
111725 [L1] Cache hit from L2: addr = 4f1, data = e1
111725 [TEST] CPU read @0x4f2
111735 [L1] Cache hit: addr = 4f2, data = e2
111735 [TEST] CPU read @0x4f3
111745 [L1] Cache hit: addr = 4f3, data = e3
111745 [TEST] CPU read @0x4f4
111755 [L1] Cache hit: addr = 4f4, data = e4
111755 [TEST] CPU read @0x4f5
111765 [L1] Cache hit: addr = 4f5, data = e5
111765 [TEST] CPU read @0x4f6
111775 [L1] Cache hit: addr = 4f6, data = e6
111775 [TEST] CPU read @0x4f7
111785 [L1] Cache hit: addr = 4f7, data = e7
111785 [TEST] CPU read @0x4f8
111795 [L1] Cache hit: addr = 4f8, data = e8
111795 [TEST] CPU read @0x4f9
111805 [L1] Cache hit: addr = 4f9, data = e9
111805 [TEST] CPU read @0x4fa
111815 [L1] Cache hit: addr = 4fa, data = ea
111815 [TEST] CPU read @0x4fb
111825 [L1] Cache hit: addr = 4fb, data = eb
111825 [TEST] CPU read @0x4fc
111835 [L1] Cache hit: addr = 4fc, data = ec
111835 [TEST] CPU read @0x4fd
111845 [L1] Cache hit: addr = 4fd, data = ed
111845 [TEST] CPU read @0x4fe
111855 [L1] Cache hit: addr = 4fe, data = ee
111855 [TEST] CPU read @0x4ff
111865 [L1] Cache hit: addr = 4ff, data = ef
111865 [TEST] CPU read @0x500
111875 [L1] Cache miss: addr = 500
111875 [TEST] CPU read @0x501
111895 [L2] Cache miss: addr = 500
111905 [MEM] Mem hit: addr = 500, data = 00
111915 [L2] Cache Allocate: addr = 500 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
111925 [L1] Cache Allocate: addr = 501 data = 0f0e0d0c0b0a09080706050403020100
111925 [L1] Cache hit from L2: addr = 501, data = 01
111925 [TEST] CPU read @0x502
111935 [L1] Cache hit: addr = 502, data = 02
111935 [TEST] CPU read @0x503
111945 [L1] Cache hit: addr = 503, data = 03
111945 [TEST] CPU read @0x504
111955 [L1] Cache hit: addr = 504, data = 04
111955 [TEST] CPU read @0x505
111965 [L1] Cache hit: addr = 505, data = 05
111965 [TEST] CPU read @0x506
111975 [L1] Cache hit: addr = 506, data = 06
111975 [TEST] CPU read @0x507
111985 [L1] Cache hit: addr = 507, data = 07
111985 [TEST] CPU read @0x508
111995 [L1] Cache hit: addr = 508, data = 08
111995 [TEST] CPU read @0x509
112005 [L1] Cache hit: addr = 509, data = 09
112005 [TEST] CPU read @0x50a
112015 [L1] Cache hit: addr = 50a, data = 0a
112015 [TEST] CPU read @0x50b
112025 [L1] Cache hit: addr = 50b, data = 0b
112025 [TEST] CPU read @0x50c
112035 [L1] Cache hit: addr = 50c, data = 0c
112035 [TEST] CPU read @0x50d
112045 [L1] Cache hit: addr = 50d, data = 0d
112045 [TEST] CPU read @0x50e
112055 [L1] Cache hit: addr = 50e, data = 0e
112055 [TEST] CPU read @0x50f
112065 [L1] Cache hit: addr = 50f, data = 0f
112065 [TEST] CPU read @0x510
112075 [L1] Cache miss: addr = 510
112075 [TEST] CPU read @0x511
112095 [L2] Cache hit: addr = 510, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
112105 [L1] Cache Allocate: addr = 511 data = 0f0e0d0c0b0a09080706050403020100
112105 [L1] Cache hit from L2: addr = 511, data = 01
112105 [TEST] CPU read @0x512
112115 [L1] Cache hit: addr = 512, data = 02
112115 [TEST] CPU read @0x513
112125 [L1] Cache hit: addr = 513, data = 03
112125 [TEST] CPU read @0x514
112135 [L1] Cache hit: addr = 514, data = 04
112135 [TEST] CPU read @0x515
112145 [L1] Cache hit: addr = 515, data = 05
112145 [TEST] CPU read @0x516
112155 [L1] Cache hit: addr = 516, data = 06
112155 [TEST] CPU read @0x517
112165 [L1] Cache hit: addr = 517, data = 07
112165 [TEST] CPU read @0x518
112175 [L1] Cache hit: addr = 518, data = 08
112175 [TEST] CPU read @0x519
112185 [L1] Cache hit: addr = 519, data = 09
112185 [TEST] CPU read @0x51a
112195 [L1] Cache hit: addr = 51a, data = 0a
112195 [TEST] CPU read @0x51b
112205 [L1] Cache hit: addr = 51b, data = 0b
112205 [TEST] CPU read @0x51c
112215 [L1] Cache hit: addr = 51c, data = 0c
112215 [TEST] CPU read @0x51d
112225 [L1] Cache hit: addr = 51d, data = 0d
112225 [TEST] CPU read @0x51e
112235 [L1] Cache hit: addr = 51e, data = 0e
112235 [TEST] CPU read @0x51f
112245 [L1] Cache hit: addr = 51f, data = 0f
112245 [TEST] CPU read @0x520
112255 [L1] Cache miss: addr = 520
112255 [TEST] CPU read @0x521
112275 [L2] Cache miss: addr = 520
112285 [MEM] Mem hit: addr = 520, data = 20
112295 [L2] Cache Allocate: addr = 520 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
112305 [L1] Cache Allocate: addr = 521 data = 2f2e2d2c2b2a29282726252423222120
112305 [L1] Cache hit from L2: addr = 521, data = 21
112305 [TEST] CPU read @0x522
112315 [L1] Cache hit: addr = 522, data = 22
112315 [TEST] CPU read @0x523
112325 [L1] Cache hit: addr = 523, data = 23
112325 [TEST] CPU read @0x524
112335 [L1] Cache hit: addr = 524, data = 24
112335 [TEST] CPU read @0x525
112345 [L1] Cache hit: addr = 525, data = 25
112345 [TEST] CPU read @0x526
112355 [L1] Cache hit: addr = 526, data = 26
112355 [TEST] CPU read @0x527
112365 [L1] Cache hit: addr = 527, data = 27
112365 [TEST] CPU read @0x528
112375 [L1] Cache hit: addr = 528, data = 28
112375 [TEST] CPU read @0x529
112385 [L1] Cache hit: addr = 529, data = 29
112385 [TEST] CPU read @0x52a
112395 [L1] Cache hit: addr = 52a, data = 2a
112395 [TEST] CPU read @0x52b
112405 [L1] Cache hit: addr = 52b, data = 2b
112405 [TEST] CPU read @0x52c
112415 [L1] Cache hit: addr = 52c, data = 2c
112415 [TEST] CPU read @0x52d
112425 [L1] Cache hit: addr = 52d, data = 2d
112425 [TEST] CPU read @0x52e
112435 [L1] Cache hit: addr = 52e, data = 2e
112435 [TEST] CPU read @0x52f
112445 [L1] Cache hit: addr = 52f, data = 2f
112445 [TEST] CPU read @0x530
112455 [L1] Cache miss: addr = 530
112455 [TEST] CPU read @0x531
112475 [L2] Cache hit: addr = 530, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
112485 [L1] Cache Allocate: addr = 531 data = 2f2e2d2c2b2a29282726252423222120
112485 [L1] Cache hit from L2: addr = 531, data = 21
112485 [TEST] CPU read @0x532
112495 [L1] Cache hit: addr = 532, data = 22
112495 [TEST] CPU read @0x533
112505 [L1] Cache hit: addr = 533, data = 23
112505 [TEST] CPU read @0x534
112515 [L1] Cache hit: addr = 534, data = 24
112515 [TEST] CPU read @0x535
112525 [L1] Cache hit: addr = 535, data = 25
112525 [TEST] CPU read @0x536
112535 [L1] Cache hit: addr = 536, data = 26
112535 [TEST] CPU read @0x537
112545 [L1] Cache hit: addr = 537, data = 27
112545 [TEST] CPU read @0x538
112555 [L1] Cache hit: addr = 538, data = 28
112555 [TEST] CPU read @0x539
112565 [L1] Cache hit: addr = 539, data = 29
112565 [TEST] CPU read @0x53a
112575 [L1] Cache hit: addr = 53a, data = 2a
112575 [TEST] CPU read @0x53b
112585 [L1] Cache hit: addr = 53b, data = 2b
112585 [TEST] CPU read @0x53c
112595 [L1] Cache hit: addr = 53c, data = 2c
112595 [TEST] CPU read @0x53d
112605 [L1] Cache hit: addr = 53d, data = 2d
112605 [TEST] CPU read @0x53e
112615 [L1] Cache hit: addr = 53e, data = 2e
112615 [TEST] CPU read @0x53f
112625 [L1] Cache hit: addr = 53f, data = 2f
112625 [TEST] CPU read @0x540
112635 [L1] Cache miss: addr = 540
112635 [TEST] CPU read @0x541
112655 [L2] Cache miss: addr = 540
112665 [MEM] Mem hit: addr = 540, data = 40
112675 [L2] Cache Allocate: addr = 540 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
112685 [L1] Cache Allocate: addr = 541 data = 4f4e4d4c4b4a49484746454443424140
112685 [L1] Cache hit from L2: addr = 541, data = 41
112685 [TEST] CPU read @0x542
112695 [L1] Cache hit: addr = 542, data = 42
112695 [TEST] CPU read @0x543
112705 [L1] Cache hit: addr = 543, data = 43
112705 [TEST] CPU read @0x544
112715 [L1] Cache hit: addr = 544, data = 44
112715 [TEST] CPU read @0x545
112725 [L1] Cache hit: addr = 545, data = 45
112725 [TEST] CPU read @0x546
112735 [L1] Cache hit: addr = 546, data = 46
112735 [TEST] CPU read @0x547
112745 [L1] Cache hit: addr = 547, data = 47
112745 [TEST] CPU read @0x548
112755 [L1] Cache hit: addr = 548, data = 48
112755 [TEST] CPU read @0x549
112765 [L1] Cache hit: addr = 549, data = 49
112765 [TEST] CPU read @0x54a
112775 [L1] Cache hit: addr = 54a, data = 4a
112775 [TEST] CPU read @0x54b
112785 [L1] Cache hit: addr = 54b, data = 4b
112785 [TEST] CPU read @0x54c
112795 [L1] Cache hit: addr = 54c, data = 4c
112795 [TEST] CPU read @0x54d
112805 [L1] Cache hit: addr = 54d, data = 4d
112805 [TEST] CPU read @0x54e
112815 [L1] Cache hit: addr = 54e, data = 4e
112815 [TEST] CPU read @0x54f
112825 [L1] Cache hit: addr = 54f, data = 4f
112825 [TEST] CPU read @0x550
112835 [L1] Cache miss: addr = 550
112835 [TEST] CPU read @0x551
112855 [L2] Cache hit: addr = 550, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
112865 [L1] Cache Allocate: addr = 551 data = 4f4e4d4c4b4a49484746454443424140
112865 [L1] Cache hit from L2: addr = 551, data = 41
112865 [TEST] CPU read @0x552
112875 [L1] Cache hit: addr = 552, data = 42
112875 [TEST] CPU read @0x553
112885 [L1] Cache hit: addr = 553, data = 43
112885 [TEST] CPU read @0x554
112895 [L1] Cache hit: addr = 554, data = 44
112895 [TEST] CPU read @0x555
112905 [L1] Cache hit: addr = 555, data = 45
112905 [TEST] CPU read @0x556
112915 [L1] Cache hit: addr = 556, data = 46
112915 [TEST] CPU read @0x557
112925 [L1] Cache hit: addr = 557, data = 47
112925 [TEST] CPU read @0x558
112935 [L1] Cache hit: addr = 558, data = 48
112935 [TEST] CPU read @0x559
112945 [L1] Cache hit: addr = 559, data = 49
112945 [TEST] CPU read @0x55a
112955 [L1] Cache hit: addr = 55a, data = 4a
112955 [TEST] CPU read @0x55b
112965 [L1] Cache hit: addr = 55b, data = 4b
112965 [TEST] CPU read @0x55c
112975 [L1] Cache hit: addr = 55c, data = 4c
112975 [TEST] CPU read @0x55d
112985 [L1] Cache hit: addr = 55d, data = 4d
112985 [TEST] CPU read @0x55e
112995 [L1] Cache hit: addr = 55e, data = 4e
112995 [TEST] CPU read @0x55f
113005 [L1] Cache hit: addr = 55f, data = 4f
113005 [TEST] CPU read @0x560
113015 [L1] Cache miss: addr = 560
113015 [TEST] CPU read @0x561
113035 [L2] Cache miss: addr = 560
113045 [MEM] Mem hit: addr = 560, data = 60
113055 [L2] Cache Allocate: addr = 560 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
113065 [L1] Cache Allocate: addr = 561 data = 6f6e6d6c6b6a69686766656463626160
113065 [L1] Cache hit from L2: addr = 561, data = 61
113065 [TEST] CPU read @0x562
113075 [L1] Cache hit: addr = 562, data = 62
113075 [TEST] CPU read @0x563
113085 [L1] Cache hit: addr = 563, data = 63
113085 [TEST] CPU read @0x564
113095 [L1] Cache hit: addr = 564, data = 64
113095 [TEST] CPU read @0x565
113105 [L1] Cache hit: addr = 565, data = 65
113105 [TEST] CPU read @0x566
113115 [L1] Cache hit: addr = 566, data = 66
113115 [TEST] CPU read @0x567
113125 [L1] Cache hit: addr = 567, data = 67
113125 [TEST] CPU read @0x568
113135 [L1] Cache hit: addr = 568, data = 68
113135 [TEST] CPU read @0x569
113145 [L1] Cache hit: addr = 569, data = 69
113145 [TEST] CPU read @0x56a
113155 [L1] Cache hit: addr = 56a, data = 6a
113155 [TEST] CPU read @0x56b
113165 [L1] Cache hit: addr = 56b, data = 6b
113165 [TEST] CPU read @0x56c
113175 [L1] Cache hit: addr = 56c, data = 6c
113175 [TEST] CPU read @0x56d
113185 [L1] Cache hit: addr = 56d, data = 6d
113185 [TEST] CPU read @0x56e
113195 [L1] Cache hit: addr = 56e, data = 6e
113195 [TEST] CPU read @0x56f
113205 [L1] Cache hit: addr = 56f, data = 6f
113205 [TEST] CPU read @0x570
113215 [L1] Cache miss: addr = 570
113215 [TEST] CPU read @0x571
113235 [L2] Cache hit: addr = 570, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
113245 [L1] Cache Allocate: addr = 571 data = 6f6e6d6c6b6a69686766656463626160
113245 [L1] Cache hit from L2: addr = 571, data = 61
113245 [TEST] CPU read @0x572
113255 [L1] Cache hit: addr = 572, data = 62
113255 [TEST] CPU read @0x573
113265 [L1] Cache hit: addr = 573, data = 63
113265 [TEST] CPU read @0x574
113275 [L1] Cache hit: addr = 574, data = 64
113275 [TEST] CPU read @0x575
113285 [L1] Cache hit: addr = 575, data = 65
113285 [TEST] CPU read @0x576
113295 [L1] Cache hit: addr = 576, data = 66
113295 [TEST] CPU read @0x577
113305 [L1] Cache hit: addr = 577, data = 67
113305 [TEST] CPU read @0x578
113315 [L1] Cache hit: addr = 578, data = 68
113315 [TEST] CPU read @0x579
113325 [L1] Cache hit: addr = 579, data = 69
113325 [TEST] CPU read @0x57a
113335 [L1] Cache hit: addr = 57a, data = 6a
113335 [TEST] CPU read @0x57b
113345 [L1] Cache hit: addr = 57b, data = 6b
113345 [TEST] CPU read @0x57c
113355 [L1] Cache hit: addr = 57c, data = 6c
113355 [TEST] CPU read @0x57d
113365 [L1] Cache hit: addr = 57d, data = 6d
113365 [TEST] CPU read @0x57e
113375 [L1] Cache hit: addr = 57e, data = 6e
113375 [TEST] CPU read @0x57f
113385 [L1] Cache hit: addr = 57f, data = 6f
113385 [TEST] CPU read @0x580
113395 [L1] Cache miss: addr = 580
113395 [TEST] CPU read @0x581
113415 [L2] Cache miss: addr = 580
113425 [MEM] Mem hit: addr = 580, data = 80
113435 [L2] Cache Allocate: addr = 580 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
113445 [L1] Cache Allocate: addr = 581 data = 8f8e8d8c8b8a89888786858483828180
113445 [L1] Cache hit from L2: addr = 581, data = 81
113445 [TEST] CPU read @0x582
113455 [L1] Cache hit: addr = 582, data = 82
113455 [TEST] CPU read @0x583
113465 [L1] Cache hit: addr = 583, data = 83
113465 [TEST] CPU read @0x584
113475 [L1] Cache hit: addr = 584, data = 84
113475 [TEST] CPU read @0x585
113485 [L1] Cache hit: addr = 585, data = 85
113485 [TEST] CPU read @0x586
113495 [L1] Cache hit: addr = 586, data = 86
113495 [TEST] CPU read @0x587
113505 [L1] Cache hit: addr = 587, data = 87
113505 [TEST] CPU read @0x588
113515 [L1] Cache hit: addr = 588, data = 88
113515 [TEST] CPU read @0x589
113525 [L1] Cache hit: addr = 589, data = 89
113525 [TEST] CPU read @0x58a
113535 [L1] Cache hit: addr = 58a, data = 8a
113535 [TEST] CPU read @0x58b
113545 [L1] Cache hit: addr = 58b, data = 8b
113545 [TEST] CPU read @0x58c
113555 [L1] Cache hit: addr = 58c, data = 8c
113555 [TEST] CPU read @0x58d
113565 [L1] Cache hit: addr = 58d, data = 8d
113565 [TEST] CPU read @0x58e
113575 [L1] Cache hit: addr = 58e, data = 8e
113575 [TEST] CPU read @0x58f
113585 [L1] Cache hit: addr = 58f, data = 8f
113585 [TEST] CPU read @0x590
113595 [L1] Cache miss: addr = 590
113595 [TEST] CPU read @0x591
113615 [L2] Cache hit: addr = 590, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
113625 [L1] Cache Allocate: addr = 591 data = 8f8e8d8c8b8a89888786858483828180
113625 [L1] Cache hit from L2: addr = 591, data = 81
113625 [TEST] CPU read @0x592
113635 [L1] Cache hit: addr = 592, data = 82
113635 [TEST] CPU read @0x593
113645 [L1] Cache hit: addr = 593, data = 83
113645 [TEST] CPU read @0x594
113655 [L1] Cache hit: addr = 594, data = 84
113655 [TEST] CPU read @0x595
113665 [L1] Cache hit: addr = 595, data = 85
113665 [TEST] CPU read @0x596
113675 [L1] Cache hit: addr = 596, data = 86
113675 [TEST] CPU read @0x597
113685 [L1] Cache hit: addr = 597, data = 87
113685 [TEST] CPU read @0x598
113695 [L1] Cache hit: addr = 598, data = 88
113695 [TEST] CPU read @0x599
113705 [L1] Cache hit: addr = 599, data = 89
113705 [TEST] CPU read @0x59a
113715 [L1] Cache hit: addr = 59a, data = 8a
113715 [TEST] CPU read @0x59b
113725 [L1] Cache hit: addr = 59b, data = 8b
113725 [TEST] CPU read @0x59c
113735 [L1] Cache hit: addr = 59c, data = 8c
113735 [TEST] CPU read @0x59d
113745 [L1] Cache hit: addr = 59d, data = 8d
113745 [TEST] CPU read @0x59e
113755 [L1] Cache hit: addr = 59e, data = 8e
113755 [TEST] CPU read @0x59f
113765 [L1] Cache hit: addr = 59f, data = 8f
113765 [TEST] CPU read @0x5a0
113775 [L1] Cache miss: addr = 5a0
113775 [TEST] CPU read @0x5a1
113795 [L2] Cache miss: addr = 5a0
113805 [MEM] Mem hit: addr = 5a0, data = a0
113815 [L2] Cache Allocate: addr = 5a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
113825 [L1] Cache Allocate: addr = 5a1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
113825 [L1] Cache hit from L2: addr = 5a1, data = a1
113825 [TEST] CPU read @0x5a2
113835 [L1] Cache hit: addr = 5a2, data = a2
113835 [TEST] CPU read @0x5a3
113845 [L1] Cache hit: addr = 5a3, data = a3
113845 [TEST] CPU read @0x5a4
113855 [L1] Cache hit: addr = 5a4, data = a4
113855 [TEST] CPU read @0x5a5
113865 [L1] Cache hit: addr = 5a5, data = a5
113865 [TEST] CPU read @0x5a6
113875 [L1] Cache hit: addr = 5a6, data = a6
113875 [TEST] CPU read @0x5a7
113885 [L1] Cache hit: addr = 5a7, data = a7
113885 [TEST] CPU read @0x5a8
113895 [L1] Cache hit: addr = 5a8, data = a8
113895 [TEST] CPU read @0x5a9
113905 [L1] Cache hit: addr = 5a9, data = a9
113905 [TEST] CPU read @0x5aa
113915 [L1] Cache hit: addr = 5aa, data = aa
113915 [TEST] CPU read @0x5ab
113925 [L1] Cache hit: addr = 5ab, data = ab
113925 [TEST] CPU read @0x5ac
113935 [L1] Cache hit: addr = 5ac, data = ac
113935 [TEST] CPU read @0x5ad
113945 [L1] Cache hit: addr = 5ad, data = ad
113945 [TEST] CPU read @0x5ae
113955 [L1] Cache hit: addr = 5ae, data = ae
113955 [TEST] CPU read @0x5af
113965 [L1] Cache hit: addr = 5af, data = af
113965 [TEST] CPU read @0x5b0
113975 [L1] Cache miss: addr = 5b0
113975 [TEST] CPU read @0x5b1
113995 [L2] Cache hit: addr = 5b0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
114005 [L1] Cache Allocate: addr = 5b1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
114005 [L1] Cache hit from L2: addr = 5b1, data = a1
114005 [TEST] CPU read @0x5b2
114015 [L1] Cache hit: addr = 5b2, data = a2
114015 [TEST] CPU read @0x5b3
114025 [L1] Cache hit: addr = 5b3, data = a3
114025 [TEST] CPU read @0x5b4
114035 [L1] Cache hit: addr = 5b4, data = a4
114035 [TEST] CPU read @0x5b5
114045 [L1] Cache hit: addr = 5b5, data = a5
114045 [TEST] CPU read @0x5b6
114055 [L1] Cache hit: addr = 5b6, data = a6
114055 [TEST] CPU read @0x5b7
114065 [L1] Cache hit: addr = 5b7, data = a7
114065 [TEST] CPU read @0x5b8
114075 [L1] Cache hit: addr = 5b8, data = a8
114075 [TEST] CPU read @0x5b9
114085 [L1] Cache hit: addr = 5b9, data = a9
114085 [TEST] CPU read @0x5ba
114095 [L1] Cache hit: addr = 5ba, data = aa
114095 [TEST] CPU read @0x5bb
114105 [L1] Cache hit: addr = 5bb, data = ab
114105 [TEST] CPU read @0x5bc
114115 [L1] Cache hit: addr = 5bc, data = ac
114115 [TEST] CPU read @0x5bd
114125 [L1] Cache hit: addr = 5bd, data = ad
114125 [TEST] CPU read @0x5be
114135 [L1] Cache hit: addr = 5be, data = ae
114135 [TEST] CPU read @0x5bf
114145 [L1] Cache hit: addr = 5bf, data = af
114145 [TEST] CPU read @0x5c0
114155 [L1] Cache miss: addr = 5c0
114155 [TEST] CPU read @0x5c1
114175 [L2] Cache miss: addr = 5c0
114185 [MEM] Mem hit: addr = 5c0, data = c0
114195 [L2] Cache Allocate: addr = 5c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
114205 [L1] Cache Allocate: addr = 5c1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
114205 [L1] Cache hit from L2: addr = 5c1, data = c1
114205 [TEST] CPU read @0x5c2
114215 [L1] Cache hit: addr = 5c2, data = c2
114215 [TEST] CPU read @0x5c3
114225 [L1] Cache hit: addr = 5c3, data = c3
114225 [TEST] CPU read @0x5c4
114235 [L1] Cache hit: addr = 5c4, data = c4
114235 [TEST] CPU read @0x5c5
114245 [L1] Cache hit: addr = 5c5, data = c5
114245 [TEST] CPU read @0x5c6
114255 [L1] Cache hit: addr = 5c6, data = c6
114255 [TEST] CPU read @0x5c7
114265 [L1] Cache hit: addr = 5c7, data = c7
114265 [TEST] CPU read @0x5c8
114275 [L1] Cache hit: addr = 5c8, data = c8
114275 [TEST] CPU read @0x5c9
114285 [L1] Cache hit: addr = 5c9, data = c9
114285 [TEST] CPU read @0x5ca
114295 [L1] Cache hit: addr = 5ca, data = ca
114295 [TEST] CPU read @0x5cb
114305 [L1] Cache hit: addr = 5cb, data = cb
114305 [TEST] CPU read @0x5cc
114315 [L1] Cache hit: addr = 5cc, data = cc
114315 [TEST] CPU read @0x5cd
114325 [L1] Cache hit: addr = 5cd, data = cd
114325 [TEST] CPU read @0x5ce
114335 [L1] Cache hit: addr = 5ce, data = ce
114335 [TEST] CPU read @0x5cf
114345 [L1] Cache hit: addr = 5cf, data = cf
114345 [TEST] CPU read @0x5d0
114355 [L1] Cache miss: addr = 5d0
114355 [TEST] CPU read @0x5d1
114375 [L2] Cache hit: addr = 5d0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
114385 [L1] Cache Allocate: addr = 5d1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
114385 [L1] Cache hit from L2: addr = 5d1, data = c1
114385 [TEST] CPU read @0x5d2
114395 [L1] Cache hit: addr = 5d2, data = c2
114395 [TEST] CPU read @0x5d3
114405 [L1] Cache hit: addr = 5d3, data = c3
114405 [TEST] CPU read @0x5d4
114415 [L1] Cache hit: addr = 5d4, data = c4
114415 [TEST] CPU read @0x5d5
114425 [L1] Cache hit: addr = 5d5, data = c5
114425 [TEST] CPU read @0x5d6
114435 [L1] Cache hit: addr = 5d6, data = c6
114435 [TEST] CPU read @0x5d7
114445 [L1] Cache hit: addr = 5d7, data = c7
114445 [TEST] CPU read @0x5d8
114455 [L1] Cache hit: addr = 5d8, data = c8
114455 [TEST] CPU read @0x5d9
114465 [L1] Cache hit: addr = 5d9, data = c9
114465 [TEST] CPU read @0x5da
114475 [L1] Cache hit: addr = 5da, data = ca
114475 [TEST] CPU read @0x5db
114485 [L1] Cache hit: addr = 5db, data = cb
114485 [TEST] CPU read @0x5dc
114495 [L1] Cache hit: addr = 5dc, data = cc
114495 [TEST] CPU read @0x5dd
114505 [L1] Cache hit: addr = 5dd, data = cd
114505 [TEST] CPU read @0x5de
114515 [L1] Cache hit: addr = 5de, data = ce
114515 [TEST] CPU read @0x5df
114525 [L1] Cache hit: addr = 5df, data = cf
114525 [TEST] CPU read @0x5e0
114535 [L1] Cache miss: addr = 5e0
114535 [TEST] CPU read @0x5e1
114555 [L2] Cache miss: addr = 5e0
114565 [MEM] Mem hit: addr = 5e0, data = e0
114575 [L2] Cache Allocate: addr = 5e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
114585 [L1] Cache Allocate: addr = 5e1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
114585 [L1] Cache hit from L2: addr = 5e1, data = e1
114585 [TEST] CPU read @0x5e2
114595 [L1] Cache hit: addr = 5e2, data = e2
114595 [TEST] CPU read @0x5e3
114605 [L1] Cache hit: addr = 5e3, data = e3
114605 [TEST] CPU read @0x5e4
114615 [L1] Cache hit: addr = 5e4, data = e4
114615 [TEST] CPU read @0x5e5
114625 [L1] Cache hit: addr = 5e5, data = e5
114625 [TEST] CPU read @0x5e6
114635 [L1] Cache hit: addr = 5e6, data = e6
114635 [TEST] CPU read @0x5e7
114645 [L1] Cache hit: addr = 5e7, data = e7
114645 [TEST] CPU read @0x5e8
114655 [L1] Cache hit: addr = 5e8, data = e8
114655 [TEST] CPU read @0x5e9
114665 [L1] Cache hit: addr = 5e9, data = e9
114665 [TEST] CPU read @0x5ea
114675 [L1] Cache hit: addr = 5ea, data = ea
114675 [TEST] CPU read @0x5eb
114685 [L1] Cache hit: addr = 5eb, data = eb
114685 [TEST] CPU read @0x5ec
114695 [L1] Cache hit: addr = 5ec, data = ec
114695 [TEST] CPU read @0x5ed
114705 [L1] Cache hit: addr = 5ed, data = ed
114705 [TEST] CPU read @0x5ee
114715 [L1] Cache hit: addr = 5ee, data = ee
114715 [TEST] CPU read @0x5ef
114725 [L1] Cache hit: addr = 5ef, data = ef
114725 [TEST] CPU read @0x5f0
114735 [L1] Cache miss: addr = 5f0
114735 [TEST] CPU read @0x5f1
114755 [L2] Cache hit: addr = 5f0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
114765 [L1] Cache Allocate: addr = 5f1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
114765 [L1] Cache hit from L2: addr = 5f1, data = e1
114765 [TEST] CPU read @0x5f2
114775 [L1] Cache hit: addr = 5f2, data = e2
114775 [TEST] CPU read @0x5f3
114785 [L1] Cache hit: addr = 5f3, data = e3
114785 [TEST] CPU read @0x5f4
114795 [L1] Cache hit: addr = 5f4, data = e4
114795 [TEST] CPU read @0x5f5
114805 [L1] Cache hit: addr = 5f5, data = e5
114805 [TEST] CPU read @0x5f6
114815 [L1] Cache hit: addr = 5f6, data = e6
114815 [TEST] CPU read @0x5f7
114825 [L1] Cache hit: addr = 5f7, data = e7
114825 [TEST] CPU read @0x5f8
114835 [L1] Cache hit: addr = 5f8, data = e8
114835 [TEST] CPU read @0x5f9
114845 [L1] Cache hit: addr = 5f9, data = e9
114845 [TEST] CPU read @0x5fa
114855 [L1] Cache hit: addr = 5fa, data = ea
114855 [TEST] CPU read @0x5fb
114865 [L1] Cache hit: addr = 5fb, data = eb
114865 [TEST] CPU read @0x5fc
114875 [L1] Cache hit: addr = 5fc, data = ec
114875 [TEST] CPU read @0x5fd
114885 [L1] Cache hit: addr = 5fd, data = ed
114885 [TEST] CPU read @0x5fe
114895 [L1] Cache hit: addr = 5fe, data = ee
114895 [TEST] CPU read @0x5ff
114905 [L1] Cache hit: addr = 5ff, data = ef
114905 [TEST] CPU read @0x600
114915 [L1] Cache miss: addr = 600
114915 [TEST] CPU read @0x601
114935 [L2] Cache miss: addr = 600
114945 [MEM] Mem hit: addr = 600, data = 00
114955 [L2] Cache Allocate: addr = 600 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
114965 [L1] Cache Allocate: addr = 601 data = 0f0e0d0c0b0a09080706050403020100
114965 [L1] Cache hit from L2: addr = 601, data = 01
114965 [TEST] CPU read @0x602
114975 [L1] Cache hit: addr = 602, data = 02
114975 [TEST] CPU read @0x603
114985 [L1] Cache hit: addr = 603, data = 03
114985 [TEST] CPU read @0x604
114995 [L1] Cache hit: addr = 604, data = 04
114995 [TEST] CPU read @0x605
115005 [L1] Cache hit: addr = 605, data = 05
115005 [TEST] CPU read @0x606
115015 [L1] Cache hit: addr = 606, data = 06
115015 [TEST] CPU read @0x607
115025 [L1] Cache hit: addr = 607, data = 07
115025 [TEST] CPU read @0x608
115035 [L1] Cache hit: addr = 608, data = 08
115035 [TEST] CPU read @0x609
115045 [L1] Cache hit: addr = 609, data = 09
115045 [TEST] CPU read @0x60a
115055 [L1] Cache hit: addr = 60a, data = 0a
115055 [TEST] CPU read @0x60b
115065 [L1] Cache hit: addr = 60b, data = 0b
115065 [TEST] CPU read @0x60c
115075 [L1] Cache hit: addr = 60c, data = 0c
115075 [TEST] CPU read @0x60d
115085 [L1] Cache hit: addr = 60d, data = 0d
115085 [TEST] CPU read @0x60e
115095 [L1] Cache hit: addr = 60e, data = 0e
115095 [TEST] CPU read @0x60f
115105 [L1] Cache hit: addr = 60f, data = 0f
115105 [TEST] CPU read @0x610
115115 [L1] Cache miss: addr = 610
115115 [TEST] CPU read @0x611
115135 [L2] Cache hit: addr = 610, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
115145 [L1] Cache Allocate: addr = 611 data = 0f0e0d0c0b0a09080706050403020100
115145 [L1] Cache hit from L2: addr = 611, data = 01
115145 [TEST] CPU read @0x612
115155 [L1] Cache hit: addr = 612, data = 02
115155 [TEST] CPU read @0x613
115165 [L1] Cache hit: addr = 613, data = 03
115165 [TEST] CPU read @0x614
115175 [L1] Cache hit: addr = 614, data = 04
115175 [TEST] CPU read @0x615
115185 [L1] Cache hit: addr = 615, data = 05
115185 [TEST] CPU read @0x616
115195 [L1] Cache hit: addr = 616, data = 06
115195 [TEST] CPU read @0x617
115205 [L1] Cache hit: addr = 617, data = 07
115205 [TEST] CPU read @0x618
115215 [L1] Cache hit: addr = 618, data = 08
115215 [TEST] CPU read @0x619
115225 [L1] Cache hit: addr = 619, data = 09
115225 [TEST] CPU read @0x61a
115235 [L1] Cache hit: addr = 61a, data = 0a
115235 [TEST] CPU read @0x61b
115245 [L1] Cache hit: addr = 61b, data = 0b
115245 [TEST] CPU read @0x61c
115255 [L1] Cache hit: addr = 61c, data = 0c
115255 [TEST] CPU read @0x61d
115265 [L1] Cache hit: addr = 61d, data = 0d
115265 [TEST] CPU read @0x61e
115275 [L1] Cache hit: addr = 61e, data = 0e
115275 [TEST] CPU read @0x61f
115285 [L1] Cache hit: addr = 61f, data = 0f
115285 [TEST] CPU read @0x620
115295 [L1] Cache miss: addr = 620
115295 [TEST] CPU read @0x621
115315 [L2] Cache miss: addr = 620
115325 [MEM] Mem hit: addr = 620, data = 20
115335 [L2] Cache Allocate: addr = 620 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
115345 [L1] Cache Allocate: addr = 621 data = 2f2e2d2c2b2a29282726252423222120
115345 [L1] Cache hit from L2: addr = 621, data = 21
115345 [TEST] CPU read @0x622
115355 [L1] Cache hit: addr = 622, data = 22
115355 [TEST] CPU read @0x623
115365 [L1] Cache hit: addr = 623, data = 23
115365 [TEST] CPU read @0x624
115375 [L1] Cache hit: addr = 624, data = 24
115375 [TEST] CPU read @0x625
115385 [L1] Cache hit: addr = 625, data = 25
115385 [TEST] CPU read @0x626
115395 [L1] Cache hit: addr = 626, data = 26
115395 [TEST] CPU read @0x627
115405 [L1] Cache hit: addr = 627, data = 27
115405 [TEST] CPU read @0x628
115415 [L1] Cache hit: addr = 628, data = 28
115415 [TEST] CPU read @0x629
115425 [L1] Cache hit: addr = 629, data = 29
115425 [TEST] CPU read @0x62a
115435 [L1] Cache hit: addr = 62a, data = 2a
115435 [TEST] CPU read @0x62b
115445 [L1] Cache hit: addr = 62b, data = 2b
115445 [TEST] CPU read @0x62c
115455 [L1] Cache hit: addr = 62c, data = 2c
115455 [TEST] CPU read @0x62d
115465 [L1] Cache hit: addr = 62d, data = 2d
115465 [TEST] CPU read @0x62e
115475 [L1] Cache hit: addr = 62e, data = 2e
115475 [TEST] CPU read @0x62f
115485 [L1] Cache hit: addr = 62f, data = 2f
115485 [TEST] CPU read @0x630
115495 [L1] Cache miss: addr = 630
115495 [TEST] CPU read @0x631
115515 [L2] Cache hit: addr = 630, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
115525 [L1] Cache Allocate: addr = 631 data = 2f2e2d2c2b2a29282726252423222120
115525 [L1] Cache hit from L2: addr = 631, data = 21
115525 [TEST] CPU read @0x632
115535 [L1] Cache hit: addr = 632, data = 22
115535 [TEST] CPU read @0x633
115545 [L1] Cache hit: addr = 633, data = 23
115545 [TEST] CPU read @0x634
115555 [L1] Cache hit: addr = 634, data = 24
115555 [TEST] CPU read @0x635
115565 [L1] Cache hit: addr = 635, data = 25
115565 [TEST] CPU read @0x636
115575 [L1] Cache hit: addr = 636, data = 26
115575 [TEST] CPU read @0x637
115585 [L1] Cache hit: addr = 637, data = 27
115585 [TEST] CPU read @0x638
115595 [L1] Cache hit: addr = 638, data = 28
115595 [TEST] CPU read @0x639
115605 [L1] Cache hit: addr = 639, data = 29
115605 [TEST] CPU read @0x63a
115615 [L1] Cache hit: addr = 63a, data = 2a
115615 [TEST] CPU read @0x63b
115625 [L1] Cache hit: addr = 63b, data = 2b
115625 [TEST] CPU read @0x63c
115635 [L1] Cache hit: addr = 63c, data = 2c
115635 [TEST] CPU read @0x63d
115645 [L1] Cache hit: addr = 63d, data = 2d
115645 [TEST] CPU read @0x63e
115655 [L1] Cache hit: addr = 63e, data = 2e
115655 [TEST] CPU read @0x63f
115665 [L1] Cache hit: addr = 63f, data = 2f
115665 [TEST] CPU read @0x640
115675 [L1] Cache miss: addr = 640
115675 [TEST] CPU read @0x641
115695 [L2] Cache miss: addr = 640
115705 [MEM] Mem hit: addr = 640, data = 40
115715 [L2] Cache Allocate: addr = 640 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
115725 [L1] Cache Allocate: addr = 641 data = 4f4e4d4c4b4a49484746454443424140
115725 [L1] Cache hit from L2: addr = 641, data = 41
115725 [TEST] CPU read @0x642
115735 [L1] Cache hit: addr = 642, data = 42
115735 [TEST] CPU read @0x643
115745 [L1] Cache hit: addr = 643, data = 43
115745 [TEST] CPU read @0x644
115755 [L1] Cache hit: addr = 644, data = 44
115755 [TEST] CPU read @0x645
115765 [L1] Cache hit: addr = 645, data = 45
115765 [TEST] CPU read @0x646
115775 [L1] Cache hit: addr = 646, data = 46
115775 [TEST] CPU read @0x647
115785 [L1] Cache hit: addr = 647, data = 47
115785 [TEST] CPU read @0x648
115795 [L1] Cache hit: addr = 648, data = 48
115795 [TEST] CPU read @0x649
115805 [L1] Cache hit: addr = 649, data = 49
115805 [TEST] CPU read @0x64a
115815 [L1] Cache hit: addr = 64a, data = 4a
115815 [TEST] CPU read @0x64b
115825 [L1] Cache hit: addr = 64b, data = 4b
115825 [TEST] CPU read @0x64c
115835 [L1] Cache hit: addr = 64c, data = 4c
115835 [TEST] CPU read @0x64d
115845 [L1] Cache hit: addr = 64d, data = 4d
115845 [TEST] CPU read @0x64e
115855 [L1] Cache hit: addr = 64e, data = 4e
115855 [TEST] CPU read @0x64f
115865 [L1] Cache hit: addr = 64f, data = 4f
115865 [TEST] CPU read @0x650
115875 [L1] Cache miss: addr = 650
115875 [TEST] CPU read @0x651
115895 [L2] Cache hit: addr = 650, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
115905 [L1] Cache Allocate: addr = 651 data = 4f4e4d4c4b4a49484746454443424140
115905 [L1] Cache hit from L2: addr = 651, data = 41
115905 [TEST] CPU read @0x652
115915 [L1] Cache hit: addr = 652, data = 42
115915 [TEST] CPU read @0x653
115925 [L1] Cache hit: addr = 653, data = 43
115925 [TEST] CPU read @0x654
115935 [L1] Cache hit: addr = 654, data = 44
115935 [TEST] CPU read @0x655
115945 [L1] Cache hit: addr = 655, data = 45
115945 [TEST] CPU read @0x656
115955 [L1] Cache hit: addr = 656, data = 46
115955 [TEST] CPU read @0x657
115965 [L1] Cache hit: addr = 657, data = 47
115965 [TEST] CPU read @0x658
115975 [L1] Cache hit: addr = 658, data = 48
115975 [TEST] CPU read @0x659
115985 [L1] Cache hit: addr = 659, data = 49
115985 [TEST] CPU read @0x65a
115995 [L1] Cache hit: addr = 65a, data = 4a
115995 [TEST] CPU read @0x65b
116005 [L1] Cache hit: addr = 65b, data = 4b
116005 [TEST] CPU read @0x65c
116015 [L1] Cache hit: addr = 65c, data = 4c
116015 [TEST] CPU read @0x65d
116025 [L1] Cache hit: addr = 65d, data = 4d
116025 [TEST] CPU read @0x65e
116035 [L1] Cache hit: addr = 65e, data = 4e
116035 [TEST] CPU read @0x65f
116045 [L1] Cache hit: addr = 65f, data = 4f
116045 [TEST] CPU read @0x660
116055 [L1] Cache miss: addr = 660
116055 [TEST] CPU read @0x661
116075 [L2] Cache miss: addr = 660
116085 [MEM] Mem hit: addr = 660, data = 60
116095 [L2] Cache Allocate: addr = 660 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
116105 [L1] Cache Allocate: addr = 661 data = 6f6e6d6c6b6a69686766656463626160
116105 [L1] Cache hit from L2: addr = 661, data = 61
116105 [TEST] CPU read @0x662
116115 [L1] Cache hit: addr = 662, data = 62
116115 [TEST] CPU read @0x663
116125 [L1] Cache hit: addr = 663, data = 63
116125 [TEST] CPU read @0x664
116135 [L1] Cache hit: addr = 664, data = 64
116135 [TEST] CPU read @0x665
116145 [L1] Cache hit: addr = 665, data = 65
116145 [TEST] CPU read @0x666
116155 [L1] Cache hit: addr = 666, data = 66
116155 [TEST] CPU read @0x667
116165 [L1] Cache hit: addr = 667, data = 67
116165 [TEST] CPU read @0x668
116175 [L1] Cache hit: addr = 668, data = 68
116175 [TEST] CPU read @0x669
116185 [L1] Cache hit: addr = 669, data = 69
116185 [TEST] CPU read @0x66a
116195 [L1] Cache hit: addr = 66a, data = 6a
116195 [TEST] CPU read @0x66b
116205 [L1] Cache hit: addr = 66b, data = 6b
116205 [TEST] CPU read @0x66c
116215 [L1] Cache hit: addr = 66c, data = 6c
116215 [TEST] CPU read @0x66d
116225 [L1] Cache hit: addr = 66d, data = 6d
116225 [TEST] CPU read @0x66e
116235 [L1] Cache hit: addr = 66e, data = 6e
116235 [TEST] CPU read @0x66f
116245 [L1] Cache hit: addr = 66f, data = 6f
116245 [TEST] CPU read @0x670
116255 [L1] Cache miss: addr = 670
116255 [TEST] CPU read @0x671
116275 [L2] Cache hit: addr = 670, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
116285 [L1] Cache Allocate: addr = 671 data = 6f6e6d6c6b6a69686766656463626160
116285 [L1] Cache hit from L2: addr = 671, data = 61
116285 [TEST] CPU read @0x672
116295 [L1] Cache hit: addr = 672, data = 62
116295 [TEST] CPU read @0x673
116305 [L1] Cache hit: addr = 673, data = 63
116305 [TEST] CPU read @0x674
116315 [L1] Cache hit: addr = 674, data = 64
116315 [TEST] CPU read @0x675
116325 [L1] Cache hit: addr = 675, data = 65
116325 [TEST] CPU read @0x676
116335 [L1] Cache hit: addr = 676, data = 66
116335 [TEST] CPU read @0x677
116345 [L1] Cache hit: addr = 677, data = 67
116345 [TEST] CPU read @0x678
116355 [L1] Cache hit: addr = 678, data = 68
116355 [TEST] CPU read @0x679
116365 [L1] Cache hit: addr = 679, data = 69
116365 [TEST] CPU read @0x67a
116375 [L1] Cache hit: addr = 67a, data = 6a
116375 [TEST] CPU read @0x67b
116385 [L1] Cache hit: addr = 67b, data = 6b
116385 [TEST] CPU read @0x67c
116395 [L1] Cache hit: addr = 67c, data = 6c
116395 [TEST] CPU read @0x67d
116405 [L1] Cache hit: addr = 67d, data = 6d
116405 [TEST] CPU read @0x67e
116415 [L1] Cache hit: addr = 67e, data = 6e
116415 [TEST] CPU read @0x67f
116425 [L1] Cache hit: addr = 67f, data = 6f
116425 [TEST] CPU read @0x680
116435 [L1] Cache miss: addr = 680
116435 [TEST] CPU read @0x681
116455 [L2] Cache miss: addr = 680
116465 [MEM] Mem hit: addr = 680, data = 80
116475 [L2] Cache Allocate: addr = 680 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
116485 [L1] Cache Allocate: addr = 681 data = 8f8e8d8c8b8a89888786858483828180
116485 [L1] Cache hit from L2: addr = 681, data = 81
116485 [TEST] CPU read @0x682
116495 [L1] Cache hit: addr = 682, data = 82
116495 [TEST] CPU read @0x683
116505 [L1] Cache hit: addr = 683, data = 83
116505 [TEST] CPU read @0x684
116515 [L1] Cache hit: addr = 684, data = 84
116515 [TEST] CPU read @0x685
116525 [L1] Cache hit: addr = 685, data = 85
116525 [TEST] CPU read @0x686
116535 [L1] Cache hit: addr = 686, data = 86
116535 [TEST] CPU read @0x687
116545 [L1] Cache hit: addr = 687, data = 87
116545 [TEST] CPU read @0x688
116555 [L1] Cache hit: addr = 688, data = 88
116555 [TEST] CPU read @0x689
116565 [L1] Cache hit: addr = 689, data = 89
116565 [TEST] CPU read @0x68a
116575 [L1] Cache hit: addr = 68a, data = 8a
116575 [TEST] CPU read @0x68b
116585 [L1] Cache hit: addr = 68b, data = 8b
116585 [TEST] CPU read @0x68c
116595 [L1] Cache hit: addr = 68c, data = 8c
116595 [TEST] CPU read @0x68d
116605 [L1] Cache hit: addr = 68d, data = 8d
116605 [TEST] CPU read @0x68e
116615 [L1] Cache hit: addr = 68e, data = 8e
116615 [TEST] CPU read @0x68f
116625 [L1] Cache hit: addr = 68f, data = 8f
116625 [TEST] CPU read @0x690
116635 [L1] Cache miss: addr = 690
116635 [TEST] CPU read @0x691
116655 [L2] Cache hit: addr = 690, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
116665 [L1] Cache Allocate: addr = 691 data = 8f8e8d8c8b8a89888786858483828180
116665 [L1] Cache hit from L2: addr = 691, data = 81
116665 [TEST] CPU read @0x692
116675 [L1] Cache hit: addr = 692, data = 82
116675 [TEST] CPU read @0x693
116685 [L1] Cache hit: addr = 693, data = 83
116685 [TEST] CPU read @0x694
116695 [L1] Cache hit: addr = 694, data = 84
116695 [TEST] CPU read @0x695
116705 [L1] Cache hit: addr = 695, data = 85
116705 [TEST] CPU read @0x696
116715 [L1] Cache hit: addr = 696, data = 86
116715 [TEST] CPU read @0x697
116725 [L1] Cache hit: addr = 697, data = 87
116725 [TEST] CPU read @0x698
116735 [L1] Cache hit: addr = 698, data = 88
116735 [TEST] CPU read @0x699
116745 [L1] Cache hit: addr = 699, data = 89
116745 [TEST] CPU read @0x69a
116755 [L1] Cache hit: addr = 69a, data = 8a
116755 [TEST] CPU read @0x69b
116765 [L1] Cache hit: addr = 69b, data = 8b
116765 [TEST] CPU read @0x69c
116775 [L1] Cache hit: addr = 69c, data = 8c
116775 [TEST] CPU read @0x69d
116785 [L1] Cache hit: addr = 69d, data = 8d
116785 [TEST] CPU read @0x69e
116795 [L1] Cache hit: addr = 69e, data = 8e
116795 [TEST] CPU read @0x69f
116805 [L1] Cache hit: addr = 69f, data = 8f
116805 [TEST] CPU read @0x6a0
116815 [L1] Cache miss: addr = 6a0
116815 [TEST] CPU read @0x6a1
116835 [L2] Cache miss: addr = 6a0
116845 [MEM] Mem hit: addr = 6a0, data = a0
116855 [L2] Cache Allocate: addr = 6a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
116865 [L1] Cache Allocate: addr = 6a1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
116865 [L1] Cache hit from L2: addr = 6a1, data = a1
116865 [TEST] CPU read @0x6a2
116875 [L1] Cache hit: addr = 6a2, data = a2
116875 [TEST] CPU read @0x6a3
116885 [L1] Cache hit: addr = 6a3, data = a3
116885 [TEST] CPU read @0x6a4
116895 [L1] Cache hit: addr = 6a4, data = a4
116895 [TEST] CPU read @0x6a5
116905 [L1] Cache hit: addr = 6a5, data = a5
116905 [TEST] CPU read @0x6a6
116915 [L1] Cache hit: addr = 6a6, data = a6
116915 [TEST] CPU read @0x6a7
116925 [L1] Cache hit: addr = 6a7, data = a7
116925 [TEST] CPU read @0x6a8
116935 [L1] Cache hit: addr = 6a8, data = a8
116935 [TEST] CPU read @0x6a9
116945 [L1] Cache hit: addr = 6a9, data = a9
116945 [TEST] CPU read @0x6aa
116955 [L1] Cache hit: addr = 6aa, data = aa
116955 [TEST] CPU read @0x6ab
116965 [L1] Cache hit: addr = 6ab, data = ab
116965 [TEST] CPU read @0x6ac
116975 [L1] Cache hit: addr = 6ac, data = ac
116975 [TEST] CPU read @0x6ad
116985 [L1] Cache hit: addr = 6ad, data = ad
116985 [TEST] CPU read @0x6ae
116995 [L1] Cache hit: addr = 6ae, data = ae
116995 [TEST] CPU read @0x6af
117005 [L1] Cache hit: addr = 6af, data = af
117005 [TEST] CPU read @0x6b0
117015 [L1] Cache miss: addr = 6b0
117015 [TEST] CPU read @0x6b1
117035 [L2] Cache hit: addr = 6b0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
117045 [L1] Cache Allocate: addr = 6b1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
117045 [L1] Cache hit from L2: addr = 6b1, data = a1
117045 [TEST] CPU read @0x6b2
117055 [L1] Cache hit: addr = 6b2, data = a2
117055 [TEST] CPU read @0x6b3
117065 [L1] Cache hit: addr = 6b3, data = a3
117065 [TEST] CPU read @0x6b4
117075 [L1] Cache hit: addr = 6b4, data = a4
117075 [TEST] CPU read @0x6b5
117085 [L1] Cache hit: addr = 6b5, data = a5
117085 [TEST] CPU read @0x6b6
117095 [L1] Cache hit: addr = 6b6, data = a6
117095 [TEST] CPU read @0x6b7
117105 [L1] Cache hit: addr = 6b7, data = a7
117105 [TEST] CPU read @0x6b8
117115 [L1] Cache hit: addr = 6b8, data = a8
117115 [TEST] CPU read @0x6b9
117125 [L1] Cache hit: addr = 6b9, data = a9
117125 [TEST] CPU read @0x6ba
117135 [L1] Cache hit: addr = 6ba, data = aa
117135 [TEST] CPU read @0x6bb
117145 [L1] Cache hit: addr = 6bb, data = ab
117145 [TEST] CPU read @0x6bc
117155 [L1] Cache hit: addr = 6bc, data = ac
117155 [TEST] CPU read @0x6bd
117165 [L1] Cache hit: addr = 6bd, data = ad
117165 [TEST] CPU read @0x6be
117175 [L1] Cache hit: addr = 6be, data = ae
117175 [TEST] CPU read @0x6bf
117185 [L1] Cache hit: addr = 6bf, data = af
117185 [TEST] CPU read @0x6c0
117195 [L1] Cache miss: addr = 6c0
117195 [TEST] CPU read @0x6c1
117215 [L2] Cache miss: addr = 6c0
117225 [MEM] Mem hit: addr = 6c0, data = c0
117235 [L2] Cache Allocate: addr = 6c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
117245 [L1] Cache Allocate: addr = 6c1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
117245 [L1] Cache hit from L2: addr = 6c1, data = c1
117245 [TEST] CPU read @0x6c2
117255 [L1] Cache hit: addr = 6c2, data = c2
117255 [TEST] CPU read @0x6c3
117265 [L1] Cache hit: addr = 6c3, data = c3
117265 [TEST] CPU read @0x6c4
117275 [L1] Cache hit: addr = 6c4, data = c4
117275 [TEST] CPU read @0x6c5
117285 [L1] Cache hit: addr = 6c5, data = c5
117285 [TEST] CPU read @0x6c6
117295 [L1] Cache hit: addr = 6c6, data = c6
117295 [TEST] CPU read @0x6c7
117305 [L1] Cache hit: addr = 6c7, data = c7
117305 [TEST] CPU read @0x6c8
117315 [L1] Cache hit: addr = 6c8, data = c8
117315 [TEST] CPU read @0x6c9
117325 [L1] Cache hit: addr = 6c9, data = c9
117325 [TEST] CPU read @0x6ca
117335 [L1] Cache hit: addr = 6ca, data = ca
117335 [TEST] CPU read @0x6cb
117345 [L1] Cache hit: addr = 6cb, data = cb
117345 [TEST] CPU read @0x6cc
117355 [L1] Cache hit: addr = 6cc, data = cc
117355 [TEST] CPU read @0x6cd
117365 [L1] Cache hit: addr = 6cd, data = cd
117365 [TEST] CPU read @0x6ce
117375 [L1] Cache hit: addr = 6ce, data = ce
117375 [TEST] CPU read @0x6cf
117385 [L1] Cache hit: addr = 6cf, data = cf
117385 [TEST] CPU read @0x6d0
117395 [L1] Cache miss: addr = 6d0
117395 [TEST] CPU read @0x6d1
117415 [L2] Cache hit: addr = 6d0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
117425 [L1] Cache Allocate: addr = 6d1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
117425 [L1] Cache hit from L2: addr = 6d1, data = c1
117425 [TEST] CPU read @0x6d2
117435 [L1] Cache hit: addr = 6d2, data = c2
117435 [TEST] CPU read @0x6d3
117445 [L1] Cache hit: addr = 6d3, data = c3
117445 [TEST] CPU read @0x6d4
117455 [L1] Cache hit: addr = 6d4, data = c4
117455 [TEST] CPU read @0x6d5
117465 [L1] Cache hit: addr = 6d5, data = c5
117465 [TEST] CPU read @0x6d6
117475 [L1] Cache hit: addr = 6d6, data = c6
117475 [TEST] CPU read @0x6d7
117485 [L1] Cache hit: addr = 6d7, data = c7
117485 [TEST] CPU read @0x6d8
117495 [L1] Cache hit: addr = 6d8, data = c8
117495 [TEST] CPU read @0x6d9
117505 [L1] Cache hit: addr = 6d9, data = c9
117505 [TEST] CPU read @0x6da
117515 [L1] Cache hit: addr = 6da, data = ca
117515 [TEST] CPU read @0x6db
117525 [L1] Cache hit: addr = 6db, data = cb
117525 [TEST] CPU read @0x6dc
117535 [L1] Cache hit: addr = 6dc, data = cc
117535 [TEST] CPU read @0x6dd
117545 [L1] Cache hit: addr = 6dd, data = cd
117545 [TEST] CPU read @0x6de
117555 [L1] Cache hit: addr = 6de, data = ce
117555 [TEST] CPU read @0x6df
117565 [L1] Cache hit: addr = 6df, data = cf
117565 [TEST] CPU read @0x6e0
117575 [L1] Cache miss: addr = 6e0
117575 [TEST] CPU read @0x6e1
117595 [L2] Cache miss: addr = 6e0
117605 [MEM] Mem hit: addr = 6e0, data = e0
117615 [L2] Cache Allocate: addr = 6e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
117625 [L1] Cache Allocate: addr = 6e1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
117625 [L1] Cache hit from L2: addr = 6e1, data = e1
117625 [TEST] CPU read @0x6e2
117635 [L1] Cache hit: addr = 6e2, data = e2
117635 [TEST] CPU read @0x6e3
117645 [L1] Cache hit: addr = 6e3, data = e3
117645 [TEST] CPU read @0x6e4
117655 [L1] Cache hit: addr = 6e4, data = e4
117655 [TEST] CPU read @0x6e5
117665 [L1] Cache hit: addr = 6e5, data = e5
117665 [TEST] CPU read @0x6e6
117675 [L1] Cache hit: addr = 6e6, data = e6
117675 [TEST] CPU read @0x6e7
117685 [L1] Cache hit: addr = 6e7, data = e7
117685 [TEST] CPU read @0x6e8
117695 [L1] Cache hit: addr = 6e8, data = e8
117695 [TEST] CPU read @0x6e9
117705 [L1] Cache hit: addr = 6e9, data = e9
117705 [TEST] CPU read @0x6ea
117715 [L1] Cache hit: addr = 6ea, data = ea
117715 [TEST] CPU read @0x6eb
117725 [L1] Cache hit: addr = 6eb, data = eb
117725 [TEST] CPU read @0x6ec
117735 [L1] Cache hit: addr = 6ec, data = ec
117735 [TEST] CPU read @0x6ed
117745 [L1] Cache hit: addr = 6ed, data = ed
117745 [TEST] CPU read @0x6ee
117755 [L1] Cache hit: addr = 6ee, data = ee
117755 [TEST] CPU read @0x6ef
117765 [L1] Cache hit: addr = 6ef, data = ef
117765 [TEST] CPU read @0x6f0
117775 [L1] Cache miss: addr = 6f0
117775 [TEST] CPU read @0x6f1
117795 [L2] Cache hit: addr = 6f0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
117805 [L1] Cache Allocate: addr = 6f1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
117805 [L1] Cache hit from L2: addr = 6f1, data = e1
117805 [TEST] CPU read @0x6f2
117815 [L1] Cache hit: addr = 6f2, data = e2
117815 [TEST] CPU read @0x6f3
117825 [L1] Cache hit: addr = 6f3, data = e3
117825 [TEST] CPU read @0x6f4
117835 [L1] Cache hit: addr = 6f4, data = e4
117835 [TEST] CPU read @0x6f5
117845 [L1] Cache hit: addr = 6f5, data = e5
117845 [TEST] CPU read @0x6f6
117855 [L1] Cache hit: addr = 6f6, data = e6
117855 [TEST] CPU read @0x6f7
117865 [L1] Cache hit: addr = 6f7, data = e7
117865 [TEST] CPU read @0x6f8
117875 [L1] Cache hit: addr = 6f8, data = e8
117875 [TEST] CPU read @0x6f9
117885 [L1] Cache hit: addr = 6f9, data = e9
117885 [TEST] CPU read @0x6fa
117895 [L1] Cache hit: addr = 6fa, data = ea
117895 [TEST] CPU read @0x6fb
117905 [L1] Cache hit: addr = 6fb, data = eb
117905 [TEST] CPU read @0x6fc
117915 [L1] Cache hit: addr = 6fc, data = ec
117915 [TEST] CPU read @0x6fd
117925 [L1] Cache hit: addr = 6fd, data = ed
117925 [TEST] CPU read @0x6fe
117935 [L1] Cache hit: addr = 6fe, data = ee
117935 [TEST] CPU read @0x6ff
117945 [L1] Cache hit: addr = 6ff, data = ef
117945 [TEST] CPU read @0x700
117955 [L1] Cache miss: addr = 700
117955 [TEST] CPU read @0x701
117975 [L2] Cache miss: addr = 700
117985 [MEM] Mem hit: addr = 700, data = 00
117995 [L2] Cache Allocate: addr = 700 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
118005 [L1] Cache Allocate: addr = 701 data = 0f0e0d0c0b0a09080706050403020100
118005 [L1] Cache hit from L2: addr = 701, data = 01
118005 [TEST] CPU read @0x702
118015 [L1] Cache hit: addr = 702, data = 02
118015 [TEST] CPU read @0x703
118025 [L1] Cache hit: addr = 703, data = 03
118025 [TEST] CPU read @0x704
118035 [L1] Cache hit: addr = 704, data = 04
118035 [TEST] CPU read @0x705
118045 [L1] Cache hit: addr = 705, data = 05
118045 [TEST] CPU read @0x706
118055 [L1] Cache hit: addr = 706, data = 06
118055 [TEST] CPU read @0x707
118065 [L1] Cache hit: addr = 707, data = 07
118065 [TEST] CPU read @0x708
118075 [L1] Cache hit: addr = 708, data = 08
118075 [TEST] CPU read @0x709
118085 [L1] Cache hit: addr = 709, data = 09
118085 [TEST] CPU read @0x70a
118095 [L1] Cache hit: addr = 70a, data = 0a
118095 [TEST] CPU read @0x70b
118105 [L1] Cache hit: addr = 70b, data = 0b
118105 [TEST] CPU read @0x70c
118115 [L1] Cache hit: addr = 70c, data = 0c
118115 [TEST] CPU read @0x70d
118125 [L1] Cache hit: addr = 70d, data = 0d
118125 [TEST] CPU read @0x70e
118135 [L1] Cache hit: addr = 70e, data = 0e
118135 [TEST] CPU read @0x70f
118145 [L1] Cache hit: addr = 70f, data = 0f
tb_random.v:235: $finish called at 118195 (1ns)
