{"vcs1":{"timestamp_begin":1730390581.537490613, "rt":1.55, "ut":0.45, "st":0.30}}
{"vcselab":{"timestamp_begin":1730390583.178117318, "rt":1.18, "ut":0.29, "st":0.20}}
{"link":{"timestamp_begin":1730390584.441918988, "rt":0.35, "ut":0.13, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730390580.851092628}
{"VCS_COMP_START_TIME": 1730390580.851092628}
{"VCS_COMP_END_TIME": 1730390586.374764441}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 331916}}
{"stitch_vcselab": {"peak_mem": 223376}}
