{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1428970269876 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1428970269878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 13 20:11:09 2015 " "Processing started: Mon Apr 13 20:11:09 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1428970269878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1428970269878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115_Default -c DE2_115_Default " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_Default -c DE2_115_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1428970269878 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1428970270165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file V/video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "V/video_sync_generator.v" "" { Text "/home/zach/bears.zachary@gmail.com/Duke/S15/ECE350L/Homework/paint/DE2_115_Default/V/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428970281949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428970281949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file V/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "V/vga_controller.v" "" { Text "/home/zach/bears.zachary@gmail.com/Duke/S15/ECE350L/Homework/paint/DE2_115_Default/V/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428970281950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428970281950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/VGA_Audio_PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file V/VGA_Audio_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "V/VGA_Audio_PLL.v" "" { Text "/home/zach/bears.zachary@gmail.com/Duke/S15/ECE350L/Homework/paint/DE2_115_Default/V/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428970281951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428970281951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/Reset_Delay.v 1 1 " "Found 1 design units, including 1 entities, in source file V/Reset_Delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "V/Reset_Delay.v" "" { Text "/home/zach/bears.zachary@gmail.com/Duke/S15/ECE350L/Homework/paint/DE2_115_Default/V/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428970281952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428970281952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/img_index.v 1 1 " "Found 1 design units, including 1 entities, in source file V/img_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_index " "Found entity 1: img_index" {  } { { "V/img_index.v" "" { Text "/home/zach/bears.zachary@gmail.com/Duke/S15/ECE350L/Homework/paint/DE2_115_Default/V/img_index.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428970281953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428970281953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/img_data.v 1 1 " "Found 1 design units, including 1 entities, in source file V/img_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_data " "Found entity 1: img_data" {  } { { "V/img_data.v" "" { Text "/home/zach/bears.zachary@gmail.com/Duke/S15/ECE350L/Homework/paint/DE2_115_Default/V/img_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428970281954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428970281954 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2_115_Default.v(512) " "Verilog HDL warning at DE2_115_Default.v(512): extended using \"x\" or \"z\"" {  } { { "DE2_115_Default.v" "" { Text "/home/zach/bears.zachary@gmail.com/Duke/S15/ECE350L/Homework/paint/DE2_115_Default/DE2_115_Default.v" 512 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1428970281955 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2_115_Default.v(530) " "Verilog HDL warning at DE2_115_Default.v(530): extended using \"x\" or \"z\"" {  } { { "DE2_115_Default.v" "" { Text "/home/zach/bears.zachary@gmail.com/Duke/S15/ECE350L/Homework/paint/DE2_115_Default/DE2_115_Default.v" 530 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1428970281955 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2_115_Default.v(531) " "Verilog HDL warning at DE2_115_Default.v(531): extended using \"x\" or \"z\"" {  } { { "DE2_115_Default.v" "" { Text "/home/zach/bears.zachary@gmail.com/Duke/S15/ECE350L/Homework/paint/DE2_115_Default/DE2_115_Default.v" 531 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1428970281955 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2_115_Default.v(544) " "Verilog HDL warning at DE2_115_Default.v(544): extended using \"x\" or \"z\"" {  } { { "DE2_115_Default.v" "" { Text "/home/zach/bears.zachary@gmail.com/Duke/S15/ECE350L/Homework/paint/DE2_115_Default/DE2_115_Default.v" 544 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1428970281955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE2_115_Default.v 1 1 " "Found 1 design units, including 1 entities, in source file DE2_115_Default.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_Default " "Found entity 1: DE2_115_Default" {  } { { "DE2_115_Default.v" "" { Text "/home/zach/bears.zachary@gmail.com/Duke/S15/ECE350L/Homework/paint/DE2_115_Default/DE2_115_Default.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428970281955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428970281955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "indexRAM.v 1 1 " "Found 1 design units, including 1 entities, in source file indexRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 indexRAM " "Found entity 1: indexRAM" {  } { { "indexRAM.v" "" { Text "/home/zach/bears.zachary@gmail.com/Duke/S15/ECE350L/Homework/paint/DE2_115_Default/indexRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428970281956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428970281956 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OTG_FSPEED DE2_115_Default.v(534) " "Verilog HDL Implicit Net warning at DE2_115_Default.v(534): created implicit net for \"OTG_FSPEED\"" {  } { { "DE2_115_Default.v" "" { Text "/home/zach/bears.zachary@gmail.com/Duke/S15/ECE350L/Homework/paint/DE2_115_Default/DE2_115_Default.v" 534 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428970281956 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OTG_LSPEED DE2_115_Default.v(535) " "Verilog HDL Implicit Net warning at DE2_115_Default.v(535): created implicit net for \"OTG_LSPEED\"" {  } { { "DE2_115_Default.v" "" { Text "/home/zach/bears.zachary@gmail.com/Duke/S15/ECE350L/Homework/paint/DE2_115_Default/DE2_115_Default.v" 535 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428970281956 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "inptu vga_controller.v(14) " "Verilog HDL error at vga_controller.v(14): object \"inptu\" is not declared" {  } { { "V/vga_controller.v" "" { Text "/home/zach/bears.zachary@gmail.com/Duke/S15/ECE350L/Homework/paint/DE2_115_Default/V/vga_controller.v" 14 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1428970281957 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "ctrl_index_write_enable vga_controller.v(4) " "Verilog HDL Module Declaration error at vga_controller.v(4): port \"ctrl_index_write_enable\" is not declared as port" {  } { { "V/vga_controller.v" "" { Text "/home/zach/bears.zachary@gmail.com/Duke/S15/ECE350L/Homework/paint/DE2_115_Default/V/vga_controller.v" 4 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Quartus II" 0 -1 1428970281957 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "926 " "Peak virtual memory: 926 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1428970282052 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 13 20:11:22 2015 " "Processing ended: Mon Apr 13 20:11:22 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1428970282052 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1428970282052 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1428970282052 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1428970282052 ""}
