<dec f='llvm/llvm/include/llvm/CodeGen/FastISel.h' l='384' type='llvm::Register llvm::FastISel::fastEmitInst_(unsigned int MachineInstOpcode, const llvm::TargetRegisterClass * RC)'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='1979' ll='1986' type='llvm::Register llvm::FastISel::fastEmitInst_(unsigned int MachineInstOpcode, const llvm::TargetRegisterClass * RC)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/FastISel.h' l='382'>/// Emit a MachineInstr with no operands and a result register in the
  /// given register class.</doc>
<use f='llvm/build/lib/Target/AArch64/AArch64GenFastISel.inc' l='112' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel43fastEmit_AArch64ISD_THREAD_POINTER_MVT_i64_EN4llvm3MVTE'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenFastISel.inc' l='38' u='c' c='_ZN12_GLOBAL__N_111PPCFastISel38fastEmit_ISD_READCYCLECOUNTER_MVT_i64_EN4llvm3MVTE'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenFastISel.inc' l='54' u='c' c='_ZN12_GLOBAL__N_111PPCFastISel29fastEmit_PPCISD_MFFS_MVT_f64_EN4llvm3MVTE'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenFastISel.inc' l='71' u='c' c='_ZN12_GLOBAL__N_111PPCFastISel34fastEmit_PPCISD_PPC32_GOT_MVT_i32_EN4llvm3MVTE'/>
<use f='llvm/llvm/lib/Target/X86/X86FastISel.cpp' l='3721' u='c' c='_ZN12_GLOBAL__N_111X86FastISel17X86MaterializeIntEPKN4llvm11ConstantIntENS1_3MVTE'/>
