//! Descriptor-ports → `LaunchPlan` geometry mapping (thrust-3 P2c-fire).
//!
//! A **pure function** from a trace container's descriptor ports (+ the current
//! per-channel values at fire time) to the request's forward geometry: the
//! token family (`embed_tokens`/`positions`/`embed_indptr`/`readout` →
//! `token_ids`/`position_ids`/`qo_indptr`/`sampling_*`) and the port-provided KV
//! family (`pages`/`page_indptr`/`kv_len` → `kv_page_indices`/`kv_page_indptr`/
//! `kv_last_page_lens`). Unit-testable in isolation against the locked
//! bound program contract — no driver decode, no GPU.
//!
//! Every item here is reachable from `pipeline::fire`, `pipeline::instance`,
//! or `inferlet::host::forward` — there is no module-level `dead_code` allow.
//! The two exceptions carry their own annotated `allow` at the field.

use grammar::brle::RunMask;
use tensor_ir::container::{PortSource, TraceContainer};
use tensor_ir::op::Op;
use tensor_ir::registry::{Port, PortMask};
use tensor_ir::types::DType;

#[derive(Clone, Debug, PartialEq, Eq)]
pub struct DecodeEnvelope {
    pub token_count: u32,
    /// Classifier output kept for test observability: `classify_decode_envelope`
    /// derives it, but no production reader consumes it (the wire geometry uses
    /// `token_indptr`).
    #[allow(dead_code)]
    pub lane_count: u32,
    pub token_indptr: Vec<u32>,
    /// Classifier output kept for test observability — see [`Self::lane_count`].
    #[allow(dead_code)]
    pub loop_carried: bool,
    /// `Positions` binds a channel (device-carried) rather than a const —
    /// executing the class demands the positions device port.
    pub device_positions: bool,
}

/// The classifier's own SHAPE derivation, and the only thing that reads it is
/// the classifier's tests.
///
/// **PRODUCTION TAKES THE SPLIT, NOT THE TEMPLATE** (`palo B3`). This is the
/// all-placeholder geometry a driver would want if it resolved the WHOLE
/// envelope from page segments of its own -- the shape
/// `fire::envelope::compose` filled one generation back. No shell in this
/// workspace owns such a segment: the ENGINE allocates this working set's
/// physical pages, so a submission stating none would leave the driver
/// deriving a block formula for a pool it does not allocate from. The fire
/// path folds every port the shadow can and leaves the driver exactly the
/// device-decided ones ([`map_geometry_evaluated_with`]).
///
/// It stays because the classifier's derived CSRs -- the token indptr it
/// accepts from a channel, the sampling rows a const `Readout` names, the
/// per-lane distribution of a multi-lane readout -- are assertions about
/// THIS derivation, and re-deriving them inside the test would be asserting
/// against a copy. Marked `#[cfg(test)]` for the same reason
/// [`classify_decode_envelope`] is: an item nothing in production reaches is
/// an item that says so.
#[cfg(test)]
impl DecodeEnvelope {
    pub fn template(&self, container: &TraceContainer) -> Result<ReqGeometry, GeometryError> {
        let token_count = self.token_count;
        let qo_indptr = match const_port(container, Port::EmbedIndptr) {
            Some(bytes) => as_u32(Port::EmbedIndptr, bytes)?,
            None => self.token_indptr.clone(),
        };
        let position_ids = match const_port(container, Port::Positions) {
            Some(bytes) => as_u32(Port::Positions, bytes)?,
            None => vec![0; token_count as usize],
        };
        let mut readout_defaulted = false;
        let readout = match const_port(container, Port::Readout) {
            Some(bytes) => as_u32(Port::Readout, bytes)?,
            None => {
                readout_defaulted = true;
                qo_indptr
                    .windows(2)
                    .map(|lane| lane[1].saturating_sub(1))
                    .collect()
            }
        };
        let mut sampling_indices = Vec::with_capacity(readout.len());
        let mut sampling_indptr = Vec::with_capacity(qo_indptr.len());
        sampling_indptr.push(0);
        for lane in qo_indptr.windows(2) {
            for &index in &readout {
                if index >= lane[0] && index < lane[1] {
                    sampling_indices.push(index - lane[0]);
                }
            }
            sampling_indptr.push(sampling_indices.len() as u32);
        }
        if sampling_indices.len() != readout.len() {
            return Err(GeometryError::BadCsr {
                port: Port::Readout,
            });
        }
        Ok(ReqGeometry {
            token_ids: vec![0; token_count as usize],
            position_ids,
            qo_indptr,
            sampling_indptr,
            sampling_indices,
            readout_defaulted,
            ..ReqGeometry::default()
        })
    }
}

/// Pure shape classification of the decode-envelope family. Capability is
/// the CALLER's decision: a shape match on a driver without the device
/// geometry ports falls back to host-evaluated (serialized) execution
/// rather than erroring — derivability decides class, the driver's port
/// mask only decides where the class executes.
///
/// Test-only: production takes the diagnostic form
/// ([`classify_decode_envelope_why`], called from `host/forward.rs`) because it
/// reports the declining rule. This is the "don't care why" half of the pair,
/// and only the tests below want it. Pure shape work over a `TraceContainer`,
/// so those tests need no GPU and run on every host.
#[cfg(test)]
pub fn classify_decode_envelope(
    container: &TraceContainer,
) -> Result<Option<DecodeEnvelope>, String> {
    classify_decode_envelope_why(container, &mut String::new())
}

/// `classify_decode_envelope`, plus the RULE that declined.
///
/// A shape decline is `Ok(None)` and a caller cannot tell one from another,
/// so a container that just misses the class looks exactly like one that was
/// never a candidate — and the fire then dies much later, on the first value
/// the host cannot derive, naming a port rather than the rule. Every decline
/// below writes `why`; the production caller logs it.
pub fn classify_decode_envelope_why(
    container: &TraceContainer,
    why: &mut String,
) -> Result<Option<DecodeEnvelope>, String> {
    let mut decline = |reason: String| -> Result<Option<DecodeEnvelope>, String> {
        *why = reason;
        Ok(None)
    };
    if !container.externs.is_empty() {
        return decline(format!(
            "the trace has {} extern(s); the class is closed traces only",
            container.externs.len()
        ));
    }
    let channel_for = |port| {
        container
            .ports
            .iter()
            .find_map(|binding| (binding.port == port).then_some(&binding.source))
    };
    let channel_index = |port| match channel_for(port) {
        Some(PortSource::Channel(channel)) => Some(*channel as usize),
        _ => None,
    };
    let Some(token_channel) = channel_index(Port::EmbedTokens) else {
        return decline("EmbedTokens is not bound to a channel".to_string());
    };
    let Some(kv_len_channel) = channel_index(Port::KvLen) else {
        return decline("KvLen is not bound to a channel".to_string());
    };
    let puts_channel = |channel: usize| {
        container.stages.iter().any(|stage| {
            stage
                .ops
                .iter()
                .any(|op| matches!(op, Op::ChanPut { chan, .. } if *chan as usize == channel))
        })
    };
    let loop_carried = puts_channel(token_channel);
    let token = container
        .channels
        .get(token_channel)
        .ok_or_else(|| "decode envelope token channel is out of range".to_string())?;
    let kv_len = container
        .channels
        .get(kv_len_channel)
        .ok_or_else(|| "decode envelope KV-length channel is out of range".to_string())?;
    if (!token.seeded && !loop_carried) || !puts_channel(kv_len_channel) {
        return decline(format!(
            "the token channel must be seeded or loop-carried and the KV-length \
             channel must be put by a stage (token seeded={}, token loop-carried={}, \
             kv-len put={})",
            token.seeded,
            loop_carried,
            puts_channel(kv_len_channel)
        ));
    }
    for port in [
        Port::Positions,
        Port::Pages,
        Port::PageIndptr,
        Port::WSlot,
        Port::WOff,
    ] {
        if channel_for(port).is_none() {
            return decline(format!("{port:?} has no port binding at all"));
        }
    }
    let token_dims = token.shape.dims();
    if token_dims.len() != 1
        || token_dims[0] == 0
        || !matches!(
            token.dtype,
            tensor_ir::container::ChanDType::Concrete(DType::I32)
                | tensor_ir::container::ChanDType::Concrete(DType::U32)
        )
    {
        return Err("decode envelope tokens must be a non-empty i32/u32 vector".to_string());
    }
    let token_count = token_dims[0];
    let qo_indptr = match channel_for(Port::EmbedIndptr) {
        None => vec![0, token_count],
        Some(PortSource::Const { dtype, shape, data })
            if *dtype == DType::U32 && shape.dims().len() == 1 =>
        {
            if data.len() % 4 != 0 {
                return Err("decode envelope EmbedIndptr has a partial u32".to_string());
            }
            data.chunks_exact(4)
                .map(|bytes| u32::from_le_bytes(bytes.try_into().unwrap()))
                .collect()
        }
        Some(PortSource::Channel(channel)) => {
            let declaration = container
                .channels
                .get(*channel as usize)
                .ok_or_else(|| "decode envelope EmbedIndptr channel is out of range".to_string())?;
            if declaration.shape.dims() != [token_count + 1]
                || !matches!(
                    declaration.dtype,
                    tensor_ir::container::ChanDType::Concrete(DType::U32)
                )
            {
                return Err(format!(
                    "decode envelope EmbedIndptr channel must be a [{}] u32 vector",
                    token_count + 1
                ));
            }
            (0..=token_count).collect()
        }
        Some(_) => {
            return Err("decode envelope EmbedIndptr must be a u32 vector".to_string());
        }
    };
    if qo_indptr.len() < 2
        || qo_indptr[0] != 0
        || qo_indptr.last().copied() != Some(token_count)
        || qo_indptr.windows(2).any(|pair| pair[1] != pair[0] + 1)
    {
        return Err("decode envelope EmbedIndptr must declare one token per lane".to_string());
    }
    let lane_count = (qo_indptr.len() - 1) as u32;
    if kv_len.shape.dims() != [lane_count]
        || !matches!(
            kv_len.dtype,
            tensor_ir::container::ChanDType::Concrete(DType::U32)
        )
    {
        return Err(format!(
            "decode envelope KV length must be a [{lane_count}] u32 vector"
        ));
    }

    let mut device_positions = false;
    for binding in &container.ports {
        match (&binding.port, &binding.source) {
            (Port::EmbedTokens | Port::KvLen, PortSource::Channel(_)) => {}
            (Port::EmbedIndptr, PortSource::Const { dtype, shape, data })
                if *dtype == DType::U32
                    && shape.dims() == [lane_count + 1]
                    && data.len() == (lane_count as usize + 1) * 4 => {}
            (Port::EmbedIndptr, PortSource::Channel(channel)) => {
                let declaration = container.channels.get(*channel as usize).ok_or_else(|| {
                    "decode envelope EmbedIndptr channel is out of range".to_string()
                })?;
                if declaration.shape.dims() != [lane_count + 1]
                    || !matches!(
                        declaration.dtype,
                        tensor_ir::container::ChanDType::Concrete(DType::U32)
                    )
                {
                    return Err("device EmbedIndptr must be a [lanes+1] u32 vector".to_string());
                }
            }
            (Port::Positions, PortSource::Const { dtype, shape, .. })
                if *dtype == DType::U32 && shape.dims() == [token_count] => {}
            (Port::Readout, PortSource::Const { dtype, shape, data })
                if *dtype == DType::U32
                    && shape.dims().len() == 1
                    && data.len() == shape.dims()[0] as usize * 4
                    && data.chunks_exact(4).all(|bytes| {
                        u32::from_le_bytes(bytes.try_into().unwrap()) < token_count
                    }) => {}
            (Port::Readout, PortSource::Channel(channel)) => {
                let declaration = container
                    .channels
                    .get(*channel as usize)
                    .ok_or_else(|| "decode envelope Readout channel is out of range".to_string())?;
                if declaration.shape.dims().len() != 1
                    || !matches!(
                        declaration.dtype,
                        tensor_ir::container::ChanDType::Concrete(DType::U32)
                    )
                {
                    return Err("device Readout must be a u32 vector".to_string());
                }
            }
            (Port::PageIndptr, PortSource::Const { dtype, shape, data })
                if *dtype == DType::U32
                    && shape.dims() == [lane_count + 1]
                    && data.len() == (lane_count as usize + 1) * 4 => {}
            (Port::Positions, PortSource::Channel(channel)) => {
                device_positions = true;
                let declaration = container.channels.get(*channel as usize).ok_or_else(|| {
                    "decode envelope position channel is out of range".to_string()
                })?;
                if declaration.shape.dims() != [token_count]
                    || !matches!(
                        declaration.dtype,
                        tensor_ir::container::ChanDType::Concrete(DType::U32)
                    )
                {
                    return Err(format!(
                        "device-carried positions must be a [{token_count}] u32 vector"
                    ));
                }
            }
            (Port::Pages, PortSource::Channel(channel)) => {
                let declaration = container
                    .channels
                    .get(*channel as usize)
                    .ok_or_else(|| "decode envelope pages channel is out of range".to_string())?;
                let dims = declaration.shape.dims();
                let valid_shape = match dims {
                    [flat] => *flat > 0,
                    [lanes, stride] => *lanes == lane_count && *stride > 0,
                    _ => false,
                };
                if !valid_shape
                    || !matches!(
                        declaration.dtype,
                        tensor_ir::container::ChanDType::Concrete(DType::U32)
                    )
                {
                    return Err(
                        "device pages must be a non-empty flat or [lanes,pages] u32 pool"
                            .to_string(),
                    );
                }
            }
            (Port::PageIndptr, PortSource::Channel(channel)) => {
                let declaration = container.channels.get(*channel as usize).ok_or_else(|| {
                    "decode envelope page-indptr channel is out of range".to_string()
                })?;
                if declaration.shape.dims() != [lane_count + 1]
                    || !matches!(
                        declaration.dtype,
                        tensor_ir::container::ChanDType::Concrete(DType::U32)
                    )
                {
                    return Err("device PageIndptr must be a [lanes+1] u32 vector".to_string());
                }
            }
            (Port::WSlot | Port::WOff, PortSource::Channel(channel)) => {
                let declaration = container
                    .channels
                    .get(*channel as usize)
                    .ok_or_else(|| "decode envelope write channel is out of range".to_string())?;
                if declaration.shape.dims() != [token_count]
                    || !matches!(
                        declaration.dtype,
                        tensor_ir::container::ChanDType::Concrete(DType::U32)
                    )
                {
                    return Err("device WSlot/WOff must be a [tokens] u32 vector".to_string());
                }
            }
            (Port::AttnMask, PortSource::Channel(channel)) => {
                // NOT this class. `detect_pooled_device_geometry`'s doc is the
                // ruling: a decode loop carrying a dense device mask has its
                // ONLY executable home in the pool-owned device-geometry
                // class, because the envelope composes batched lanes and has
                // no per-lane mask state — on any backend, not just this one.
                //
                // Claiming it here and demanding an ATTN_MASK capability bit
                // asked drivers to advertise a thing none of them can do, and
                // the pooled route is guarded on `decode_envelope.is_none()`,
                // so a driver that DID advertise won the wrong class and its
                // envelope verifier rejected the bind. Decline instead, and
                // the trace falls to the class written for it.
                let declaration = container
                    .channels
                    .get(*channel as usize)
                    .ok_or_else(|| "decode envelope mask channel is out of range".to_string())?;
                if !matches!(
                    declaration.dtype,
                    tensor_ir::container::ChanDType::Concrete(DType::Bool)
                ) {
                    return Err("device attention mask must be a bool channel".to_string());
                }
                return decline(
                    "a channel-bound dense AttnMask belongs to the pool-owned \
                     device-geometry class; the envelope compose carries no \
                     per-lane mask state"
                        .to_string(),
                );
            }
            (Port::AttnMask, _) => {
                // A host-known (const) mask is wire territory: the host
                // evaluator synthesizes per-row wire masks for it.
                return Ok(None);
            }
            _ => {
                return Err(format!(
                    "decode envelope cannot resolve {:?} from this source",
                    binding.port
                ));
            }
        }
    }
    Ok(Some(DecodeEnvelope {
        token_count,
        lane_count,
        token_indptr: qo_indptr,
        loop_carried,
        device_positions,
    }))
}

/// The device geometry ports executing `envelope` as the DecodeEnvelope
/// class demands of a driver.
pub fn envelope_required_ports(envelope: &DecodeEnvelope) -> PortMask {
    // THE PORTS WENT HOME (palo design §7, decision 19). These were
    // `PIE_DEVICE_PORT_*`, thirteen bits in a private `driver-api` numbering
    // that disagreed with the registry's own and had nothing checking the
    // two agreed. They are `tensor_ir::registry::Port` now, and the mask is
    // the registry's.
    let mut required = PortMask::of(&[Port::EmbedTokens, Port::KvLen]);
    if envelope.device_positions {
        required = required.with(Port::Positions);
    }
    // No `PIE_DEVICE_PORT_ATTN_MASK` clause: the classifier declines a
    // channel-bound mask outright, so no envelope reaches here carrying one.
    // Demanding the bit asked every backend to advertise per-lane mask state
    // in the envelope compose, which none has — and the one that advertised
    // it thereby won this class away from the pooled device-geometry class
    // that can actually execute the mask.
    required
}

#[cfg(test)]
fn const_port(container: &TraceContainer, port: Port) -> Option<&[u8]> {
    container.ports.iter().find_map(|binding| {
        if binding.port != port {
            return None;
        }
        match &binding.source {
            PortSource::Const { data, .. } => Some(data.as_slice()),
            PortSource::Channel(_) => None,
        }
    })
}

/// The forward geometry a PTIR pass contributes to a `LaunchPlan`.
#[derive(Clone, Debug, Default, PartialEq, Eq)]
pub struct ReqGeometry {
    /// Input token ids (from `embed_tokens`).
    pub token_ids: Vec<u32>,
    /// RoPE positions from the required `positions` channel.
    pub position_ids: Vec<u32>,
    /// Per-lane token CSR from the required `embed_indptr` channel.
    pub qo_indptr: Vec<u32>,
    /// KV page slot ids from the required `pages` channel.
    pub kv_page_indices: Vec<u32>,
    /// Per-lane page CSR from the required `page_indptr` channel.
    pub kv_page_indptr: Vec<u32>,
    /// Each lane's readable KV extent AFTER this fire's append — the
    /// `kv_len` port, verbatim.
    ///
    /// Was `kv_last_page_lens`, which is this number modulo the page size and
    /// was derived here only because the wire form asked for it. The
    /// contract's [`KvDelta::held`](driver_api::KvDelta) is the extent BEFORE
    /// the append, which is this minus the lane's rows — so keeping the
    /// undivided number is what lets the lowering state `held` without
    /// knowing a page size.
    pub kv_len: Vec<u32>,
    /// Read-out positions (from `readout`, else the last token of each lane).
    pub sampling_indices: Vec<u32>,
    /// Per-lane read-out CSR.
    pub sampling_indptr: Vec<u32>,
    /// True when `readout` was ABSENT and the last row of each lane was
    /// synthesized as a convenience default.
    ///
    /// A fold fire samples nothing — the linear layers return before the output
    /// projection — so this default silently made every fold fire invalid, and
    /// a guest had no way to say "sample no rows" (omitting the binding means
    /// "the last row", and an empty channel has no expressible shape).
    /// `rs_plan_for`'s callers drop the synthesized rows for a folding fire;
    /// an EXPLICIT readout is left alone so the driver still refuses it loudly.
    pub readout_defaulted: bool,
}

/// A geometry-mapping failure.
#[derive(Clone, Debug, PartialEq, Eq)]
pub enum GeometryError {
    /// A port bound to a channel had no value at fire time (unfilled cell).
    MissingChannelValue { port: Port, channel: u32 },
    /// A port's byte payload isn't a whole number of `u32`s.
    BadPayload { port: Port, bytes: usize },
    /// A trace-constant CSR does not partition its declared rows.
    BadCsr { port: Port },
    /// No `embed_tokens` port — every pass embeds tokens (§5.1).
    NoEmbed,
}

impl ReqGeometry {
    /// This geometry as the lanes a fire submits.
    ///
    /// **THE CSRs BECOME LANES HERE, AND THIS IS THE WHOLE OF IT.** Six
    /// parallel arms — `token_ids`/`qo_indptr`, `kv_page_indices`/
    /// `kv_page_indptr`, `sampling_indices`/`sampling_indptr` — were the
    /// engine flattening its per-lane state so a driver could walk it back
    /// into per-lane form (`driver_api::fire`'s header). The contract's
    /// [`Lane`] IS the per-lane form, so the flattening ends at this
    /// function and there is nothing on the far side to undo it.
    ///
    /// A lane that names no page keeps an empty page list, which is the
    /// contract's way of saying the SHELL owns this slot's page table.
    #[must_use]
    pub fn lanes(&self) -> Vec<crate::driver::Lane> {
        let cut = |values: &[u32], indptr: &[u32], lane: usize| -> Vec<u32> {
            let (Some(&start), Some(&end)) = (indptr.get(lane), indptr.get(lane + 1)) else {
                return Vec::new();
            };
            values
                .get(start as usize..end as usize)
                .unwrap_or_default()
                .to_vec()
        };
        let count = self.qo_indptr.len().saturating_sub(1);
        (0..count)
            .map(|lane| {
                let tokens = cut(&self.token_ids, &self.qo_indptr, lane);
                let positions = cut(&self.position_ids, &self.qo_indptr, lane);
                let pages = cut(&self.kv_page_indices, &self.kv_page_indptr, lane);
                let rows = u32::try_from(tokens.len()).unwrap_or(u32::MAX);
                // The extent the port states is AFTER the append; `held` is
                // before it. A lane that states less than it writes is a
                // geometry the port got wrong, and saturating leaves it at
                // zero rather than wrapping to four billion.
                let held = self
                    .kv_len
                    .get(lane)
                    .copied()
                    .unwrap_or(rows)
                    .saturating_sub(rows);
                let readout = cut(&self.sampling_indices, &self.sampling_indptr, lane);
                crate::driver::Lane {
                    // The engine keeps the page table, so a lane's SLOT is
                    // its working set — see `crate::driver::fire`. A PTIR
                    // fire's geometry ports carry no slot of their own, and
                    // the caller stamps it.
                    slot: 0,
                    // `Lane::word` is stamped by
                    // `crate::pipeline::fire::stamp_lane_words`, not here.
                    // The word is the per-lane fact bits the model's own
                    // `Classify::of(&Request)` produces, and one of those
                    // facts is whether the lane carries a custom mask — which
                    // a lane does not have until `FireAttnMask::apply_to` has
                    // cut the fire's mask onto it, further down the path.
                    // A word stated here would be stated before its inputs
                    // are. Zero is the all-false word and it does not survive
                    // this request's submission.
                    word: 0,
                    tokens,
                    // Empty means the natural run `held .. held + rows`,
                    // which is what the port states in every case but the
                    // ones that are the point of stating it.
                    positions: if positions
                        .iter()
                        .enumerate()
                        .all(|(at, &position)| position == held + at as u32)
                    {
                        Vec::new()
                    } else {
                        positions
                    },
                    kv: crate::driver::KvDelta {
                        held,
                        pages,
                        translation: Vec::new(),
                    },
                    mask: None,
                    adapter: None,
                    // **THE TWO EXPORT AXES ARE OFF HERE, AND THAT IS THE
                    // ADAPTER'S POSITION RESTATED** (palo C3b/C4b). The
                    // contract carries the intents, the CUDA shell honours
                    // them end to end, and `stamp_lane_words` reads them into
                    // the lane's word — so any caller that sets them gets the
                    // axis. What no path in this crate sets them FROM is a
                    // per-request ask, because a request has nowhere to state
                    // one: the PTIR port vocabulary this fire path is
                    // assembled from names no draft port and no capture port,
                    // and adding them is the client-facing half this wave
                    // deliberately did not build (`crate::driver`'s
                    // `register_adapter` note argues the same boundary for
                    // the same reason).
                    drafts: false,
                    captures_scores: false,
                    readout: match readout.as_slice() {
                        [] => crate::driver::Readout::None,
                        [only] if *only + 1 == rows => crate::driver::Readout::Last,
                        rows => crate::driver::Readout::Rows(rows.to_vec()),
                    },
                }
            })
            .collect()
    }

    /// Write this geometry into a request's lanes, leaving everything else
    /// (the recurrent half, the mask, the tickets) intact.
    pub fn apply_to(&self, req: &mut crate::driver::FireRequest) {
        req.lanes = self.lanes();
    }
}

/// Per-fire lowering of the optional attention-mask descriptor.
///
/// A channel-backed mask is not intrinsically device-resident: a seed or
/// host-staged value is available through the host shadow on this fire, while a
/// value written from a device-only epilogue becomes unknown on a later fire.
/// Keep that distinction per fire so host-known masks use the ordinary wire
/// BRLE path and only genuinely device-derived values select dense device
/// lowering.
#[derive(Clone, Debug, PartialEq, Eq)]
pub(crate) enum FireAttnMask {
    Omitted,
    Host {
        masks: Vec<crate::driver::Mask>,
        mask_indptr: Vec<u32>,
    },
    Device,
}

impl FireAttnMask {
    /// Cut this fire's mask onto its lanes.
    ///
    /// # Errors
    ///
    /// A lane whose mask CSR spans more than one query row. `Lane::mask` is
    /// ONE mask over the lane's readable extent and the driver re-applies the
    /// causal bound per row from it ([`driver_cuda::mask`]'s expansion), so a
    /// mask of the ordinary shape — a restriction of the extent, intersected
    /// with causality — round-trips exactly. What does not is a genuinely
    /// two-dimensional mask whose rows are not nested: no per-lane mask can
    /// carry it, and the row this used to pick silently was row ZERO, which
    /// is every later row truncated to the first one's causal bound. Refused
    /// by name instead (`palo B-mask`: the shape, not the axis).
    pub(crate) fn apply_to(
        self,
        request: &mut crate::driver::FireRequest,
    ) -> Result<(), String> {
        match self {
            FireAttnMask::Omitted => {}
            FireAttnMask::Host { masks, mask_indptr } => {
                // ONE MASK PER LANE, ON THE LANE. The wire form carried a
                // flat `masks` vector and a `mask_indptr` cutting it per lane,
                // and a driver's first act was to cut it back. A lane holds
                // its own (`Lane::mask`), so a mask row that belongs to no
                // lane cannot be submitted.
                for (lane, request_lane) in request.lanes.iter_mut().enumerate() {
                    let (Some(&start), Some(&end)) =
                        (mask_indptr.get(lane), mask_indptr.get(lane + 1))
                    else {
                        continue;
                    };
                    if end > start + 1 {
                        return Err(format!(
                            "lane {lane}'s attention mask spans {} query rows and a \
                             lane carries one mask over its readable extent; a \
                             multi-query mask whose rows are not one restriction \
                             under the causal bound has no per-lane form",
                            end - start
                        ));
                    }
                    request_lane.mask = masks.get(start as usize).cloned().filter(|_| end > start);
                }
                request.has_user_mask = true;
                // A decode-shaped custom mask still needs the mask-aware
                // prefill attention path.
                request.single_token_mode = false;
                // The pass-level `dense_device_mask` stamp records the
                // PROGRAM's channel binding; this FIRE's mask resolved on
                // the host into wire BRLE rows, which the batcher's
                // wire-mask rules co-batch (one mask row per request,
                // synthesized causal for unmasked peers). Only a mask that
                // stays device-resident needs the dense-device solo.
                request.dense_device_mask = false;
            }
            FireAttnMask::Device => {
                request.has_user_mask = true;
            }
        }
        Ok(())
    }
}

/// Lower an already-evaluated `AttnMask` port into one BRLE row per query.
pub(crate) fn lower_attn_mask_evaluated(
    container: &TraceContainer,
    qo_indptr: &[u32],
    evaluated: &[(Port, Result<tensor_compiler::eval::interp::Value, String>)],
) -> Result<FireAttnMask, String> {
    let Some(binding) = container
        .ports
        .iter()
        .find(|binding| binding.port == Port::AttnMask)
    else {
        return Ok(FireAttnMask::Omitted);
    };
    let value = evaluated
        .iter()
        .find_map(|(port, value)| (*port == Port::AttnMask).then_some(value))
        .ok_or_else(|| "attention-mask port was not evaluated".to_string())?;
    let value = match value {
        Ok(value) => value,
        Err(_) if matches!(binding.source, PortSource::Channel(_)) => {
            return Ok(FireAttnMask::Device);
        }
        Err(error) => {
            return Err(format!(
                "attention-mask constant could not be evaluated: {error}"
            ));
        }
    };
    let tensor_compiler::eval::interp::Value::Bool(dense) = value else {
        return Err(format!(
            "attention-mask evaluated as {:?}, expected bool",
            value.dtype()
        ));
    };
    if qo_indptr.len() < 2
        || qo_indptr.first().copied() != Some(0)
        || qo_indptr.windows(2).any(|pair| pair[1] < pair[0])
    {
        return Err("attention-mask query CSR is malformed".to_string());
    }
    let query_rows = qo_indptr.last().copied().unwrap_or_default() as usize;
    if query_rows == 0 {
        return Err("attention-mask requires at least one query row".to_string());
    }
    if dense.len() % query_rows != 0 {
        return Err(format!(
            "attention-mask has {} cells for {query_rows} query rows",
            dense.len()
        ));
    }
    let stride = dense.len() / query_rows;
    if stride == 0 {
        return Err("attention-mask key stride is empty".to_string());
    }
    let masks = dense
        .chunks_exact(stride)
        .map(|row| {
            let mask = RunMask::from_slice(row);
            crate::driver::Mask::new(mask.buffer, mask.total_size)
        })
        .collect();
    Ok(FireAttnMask::Host {
        masks,
        mask_indptr: qo_indptr.to_vec(),
    })
}

/// Evaluate and lower the mask against this fire's host-shadow value oracle.
pub(crate) fn evaluate_attn_mask(
    bound: &tensor_ir::validate::BoundTrace,
    known: &mut dyn FnMut(u32) -> Option<tensor_compiler::eval::interp::Value>,
    qo_indptr: &[u32],
) -> Result<FireAttnMask, String> {
    if !bound
        .container
        .ports
        .iter()
        .any(|binding| binding.port == Port::AttnMask)
    {
        return Ok(FireAttnMask::Omitted);
    }
    let evaluated = tensor_compiler::eval::pareval::eval_descriptor_ports(bound, known)
        .map_err(|blocker| format!("attention-mask evaluation failed: {blocker}"))?
        .into_iter()
        .map(|(port, value)| (port, value.map_err(|blocker| blocker.to_string())))
        .collect::<Vec<_>>();
    lower_attn_mask_evaluated(&bound.container, qo_indptr, &evaluated)
}

/// Per-channel values at fire time: `values[i]` is channel `i`'s current cell
/// bytes (little-endian, per its dtype), or `None` if unfilled.
pub type ChannelValues<'a> = &'a [Option<Vec<u8>>];

/// Per-port evaluation outcomes, recorded alongside a mapped geometry: for each
/// port that was consulted, the value it evaluated to or the reason it declined.
pub type PortEvaluations = Vec<(Port, Result<tensor_compiler::eval::interp::Value, String>)>;

/// An evaluated-geometry failure.
#[derive(Clone, Debug, PartialEq, Eq)]
pub enum EvaluatedGeometryError {
    /// A required port's value chain passes through device-only state.
    NotDerivable { port: Port, blocker: String },
    /// A derived value violates the wire contract (a real bug, loud).
    BadValue { port: Port, reason: String },
}

impl std::fmt::Display for EvaluatedGeometryError {
    fn fmt(&self, f: &mut std::fmt::Formatter<'_>) -> std::fmt::Result {
        match self {
            EvaluatedGeometryError::NotDerivable { port, blocker } => {
                write!(f, "{port:?} is not host-derivable: {blocker}")
            }
            EvaluatedGeometryError::BadValue { port, reason } => {
                write!(f, "{port:?} evaluated to an invalid value: {reason}")
            }
        }
    }
}

/// The declared dims of the channel or const a port binds.
fn port_dims(container: &TraceContainer, port: Port) -> Option<Vec<u32>> {
    let binding = container.ports.iter().find(|b| b.port == port)?;
    match &binding.source {
        PortSource::Const { shape, .. } => Some(shape.dims().to_vec()),
        PortSource::Channel(chan) => Some(
            container
                .channels
                .get(*chan as usize)?
                .shape
                .dims()
                .to_vec(),
        ),
    }
}

/// Map a pass's descriptor ports to forward geometry by **evaluating** the
/// geometry prologue over host-known channel values (`tensor_compiler::eval::pareval`) —
/// the general form of `map_geometry`, which reads only directly-present
/// values and is its degenerate case. Returns the geometry plus every port's
/// evaluated value (the canonical-KV gate verifies evidence against these).
///
/// A rank-2 `Pages` envelope (`[lanes, P]`, the SDK lowering) is compacted to
/// the wire CSR by each lane's live page count from `PageIndptr`, mirroring
/// the driver's descriptor resolution; rank-1 pages pass through flat.
/// Which ports the DRIVER will resolve, left unfolded instead of refused.
///
/// **THE CLASS IS A SPLIT, NOT A SWITCH** (`palo B3`). A decode-envelope pass
/// differs from a host-class one in exactly one value: the sampled token,
/// which the shadow commits UNKNOWN because the device decided it. Everything
/// else its epilogue carries — the position, the readable extent, the write
/// slot and offset, the page CSR — is pure arithmetic over the KV length, and
/// the shadow folds every bit of it. Refusing the whole geometry because one
/// port is device-decided would throw away the page table the engine owns and
/// the driver cannot know, which is what
/// an all-placeholder geometry would do; a driver that
/// resolved the WHOLE envelope (its own page segments, the rewrite's
/// `fire::envelope::compose`) wants that, and one that resolves only the
/// device-decided values wants this.
///
/// So `device_resolved` names the ports whose blocker is not an error here:
/// each is left as a placeholder of the right LENGTH, because the length is
/// the token CSR's and the CSR is derivable in every trace this class admits.
/// A port outside the set is refused exactly as before — the loud failure on
/// the first value nobody can know is the whole reason this path is honest.
///
/// # Errors
///
/// [`EvaluatedGeometryError`], minus the ports in `device_resolved`.
pub fn map_geometry_evaluated_with(
    bound: &tensor_ir::validate::BoundTrace,
    known: &mut dyn FnMut(u32) -> Option<tensor_compiler::eval::interp::Value>,
    device_resolved: PortMask,
) -> Result<(ReqGeometry, PortEvaluations), EvaluatedGeometryError> {
    use tensor_compiler::eval::interp::Value;

    let container = &bound.container;
    let ports =
        tensor_compiler::eval::pareval::eval_descriptor_ports(bound, known).map_err(|blocker| {
            EvaluatedGeometryError::BadValue {
                port: Port::EmbedTokens,
                reason: blocker.to_string(),
            }
        })?;
    let port_value = |port: Port| -> Option<Result<Value, String>> {
        ports.iter().find_map(|(p, slot)| {
            (*p == port).then(|| slot.clone().map_err(|blocker| blocker.to_string()))
        })
    };
    let required_u32 = |port: Port| -> Result<Vec<u32>, EvaluatedGeometryError> {
        match port_value(port) {
            Some(Ok(value)) => Ok(value_as_u32(&value)),
            Some(Err(blocker)) => Err(EvaluatedGeometryError::NotDerivable { port, blocker }),
            None => Err(EvaluatedGeometryError::BadValue {
                port,
                reason: "port is not bound".to_string(),
            }),
        }
    };
    let optional_u32 = |port: Port| -> Result<Option<Vec<u32>>, EvaluatedGeometryError> {
        match port_value(port) {
            Some(Ok(value)) => Ok(Some(value_as_u32(&value))),
            Some(Err(blocker)) => Err(EvaluatedGeometryError::NotDerivable { port, blocker }),
            None => Ok(None),
        }
    };

    // THE CSR FIRST, BECAUSE IT IS WHAT SIZES A PLACEHOLDER. A device-resolved
    // token port carries no value the host can fold, but it carries a COUNT
    // the host must state: the composition places rows, carves arena
    // rectangles and counts pages from it, and the driver's own resolution
    // refuses a port whose length disagrees.
    let qo_indptr = required_u32(Port::EmbedIndptr)?;
    let spanned_rows = qo_indptr.last().copied().unwrap_or(0) as usize;
    let token_ids = match required_u32(Port::EmbedTokens) {
        Ok(ids) => ids,
        Err(EvaluatedGeometryError::NotDerivable { port, blocker })
            if device_resolved.contains(Port::EmbedTokens) =>
        {
            let _ = (port, blocker);
            vec![0; spanned_rows]
        }
        Err(error) => return Err(error),
    };
    let mut g = ReqGeometry {
        token_ids,
        qo_indptr,
        ..ReqGeometry::default()
    };

    let kv_len = required_u32(Port::KvLen)?;
    let lanes = g.qo_indptr.len().saturating_sub(1);
    g.position_ids = required_u32(Port::Positions)?;

    // A fire that spans NO TOKENS AT ALL is a pure replay: "compute nothing,
    // only move the recurrent boundary". Its per-token channels cannot be
    // empty, because the IR has no zero-sized tensor (`Shape::new` refuses a
    // 0 dim), so the emptiness lives in the token CSR and the channels carry
    // one unreferenced element that is dropped here.
    //
    // ONLY in that case. Everywhere else a per-token channel that disagrees
    // with the CSR is a guest bug, and it used to be caught -- by the ABI,
    // which requires `qo_indptr[rows] == token_ids.len` exactly. Truncating
    // unconditionally would have swallowed that check for every fire in
    // order to serve the one shape that needs it.
    let spanned = g.qo_indptr.last().copied().unwrap_or(0) as usize;
    for (port, tokens) in [
        (Port::EmbedTokens, &mut g.token_ids),
        (Port::Positions, &mut g.position_ids),
    ] {
        if spanned == 0 {
            tokens.clear();
        } else if tokens.len() != spanned {
            return Err(EvaluatedGeometryError::BadValue {
                port,
                reason: format!(
                    "the token CSR spans {spanned} rows but {} were supplied",
                    tokens.len()
                ),
            });
        }
    }

    // Read-out rows distribute over lanes as LANE-RELATIVE indices (the
    // multi-row wire contract; identical to the envelope template). Absent
    // readout samples each lane's last row.
    let readout = match optional_u32(Port::Readout)? {
        Some(readout) => readout,
        None => {
            g.readout_defaulted = true;
            // A lane spanning no rows has no last row to sample. That is
            // not a degenerate case to paper over: a row carrying zero
            // tokens is how a guest says "compute nothing, only move the
            // recurrent boundary".
            g.qo_indptr
                .windows(2)
                .filter(|lane| lane[1] > lane[0])
                .map(|lane| lane[1] - 1)
                .collect()
        }
    };
    let mut sampling_indices = Vec::with_capacity(readout.len());
    let mut sampling_indptr = Vec::with_capacity(g.qo_indptr.len());
    sampling_indptr.push(0);
    for lane in g.qo_indptr.windows(2) {
        for &index in &readout {
            if index >= lane[0] && index < lane[1] {
                sampling_indices.push(index - lane[0]);
            }
        }
        sampling_indptr.push(sampling_indices.len() as u32);
    }
    if sampling_indices.len() != readout.len() {
        return Err(EvaluatedGeometryError::BadValue {
            port: Port::Readout,
            reason: "read-out rows do not partition into the lane CSR".to_string(),
        });
    }
    g.sampling_indices = sampling_indices;
    g.sampling_indptr = sampling_indptr;

    let pages = required_u32(Port::Pages)?;
    let page_indptr = required_u32(Port::PageIndptr)?;
    g.kv_page_indices =
        compact_page_envelope(container, pages, &page_indptr).map_err(|reason| {
            EvaluatedGeometryError::BadValue {
                port: Port::Pages,
                reason,
            }
        })?;
    g.kv_page_indptr = page_indptr;
    if kv_len.len() != lanes {
        return Err(EvaluatedGeometryError::BadValue {
            port: Port::KvLen,
            reason: format!(
                "expected one length for each of {lanes} lanes, got {}",
                kv_len.len()
            ),
        });
    }
    g.kv_len = kv_len.clone();

    let evaluated = ports
        .into_iter()
        .map(|(port, slot)| (port, slot.map_err(|blocker| blocker.to_string())))
        .collect();
    Ok((g, evaluated))
}

/// Reinterpret an evaluated value's lanes as `u32` (i32 tokens bit-cast, the
/// driver's `token_ids` convention; bool as 0/1).
pub(crate) fn value_as_u32(value: &tensor_compiler::eval::interp::Value) -> Vec<u32> {
    use tensor_compiler::eval::interp::Value;
    match value {
        Value::U32(v) => v.clone(),
        Value::I32(v) => v.iter().map(|&x| x as u32).collect(),
        Value::F32(v) => v.iter().map(|&x| x as u32).collect(),
        Value::Bool(v) => v.iter().map(|&b| b as u32).collect(),
    }
}

/// Compact a `Pages` port value to the wire lane-page CSR: a rank-2
/// `[lanes, P]` envelope (the SDK lowering) keeps each lane's live prefix per
/// `page_indptr`'s counts, mirroring the driver's descriptor resolution;
/// rank-1 pages are already flat and pass through.
pub(crate) fn compact_page_envelope(
    container: &TraceContainer,
    pages: Vec<u32>,
    page_indptr: &[u32],
) -> Result<Vec<u32>, String> {
    let dims = port_dims(container, Port::Pages).unwrap_or_default();
    if dims.len() != 2 {
        let live = page_indptr.last().copied().unwrap_or_default() as usize;
        if live > pages.len() {
            return Err(format!(
                "page CSR claims {live} live pages from a {}-page pool",
                pages.len()
            ));
        }
        return Ok(pages[..live].to_vec());
    }
    let stride = dims[1] as usize;
    let mut compact = Vec::new();
    for (lane, window) in page_indptr.windows(2).enumerate() {
        let count = window[1].saturating_sub(window[0]) as usize;
        if count > stride {
            return Err(format!(
                "lane {lane} claims {count} live pages over a [{},{}] envelope",
                dims[0], dims[1]
            ));
        }
        let row = lane * stride;
        if row + count > pages.len() {
            return Err("page envelope is shorter than its lane CSR".to_string());
        }
        compact.extend_from_slice(&pages[row..row + count]);
    }
    Ok(compact)
}

/// Map a container's ports to the forward geometry (P2c-fire, pure). Every
/// descriptor port must resolve to a host-known value here; the
/// device-geometry path does not come through this function — the driver
/// resolves its ports in-graph and the host maps the RESULT through
/// [`map_geometry_evaluated_with`].
pub fn map_geometry(
    container: &TraceContainer,
    values: ChannelValues<'_>,
) -> Result<ReqGeometry, GeometryError> {
    let mut g = ReqGeometry::default();

    // -- token family --
    let tokens = match resolve(container, values, Port::EmbedTokens)? {
        Some(t) => t,
        None => return Err(GeometryError::NoEmbed),
    };
    g.token_ids = as_u32(Port::EmbedTokens, &tokens)?;
    g.qo_indptr = match resolve(container, values, Port::EmbedIndptr)? {
        Some(b) => as_u32(Port::EmbedIndptr, &b)?,
        None => {
            return Err(GeometryError::BadCsr {
                port: Port::EmbedIndptr,
            });
        }
    };
    let lanes = g.qo_indptr.len().saturating_sub(1);

    let kv_len = match resolve(container, values, Port::KvLen)? {
        Some(b) => as_u32(Port::KvLen, &b)?,
        None => return Err(GeometryError::BadCsr { port: Port::KvLen }),
    };
    g.position_ids = match resolve(container, values, Port::Positions)? {
        Some(b) => as_u32(Port::Positions, &b)?,
        None => {
            return Err(GeometryError::BadCsr {
                port: Port::Positions,
            });
        }
    };

    // read-out: explicit positions, else the last token of each lane.
    match resolve(container, values, Port::Readout)? {
        Some(b) => {
            g.sampling_indices = as_u32(Port::Readout, &b)?;
            let n = g.sampling_indices.len() as u32;
            g.sampling_indptr = vec![0, n];
        }
        None => {
            g.sampling_indices = (0..lanes)
                .map(|l| g.qo_indptr[l + 1].saturating_sub(1))
                .collect();
            g.sampling_indptr = (0..=lanes as u32).collect();
        }
    }

    let explicit_pages = resolve(container, values, Port::Pages)?
        .map(|b| as_u32(Port::Pages, &b))
        .transpose()?;
    let explicit_indptr = resolve(container, values, Port::PageIndptr)?
        .map(|b| as_u32(Port::PageIndptr, &b))
        .transpose()?;
    match (explicit_pages, explicit_indptr) {
        (Some(pages), Some(indptr)) => {
            g.kv_page_indices = compact_page_envelope(container, pages, &indptr)
                .map_err(|_| GeometryError::BadCsr { port: Port::Pages })?;
            g.kv_page_indptr = indptr;
        }
        (Some(_), None) => {
            return Err(GeometryError::BadCsr {
                port: Port::PageIndptr,
            });
        }
        (None, _) => return Err(GeometryError::BadCsr { port: Port::Pages }),
    }
    g.kv_len = kv_len.clone();

    Ok(g)
}

// `last_page_len` STOOD HERE, and the page size went with it. Both existed
// to turn a lane's readable extent into the wire's
// `kv_last_page_lens` — the extent modulo the page size — which is a fact
// about a PAGE TABLE and not about the lane. `KvDelta` states the extent
// (`held`, before the append) and the pages, and whoever owns the page table
// does the division: the shell when the list is empty, the engine's own KV
// store when it is not.

/// Resolve a port's value: its const payload, or the current value of the
/// channel it binds. `None` if the container has no such port; a port bound
/// to a channel with no host-known value is an error — the host never
/// guesses a descriptor value.
fn resolve(
    container: &TraceContainer,
    values: ChannelValues<'_>,
    port: Port,
) -> Result<Option<Vec<u8>>, GeometryError> {
    let Some(binding) = container.ports.iter().find(|p| p.port == port) else {
        return Ok(None);
    };
    match &binding.source {
        PortSource::Const { data, .. } => Ok(Some(data.clone())),
        PortSource::Channel(c) => match values.get(*c as usize).and_then(|v| v.clone()) {
            Some(v) => Ok(Some(v)),
            None => Err(GeometryError::MissingChannelValue { port, channel: *c }),
        },
    }
}

/// Reinterpret a little-endian byte payload as `u32`s (4 bytes each). Token ids
/// stored `i32` reinterpret bit-for-bit (the driver's `token_ids` is `u32`).
fn as_u32(port: Port, bytes: &[u8]) -> Result<Vec<u32>, GeometryError> {
    if !bytes.len().is_multiple_of(4) {
        return Err(GeometryError::BadPayload {
            port,
            bytes: bytes.len(),
        });
    }
    Ok(bytes
        .chunks_exact(4)
        .map(|c| u32::from_le_bytes([c[0], c[1], c[2], c[3]]))
        .collect())
}

#[cfg(test)]
mod tests {
    use super::*;
    use tensor_ir::container::{
        ChanDType, ChannelDecl, HostRole, PortBinding, PortSource, StageProgram, TraceContainer,
    };
    use tensor_ir::op::Op;
    use tensor_ir::registry::Stage;
    use tensor_ir::types::{DType, Shape};

    fn u32_bytes(v: &[u32]) -> Vec<u8> {
        v.iter().flat_map(|w| w.to_le_bytes()).collect()
    }
    fn const_port(port: Port, words: &[u32]) -> PortBinding {
        PortBinding {
            port,
            source: PortSource::Const {
                dtype: DType::U32,
                shape: Shape::vector(words.len() as u32),
                data: u32_bytes(words),
            },
        }
    }
    fn chan(shape: Shape, dtype: DType) -> ChannelDecl {
        ChannelDecl {
            shape,
            dtype: ChanDType::Concrete(dtype),
            capacity: 1,
            host_role: HostRole::None,
            seeded: true,
        }
    }

    /// Minimal base fixture; tests add the required explicit geometry channels.
    fn section3_container() -> TraceContainer {
        TraceContainer {
            names: vec![],
            externs: vec![],
            channels: vec![
                chan(Shape::vector(1), DType::I32), // 0 tok
                chan(Shape::vector(1), DType::U32), // 1 len
            ],
            ports: vec![
                PortBinding {
                    port: Port::EmbedTokens,
                    source: PortSource::Channel(0),
                },
                const_port(Port::EmbedIndptr, &[0, 1]),
                PortBinding {
                    port: Port::KvLen,
                    source: PortSource::Channel(1),
                },
            ],
            stages: vec![StageProgram {
                stage: Stage::Epilogue,
                ops: vec![Op::ChanTake(0)],
            }],
        }
    }

    fn add_explicit_geometry(container: &mut TraceContainer, tokens: u32, lanes: u32) {
        let position = container.channels.len() as u32;
        container
            .channels
            .push(chan(Shape::vector(tokens), DType::U32));
        let pages = container.channels.len() as u32;
        container
            .channels
            .push(chan(Shape::matrix(lanes, 2), DType::U32));
        let page_indptr = container.channels.len() as u32;
        container
            .channels
            .push(chan(Shape::vector(lanes + 1), DType::U32));
        let w_slot = container.channels.len() as u32;
        container
            .channels
            .push(chan(Shape::vector(tokens), DType::U32));
        let w_off = container.channels.len() as u32;
        container
            .channels
            .push(chan(Shape::vector(tokens), DType::U32));
        for (port, channel) in [
            (Port::Positions, position),
            (Port::Pages, pages),
            (Port::PageIndptr, page_indptr),
            (Port::WSlot, w_slot),
            (Port::WOff, w_off),
        ] {
            container.ports.push(PortBinding {
                port,
                source: PortSource::Channel(channel),
            });
        }
    }

    #[test]
    fn section3_single_seq_decode_geometry() {
        let mut c = section3_container();
        add_explicit_geometry(&mut c, 1, 1);
        // tok = [42] (i32), len = [5] (u32); page_size 16.
        let values: Vec<Option<Vec<u8>>> = vec![
            Some(42i32.to_le_bytes().to_vec()),
            Some(5u32.to_le_bytes().to_vec()),
            Some(4u32.to_le_bytes().to_vec()),
            Some([0u32, 0].into_iter().flat_map(u32::to_le_bytes).collect()),
            Some([0u32, 1].into_iter().flat_map(u32::to_le_bytes).collect()),
            Some(0u32.to_le_bytes().to_vec()),
            Some(4u32.to_le_bytes().to_vec()),
        ];
        let g = map_geometry(&c, &values).unwrap();

        assert_eq!(g.token_ids, vec![42]);
        assert_eq!(g.qo_indptr, vec![0, 1], "one lane, one token");
        assert_eq!(
            g.position_ids,
            vec![4],
            "len 5 places the write at position 4"
        );
        assert_eq!(
            g.sampling_indices,
            vec![0],
            "read out the lane's last (only) token"
        );
        assert_eq!(g.sampling_indptr, vec![0, 1]);
        assert_eq!(
            g.kv_len,
            vec![5],
            "the lane's readable extent after the append is 5"
        );
        assert_eq!(g.kv_page_indices, vec![0]);
        assert_eq!(g.kv_page_indptr, vec![0, 1]);
    }

    #[test]
    fn decode_envelope_accepts_shape_equivalent_variants() {
        let mut container = section3_container();
        container.stages[0].ops = vec![
            Op::ChanTake(0),
            Op::ChanPut { chan: 0, value: 0 },
            Op::ChanTake(1),
            Op::ChanPut { chan: 1, value: 1 },
        ];
        add_explicit_geometry(&mut container, 1, 1);
        let envelope = classify_decode_envelope(&container)
            .unwrap()
            .expect("plain loop-carried decode");
        assert_eq!(envelope.token_count, 1);
        assert!(envelope.loop_carried);
        assert!(envelope.device_positions, "channel-fed positions");

        let mut readout = container;
        readout.ports.push(const_port(Port::Readout, &[0]));
        let envelope = classify_decode_envelope(&readout)
            .unwrap()
            .expect("const readout decode");
        assert_eq!(
            envelope.template(&readout).unwrap().sampling_indices,
            vec![0]
        );
    }

    #[test]
    fn decode_envelope_accepts_channel_embed_indptr() {
        let mut container = section3_container();
        container.stages[0].ops = vec![
            Op::ChanTake(0),
            Op::ChanPut { chan: 0, value: 0 },
            Op::ChanTake(1),
            Op::ChanPut { chan: 1, value: 1 },
        ];
        add_explicit_geometry(&mut container, 1, 1);
        let indptr = container.channels.len() as u32;
        container.channels.push(chan(Shape::vector(2), DType::U32));
        container
            .ports
            .iter_mut()
            .find(|binding| binding.port == Port::EmbedIndptr)
            .unwrap()
            .source = PortSource::Channel(indptr);

        let envelope = classify_decode_envelope(&container)
            .unwrap()
            .expect("channel indptr decode");
        assert_eq!(envelope.token_indptr, vec![0, 1]);
        assert_eq!(envelope.template(&container).unwrap().qo_indptr, vec![0, 1]);
    }

    #[test]
    fn a_device_carried_bool_mask_is_declined_to_the_pooled_class() {
        let mut container = section3_container();
        container.stages[0].ops = vec![
            Op::ChanTake(0),
            Op::ChanPut { chan: 0, value: 0 },
            Op::ChanTake(1),
            Op::ChanPut { chan: 1, value: 1 },
        ];
        add_explicit_geometry(&mut container, 1, 1);
        let mask = container.channels.len() as u32;
        container
            .channels
            .push(chan(Shape::matrix(1, 8), DType::Bool));
        container.ports.push(PortBinding {
            port: Port::AttnMask,
            source: PortSource::Channel(mask),
        });

        // The envelope compose carries no per-lane mask state on ANY
        // backend, so a masked decode loop is not this class — it is the
        // pool-owned device-geometry class, whose detector requires exactly
        // this mask (`detect_pooled_device_geometry`). Declining here is what
        // lets it get there: the pooled route is guarded on the envelope
        // having declined.
        let mut why = String::new();
        let classified = classify_decode_envelope_why(&container, &mut why).unwrap();
        assert!(
            classified.is_none(),
            "a channel-bound dense mask must not classify as a decode envelope"
        );
        assert!(
            why.contains("pool-owned device-geometry"),
            "the decline must name where the trace belongs, got {why:?}"
        );

        // A non-bool mask channel is a classification error, not a fallback —
        // checked BEFORE the decline, so a malformed mask is still loud.
        let bad = container.channels.len() as u32 - 1;
        container.channels[bad as usize].dtype = ChanDType::Concrete(DType::U32);
        assert!(classify_decode_envelope(&container).is_err());
    }
    #[test]
    fn decode_envelope_accepts_seeded_prefill_tokens() {
        let mut container = section3_container();
        container.channels[0].seeded = true;
        container.stages[0].ops = vec![
            Op::ChanTake(0),
            Op::ChanTake(1),
            Op::ChanPut { chan: 1, value: 1 },
        ];
        add_explicit_geometry(&mut container, 1, 1);

        let envelope = classify_decode_envelope(&container)
            .unwrap()
            .expect("seeded prefill envelope");
        assert!(!envelope.loop_carried);
    }

    #[test]
    fn decode_envelope_derives_multitoken_and_multilane_shapes() {
        let mut multi_token = section3_container();
        multi_token.channels[0].shape = Shape::vector(4);
        multi_token.ports[1] = const_port(Port::EmbedIndptr, &[0, 4]);
        multi_token.stages[0].ops = vec![
            Op::ChanPut { chan: 0, value: 0 },
            Op::ChanPut { chan: 1, value: 1 },
        ];
        add_explicit_geometry(&mut multi_token, 4, 1);
        assert!(classify_decode_envelope(&multi_token).is_err());

        let mut multi_lane = section3_container();
        multi_lane.channels[0].shape = Shape::vector(4);
        multi_lane.channels[1].shape = Shape::vector(4);
        multi_lane.ports[1] = const_port(Port::EmbedIndptr, &[0, 1, 2, 3, 4]);
        multi_lane.stages[0].ops = vec![
            Op::ChanPut { chan: 0, value: 0 },
            Op::ChanPut { chan: 1, value: 1 },
        ];
        add_explicit_geometry(&mut multi_lane, 4, 4);
        let envelope = classify_decode_envelope(&multi_lane).unwrap().unwrap();
        assert_eq!((envelope.token_count, envelope.lane_count), (4, 4));
        assert_eq!(
            envelope.template(&multi_lane).unwrap().qo_indptr,
            vec![0, 1, 2, 3, 4]
        );
        let template = envelope.template(&multi_lane).unwrap();
        assert_eq!(template.sampling_indices, vec![0, 0, 0, 0]);
        assert_eq!(template.sampling_indptr, vec![0, 1, 2, 3, 4]);
    }

    /// §6.2 rectangular batch: B=2 lanes, full KV arity from ports.
    fn beam_container(b: u32, p: u32) -> TraceContainer {
        TraceContainer {
            names: vec![],
            externs: vec![],
            channels: vec![
                chan(Shape::vector(b), DType::I32),    // 0 toks
                chan(Shape::vector(b), DType::U32),    // 1 pos
                chan(Shape::matrix(b, p), DType::U32), // 2 pages
                chan(Shape::vector(b), DType::U32),    // 3 klen
            ],
            ports: vec![
                PortBinding {
                    port: Port::EmbedTokens,
                    source: PortSource::Channel(0),
                },
                const_port(Port::EmbedIndptr, &(0..=b).collect::<Vec<_>>()),
                PortBinding {
                    port: Port::Positions,
                    source: PortSource::Channel(1),
                },
                PortBinding {
                    port: Port::Pages,
                    source: PortSource::Channel(2),
                },
                const_port(
                    Port::PageIndptr,
                    &(0..=b).map(|i| i * p).collect::<Vec<_>>(),
                ),
                PortBinding {
                    port: Port::KvLen,
                    source: PortSource::Channel(3),
                },
            ],
            stages: vec![StageProgram {
                stage: Stage::Epilogue,
                ops: vec![Op::ChanTake(0)],
            }],
        }
    }

    #[test]
    fn beam_rectangular_batch_geometry() {
        let c = beam_container(2, 3);
        let values: Vec<Option<Vec<u8>>> = vec![
            Some(u32_bytes(&[100, 200])), // 0 toks (reinterpret i32→u32)
            Some(u32_bytes(&[7, 9])),     // 1 pos
            Some(u32_bytes(&[10, 11, 12, 20, 21, 22])), // 2 pages [B,P] flat
            Some(u32_bytes(&[20, 33])),   // 3 klen (physical spans)
        ];
        let g = map_geometry(&c, &values).unwrap();

        assert_eq!(g.token_ids, vec![100, 200]);
        assert_eq!(g.qo_indptr, vec![0, 1, 2], "one token per lane");
        assert_eq!(g.position_ids, vec![7, 9]);
        assert_eq!(
            g.sampling_indices,
            vec![0, 1],
            "last token of each of 2 lanes"
        );
        assert_eq!(g.sampling_indptr, vec![0, 1, 2]);
        assert_eq!(g.kv_page_indices, vec![10, 11, 12, 20, 21, 22]);
        assert_eq!(g.kv_page_indptr, vec![0, 3, 6]);
        // The extents the `kv_len` port stated, undivided: the page size is
        // whoever-owns-the-page-table's business now.
        assert_eq!(g.kv_len, vec![20, 33]);
    }

    #[test]
    fn missing_channel_value_errors() {
        let c = section3_container();
        let values: Vec<Option<Vec<u8>>> = vec![None, Some(5u32.to_le_bytes().to_vec())];
        let e = map_geometry(&c, &values).unwrap_err();
        assert_eq!(
            e,
            GeometryError::MissingChannelValue {
                port: Port::EmbedTokens,
                channel: 0
            }
        );
    }

    /// A device-geometry container's ports are unfilled at host fire time;
    /// the strict map refuses to invent them (the driver resolves them
    /// in-graph and the host maps the result through `map_geometry_evaluated_with`).
    #[test]
    fn unfilled_device_ports_are_rejected() {
        let c = beam_container(2, 3);
        let values: Vec<Option<Vec<u8>>> = vec![None, None, None, None];
        assert!(
            map_geometry(&c, &values).is_err(),
            "strict gate errors on device-resolved ports"
        );
    }

    // `last_page_len_boundaries` STOOD HERE. It pinned the wire form's
    // "valid tokens in the last KV page" arithmetic, and the geometry
    // carries the undivided extent now — see `ReqGeometry::kv_len`. The
    // division belongs to whoever owns the page table.

    fn mask_container() -> TraceContainer {
        let mut container = section3_container();
        let mask = container.channels.len() as u32;
        container
            .channels
            .push(chan(Shape::matrix(2, 4), DType::Bool));
        container.ports.push(PortBinding {
            port: Port::AttnMask,
            source: PortSource::Channel(mask),
        });
        container
    }

    fn expand_mask(mask: &crate::driver::Mask) -> Vec<bool> {
        let mut values = Vec::new();
        for (run, &len) in mask.runs.iter().enumerate() {
            values.extend(std::iter::repeat_n(run % 2 == 1, len as usize));
        }
        values
    }

    #[test]
    fn omitted_attention_mask_stays_mask_free() {
        let lowered = lower_attn_mask_evaluated(&section3_container(), &[0, 1], &[]).unwrap();
        assert_eq!(lowered, FireAttnMask::Omitted);
        let mut plan = crate::driver::FireRequest {
            lanes: vec![crate::driver::Lane::default()],
            single_token_mode: true,
            ..Default::default()
        };
        lowered.apply_to(&mut plan).expect("a one-row-per-lane mask lowers");
        assert!(!plan.has_user_mask);
        assert!(plan.lanes.iter().all(|lane| lane.mask.is_none()));
        assert!(plan.single_token_mode);
    }

    #[test]
    fn host_derived_attention_mask_lowers_to_wire_brle() {
        let dense = vec![true, true, false, true, false, true, true, false];
        let evaluated = vec![(
            Port::AttnMask,
            Ok(tensor_compiler::eval::interp::Value::Bool(dense.clone())),
        )];
        let lowered = lower_attn_mask_evaluated(&mask_container(), &[0, 1, 2], &evaluated).unwrap();
        let FireAttnMask::Host { masks, mask_indptr } = lowered.clone() else {
            panic!("host-known mask must use wire lowering");
        };
        assert_eq!(mask_indptr, vec![0, 1, 2]);
        assert_eq!(masks.len(), 2);
        assert_eq!(expand_mask(&masks[0]), dense[..4]);
        assert_eq!(expand_mask(&masks[1]), dense[4..]);

        // TWO LANES, ONE MASK EACH. The wire form put both rows in a flat
        // vector and cut it with `mask_indptr`; a lane holds its own.
        let mut plan = crate::driver::FireRequest {
            lanes: vec![crate::driver::Lane::default(), crate::driver::Lane::default()],
            single_token_mode: true,
            ..Default::default()
        };
        lowered.apply_to(&mut plan).expect("a one-row-per-lane mask lowers");
        assert!(plan.has_user_mask);
        assert_eq!(plan.lanes[0].mask.as_ref(), Some(&masks[0]));
        assert_eq!(plan.lanes[1].mask.as_ref(), Some(&masks[1]));
        assert!(
            !plan.single_token_mode,
            "decode-shaped custom masks require the prefill fallback"
        );
    }

    #[test]
    fn attention_mask_classification_is_per_fire() {
        let container = mask_container();
        let host = vec![(
            Port::AttnMask,
            Ok(tensor_compiler::eval::interp::Value::Bool(vec![true; 8])),
        )];
        assert!(matches!(
            lower_attn_mask_evaluated(&container, &[0, 1, 2], &host).unwrap(),
            FireAttnMask::Host { .. }
        ));

        let device = vec![(Port::AttnMask, Err("device epilogue put".to_string()))];
        assert_eq!(
            lower_attn_mask_evaluated(&container, &[0, 1, 2], &device).unwrap(),
            FireAttnMask::Device
        );
        let mut plan = crate::driver::FireRequest {
            lanes: vec![crate::driver::Lane::default()],
            ..Default::default()
        };
        FireAttnMask::Device.apply_to(&mut plan);
        assert!(plan.has_user_mask);
        assert!(
            plan.lanes.iter().all(|lane| lane.mask.is_none()),
            "dense device path puts no mask on a lane"
        );
    }
}
