<profile>

<section name = "Vivado HLS Report for 'Sobel_Loop_1_proc374'" level="0">
<item name = "Date">Wed May 23 18:09:52 2018
</item>
<item name = "Version">2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)</item>
<item name = "Project">sobel_accel</item>
<item name = "Solution">solution</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 6.89, 2.70</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">5, 308641, 5, 308641, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">4, 308640, 4 ~ 643, -, -, 1 ~ 480, no</column>
<column name=" + Loop 1.1">1, 640, 2, 1, 1, 1 ~ 640, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, 1, 0, 161</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 132</column>
<column name="Register">-, -, 142, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp_21_i_i_fu_201_p2">*, 1, 0, 12, 20, 20</column>
<column name="i_fu_195_p2">+, 0, 0, 38, 1, 31</column>
<column name="j_fu_219_p2">+, 0, 0, 38, 1, 31</column>
<column name="p_sum1_i_i_fu_225_p2">+, 0, 0, 27, 20, 20</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="tmp_i_i_36_fu_214_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_i_i_fu_190_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="i_i_i_reg_156">9, 2, 31, 62</column>
<column name="j_i_i_reg_167">9, 2, 31, 62</column>
<column name="p_dst_matx_cols_read_out_blk_n">9, 2, 1, 2</column>
<column name="p_dst_matx_rows_read_out_blk_n">9, 2, 1, 2</column>
<column name="p_dst_maty_cols_read_out_blk_n">9, 2, 1, 2</column>
<column name="p_src_V_V_blk_n">9, 2, 1, 2</column>
<column name="p_src_mat_cols_read_out_blk_n">9, 2, 1, 2</column>
<column name="p_src_mat_rows_read_out_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_i_i_reg_156">31, 0, 31, 0</column>
<column name="i_reg_254">31, 0, 31, 0</column>
<column name="j_i_i_reg_167">31, 0, 31, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_21_i_i_reg_259">20, 0, 20, 0</column>
<column name="tmp_i_i_36_reg_264">1, 0, 1, 0</column>
<column name="tmp_reg_245">20, 0, 20, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Sobel_Loop_1_proc374, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Sobel_Loop_1_proc374, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Sobel_Loop_1_proc374, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, Sobel_Loop_1_proc374, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Sobel_Loop_1_proc374, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Sobel_Loop_1_proc374, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Sobel_Loop_1_proc374, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Sobel_Loop_1_proc374, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, Sobel_Loop_1_proc374, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, Sobel_Loop_1_proc374, return value</column>
<column name="p_src_mat_rows_read">in, 32, ap_none, p_src_mat_rows_read, scalar</column>
<column name="p_src_mat_cols_read">in, 32, ap_none, p_src_mat_cols_read, scalar</column>
<column name="p_src_mat_data_V_address0">out, 19, ap_memory, p_src_mat_data_V, array</column>
<column name="p_src_mat_data_V_ce0">out, 1, ap_memory, p_src_mat_data_V, array</column>
<column name="p_src_mat_data_V_q0">in, 8, ap_memory, p_src_mat_data_V, array</column>
<column name="p_src_V_V_din">out, 8, ap_fifo, p_src_V_V, pointer</column>
<column name="p_src_V_V_full_n">in, 1, ap_fifo, p_src_V_V, pointer</column>
<column name="p_src_V_V_write">out, 1, ap_fifo, p_src_V_V, pointer</column>
<column name="p_dst_matx_rows_read">in, 32, ap_none, p_dst_matx_rows_read, scalar</column>
<column name="p_dst_matx_cols_read">in, 32, ap_none, p_dst_matx_cols_read, scalar</column>
<column name="p_dst_maty_cols_read">in, 32, ap_none, p_dst_maty_cols_read, scalar</column>
<column name="p_src_mat_rows_read_out_din">out, 32, ap_fifo, p_src_mat_rows_read_out, pointer</column>
<column name="p_src_mat_rows_read_out_full_n">in, 1, ap_fifo, p_src_mat_rows_read_out, pointer</column>
<column name="p_src_mat_rows_read_out_write">out, 1, ap_fifo, p_src_mat_rows_read_out, pointer</column>
<column name="p_src_mat_cols_read_out_din">out, 32, ap_fifo, p_src_mat_cols_read_out, pointer</column>
<column name="p_src_mat_cols_read_out_full_n">in, 1, ap_fifo, p_src_mat_cols_read_out, pointer</column>
<column name="p_src_mat_cols_read_out_write">out, 1, ap_fifo, p_src_mat_cols_read_out, pointer</column>
<column name="p_dst_matx_rows_read_out_din">out, 32, ap_fifo, p_dst_matx_rows_read_out, pointer</column>
<column name="p_dst_matx_rows_read_out_full_n">in, 1, ap_fifo, p_dst_matx_rows_read_out, pointer</column>
<column name="p_dst_matx_rows_read_out_write">out, 1, ap_fifo, p_dst_matx_rows_read_out, pointer</column>
<column name="p_dst_matx_cols_read_out_din">out, 32, ap_fifo, p_dst_matx_cols_read_out, pointer</column>
<column name="p_dst_matx_cols_read_out_full_n">in, 1, ap_fifo, p_dst_matx_cols_read_out, pointer</column>
<column name="p_dst_matx_cols_read_out_write">out, 1, ap_fifo, p_dst_matx_cols_read_out, pointer</column>
<column name="p_dst_maty_cols_read_out_din">out, 32, ap_fifo, p_dst_maty_cols_read_out, pointer</column>
<column name="p_dst_maty_cols_read_out_full_n">in, 1, ap_fifo, p_dst_maty_cols_read_out, pointer</column>
<column name="p_dst_maty_cols_read_out_write">out, 1, ap_fifo, p_dst_maty_cols_read_out, pointer</column>
</table>
</item>
</section>
</profile>
