{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1737458704621 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1737458704621 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 21 08:25:04 2025 " "Processing started: Tue Jan 21 08:25:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1737458704621 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1737458704621 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1737458704621 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1737458705267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/Test11/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737458705361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737458705361 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.v " "Entity \"MUX\" obtained from \"MUX.v\" instead of from Quartus II megafunction library" {  } { { "MUX.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/Test11/MUX.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1737458705377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/Test11/MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737458705377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737458705377 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1737458705533 ""}
{ "Warning" "WSGN_SEARCH_FILE" "signextend.v 1 1 " "Using design file signextend.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "signextend.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/Test11/signextend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737458705580 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1737458705580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:sign_ext " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:sign_ext\"" {  } { { "cpu.v" "sign_ext" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/Test11/cpu.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737458705580 ""}
{ "Warning" "WSGN_SEARCH_FILE" "somadorcompleto.v 2 2 " "Using design file somadorcompleto.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SomadorCompleto " "Found entity 1: SomadorCompleto" {  } { { "somadorcompleto.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/Test11/somadorcompleto.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737458705611 ""} { "Info" "ISGN_ENTITY_NAME" "2 FullAdder1Bit " "Found entity 2: FullAdder1Bit" {  } { { "somadorcompleto.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/Test11/somadorcompleto.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737458705611 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1737458705611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomadorCompleto SomadorCompleto:adder_inst " "Elaborating entity \"SomadorCompleto\" for hierarchy \"SomadorCompleto:adder_inst\"" {  } { { "cpu.v" "adder_inst" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/Test11/cpu.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737458705627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder1Bit SomadorCompleto:adder_inst\|FullAdder1Bit:adder_bits\[0\].adder " "Elaborating entity \"FullAdder1Bit\" for hierarchy \"SomadorCompleto:adder_inst\|FullAdder1Bit:adder_bits\[0\].adder\"" {  } { { "somadorcompleto.v" "adder_bits\[0\].adder" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/Test11/somadorcompleto.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737458705643 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pc.v 1 1 " "Using design file pc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "pc.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/Test11/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737458705721 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1737458705721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc_inst " "Elaborating entity \"PC\" for hierarchy \"PC:pc_inst\"" {  } { { "cpu.v" "pc_inst" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/Test11/cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737458705721 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pc.v(18) " "Verilog HDL assignment warning at pc.v(18): truncated value with size 32 to match size of target (4)" {  } { { "pc.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/Test11/pc.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1737458705736 "|cpu|PC:pc_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "meminstrucao.v 1 1 " "Using design file meminstrucao.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MemInstrucao " "Found entity 1: MemInstrucao" {  } { { "meminstrucao.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/Test11/meminstrucao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737458705752 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1737458705752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemInstrucao MemInstrucao:im_inst " "Elaborating entity \"MemInstrucao\" for hierarchy \"MemInstrucao:im_inst\"" {  } { { "cpu.v" "im_inst" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/Test11/cpu.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737458705752 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 meminstrucao.v(15) " "Verilog HDL assignment warning at meminstrucao.v(15): truncated value with size 32 to match size of target (8)" {  } { { "meminstrucao.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/Test11/meminstrucao.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1737458705768 "|cpu|MemInstrucao:im_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 meminstrucao.v(16) " "Verilog HDL assignment warning at meminstrucao.v(16): truncated value with size 32 to match size of target (8)" {  } { { "meminstrucao.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/Test11/meminstrucao.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1737458705768 "|cpu|MemInstrucao:im_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 meminstrucao.v(18) " "Verilog HDL assignment warning at meminstrucao.v(18): truncated value with size 32 to match size of target (8)" {  } { { "meminstrucao.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/Test11/meminstrucao.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1737458705768 "|cpu|MemInstrucao:im_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 meminstrucao.v(19) " "Verilog HDL assignment warning at meminstrucao.v(19): truncated value with size 32 to match size of target (8)" {  } { { "meminstrucao.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/Test11/meminstrucao.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1737458705768 "|cpu|MemInstrucao:im_inst"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "memory meminstrucao.v(14) " "Verilog HDL warning at meminstrucao.v(14): initial value for variable memory should be constant" {  } { { "meminstrucao.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/Test11/meminstrucao.v" 14 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1737458705768 "|cpu|MemInstrucao:im_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "registrador.v 1 1 " "Using design file registrador.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/Test11/registrador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737458705783 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1737458705783 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "registrador registrador.v(13) " "Verilog HDL Parameter Declaration warning at registrador.v(13): Parameter Declaration in module \"registrador\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "registrador.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/Test11/registrador.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1737458705799 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "registrador registrador.v(14) " "Verilog HDL Parameter Declaration warning at registrador.v(14): Parameter Declaration in module \"registrador\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "registrador.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/Test11/registrador.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1737458705799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registrador:reg_bank " "Elaborating entity \"registrador\" for hierarchy \"registrador:reg_bank\"" {  } { { "cpu.v" "reg_bank" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/Test11/cpu.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737458705799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:mux " "Elaborating entity \"MUX\" for hierarchy \"MUX:mux\"" {  } { { "cpu.v" "mux" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/Test11/cpu.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737458705846 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "alu ula " "Node instance \"alu\" instantiates undefined entity \"ula\"" {  } { { "cpu.v" "alu" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/Test11/cpu.v" 99 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737458705877 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4574 " "Peak virtual memory: 4574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1737458706072 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 21 08:25:06 2025 " "Processing ended: Tue Jan 21 08:25:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1737458706072 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1737458706072 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1737458706072 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1737458706072 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 15 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 15 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1737458706667 ""}
