Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Jun  8 21:21:49 2023
| Host         : xjh-linux-pc running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              25 |            9 |
| Yes          | No                    | No                     |              10 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               1 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------+----------------------------+------------------+----------------+--------------+
|     Clock Signal     |   Enable Signal  |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+------------------+----------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG | u_led/one_ms     | u_led/counter_AN           |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | u_led/one_ms     |                            |                2 |              3 |         1.50 |
|  CLK100MHZ_IBUF_BUFG |                  | u_led/counter_AN_reg__0[3] |                3 |              4 |         1.33 |
|  CLK100MHZ_IBUF_BUFG |                  | u_led/AN[3]_i_1_n_0        |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                  |                            |                2 |              6 |         3.00 |
|  CLK100MHZ_IBUF_BUFG | u_led/__0/i__n_0 |                            |                1 |              7 |         7.00 |
|  CLK100MHZ_IBUF_BUFG |                  | u_led/counter[0]_i_1_n_0   |                5 |             17 |         3.40 |
+----------------------+------------------+----------------------------+------------------+----------------+--------------+


