GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\cruza\Documents\FPGA\final1\src\gowin_rpll.v'
Analyzing Verilog file 'C:\Users\cruza\Documents\FPGA\final1\src\lcd.v'
Analyzing Verilog file 'C:\Users\cruza\Documents\FPGA\final1\src\lcd_clock_tmp.v'
Analyzing Verilog file 'C:\Users\cruza\Documents\FPGA\final1\src\main.v'
Analyzing Verilog file 'C:\Users\cruza\Documents\FPGA\final1\src\gowin_sp\gowin_sp.v'
Compiling module 'TOP'("C:\Users\cruza\Documents\FPGA\final1\src\main.v":1)
Compiling module 'Gowin_rPLL'("C:\Users\cruza\Documents\FPGA\final1\src\gowin_rpll.v":7)
Compiling module 'VGAMod'("C:\Users\cruza\Documents\FPGA\final1\src\lcd.v":1)
WARN  (EX3791) : Expression size 16 truncated to fit in target size 15("C:\Users\cruza\Documents\FPGA\final1\src\lcd.v":83)
WARN  (EX2420) : Latch inferred for net 'img_x[15]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\cruza\Documents\FPGA\final1\src\lcd.v":87)
Compiling module 'Gowin_SP'("C:\Users\cruza\Documents\FPGA\final1\src\gowin_sp\gowin_sp.v":10)
NOTE  (EX0101) : Current top module is "TOP"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\cruza\Documents\FPGA\final1\impl\gwsynthesis\final1.vg" completed
[100%] Generate report file "C:\Users\cruza\Documents\FPGA\final1\impl\gwsynthesis\final1_syn.rpt.html" completed
GowinSynthesis finish
