<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\hardware_design\gowin_fpga_clock\impl\gwsynthesis\SPIlcd_prj.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>F:\hardware_design\gowin_fpga_clock\src\LCDQig_pre1.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.05</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Jun 07 18:54:24 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1542</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1233</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>2</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>xtal_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>xtal_clk_ibuf/I </td>
</tr>
<tr>
<td>CP_1Hz</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>U0/CP_1Hz_s0/Q </td>
</tr>
<tr>
<td>sys_rst_n_d</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>sys_rst_n_ibuf/O </td>
</tr>
<tr>
<td>dht11_inst/clk_1M</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>xtal_clk</td>
<td>50.000(MHz)</td>
<td>80.257(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>CP_1Hz</td>
<td>50.000(MHz)</td>
<td>113.410(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>sys_rst_n_d</td>
<td>50.000(MHz)</td>
<td>158.921(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>dht11_inst/clk_1M</td>
<td>50.000(MHz)</td>
<td>81.809(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>xtal_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>xtal_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CP_1Hz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CP_1Hz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_rst_n_d</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_rst_n_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dht11_inst/clk_1M</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dht11_inst/clk_1M</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>4.890</td>
<td>Buzzer1/n76_s2/I3</td>
<td>Buzzer1/freq_cnt_5_s0/D</td>
<td>CP_1Hz:[F]</td>
<td>xtal_clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>5.906</td>
</tr>
<tr>
<td>2</td>
<td>4.890</td>
<td>Buzzer1/n76_s2/I3</td>
<td>Buzzer1/freq_cnt_8_s0/D</td>
<td>CP_1Hz:[F]</td>
<td>xtal_clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>5.906</td>
</tr>
<tr>
<td>3</td>
<td>4.905</td>
<td>Buzzer1/n76_s2/I3</td>
<td>Buzzer1/freq_cnt_10_s0/D</td>
<td>CP_1Hz:[F]</td>
<td>xtal_clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>5.891</td>
</tr>
<tr>
<td>4</td>
<td>4.905</td>
<td>Buzzer1/n76_s2/I3</td>
<td>Buzzer1/freq_cnt_11_s0/D</td>
<td>CP_1Hz:[F]</td>
<td>xtal_clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>5.891</td>
</tr>
<tr>
<td>5</td>
<td>4.940</td>
<td>Buzzer1/n76_s2/I3</td>
<td>Buzzer1/freq_cnt_2_s0/D</td>
<td>CP_1Hz:[F]</td>
<td>xtal_clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>5.856</td>
</tr>
<tr>
<td>6</td>
<td>5.007</td>
<td>Buzzer1/n76_s2/I3</td>
<td>Buzzer1/freq_cnt_0_s0/D</td>
<td>CP_1Hz:[F]</td>
<td>xtal_clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>5.789</td>
</tr>
<tr>
<td>7</td>
<td>5.007</td>
<td>Buzzer1/n76_s2/I3</td>
<td>Buzzer1/freq_cnt_3_s0/D</td>
<td>CP_1Hz:[F]</td>
<td>xtal_clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>5.789</td>
</tr>
<tr>
<td>8</td>
<td>5.007</td>
<td>Buzzer1/n76_s2/I3</td>
<td>Buzzer1/freq_cnt_6_s0/D</td>
<td>CP_1Hz:[F]</td>
<td>xtal_clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>5.789</td>
</tr>
<tr>
<td>9</td>
<td>5.087</td>
<td>Buzzer1/n76_s2/I3</td>
<td>Buzzer1/freq_cnt_15_s0/D</td>
<td>CP_1Hz:[F]</td>
<td>xtal_clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>5.708</td>
</tr>
<tr>
<td>10</td>
<td>5.096</td>
<td>Buzzer1/n76_s2/I3</td>
<td>Buzzer1/freq_cnt_14_s0/D</td>
<td>CP_1Hz:[F]</td>
<td>xtal_clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>5.700</td>
</tr>
<tr>
<td>11</td>
<td>5.360</td>
<td>Buzzer1/n76_s2/I3</td>
<td>Buzzer1/freq_cnt_13_s0/D</td>
<td>CP_1Hz:[F]</td>
<td>xtal_clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>5.435</td>
</tr>
<tr>
<td>12</td>
<td>5.360</td>
<td>Buzzer1/n76_s2/I3</td>
<td>Buzzer1/freq_cnt_16_s0/D</td>
<td>CP_1Hz:[F]</td>
<td>xtal_clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>5.435</td>
</tr>
<tr>
<td>13</td>
<td>5.360</td>
<td>Buzzer1/n76_s2/I3</td>
<td>Buzzer1/freq_cnt_17_s0/D</td>
<td>CP_1Hz:[F]</td>
<td>xtal_clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>5.435</td>
</tr>
<tr>
<td>14</td>
<td>5.505</td>
<td>Buzzer1/n76_s2/I3</td>
<td>Buzzer1/freq_cnt_4_s0/D</td>
<td>CP_1Hz:[F]</td>
<td>xtal_clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>5.291</td>
</tr>
<tr>
<td>15</td>
<td>5.505</td>
<td>Buzzer1/n76_s2/I3</td>
<td>Buzzer1/freq_cnt_7_s0/D</td>
<td>CP_1Hz:[F]</td>
<td>xtal_clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>5.291</td>
</tr>
<tr>
<td>16</td>
<td>5.505</td>
<td>Buzzer1/n76_s2/I3</td>
<td>Buzzer1/freq_cnt_9_s0/D</td>
<td>CP_1Hz:[F]</td>
<td>xtal_clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>5.291</td>
</tr>
<tr>
<td>17</td>
<td>5.556</td>
<td>Buzzer1/n76_s2/I3</td>
<td>Buzzer1/freq_cnt_12_s0/D</td>
<td>CP_1Hz:[F]</td>
<td>xtal_clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>5.239</td>
</tr>
<tr>
<td>18</td>
<td>6.130</td>
<td>dht11_inst/n649_s5/I0</td>
<td>dht11_inst/data_valid_9_s0/CE</td>
<td>sys_rst_n_d:[F]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>10.000</td>
<td>-1.362</td>
<td>5.159</td>
</tr>
<tr>
<td>19</td>
<td>6.130</td>
<td>dht11_inst/n649_s5/I0</td>
<td>dht11_inst/data_valid_12_s0/CE</td>
<td>sys_rst_n_d:[F]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>10.000</td>
<td>-1.362</td>
<td>5.159</td>
</tr>
<tr>
<td>20</td>
<td>6.130</td>
<td>dht11_inst/n649_s5/I0</td>
<td>dht11_inst/data_valid_26_s0/CE</td>
<td>sys_rst_n_d:[F]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>10.000</td>
<td>-1.362</td>
<td>5.159</td>
</tr>
<tr>
<td>21</td>
<td>6.130</td>
<td>dht11_inst/n649_s5/I0</td>
<td>dht11_inst/data_valid_27_s0/CE</td>
<td>sys_rst_n_d:[F]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>10.000</td>
<td>-1.362</td>
<td>5.159</td>
</tr>
<tr>
<td>22</td>
<td>6.130</td>
<td>dht11_inst/n649_s5/I0</td>
<td>dht11_inst/data_valid_30_s0/CE</td>
<td>sys_rst_n_d:[F]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>10.000</td>
<td>-1.362</td>
<td>5.159</td>
</tr>
<tr>
<td>23</td>
<td>6.130</td>
<td>dht11_inst/n649_s5/I0</td>
<td>dht11_inst/data_valid_31_s0/CE</td>
<td>sys_rst_n_d:[F]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>10.000</td>
<td>-1.362</td>
<td>5.159</td>
</tr>
<tr>
<td>24</td>
<td>6.135</td>
<td>dht11_inst/n649_s5/I0</td>
<td>dht11_inst/data_valid_10_s0/CE</td>
<td>sys_rst_n_d:[F]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>10.000</td>
<td>-1.362</td>
<td>5.154</td>
</tr>
<tr>
<td>25</td>
<td>6.135</td>
<td>dht11_inst/n649_s5/I0</td>
<td>dht11_inst/data_valid_13_s0/CE</td>
<td>sys_rst_n_d:[F]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>10.000</td>
<td>-1.362</td>
<td>5.154</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.685</td>
<td>dht11_inst/n25_s4/I2</td>
<td>dht11_inst/clk_1M_s0/D</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-1.029</td>
<td>0.374</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.333</td>
<td>U0/n60_s0/I0</td>
<td>U0/CP_1Hz_s0/D</td>
<td>CP_1Hz:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-1.029</td>
<td>0.726</td>
</tr>
<tr>
<td>3</td>
<td>0.393</td>
<td>clockstatus_inst/newMinute_5_s0/Q</td>
<td>M1/Q_1_s1/D</td>
<td>xtal_clk:[R]</td>
<td>CP_1Hz:[R]</td>
<td>0.000</td>
<td>-0.516</td>
<td>0.940</td>
</tr>
<tr>
<td>4</td>
<td>0.414</td>
<td>lcd_show_char_inst/rom_addr_11_s0/Q</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_0/AD[13]</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>5</td>
<td>0.414</td>
<td>lcd_show_char_inst/rom_addr_7_s0/Q</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_0/AD[9]</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>6</td>
<td>0.425</td>
<td>clockstatus_inst/newMinute_3_s0/Q</td>
<td>M0/Q_3_s1/D</td>
<td>xtal_clk:[R]</td>
<td>CP_1Hz:[R]</td>
<td>0.000</td>
<td>-0.516</td>
<td>0.971</td>
</tr>
<tr>
<td>7</td>
<td>0.425</td>
<td>clockstatus_inst/newMinute_1_s0/Q</td>
<td>M0/Q_1_s1/D</td>
<td>xtal_clk:[R]</td>
<td>CP_1Hz:[R]</td>
<td>0.000</td>
<td>-0.516</td>
<td>0.971</td>
</tr>
<tr>
<td>8</td>
<td>0.428</td>
<td>clockstatus_inst/newMinute_6_s0/Q</td>
<td>M1/Q_2_s1/D</td>
<td>xtal_clk:[R]</td>
<td>CP_1Hz:[R]</td>
<td>0.000</td>
<td>-0.516</td>
<td>0.974</td>
</tr>
<tr>
<td>9</td>
<td>0.442</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_1/RESET</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_1/RESET</td>
<td>sys_rst_n_d:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-1.029</td>
<td>1.516</td>
</tr>
<tr>
<td>10</td>
<td>0.442</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_0/RESET</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_0/RESET</td>
<td>sys_rst_n_d:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-1.029</td>
<td>1.516</td>
</tr>
<tr>
<td>11</td>
<td>0.571</td>
<td>key1/state.SCAN_C3_s0/Q</td>
<td>key1/Col_Tmp_3_s2/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>12</td>
<td>0.573</td>
<td>key1/state.SCAN_C1_s0/Q</td>
<td>key1/Col_Tmp_1_s2/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.573</td>
</tr>
<tr>
<td>13</td>
<td>0.576</td>
<td>key1/Col_Tmp_0_s0/Q</td>
<td>key1/Key_Value_tmp_0_s0/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>14</td>
<td>0.583</td>
<td>lcd_init_inst/lcd_rst_high_flag_s0/Q</td>
<td>lcd_init_inst/lcd_rst_s0/CE</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.598</td>
</tr>
<tr>
<td>15</td>
<td>0.681</td>
<td>lcd_show_char_inst/rom_addr_10_s0/Q</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_0/AD[12]</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.835</td>
</tr>
<tr>
<td>16</td>
<td>0.681</td>
<td>lcd_show_char_inst/rom_addr_4_s0/Q</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_0/AD[6]</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.835</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>lcd_show_char_inst/cnt_wr_color_data_0_s3/Q</td>
<td>lcd_show_char_inst/cnt_wr_color_data_0_s3/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>show_string_number_inst/cnt1_4_s1/Q</td>
<td>show_string_number_inst/cnt1_4_s1/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>lcd_write_inst/cnt1_3_s1/Q</td>
<td>lcd_write_inst/cnt1_3_s1/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>lcd_init_inst/state.S5_WR_FULLSCR_s5/Q</td>
<td>lcd_init_inst/state.S5_WR_FULLSCR_s5/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>U0/Count_DIV_0_s0/Q</td>
<td>U0/Count_DIV_0_s0/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>Buzzer1/BUZZER_s1/Q</td>
<td>Buzzer1/BUZZER_s1/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>key1/counter1_2_s0/Q</td>
<td>key1/counter1_2_s0/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>key1/counter1_4_s0/Q</td>
<td>key1/counter1_4_s0/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>dht11_inst/data_count_4_s0/Q</td>
<td>dht11_inst/data_count_4_s0/D</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>6.939</td>
<td>clockstatus_inst/n396_s0/I1</td>
<td>clockstatus_inst/haveAlarmTemp_s1/PRESET</td>
<td>sys_rst_n_d:[F]</td>
<td>xtal_clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>4.213</td>
</tr>
<tr>
<td>2</td>
<td>6.939</td>
<td>clockstatus_inst/n396_s0/I1</td>
<td>clockstatus_inst/haveAlarm_s1/PRESET</td>
<td>sys_rst_n_d:[F]</td>
<td>xtal_clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>4.213</td>
</tr>
<tr>
<td>3</td>
<td>7.402</td>
<td>clockstatus_inst/n398_s0/I0</td>
<td>clockstatus_inst/haveAlarm_s0/CLEAR</td>
<td>sys_rst_n_d:[F]</td>
<td>xtal_clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>3.750</td>
</tr>
<tr>
<td>4</td>
<td>7.419</td>
<td>clockstatus_inst/n398_s0/I0</td>
<td>clockstatus_inst/haveAlarmTemp_s0/CLEAR</td>
<td>sys_rst_n_d:[F]</td>
<td>xtal_clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>3.734</td>
</tr>
<tr>
<td>5</td>
<td>8.772</td>
<td>lcd_show_char_inst/state.STATE2_s1/CLEAR</td>
<td>lcd_show_char_inst/state.STATE2_s1/CLEAR</td>
<td>sys_rst_n_d:[F]</td>
<td>xtal_clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>2.380</td>
</tr>
<tr>
<td>6</td>
<td>8.772</td>
<td>lcd_show_char_inst/temp_6_s1/CLEAR</td>
<td>lcd_show_char_inst/temp_6_s1/CLEAR</td>
<td>sys_rst_n_d:[F]</td>
<td>xtal_clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>2.380</td>
</tr>
<tr>
<td>7</td>
<td>8.772</td>
<td>lcd_show_char_inst/temp_7_s1/CLEAR</td>
<td>lcd_show_char_inst/temp_7_s1/CLEAR</td>
<td>sys_rst_n_d:[F]</td>
<td>xtal_clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>2.380</td>
</tr>
<tr>
<td>8</td>
<td>8.772</td>
<td>lcd_show_char_inst/rom_addr_0_s0/CLEAR</td>
<td>lcd_show_char_inst/rom_addr_0_s0/CLEAR</td>
<td>sys_rst_n_d:[F]</td>
<td>xtal_clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>2.380</td>
</tr>
<tr>
<td>9</td>
<td>8.772</td>
<td>lcd_show_char_inst/rom_addr_1_s0/CLEAR</td>
<td>lcd_show_char_inst/rom_addr_1_s0/CLEAR</td>
<td>sys_rst_n_d:[F]</td>
<td>xtal_clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>2.380</td>
</tr>
<tr>
<td>10</td>
<td>8.772</td>
<td>show_string_number_inst/start_y_4_s0/CLEAR</td>
<td>show_string_number_inst/start_y_4_s0/CLEAR</td>
<td>sys_rst_n_d:[F]</td>
<td>xtal_clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>2.380</td>
</tr>
<tr>
<td>11</td>
<td>8.772</td>
<td>show_string_number_inst/ascii_num_4_s0/CLEAR</td>
<td>show_string_number_inst/ascii_num_4_s0/CLEAR</td>
<td>sys_rst_n_d:[F]</td>
<td>xtal_clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>2.380</td>
</tr>
<tr>
<td>12</td>
<td>8.772</td>
<td>show_string_number_inst/decimal_hour_tens_1_s0/CLEAR</td>
<td>show_string_number_inst/decimal_hour_tens_1_s0/CLEAR</td>
<td>sys_rst_n_d:[F]</td>
<td>xtal_clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>2.380</td>
</tr>
<tr>
<td>13</td>
<td>8.772</td>
<td>lcd_init_inst/state.S5_WR_FULLSCR_s5/CLEAR</td>
<td>lcd_init_inst/state.S5_WR_FULLSCR_s5/CLEAR</td>
<td>sys_rst_n_d:[F]</td>
<td>xtal_clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>2.380</td>
</tr>
<tr>
<td>14</td>
<td>8.772</td>
<td>lcd_init_inst/state.DONE_s1/CLEAR</td>
<td>lcd_init_inst/state.DONE_s1/CLEAR</td>
<td>sys_rst_n_d:[F]</td>
<td>xtal_clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>2.380</td>
</tr>
<tr>
<td>15</td>
<td>8.772</td>
<td>lcd_init_inst/cnt_s4_num_done_s0/CLEAR</td>
<td>lcd_init_inst/cnt_s4_num_done_s0/CLEAR</td>
<td>sys_rst_n_d:[F]</td>
<td>xtal_clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>2.380</td>
</tr>
<tr>
<td>16</td>
<td>8.772</td>
<td>lcd_init_inst/cnt_150ms_3_s0/CLEAR</td>
<td>lcd_init_inst/cnt_150ms_3_s0/CLEAR</td>
<td>sys_rst_n_d:[F]</td>
<td>xtal_clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>2.380</td>
</tr>
<tr>
<td>17</td>
<td>8.777</td>
<td>lcd_show_char_inst/cnt_set_windows_0_s1/CLEAR</td>
<td>lcd_show_char_inst/cnt_set_windows_0_s1/CLEAR</td>
<td>sys_rst_n_d:[F]</td>
<td>xtal_clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>2.376</td>
</tr>
<tr>
<td>18</td>
<td>8.777</td>
<td>lcd_show_char_inst/data_0_s1/CLEAR</td>
<td>lcd_show_char_inst/data_0_s1/CLEAR</td>
<td>sys_rst_n_d:[F]</td>
<td>xtal_clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>2.376</td>
</tr>
<tr>
<td>19</td>
<td>8.777</td>
<td>lcd_show_char_inst/cnt_wr_color_data_2_s1/CLEAR</td>
<td>lcd_show_char_inst/cnt_wr_color_data_2_s1/CLEAR</td>
<td>sys_rst_n_d:[F]</td>
<td>xtal_clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>2.376</td>
</tr>
<tr>
<td>20</td>
<td>8.777</td>
<td>lcd_show_char_inst/cnt_wr_color_data_5_s1/CLEAR</td>
<td>lcd_show_char_inst/cnt_wr_color_data_5_s1/CLEAR</td>
<td>sys_rst_n_d:[F]</td>
<td>xtal_clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>2.376</td>
</tr>
<tr>
<td>21</td>
<td>8.777</td>
<td>show_string_number_inst/start_y_7_s0/CLEAR</td>
<td>show_string_number_inst/start_y_7_s0/CLEAR</td>
<td>sys_rst_n_d:[F]</td>
<td>xtal_clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>2.376</td>
</tr>
<tr>
<td>22</td>
<td>8.777</td>
<td>show_string_number_inst/start_x_2_s0/CLEAR</td>
<td>show_string_number_inst/start_x_2_s0/CLEAR</td>
<td>sys_rst_n_d:[F]</td>
<td>xtal_clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>2.376</td>
</tr>
<tr>
<td>23</td>
<td>8.777</td>
<td>show_string_number_inst/ascii_num_2_s0/CLEAR</td>
<td>show_string_number_inst/ascii_num_2_s0/CLEAR</td>
<td>sys_rst_n_d:[F]</td>
<td>xtal_clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>2.376</td>
</tr>
<tr>
<td>24</td>
<td>8.777</td>
<td>show_string_number_inst/decimal_second_tens_2_s0/CLEAR</td>
<td>show_string_number_inst/decimal_second_tens_2_s0/CLEAR</td>
<td>sys_rst_n_d:[F]</td>
<td>xtal_clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>2.376</td>
</tr>
<tr>
<td>25</td>
<td>8.004</td>
<td>clockstatus_inst/n398_s0/I0</td>
<td>clockstatus_inst/haveAlarm_s7/CLEAR</td>
<td>sys_rst_n_d:[F]</td>
<td>sys_rst_n_d:[R]</td>
<td>10.000</td>
<td>-1.313</td>
<td>3.266</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.442</td>
<td>lcd_show_char_inst/state1_finish_flag_s0/CLEAR</td>
<td>lcd_show_char_inst/state1_finish_flag_s0/CLEAR</td>
<td>sys_rst_n_d:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-1.029</td>
<td>1.516</td>
</tr>
<tr>
<td>2</td>
<td>0.442</td>
<td>show_string_number_inst/start_y_6_s0/CLEAR</td>
<td>show_string_number_inst/start_y_6_s0/CLEAR</td>
<td>sys_rst_n_d:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-1.029</td>
<td>1.516</td>
</tr>
<tr>
<td>3</td>
<td>0.442</td>
<td>show_string_number_inst/start_x_4_s0/CLEAR</td>
<td>show_string_number_inst/start_x_4_s0/CLEAR</td>
<td>sys_rst_n_d:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-1.029</td>
<td>1.516</td>
</tr>
<tr>
<td>4</td>
<td>0.442</td>
<td>show_string_number_inst/start_x_6_s0/CLEAR</td>
<td>show_string_number_inst/start_x_6_s0/CLEAR</td>
<td>sys_rst_n_d:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-1.029</td>
<td>1.516</td>
</tr>
<tr>
<td>5</td>
<td>0.442</td>
<td>show_string_number_inst/ascii_num_1_s0/CLEAR</td>
<td>show_string_number_inst/ascii_num_1_s0/CLEAR</td>
<td>sys_rst_n_d:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-1.029</td>
<td>1.516</td>
</tr>
<tr>
<td>6</td>
<td>0.442</td>
<td>show_string_number_inst/ascii_num_5_s0/CLEAR</td>
<td>show_string_number_inst/ascii_num_5_s0/CLEAR</td>
<td>sys_rst_n_d:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-1.029</td>
<td>1.516</td>
</tr>
<tr>
<td>7</td>
<td>0.442</td>
<td>show_string_number_inst/decimal_second_ones_0_s0/CLEAR</td>
<td>show_string_number_inst/decimal_second_ones_0_s0/CLEAR</td>
<td>sys_rst_n_d:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-1.029</td>
<td>1.516</td>
</tr>
<tr>
<td>8</td>
<td>0.442</td>
<td>show_string_number_inst/decimal_minute_ones_0_s0/CLEAR</td>
<td>show_string_number_inst/decimal_minute_ones_0_s0/CLEAR</td>
<td>sys_rst_n_d:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-1.029</td>
<td>1.516</td>
</tr>
<tr>
<td>9</td>
<td>0.442</td>
<td>show_string_number_inst/decimal_minute_ones_2_s0/CLEAR</td>
<td>show_string_number_inst/decimal_minute_ones_2_s0/CLEAR</td>
<td>sys_rst_n_d:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-1.029</td>
<td>1.516</td>
</tr>
<tr>
<td>10</td>
<td>0.442</td>
<td>show_string_number_inst/decimal_hour_ones_2_s0/CLEAR</td>
<td>show_string_number_inst/decimal_hour_ones_2_s0/CLEAR</td>
<td>sys_rst_n_d:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-1.029</td>
<td>1.516</td>
</tr>
<tr>
<td>11</td>
<td>0.442</td>
<td>show_string_number_inst/decimal_hour_tens_0_s0/CLEAR</td>
<td>show_string_number_inst/decimal_hour_tens_0_s0/CLEAR</td>
<td>sys_rst_n_d:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-1.029</td>
<td>1.516</td>
</tr>
<tr>
<td>12</td>
<td>0.442</td>
<td>show_string_number_inst/decimal_hour_tens_2_s0/CLEAR</td>
<td>show_string_number_inst/decimal_hour_tens_2_s0/CLEAR</td>
<td>sys_rst_n_d:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-1.029</td>
<td>1.516</td>
</tr>
<tr>
<td>13</td>
<td>0.442</td>
<td>show_string_number_inst/decimal_hour_tens_3_s0/CLEAR</td>
<td>show_string_number_inst/decimal_hour_tens_3_s0/CLEAR</td>
<td>sys_rst_n_d:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-1.029</td>
<td>1.516</td>
</tr>
<tr>
<td>14</td>
<td>0.442</td>
<td>show_string_number_inst/show_char_flag_s0/CLEAR</td>
<td>show_string_number_inst/show_char_flag_s0/CLEAR</td>
<td>sys_rst_n_d:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-1.029</td>
<td>1.516</td>
</tr>
<tr>
<td>15</td>
<td>0.442</td>
<td>lcd_init_inst/cnt_s5_num_0_s3/CLEAR</td>
<td>lcd_init_inst/cnt_s5_num_0_s3/CLEAR</td>
<td>sys_rst_n_d:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-1.029</td>
<td>1.516</td>
</tr>
<tr>
<td>16</td>
<td>0.442</td>
<td>lcd_init_inst/cnt_s5_num_5_s3/CLEAR</td>
<td>lcd_init_inst/cnt_s5_num_5_s3/CLEAR</td>
<td>sys_rst_n_d:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-1.029</td>
<td>1.516</td>
</tr>
<tr>
<td>17</td>
<td>0.442</td>
<td>lcd_init_inst/cnt_s5_num_8_s3/CLEAR</td>
<td>lcd_init_inst/cnt_s5_num_8_s3/CLEAR</td>
<td>sys_rst_n_d:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-1.029</td>
<td>1.516</td>
</tr>
<tr>
<td>18</td>
<td>0.442</td>
<td>lcd_init_inst/cnt_s5_num_9_s3/CLEAR</td>
<td>lcd_init_inst/cnt_s5_num_9_s3/CLEAR</td>
<td>sys_rst_n_d:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-1.029</td>
<td>1.516</td>
</tr>
<tr>
<td>19</td>
<td>0.442</td>
<td>lcd_init_inst/cnt_s5_num_7_s1/CLEAR</td>
<td>lcd_init_inst/cnt_s5_num_7_s1/CLEAR</td>
<td>sys_rst_n_d:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-1.029</td>
<td>1.516</td>
</tr>
<tr>
<td>20</td>
<td>0.442</td>
<td>lcd_init_inst/init_data_0_s0/CLEAR</td>
<td>lcd_init_inst/init_data_0_s0/CLEAR</td>
<td>sys_rst_n_d:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-1.029</td>
<td>1.516</td>
</tr>
<tr>
<td>21</td>
<td>0.442</td>
<td>lcd_init_inst/init_data_1_s0/CLEAR</td>
<td>lcd_init_inst/init_data_1_s0/CLEAR</td>
<td>sys_rst_n_d:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-1.029</td>
<td>1.516</td>
</tr>
<tr>
<td>22</td>
<td>0.442</td>
<td>lcd_init_inst/init_data_2_s0/CLEAR</td>
<td>lcd_init_inst/init_data_2_s0/CLEAR</td>
<td>sys_rst_n_d:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-1.029</td>
<td>1.516</td>
</tr>
<tr>
<td>23</td>
<td>0.442</td>
<td>lcd_init_inst/init_data_3_s0/CLEAR</td>
<td>lcd_init_inst/init_data_3_s0/CLEAR</td>
<td>sys_rst_n_d:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-1.029</td>
<td>1.516</td>
</tr>
<tr>
<td>24</td>
<td>0.442</td>
<td>lcd_init_inst/init_data_8_s0/PRESET</td>
<td>lcd_init_inst/init_data_8_s0/PRESET</td>
<td>sys_rst_n_d:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-1.029</td>
<td>1.516</td>
</tr>
<tr>
<td>25</td>
<td>0.442</td>
<td>lcd_init_inst/lcd_rst_s0/CLEAR</td>
<td>lcd_init_inst/lcd_rst_s0/CLEAR</td>
<td>sys_rst_n_d:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-1.029</td>
<td>1.516</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.987</td>
<td>9.237</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dht11_inst/clk_1M</td>
<td>dht11_inst/count_1us_20_s0</td>
</tr>
<tr>
<td>2</td>
<td>7.987</td>
<td>9.237</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dht11_inst/clk_1M</td>
<td>dht11_inst/count_1us_19_s0</td>
</tr>
<tr>
<td>3</td>
<td>7.987</td>
<td>9.237</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dht11_inst/clk_1M</td>
<td>dht11_inst/data_temp_9_s0</td>
</tr>
<tr>
<td>4</td>
<td>7.987</td>
<td>9.237</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dht11_inst/clk_1M</td>
<td>dht11_inst/TempHumi_15_s0</td>
</tr>
<tr>
<td>5</td>
<td>7.987</td>
<td>9.237</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dht11_inst/clk_1M</td>
<td>dht11_inst/n667_s0</td>
</tr>
<tr>
<td>6</td>
<td>7.987</td>
<td>9.237</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dht11_inst/clk_1M</td>
<td>dht11_inst/dht_d0_s0</td>
</tr>
<tr>
<td>7</td>
<td>7.987</td>
<td>9.237</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dht11_inst/clk_1M</td>
<td>dht11_inst/next_state_2_s1</td>
</tr>
<tr>
<td>8</td>
<td>7.987</td>
<td>9.237</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dht11_inst/clk_1M</td>
<td>dht11_inst/us_clear_s1</td>
</tr>
<tr>
<td>9</td>
<td>7.987</td>
<td>9.237</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dht11_inst/clk_1M</td>
<td>dht11_inst/next_state_0_s1</td>
</tr>
<tr>
<td>10</td>
<td>7.987</td>
<td>9.237</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dht11_inst/clk_1M</td>
<td>dht11_inst/dht_d1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.890</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.796</td>
</tr>
<tr>
<td class="label">From</td>
<td>Buzzer1/n76_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>Buzzer1/freq_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CP_1Hz:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>28</td>
<td>R4C15[1][B]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>13.116</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[3][B]</td>
<td style=" font-weight:bold;">Buzzer1/n76_s2/I3</td>
</tr>
<tr>
<td>14.215</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R8C11[3][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n76_s2/F</td>
</tr>
<tr>
<td>15.084</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[1][B]</td>
<td>Buzzer1/n71_s1/I3</td>
</tr>
<tr>
<td>15.906</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C10[1][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n71_s1/F</td>
</tr>
<tr>
<td>15.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[1][B]</td>
<td style=" font-weight:bold;">Buzzer1/freq_cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][B]</td>
<td>Buzzer1/freq_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Buzzer1/freq_cnt_5_s0</td>
</tr>
<tr>
<td>20.796</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C10[1][B]</td>
<td>Buzzer1/freq_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.921, 32.526%; route: 0.869, 14.715%; tC2Q: 3.116, 52.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.890</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.796</td>
</tr>
<tr>
<td class="label">From</td>
<td>Buzzer1/n76_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>Buzzer1/freq_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CP_1Hz:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>28</td>
<td>R4C15[1][B]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>13.116</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[3][B]</td>
<td style=" font-weight:bold;">Buzzer1/n76_s2/I3</td>
</tr>
<tr>
<td>14.215</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R8C11[3][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n76_s2/F</td>
</tr>
<tr>
<td>15.084</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>Buzzer1/n68_s1/I3</td>
</tr>
<tr>
<td>15.906</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td style=" background: #97FFFF;">Buzzer1/n68_s1/F</td>
</tr>
<tr>
<td>15.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td style=" font-weight:bold;">Buzzer1/freq_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>Buzzer1/freq_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Buzzer1/freq_cnt_8_s0</td>
</tr>
<tr>
<td>20.796</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>Buzzer1/freq_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.921, 32.526%; route: 0.869, 14.715%; tC2Q: 3.116, 52.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.796</td>
</tr>
<tr>
<td class="label">From</td>
<td>Buzzer1/n76_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>Buzzer1/freq_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CP_1Hz:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>28</td>
<td>R4C15[1][B]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>13.116</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[3][B]</td>
<td style=" font-weight:bold;">Buzzer1/n76_s2/I3</td>
</tr>
<tr>
<td>14.215</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R8C11[3][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n76_s2/F</td>
</tr>
<tr>
<td>15.069</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>Buzzer1/n66_s1/I2</td>
</tr>
<tr>
<td>15.891</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">Buzzer1/n66_s1/F</td>
</tr>
<tr>
<td>15.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">Buzzer1/freq_cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>Buzzer1/freq_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Buzzer1/freq_cnt_10_s0</td>
</tr>
<tr>
<td>20.796</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>Buzzer1/freq_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.921, 32.609%; route: 0.854, 14.497%; tC2Q: 3.116, 52.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.796</td>
</tr>
<tr>
<td class="label">From</td>
<td>Buzzer1/n76_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>Buzzer1/freq_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CP_1Hz:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>28</td>
<td>R4C15[1][B]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>13.116</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[3][B]</td>
<td style=" font-weight:bold;">Buzzer1/n76_s2/I3</td>
</tr>
<tr>
<td>14.215</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R8C11[3][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n76_s2/F</td>
</tr>
<tr>
<td>15.069</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>Buzzer1/n65_s1/I3</td>
</tr>
<tr>
<td>15.891</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">Buzzer1/n65_s1/F</td>
</tr>
<tr>
<td>15.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">Buzzer1/freq_cnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>Buzzer1/freq_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Buzzer1/freq_cnt_11_s0</td>
</tr>
<tr>
<td>20.796</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>Buzzer1/freq_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.921, 32.609%; route: 0.854, 14.497%; tC2Q: 3.116, 52.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.796</td>
</tr>
<tr>
<td class="label">From</td>
<td>Buzzer1/n76_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>Buzzer1/freq_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CP_1Hz:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>28</td>
<td>R4C15[1][B]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>13.116</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[3][B]</td>
<td style=" font-weight:bold;">Buzzer1/n76_s2/I3</td>
</tr>
<tr>
<td>14.215</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R8C11[3][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n76_s2/F</td>
</tr>
<tr>
<td>14.757</td>
<td>0.542</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][B]</td>
<td>Buzzer1/n74_s1/I3</td>
</tr>
<tr>
<td>15.856</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n74_s1/F</td>
</tr>
<tr>
<td>15.856</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][B]</td>
<td style=" font-weight:bold;">Buzzer1/freq_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C11[2][B]</td>
<td>Buzzer1/freq_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Buzzer1/freq_cnt_2_s0</td>
</tr>
<tr>
<td>20.796</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C11[2][B]</td>
<td>Buzzer1/freq_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.198, 37.534%; route: 0.542, 9.257%; tC2Q: 3.116, 53.209%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.796</td>
</tr>
<tr>
<td class="label">From</td>
<td>Buzzer1/n76_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>Buzzer1/freq_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CP_1Hz:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>28</td>
<td>R4C15[1][B]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>13.116</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[3][B]</td>
<td style=" font-weight:bold;">Buzzer1/n76_s2/I3</td>
</tr>
<tr>
<td>14.215</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R8C11[3][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n76_s2/F</td>
</tr>
<tr>
<td>14.757</td>
<td>0.542</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][B]</td>
<td>Buzzer1/n76_s1/I1</td>
</tr>
<tr>
<td>15.789</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n76_s1/F</td>
</tr>
<tr>
<td>15.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][B]</td>
<td style=" font-weight:bold;">Buzzer1/freq_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C11[0][B]</td>
<td>Buzzer1/freq_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Buzzer1/freq_cnt_0_s0</td>
</tr>
<tr>
<td>20.796</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C11[0][B]</td>
<td>Buzzer1/freq_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 36.811%; route: 0.542, 9.364%; tC2Q: 3.116, 53.825%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.796</td>
</tr>
<tr>
<td class="label">From</td>
<td>Buzzer1/n76_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>Buzzer1/freq_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CP_1Hz:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>28</td>
<td>R4C15[1][B]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>13.116</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[3][B]</td>
<td style=" font-weight:bold;">Buzzer1/n76_s2/I3</td>
</tr>
<tr>
<td>14.215</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R8C11[3][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n76_s2/F</td>
</tr>
<tr>
<td>14.757</td>
<td>0.542</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][B]</td>
<td>Buzzer1/n73_s1/I2</td>
</tr>
<tr>
<td>15.789</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n73_s1/F</td>
</tr>
<tr>
<td>15.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][B]</td>
<td style=" font-weight:bold;">Buzzer1/freq_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C11[1][B]</td>
<td>Buzzer1/freq_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Buzzer1/freq_cnt_3_s0</td>
</tr>
<tr>
<td>20.796</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C11[1][B]</td>
<td>Buzzer1/freq_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 36.811%; route: 0.542, 9.364%; tC2Q: 3.116, 53.825%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.796</td>
</tr>
<tr>
<td class="label">From</td>
<td>Buzzer1/n76_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>Buzzer1/freq_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CP_1Hz:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>28</td>
<td>R4C15[1][B]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>13.116</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[3][B]</td>
<td style=" font-weight:bold;">Buzzer1/n76_s2/I3</td>
</tr>
<tr>
<td>14.215</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R8C11[3][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n76_s2/F</td>
</tr>
<tr>
<td>14.757</td>
<td>0.542</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][A]</td>
<td>Buzzer1/n70_s1/I2</td>
</tr>
<tr>
<td>15.789</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][A]</td>
<td style=" background: #97FFFF;">Buzzer1/n70_s1/F</td>
</tr>
<tr>
<td>15.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][A]</td>
<td style=" font-weight:bold;">Buzzer1/freq_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C11[1][A]</td>
<td>Buzzer1/freq_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Buzzer1/freq_cnt_6_s0</td>
</tr>
<tr>
<td>20.796</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C11[1][A]</td>
<td>Buzzer1/freq_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 36.811%; route: 0.542, 9.364%; tC2Q: 3.116, 53.825%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.796</td>
</tr>
<tr>
<td class="label">From</td>
<td>Buzzer1/n76_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>Buzzer1/freq_cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CP_1Hz:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>28</td>
<td>R4C15[1][B]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>13.116</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[3][B]</td>
<td style=" font-weight:bold;">Buzzer1/n76_s2/I3</td>
</tr>
<tr>
<td>14.177</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R8C11[3][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n76_s2/F</td>
</tr>
<tr>
<td>14.609</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td>Buzzer1/n61_s1/I2</td>
</tr>
<tr>
<td>15.708</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n61_s1/F</td>
</tr>
<tr>
<td>15.708</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td style=" font-weight:bold;">Buzzer1/freq_cnt_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td>Buzzer1/freq_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Buzzer1/freq_cnt_15_s0</td>
</tr>
<tr>
<td>20.796</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C11[2][B]</td>
<td>Buzzer1/freq_cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.160, 37.839%; route: 0.432, 7.576%; tC2Q: 3.116, 54.586%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.096</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.700</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.796</td>
</tr>
<tr>
<td class="label">From</td>
<td>Buzzer1/n76_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>Buzzer1/freq_cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CP_1Hz:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>28</td>
<td>R4C15[1][B]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>13.116</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[3][B]</td>
<td style=" font-weight:bold;">Buzzer1/n76_s2/I3</td>
</tr>
<tr>
<td>14.215</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R8C11[3][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n76_s2/F</td>
</tr>
<tr>
<td>15.074</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>Buzzer1/n62_s1/I3</td>
</tr>
<tr>
<td>15.700</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n62_s1/F</td>
</tr>
<tr>
<td>15.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td style=" font-weight:bold;">Buzzer1/freq_cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>Buzzer1/freq_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Buzzer1/freq_cnt_14_s0</td>
</tr>
<tr>
<td>20.796</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>Buzzer1/freq_cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.725, 30.265%; route: 0.859, 15.064%; tC2Q: 3.116, 54.670%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.435</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.796</td>
</tr>
<tr>
<td class="label">From</td>
<td>Buzzer1/n76_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>Buzzer1/freq_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CP_1Hz:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>28</td>
<td>R4C15[1][B]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>13.116</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[3][B]</td>
<td style=" font-weight:bold;">Buzzer1/n76_s2/I3</td>
</tr>
<tr>
<td>14.177</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R8C11[3][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n76_s2/F</td>
</tr>
<tr>
<td>14.613</td>
<td>0.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>Buzzer1/n63_s1/I2</td>
</tr>
<tr>
<td>15.435</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">Buzzer1/n63_s1/F</td>
</tr>
<tr>
<td>15.435</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">Buzzer1/freq_cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>Buzzer1/freq_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Buzzer1/freq_cnt_13_s0</td>
</tr>
<tr>
<td>20.796</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>Buzzer1/freq_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.883, 34.643%; route: 0.436, 8.029%; tC2Q: 3.116, 57.328%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.435</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.796</td>
</tr>
<tr>
<td class="label">From</td>
<td>Buzzer1/n76_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>Buzzer1/freq_cnt_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CP_1Hz:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>28</td>
<td>R4C15[1][B]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>13.116</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[3][B]</td>
<td style=" font-weight:bold;">Buzzer1/n76_s2/I3</td>
</tr>
<tr>
<td>14.177</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R8C11[3][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n76_s2/F</td>
</tr>
<tr>
<td>14.613</td>
<td>0.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td>Buzzer1/n60_s1/I3</td>
</tr>
<tr>
<td>15.435</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n60_s1/F</td>
</tr>
<tr>
<td>15.435</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td style=" font-weight:bold;">Buzzer1/freq_cnt_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td>Buzzer1/freq_cnt_16_s0/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Buzzer1/freq_cnt_16_s0</td>
</tr>
<tr>
<td>20.796</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C11[0][B]</td>
<td>Buzzer1/freq_cnt_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.883, 34.643%; route: 0.436, 8.029%; tC2Q: 3.116, 57.328%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.435</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.796</td>
</tr>
<tr>
<td class="label">From</td>
<td>Buzzer1/n76_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>Buzzer1/freq_cnt_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CP_1Hz:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>28</td>
<td>R4C15[1][B]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>13.116</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[3][B]</td>
<td style=" font-weight:bold;">Buzzer1/n76_s2/I3</td>
</tr>
<tr>
<td>14.177</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R8C11[3][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n76_s2/F</td>
</tr>
<tr>
<td>14.613</td>
<td>0.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>Buzzer1/n59_s1/I3</td>
</tr>
<tr>
<td>15.435</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">Buzzer1/n59_s1/F</td>
</tr>
<tr>
<td>15.435</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td style=" font-weight:bold;">Buzzer1/freq_cnt_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>Buzzer1/freq_cnt_17_s0/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Buzzer1/freq_cnt_17_s0</td>
</tr>
<tr>
<td>20.796</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>Buzzer1/freq_cnt_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.883, 34.643%; route: 0.436, 8.029%; tC2Q: 3.116, 57.328%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.505</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.796</td>
</tr>
<tr>
<td class="label">From</td>
<td>Buzzer1/n76_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>Buzzer1/freq_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CP_1Hz:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>28</td>
<td>R4C15[1][B]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>13.116</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[3][B]</td>
<td style=" font-weight:bold;">Buzzer1/n76_s2/I3</td>
</tr>
<tr>
<td>14.215</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R8C11[3][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n76_s2/F</td>
</tr>
<tr>
<td>14.259</td>
<td>0.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>Buzzer1/n72_s1/I2</td>
</tr>
<tr>
<td>15.291</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n72_s1/F</td>
</tr>
<tr>
<td>15.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td style=" font-weight:bold;">Buzzer1/freq_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>Buzzer1/freq_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Buzzer1/freq_cnt_4_s0</td>
</tr>
<tr>
<td>20.796</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>Buzzer1/freq_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 40.277%; route: 0.044, 0.829%; tC2Q: 3.116, 58.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.505</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.796</td>
</tr>
<tr>
<td class="label">From</td>
<td>Buzzer1/n76_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>Buzzer1/freq_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CP_1Hz:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>28</td>
<td>R4C15[1][B]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>13.116</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[3][B]</td>
<td style=" font-weight:bold;">Buzzer1/n76_s2/I3</td>
</tr>
<tr>
<td>14.215</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R8C11[3][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n76_s2/F</td>
</tr>
<tr>
<td>14.259</td>
<td>0.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td>Buzzer1/n69_s1/I2</td>
</tr>
<tr>
<td>15.291</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n69_s1/F</td>
</tr>
<tr>
<td>15.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td style=" font-weight:bold;">Buzzer1/freq_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td>Buzzer1/freq_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Buzzer1/freq_cnt_7_s0</td>
</tr>
<tr>
<td>20.796</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C11[0][B]</td>
<td>Buzzer1/freq_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 40.277%; route: 0.044, 0.829%; tC2Q: 3.116, 58.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.505</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.796</td>
</tr>
<tr>
<td class="label">From</td>
<td>Buzzer1/n76_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>Buzzer1/freq_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CP_1Hz:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>28</td>
<td>R4C15[1][B]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>13.116</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[3][B]</td>
<td style=" font-weight:bold;">Buzzer1/n76_s2/I3</td>
</tr>
<tr>
<td>14.215</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R8C11[3][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n76_s2/F</td>
</tr>
<tr>
<td>14.259</td>
<td>0.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>Buzzer1/n67_s1/I2</td>
</tr>
<tr>
<td>15.291</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" background: #97FFFF;">Buzzer1/n67_s1/F</td>
</tr>
<tr>
<td>15.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" font-weight:bold;">Buzzer1/freq_cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>Buzzer1/freq_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Buzzer1/freq_cnt_9_s0</td>
</tr>
<tr>
<td>20.796</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>Buzzer1/freq_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 40.277%; route: 0.044, 0.829%; tC2Q: 3.116, 58.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.796</td>
</tr>
<tr>
<td class="label">From</td>
<td>Buzzer1/n76_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>Buzzer1/freq_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CP_1Hz:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>28</td>
<td>R4C15[1][B]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>13.116</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[3][B]</td>
<td style=" font-weight:bold;">Buzzer1/n76_s2/I3</td>
</tr>
<tr>
<td>14.177</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R8C11[3][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n76_s2/F</td>
</tr>
<tr>
<td>14.613</td>
<td>0.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>Buzzer1/n64_s1/I2</td>
</tr>
<tr>
<td>15.239</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n64_s1/F</td>
</tr>
<tr>
<td>15.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">Buzzer1/freq_cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>Buzzer1/freq_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Buzzer1/freq_cnt_12_s0</td>
</tr>
<tr>
<td>20.796</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>Buzzer1/freq_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.687, 32.198%; route: 0.436, 8.329%; tC2Q: 3.116, 59.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/n649_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>11.887</td>
<td>1.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[3][A]</td>
<td style=" font-weight:bold;">dht11_inst/n649_s5/I0</td>
</tr>
<tr>
<td>12.513</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R3C7[3][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n649_s5/F</td>
</tr>
<tr>
<td>13.333</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C8[3][A]</td>
<td>dht11_inst/n601_s3/I3</td>
</tr>
<tr>
<td>14.359</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R2C8[3][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>15.159</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[1][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R2C3[1][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[1][B]</td>
<td>dht11_inst/data_valid_9_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/data_valid_9_s0</td>
</tr>
<tr>
<td>21.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C9[1][B]</td>
<td>dht11_inst/data_valid_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.362</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.652, 32.022%; route: 1.620, 31.408%; tC2Q: 1.887, 36.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/n649_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>11.887</td>
<td>1.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[3][A]</td>
<td style=" font-weight:bold;">dht11_inst/n649_s5/I0</td>
</tr>
<tr>
<td>12.513</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R3C7[3][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n649_s5/F</td>
</tr>
<tr>
<td>13.333</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C8[3][A]</td>
<td>dht11_inst/n601_s3/I3</td>
</tr>
<tr>
<td>14.359</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R2C8[3][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>15.159</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[1][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R2C3[1][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[1][A]</td>
<td>dht11_inst/data_valid_12_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/data_valid_12_s0</td>
</tr>
<tr>
<td>21.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C9[1][A]</td>
<td>dht11_inst/data_valid_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.362</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.652, 32.022%; route: 1.620, 31.408%; tC2Q: 1.887, 36.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/n649_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>11.887</td>
<td>1.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[3][A]</td>
<td style=" font-weight:bold;">dht11_inst/n649_s5/I0</td>
</tr>
<tr>
<td>12.513</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R3C7[3][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n649_s5/F</td>
</tr>
<tr>
<td>13.333</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C8[3][A]</td>
<td>dht11_inst/n601_s3/I3</td>
</tr>
<tr>
<td>14.359</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R2C8[3][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>15.159</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[2][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_26_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R2C3[1][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[2][A]</td>
<td>dht11_inst/data_valid_26_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/data_valid_26_s0</td>
</tr>
<tr>
<td>21.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C9[2][A]</td>
<td>dht11_inst/data_valid_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.362</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.652, 32.022%; route: 1.620, 31.408%; tC2Q: 1.887, 36.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/n649_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>11.887</td>
<td>1.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[3][A]</td>
<td style=" font-weight:bold;">dht11_inst/n649_s5/I0</td>
</tr>
<tr>
<td>12.513</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R3C7[3][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n649_s5/F</td>
</tr>
<tr>
<td>13.333</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C8[3][A]</td>
<td>dht11_inst/n601_s3/I3</td>
</tr>
<tr>
<td>14.359</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R2C8[3][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>15.159</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[2][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_27_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R2C3[1][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[2][B]</td>
<td>dht11_inst/data_valid_27_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/data_valid_27_s0</td>
</tr>
<tr>
<td>21.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C9[2][B]</td>
<td>dht11_inst/data_valid_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.362</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.652, 32.022%; route: 1.620, 31.408%; tC2Q: 1.887, 36.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/n649_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>11.887</td>
<td>1.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[3][A]</td>
<td style=" font-weight:bold;">dht11_inst/n649_s5/I0</td>
</tr>
<tr>
<td>12.513</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R3C7[3][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n649_s5/F</td>
</tr>
<tr>
<td>13.333</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C8[3][A]</td>
<td>dht11_inst/n601_s3/I3</td>
</tr>
<tr>
<td>14.359</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R2C8[3][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>15.159</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_30_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R2C3[1][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>dht11_inst/data_valid_30_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/data_valid_30_s0</td>
</tr>
<tr>
<td>21.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>dht11_inst/data_valid_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.362</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.652, 32.022%; route: 1.620, 31.408%; tC2Q: 1.887, 36.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/n649_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>11.887</td>
<td>1.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[3][A]</td>
<td style=" font-weight:bold;">dht11_inst/n649_s5/I0</td>
</tr>
<tr>
<td>12.513</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R3C7[3][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n649_s5/F</td>
</tr>
<tr>
<td>13.333</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C8[3][A]</td>
<td>dht11_inst/n601_s3/I3</td>
</tr>
<tr>
<td>14.359</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R2C8[3][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>15.159</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_31_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R2C3[1][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][B]</td>
<td>dht11_inst/data_valid_31_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/data_valid_31_s0</td>
</tr>
<tr>
<td>21.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C9[0][B]</td>
<td>dht11_inst/data_valid_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.362</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.652, 32.022%; route: 1.620, 31.408%; tC2Q: 1.887, 36.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/n649_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>11.887</td>
<td>1.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[3][A]</td>
<td style=" font-weight:bold;">dht11_inst/n649_s5/I0</td>
</tr>
<tr>
<td>12.513</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R3C7[3][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n649_s5/F</td>
</tr>
<tr>
<td>13.333</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C8[3][A]</td>
<td>dht11_inst/n601_s3/I3</td>
</tr>
<tr>
<td>14.359</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R2C8[3][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>15.154</td>
<td>0.795</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[2][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R2C3[1][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[2][B]</td>
<td>dht11_inst/data_valid_10_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/data_valid_10_s0</td>
</tr>
<tr>
<td>21.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C9[2][B]</td>
<td>dht11_inst/data_valid_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.362</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.652, 32.050%; route: 1.616, 31.347%; tC2Q: 1.887, 36.603%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/n649_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>11.887</td>
<td>1.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[3][A]</td>
<td style=" font-weight:bold;">dht11_inst/n649_s5/I0</td>
</tr>
<tr>
<td>12.513</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R3C7[3][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n649_s5/F</td>
</tr>
<tr>
<td>13.333</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C8[3][A]</td>
<td>dht11_inst/n601_s3/I3</td>
</tr>
<tr>
<td>14.359</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R2C8[3][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>15.154</td>
<td>0.795</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[1][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R2C3[1][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[1][A]</td>
<td>dht11_inst/data_valid_13_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/data_valid_13_s0</td>
</tr>
<tr>
<td>21.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C9[1][A]</td>
<td>dht11_inst/data_valid_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.362</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.652, 32.050%; route: 1.616, 31.347%; tC2Q: 1.887, 36.603%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/n25_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/clk_1M_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R2C3[1][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td style=" font-weight:bold;">dht11_inst/n25_s4/I2</td>
</tr>
<tr>
<td>0.374</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n25_s4/F</td>
</tr>
<tr>
<td>0.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td style=" font-weight:bold;">dht11_inst/clk_1M_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td>dht11_inst/clk_1M_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M_s0</td>
</tr>
<tr>
<td>1.059</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C3[1][A]</td>
<td>dht11_inst/clk_1M_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 99.369%; route: 0.000, 0.000%; tC2Q: 0.002, 0.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>U0/n60_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>U0/CP_1Hz_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CP_1Hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>R4C15[1][B]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td style=" font-weight:bold;">U0/n60_s0/I0</td>
</tr>
<tr>
<td>0.726</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td style=" background: #97FFFF;">U0/n60_s0/F</td>
</tr>
<tr>
<td>0.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td style=" font-weight:bold;">U0/CP_1Hz_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td>U0/CP_1Hz_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>U0/CP_1Hz_s0</td>
</tr>
<tr>
<td>1.059</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C15[1][B]</td>
<td>U0/CP_1Hz_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 99.675%; route: 0.000, 0.000%; tC2Q: 0.002, 0.325%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockstatus_inst/newMinute_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1/Q_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CP_1Hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td>clockstatus_inst/newMinute_5_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C13[2][B]</td>
<td style=" font-weight:bold;">clockstatus_inst/newMinute_5_s0/Q</td>
</tr>
<tr>
<td>1.597</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][B]</td>
<td>M1/n27_s0/I0</td>
</tr>
<tr>
<td>1.969</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][B]</td>
<td style=" background: #97FFFF;">M1/n27_s0/F</td>
</tr>
<tr>
<td>1.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][B]</td>
<td style=" font-weight:bold;">M1/Q_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>R4C15[1][B]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>1.545</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][B]</td>
<td>M1/Q_1_s1/CLK</td>
</tr>
<tr>
<td>1.575</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1/Q_1_s1</td>
</tr>
<tr>
<td>1.575</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C13[0][B]</td>
<td>M1/Q_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.516</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.582%; route: 0.234, 24.950%; tC2Q: 0.333, 35.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.545, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/rom_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td>lcd_show_char_inst/rom_addr_11_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/rom_addr_11_s0/Q</td>
</tr>
<tr>
<td>1.597</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/your_instance_name/prom_inst_0/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_0/CLK</td>
</tr>
<tr>
<td>1.183</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/rom_addr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][B]</td>
<td>lcd_show_char_inst/rom_addr_7_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C2[2][B]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/rom_addr_7_s0/Q</td>
</tr>
<tr>
<td>1.597</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/your_instance_name/prom_inst_0/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_0/CLK</td>
</tr>
<tr>
<td>1.183</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockstatus_inst/newMinute_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M0/Q_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CP_1Hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C14[1][A]</td>
<td>clockstatus_inst/newMinute_3_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R10C14[1][A]</td>
<td style=" font-weight:bold;">clockstatus_inst/newMinute_3_s0/Q</td>
</tr>
<tr>
<td>1.628</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>M0/n24_s0/I0</td>
</tr>
<tr>
<td>2.000</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td style=" background: #97FFFF;">M0/n24_s0/F</td>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td style=" font-weight:bold;">M0/Q_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>R4C15[1][B]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>1.545</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>M0/Q_3_s1/CLK</td>
</tr>
<tr>
<td>1.575</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M0/Q_3_s1</td>
</tr>
<tr>
<td>1.575</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>M0/Q_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.516</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.293%; route: 0.266, 27.393%; tC2Q: 0.333, 34.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.545, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockstatus_inst/newMinute_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M0/Q_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CP_1Hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C14[2][A]</td>
<td>clockstatus_inst/newMinute_1_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R10C14[2][A]</td>
<td style=" font-weight:bold;">clockstatus_inst/newMinute_1_s0/Q</td>
</tr>
<tr>
<td>1.628</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[2][A]</td>
<td>M0/n26_s0/I2</td>
</tr>
<tr>
<td>2.000</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C14[2][A]</td>
<td style=" background: #97FFFF;">M0/n26_s0/F</td>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[2][A]</td>
<td style=" font-weight:bold;">M0/Q_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>R4C15[1][B]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>1.545</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[2][A]</td>
<td>M0/Q_1_s1/CLK</td>
</tr>
<tr>
<td>1.575</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M0/Q_1_s1</td>
</tr>
<tr>
<td>1.575</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C14[2][A]</td>
<td>M0/Q_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.516</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.293%; route: 0.266, 27.393%; tC2Q: 0.333, 34.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.545, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.003</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockstatus_inst/newMinute_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1/Q_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CP_1Hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C13[0][A]</td>
<td>clockstatus_inst/newMinute_6_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R10C13[0][A]</td>
<td style=" font-weight:bold;">clockstatus_inst/newMinute_6_s0/Q</td>
</tr>
<tr>
<td>1.631</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td>M1/n26_s0/I0</td>
</tr>
<tr>
<td>2.003</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td style=" background: #97FFFF;">M1/n26_s0/F</td>
</tr>
<tr>
<td>2.003</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td style=" font-weight:bold;">M1/Q_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>R4C15[1][B]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>1.545</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td>M1/Q_2_s1/CLK</td>
</tr>
<tr>
<td>1.575</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1/Q_2_s1</td>
</tr>
<tr>
<td>1.575</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C13[1][A]</td>
<td>M1/Q_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.516</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.192%; route: 0.269, 27.585%; tC2Q: 0.333, 34.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.545, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>1.516</td>
<td>1.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/your_instance_name/prom_inst_1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_1/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_1</td>
</tr>
<tr>
<td>1.074</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.516, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>1.516</td>
<td>1.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/your_instance_name/prom_inst_0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_0</td>
</tr>
<tr>
<td>1.074</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.516, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.600</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>key1/state.SCAN_C3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key1/Col_Tmp_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>key1/state.SCAN_C3_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">key1/state.SCAN_C3_s0/Q</td>
</tr>
<tr>
<td>1.600</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td style=" font-weight:bold;">key1/Col_Tmp_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td>key1/Col_Tmp_3_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C15[1][A]</td>
<td>key1/Col_Tmp_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>key1/state.SCAN_C1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key1/Col_Tmp_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][B]</td>
<td>key1/state.SCAN_C1_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R2C12[1][B]</td>
<td style=" font-weight:bold;">key1/state.SCAN_C1_s0/Q</td>
</tr>
<tr>
<td>1.602</td>
<td>0.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[2][A]</td>
<td style=" font-weight:bold;">key1/Col_Tmp_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[2][A]</td>
<td>key1/Col_Tmp_1_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C12[2][A]</td>
<td>key1/Col_Tmp_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.240, 41.854%; tC2Q: 0.333, 58.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>key1/Col_Tmp_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key1/Key_Value_tmp_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[0][A]</td>
<td>key1/Col_Tmp_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C14[0][A]</td>
<td style=" font-weight:bold;">key1/Col_Tmp_0_s0/Q</td>
</tr>
<tr>
<td>1.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[2][B]</td>
<td style=" font-weight:bold;">key1/Key_Value_tmp_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[2][B]</td>
<td>key1/Key_Value_tmp_0_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C14[2][B]</td>
<td>key1/Key_Value_tmp_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.123%; tC2Q: 0.333, 57.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.583</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/lcd_rst_high_flag_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/lcd_rst_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][B]</td>
<td>lcd_init_inst/lcd_rst_high_flag_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/lcd_rst_high_flag_s0/Q</td>
</tr>
<tr>
<td>1.627</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/lcd_rst_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td>lcd_init_inst/lcd_rst_s0/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C19[0][A]</td>
<td>lcd_init_inst/lcd_rst_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 44.283%; tC2Q: 0.333, 55.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/rom_addr_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>lcd_show_char_inst/rom_addr_10_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C3[1][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/rom_addr_10_s0/Q</td>
</tr>
<tr>
<td>1.864</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/your_instance_name/prom_inst_0/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_0/CLK</td>
</tr>
<tr>
<td>1.183</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.501, 60.063%; tC2Q: 0.333, 39.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/rom_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>lcd_show_char_inst/rom_addr_4_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C2[1][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/rom_addr_4_s0/Q</td>
</tr>
<tr>
<td>1.864</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/your_instance_name/prom_inst_0/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_0/CLK</td>
</tr>
<tr>
<td>1.183</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.501, 60.063%; tC2Q: 0.333, 39.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/cnt_wr_color_data_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/cnt_wr_color_data_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C2[1][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_0_s3/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R10C2[1][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_wr_color_data_0_s3/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C2[1][A]</td>
<td>lcd_show_char_inst/n289_s3/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C2[1][A]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n289_s3/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C2[1][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_wr_color_data_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C2[1][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_0_s3/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C2[1][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/cnt1_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/cnt1_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>show_string_number_inst/cnt1_4_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/cnt1_4_s1/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>show_string_number_inst/n16_s1/I2</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n16_s1/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/cnt1_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>show_string_number_inst/cnt1_4_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>show_string_number_inst/cnt1_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_write_inst/cnt1_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_write_inst/cnt1_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>lcd_write_inst/cnt1_3_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C16[1][A]</td>
<td style=" font-weight:bold;">lcd_write_inst/cnt1_3_s1/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>lcd_write_inst/n72_s1/I3</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td style=" background: #97FFFF;">lcd_write_inst/n72_s1/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td style=" font-weight:bold;">lcd_write_inst/cnt1_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>lcd_write_inst/cnt1_3_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>lcd_write_inst/cnt1_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/state.S5_WR_FULLSCR_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/state.S5_WR_FULLSCR_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>lcd_init_inst/state.S5_WR_FULLSCR_s5/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R3C18[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/state.S5_WR_FULLSCR_s5/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>lcd_init_inst/n60_s11/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n60_s11/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/state.S5_WR_FULLSCR_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>lcd_init_inst/state.S5_WR_FULLSCR_s5/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>lcd_init_inst/state.S5_WR_FULLSCR_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>U0/Count_DIV_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>U0/Count_DIV_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>U0/Count_DIV_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C10[1][A]</td>
<td style=" font-weight:bold;">U0/Count_DIV_0_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>U0/n33_s2/I0</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td style=" background: #97FFFF;">U0/n33_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td style=" font-weight:bold;">U0/Count_DIV_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>U0/Count_DIV_0_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>U0/Count_DIV_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>Buzzer1/BUZZER_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Buzzer1/BUZZER_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>Buzzer1/BUZZER_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">Buzzer1/BUZZER_s1/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>Buzzer1/n209_s2/I0</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td style=" background: #97FFFF;">Buzzer1/n209_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">Buzzer1/BUZZER_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>Buzzer1/BUZZER_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>Buzzer1/BUZZER_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>key1/counter1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key1/counter1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td>key1/counter1_2_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C13[0][A]</td>
<td style=" font-weight:bold;">key1/counter1_2_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td>key1/n80_s1/I2</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td style=" background: #97FFFF;">key1/n80_s1/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td style=" font-weight:bold;">key1/counter1_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td>key1/counter1_2_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C13[0][A]</td>
<td>key1/counter1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>key1/counter1_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key1/counter1_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][A]</td>
<td>key1/counter1_4_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R2C15[1][A]</td>
<td style=" font-weight:bold;">key1/counter1_4_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][A]</td>
<td>key1/n78_s1/I0</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C15[1][A]</td>
<td style=" background: #97FFFF;">key1/n78_s1/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[1][A]</td>
<td style=" font-weight:bold;">key1/counter1_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][A]</td>
<td>key1/counter1_4_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C15[1][A]</td>
<td>key1/counter1_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R2C3[1][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>dht11_inst/data_count_4_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C6[1][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_count_4_s0/Q</td>
</tr>
<tr>
<td>1.303</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>dht11_inst/n422_s9/I0</td>
</tr>
<tr>
<td>1.675</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n422_s9/F</td>
</tr>
<tr>
<td>1.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_count_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R2C3[1][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>dht11_inst/data_count_4_s0/CLK</td>
</tr>
<tr>
<td>0.967</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>dht11_inst/data_count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.939</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockstatus_inst/n396_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clockstatus_inst/haveAlarmTemp_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>11.887</td>
<td>1.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[3][A]</td>
<td style=" font-weight:bold;">clockstatus_inst/n396_s0/I1</td>
</tr>
<tr>
<td>12.919</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R10C12[3][A]</td>
<td style=" background: #97FFFF;">clockstatus_inst/n396_s0/F</td>
</tr>
<tr>
<td>14.213</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td style=" font-weight:bold;">clockstatus_inst/haveAlarmTemp_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>clockstatus_inst/haveAlarmTemp_s1/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clockstatus_inst/haveAlarmTemp_s1</td>
</tr>
<tr>
<td>21.152</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>clockstatus_inst/haveAlarmTemp_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 24.495%; route: 1.294, 30.724%; tC2Q: 1.887, 44.781%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.939</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockstatus_inst/n396_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clockstatus_inst/haveAlarm_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>11.887</td>
<td>1.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[3][A]</td>
<td style=" font-weight:bold;">clockstatus_inst/n396_s0/I1</td>
</tr>
<tr>
<td>12.919</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R10C12[3][A]</td>
<td style=" background: #97FFFF;">clockstatus_inst/n396_s0/F</td>
</tr>
<tr>
<td>14.213</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">clockstatus_inst/haveAlarm_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>clockstatus_inst/haveAlarm_s1/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clockstatus_inst/haveAlarm_s1</td>
</tr>
<tr>
<td>21.152</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>clockstatus_inst/haveAlarm_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 24.495%; route: 1.294, 30.724%; tC2Q: 1.887, 44.781%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.402</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockstatus_inst/n398_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clockstatus_inst/haveAlarm_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>11.887</td>
<td>1.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[2][A]</td>
<td style=" font-weight:bold;">clockstatus_inst/n398_s0/I0</td>
</tr>
<tr>
<td>12.919</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R10C12[2][A]</td>
<td style=" background: #97FFFF;">clockstatus_inst/n398_s0/F</td>
</tr>
<tr>
<td>13.750</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[2][A]</td>
<td style=" font-weight:bold;">clockstatus_inst/haveAlarm_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][A]</td>
<td>clockstatus_inst/haveAlarm_s0/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clockstatus_inst/haveAlarm_s0</td>
</tr>
<tr>
<td>21.152</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C12[2][A]</td>
<td>clockstatus_inst/haveAlarm_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 27.517%; route: 0.832, 22.179%; tC2Q: 1.887, 50.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockstatus_inst/n398_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clockstatus_inst/haveAlarmTemp_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>11.887</td>
<td>1.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[2][A]</td>
<td style=" font-weight:bold;">clockstatus_inst/n398_s0/I0</td>
</tr>
<tr>
<td>12.919</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R10C12[2][A]</td>
<td style=" background: #97FFFF;">clockstatus_inst/n398_s0/F</td>
</tr>
<tr>
<td>13.734</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">clockstatus_inst/haveAlarmTemp_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>clockstatus_inst/haveAlarmTemp_s0/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clockstatus_inst/haveAlarmTemp_s0</td>
</tr>
<tr>
<td>21.152</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>clockstatus_inst/haveAlarmTemp_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 27.638%; route: 0.815, 21.835%; tC2Q: 1.887, 50.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/state.STATE2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/state.STATE2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>12.380</td>
<td>2.380</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[0][B]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/state.STATE2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][B]</td>
<td>lcd_show_char_inst/state.STATE2_s1/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/state.STATE2_s1</td>
</tr>
<tr>
<td>21.152</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C2[0][B]</td>
<td>lcd_show_char_inst/state.STATE2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.380, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/temp_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/temp_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>12.380</td>
<td>2.380</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[2][B]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/temp_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[2][B]</td>
<td>lcd_show_char_inst/temp_6_s1/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/temp_6_s1</td>
</tr>
<tr>
<td>21.152</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C2[2][B]</td>
<td>lcd_show_char_inst/temp_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.380, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/temp_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/temp_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>12.380</td>
<td>2.380</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/temp_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td>lcd_show_char_inst/temp_7_s1/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/temp_7_s1</td>
</tr>
<tr>
<td>21.152</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C2[2][A]</td>
<td>lcd_show_char_inst/temp_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.380, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/rom_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/rom_addr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>12.380</td>
<td>2.380</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[1][B]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/rom_addr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[1][B]</td>
<td>lcd_show_char_inst/rom_addr_0_s0/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/rom_addr_0_s0</td>
</tr>
<tr>
<td>21.152</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C2[1][B]</td>
<td>lcd_show_char_inst/rom_addr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.380, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/rom_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/rom_addr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>12.380</td>
<td>2.380</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[1][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/rom_addr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[1][A]</td>
<td>lcd_show_char_inst/rom_addr_1_s0/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/rom_addr_1_s0</td>
</tr>
<tr>
<td>21.152</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C2[1][A]</td>
<td>lcd_show_char_inst/rom_addr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.380, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/start_y_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/start_y_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>12.380</td>
<td>2.380</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][B]</td>
<td style=" font-weight:bold;">show_string_number_inst/start_y_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[0][B]</td>
<td>show_string_number_inst/start_y_4_s0/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/start_y_4_s0</td>
</tr>
<tr>
<td>21.152</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C6[0][B]</td>
<td>show_string_number_inst/start_y_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.380, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/ascii_num_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/ascii_num_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>12.380</td>
<td>2.380</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[2][B]</td>
<td style=" font-weight:bold;">show_string_number_inst/ascii_num_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[2][B]</td>
<td>show_string_number_inst/ascii_num_4_s0/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/ascii_num_4_s0</td>
</tr>
<tr>
<td>21.152</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C6[2][B]</td>
<td>show_string_number_inst/ascii_num_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.380, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/decimal_hour_tens_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/decimal_hour_tens_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>12.380</td>
<td>2.380</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/decimal_hour_tens_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>show_string_number_inst/decimal_hour_tens_1_s0/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/decimal_hour_tens_1_s0</td>
</tr>
<tr>
<td>21.152</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>show_string_number_inst/decimal_hour_tens_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.380, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/state.S5_WR_FULLSCR_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/state.S5_WR_FULLSCR_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>12.380</td>
<td>2.380</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/state.S5_WR_FULLSCR_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>lcd_init_inst/state.S5_WR_FULLSCR_s5/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_init_inst/state.S5_WR_FULLSCR_s5</td>
</tr>
<tr>
<td>21.152</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>lcd_init_inst/state.S5_WR_FULLSCR_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.380, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/state.DONE_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/state.DONE_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>12.380</td>
<td>2.380</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/state.DONE_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>lcd_init_inst/state.DONE_s1/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_init_inst/state.DONE_s1</td>
</tr>
<tr>
<td>21.152</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>lcd_init_inst/state.DONE_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.380, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_s4_num_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s4_num_done_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>12.380</td>
<td>2.380</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[2][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s4_num_done_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[2][B]</td>
<td>lcd_init_inst/cnt_s4_num_done_s0/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_init_inst/cnt_s4_num_done_s0</td>
</tr>
<tr>
<td>21.152</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C18[2][B]</td>
<td>lcd_init_inst/cnt_s4_num_done_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.380, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_150ms_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_150ms_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>12.380</td>
<td>2.380</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[0][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_150ms_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][B]</td>
<td>lcd_init_inst/cnt_150ms_3_s0/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_init_inst/cnt_150ms_3_s0</td>
</tr>
<tr>
<td>21.152</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C18[0][B]</td>
<td>lcd_init_inst/cnt_150ms_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.380, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.777</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.376</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/cnt_set_windows_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/cnt_set_windows_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>12.376</td>
<td>2.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[2][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_set_windows_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[2][A]</td>
<td>lcd_show_char_inst/cnt_set_windows_0_s1/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/cnt_set_windows_0_s1</td>
</tr>
<tr>
<td>21.152</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C3[2][A]</td>
<td>lcd_show_char_inst/cnt_set_windows_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.376, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.777</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.376</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/data_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/data_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>12.376</td>
<td>2.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/data_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td>lcd_show_char_inst/data_0_s1/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/data_0_s1</td>
</tr>
<tr>
<td>21.152</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C3[1][A]</td>
<td>lcd_show_char_inst/data_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.376, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.777</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.376</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/cnt_wr_color_data_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/cnt_wr_color_data_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>12.376</td>
<td>2.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[0][B]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_wr_color_data_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][B]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_2_s1/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/cnt_wr_color_data_2_s1</td>
</tr>
<tr>
<td>21.152</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C2[0][B]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.376, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.777</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.376</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/cnt_wr_color_data_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/cnt_wr_color_data_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>12.376</td>
<td>2.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[1][B]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_wr_color_data_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[1][B]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_5_s1/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/cnt_wr_color_data_5_s1</td>
</tr>
<tr>
<td>21.152</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C2[1][B]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.376, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.777</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.376</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/start_y_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/start_y_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>12.376</td>
<td>2.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td style=" font-weight:bold;">show_string_number_inst/start_y_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>show_string_number_inst/start_y_7_s0/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/start_y_7_s0</td>
</tr>
<tr>
<td>21.152</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>show_string_number_inst/start_y_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.376, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.777</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.376</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/start_x_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/start_x_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>12.376</td>
<td>2.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[1][B]</td>
<td style=" font-weight:bold;">show_string_number_inst/start_x_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[1][B]</td>
<td>show_string_number_inst/start_x_2_s0/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/start_x_2_s0</td>
</tr>
<tr>
<td>21.152</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C6[1][B]</td>
<td>show_string_number_inst/start_x_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.376, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.777</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.376</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/ascii_num_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/ascii_num_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>12.376</td>
<td>2.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/ascii_num_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>show_string_number_inst/ascii_num_2_s0/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/ascii_num_2_s0</td>
</tr>
<tr>
<td>21.152</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>show_string_number_inst/ascii_num_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.376, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.777</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.376</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/decimal_second_tens_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/decimal_second_tens_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>12.376</td>
<td>2.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/decimal_second_tens_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>show_string_number_inst/decimal_second_tens_2_s0/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/decimal_second_tens_2_s0</td>
</tr>
<tr>
<td>21.152</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>show_string_number_inst/decimal_second_tens_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.376, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockstatus_inst/n398_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clockstatus_inst/haveAlarm_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_rst_n_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>11.887</td>
<td>1.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[2][A]</td>
<td style=" font-weight:bold;">clockstatus_inst/n398_s0/I0</td>
</tr>
<tr>
<td>12.919</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R10C12[2][A]</td>
<td style=" background: #97FFFF;">clockstatus_inst/n398_s0/F</td>
</tr>
<tr>
<td>13.266</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[2][A]</td>
<td style=" font-weight:bold;">clockstatus_inst/haveAlarm_s7/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>21.313</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C12[2][A]</td>
<td>clockstatus_inst/haveAlarm_s7/G</td>
</tr>
<tr>
<td>21.270</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C12[2][A]</td>
<td>clockstatus_inst/haveAlarm_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.313</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 31.599%; route: 0.347, 10.633%; tC2Q: 1.887, 57.768%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.313, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/state1_finish_flag_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/state1_finish_flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>1.516</td>
<td>1.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/state1_finish_flag_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>lcd_show_char_inst/state1_finish_flag_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/state1_finish_flag_s0</td>
</tr>
<tr>
<td>1.074</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>lcd_show_char_inst/state1_finish_flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.516, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/start_y_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/start_y_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>1.516</td>
<td>1.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C4[0][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/start_y_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C4[0][A]</td>
<td>show_string_number_inst/start_y_6_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/start_y_6_s0</td>
</tr>
<tr>
<td>1.074</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C4[0][A]</td>
<td>show_string_number_inst/start_y_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.516, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/start_x_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/start_x_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>1.516</td>
<td>1.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td style=" font-weight:bold;">show_string_number_inst/start_x_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td>show_string_number_inst/start_x_4_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/start_x_4_s0</td>
</tr>
<tr>
<td>1.074</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C5[0][B]</td>
<td>show_string_number_inst/start_x_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.516, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/start_x_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/start_x_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>1.516</td>
<td>1.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[0][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/start_x_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[0][A]</td>
<td>show_string_number_inst/start_x_6_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/start_x_6_s0</td>
</tr>
<tr>
<td>1.074</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C4[0][A]</td>
<td>show_string_number_inst/start_x_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.516, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/ascii_num_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/ascii_num_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>1.516</td>
<td>1.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/ascii_num_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>show_string_number_inst/ascii_num_1_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/ascii_num_1_s0</td>
</tr>
<tr>
<td>1.074</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>show_string_number_inst/ascii_num_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.516, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/ascii_num_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/ascii_num_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>1.516</td>
<td>1.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/ascii_num_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>show_string_number_inst/ascii_num_5_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/ascii_num_5_s0</td>
</tr>
<tr>
<td>1.074</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>show_string_number_inst/ascii_num_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.516, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/decimal_second_ones_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/decimal_second_ones_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>1.516</td>
<td>1.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/decimal_second_ones_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>show_string_number_inst/decimal_second_ones_0_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/decimal_second_ones_0_s0</td>
</tr>
<tr>
<td>1.074</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>show_string_number_inst/decimal_second_ones_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.516, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/decimal_minute_ones_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/decimal_minute_ones_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>1.516</td>
<td>1.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/decimal_minute_ones_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td>show_string_number_inst/decimal_minute_ones_0_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/decimal_minute_ones_0_s0</td>
</tr>
<tr>
<td>1.074</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C5[1][A]</td>
<td>show_string_number_inst/decimal_minute_ones_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.516, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/decimal_minute_ones_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/decimal_minute_ones_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>1.516</td>
<td>1.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td style=" font-weight:bold;">show_string_number_inst/decimal_minute_ones_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td>show_string_number_inst/decimal_minute_ones_2_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/decimal_minute_ones_2_s0</td>
</tr>
<tr>
<td>1.074</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C9[0][B]</td>
<td>show_string_number_inst/decimal_minute_ones_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.516, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/decimal_hour_ones_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/decimal_hour_ones_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>1.516</td>
<td>1.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/decimal_hour_ones_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>show_string_number_inst/decimal_hour_ones_2_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/decimal_hour_ones_2_s0</td>
</tr>
<tr>
<td>1.074</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>show_string_number_inst/decimal_hour_ones_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.516, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/decimal_hour_tens_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/decimal_hour_tens_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>1.516</td>
<td>1.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][B]</td>
<td style=" font-weight:bold;">show_string_number_inst/decimal_hour_tens_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][B]</td>
<td>show_string_number_inst/decimal_hour_tens_0_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/decimal_hour_tens_0_s0</td>
</tr>
<tr>
<td>1.074</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C5[1][B]</td>
<td>show_string_number_inst/decimal_hour_tens_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.516, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/decimal_hour_tens_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/decimal_hour_tens_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>1.516</td>
<td>1.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C9[0][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/decimal_hour_tens_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C9[0][A]</td>
<td>show_string_number_inst/decimal_hour_tens_2_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/decimal_hour_tens_2_s0</td>
</tr>
<tr>
<td>1.074</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C9[0][A]</td>
<td>show_string_number_inst/decimal_hour_tens_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.516, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/decimal_hour_tens_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/decimal_hour_tens_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>1.516</td>
<td>1.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C9[0][B]</td>
<td style=" font-weight:bold;">show_string_number_inst/decimal_hour_tens_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C9[0][B]</td>
<td>show_string_number_inst/decimal_hour_tens_3_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/decimal_hour_tens_3_s0</td>
</tr>
<tr>
<td>1.074</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C9[0][B]</td>
<td>show_string_number_inst/decimal_hour_tens_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.516, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/show_char_flag_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/show_char_flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>1.516</td>
<td>1.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td style=" font-weight:bold;">show_string_number_inst/show_char_flag_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>show_string_number_inst/show_char_flag_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/show_char_flag_s0</td>
</tr>
<tr>
<td>1.074</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>show_string_number_inst/show_char_flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.516, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_s5_num_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>1.516</td>
<td>1.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_0_s3/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_init_inst/cnt_s5_num_0_s3</td>
</tr>
<tr>
<td>1.074</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C19[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.516, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_s5_num_5_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_5_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>1.516</td>
<td>1.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_5_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][B]</td>
<td>lcd_init_inst/cnt_s5_num_5_s3/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_init_inst/cnt_s5_num_5_s3</td>
</tr>
<tr>
<td>1.074</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C19[1][B]</td>
<td>lcd_init_inst/cnt_s5_num_5_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.516, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_s5_num_8_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_8_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>1.516</td>
<td>1.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[0][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_8_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[0][B]</td>
<td>lcd_init_inst/cnt_s5_num_8_s3/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_init_inst/cnt_s5_num_8_s3</td>
</tr>
<tr>
<td>1.074</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C19[0][B]</td>
<td>lcd_init_inst/cnt_s5_num_8_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.516, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_s5_num_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_9_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>1.516</td>
<td>1.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_9_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>lcd_init_inst/cnt_s5_num_9_s3/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_init_inst/cnt_s5_num_9_s3</td>
</tr>
<tr>
<td>1.074</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>lcd_init_inst/cnt_s5_num_9_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.516, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_s5_num_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>1.516</td>
<td>1.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_7_s1/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_init_inst/cnt_s5_num_7_s1</td>
</tr>
<tr>
<td>1.074</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C19[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.516, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/init_data_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/init_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>1.516</td>
<td>1.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C18[0][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/init_data_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C18[0][B]</td>
<td>lcd_init_inst/init_data_0_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_init_inst/init_data_0_s0</td>
</tr>
<tr>
<td>1.074</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C18[0][B]</td>
<td>lcd_init_inst/init_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.516, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/init_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/init_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>1.516</td>
<td>1.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/init_data_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td>lcd_init_inst/init_data_1_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_init_inst/init_data_1_s0</td>
</tr>
<tr>
<td>1.074</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C18[0][B]</td>
<td>lcd_init_inst/init_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.516, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/init_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/init_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>1.516</td>
<td>1.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/init_data_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>lcd_init_inst/init_data_2_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_init_inst/init_data_2_s0</td>
</tr>
<tr>
<td>1.074</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>lcd_init_inst/init_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.516, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/init_data_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/init_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>1.516</td>
<td>1.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/init_data_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td>lcd_init_inst/init_data_3_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_init_inst/init_data_3_s0</td>
</tr>
<tr>
<td>1.074</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C17[1][A]</td>
<td>lcd_init_inst/init_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.516, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/init_data_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/init_data_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>1.516</td>
<td>1.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/init_data_8_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td>lcd_init_inst/init_data_8_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_init_inst/init_data_8_s0</td>
</tr>
<tr>
<td>1.074</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C19[0][A]</td>
<td>lcd_init_inst/init_data_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.516, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/lcd_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/lcd_rst_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_rst_n_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_rst_n_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>399</td>
<td>IOB6[B]</td>
<td>sys_rst_n_ibuf/O</td>
</tr>
<tr>
<td>1.516</td>
<td>1.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/lcd_rst_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>368</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td>lcd_init_inst/lcd_rst_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_init_inst/lcd_rst_s0</td>
</tr>
<tr>
<td>1.074</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C19[0][A]</td>
<td>lcd_init_inst/lcd_rst_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.516, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.987</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dht11_inst/count_1us_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>11.730</td>
<td>1.730</td>
<td>tNET</td>
<td>FF</td>
<td>dht11_inst/count_1us_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>20.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>dht11_inst/count_1us_20_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.987</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dht11_inst/count_1us_19_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>11.730</td>
<td>1.730</td>
<td>tNET</td>
<td>FF</td>
<td>dht11_inst/count_1us_19_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>20.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>dht11_inst/count_1us_19_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.987</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dht11_inst/data_temp_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>11.730</td>
<td>1.730</td>
<td>tNET</td>
<td>FF</td>
<td>dht11_inst/data_temp_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>20.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>dht11_inst/data_temp_9_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.987</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dht11_inst/TempHumi_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>11.730</td>
<td>1.730</td>
<td>tNET</td>
<td>FF</td>
<td>dht11_inst/TempHumi_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>20.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>dht11_inst/TempHumi_15_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.987</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dht11_inst/n667_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>11.730</td>
<td>1.730</td>
<td>tNET</td>
<td>FF</td>
<td>dht11_inst/n667_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>20.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>dht11_inst/n667_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.987</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dht11_inst/dht_d0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>11.730</td>
<td>1.730</td>
<td>tNET</td>
<td>FF</td>
<td>dht11_inst/dht_d0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>20.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>dht11_inst/dht_d0_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.987</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dht11_inst/next_state_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>11.730</td>
<td>1.730</td>
<td>tNET</td>
<td>FF</td>
<td>dht11_inst/next_state_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>20.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>dht11_inst/next_state_2_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.987</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dht11_inst/us_clear_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>11.730</td>
<td>1.730</td>
<td>tNET</td>
<td>FF</td>
<td>dht11_inst/us_clear_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>20.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>dht11_inst/us_clear_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.987</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dht11_inst/next_state_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>11.730</td>
<td>1.730</td>
<td>tNET</td>
<td>FF</td>
<td>dht11_inst/next_state_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>20.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>dht11_inst/next_state_0_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.987</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dht11_inst/dht_d1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>11.730</td>
<td>1.730</td>
<td>tNET</td>
<td>FF</td>
<td>dht11_inst/dht_d1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>20.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>dht11_inst/dht_d1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>399</td>
<td>sys_rst_n_d</td>
<td>6.130</td>
<td>1.887</td>
</tr>
<tr>
<td>368</td>
<td>xtal_clk_d</td>
<td>7.540</td>
<td>0.262</td>
</tr>
<tr>
<td>111</td>
<td>clk_1M</td>
<td>7.592</td>
<td>1.730</td>
</tr>
<tr>
<td>64</td>
<td>cnt_ascii_num[0]</td>
<td>9.037</td>
<td>2.023</td>
</tr>
<tr>
<td>59</td>
<td>cur_state[0]</td>
<td>11.884</td>
<td>1.375</td>
</tr>
<tr>
<td>58</td>
<td>cnt_ascii_num[1]</td>
<td>10.696</td>
<td>2.136</td>
</tr>
<tr>
<td>52</td>
<td>cnt_ascii_num[2]</td>
<td>11.092</td>
<td>1.860</td>
</tr>
<tr>
<td>46</td>
<td>data_temp_39_6</td>
<td>13.908</td>
<td>2.177</td>
</tr>
<tr>
<td>41</td>
<td>cnt_s4_num[1]</td>
<td>9.672</td>
<td>1.694</td>
</tr>
<tr>
<td>39</td>
<td>cnt_s4_num[0]</td>
<td>10.121</td>
<td>1.695</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R3C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R5C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R9C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C19</td>
<td>98.61%</td>
</tr>
<tr>
<td>R7C6</td>
<td>98.61%</td>
</tr>
<tr>
<td>R10C16</td>
<td>98.61%</td>
</tr>
<tr>
<td>R10C18</td>
<td>98.61%</td>
</tr>
<tr>
<td>R5C13</td>
<td>98.61%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
