=====
SETUP
-10.790
17.915
7.125
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll
7.245
7.651
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19
15.210
15.755
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20
15.755
15.805
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21
15.805
15.855
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22
15.855
15.905
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1
16.324
16.871
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n226_s0
17.336
17.915
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_0_s0
17.915
=====
SETUP
-10.790
17.915
7.125
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll
7.245
7.651
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19
15.210
15.755
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20
15.755
15.805
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21
15.805
15.855
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22
15.855
15.905
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1
16.324
16.871
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n225_s0
17.336
17.915
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_1_s0
17.915
=====
SETUP
-10.790
17.915
7.125
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll
7.245
7.651
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19
15.210
15.755
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20
15.755
15.805
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21
15.805
15.855
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22
15.855
15.905
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1
16.324
16.871
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n224_s0
17.336
17.915
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_2_s0
17.915
=====
SETUP
-10.790
17.915
7.125
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll
7.245
7.651
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19
15.210
15.755
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20
15.755
15.805
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21
15.805
15.855
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22
15.855
15.905
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1
16.324
16.871
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n223_s0
17.336
17.915
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_3_s0
17.915
=====
SETUP
-10.778
17.904
7.125
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll
7.245
7.651
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19
15.210
15.755
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20
15.755
15.805
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21
15.805
15.855
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22
15.855
15.905
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1
16.324
16.871
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n222_s0
17.336
17.904
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_4_s0
17.904
=====
SETUP
-10.778
17.904
7.125
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll
7.245
7.651
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19
15.210
15.755
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20
15.755
15.805
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21
15.805
15.855
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22
15.855
15.905
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1
16.324
16.871
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n219_s0
17.336
17.904
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_7_s0
17.904
=====
SETUP
-10.651
17.776
7.125
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll
7.245
7.651
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19
15.210
15.755
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20
15.755
15.805
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21
15.805
15.855
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22
15.855
15.905
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1
16.324
16.871
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_0_s0
17.776
=====
SETUP
-10.611
17.720
7.109
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll
7.245
7.651
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n217_s
15.635
16.230
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n216_s
16.230
16.280
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n215_s
16.280
16.330
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n214_s
16.330
16.380
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n213_s
16.380
16.430
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n212_s
16.430
16.726
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n220_s0
17.146
17.720
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_6_s0
17.720
=====
SETUP
-10.464
17.579
7.115
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll
7.245
7.651
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n217_s
15.635
16.230
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n216_s
16.230
16.280
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n215_s
16.280
16.330
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n214_s
16.330
16.380
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n213_s
16.380
16.624
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n221_s0
17.005
17.579
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_5_s0
17.579
=====
SETUP
-10.202
17.326
7.124
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll
7.245
7.651
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n251_s17
15.635
16.230
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n251_s18
16.230
16.280
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n251_s19
16.280
16.330
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n251_s20
16.330
16.380
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n251_s21
16.380
16.430
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n251_s22
16.430
16.480
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n251_s23
16.480
16.530
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n253_s2
16.779
17.326
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_1_s0
17.326
=====
SETUP
-8.851
15.966
7.115
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll
7.245
7.651
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n158_s0
15.399
15.966
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_2_s1
15.966
=====
SETUP
-8.799
15.899
7.099
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll
7.245
7.651
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_4_s0
15.899
=====
SETUP
-8.573
15.688
7.115
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll
7.245
7.651
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_2_s0
15.688
=====
SETUP
-8.539
15.670
7.130
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll
7.245
7.638
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n157_s0
15.091
15.669
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_3_s1
15.669
=====
SETUP
-8.497
15.618
7.121
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll
7.245
7.651
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n159_s0
15.039
15.618
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_1_s1
15.618
=====
SETUP
-8.441
15.546
7.105
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll
7.245
7.651
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n155_s0
15.090
15.546
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_5_s1
15.546
=====
SETUP
-8.405
15.526
7.121
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll
7.245
7.638
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n160_s0
14.947
15.526
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_0_s1
15.526
=====
SETUP
-8.338
15.458
7.121
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll
7.245
7.638
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n153_s0
15.170
15.458
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_7_s1
15.458
=====
SETUP
-8.266
22.016
13.750
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/data_reg_1_s0
7.101
7.483
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/q_out_6_s3
10.021
10.600
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/q_out_6_s5
11.738
12.317
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/qm_flip_s4
13.241
13.530
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/qm_flip_s1
13.532
13.821
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n196_s18
14.730
15.308
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n195_s18
15.486
15.993
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n195_s15
16.380
16.927
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n429_s7
17.105
17.683
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n442_s
18.046
18.591
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n441_s
18.591
18.641
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n440_s0
18.641
18.691
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n439_s0
18.691
18.741
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n438_s0
18.741
18.791
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n437_s0
18.791
19.087
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n689_s2
20.012
20.560
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n689_s0
20.560
20.710
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n697_s0
21.508
22.016
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_8_s0
22.016
=====
SETUP
-8.264
22.013
13.750
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/data_reg_1_s0
7.101
7.483
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/q_out_6_s3
10.021
10.600
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/q_out_6_s5
11.738
12.317
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/qm_flip_s4
13.241
13.530
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/qm_flip_s1
13.532
13.821
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n196_s18
14.730
15.308
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n195_s18
15.486
15.993
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n195_s15
16.380
16.927
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n429_s7
17.105
17.683
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n516_s
18.067
18.612
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n515_s
18.612
18.662
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n514_s0
18.662
18.712
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n513_s0
18.712
18.762
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n512_s0
18.762
19.006
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n690_s2
19.907
20.486
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n690_s0
20.486
20.636
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n698_s0
21.435
22.013
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_7_s0
22.013
=====
SETUP
-8.228
15.354
7.127
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll
7.245
7.638
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n156_s0
15.036
15.354
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_4_s1
15.354
=====
SETUP
-8.208
15.319
7.111
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll
7.245
7.638
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n154_s0
14.863
15.320
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_6_s1
15.320
=====
SETUP
-8.202
21.961
13.759
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/data_reg_1_s0
7.101
7.483
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/q_out_6_s3
10.021
10.600
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/q_out_6_s5
11.738
12.317
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/qm_flip_s4
13.241
13.530
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/qm_flip_s1
13.532
13.821
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n196_s18
14.730
15.308
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n195_s18
15.486
15.993
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n195_s15
16.380
16.927
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n429_s7
17.105
17.683
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n516_s
18.067
18.612
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n515_s
18.612
18.662
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n514_s0
18.662
18.712
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n513_s0
18.712
19.008
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n691_s2
19.931
20.505
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n691_s0
20.505
20.655
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n699_s0
21.453
21.961
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_6_s0
21.961
=====
SETUP
-7.497
21.247
13.750
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/data_reg_1_s0
7.101
7.483
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/q_out_6_s3
10.021
10.600
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/q_out_6_s5
11.738
12.317
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/qm_flip_s4
13.241
13.530
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/qm_flip_s1
13.532
13.821
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n196_s18
14.730
15.308
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n195_s18
15.486
15.993
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n195_s15
16.380
16.927
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n429_s7
17.105
17.683
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n442_s
18.046
18.591
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n441_s
18.591
18.887
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n693_s2
19.641
20.208
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n693_s0
20.208
20.358
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n701_s0
20.740
21.247
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_4_s0
21.247
=====
SETUP
-7.341
21.106
13.765
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/data_reg_1_s0
7.101
7.483
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/q_out_6_s3
10.021
10.600
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/q_out_6_s5
11.738
12.317
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/qm_flip_s4
13.241
13.530
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/qm_flip_s1
13.532
13.821
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n196_s18
14.730
15.308
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n195_s18
15.486
15.993
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n195_s15
16.380
16.927
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n429_s7
17.105
17.683
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n442_s
18.046
18.591
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n441_s
18.591
18.641
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n440_s0
18.641
18.885
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n700_s1
20.017
20.596
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n700_s0
20.598
21.106
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_5_s0
21.106
=====
HOLD
-2.020
3.742
5.763
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch_2_s0
3.292
3.469
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_Z_s
3.551
3.742
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0
3.742
=====
HOLD
-1.822
3.884
5.705
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_6_s0
3.285
3.465
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_6_s0
3.884
=====
HOLD
-1.809
3.897
5.707
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_8_s0
3.291
3.471
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_8_s0
3.897
=====
HOLD
-1.808
3.874
5.681
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_3_s0
3.256
3.436
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_3_s0
3.874
=====
HOLD
-1.802
3.874
5.675
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_4_s0
3.256
3.436
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_4_s0
3.874
=====
HOLD
-1.797
3.909
5.705
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_7_s0
3.291
3.471
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_7_s0
3.909
=====
HOLD
-1.789
3.910
5.699
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_1_s0
3.285
3.465
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_1_s0
3.910
=====
HOLD
-1.768
3.919
5.687
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_0_s0
3.251
3.431
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s0
3.919
=====
HOLD
-1.702
3.984
5.685
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_2_s0
3.262
3.442
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_2_s0
3.984
=====
HOLD
-1.702
3.984
5.685
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_5_s0
3.262
3.442
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_5_s0
3.984
=====
HOLD
-1.669
4.042
5.712
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_9_s0
3.291
3.471
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_9_s0
4.042
=====
HOLD
-0.259
3.866
4.125
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_7_s0
3.268
3.448
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_7_s0
3.866
=====
HOLD
-0.259
3.868
4.126
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_8_s0
3.269
3.449
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_8_s0
3.868
=====
HOLD
-0.256
5.525
5.781
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
3.294
3.474
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem
5.525
=====
HOLD
-0.249
3.872
4.121
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_6_s0
3.266
3.446
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_6_s0
3.872
=====
HOLD
-0.233
3.880
4.113
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_5_s0
3.274
3.454
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_5_s0
3.880
=====
HOLD
-0.111
5.670
5.781
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
3.294
3.474
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem
5.670
=====
HOLD
-0.060
4.080
4.140
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/rbin_num_9_s0
3.261
3.441
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_9_s0
4.080
=====
HOLD
-0.037
5.744
5.781
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
3.294
3.474
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem
5.744
=====
HOLD
-0.037
5.744
5.781
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
3.294
3.474
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem
5.744
=====
HOLD
-0.029
5.752
5.781
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
3.294
3.474
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem
5.752
=====
HOLD
0.017
4.001
3.984
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_0_s0
3.276
3.456
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_0_s0
4.001
=====
HOLD
0.030
4.184
4.154
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_2_s0
3.274
3.454
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_2_s0
4.184
=====
HOLD
0.054
4.203
4.149
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_1_s0
3.268
3.448
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_1_s0
4.203
=====
HOLD
0.055
4.209
4.154
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_4_s0
3.274
3.454
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_4_s0
4.209
