INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB2/Sort/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB2/Sort/Sort.srcs/sources_1/new/CMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CMP
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB2/Sort/Sort.srcs/sources_1/new/Sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sort
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB2/Sort/Sort.srcs/sim_1/new/Sort_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sort_tb
