<stg><name>cyclic_prefix_removal</name>


<trans_list>

<trans id="27" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="28" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="29" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="30" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="31" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="32" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
entry:7 %arr_real = alloca i64 1

]]></Node>
<StgValue><ssdm name="arr_real"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
entry:8 %arr_imag = alloca i64 1

]]></Node>
<StgValue><ssdm name="arr_imag"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
entry:9 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
entry:10 %call_ln0 = call void @cyclic_prefix_removal_Pipeline_VITIS_LOOP_9_1, i64 %in_samples, i32 %arr_real, i32 %arr_imag

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="12" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
entry:10 %call_ln0 = call void @cyclic_prefix_removal_Pipeline_VITIS_LOOP_9_1, i64 %in_samples, i32 %arr_real, i32 %arr_imag

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="13" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:11 %empty_14 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="14" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:12 %empty_15 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="15" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:13 %call_ln0 = call void @cyclic_prefix_removal_Pipeline_VITIS_LOOP_15_2, i32 %arr_real, i32 %arr_imag, i64 %out_samples

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="16" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:13 %call_ln0 = call void @cyclic_prefix_removal_Pipeline_VITIS_LOOP_15_2, i32 %arr_real, i32 %arr_imag, i64 %out_samples

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="17" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:0 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="18" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_samples, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %in_samples

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_samples, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %out_samples

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %t_last, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %t_last

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:14 %empty_16 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="25" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
entry:15 %write_ln24 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %t_last, i1 1

]]></Node>
<StgValue><ssdm name="write_ln24"/></StgValue>
</operation>

<operation id="26" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0">
<![CDATA[
entry:16 %ret_ln25 = ret

]]></Node>
<StgValue><ssdm name="ret_ln25"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="33" name="in_samples" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_samples"/></StgValue>
</port>
<port id="34" name="out_samples" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_samples"/></StgValue>
</port>
<port id="35" name="t_last" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="t_last"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="37" from="StgValue_36" to="arr_real" fromId="36" toId="8">
</dataflow>
<dataflow id="38" from="StgValue_36" to="arr_imag" fromId="36" toId="9">
</dataflow>
<dataflow id="40" from="_ssdm_op_Wait" to="empty" fromId="39" toId="10">
</dataflow>
<dataflow id="42" from="cyclic_prefix_removal_Pipeline_VITIS_LOOP_9_1" to="call_ln0" fromId="41" toId="11">
</dataflow>
<dataflow id="43" from="in_samples" to="call_ln0" fromId="33" toId="11">
</dataflow>
<dataflow id="44" from="arr_real" to="call_ln0" fromId="8" toId="11">
</dataflow>
<dataflow id="45" from="arr_imag" to="call_ln0" fromId="9" toId="11">
</dataflow>
<dataflow id="46" from="cyclic_prefix_removal_Pipeline_VITIS_LOOP_9_1" to="call_ln0" fromId="41" toId="12">
</dataflow>
<dataflow id="47" from="in_samples" to="call_ln0" fromId="33" toId="12">
</dataflow>
<dataflow id="48" from="arr_real" to="call_ln0" fromId="8" toId="12">
</dataflow>
<dataflow id="49" from="arr_imag" to="call_ln0" fromId="9" toId="12">
</dataflow>
<dataflow id="50" from="_ssdm_op_Wait" to="empty_14" fromId="39" toId="13">
</dataflow>
<dataflow id="51" from="_ssdm_op_Wait" to="empty_15" fromId="39" toId="14">
</dataflow>
<dataflow id="53" from="cyclic_prefix_removal_Pipeline_VITIS_LOOP_15_2" to="call_ln0" fromId="52" toId="15">
</dataflow>
<dataflow id="54" from="arr_real" to="call_ln0" fromId="8" toId="15">
</dataflow>
<dataflow id="55" from="arr_imag" to="call_ln0" fromId="9" toId="15">
</dataflow>
<dataflow id="56" from="out_samples" to="call_ln0" fromId="34" toId="15">
</dataflow>
<dataflow id="57" from="cyclic_prefix_removal_Pipeline_VITIS_LOOP_15_2" to="call_ln0" fromId="52" toId="16">
</dataflow>
<dataflow id="58" from="arr_real" to="call_ln0" fromId="8" toId="16">
</dataflow>
<dataflow id="59" from="arr_imag" to="call_ln0" fromId="9" toId="16">
</dataflow>
<dataflow id="60" from="out_samples" to="call_ln0" fromId="34" toId="16">
</dataflow>
<dataflow id="62" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln3" fromId="61" toId="17">
</dataflow>
<dataflow id="64" from="empty_3" to="spectopmodule_ln3" fromId="63" toId="17">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="65" toId="18">
</dataflow>
<dataflow id="67" from="in_samples" to="specinterface_ln0" fromId="33" toId="18">
</dataflow>
<dataflow id="69" from="empty" to="specinterface_ln0" fromId="68" toId="18">
</dataflow>
<dataflow id="71" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="18">
</dataflow>
<dataflow id="72" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="18">
</dataflow>
<dataflow id="74" from="empty_0" to="specinterface_ln0" fromId="73" toId="18">
</dataflow>
<dataflow id="76" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="18">
</dataflow>
<dataflow id="77" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="18">
</dataflow>
<dataflow id="79" from="empty_1" to="specinterface_ln0" fromId="78" toId="18">
</dataflow>
<dataflow id="80" from="empty_1" to="specinterface_ln0" fromId="78" toId="18">
</dataflow>
<dataflow id="81" from="empty_1" to="specinterface_ln0" fromId="78" toId="18">
</dataflow>
<dataflow id="82" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="18">
</dataflow>
<dataflow id="83" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="18">
</dataflow>
<dataflow id="84" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="18">
</dataflow>
<dataflow id="85" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="18">
</dataflow>
<dataflow id="86" from="empty_1" to="specinterface_ln0" fromId="78" toId="18">
</dataflow>
<dataflow id="87" from="empty_1" to="specinterface_ln0" fromId="78" toId="18">
</dataflow>
<dataflow id="89" from="StgValue_88" to="specinterface_ln0" fromId="88" toId="18">
</dataflow>
<dataflow id="90" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="18">
</dataflow>
<dataflow id="92" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="91" toId="19">
</dataflow>
<dataflow id="93" from="in_samples" to="specbitsmap_ln0" fromId="33" toId="19">
</dataflow>
<dataflow id="94" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="65" toId="20">
</dataflow>
<dataflow id="95" from="out_samples" to="specinterface_ln0" fromId="34" toId="20">
</dataflow>
<dataflow id="96" from="empty" to="specinterface_ln0" fromId="68" toId="20">
</dataflow>
<dataflow id="97" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="20">
</dataflow>
<dataflow id="98" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="20">
</dataflow>
<dataflow id="99" from="empty_0" to="specinterface_ln0" fromId="73" toId="20">
</dataflow>
<dataflow id="100" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="20">
</dataflow>
<dataflow id="101" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="20">
</dataflow>
<dataflow id="102" from="empty_1" to="specinterface_ln0" fromId="78" toId="20">
</dataflow>
<dataflow id="103" from="empty_1" to="specinterface_ln0" fromId="78" toId="20">
</dataflow>
<dataflow id="104" from="empty_1" to="specinterface_ln0" fromId="78" toId="20">
</dataflow>
<dataflow id="105" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="20">
</dataflow>
<dataflow id="106" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="20">
</dataflow>
<dataflow id="107" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="20">
</dataflow>
<dataflow id="108" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="20">
</dataflow>
<dataflow id="109" from="empty_1" to="specinterface_ln0" fromId="78" toId="20">
</dataflow>
<dataflow id="110" from="empty_1" to="specinterface_ln0" fromId="78" toId="20">
</dataflow>
<dataflow id="111" from="StgValue_88" to="specinterface_ln0" fromId="88" toId="20">
</dataflow>
<dataflow id="112" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="20">
</dataflow>
<dataflow id="113" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="91" toId="21">
</dataflow>
<dataflow id="114" from="out_samples" to="specbitsmap_ln0" fromId="34" toId="21">
</dataflow>
<dataflow id="115" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="65" toId="22">
</dataflow>
<dataflow id="116" from="t_last" to="specinterface_ln0" fromId="35" toId="22">
</dataflow>
<dataflow id="118" from="empty_2" to="specinterface_ln0" fromId="117" toId="22">
</dataflow>
<dataflow id="119" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="22">
</dataflow>
<dataflow id="120" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="22">
</dataflow>
<dataflow id="121" from="empty_1" to="specinterface_ln0" fromId="78" toId="22">
</dataflow>
<dataflow id="122" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="22">
</dataflow>
<dataflow id="123" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="22">
</dataflow>
<dataflow id="124" from="empty_1" to="specinterface_ln0" fromId="78" toId="22">
</dataflow>
<dataflow id="125" from="empty_1" to="specinterface_ln0" fromId="78" toId="22">
</dataflow>
<dataflow id="126" from="empty_1" to="specinterface_ln0" fromId="78" toId="22">
</dataflow>
<dataflow id="127" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="22">
</dataflow>
<dataflow id="128" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="22">
</dataflow>
<dataflow id="129" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="22">
</dataflow>
<dataflow id="130" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="22">
</dataflow>
<dataflow id="131" from="empty_1" to="specinterface_ln0" fromId="78" toId="22">
</dataflow>
<dataflow id="132" from="empty_1" to="specinterface_ln0" fromId="78" toId="22">
</dataflow>
<dataflow id="133" from="StgValue_88" to="specinterface_ln0" fromId="88" toId="22">
</dataflow>
<dataflow id="134" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="22">
</dataflow>
<dataflow id="135" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="91" toId="23">
</dataflow>
<dataflow id="136" from="t_last" to="specbitsmap_ln0" fromId="35" toId="23">
</dataflow>
<dataflow id="137" from="_ssdm_op_Wait" to="empty_16" fromId="39" toId="24">
</dataflow>
<dataflow id="139" from="_ssdm_op_Write.ap_fifo.volatile.i1P0A" to="write_ln24" fromId="138" toId="25">
</dataflow>
<dataflow id="140" from="t_last" to="write_ln24" fromId="35" toId="25">
</dataflow>
<dataflow id="142" from="StgValue_141" to="write_ln24" fromId="141" toId="25">
</dataflow>
</dataflows>


</stg>
