
*** Running vivado
    with args -log design_1_top_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_top_0_0.tcl -notrace
Command: synth_design -top design_1_top_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7052 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 420.992 ; gain = 100.641
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_top_0_0' [c:/Users/labview/project_125/project_125.srcs/sources_1/bd/design_1/ip/design_1_top_0_0/synth/design_1_top_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'top' [c:/Users/labview/project_125/project_125.srcs/sources_1/bd/design_1/ipshared/160a/top.v:3]
	Parameter idle bound to: 1'b0 
	Parameter final bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'top' (1#1) [c:/Users/labview/project_125/project_125.srcs/sources_1/bd/design_1/ipshared/160a/top.v:3]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_0_0' (2#1) [c:/Users/labview/project_125/project_125.srcs/sources_1/bd/design_1/ip/design_1_top_0_0/synth/design_1_top_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 473.098 ; gain = 152.746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 473.098 ; gain = 152.746
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 798.543 ; gain = 0.004
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 798.543 ; gain = 478.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 798.543 ; gain = 478.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 798.543 ; gain = 478.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 798.543 ; gain = 478.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (inst/temp_reg[31]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/temp_reg[30]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/temp_reg[29]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/temp_reg[28]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/temp_reg[27]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/temp_reg[26]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/temp_reg[25]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/temp_reg[24]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/temp_reg[23]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/temp_reg[22]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/temp_reg[21]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/temp_reg[20]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/temp_reg[19]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/temp_reg[18]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/temp_reg[17]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/temp_reg[16]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/temp_reg[15]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/temp_reg[14]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/temp_reg[13]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/temp_reg[12]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/temp_reg[11]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/temp_reg[10]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/temp_reg[9]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/temp_reg[8]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/temp_reg[7]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/temp_reg[6]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/temp_reg[5]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/temp_reg[4]) is unused and will be removed from module design_1_top_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 798.543 ; gain = 478.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 804.531 ; gain = 484.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 804.531 ; gain = 484.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 823.598 ; gain = 503.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 823.598 ; gain = 503.246
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 823.598 ; gain = 503.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 823.598 ; gain = 503.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 823.598 ; gain = 503.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 823.598 ; gain = 503.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 823.598 ; gain = 503.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     2|
|3     |LUT3 |     1|
|4     |LUT4 |     1|
|5     |FDRE |    10|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    16|
|2     |  inst   |top    |    16|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 823.598 ; gain = 503.246
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 823.598 ; gain = 177.801
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 823.598 ; gain = 503.246
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 827.570 ; gain = 518.688
INFO: [Common 17-1381] The checkpoint 'C:/Users/labview/project_125/project_125.runs/design_1_top_0_0_synth_1/design_1_top_0_0.dcp' has been generated.
