$date
	Sun Dec 11 21:39:51 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TestBench $end
$var reg 1 ! Clk $end
$var reg 1 " Reset $end
$var reg 1 # Start $end
$var integer 32 $ counter [31:0] $end
$var integer 32 % flush [31:0] $end
$var integer 32 & i [31:0] $end
$var integer 32 ' outfile [31:0] $end
$var integer 32 ( stall [31:0] $end
$scope module CPU $end
$var wire 32 ) ALU_out_MEM [31:0] $end
$var wire 32 * ALU_out_WB [31:0] $end
$var wire 1 + ID_EX_MEM_Read $end
$var wire 32 , Immediate32_EX [31:0] $end
$var wire 5 - MUX3_out_MEM [4:0] $end
$var wire 5 . MUX3_out_WB [4:0] $end
$var wire 32 / Memdata_in [31:0] $end
$var wire 32 0 Memdata_out_WB [31:0] $end
$var wire 5 1 RDaddr_EX [4:0] $end
$var wire 5 2 RSaddr_EX [4:0] $end
$var wire 32 3 RSdata_EX [31:0] $end
$var wire 5 4 RTaddr_EX [4:0] $end
$var wire 32 5 RTdata_EX [31:0] $end
$var wire 1 ! clk_i $end
$var wire 1 " rst_i $end
$var wire 1 # start_i $end
$var wire 32 6 jump_addr [31:0] $end
$var wire 32 7 inst_addr [31:0] $end
$var wire 32 8 inst [31:0] $end
$var wire 32 9 ShiftLeft32 [31:0] $end
$var wire 28 : ShiftLeft28 [27:0] $end
$var wire 1 ; RegWrite $end
$var wire 1 < RegDst $end
$var wire 32 = RTdata [31:0] $end
$var wire 5 > RTaddr [4:0] $end
$var wire 32 ? RSdata [31:0] $end
$var wire 5 @ RSaddr [4:0] $end
$var wire 5 A RDaddr [4:0] $end
$var wire 32 B PC_out [31:0] $end
$var wire 32 C PC_in [31:0] $end
$var wire 1 D PCWrite $end
$var wire 6 E Op [5:0] $end
$var wire 1 F NOP $end
$var wire 1 G MemtoReg $end
$var wire 32 H Memdata_out [31:0] $end
$var wire 1 I MemWrite $end
$var wire 1 J MemRead $end
$var wire 32 K MUX7_out [31:0] $end
$var wire 32 L MUX6_out [31:0] $end
$var wire 32 M MUX5_out [31:0] $end
$var wire 32 N MUX4_out [31:0] $end
$var wire 5 O MUX3_out [4:0] $end
$var wire 32 P MUX1_out [31:0] $end
$var wire 1 Q Jump $end
$var wire 32 R Immediate32 [31:0] $end
$var wire 16 S Immediate [15:0] $end
$var wire 1 T IF_ID_Write $end
$var wire 6 U Funct [5:0] $end
$var wire 2 V ForwardB [1:0] $end
$var wire 2 W ForwardA [1:0] $end
$var wire 1 X ExtOp $end
$var wire 1 Y Eq $end
$var wire 1 Z Branch $end
$var wire 32 [ Add_PC_out [31:0] $end
$var wire 32 \ ALU_out [31:0] $end
$var wire 1 ] ALUSrc $end
$var wire 2 ^ ALUOp [1:0] $end
$var wire 3 _ ALUCtrl [2:0] $end
$var reg 32 ` EX_MEM_ALU_out [31:0] $end
$var reg 5 a EX_MEM_MUX3_out [4:0] $end
$var reg 32 b EX_MEM_MUX7_out [31:0] $end
$var reg 1 c EX_MEM_MemRead $end
$var reg 1 d EX_MEM_MemWrite $end
$var reg 1 e EX_MEM_MemtoReg $end
$var reg 5 f EX_MEM_RDaddr [4:0] $end
$var reg 5 g EX_MEM_RSaddr [4:0] $end
$var reg 5 h EX_MEM_RTaddr [4:0] $end
$var reg 1 i EX_MEM_RegWrite $end
$var reg 2 j ID_EX_ALUOp [1:0] $end
$var reg 1 k ID_EX_ALUSrc $end
$var reg 32 l ID_EX_Immediate32 [31:0] $end
$var reg 1 m ID_EX_MemRead $end
$var reg 1 n ID_EX_MemWrite $end
$var reg 1 o ID_EX_MemtoReg $end
$var reg 5 p ID_EX_RDaddr [4:0] $end
$var reg 5 q ID_EX_RSaddr [4:0] $end
$var reg 32 r ID_EX_RSdata [31:0] $end
$var reg 5 s ID_EX_RTaddr [4:0] $end
$var reg 32 t ID_EX_RTdata [31:0] $end
$var reg 1 u ID_EX_RegDst $end
$var reg 1 v ID_EX_RegWrite $end
$var reg 32 w ID_EX_inst [31:0] $end
$var reg 32 x IF_ID_PC_out [31:0] $end
$var reg 32 y IF_ID_inst [31:0] $end
$var reg 32 z MEM_WB_ALU_out [31:0] $end
$var reg 5 { MEM_WB_MUX3_out [4:0] $end
$var reg 32 | MEM_WB_Memdata_out [31:0] $end
$var reg 1 } MEM_WB_MemtoReg $end
$var reg 1 ~ MEM_WB_RegWrite $end
$scope module ADD $end
$var wire 32 !" data2_i [31:0] $end
$var wire 32 "" data_o [31:0] $end
$var wire 32 #" data1_i [31:0] $end
$upscope $end
$scope module ALU $end
$var wire 32 $" dataout [31:0] $end
$var wire 32 %" data2 [31:0] $end
$var wire 32 &" data1 [31:0] $end
$var wire 3 '" ALUCtr [2:0] $end
$var reg 32 (" do [31:0] $end
$upscope $end
$scope module ALUCtr_unit $end
$var wire 3 )" ALUCtr [2:0] $end
$var wire 2 *" ALUOp [1:0] $end
$var wire 6 +" func [5:0] $end
$var reg 3 ," ac [2:0] $end
$upscope $end
$scope module Add_PC $end
$var wire 32 -" data2_i [31:0] $end
$var wire 32 ." data_o [31:0] $end
$var wire 32 /" data1_i [31:0] $end
$upscope $end
$scope module Control $end
$var wire 2 0" ALUOp [1:0] $end
$var wire 1 ] ALUSrc $end
$var wire 1 X ExtOp $end
$var wire 1 Q Jump $end
$var wire 1 J MemRead $end
$var wire 1 I MemWrite $end
$var wire 1 G MemtoReg $end
$var wire 1 < RegDst $end
$var wire 1 ; RegWrite $end
$var wire 6 1" op [5:0] $end
$var wire 1 Z Branch $end
$var reg 2 2" ao [1:0] $end
$var reg 1 3" as $end
$var reg 1 Z br $end
$var reg 1 4" ex $end
$var reg 1 5" jp $end
$var reg 1 6" mr $end
$var reg 1 7" mtr $end
$var reg 1 8" mw $end
$var reg 1 9" rd $end
$var reg 1 :" rw $end
$upscope $end
$scope module Data_Memory $end
$var wire 32 ;" Address_i [31:0] $end
$var wire 1 c MemRead_i $end
$var wire 1 d MemWrite_i $end
$var wire 32 <" Writedata_i [31:0] $end
$var wire 1 ! clk_i $end
$var reg 32 =" Readdata_o [31:0] $end
$upscope $end
$scope module Equal $end
$var wire 32 >" data2_i [31:0] $end
$var wire 32 ?" data1_i [31:0] $end
$var wire 1 Y Eq_o $end
$upscope $end
$scope module FU $end
$var wire 5 @" EX_MEM_RegRd [4:0] $end
$var wire 1 i EX_MEM_RegWrite $end
$var wire 2 A" Forward_A [1:0] $end
$var wire 2 B" Forward_B [1:0] $end
$var wire 5 C" ID_EX_RegRs [4:0] $end
$var wire 5 D" ID_EX_RegRt [4:0] $end
$var wire 5 E" MEM_WB_RegRd [4:0] $end
$var wire 1 ~ MEM_WB_RegWrite $end
$var reg 2 F" A [1:0] $end
$var reg 2 G" B [1:0] $end
$upscope $end
$scope module HD $end
$var wire 1 + ID_EX_MEM_Read $end
$var wire 5 H" ID_EX_RegRt [4:0] $end
$var wire 5 I" IF_ID_RegRs [4:0] $end
$var wire 5 J" IF_ID_RegRt [4:0] $end
$var wire 1 T IF_ID_Write $end
$var wire 1 F NOP $end
$var wire 1 D PC_Write $end
$var reg 1 K" ifid $end
$var reg 1 L" nop $end
$var reg 1 M" pc $end
$upscope $end
$scope module Instruction_Memory $end
$var wire 32 N" instr_o [31:0] $end
$var wire 32 O" addr_i [31:0] $end
$upscope $end
$scope module MUX1 $end
$var wire 32 P" data1_i [31:0] $end
$var wire 32 Q" data2_i [31:0] $end
$var wire 1 R" select_i $end
$var wire 32 S" data_o [31:0] $end
$var reg 32 T" data_out [31:0] $end
$upscope $end
$scope module MUX2 $end
$var wire 32 U" data1_i [31:0] $end
$var wire 32 V" data2_i [31:0] $end
$var wire 32 W" data_o [31:0] $end
$var wire 1 Q select_i $end
$var reg 32 X" data_out [31:0] $end
$upscope $end
$scope module MUX3 $end
$var wire 5 Y" data1_i [4:0] $end
$var wire 5 Z" data2_i [4:0] $end
$var wire 5 [" data_o [4:0] $end
$var wire 1 u select_i $end
$var reg 5 \" data_out [4:0] $end
$upscope $end
$scope module MUX4 $end
$var wire 32 ]" data2_i [31:0] $end
$var wire 32 ^" data_o [31:0] $end
$var wire 1 k select_i $end
$var wire 32 _" data1_i [31:0] $end
$var reg 32 `" data_out [31:0] $end
$upscope $end
$scope module MUX5 $end
$var wire 32 a" data1_i [31:0] $end
$var wire 32 b" data2_i [31:0] $end
$var wire 32 c" data_o [31:0] $end
$var wire 1 } select_i $end
$var reg 32 d" data_out [31:0] $end
$upscope $end
$scope module MUX6 $end
$var wire 32 e" data1_i [31:0] $end
$var wire 32 f" data2_i [31:0] $end
$var wire 32 g" data3_i [31:0] $end
$var wire 32 h" data_o [31:0] $end
$var wire 2 i" select_i [1:0] $end
$var reg 32 j" data_out [31:0] $end
$upscope $end
$scope module MUX7 $end
$var wire 32 k" data1_i [31:0] $end
$var wire 32 l" data2_i [31:0] $end
$var wire 32 m" data3_i [31:0] $end
$var wire 32 n" data_o [31:0] $end
$var wire 2 o" select_i [1:0] $end
$var reg 32 p" data_out [31:0] $end
$upscope $end
$scope module PC $end
$var wire 1 D PCWrite_i $end
$var wire 1 ! clk_i $end
$var wire 32 q" pc_i [31:0] $end
$var wire 1 " rst_i $end
$var wire 1 # start_i $end
$var reg 32 r" pc_o [31:0] $end
$upscope $end
$scope module Registers $end
$var wire 5 s" RDaddr_i [4:0] $end
$var wire 32 t" RDdata_i [31:0] $end
$var wire 5 u" RSaddr_i [4:0] $end
$var wire 32 v" RSdata_o [31:0] $end
$var wire 5 w" RTaddr_i [4:0] $end
$var wire 32 x" RTdata_o [31:0] $end
$var wire 1 ~ RegWrite_i $end
$var wire 1 ! clk_i $end
$upscope $end
$scope module Shift_Left_2 $end
$var wire 32 y" data_o [31:0] $end
$var wire 32 z" data_i [31:0] $end
$upscope $end
$scope module Shift_Left_2_26to28 $end
$var wire 26 {" data_i [25:0] $end
$var wire 28 |" data_o [27:0] $end
$upscope $end
$scope module Sign_Extend $end
$var wire 16 }" data_i [15:0] $end
$var wire 32 ~" data_o [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#12
$dumpvars
b0xxxxxxxxxxxxxxxx ~"
bx }"
bx00 |"
bx {"
b0xxxxxxxxxxxxxxxx z"
b0xxxxxxxxxxxxxxxx00 y"
bx x"
bx w"
bx v"
bx u"
bx t"
bx s"
b0 r"
b100 q"
bx p"
bx o"
bx n"
bx m"
bx l"
bx k"
bx j"
bx i"
bx h"
bx g"
bx f"
bx e"
bx d"
bx c"
bx b"
bx a"
bx `"
bx _"
bx ^"
b0xxxxxxxxxxxxxxxx ]"
bx \"
bx ["
bx Z"
bx Y"
b100 X"
b100 W"
b100xxxxxxxxxxxxxxxxxxxxxxxxxx00 V"
b100 U"
b100 T"
b100 S"
xR"
bx Q"
b100 P"
b0 O"
b100000000100000 N"
1M"
0L"
1K"
bx J"
bx I"
bx H"
bx G"
bx F"
bx E"
bx D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
x:"
x9"
x8"
x7"
x6"
x5"
x4"
x3"
bx 2"
bx 1"
bx 0"
b0 /"
b100 ."
b100 -"
bx ,"
bx +"
bx *"
bx )"
bx ("
bx '"
bx &"
bx %"
bx $"
b0xxxxxxxxxxxxxxxx00 #"
bx ""
bx !"
x~
x}
bx |
bx {
bx z
bx y
bx x
bx w
xv
xu
bx t
bx s
bx r
bx q
bx p
xo
xn
xm
b0xxxxxxxxxxxxxxxx l
xk
bx j
xi
bx h
bx g
bx f
xe
xd
xc
bx b
bx a
bx `
bx _
bx ^
x]
bx \
bx [
xZ
xY
xX
bx W
bx V
bx U
1T
bx S
b0xxxxxxxxxxxxxxxx R
xQ
b100 P
bx O
bx N
bx M
bx L
bx K
xJ
xI
bx H
xG
0F
bx E
1D
b100 C
b100 B
bx A
bx @
bx ?
bx >
bx =
x<
x;
bx00 :
b0xxxxxxxxxxxxxxxx00 9
b100000000100000 8
b0 7
b100xxxxxxxxxxxxxxxxxxxxxxxxxx00 6
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
bx /
bx .
bx -
b0xxxxxxxxxxxxxxxx ,
z+
bx *
bx )
b0 (
b11 '
b100000 &
b0 %
b0 $
1#
1"
1!
$end
#25
0!
#50
1Y
0R"
b1000 C
b1000 W"
b1000 q"
b1000 X"
b10000000010000100 [
b10000000010000100 ""
b10000000010000100 Q"
b10000000010000000 9
b10000000010000000 #"
b10000000010000000 y"
b0 ^
b0 0"
b0 2"
0J
06"
0X
04"
0Q
05"
0Z
0I
08"
1;
1:"
0G
07"
0]
03"
1<
19"
b10000000000000010000000010000000 6
b10000000000000010000000010000000 V"
b10000000010000000 :
b10000000010000000 |"
b100000000010010000000000001010 8
b100000000010010000000000001010 N"
b1000 P
b1000 S"
b1000 T"
b1000 U"
b0 ?
b0 ?"
b0 v"
b0 @
b0 I"
b0 u"
b0 >
b0 J"
b0 =
b0 >"
b0 x"
b1000 A
b1000 w"
b0 E
b100000 U
b100000000100000 R
b100000000100000 z"
b100000000100000 ~"
b100000000100000 S
b100000000100000 }"
b0 1"
b100000000100000 {"
b1000 B
b1000 ."
b1000 P"
b100 7
b100 /"
b100 O"
b100 r"
b100 x
b100 !"
b100000000100000 y
b1 $
1!
#75
0!
#100
b0 \
b0 $"
b0 ("
b0 N
b0 %"
b0 ^"
b0 `"
b0 _
b0 '"
b0 )"
b0 ,"
b0 K
b0 _"
b0 n"
b0 p"
b0 L
b0 &"
b0 h"
b0 j"
b1100 C
b1100 W"
b1100 q"
b1100 X"
b101000 9
b101000 #"
b101000 y"
b1 ^
b1 0"
b1 2"
1]
13"
0<
09"
b11000000001001000000000000101000 6
b11000000001001000000000000101000 V"
b1001000000000000101000 :
b1001000000000000101000 |"
b100000000010100000000000001101 8
b100000000010100000000000001101 N"
b100000 +"
b0 H"
b0 V
b0 B"
b0 o"
b0 G"
b0 W
b0 A"
b0 i"
b0 F"
b1000 O
b1000 ["
b1000 \"
b1100 P
b1100 S"
b1100 T"
b1100 U"
b1001 >
b1001 J"
b0 A
b0 w"
b1000 E
b1010 U
b1010 R
b1010 z"
b1010 ~"
b1010 S
b1010 }"
b1000 1"
b10010000000000001010 {"
b1100 B
b1100 ."
b1100 P"
b1000 7
b1000 /"
b1000 O"
b1000 r"
b100000000100000 w
b1000 1
b1000 Z"
b1000 p
b0 4
b0 Y"
b0 s
b0 D"
b0 2
b0 q
b0 C"
b100000000100000 ,
b100000000100000 ]"
b100000000100000 l
b0 5
b0 k"
b0 t
b0 3
b0 e"
b0 r
1u
b0 j
b0 *"
0k
0n
0m
1v
0o
b110000 [
b110000 ""
b110000 Q"
b1000 x
b1000 !"
b100000000010010000000000001010 y
b10 $
1!
#125
0!
#150
b1010 \
b1010 $"
b1010 ("
b10000 C
b10000 W"
b10000 q"
b10000 X"
b110100 9
b110100 #"
b110100 y"
b1010000000000000110100 6
b1010000000000000110100 V"
b1010000000000000110100 :
b1010000000000000110100 |"
b1001010010101100000011000 8
b1001010010101100000011000 N"
b1010 +"
b1001 H"
b1001 O
b1001 ["
b1001 \"
b1010 N
b1010 %"
b1010 ^"
b1010 `"
b10000 P
b10000 S"
b10000 T"
b10000 U"
b1010 >
b1010 J"
b1101 U
b1101 R
b1101 z"
b1101 ~"
b1101 S
b1101 }"
b10100000000000001101 {"
b10000 B
b10000 ."
b10000 P"
b1100 7
b1100 /"
b1100 O"
b1100 r"
b1000 f
b1000 @"
b0 h
b0 g
b1000 -
b1000 a
b0 /
b0 <"
b0 b
b0 )
b0 ;"
b0 g"
b0 m"
b0 `
0d
0c
1i
0e
b100000000010010000000000001010 w
b0 1
b0 Z"
b0 p
b1001 4
b1001 Y"
b1001 s
b1001 D"
b1010 ,
b1010 ]"
b1010 l
0u
b1 j
b1 *"
1k
b1000000 [
b1000000 ""
b1000000 Q"
b1100 x
b1100 !"
b100000000010100000000000001101 y
b11 $
1!
#175
0!
#200
b1101 \
b1101 $"
b1101 ("
b10100 C
b10100 W"
b10100 q"
b10100 X"
b10110000001100000 9
b10110000001100000 #"
b10110000001100000 y"
b0 ^
b0 0"
b0 2"
0]
03"
1<
19"
b1000100101001010110000001100000 6
b1000100101001010110000001100000 V"
b100101001010110000001100000 :
b100101001010110000001100000 |"
b100001001010010000000000000001 8
b100001001010010000000000000001 N"
b0 M
b0 c"
b0 f"
b0 l"
b0 t"
b0 d"
b1101 +"
b1010 H"
b1010 O
b1010 ["
b1010 \"
b1101 N
b1101 %"
b1101 ^"
b1101 `"
b10100 P
b10100 S"
b10100 T"
b10100 U"
b1001 @
b1001 I"
b1001 u"
b1001 >
b1001 J"
b1011 A
b1011 w"
b0 E
b11000 U
b101100000011000 R
b101100000011000 z"
b101100000011000 ~"
b101100000011000 S
b101100000011000 }"
b0 1"
b1001010010101100000011000 {"
b10100 B
b10100 ."
b10100 P"
b10000 7
b10000 /"
b10000 O"
b10000 r"
b1000 .
b1000 s"
b1000 {
b1000 E"
b0 *
b0 a"
b0 z
1~
0}
b0 f
b0 @"
b1001 h
b1001 -
b1001 a
b1010 )
b1010 ;"
b1010 g"
b1010 m"
b1010 `
b100000000010100000000000001101 w
b1010 4
b1010 Y"
b1010 s
b1010 D"
b1101 ,
b1101 ]"
b1101 l
b10110000001110000 [
b10110000001110000 ""
b10110000001110000 Q"
b10000 x
b10000 !"
b1001010010101100000011000 y
b100 $
1!
#225
0!
#250
b1010 L
b1010 &"
b1010 h"
b1010 j"
b1010 K
b1010 _"
b1010 n"
b1010 p"
b100 _
b100 '"
b100 )"
b100 ,"
b1100100 \
b1100100 $"
b1100100 ("
b11000 C
b11000 W"
b11000 q"
b11000 X"
b100 9
b100 #"
b100 y"
b1 ^
b1 0"
b1 2"
1]
13"
0<
09"
b10000100101001000000000000000100 6
b10000100101001000000000000000100 V"
b100101001000000000000000100 :
b100101001000000000000000100 |"
b1010010010101000000100010 8
b1010010010101000000100010 N"
b1010 M
b1010 c"
b1010 f"
b1010 l"
b1010 t"
b1010 d"
b11000 +"
b1001 H"
b1 V
b1 B"
b1 o"
b1 G"
b1 W
b1 A"
b1 i"
b1 F"
b1011 O
b1011 ["
b1011 \"
b1010 N
b1010 %"
b1010 ^"
b1010 `"
b11000 P
b11000 S"
b11000 T"
b11000 U"
b0 A
b0 w"
b1000 E
b1 U
b1 R
b1 z"
b1 ~"
b1 S
b1 }"
b1000 1"
b1001010010000000000000001 {"
b11000 B
b11000 ."
b11000 P"
b10100 7
b10100 /"
b10100 O"
b10100 r"
b1001 .
b1001 s"
b1001 {
b1001 E"
b1010 *
b1010 a"
b1010 z
b1010 h
b1010 -
b1010 a
b1101 )
b1101 ;"
b1101 g"
b1101 m"
b1101 `
b1001010010101100000011000 w
b1011 1
b1011 Z"
b1011 p
b1001 4
b1001 Y"
b1001 s
b1001 D"
b1001 2
b1001 q
b1001 C"
b101100000011000 ,
b101100000011000 ]"
b101100000011000 l
1u
b0 j
b0 *"
0k
b11000 [
b11000 ""
b11000 Q"
b10100 x
b10100 !"
b100001001010010000000000000001 y
b101 $
1!
#275
0!
#300
b0 K
b0 _"
b0 n"
b0 p"
b0 L
b0 &"
b0 h"
b0 j"
b1 \
b1 $"
b1 ("
b11100 C
b11100 W"
b11100 q"
b11100 X"
b10100000010001000 9
b10100000010001000 #"
b10100000010001000 y"
b0 ^
b0 0"
b0 2"
0]
03"
1<
19"
b11000101001001010100000010001000 6
b11000101001001010100000010001000 V"
b101001001010100000010001000 :
b101001001010100000010001000 |"
b1001010100101100000100100 8
b1001010100101100000100100 N"
b1101 M
b1101 c"
b1101 f"
b1101 l"
b1101 t"
b1101 d"
b0 V
b0 B"
b0 o"
b0 G"
b0 W
b0 A"
b0 i"
b0 F"
b1 +"
b1001 O
b1001 ["
b1001 \"
b0 _
b0 '"
b0 )"
b0 ,"
b1 N
b1 %"
b1 ^"
b1 `"
b11100 P
b11100 S"
b11100 T"
b11100 U"
b1010 @
b1010 I"
b1010 u"
b1010 A
b1010 w"
b0 E
b100010 U
b101000000100010 R
b101000000100010 z"
b101000000100010 ~"
b101000000100010 S
b101000000100010 }"
b0 1"
b1010010010101000000100010 {"
b11100 B
b11100 ."
b11100 P"
b11000 7
b11000 /"
b11000 O"
b11000 r"
b0 ?
b0 ?"
b0 v"
b1010 .
b1010 s"
b1010 {
b1010 E"
b1101 *
b1101 a"
b1101 z
b1011 f
b1011 @"
b1001 h
b1001 g
b1011 -
b1011 a
b1010 /
b1010 <"
b1010 b
b1100100 )
b1100100 ;"
b1100100 g"
b1100100 m"
b1100100 `
b100001001010010000000000000001 w
b0 1
b0 Z"
b0 p
b1 ,
b1 ]"
b1 l
0u
b1 j
b1 *"
1k
b10100000010100000 [
b10100000010100000 ""
b10100000010100000 Q"
b11000 x
b11000 !"
b1010010010101000000100010 y
b110 $
1!
#325
0!
#350
0Y
b1 _
b1 '"
b1 )"
b1 ,"
b0 \
b0 $"
b0 ("
b100000 C
b100000 W"
b100000 q"
b100000 X"
b10110000010010000 9
b10110000010010000 #"
b10110000010010000 y"
b100101010010110000010010000 6
b100101010010110000010010000 V"
b100101010010110000010010000 :
b100101010010110000010010000 |"
b1010010110110000000100101 8
b1010010110110000000100101 N"
b1100100 M
b1100100 c"
b1100100 f"
b1100100 l"
b1100100 t"
b1100100 d"
b100010 +"
b1010 O
b1010 ["
b1010 \"
b0 N
b0 %"
b0 ^"
b0 `"
b100000 P
b100000 S"
b100000 T"
b100000 U"
b1001 @
b1001 I"
b1001 u"
b1010 >
b1010 J"
b1011 A
b1011 w"
b100100 U
b101100000100100 R
b101100000100100 z"
b101100000100100 ~"
b101100000100100 S
b101100000100100 }"
b1001010100101100000100100 {"
b100000 B
b100000 ."
b100000 P"
b11100 7
b11100 /"
b11100 O"
b11100 r"
b1011 .
b1011 s"
b1011 {
b1011 E"
b1100100 *
b1100100 a"
b1100100 z
b0 f
b0 @"
b1001 -
b1001 a
b0 /
b0 <"
b0 b
b1 )
b1 ;"
b1 g"
b1 m"
b1 `
b1010010010101000000100010 w
b1010 1
b1010 Z"
b1010 p
b1010 2
b1010 q
b1010 C"
b101000000100010 ,
b101000000100010 ]"
b101000000100010 l
1u
b0 j
b0 *"
0k
b10110000010101100 [
b10110000010101100 ""
b10110000010101100 Q"
b11100 x
b11100 !"
b1001010100101100000100100 y
b1010 ?
b1010 ?"
b1010 v"
b0 =
b0 >"
b0 x"
b111 $
1!
#375
0!
#400
b11 _
b11 '"
b11 )"
b11 ,"
b0 \
b0 $"
b0 ("
b100100 C
b100100 W"
b100100 q"
b100100 X"
b11000000010010100 9
b11000000010010100 #"
b11000000010010100 y"
b1000101001011011000000010010100 6
b1000101001011011000000010010100 V"
b101001011011000000010010100 :
b101001011011000000010010100 |"
b0 8
b0 N"
b1 M
b1 c"
b1 f"
b1 l"
b1 t"
b1 d"
b100100 +"
b1010 H"
b1011 O
b1011 ["
b1011 \"
b10 V
b10 B"
b10 o"
b10 G"
b1 W
b1 A"
b1 i"
b1 F"
b1 L
b1 &"
b1 h"
b1 j"
b100100 P
b100100 S"
b100100 T"
b100100 U"
b1101 ?
b1101 ?"
b1101 v"
b1010 @
b1010 I"
b1010 u"
b1011 >
b1011 J"
b1100 A
b1100 w"
b100101 U
b110000000100101 R
b110000000100101 z"
b110000000100101 ~"
b110000000100101 S
b110000000100101 }"
b1010010110110000000100101 {"
b100100 B
b100100 ."
b100100 P"
b100000 7
b100000 /"
b100000 O"
b100000 r"
b0 =
b0 >"
b0 x"
b1001 .
b1001 s"
b1001 {
b1001 E"
b1 *
b1 a"
b1 z
b1010 f
b1010 @"
b1010 g
b1010 -
b1010 a
b0 )
b0 ;"
b0 g"
b0 m"
b0 `
b1001010100101100000100100 w
b1011 1
b1011 Z"
b1011 p
b1010 4
b1010 Y"
b1010 s
b1010 D"
b1001 2
b1001 q
b1001 C"
b101100000100100 ,
b101100000100100 ]"
b101100000100100 l
b1010 3
b1010 e"
b1010 r
b11000000010110100 [
b11000000010110100 ""
b11000000010110100 Q"
b100000 x
b100000 !"
b1010010110110000000100101 y
b1000 $
1!
#425
0!
#450
1Y
b0 L
b0 &"
b0 h"
b0 j"
b10 _
b10 '"
b10 )"
b10 ,"
b101000 C
b101000 W"
b101000 q"
b101000 X"
b0 9
b0 #"
b0 y"
b10000000000000000000000000000000 6
b10000000000000000000000000000000 V"
b0 :
b0 |"
b0 M
b0 c"
b0 f"
b0 l"
b0 t"
b0 d"
b100101 +"
b1011 H"
b1100 O
b1100 ["
b1100 \"
b101000 P
b101000 S"
b101000 T"
b101000 U"
b0 ?
b0 ?"
b0 v"
b0 @
b0 I"
b0 u"
b0 >
b0 J"
b0 A
b0 w"
b0 U
b0 R
b0 z"
b0 ~"
b0 S
b0 }"
b0 {"
b101000 B
b101000 ."
b101000 P"
b100100 7
b100100 /"
b100100 O"
b100100 r"
b1010 .
b1010 s"
b1010 {
b1010 E"
b0 *
b0 a"
b0 z
b1011 f
b1011 @"
b1010 h
b1001 g
b1011 -
b1011 a
b1010010110110000000100101 w
b1100 1
b1100 Z"
b1100 p
b1011 4
b1011 Y"
b1011 s
b1011 D"
b1010 2
b1010 q
b1010 C"
b110000000100101 ,
b110000000100101 ]"
b110000000100101 l
b1101 3
b1101 e"
b1101 r
b100100 [
b100100 ""
b100100 Q"
b100100 x
b100100 !"
b0 y
b1001 $
1!
#475
0!
#500
b11000000000000000000000000000000 6
b11000000000000000000000000000000 V"
b101100 C
b101100 W"
b101100 q"
b101100 X"
b0 +"
b0 H"
b0 O
b0 ["
b0 \"
b0 V
b0 B"
b0 o"
b0 G"
b0 W
b0 A"
b0 i"
b0 F"
b101100 P
b101100 S"
b101100 T"
b101100 U"
b101100 B
b101100 ."
b101100 P"
b101000 7
b101000 /"
b101000 O"
b101000 r"
b1011 .
b1011 s"
b1011 {
b1011 E"
b1100 f
b1100 @"
b1011 h
b1010 g
b1100 -
b1100 a
b0 w
b0 1
b0 Z"
b0 p
b0 4
b0 Y"
b0 s
b0 D"
b0 2
b0 q
b0 C"
b0 ,
b0 ]"
b0 l
b0 3
b0 e"
b0 r
b101000 [
b101000 ""
b101000 Q"
b101000 x
b101000 !"
b1010 $
1!
#525
0!
#550
b0 6
b0 V"
b110000 C
b110000 W"
b110000 q"
b110000 X"
b110000 P
b110000 S"
b110000 T"
b110000 U"
b110000 B
b110000 ."
b110000 P"
b101100 7
b101100 /"
b101100 O"
b101100 r"
b1100 .
b1100 s"
b1100 {
b1100 E"
b0 f
b0 @"
b0 h
b0 g
b0 -
b0 a
b101100 [
b101100 ""
b101100 Q"
b101100 x
b101100 !"
b1011 $
1!
#575
0!
#600
b1000000000000000000000000000000 6
b1000000000000000000000000000000 V"
b110100 C
b110100 W"
b110100 q"
b110100 X"
b110100 P
b110100 S"
b110100 T"
b110100 U"
b110100 B
b110100 ."
b110100 P"
b110000 7
b110000 /"
b110000 O"
b110000 r"
b0 .
b0 s"
b0 {
b0 E"
b110000 [
b110000 ""
b110000 Q"
b110000 x
b110000 !"
b1100 $
1!
#625
0!
#650
b10000000000000000000000000000000 6
b10000000000000000000000000000000 V"
b111000 C
b111000 W"
b111000 q"
b111000 X"
b111000 P
b111000 S"
b111000 T"
b111000 U"
b111000 B
b111000 ."
b111000 P"
b110100 7
b110100 /"
b110100 O"
b110100 r"
b110100 [
b110100 ""
b110100 Q"
b110100 x
b110100 !"
b1101 $
1!
#675
0!
#700
b11000000000000000000000000000000 6
b11000000000000000000000000000000 V"
b111100 C
b111100 W"
b111100 q"
b111100 X"
b111100 P
b111100 S"
b111100 T"
b111100 U"
b111100 B
b111100 ."
b111100 P"
b111000 7
b111000 /"
b111000 O"
b111000 r"
b111000 [
b111000 ""
b111000 Q"
b111000 x
b111000 !"
b1110 $
1!
#725
0!
#750
b0 6
b0 V"
b1000000 C
b1000000 W"
b1000000 q"
b1000000 X"
b1000000 P
b1000000 S"
b1000000 T"
b1000000 U"
b1000000 B
b1000000 ."
b1000000 P"
b111100 7
b111100 /"
b111100 O"
b111100 r"
b111100 [
b111100 ""
b111100 Q"
b111100 x
b111100 !"
b1111 $
1!
#775
0!
#800
b1000000000000000000000000000000 6
b1000000000000000000000000000000 V"
b1000100 C
b1000100 W"
b1000100 q"
b1000100 X"
b1000100 P
b1000100 S"
b1000100 T"
b1000100 U"
b1000100 B
b1000100 ."
b1000100 P"
b1000000 7
b1000000 /"
b1000000 O"
b1000000 r"
b1000000 [
b1000000 ""
b1000000 Q"
b1000000 x
b1000000 !"
b10000 $
1!
#825
0!
#850
b10000000000000000000000000000000 6
b10000000000000000000000000000000 V"
b1001000 C
b1001000 W"
b1001000 q"
b1001000 X"
b1001000 P
b1001000 S"
b1001000 T"
b1001000 U"
b1001000 B
b1001000 ."
b1001000 P"
b1000100 7
b1000100 /"
b1000100 O"
b1000100 r"
b1000100 [
b1000100 ""
b1000100 Q"
b1000100 x
b1000100 !"
b10001 $
1!
#875
0!
#900
b11000000000000000000000000000000 6
b11000000000000000000000000000000 V"
b1001100 C
b1001100 W"
b1001100 q"
b1001100 X"
b1001100 P
b1001100 S"
b1001100 T"
b1001100 U"
b1001100 B
b1001100 ."
b1001100 P"
b1001000 7
b1001000 /"
b1001000 O"
b1001000 r"
b1001000 [
b1001000 ""
b1001000 Q"
b1001000 x
b1001000 !"
b10010 $
1!
#925
0!
#950
b0 6
b0 V"
b1010000 C
b1010000 W"
b1010000 q"
b1010000 X"
b1010000 P
b1010000 S"
b1010000 T"
b1010000 U"
b1010000 B
b1010000 ."
b1010000 P"
b1001100 7
b1001100 /"
b1001100 O"
b1001100 r"
b1001100 [
b1001100 ""
b1001100 Q"
b1001100 x
b1001100 !"
b10011 $
1!
#975
0!
#1000
b1000000000000000000000000000000 6
b1000000000000000000000000000000 V"
b1010100 C
b1010100 W"
b1010100 q"
b1010100 X"
b1010100 P
b1010100 S"
b1010100 T"
b1010100 U"
b1010100 B
b1010100 ."
b1010100 P"
b1010000 7
b1010000 /"
b1010000 O"
b1010000 r"
b1010000 [
b1010000 ""
b1010000 Q"
b1010000 x
b1010000 !"
b10100 $
1!
#1025
0!
#1050
b10000000000000000000000000000000 6
b10000000000000000000000000000000 V"
b1011000 C
b1011000 W"
b1011000 q"
b1011000 X"
b1011000 P
b1011000 S"
b1011000 T"
b1011000 U"
b1011000 B
b1011000 ."
b1011000 P"
b1010100 7
b1010100 /"
b1010100 O"
b1010100 r"
b1010100 [
b1010100 ""
b1010100 Q"
b1010100 x
b1010100 !"
b10101 $
1!
#1075
0!
#1100
b11000000000000000000000000000000 6
b11000000000000000000000000000000 V"
b1011100 C
b1011100 W"
b1011100 q"
b1011100 X"
b1011100 P
b1011100 S"
b1011100 T"
b1011100 U"
b1011100 B
b1011100 ."
b1011100 P"
b1011000 7
b1011000 /"
b1011000 O"
b1011000 r"
b1011000 [
b1011000 ""
b1011000 Q"
b1011000 x
b1011000 !"
b10110 $
1!
#1125
0!
#1150
b0 6
b0 V"
b1100000 C
b1100000 W"
b1100000 q"
b1100000 X"
b1100000 P
b1100000 S"
b1100000 T"
b1100000 U"
b1100000 B
b1100000 ."
b1100000 P"
b1011100 7
b1011100 /"
b1011100 O"
b1011100 r"
b1011100 [
b1011100 ""
b1011100 Q"
b1011100 x
b1011100 !"
b10111 $
1!
#1175
0!
#1200
b1000000000000000000000000000000 6
b1000000000000000000000000000000 V"
b1100100 C
b1100100 W"
b1100100 q"
b1100100 X"
b1100100 P
b1100100 S"
b1100100 T"
b1100100 U"
b1100100 B
b1100100 ."
b1100100 P"
b1100000 7
b1100000 /"
b1100000 O"
b1100000 r"
b1100000 [
b1100000 ""
b1100000 Q"
b1100000 x
b1100000 !"
b11000 $
1!
#1225
0!
#1250
b10000000000000000000000000000000 6
b10000000000000000000000000000000 V"
b1101000 C
b1101000 W"
b1101000 q"
b1101000 X"
b1101000 P
b1101000 S"
b1101000 T"
b1101000 U"
b1101000 B
b1101000 ."
b1101000 P"
b1100100 7
b1100100 /"
b1100100 O"
b1100100 r"
b1100100 [
b1100100 ""
b1100100 Q"
b1100100 x
b1100100 !"
b11001 $
1!
#1275
0!
#1300
b11000000000000000000000000000000 6
b11000000000000000000000000000000 V"
b1101100 C
b1101100 W"
b1101100 q"
b1101100 X"
b1101100 P
b1101100 S"
b1101100 T"
b1101100 U"
b1101100 B
b1101100 ."
b1101100 P"
b1101000 7
b1101000 /"
b1101000 O"
b1101000 r"
b1101000 [
b1101000 ""
b1101000 Q"
b1101000 x
b1101000 !"
b11010 $
1!
#1325
0!
#1350
b0 6
b0 V"
b1110000 C
b1110000 W"
b1110000 q"
b1110000 X"
b1110000 P
b1110000 S"
b1110000 T"
b1110000 U"
b1110000 B
b1110000 ."
b1110000 P"
b1101100 7
b1101100 /"
b1101100 O"
b1101100 r"
b1101100 [
b1101100 ""
b1101100 Q"
b1101100 x
b1101100 !"
b11011 $
1!
#1375
0!
#1400
b1000000000000000000000000000000 6
b1000000000000000000000000000000 V"
b1110100 C
b1110100 W"
b1110100 q"
b1110100 X"
b1110100 P
b1110100 S"
b1110100 T"
b1110100 U"
b1110100 B
b1110100 ."
b1110100 P"
b1110000 7
b1110000 /"
b1110000 O"
b1110000 r"
b1110000 [
b1110000 ""
b1110000 Q"
b1110000 x
b1110000 !"
b11100 $
1!
#1425
0!
#1450
b10000000000000000000000000000000 6
b10000000000000000000000000000000 V"
b1111000 C
b1111000 W"
b1111000 q"
b1111000 X"
b1111000 P
b1111000 S"
b1111000 T"
b1111000 U"
b1111000 B
b1111000 ."
b1111000 P"
b1110100 7
b1110100 /"
b1110100 O"
b1110100 r"
b1110100 [
b1110100 ""
b1110100 Q"
b1110100 x
b1110100 !"
b11101 $
1!
#1475
0!
#1500
b11000000000000000000000000000000 6
b11000000000000000000000000000000 V"
b1111100 C
b1111100 W"
b1111100 q"
b1111100 X"
b1111100 P
b1111100 S"
b1111100 T"
b1111100 U"
b1111100 B
b1111100 ."
b1111100 P"
b1111000 7
b1111000 /"
b1111000 O"
b1111000 r"
b1111000 [
b1111000 ""
b1111000 Q"
b1111000 x
b1111000 !"
b11110 $
1!
#1525
0!
