FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
/* bench 5919.6.0 b0893bb0112d */
 *              http://www.hisilicon.com
 * Copyright (c) <2013-2014> Linaro Ltd.
 *              https://www.linaro.org
 *
 * Author: Guodong Xu <guodong.xu@linaro.org>
 */

#ifndef	__HI6421_PMIC_H
#define	__HI6421_PMIC_H

/* Hi6421 registers are mapped to memory bus in 4 bytes stride */
#define HI6421_REG_TO_BUS_ADDR(x)	(x << 2)

/* Hi6421 maximum register number */
#define HI6421_REG_MAX			0xFF

/* Hi6421 OCP (over current protection) and DEB (debounce) control register */
#define	HI6421_OCP_DEB_CTRL_REG		HI6421_REG_TO_BUS_ADDR(0x51)
#define	HI6421_OCP_DEB_SEL_MASK		0x0C
#define HI6421_OCP_DEB_SEL_8MS		0x00
#define HI6421_OCP_DEB_SEL_16MS		0x04
#define HI6421_OCP_DEB_SEL_32MS		0x08
#define HI6421_OCP_DEB_SEL_64MS		0x0C
#define HI6421_OCP_EN_DEBOUNCE_MASK	0x02
#define HI6421_OCP_EN_DEBOUNCE_ENABLE	0x02
#define HI6421_OCP_AUTO_STOP_MASK	0x01
#define HI6421_OCP_AUTO_STOP_ENABLE	0x01

struct hi6421_pmic {
	struct regmap		*regmap;
};
/* bench 21694.5.0 735be5c4b3a8 */
/* bench 21694.5.1 b60559e6d98a */
/* bench 21694.5.2 be39953db622 */
/* bench 21694.5.3 dd8a626e444f */
/* bench 21694.5.4 84bb8d270edb */
/* bench 21694.5.5 2ca81b9ed426 */
/* bench 21694.5.6 41c133cdaa03 */
/* bench 21694.5.7 5b3a74f65a98 */
/* bench 21694.5.8 93f834244a2a */
/* bench 21694.5.9 a87498b093a7 */

enum hi6421_type {
	HI6421 = 0,
	HI6421_V530,
};

#endif		/* __HI6421_PMIC_H */
