

================================================================
== Vitis HLS Report for 'l_bias_scale_j_proc48_Pipeline_l_bias_scale_j'
================================================================
* Date:           Fri Sep 15 09:16:35 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.322 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       76|       76|  0.253 us|  0.253 us|   76|   76|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_bias_scale_j  |       74|       74|        13|          2|          2|    32|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1051|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    48|     2288|    44336|    -|
|Memory               |        4|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      607|    -|
|Register             |        -|     -|     3296|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        4|    48|     5584|    46026|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     1|       ~0|       10|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|        3|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+-------------------------------+---------+----+-----+------+-----+
    |               Instance               |             Module            | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------+-------------------------------+---------+----+-----+------+-----+
    |fmul_32ns_32ns_32_4_max_dsp_1_U23312  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23313  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23314  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23315  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23316  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23317  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23318  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23319  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23320  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23321  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23322  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23323  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23324  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23325  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23326  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23327  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |mux_5129_32_1_1_U23344                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U23345                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U23346                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U23347                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U23348                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U23349                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U23350                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U23351                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U23352                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U23353                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U23354                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U23355                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U23356                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U23357                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U23358                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U23359                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |sitofp_32s_32_5_no_dsp_1_U23328       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U23329       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U23330       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U23331       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U23332       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U23333       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U23334       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U23335       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U23336       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U23337       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U23338       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U23339       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U23340       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U23341       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U23342       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U23343       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    +--------------------------------------+-------------------------------+---------+----+-----+------+-----+
    |Total                                 |                               |        0|  48| 2288| 44336|    0|
    +--------------------------------------+-------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+-------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                               Module                              | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |buf10_V_U  |l_bias_scale_j_proc48_Pipeline_l_bias_scale_j_buf10_V_ROM_AUTO_1R  |        4|  0|   0|    0|  3072|   12|     1|        36864|
    +-----------+-------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                                                   |        4|  0|   0|    0|  3072|   12|     1|        36864|
    +-----------+-------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln227_fu_1450_p2              |         +|   0|  0|  13|           6|           1|
    |empty_4614_fu_1464_p2             |         +|   0|  0|  17|          10|          10|
    |outp0_dp_V_16_fu_1532_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_17_fu_1558_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_18_fu_1584_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_19_fu_1610_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_20_fu_1636_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_21_fu_1662_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_22_fu_1688_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_23_fu_1714_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_24_fu_1740_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_25_fu_1766_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_26_fu_1792_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_27_fu_1818_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_28_fu_1844_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_29_fu_1870_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_30_fu_1896_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_fu_1512_p2             |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_16_fu_1929_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_17_fu_1938_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_18_fu_1947_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_19_fu_1956_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_20_fu_1965_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_21_fu_1974_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_22_fu_1983_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_23_fu_1992_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_24_fu_2001_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_25_fu_2010_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_26_fu_2019_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_27_fu_2028_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_28_fu_2037_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_29_fu_2046_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_30_fu_2055_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_fu_1920_p2             |         +|   0|  0|  31|          24|          24|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln227_fu_1444_p2             |      icmp|   0|  0|  10|           6|           7|
    |ap_block_pp0_stage1_01001         |        or|   0|  0|   2|           1|           1|
    |empty_4615_fu_1488_p2             |        or|   0|  0|  11|          11|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|1051|         805|         792|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_3              |   9|          2|    6|         12|
    |block_C_drainer4_blk_n            |   9|          2|    1|          2|
    |buf10_V_address0                  |  14|          3|   12|         36|
    |grp_fu_1260_p0                    |  14|          3|   32|         96|
    |grp_fu_1264_p0                    |  14|          3|   32|         96|
    |grp_fu_1268_p0                    |  14|          3|   32|         96|
    |grp_fu_1272_p0                    |  14|          3|   32|         96|
    |grp_fu_1276_p0                    |  14|          3|   32|         96|
    |grp_fu_1280_p0                    |  14|          3|   32|         96|
    |grp_fu_1284_p0                    |  14|          3|   32|         96|
    |grp_fu_1288_p0                    |  14|          3|   32|         96|
    |grp_fu_1292_p0                    |  14|          3|   32|         96|
    |grp_fu_1296_p0                    |  14|          3|   32|         96|
    |grp_fu_1300_p0                    |  14|          3|   32|         96|
    |grp_fu_1304_p0                    |  14|          3|   32|         96|
    |grp_fu_1308_p0                    |  14|          3|   32|         96|
    |grp_fu_1312_p0                    |  14|          3|   32|         96|
    |grp_fu_1316_p0                    |  14|          3|   32|         96|
    |grp_fu_1320_p0                    |  14|          3|   32|         96|
    |grp_fu_1324_p0                    |  14|          3|   32|         96|
    |grp_fu_1327_p0                    |  14|          3|   32|         96|
    |grp_fu_1330_p0                    |  14|          3|   32|         96|
    |grp_fu_1333_p0                    |  14|          3|   32|         96|
    |grp_fu_1336_p0                    |  14|          3|   32|         96|
    |grp_fu_1339_p0                    |  14|          3|   32|         96|
    |grp_fu_1342_p0                    |  14|          3|   32|         96|
    |grp_fu_1345_p0                    |  14|          3|   32|         96|
    |grp_fu_1348_p0                    |  14|          3|   32|         96|
    |grp_fu_1351_p0                    |  14|          3|   32|         96|
    |grp_fu_1354_p0                    |  14|          3|   32|         96|
    |grp_fu_1357_p0                    |  14|          3|   32|         96|
    |grp_fu_1360_p0                    |  14|          3|   32|         96|
    |grp_fu_1363_p0                    |  14|          3|   32|         96|
    |grp_fu_1366_p0                    |  14|          3|   32|         96|
    |grp_fu_1369_p0                    |  14|          3|   32|         96|
    |j_fu_1210                         |   9|          2|    6|         12|
    |outp_ds1_blk_n                    |   9|          2|    1|          2|
    |outp_ds1_din                      |  14|          3|  512|       1536|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 607|        131| 1572|       4693|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |conv_i11_10_i_i_i_reg_19336       |  32|   0|   32|          0|
    |conv_i11_11_i_i_i_reg_19346       |  32|   0|   32|          0|
    |conv_i11_12_i_i_i_reg_19356       |  32|   0|   32|          0|
    |conv_i11_13_i_i_i_reg_19366       |  32|   0|   32|          0|
    |conv_i11_14_i_i_i_reg_19376       |  32|   0|   32|          0|
    |conv_i11_15_i_i_i_reg_19386       |  32|   0|   32|          0|
    |conv_i11_1_i_i_i_reg_19246        |  32|   0|   32|          0|
    |conv_i11_2_i_i_i_reg_19256        |  32|   0|   32|          0|
    |conv_i11_3_i_i_i_reg_19266        |  32|   0|   32|          0|
    |conv_i11_4_i_i_i_reg_19276        |  32|   0|   32|          0|
    |conv_i11_5_i_i_i_reg_19286        |  32|   0|   32|          0|
    |conv_i11_6_i_i_i_reg_19296        |  32|   0|   32|          0|
    |conv_i11_7_i_i_i_reg_19306        |  32|   0|   32|          0|
    |conv_i11_8_i_i_i_reg_19316        |  32|   0|   32|          0|
    |conv_i11_9_i_i_i_reg_19326        |  32|   0|   32|          0|
    |conv_i11_i_i_i_reg_19236          |  32|   0|   32|          0|
    |conv_i_10_i_i_i_reg_19446         |  32|   0|   32|          0|
    |conv_i_11_i_i_i_reg_19451         |  32|   0|   32|          0|
    |conv_i_12_i_i_i_reg_19456         |  32|   0|   32|          0|
    |conv_i_13_i_i_i_reg_19461         |  32|   0|   32|          0|
    |conv_i_14_i_i_i_reg_19466         |  32|   0|   32|          0|
    |conv_i_15_i_i_i_reg_19471         |  32|   0|   32|          0|
    |conv_i_1_i_i_i_reg_19401          |  32|   0|   32|          0|
    |conv_i_2_i_i_i_reg_19406          |  32|   0|   32|          0|
    |conv_i_3_i_i_i_reg_19411          |  32|   0|   32|          0|
    |conv_i_4_i_i_i_reg_19416          |  32|   0|   32|          0|
    |conv_i_5_i_i_i_reg_19421          |  32|   0|   32|          0|
    |conv_i_6_i_i_i_reg_19426          |  32|   0|   32|          0|
    |conv_i_7_i_i_i_reg_19431          |  32|   0|   32|          0|
    |conv_i_8_i_i_i_reg_19436          |  32|   0|   32|          0|
    |conv_i_9_i_i_i_reg_19441          |  32|   0|   32|          0|
    |conv_i_i_i_i_reg_19396            |  32|   0|   32|          0|
    |i_op_assign_15_reg_19261          |  32|   0|   32|          0|
    |i_op_assign_16_reg_19271          |  32|   0|   32|          0|
    |i_op_assign_17_reg_19281          |  32|   0|   32|          0|
    |i_op_assign_18_reg_19291          |  32|   0|   32|          0|
    |i_op_assign_19_reg_19301          |  32|   0|   32|          0|
    |i_op_assign_20_reg_19311          |  32|   0|   32|          0|
    |i_op_assign_21_reg_19321          |  32|   0|   32|          0|
    |i_op_assign_22_reg_19331          |  32|   0|   32|          0|
    |i_op_assign_23_reg_19341          |  32|   0|   32|          0|
    |i_op_assign_24_reg_19351          |  32|   0|   32|          0|
    |i_op_assign_25_reg_19361          |  32|   0|   32|          0|
    |i_op_assign_26_reg_19371          |  32|   0|   32|          0|
    |i_op_assign_27_reg_19381          |  32|   0|   32|          0|
    |i_op_assign_28_reg_19391          |  32|   0|   32|          0|
    |i_op_assign_reg_19241             |  32|   0|   32|          0|
    |i_op_assign_s_reg_19251           |  32|   0|   32|          0|
    |icmp_ln227_reg_18817              |   1|   0|    1|          0|
    |j_fu_1210                         |   6|   0|    6|          0|
    |outp0_dp_V_16_reg_18846           |  24|   0|   24|          0|
    |outp0_dp_V_17_reg_18856           |  24|   0|   24|          0|
    |outp0_dp_V_18_reg_18866           |  24|   0|   24|          0|
    |outp0_dp_V_19_reg_18876           |  24|   0|   24|          0|
    |outp0_dp_V_20_reg_18886           |  24|   0|   24|          0|
    |outp0_dp_V_21_reg_18896           |  24|   0|   24|          0|
    |outp0_dp_V_22_reg_18906           |  24|   0|   24|          0|
    |outp0_dp_V_23_reg_18916           |  24|   0|   24|          0|
    |outp0_dp_V_24_reg_18926           |  24|   0|   24|          0|
    |outp0_dp_V_25_reg_18936           |  24|   0|   24|          0|
    |outp0_dp_V_26_reg_18946           |  24|   0|   24|          0|
    |outp0_dp_V_27_reg_18956           |  24|   0|   24|          0|
    |outp0_dp_V_28_reg_18966           |  24|   0|   24|          0|
    |outp0_dp_V_29_reg_18976           |  24|   0|   24|          0|
    |outp0_dp_V_30_reg_18986           |  24|   0|   24|          0|
    |outp0_dp_V_reg_18831              |  24|   0|   24|          0|
    |outp1_dp_V_16_reg_19011           |  24|   0|   24|          0|
    |outp1_dp_V_17_reg_19021           |  24|   0|   24|          0|
    |outp1_dp_V_18_reg_19031           |  24|   0|   24|          0|
    |outp1_dp_V_19_reg_19041           |  24|   0|   24|          0|
    |outp1_dp_V_20_reg_19051           |  24|   0|   24|          0|
    |outp1_dp_V_21_reg_19061           |  24|   0|   24|          0|
    |outp1_dp_V_22_reg_19071           |  24|   0|   24|          0|
    |outp1_dp_V_23_reg_19081           |  24|   0|   24|          0|
    |outp1_dp_V_24_reg_19091           |  24|   0|   24|          0|
    |outp1_dp_V_25_reg_19101           |  24|   0|   24|          0|
    |outp1_dp_V_26_reg_19111           |  24|   0|   24|          0|
    |outp1_dp_V_27_reg_19121           |  24|   0|   24|          0|
    |outp1_dp_V_28_reg_19131           |  24|   0|   24|          0|
    |outp1_dp_V_29_reg_19141           |  24|   0|   24|          0|
    |outp1_dp_V_30_reg_19151           |  24|   0|   24|          0|
    |outp1_dp_V_reg_19001              |  24|   0|   24|          0|
    |reg_1372                          |  32|   0|   32|          0|
    |reg_1376                          |  32|   0|   32|          0|
    |reg_1380                          |  32|   0|   32|          0|
    |reg_1384                          |  32|   0|   32|          0|
    |reg_1388                          |  32|   0|   32|          0|
    |reg_1392                          |  32|   0|   32|          0|
    |reg_1396                          |  32|   0|   32|          0|
    |reg_1400                          |  32|   0|   32|          0|
    |reg_1404                          |  32|   0|   32|          0|
    |reg_1408                          |  32|   0|   32|          0|
    |reg_1412                          |  32|   0|   32|          0|
    |reg_1416                          |  32|   0|   32|          0|
    |reg_1420                          |  32|   0|   32|          0|
    |reg_1424                          |  32|   0|   32|          0|
    |reg_1428                          |  32|   0|   32|          0|
    |reg_1432                          |  32|   0|   32|          0|
    |tmp_3_reg_18821                   |  10|   0|   11|          1|
    |tmp_517_i_i_reg_18851             |  24|   0|   24|          0|
    |tmp_519_i_i_reg_18861             |  24|   0|   24|          0|
    |tmp_521_i_i_reg_18871             |  24|   0|   24|          0|
    |tmp_523_i_i_reg_18881             |  24|   0|   24|          0|
    |tmp_525_i_i_reg_18891             |  24|   0|   24|          0|
    |tmp_527_i_i_reg_18901             |  24|   0|   24|          0|
    |tmp_529_i_i_reg_18911             |  24|   0|   24|          0|
    |tmp_531_i_i_reg_18921             |  24|   0|   24|          0|
    |tmp_533_i_i_reg_18931             |  24|   0|   24|          0|
    |tmp_535_i_i_reg_18941             |  24|   0|   24|          0|
    |tmp_537_i_i_reg_18951             |  24|   0|   24|          0|
    |tmp_539_i_i_reg_18961             |  24|   0|   24|          0|
    |tmp_541_i_i_reg_18971             |  24|   0|   24|          0|
    |tmp_543_i_i_reg_18981             |  24|   0|   24|          0|
    |tmp_545_i_i_reg_18991             |  24|   0|   24|          0|
    |trunc_ln674_reg_18841             |  24|   0|   24|          0|
    |icmp_ln227_reg_18817              |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |3296|  32| 3234|          1|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+---------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  l_bias_scale_j_proc48_Pipeline_l_bias_scale_j|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  l_bias_scale_j_proc48_Pipeline_l_bias_scale_j|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  l_bias_scale_j_proc48_Pipeline_l_bias_scale_j|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  l_bias_scale_j_proc48_Pipeline_l_bias_scale_j|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  l_bias_scale_j_proc48_Pipeline_l_bias_scale_j|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  l_bias_scale_j_proc48_Pipeline_l_bias_scale_j|  return value|
|block_C_drainer4_dout            |   in|  768|     ap_fifo|                               block_C_drainer4|       pointer|
|block_C_drainer4_num_data_valid  |   in|    3|     ap_fifo|                               block_C_drainer4|       pointer|
|block_C_drainer4_fifo_cap        |   in|    3|     ap_fifo|                               block_C_drainer4|       pointer|
|block_C_drainer4_empty_n         |   in|    1|     ap_fifo|                               block_C_drainer4|       pointer|
|block_C_drainer4_read            |  out|    1|     ap_fifo|                               block_C_drainer4|       pointer|
|outp_ds1_din                     |  out|  512|     ap_fifo|                                       outp_ds1|       pointer|
|outp_ds1_num_data_valid          |   in|    3|     ap_fifo|                                       outp_ds1|       pointer|
|outp_ds1_fifo_cap                |   in|    3|     ap_fifo|                                       outp_ds1|       pointer|
|outp_ds1_full_n                  |   in|    1|     ap_fifo|                                       outp_ds1|       pointer|
|outp_ds1_write                   |  out|    1|     ap_fifo|                                       outp_ds1|       pointer|
|tmp                              |   in|   10|     ap_none|                                            tmp|        scalar|
|pack_seq_offset_load             |   in|    9|     ap_none|                           pack_seq_offset_load|        scalar|
+---------------------------------+-----+-----+------------+-----------------------------------------------+--------------+

