vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/sim/bd_6f02_psr_aclk_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_50M_1/sim/design_1_rst_ps7_0_50M_1.vhd" \
"../../../../current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/ip/conv_ap_fadd_0_full_dsp_32.vhd" \
"../../../../current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/ip/conv_ap_fmul_0_max_dsp_32.vhd" \
"../../../bd/design_1/ip/design_1_conv_0_0/sim/design_1_conv_0_0.vhd" \

nosort
