==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 141.953 MB.
INFO: [HLS 200-10] Analyzing design file 'LU.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_tb.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.554 seconds; current allocated memory: 143.801 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 59 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 47 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 40 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 40 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 40 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 68 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 68 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 68 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 76 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 78 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 16 for loop 'VITIS_LOOP_30_1' (LU.cpp:30:19) in function 'vadd'. (LU.cpp:11:0)
WARNING: [HLS 214-398] Updating loop upper bound from 32 to 16 for loop 'calc_write' (LU.cpp:41:9) in function 'vadd'. (LU.cpp:11:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< read_buf> at LU.cpp:24:5 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_30_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:30:19)
INFO: [HLS 214-291] Loop 'calc_write' is marked as complete unroll implied by the pipeline pragma (LU.cpp:41:9)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_1' (LU.cpp:30:19) in function 'vadd' completely with a factor of 16 (LU.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'calc_write' (LU.cpp:41:9) in function 'vadd' completely with a factor of 16 (LU.cpp:11:0)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (LU.cpp:30:19)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (LU.cpp:41:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.001 seconds; current allocated memory: 146.340 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 146.340 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.995 seconds; current allocated memory: 151.066 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 152.254 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 173.297 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 173.312 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vadd' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vadd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_buf'.
WARNING: [HLS 200-880] The II Violation in module 'vadd' (loop 'read_buf'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_18', LU.cpp:24) on port 'gmem' (LU.cpp:24) and bus request operation ('empty', LU.cpp:30) on port 'gmem' (LU.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'vadd' (loop 'read_buf'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_18', LU.cpp:24) on port 'gmem' (LU.cpp:24) and bus request operation ('empty', LU.cpp:30) on port 'gmem' (LU.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'vadd' (loop 'read_buf'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_18', LU.cpp:24) on port 'gmem' (LU.cpp:24) and bus request operation ('empty', LU.cpp:30) on port 'gmem' (LU.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'vadd' (loop 'read_buf'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_18', LU.cpp:24) on port 'gmem' (LU.cpp:24) and bus request operation ('empty', LU.cpp:30) on port 'gmem' (LU.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'vadd' (loop 'read_buf'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between bus response operation ('empty_18', LU.cpp:24) on port 'gmem' (LU.cpp:24) and bus request operation ('empty', LU.cpp:30) on port 'gmem' (LU.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'vadd' (loop 'read_buf'): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between bus response operation ('empty_18', LU.cpp:24) on port 'gmem' (LU.cpp:24) and bus request operation ('empty', LU.cpp:30) on port 'gmem' (LU.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'vadd' (loop 'read_buf'): Unable to enforce a carried dependence constraint (II = 45, distance = 1, offset = 1) between bus response operation ('empty_18', LU.cpp:24) on port 'gmem' (LU.cpp:24) and bus request operation ('empty', LU.cpp:30) on port 'gmem' (LU.cpp:30).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 46, Depth = 47, loop 'read_buf'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.784 seconds; current allocated memory: 173.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 174.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vadd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'vadd/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vadd/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vadd/size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vadd/inc_value' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'vadd' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'a', 'size', 'inc_value' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'vadd'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.652 seconds; current allocated memory: 178.855 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.194 seconds; current allocated memory: 184.738 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.908 seconds; current allocated memory: 191.930 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for vadd.
INFO: [VLOG 209-307] Generating Verilog RTL for vadd.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 2 seconds. Elapsed time: 25.16 seconds; current allocated memory: 50.094 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 131.559 MB.
INFO: [HLS 200-10] Analyzing design file 'LU.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_tb.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.939 seconds; current allocated memory: 133.238 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 25 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 41 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_14_1'(LU.cpp:14:19) has been inferred on bundle 'out_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (LU.cpp:14:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.362 seconds; current allocated memory: 135.805 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 135.805 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 140.340 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 141.594 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 162.836 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 165.527 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 169.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 171.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 171.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 171.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_14_1' pipeline 'VITIS_LOOP_14_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_14_1/m_axi_out_r_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_14_1/m_axi_out_r_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_14_1/m_axi_out_r_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_14_1/m_axi_out_r_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_14_1/m_axi_out_r_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_14_1/m_axi_out_r_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_14_1/m_axi_out_r_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_14_1/m_axi_out_r_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_14_1/m_axi_out_r_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_14_1/m_axi_out_r_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_14_1/m_axi_out_r_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_14_1/m_axi_out_r_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_14_1/m_axi_out_r_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.494 seconds; current allocated memory: 174.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/aximm' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/out_r_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_r' and 'out_r_offset' to AXI-Lite port control.
WARNING: [HLS 200-2088] Using the default maximum M_AXI bus width 1024 as the M_AXI adapter bus width on the port aximm.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.675 seconds; current allocated memory: 178.488 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.969 seconds; current allocated memory: 182.340 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.189 seconds; current allocated memory: 190.426 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 2 seconds. Elapsed time: 20.158 seconds; current allocated memory: 58.961 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 137.523 MB.
INFO: [HLS 200-10] Analyzing design file 'LU.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'L' (LU.cpp:160:38)
WARNING: [HLS 207-5554] invalid variable expr  (LU.cpp:160:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'U' (LU.cpp:161:38)
WARNING: [HLS 207-5554] invalid variable expr  (LU.cpp:161:38)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.37 seconds; current allocated memory: 0.582 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 133.859 MB.
INFO: [HLS 200-10] Analyzing design file 'LU.cpp' ... 
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (LU.cpp:108:28)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (LU.cpp:98:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (LU.cpp:161:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file LU.cpp
INFO: [HLS 200-10] Analyzing design file 'LU_2.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'SIZE' (LU_2.cpp:7:30)
ERROR: [HLS 207-3776] use of undeclared identifier 'SIZE' (LU_2.cpp:7:36)
ERROR: [HLS 207-3776] use of undeclared identifier 'SIZE' (LU_2.cpp:7:52)
ERROR: [HLS 207-3776] use of undeclared identifier 'SIZE' (LU_2.cpp:7:58)
ERROR: [HLS 207-3776] use of undeclared identifier 'SIZE' (LU_2.cpp:7:74)
ERROR: [HLS 207-3776] use of undeclared identifier 'SIZE' (LU_2.cpp:7:80)
ERROR: [HLS 207-3776] use of undeclared identifier 'SIZE' (LU_2.cpp:10:10)
ERROR: [HLS 207-3776] use of undeclared identifier 'SIZE' (LU_2.cpp:25:34)
ERROR: [HLS 207-3776] use of undeclared identifier 'SIZE' (LU_2.cpp:25:40)
ERROR: [HLS 207-3776] use of undeclared identifier 'SIZE' (LU_2.cpp:25:53)
ERROR: [HLS 207-3776] use of undeclared identifier 'SIZE' (LU_2.cpp:29:29)
ERROR: [HLS 207-3776] use of undeclared identifier 'SIZE' (LU_2.cpp:38:29)
ERROR: [HLS 207-3776] use of undeclared identifier 'SIZE' (LU_2.cpp:54:29)
ERROR: [HLS 207-3776] use of undeclared identifier 'SIZE' (LU_2.cpp:54:35)
ERROR: [HLS 207-3776] use of undeclared identifier 'SIZE' (LU_2.cpp:54:51)
ERROR: [HLS 207-3776] use of undeclared identifier 'SIZE' (LU_2.cpp:54:57)
ERROR: [HLS 207-3776] use of undeclared identifier 'SIZE' (LU_2.cpp:54:73)
ERROR: [HLS 207-3776] use of undeclared identifier 'SIZE' (LU_2.cpp:54:79)
ERROR: [HLS 207-3776] use of undeclared identifier 'SIZE' (LU_2.cpp:56:22)
ERROR: [HLS 207-59] too many errors emitted, stopping now
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 51.943 seconds; current allocated memory: 6.059 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 132.965 MB.
INFO: [HLS 200-10] Analyzing design file 'LU.cpp' ... 
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (LU.cpp:108:28)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (LU.cpp:98:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (LU.cpp:161:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file LU.cpp
INFO: [HLS 200-10] Analyzing design file 'LU_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_tb.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'SIZE' (LU_tb.cpp:4:14)
ERROR: [HLS 207-3776] use of undeclared identifier 'SIZE' (LU_tb.cpp:4:20)
ERROR: [HLS 207-3776] use of undeclared identifier 'SIZE' (LU_tb.cpp:11:18)
ERROR: [HLS 207-3776] use of undeclared identifier 'SIZE' (LU_tb.cpp:11:24)
ERROR: [HLS 207-3776] use of undeclared identifier 'Matrix' (LU_tb.cpp:15:5)
ERROR: [HLS 207-1198] expected '(' for function-style cast or type construction (LU_tb.cpp:15:18)
ERROR: [HLS 207-3776] use of undeclared identifier 'SIZE' (LU_tb.cpp:15:20)
ERROR: [HLS 207-3776] use of undeclared identifier 'SIZE' (LU_tb.cpp:15:26)
ERROR: [HLS 207-3776] use of undeclared identifier 'A_eigen' (LU_tb.cpp:15:32)
ERROR: [HLS 207-3776] use of undeclared identifier 'SIZE' (LU_tb.cpp:16:25)
ERROR: [HLS 207-3776] use of undeclared identifier 'SIZE' (LU_tb.cpp:17:29)
ERROR: [HLS 207-3776] use of undeclared identifier 'A_eigen' (LU_tb.cpp:18:13)
ERROR: [HLS 207-3776] use of undeclared identifier 'PartialPivLU' (LU_tb.cpp:20:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'Matrix' (LU_tb.cpp:20:18)
ERROR: [HLS 207-1198] expected '(' for function-style cast or type construction (LU_tb.cpp:20:31)
ERROR: [HLS 207-3776] use of undeclared identifier 'SIZE' (LU_tb.cpp:20:33)
ERROR: [HLS 207-3776] use of undeclared identifier 'SIZE' (LU_tb.cpp:20:39)
ERROR: [HLS 207-3776] use of undeclared identifier 'A_eigen' (LU_tb.cpp:20:49)
ERROR: [HLS 207-3776] use of undeclared identifier 'Matrix' (LU_tb.cpp:21:5)
ERROR: [HLS 207-59] too many errors emitted, stopping now
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 48.4 seconds; current allocated memory: 6.809 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.203 seconds; current allocated memory: 131.277 MB.
INFO: [HLS 200-10] Analyzing design file 'LU.cpp' ... 
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (LU.cpp:108:28)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (LU.cpp:98:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (LU.cpp:161:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file LU.cpp
INFO: [HLS 200-10] Analyzing design file 'LU_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_tb.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 47.118 seconds; current allocated memory: 137.559 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,424 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,038 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 582 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'hls::recip(double)' into 'backwardSubstitution(double (*) [4], double (*) [4], double (*) [4])' (LU.cpp:151:26)
INFO: [HLS 214-291] Loop 'ROW_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:144:12)
INFO: [HLS 214-291] Loop 'INNER_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:146:25)
INFO: [HLS 214-291] Loop 'ROW_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:128:12)
INFO: [HLS 214-291] Loop 'INNER_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:130:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_88_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:88:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_75_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:75:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:62:26)
INFO: [HLS 214-186] Unrolling loop 'ROW_LOOP' (LU.cpp:144:12) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:140:0)
INFO: [HLS 214-186] Unrolling loop 'INNER_LOOP' (LU.cpp:146:25) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:140:0)
INFO: [HLS 214-186] Unrolling loop 'ROW_LOOP' (LU.cpp:128:12) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'INNER_LOOP' (LU.cpp:130:25) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_88_2' (LU.cpp:88:19) in function 'extract_LU' completely with a factor of 4 (LU.cpp:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_2' (LU.cpp:22:22) in function 'base_iteration' completely with a factor of 3 (LU.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (LU.cpp:17:22) in function 'base_iteration' completely with a factor of 4 (LU.cpp:13:0)
ERROR: [HLS 214-405] Cache pragma applied on non MAXI port 'A_in' is not supported. (LU.cpp:163:9)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 57.62 seconds; current allocated memory: 7.379 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 134.906 MB.
INFO: [HLS 200-10] Analyzing design file 'LU.cpp' ... 
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (LU.cpp:108:28)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (LU.cpp:98:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (LU.cpp:161:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file LU.cpp
INFO: [HLS 200-10] Analyzing design file 'LU_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_tb.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 44.627 seconds; current allocated memory: 141.492 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,427 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,041 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 585 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 589 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 527 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,082 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 922 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 922 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 902 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,078 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 899 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 886 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,318 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,190 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,195 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,251 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'hls::recip(double)' into 'backwardSubstitution(double (*) [4], double (*) [4], double (*) [4])' (LU.cpp:151:26)
INFO: [HLS 214-291] Loop 'ROW_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:144:12)
INFO: [HLS 214-291] Loop 'INNER_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:146:25)
INFO: [HLS 214-291] Loop 'ROW_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:128:12)
INFO: [HLS 214-291] Loop 'INNER_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:130:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_88_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:88:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_75_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:75:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:62:26)
INFO: [HLS 214-186] Unrolling loop 'ROW_LOOP' (LU.cpp:144:12) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:140:0)
INFO: [HLS 214-186] Unrolling loop 'INNER_LOOP' (LU.cpp:146:25) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:140:0)
INFO: [HLS 214-186] Unrolling loop 'ROW_LOOP' (LU.cpp:128:12) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'INNER_LOOP' (LU.cpp:130:25) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_88_2' (LU.cpp:88:19) in function 'extract_LU' completely with a factor of 4 (LU.cpp:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_2' (LU.cpp:22:22) in function 'base_iteration' completely with a factor of 3 (LU.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (LU.cpp:17:22) in function 'base_iteration' completely with a factor of 4 (LU.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const' into 'fp_struct<double>::to_double() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:494:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:509:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'hls::fabs(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\fabsdouble.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'hls::fabs(double)' into 'find_and_swap_pivot(double (*) [4], int*, int)' (LU.cpp:30:0)
INFO: [HLS 214-248] Applying array_partition to 'L': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (LU.cpp:165:18)
INFO: [HLS 214-248] Applying array_partition to 'U': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (LU.cpp:165:33)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_104_1> at LU.cpp:104:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at  
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_175_2> at LU.cpp:175:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_178_3> at LU.cpp:178:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_183_5> at LU.cpp:183:27 
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'A' due to pipeline pragma (LU.cpp:44:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'A' due to pipeline pragma (LU.cpp:44:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'B' due to pipeline pragma (LU.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Y' due to pipeline pragma (LU.cpp:127:9)
INFO: [HLS 214-248] Applying array_partition to 'A': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (LU.cpp:165:9)
INFO: [HLS 214-248] Applying array_partition to 'B': Complete partitioning on dimension 1. (LU.cpp:167:27)
INFO: [HLS 214-248] Applying array_partition to 'Y': Complete partitioning on dimension 1. (LU.cpp:167:36)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 12.268 seconds; current allocated memory: 143.512 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 143.512 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.546 seconds; current allocated memory: 152.008 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 156.191 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_59_1' (LU.cpp:59) in function 'process_U_row' for pipelining.
INFO: [XF==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 131.973 MB.
INFO: [HLS 200-10] Analyzing design file 'LU.cpp' ... 
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (LU.cpp:108:28)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (LU.cpp:98:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (LU.cpp:161:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file LU.cpp
INFO: [HLS 200-10] Analyzing design file 'LU_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_tb.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 45.899 seconds; current allocated memory: 137.129 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,427 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,041 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 585 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 589 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 527 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,082 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 922 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 922 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 902 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,078 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 899 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 886 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,318 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,190 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,195 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,251 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'hls::recip(double)' into 'backwardSubstitution(double (*) [4], double (*) [4], double (*) [4])' (LU.cpp:151:26)
INFO: [HLS 214-291] Loop 'ROW_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:144:12)
INFO: [HLS 214-291] Loop 'INNER_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:146:25)
INFO: [HLS 214-291] Loop 'ROW_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:128:12)
INFO: [HLS 214-291] Loop 'INNER_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:130:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_88_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:88:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_75_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:75:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:62:26)
INFO: [HLS 214-186] Unrolling loop 'ROW_LOOP' (LU.cpp:144:12) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:140:0)
INFO: [HLS 214-186] Unrolling loop 'INNER_LOOP' (LU.cpp:146:25) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:140:0)
INFO: [HLS 214-186] Unrolling loop 'ROW_LOOP' (LU.cpp:128:12) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'INNER_LOOP' (LU.cpp:130:25) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_88_2' (LU.cpp:88:19) in function 'extract_LU' completely with a factor of 4 (LU.cpp:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_2' (LU.cpp:22:22) in function 'base_iteration' completely with a factor of 3 (LU.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (LU.cpp:17:22) in function 'base_iteration' completely with a factor of 4 (LU.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const' into 'fp_struct<double>::to_double() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:494:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:509:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'hls::fabs(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\fabsdouble.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'hls::fabs(double)' into 'find_and_swap_pivot(double (*) [4], int*, int)' (LU.cpp:30:0)
INFO: [HLS 214-248] Applying array_partition to 'L': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (LU.cpp:165:18)
INFO: [HLS 214-248] Applying array_partition to 'U': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (LU.cpp:165:33)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_104_1> at LU.cpp:104:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at  
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_175_2> at LU.cpp:175:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_178_3> at LU.cpp:178:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_183_5> at LU.cpp:183:27 
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'A' due to pipeline pragma (LU.cpp:44:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'A' due to pipeline pragma (LU.cpp:44:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'B' due to pipeline pragma (LU.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Y' due to pipeline pragma (LU.cpp:127:9)
INFO: [HLS 214-248] Applying array_partition to 'A': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (LU.cpp:165:9)
INFO: [HLS 214-248] Applying array_partition to 'B': Complete partitioning on dimension 1. (LU.cpp:167:27)
INFO: [HLS 214-248] Applying array_partition to 'Y': Complete partitioning on dimension 1. (LU.cpp:167:36)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.842 seconds; current allocated memory: 138.895 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 138.922 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 147.363 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 151.547 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_59_1' (LU.cpp:59) in function 'process_U_row' for pipelining.
INFO: [XF==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog -format ip_catalog 
INFO: [HLS 200-111] Finished Command export_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./LU_inversion/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name invertMatrix invertMatrix 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.226 seconds; current allocated memory: 131.684 MB.
INFO: [HLS 200-10] Analyzing design file 'LU.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'X' (LU.cpp:191:30)
ERROR: [HLS 207-3776] use of undeclared identifier 'X' (LU.cpp:195:26)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 6.976 seconds; current allocated memory: 1.039 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./LU_inversion/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name invertMatrix invertMatrix 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.14 seconds; current allocated memory: 131.402 MB.
INFO: [HLS 200-10] Analyzing design file 'LU.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'X' (LU.cpp:149:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'X' (LU.cpp:152:13)
ERROR: [HLS 207-3776] use of undeclared identifier 'X' (LU.cpp:159:21)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 5.135 seconds; current allocated memory: 1.289 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./LU_inversion/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name invertMatrix invertMatrix 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 133.539 MB.
INFO: [HLS 200-10] Analyzing design file 'LU.cpp' ... 
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (LU.cpp:108:28)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (LU.cpp:98:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (LU.cpp:170:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file LU.cpp
INFO: [HLS 200-10] Analyzing design file 'LU_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_tb.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 43.316 seconds; current allocated memory: 140.223 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,462 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,076 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 619 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 617 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 555 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,258 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,067 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,067 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,047 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,215 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,036 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,023 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,526 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,353 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,463 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,527 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'hls::recip(double)' into 'backwardSubstitution(double (*) [4], double (*) [4], double*)' (LU.cpp:152:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_158_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:158:20)
INFO: [HLS 214-291] Loop 'ROW_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:145:12)
INFO: [HLS 214-291] Loop 'INNER_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:147:25)
INFO: [HLS 214-291] Loop 'ROW_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:128:12)
INFO: [HLS 214-291] Loop 'INNER_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:130:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_88_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:88:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_75_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:75:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:62:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_158_1' (LU.cpp:158:20) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:140:0)
INFO: [HLS 214-186] Unrolling loop 'ROW_LOOP' (LU.cpp:145:12) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:140:0)
INFO: [HLS 214-186] Unrolling loop 'INNER_LOOP' (LU.cpp:147:25) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:140:0)
INFO: [HLS 214-186] Unrolling loop 'ROW_LOOP' (LU.cpp:128:12) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'INNER_LOOP' (LU.cpp:130:25) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_88_2' (LU.cpp:88:19) in function 'extract_LU' completely with a factor of 4 (LU.cpp:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_2' (LU.cpp:22:22) in function 'base_iteration' completely with a factor of 3 (LU.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (LU.cpp:17:22) in function 'base_iteration' completely with a factor of 4 (LU.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const' into 'fp_struct<double>::to_double() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:494:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:509:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'hls::fabs(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\fabsdouble.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'hls::fabs(double)' into 'find_and_swap_pivot(double (*) [4], int*, int)' (LU.cpp:30:0)
INFO: [HLS 214-248] Applying array_partition to 'L': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (LU.cpp:181:18)
INFO: [HLS 214-248] Applying array_partition to 'U': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (LU.cpp:181:33)
INFO: [HLS 214-248] Applying array_partition to 'A_in': Complete partitioning on dimension 1. (LU.cpp:169:0)
INFO: [HLS 214-248] Applying array_partition to 'A_inv': Complete partitioning on dimension 1. (LU.cpp:169:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_104_1> at LU.cpp:104:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at  
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_186_2> at LU.cpp:186:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_191_3> at LU.cpp:191:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_196_5> at LU.cpp:196:27 
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'X' due to pipeline pragma (LU.cpp:157:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'X' due to pipeline pragma (LU.cpp:157:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'A' due to pipeline pragma (LU.cpp:44:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'A' due to pipeline pragma (LU.cpp:44:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'B' due to pipeline pragma (LU.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Y' due to pipeline pragma (LU.cpp:1==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./LU_inversion/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name invertMatrix invertMatrix 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 137.102 MB.
INFO: [HLS 200-10] Analyzing design file 'LU.cpp' ... 
ERROR: [HLS 207-3802] unknown type name 'stream_packer_f32'; did you mean 'stream_packet_f32'? (LU.cpp:180:31)
INFO: [HLS 207-4436] 'stream_packet_f32' declared here (./LU.hpp:7:30)
ERROR: [HLS 207-3777] use of undeclared identifier 'inStreamTop'; did you mean 'instreamTop'? (LU.cpp:183:52)
INFO: [HLS 207-4436] 'instreamTop' declared here (LU.cpp:180:51)
ERROR: [HLS 207-3776] use of undeclared identifier 'A_in' (LU.cpp:189:24)
WARNING: [HLS 207-5554] invalid variable expr  (LU.cpp:189:24)
ERROR: [HLS 207-3776] use of undeclared identifier 'A_in' (LU.cpp:191:38)
WARNING: [HLS 207-5554] invalid variable expr  (LU.cpp:191:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'A_inv' (LU.cpp:192:38)
WARNING: [HLS 207-5554] invalid variable expr  (LU.cpp:192:38)
ERROR: [HLS 207-3777] use of undeclared identifier 'inStreamTop'; did you mean 'instreamTop'? (LU.cpp:203:11)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.721 seconds; current allocated memory: 0.934 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./LU_inversion/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name invertMatrix invertMatrix 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 131.613 MB.
INFO: [HLS 200-10] Analyzing design file 'LU.cpp' ... 
ERROR: [HLS 207-3802] unknown type name 'stream_packer_f32'; did you mean 'stream_packet_f32'? (LU.cpp:180:31)
INFO: [HLS 207-4436] 'stream_packet_f32' declared here (./LU.hpp:7:30)
ERROR: [HLS 207-3776] use of undeclared identifier 'A_in' (LU.cpp:189:24)
WARNING: [HLS 207-5554] invalid variable expr  (LU.cpp:189:24)
ERROR: [HLS 207-3776] use of undeclared identifier 'A' (LU.cpp:191:38)
WARNING: [HLS 207-5554] invalid variable expr  (LU.cpp:191:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'B' (LU.cpp:192:38)
WARNING: [HLS 207-5554] invalid variable expr  (LU.cpp:192:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'Y' (LU.cpp:193:38)
WARNING: [HLS 207-5554] invalid variable expr  (LU.cpp:193:38)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.014 seconds; current allocated memory: 1.176 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./LU_inversion/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name invertMatrix invertMatrix 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 132.129 MB.
INFO: [HLS 200-10] Analyzing design file 'LU.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'L' (LU.cpp:190:38)
WARNING: [HLS 207-5554] invalid variable expr  (LU.cpp:190:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'U' (LU.cpp:191:38)
WARNING: [HLS 207-5554] invalid variable expr  (LU.cpp:191:38)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.416 seconds; current allocated memory: 1.285 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./LU_inversion/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name invertMatrix invertMatrix 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 132.070 MB.
INFO: [HLS 200-10] Analyzing design file 'LU.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (LU.cpp:98:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (LU.cpp:192:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file LU.cpp
INFO: [HLS 200-10] Analyzing design file 'LU_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_tb.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 44.214 seconds; current allocated memory: 138.953 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,605 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,148 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 674 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 670 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 596 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,151 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 991 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 991 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 971 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,160 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 980 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 965 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,193 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,047 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,037 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,095 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'hls::recip(float)' into 'backwardSubstitution(float (*) [4], float (*) [4], hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&)' (LU.cpp:162:25)
INFO: [HLS 214-291] Loop 'ROW_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:155:12)
INFO: [HLS 214-291] Loop 'INNER_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:157:25)
INFO: [HLS 214-291] Loop 'ROW_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:130:12)
INFO: [HLS 214-291] Loop 'INNER_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:132:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_88_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:88:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_72_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:72:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_75_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:75:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_59_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:59:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:62:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:43:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_34_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:34:22)
INFO: [HLS 214-186] Unrolling loop 'ROW_LOOP' (LU.cpp:155:12) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:144:0)
INFO: [HLS 214-186] Unrolling loop 'INNER_LOOP' (LU.cpp:157:25) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:144:0)
INFO: [HLS 214-186] Unrolling loop 'ROW_LOOP' (LU.cpp:130:12) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:122:0)
INFO: [HLS 214-186] Unrolling loop 'INNER_LOOP' (LU.cpp:132:25) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_88_2' (LU.cpp:88:19) in function 'extract_LU' completely with a factor of 4 (LU.cpp:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_2' (LU.cpp:43:26) in function 'find_and_swap_pivot' completely with a factor of 4 (LU.cpp:30:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_43_2' (LU.cpp:43:26) in function 'find_and_swap_pivot' has been removed because the loop is unrolled completely (LU.cpp:30:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_2' (LU.cpp:22:22) in function 'base_iteration' completely with a factor of 3 (LU.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (LU.cpp:17:22) in function 'base_iteration' completely with a factor of 4 (LU.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'hls::fabs(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\fabsfloat.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'hls::fabs(float)' into 'find_and_swap_pivot(float (*) [4], int*, int)' (LU.cpp:30:0)
INFO: [HLS 214-248] Applying array_partition to 'L': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (LU.cpp:194:17)
INFO: [HLS 214-248] Applying array_partition to 'U': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (LU.cpp:194:32)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_104_1> at LU.cpp:104:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at  
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_208_2> at LU.cpp:208:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_213_4> at LU.cpp:213:27 
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'X' due to pipeline pragma (LU.cpp:154:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'A' due to pipeline pragma (LU.cpp:87:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'B' due to pipeline pragma (LU.cpp:129:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Y' due to pipeline pragma (LU.cpp:154:9)
INFO: [HLS 214-248] Applying array_partition to 'X': Complete partitioning on dimension 1. (LU.cpp:146:8)
INFO: [HLS 214-248] Applying array_partition to 'A': Complete partitioning on dimension 2. (LU.cpp:194:8)
INFO: [HLS 214-248] Applying array_partition to 'B': Complete partitioning on dimension 1. (LU.cpp:196:26)
INFO: [HLS 214-248] Applying array_partition to 'Y': Complete partitioning on dimension 1. (LU.cpp:196:35)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 12.168 seconds; current allocated memory: 140.961 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 140.961 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.406 seconds; current allocated memory: 149.109 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.345 seconds; current allocated memory: 152.949 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_U_row' (LU.cpp:57:19).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_L_column' (LU.cpp:70:19).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'find_and_swap_pivot' (LU.cpp:32:5).
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_59_1' (LU.cpp:59) in function 'process_U_row' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_62_2' (LU.cpp:62) in function 'process_U_row': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_72_1' (LU.cpp:72) in function 'process_L_column' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_75_2' (LU.cpp:75) in function 'process_L_column': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_34_1' (LU.cpp:34) in function 'find_and_swap_pivot' completely: variable loop bound.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_104_1_proc' (LU.cpp:104) to a process function for dataflow in function 'luDecomposition'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_108_2_proc' (LU.cpp:108) to a process function for dataflow in function 'luDecomposition'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_212_3_proc' (LU.cpp:212) to a process function for dataflow in function 'invertMatrix'.
ERROR: [HLS 200-979] Argument 'P' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'P' has write operations in process function 'luDecomposition_Loop_VITIS_LOOP_104_1_proc' (LU.cpp:104:23).
INFO: [HLS 200-992] Argument 'P' has read and write operations in process function 'luDecomposition_Loop_VITIS_LOOP_108_2_proc' (LU.cpp:108:23).
ERROR: [HLS 200-976] Argument 'P' failed dataflow checking: Cannot read as well as write over function parameter. Check if the variable used as a channel can be declared inside the dataflow region.
INFO: [HLS 200-992] Argument 'P' has read and write operations in process function 'luDecomposition_Loop_VITIS_LOOP_108_2_proc' (LU.cpp:108:23).
ERROR: [HLS 200-779] Non-shared array 'P' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'P' has write operations in process function 'luDecomposition_Loop_VITIS_LOOP_104_1_proc' (LU.cpp:104:23).
INFO: [HLS 200-992] Argument 'P' has read and write operations in process function 'luDecomposition_Loop_VITIS_LOOP_108_2_proc' (LU.cpp:108:23).
ERROR: [HLS 200-976] Argument 'A_0' failed dataflow checking: Cannot read as well as write over function parameter. Check if the variable used as a channel can be declared inside the dataflow region.
INFO: [HLS 200-992] Argument 'A_0' has read operations in process function 'base_iteration' (LU.cpp:19:12) (around LU.cpp:106).
INFO: [HLS 200-992] Argument 'A_0' has read and write operations in process function 'luDecomposition_Loop_VITIS_LOOP_108_2_proc' (LU.cpp:108:23).
INFO: [HLS 200-992] Argument 'A_0' has read operations in process function 'extract_LU' (LU.cpp:85:41) (around LU.cpp:115).
ERROR: [HLS 200-779] Non-shared array 'A_0' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'A_0' has read operations in process function 'base_iteration' (LU.cpp:19:12) (around LU.cpp:106).
INFO: [HLS 200-992] Argument 'A_0' has read and write operations in process function 'luDecomposition_Loop_VITIS_LOOP_108_2_proc' (LU.cpp:108:23).
INFO: [HLS 200-992] Argument 'A_0' has read operations in process function 'extract_LU' (LU.cpp:85:41) (around LU.cpp:115).
ERROR: [HLS 200-976] Argument 'A_1' failed dataflow checking: Cannot read as well as write over function parameter. Check if the variable used as a channel can be declared inside the dataflow region.
INFO: [HLS 200-992] Argument 'A_1' has read operations in process function 'base_iteration' (LU.cpp:19:12) (around LU.cpp:106).
INFO: [HLS 200-992] Argument 'A_1' has read and write operations in process function 'luDecomposition_Loop_VITIS_LOOP_108_2_proc' (LU.cpp:108:23).
INFO: [HLS 200-992] Argument 'A_1' has read operations in process function 'extract_LU' (LU.cpp:85:41) (around LU.cpp:115).
ERROR: [HLS 200-779] Non-shared array 'A_1' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'A_1' has read operations in process function 'base_iteration' (LU.cpp:19:12) (around LU.cpp:106).
INFO: [HLS 200-992] Argument 'A_1' has read and write operations in process function 'luDecomposition_Loop_VITIS_LOOP_108_2_proc' (LU.cpp:108:23).
INFO: [HLS 200-992] Argument 'A_1' has read operations in process function 'extract_LU' (LU.cpp:85:41) (around LU.cpp:115).
ERROR: [HLS 200-976] Argument 'A_2' failed dataflow checking: Cannot read as well as write over function parameter. Check if the variable used as a channel can be declared inside the dataflow region.
INFO: [HLS 200-992] Argument 'A_2' has read operations in process function 'base_iteration' (LU.cpp:19:12) (around LU.cpp:106).
INFO: [HLS 200-992] Argument 'A_2' has read and write operations in process function 'luDecomposition_Loop_VITIS_LOOP_108_2_proc' (LU.cpp:108:23).
INFO: [HLS 200-992] Argument 'A_2' has read operations in process function 'extract_LU' (LU.cpp:85:41) (around LU.cpp:115).
ERROR: [HLS 200-779] Non-shared array 'A_2' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'A_2' has read operations in process function 'base_iteration' (LU.cpp:19:12) (around LU.cpp:106).
INFO: [HLS 200-992] Argument 'A_2' has read and write operations in process function 'luDecomposition_Loop_VITIS_LOOP_108_2_proc' (LU.cpp:108:23).
INFO: [HLS 200-992] Argument 'A_2' has read operations in process function 'extract_LU' (LU.cpp:85:41) (around LU.cpp:115).
ERROR: [HLS 200-976] Argument 'A_3' failed dataflow checking: Cannot read as well as write over function parameter. Check if the variable used as a channel can be declared inside the dataflow region.
INFO: [HLS 200-992] Argument 'A_3' has read operations in process function 'base_iteration' (LU.cpp:19:12) (around LU.cpp:106).
INFO: [HLS 200-992] Argument 'A_3' has read and write operations in process function 'luDecomposition_Loop_VITIS_LOOP_108_2_proc' (LU.cpp:108:23).
INFO: [HLS 200-992] Argument 'A_3' has read operations in process function 'extract_LU' (LU.cpp:85:41) (around LU.cpp:115).
ERROR: [HLS 200-779] Non-shared array 'A_3' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'A_3' has read operations in process function 'base_iteration' (LU.cpp:19:12) (around LU.cpp:106).
INFO: [HLS 200-992] Argument 'A_3' has read and write operations in process function 'luDecomposition_Loop_VITIS_LOOP_108_2_proc' (LU.cpp:108:23).
INFO: [HLS 200-992] Argument 'A_3' has read operations in process function 'extract_LU' (LU.cpp:85:41) (around LU.cpp:115).
ERROR: [HLS 200-979] Variable 'A.3' (LU.cpp:194) failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'A.3' has write operations in process function 'Loop_1_proc3' (LU.cpp:200:27).
INFO: [HLS 200-992] Variable 'A.3' has read and write operations in process function 'luDecomposition' (LU.cpp:98:9) (around LU.cpp:210).
ERROR: [HLS 200-779] Non-shared array 'A.3' (LU.cpp:194) failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'A.3' has write operations in process function 'Loop_1_proc3' (LU.cpp:200:27).
INFO: [HLS 200-992] Variable 'A.3' has read and write operations in process function 'luDecomposition' (LU.cpp:98:9) (around LU.cpp:210).
ERROR: [HLS 200-979] Variable 'A.2' (LU.cpp:194) failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'A.2' has write operations in process function 'Loop_1_proc3' (LU.cpp:200:27).
INFO: [HLS 200-992] Variable 'A.2' has read and write operations in process function 'luDecomposition' (LU.cpp:98:9) (around LU.cpp:210).
ERROR: [HLS 200-779] Non-shared array 'A.2' (LU.cpp:194) failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'A.2' has write operations in process function 'Loop_1_proc3' (LU.cpp:200:27).
INFO: [HLS 200-992] Variable 'A.2' has read and write operations in process function 'luDecomposition' (LU.cpp:98:9) (around LU.cpp:210).
ERROR: [HLS 200-979] Variable 'A.1' (LU.cpp:194) failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'A.1' has write operations in process function 'Loop_1_proc3' (LU.cpp:200:27).
INFO: [HLS 200-992] Variable 'A.1' has read and write operations in process function 'luDecomposition' (LU.cpp:98:9) (around LU.cpp:210).
ERROR: [HLS 200-779] Non-shared array 'A.1' (LU.cpp:194) failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'A.1' has write operations in process function 'Loop_1_proc3' (LU.cpp:200:27).
INFO: [HLS 200-992] Variable 'A.1' has read and write operations in process function 'luDecomposition' (LU.cpp:98:9) (around LU.cpp:210).
ERROR: [HLS 200-979] Variable 'A' (LU.cpp:194) failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'A' has write operations in process function 'Loop_1_proc3' (LU.cpp:200:27).
INFO: [HLS 200-992] Variable 'A' has read and write operations in process function 'luDecomposition' (LU.cpp:98:9) (around LU.cpp:210).
ERROR: [HLS 200-779] Non-shared array 'A' (LU.cpp:194) failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'A' has write operations in process function 'Loop_1_proc3' (LU.cpp:200:27).
INFO: [HLS 200-992] Variable 'A' has read and write operations in process function 'luDecomposition' (LU.cpp:98:9) (around LU.cpp:210).
ERROR: [HLS 200-1715] Encountered problem during source synthesis
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 61.334 seconds; current allocated memory: 27.973 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./LU_inversion/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name invertMatrix invertMatrix 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 131.555 MB.
INFO: [HLS 200-10] Analyzing design file 'LU.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (LU.cpp:98:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file LU.cpp
INFO: [HLS 200-10] Analyzing design file 'LU_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_tb.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 43.354 seconds; current allocated memory: 138.121 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,585 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,669 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,622 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,627 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,419 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,168 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,162 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,162 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,162 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,549 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,571 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,539 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,266 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,266 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,134 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,112 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'hls::recip(float)' into 'backwardSubstitution(float (*) [4], float (*) [4], hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&)' (LU.cpp:162:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_212_3' is marked as complete unroll implied by the pipeline pragma (LU.cpp:212:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_213_4' is marked as complete unroll implied by the pipeline pragma (LU.cpp:213:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_208_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:208:23)
INFO: [HLS 214-291] Loop 'READ_INPUT' is marked as complete unroll implied by the pipeline pragma (LU.cpp:200:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_201_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:201:27)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma
INFO: [HLS 214-291] Loop 'STORE_INV' is marked as complete unroll implied by the pipeline pragma (LU.cpp:171:16)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_172_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:172:27)
INFO: [HLS 214-291] Loop 'COL_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:153:12)
INFO: [HLS 214-291] Loop 'ROW_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:155:12)
INFO: [HLS 214-291] Loop 'INNER_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:157:25)
INFO: [HLS 214-291] Loop 'COL_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:128:12)
INFO: [HLS 214-291] Loop 'ROW_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:130:12)
INFO: [HLS 214-291] Loop 'INNER_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:132:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_108_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:108:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_104_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:104:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_86_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:86:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_88_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:88:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_72_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:72:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_75_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:75:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_59_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:59:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:62:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:43:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_34_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:34:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_22_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:22:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_17_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:17:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_212_3' (LU.cpp:212:23) in function 'invertMatrix' completely with a factor of 4 (LU.cpp:187:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_213_4' (LU.cpp:213:27) in function 'invertMatrix' completely with a factor of 4 (LU.cpp:187:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_208_2' (LU.cpp:208:23) in function 'invertMatrix' completely with a factor of 4 (LU.cpp:187:0)
INFO: [HLS 214-186] Unrolling loop 'READ_INPUT' (LU.cpp:200:5) in function 'invertMatrix' completely with a factor of 4 (LU.cpp:187:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_201_1' (LU.cpp:201:27) in function 'invertMatrix' completely with a factor of 4 (LU.cpp:187:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_201_1' (LU.cpp:201:27) in function 'invertMatrix' has been removed because the loop is unrolled completely (LU.cpp:187:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' () in function 'invertMatrix' completely with a factor of 16 (LU.cpp:187:0)
INFO: [HLS 214-186] Unrolling loop 'STORE_INV' (LU.cpp:171:16) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:144:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_172_1' (LU.cpp:172:27) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:144:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_172_1' (LU.cpp:172:27) in function 'backwardSubstitution' has been removed because the loop is unrolled completely (LU.cpp:144:0)
INFO: [HLS 214-186] Unrolling loop 'COL_LOOP' (LU.cpp:153:12) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:144:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'COL_LOOP' (LU.cpp:153:12) in function 'backwardSubstitution' has been removed because the loop is unrolled completely (LU.cpp:144:0)
INFO: [HLS 214-186] Unrolling loop 'ROW_LOOP' (LU.cpp:155:12) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:144:0)
INFO: [HLS 214-186] Unrolling loop 'INNER_LOOP' (LU.cpp:157:25) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:144:0)
INFO: [HLS 214-186] Unrolling loop 'COL_LOOP' (LU.cpp:128:12) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:122:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'COL_LOOP' (LU.cpp:128:12) in function 'forwardSubstitution' has been removed because the loop is unrolled completely (LU.cpp:122:0)
INFO: [HLS 214-186] Unrolling loop 'ROW_LOOP' (LU.cpp:130:12) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:122:0)
INFO: [HLS 214-186] Unrolling loop 'INNER_LOOP' (LU.cpp:132:25) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_108_2' (LU.cpp:108:23) in function 'luDecomposition' completely with a factor of 3 (LU.cpp:97:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_108_2' (LU.cpp:108:23) in function 'luDecomposition' has been removed because the loop is unrolled completely (LU.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_104_1' (LU.cpp:104:23) in function 'luDecomposition' completely with a factor of 4 (LU.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_86_1' (LU.cpp:86:19) in function 'extract_LU' completely with a factor of 4 (LU.cpp:84:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_86_1' (LU.cpp:86:19) in function 'extract_LU' has been removed because the loop is unrolled completely (LU.cpp:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_88_2' (LU.cpp:88:19) in function 'extract_LU' completely with a factor of 4 (LU.cpp:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_2' (LU.cpp:43:26) in function 'find_and_swap_pivot' completely with a factor of 4 (LU.cpp:30:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_43_2' (LU.cpp:43:26) in function 'find_and_swap_pivot' has been removed because the loop is unrolled completely (LU.cpp:30:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_2' (LU.cpp:22:22) in function 'base_iteration' completely with a factor of 3 (LU.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (LU.cpp:17:22) in function 'base_iteration' completely with a factor of 4 (LU.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'hls::fabs(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\fabsfloat.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'hls::fabs(float)' into 'find_and_swap_pivot(float (*) [4], int*, int)' (LU.cpp:30:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_72_1' (LU.cpp:72:19) in function 'process_L_column' completely with a factor of 1 (LU.cpp:70:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_72_1' (LU.cpp:72:19) in function 'process_L_column' has been removed because the loop is unrolled completely (LU.cpp:70:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_2' (LU.cpp:75:26) in function 'process_L_column' completely with a factor of 2 (LU.cpp:70:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_1' (LU.cpp:59:19) in function 'process_U_row' completely with a factor of 2 (LU.cpp:57:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_59_1' (LU.cpp:59:19) in function 'process_U_row' has been removed because the loop is unrolled completely (LU.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_2' (LU.cpp:62:26) in function 'process_U_row' completely with a factor of 2 (LU.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_34_1' (LU.cpp:34:22) in function 'find_and_swap_pivot' completely with a factor of 1 (LU.cpp:30:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_34_1' (LU.cpp:34:22) in function 'find_and_swap_pivot' has been removed because the loop is unrolled completely (LU.cpp:30:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_72_1' (LU.cpp:72:19) in function 'process_L_column' completely with a factor of 2 (LU.cpp:70:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_2' (LU.cpp:75:26) in function 'process_L_column' completely with a factor of 1 (LU.cpp:70:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_1' (LU.cpp:59:19) in function 'process_U_row' completely with a factor of 3 (LU.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_2' (LU.cpp:62:26) in function 'process_U_row' completely with a factor of 1 (LU.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_34_1' (LU.cpp:34:22) in function 'find_and_swap_pivot' completely with a factor of 2 (LU.cpp:30:0)
INFO: [HLS 214-248] Applying array_partition to 'L': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (LU.cpp:194:17)
INFO: [HLS 214-248] Applying array_partition to 'U': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (LU.cpp:194:32)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_2' (LU.cpp:62:26) in function 'process_U_row' completely with a factor of 3 (LU.cpp:57:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 12.76 seconds; current allocated memory: 140.484 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 140.492 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 147.824 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 152.254 MB.
INFO: [XFORM 203-102] Partitioning array 'B.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'B.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'B.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'B.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'A' (LU.cpp:194) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'I' (LU.cpp:196) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'B' (LU.cpp:196) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Y' (LU.cpp:196) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'B.0' (LU.cpp:196) automatically.
INFO: [XFORM 203-102] Partitioning array 'B.1' (LU.cpp:196) automatically.
INFO: [XFORM 203-102] Partitioning array 'B.2' (LU.cpp:196) automatically.
INFO: [XFORM 203-102] Partitioning array 'B.3' (LU.cpp:196) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.0' (LU.cpp:196) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.1' (LU.cpp:196) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.2' (LU.cpp:196) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.3' (LU.cpp:196) automatically.
ERROR: [HLS 200-979] Argument 'P' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'P' has write operations in process function 'luDecomposition_Block_entry1_proc' (LU.cpp:97:56).
INFO: [HLS 200-992] Argument 'P' has read and write operations in process function 'find_and_swap_pivot' (LU.cpp:33:5) (around LU.cpp:110).
INFO: [HLS 200-992] Argument 'P' has read and write operations in process function 'find_and_swap_pivot.1' (LU.cpp:33:5) (around LU.cpp:110).
ERROR: [HLS 200-976] Argument 'P' failed dataflow checking: Cannot read as well as write over function parameter. Check if the variable used as a channel can be declared inside the dataflow region.
INFO: [HLS 200-992] Argument 'P' has read and write operations in process function 'find_and_swap_pivot' (LU.cpp:33:5) (around LU.cpp:110).
INFO: [HLS 200-992] Argument 'P' has read and write operations in process function 'find_and_swap_pivot.1' (LU.cpp:33:5) (around LU.cpp:110).
ERROR: [HLS 200-779] Non-shared array 'P' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'P' has write operations in process function 'luDecomposition_Block_entry1_proc' (LU.cpp:97:56).
INFO: [HLS 200-992] Argument 'P' has read and write operations in process function 'find_and_swap_pivot' (LU.cpp:33:5) (around LU.cpp:110).
INFO: [HLS 200-992] Argument 'P' has read and write operations in process function 'find_and_swap_pivot.1' (LU.cpp:33:5) (around LU.cpp:110).
ERROR: [HLS 200-979] Argument 'A.0' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'A.0' has read and write operations in process function 'find_and_swap_pivot' (LU.cpp:33:5) (around LU.cpp:110).
INFO: [HLS 200-992] Argument 'A.0' has read and write operations in process function 'find_and_swap_pivot.1' (LU.cpp:33:5) (around LU.cpp:110).
ERROR: [HLS 200-976] Argument 'A.0' failed dataflow checking: Cannot read as well as write over function parameter. Check if the variable used as a channel can be declared inside the dataflow region.
INFO: [HLS 200-992] Argument 'A.0' has read operations in process function 'base_iteration' (LU.cpp:19:1) (around LU.cpp:106).
INFO: [HLS 200-992] Argument 'A.0' has read and write operations in process function 'find_and_swap_pivot' (LU.cpp:33:5) (around LU.cpp:110).
INFO: [HLS 200-992] Argument 'A.0' has read and write operations in process function 'find_and_swap_pivot.1' (LU.cpp:33:5) (around LU.cpp:110).
INFO: [HLS 200-992] Argument 'A.0' has read operations in process function 'extract_LU' (LU.cpp:85:1) (around LU.cpp:115).
ERROR: [HLS 200-779] Non-shared array 'A.0' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'A.0' has read operations in process function 'base_iteration' (LU.cpp:19:1) (around LU.cpp:106).
INFO: [HLS 200-992] Argument 'A.0' has read and write operations in process function 'find_and_swap_pivot' (LU.cpp:33:5) (around LU.cpp:110).
INFO: [HLS 200-992] Argument 'A.0' has read and write operations in process function 'find_and_swap_pivot.1' (LU.cpp:33:5) (around LU.cpp:110).
INFO: [HLS 200-992] Argument 'A.0' has read operations in process function 'extract_LU' (LU.cpp:85:1) (around LU.cpp:115).
ERROR: [HLS 200-979] Argument 'A.1' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'A.1' has read and write operations in process function 'find_and_swap_pivot' (LU.cpp:33:5) (around LU.cpp:110).
INFO: [HLS 200-992] Argument 'A.1' has read and write operations in process function 'find_and_swap_pivot.1' (LU.cpp:33:5) (around LU.cpp:110).
ERROR: [HLS 200-976] Argument 'A.1' failed dataflow checking: Cannot read as well as write over function parameter. Check if the variable used as a channel can be declared inside the dataflow region.
INFO: [HLS 200-992] Argument 'A.1' has read operations in process function 'base_iteration' (LU.cpp:19:1) (around LU.cpp:106).
INFO: [HLS 200-992] Argument 'A.1' has read and write operations in process function 'find_and_swap_pivot' (LU.cpp:33:5) (around LU.cpp:110).
INFO: [HLS 200-992] Argument 'A.1' has read operations in process function 'process_U_row' (LU.cpp:64:1) (around LU.cpp:111).
INFO: [HLS 200-992] Argument 'A.1' has read operations in process function 'process_L_column' (LU.cpp:77:1) (around LU.cpp:112).
INFO: [HLS 200-992] Argument 'A.1' has read and write operations in process function 'find_and_swap_pivot.1' (LU.cpp:33:5) (around LU.cpp:110).
INFO: [HLS 200-992] Argument 'A.1' has read operations in process function 'extract_LU' (LU.cpp:85:1) (around LU.cpp:115).
ERROR: [HLS 200-779] Non-shared array 'A.1' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'A.1' has read operations in process function 'base_iteration' (LU.cpp:19:1) (around LU.cpp:106).
INFO: [HLS 200-992] Argument 'A.1' has read and write operations in process function 'find_and_swap_pivot' (LU.cpp:33:5) (around LU.cpp:110).
INFO: [HLS 200-992] Argument 'A.1' has read operations in process function 'process_U_row' (LU.cpp:64:1) (around LU.cpp:111).
INFO: [HLS 200-992] Argument 'A.1' has read operations in process function 'process_L_column' (LU.cpp:77:1) (around LU.cpp:112).
INFO: [HLS 200-992] Argument 'A.1' has read and write operations in process function 'find_and_swap_pivot.1' (LU.cpp:33:5) (around LU.cpp:110).
INFO: [HLS 200-992] Argument 'A.1' has read operations in process function 'extract_LU' (LU.cpp:85:1) (around LU.cpp:115).
ERROR: [HLS 200-979] Argument 'A.2' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'A.2' has read and write operations in process function 'find_and_swap_pivot' (LU.cpp:33:5) (around LU.cpp:110).
INFO: [HLS 200-992] Argument 'A.2' has read and write operations in process function 'find_and_swap_pivot.1' (LU.cpp:33:5) (around LU.cpp:110).
ERROR: [HLS 200-976] Argument 'A.2' failed dataflow checking: Cannot read as well as write over function parameter. Check if the variable used as a channel can be declared inside the dataflow region.
INFO: [HLS 200-992] Argument 'A.2' has read operations in process function 'base_iteration' (LU.cpp:19:1) (around LU.cpp:106).
INFO: [HLS 200-992] Argument 'A.2' has read and write operations in process function 'find_and_swap_pivot' (LU.cpp:33:5) (around LU.cpp:110).
INFO: [HLS 200-992] Argument 'A.2' has read operations in process function 'process_U_row' (LU.cpp:64:1) (around LU.cpp:111).
INFO: [HLS 200-992] Argument 'A.2' has read and write operations in process function 'find_and_swap_pivot.1' (LU.cpp:33:5) (around LU.cpp:110).
INFO: [HLS 200-992] Argument 'A.2' has read operations in process function 'process_U_row.2' (LU.cpp:64:1) (around LU.cpp:111).
INFO: [HLS 200-992] Argument 'A.2' has read operations in process function 'process_L_column.3' (LU.cpp:77:1) (around LU.cpp:112).
INFO: [HLS 200-992] Argument 'A.2' has read operations in process function 'extract_LU' (LU.cpp:85:1) (around LU.cpp:115).
ERROR: [HLS 200-779] Non-shared array 'A.2' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'A.2' has read operations in process function 'base_iteration' (LU.cpp:19:1) (around LU.cpp:106).
INFO: [HLS 200-992] Argument 'A.2' has read and write operations in process function 'find_and_swap_pivot' (LU.cpp:33:5) (around LU.cpp:110).
INFO: [HLS 200-992] Argument 'A.2' has read operations in process function 'process_U_row' (LU.cpp:64:1) (around LU.cpp:111).
INFO: [HLS 200-992] Argument 'A.2' has read and write operations in process function 'find_and_swap_pivot.1' (LU.cpp:33:5) (around LU.cpp:110).
INFO: [HLS 200-992] Argument 'A.2' has read operations in process function 'process_U_row.2' (LU.cpp:64:1) (around LU.cpp:111).
INFO: [HLS 200-992] Argument 'A.2' has read operations in process function 'process_L_column.3' (LU.cpp:77:1) (around LU.cpp:112).
INFO: [HLS 200-992] Argument 'A.2' has read operations in process function 'extract_LU' (LU.cpp:85:1) (around LU.cpp:115).
ERROR: [HLS 200-979] Argument 'A.3' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'A.3' has read and write operations in process function 'find_and_swap_pivot' (LU.cpp:33:5) (around LU.cpp:110).
INFO: [HLS 200-992] Argument 'A.3' has read and write operations in process function 'find_and_swap_pivot.1' (LU.cpp:33:5) (around LU.cpp:110).
ERROR: [HLS 200-976] Argument 'A.3' failed dataflow checking: Cannot read as well as write over function parameter. Check if the variable used as a channel can be declared inside the dataflow region.
INFO: [HLS 200-992] Argument 'A.3' has read operations in process function 'base_iteration' (LU.cpp:19:1) (around LU.cpp:106).
INFO: [HLS 200-992] Argument 'A.3' has read and write operations in process function 'find_and_swap_pivot' (LU.cpp:33:5) (around LU.cpp:110).
INFO: [HLS 200-992] Argument 'A.3' has read operations in process function 'process_U_row' (LU.cpp:64:1) (around LU.cpp:111).
INFO: [HLS 200-992] Argument 'A.3' has read and write operations in process function 'find_and_swap_pivot.1' (LU.cpp:33:5) (around LU.cpp:110).
INFO: [HLS 200-992] Argument 'A.3' has read operations in process function 'process_U_row.2' (LU.cpp:64:1) (around LU.cpp:111).
INFO: [HLS 200-992] Argument 'A.3' has read operations in process function 'process_U_row.4' (LU.cpp:59:1) (around LU.cpp:111).
INFO: [HLS 200-992] Argument 'A.3' has read operations in process function 'extract_LU' (LU.cpp:85:1) (around LU.cpp:115).
ERROR: [HLS 200-779] Non-shared array 'A.3' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'A.3' has read operations in process function 'base_iteration' (LU.cpp:19:1) (around LU.cpp:106).
INFO: [HLS 200-992] Argument 'A.3' has read and write operations in process function 'find_and_swap_pivot' (LU.cpp:33:5) (around LU.cpp:110).
INFO: [HLS 200-992] Argument 'A.3' has read operations in process function 'process_U_row' (LU.cpp:64:1) (around LU.cpp:111).
INFO: [HLS 200-992] Argument 'A.3' has read and write operations in process function 'find_and_swap_pivot.1' (LU.cpp:33:5) (around LU.cpp:110).
INFO: [HLS 200-992] Argument 'A.3' has read operations in process function 'process_U_row.2' (LU.cpp:64:1) (around LU.cpp:111).
INFO: [HLS 200-992] Argument 'A.3' has read operations in process function 'process_U_row.4' (LU.cpp:59:1) (around LU.cpp:111).
INFO: [HLS 200-992] Argument 'A.3' has read operations in process function 'extract_LU' (LU.cpp:85:1) (around LU.cpp:115).
ERROR: [HLS 200-1715] Encountered problem during source synthesis
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 61.188 seconds; current allocated memory: 27.145 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./LU_inversion/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name invertMatrix invertMatrix 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 133.258 MB.
INFO: [HLS 200-10] Analyzing design file 'LU.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_tb.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 43.062 seconds; current allocated memory: 140.047 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,574 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,658 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,611 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,616 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,408 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,238 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,719 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,719 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,710 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,097 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,105 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,055 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,782 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,782 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,650 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,687 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'hls::recip(float)' into 'backwardSubstitution(float (*) [4], float (*) [4], hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&)' (LU.cpp:161:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_211_3' is marked as complete unroll implied by the pipeline pragma (LU.cpp:211:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_212_4' is marked as complete unroll implied by the pipeline pragma (LU.cpp:212:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_207_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:207:23)
INFO: [HLS 214-291] Loop 'READ_INPUT' is marked as complete unroll implied by the pipeline pragma (LU.cpp:199:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_200_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:200:27)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma
INFO: [HLS 214-291] Loop 'STORE_INV' is marked as complete unroll implied by the pipeline pragma (LU.cpp:170:16)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_171_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:171:27)
INFO: [HLS 214-291] Loop 'COL_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:152:12)
INFO: [HLS 214-291] Loop 'ROW_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:154:12)
INFO: [HLS 214-291] Loop 'INNER_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:156:25)
INFO: [HLS 214-291] Loop 'COL_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:127:12)
INFO: [HLS 214-291] Loop 'ROW_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:129:12)
INFO: [HLS 214-291] Loop 'INNER_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:131:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_107_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:107:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_103_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:103:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_86_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:86:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_88_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:88:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_72_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:72:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_75_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:75:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_59_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:59:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:62:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:43:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_34_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:34:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_22_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:22:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_17_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:17:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_211_3' (LU.cpp:211:23) in function 'invertMatrix' completely with a factor of 4 (LU.cpp:186:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_212_4' (LU.cpp:212:27) in function 'invertMatrix' completely with a factor of 4 (LU.cpp:186:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_207_2' (LU.cpp:207:23) in function 'invertMatrix' completely with a factor of 4 (LU.cpp:186:0)
INFO: [HLS 214-186] Unrolling loop 'READ_INPUT' (LU.cpp:199:5) in function 'invertMatrix' completely with a factor of 4 (LU.cpp:186:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_200_1' (LU.cpp:200:27) in function 'invertMatrix' completely with a factor of 4 (LU.cpp:186:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_200_1' (LU.cpp:200:27) in function 'invertMatrix' has been removed because the loop is unrolled completely (LU.cpp:186:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' () in function 'invertMatrix' completely with a factor of 16 (LU.cpp:186:0)
INFO: [HLS 214-186] Unrolling loop 'STORE_INV' (LU.cpp:170:16) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:143:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_1' (LU.cpp:171:27) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:143:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_171_1' (LU.cpp:171:27) in function 'backwardSubstitution' has been removed because the loop is unrolled completely (LU.cpp:143:0)
INFO: [HLS 214-186] Unrolling loop 'COL_LOOP' (LU.cpp:152:12) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:143:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'COL_LOOP' (LU.cpp:152:12) in function 'backwardSubstitution' has been removed because the loop is unrolled completely (LU.cpp:143:0)
INFO: [HLS 214-186] Unrolling loop 'ROW_LOOP' (LU.cpp:154:12) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:143:0)
INFO: [HLS 214-186] Unrolling loop 'INNER_LOOP' (LU.cpp:156:25) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:143:0)
INFO: [HLS 214-186] Unrolling loop 'COL_LOOP' (LU.cpp:127:12) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:121:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'COL_LOOP' (LU.cpp:127:12) in function 'forwardSubstitution' has been removed because the loop is unrolled completely (LU.cpp:121:0)
INFO: [HLS 214-186] Unrolling loop 'ROW_LOOP' (LU.cpp:129:12) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:121:0)
INFO: [HLS 214-186] Unrolling loop 'INNER_LOOP' (LU.cpp:131:25) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:121:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_2' (LU.cpp:107:23) in function 'luDecomposition' completely with a factor of 3 (LU.cpp:97:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_107_2' (LU.cpp:107:23) in function 'luDecomposition' has been removed because the loop is unrolled completely (LU.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_1' (LU.cpp:103:23) in function 'luDecomposition' completely with a factor of 4 (LU.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_86_1' (LU.cpp:86:19) in function 'extract_LU' completely with a factor of 4 (LU.cpp:84:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_86_1' (LU.cpp:86:19) in function 'extract_LU' has been removed because the loop is unrolled completely (LU.cpp:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_88_2' (LU.cpp:88:19) in function 'extract_LU' completely with a factor of 4 (LU.cpp:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_2' (LU.cpp:43:26) in function 'find_and_swap_pivot' completely with a factor of 4 (LU.cpp:30:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_43_2' (LU.cpp:43:26) in function 'find_and_swap_pivot' has been removed because the loop is unrolled completely (LU.cpp:30:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_2' (LU.cpp:22:22) in function 'base_iteration' completely with a factor of 3 (LU.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (LU.cpp:17:22) in function 'base_iteration' completely with a factor of 4 (LU.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'hls::fabs(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\fabsfloat.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'hls::fabs(float)' into 'find_and_swap_pivot(float (*) [4], int*, int)' (LU.cpp:30:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Complete partitioning on dimension 2. (LU.cpp:193:8)
INFO: [HLS 214-248] Applying array_partition to 'L': Complete partitioning on dimension 2. (LU.cpp:193:17)
INFO: [HLS 214-248] Applying array_partition to 'U': Complete partitioning on dimension 2. (LU.cpp:193:32)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 13.238 seconds; current allocated memory: 142.352 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 142.371 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 149.715 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 154.434 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_U_row' (LU.cpp:59:19).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_L_column' (LU.cpp:72:19).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'find_and_swap_pivot' (LU.cpp:32:5).
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_59_1' (LU.cpp:59) in function 'process_U_row' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_62_2' (LU.cpp:62) in function 'process_U_row': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_72_1' (LU.cpp:72) in function 'process_L_column' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_75_2' (LU.cpp:75) in function 'process_L_column': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_34_1' (LU.cpp:34) in function 'find_and_swap_pivot' completely: variable loop bound.
INFO: [XFORM 203-102] Partitioning array 'B.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'B.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'B.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'B.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'I' (LU.cpp:195) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'B' (LU.cpp:195) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Y' (LU.cpp:195) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'B.0' (LU.cpp:195) automatically.
INFO: [XFORM 203-102] Partitioning array 'B.1' (LU.cpp:195) automatically.
INFO: [XFORM 203-102] Partitioning array 'B.2' (LU.cpp:195) automatically.
INFO: [XFORM 203-102] Partitioning array 'B.3' (LU.cpp:195) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.0' (LU.cpp:195) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.1' (LU.cpp:195) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.2' (LU.cpp:195) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.3' (LU.cpp:195) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'P' (LU.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'I.0' (LU.cpp:195) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'I.1' (LU.cpp:195) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'I.2' (LU.cpp:195) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'I.3' (LU.cpp:195) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'P' (LU.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'I.0' (LU.cpp:195) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'I.1' (LU.cpp:195) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'I.2' (LU.cpp:195) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'I.3' (LU.cpp:195) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'A' (LU.cpp:193) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'A.1' (LU.cpp:193) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'A.2' (LU.cpp:193) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'A.3' (LU.cpp:193) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L' (LU.cpp:193) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L.1' (LU.cpp:193) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L.2' (LU.cpp:193) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L.3' (LU.cpp:193) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U' (LU.cpp:193) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U.1' (LU.cpp:193) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U.2' (LU.cpp:193) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U.3' (LU.cpp:193) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'A' (LU.cpp:193) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A.1' (LU.cpp:193) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A.2' (LU.cpp:193) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A.3' (LU.cpp:193) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L' (LU.cpp:193) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L.1' (LU.cpp:193) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L.2' (LU.cpp:193) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L.3' (LU.cpp:193) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U' (LU.cpp:193) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U.1' (LU.cpp:193) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U.2' (LU.cpp:193) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U.3' (LU.cpp:193) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.991 seconds; current allocated memory: 179.660 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.917 seconds; current allocated memory: 256.945 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'invertMatrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'base_iteration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'base_iteration'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, function 'base_iteration'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.718 seconds; current allocated memory: 261.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 262.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_and_swap_pivot_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'find_and_swap_pivot_Pipeline_VITIS_LOOP_34_1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
WARNING: [HLS 200-880] The II Violation in module 'find_and_swap_pivot_Pipeline_VITIS_LOOP_34_1' (loop 'VITIS_LOOP_34_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'and' operation 1 bit ('and_ln36_1', LU.cpp:36) and 'fcmp' operation 1 bit ('tmp_27', LU.cpp:36).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 263.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 264.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_and_swap_pivot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'find_and_swap_pivot': contains subfunction 'find_and_swap_pivot_Pipeline_VITIS_LOOP_34_1' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.563 seconds; current allocated memory: 268.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 268.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_U_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_U_row': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_59_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.718 seconds; current allocated memory: 268.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 269.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_L_column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_L_column': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_72_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.391 seconds; current allocated memory: 269.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 270.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extract_LU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'extract_LU'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'extract_LU'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.356 seconds; current allocated memory: 270.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 270.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'luDecomposition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'luDecomposition': contains subfunction 'find_and_swap_pivot' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'luDecomposition': contains subfunction 'find_and_swap_pivot' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.467 seconds; current allocated memory: 271.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 272.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardSubstitution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'forwardSubstitution'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 42, function 'forwardSubstitution'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 273.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 273.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backwardSubstitution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'backwardSubstitution'.
WARNING: [HLS 200-880] The II Violation in module 'backwardSubstitution' (function 'backwardSubstitution'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis write operation ('outStreamTop_V_data_V_write_ln176', LU.cpp:176) on port 'outStreamTop_V_data_V' (LU.cpp:176) and axis write operation ('outStreamTop_V_data_V_write_ln176', LU.cpp:176) on port 'outStreamTop_V_data_V' (LU.cpp:176).
WARNING: [HLS 200-880] The II Violation in module 'backwardSubstitution' (function 'backwardSubstitution'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('outStreamTop_V_data_V_write_ln176', LU.cpp:176) on port 'outStreamTop_V_data_V' (LU.cpp:176) and axis write operation ('outStreamTop_V_data_V_write_ln176', LU.cpp:176) on port 'outStreamTop_V_data_V' (LU.cpp:176).
WARNING: [HLS 200-880] The II Violation in module 'backwardSubstitution' (function 'backwardSubstitution'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write operation ('outStreamTop_V_data_V_write_ln176', LU.cpp:176) on port 'outStreamTop_V_data_V' (LU.cpp:176) and axis write operation ('outStreamTop_V_data_V_write_ln176', LU.cpp:176) on port 'outStreamTop_V_data_V' (LU.cpp:176).
WARNING: [HLS 200-880] The II Violation in module 'backwardSubstitution' (function 'backwardSubstitution'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis write operation ('outStreamTop_V_data_V_write_ln176', LU.cpp:176) on port 'outStreamTop_V_data_V' (LU.cpp:176) and axis write operation ('outStreamTop_V_data_V_write_ln176', LU.cpp:176) on port 'outStreamTop_V_data_V' (LU.cpp:176).
WARNING: [HLS 200-880] The II Violation in module 'backwardSubstitution' (function 'backwardSubstitution'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between axis write operation ('outStreamTop_V_data_V_write_ln176', LU.cpp:176) on port 'outStreamTop_V_data_V' (LU.cpp:176) and axis write operation ('outStreamTop_V_data_V_write_ln176', LU.cpp:176) on port 'outStreamTop_V_data_V' (LU.cpp:176).
WARNING: [HLS 200-880] The II Violation in module 'backwardSubstitution' (function 'backwardSubstitution'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between axis write operation ('outStreamTop_V_data_V_write_ln176', LU.cpp:176) on port 'outStreamTop_V_data_V' (LU.cpp:176) and axis write operation ('outStreamTop_V_data_V_write_ln176', LU.cpp:176) on port 'outStreamTop_V_data_V' (LU.cpp:176).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 107, function 'backwardSubstitution'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.892 seconds; current allocated memory: 276.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 276.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invertMatrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'invertMatrix': contains subfunction 'luDecomposition' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'invertMatrix': contains subfunction 'luDecomposition' which is not pipelined.
WARNING: [HLS 200-871] Estimated clock period (8.567 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'invertMatrix' consists of the following:
	'call' operation 0 bit ('_ln216', LU.cpp:216) to 'backwardSubstitution' [128]  (8.567 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.544 seconds; current allocated memory: 278.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 280.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'base_iteration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_0': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'base_iteration'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.802 seconds; current allocated memory: 282.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_and_swap_pivot_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'find_and_swap_pivot_Pipeline_VITIS_LOOP_34_1' pipeline 'VITIS_LOOP_34_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_and_swap_pivot_Pipeline_VITIS_LOOP_34_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 285.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_and_swap_pivot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_and_swap_pivot'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.761 seconds; current allocated memory: 289.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_U_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'sparsemux_7_2_32_1_1' is changed to 'sparsemux_7_2_32_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_U_row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.439 seconds; current allocated memory: 295.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_L_column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_L_column'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.081 seconds; current allocated memory: 297.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extract_LU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'extract_LU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.798 seconds; current allocated memory: 300.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'luDecomposition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'luDecomposition'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 306.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardSubstitution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'forwardSubstitution' is 24448 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardSubstitution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.04 seconds; current allocated memory: 314.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backwardSubstitution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backwardSubstitution' pipeline 'backwardSubstitution' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'frecip_32ns_32ns_32_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backwardSubstitution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.386 seconds; current allocated memory: 318.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invertMatrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/inStreamTop_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/inStreamTop_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/inStreamTop_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/inStreamTop_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/outStreamTop_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/outStreamTop_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/outStreamTop_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/outStreamTop_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'invertMatrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invertMatrix'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.203 seconds; current allocated memory: 327.645 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.176 seconds; current allocated memory: 332.988 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 2 seconds. Elapsed time: 4.541 seconds; current allocated memory: 343.664 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for invertMatrix.
INFO: [VLOG 209-307] Generating Verilog RTL for invertMatrix.
INFO: [HLS 200-789] **** Estimated Fmax: 116.73 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 17 seconds. CPU system time: 9 seconds. Elapsed time: 89.688 seconds; current allocated memory: 211.246 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./LU_inversion/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name invertMatrix invertMatrix 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 137.977 MB.
INFO: [HLS 200-10] Analyzing design file 'LU.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_tb.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 42.133 seconds; current allocated memory: 144.430 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,576 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,659 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,645 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,618 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,410 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,238 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,719 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,719 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,710 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,097 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,105 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,055 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,782 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,782 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,650 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,687 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'hls::recip(float)' into 'backwardSubstitution(float (*) [4], float (*) [4], hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&)' (LU.cpp:161:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_211_3' is marked as complete unroll implied by the pipeline pragma (LU.cpp:211:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_212_4' is marked as complete unroll implied by the pipeline pragma (LU.cpp:212:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_207_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:207:23)
INFO: [HLS 214-291] Loop 'READ_INPUT' is marked as complete unroll implied by the pipeline pragma (LU.cpp:199:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_200_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:200:27)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma
INFO: [HLS 214-291] Loop 'STORE_INV' is marked as complete unroll implied by the pipeline pragma (LU.cpp:170:16)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_171_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:171:27)
INFO: [HLS 214-291] Loop 'COL_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:152:12)
INFO: [HLS 214-291] Loop 'ROW_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:153:19)
INFO: [HLS 214-291] Loop 'INNER_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:156:25)
INFO: [HLS 214-291] Loop 'COL_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:127:12)
INFO: [HLS 214-291] Loop 'ROW_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:129:12)
INFO: [HLS 214-291] Loop 'INNER_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:131:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_107_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:107:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_103_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:103:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_86_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:86:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_88_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:88:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_72_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:72:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_75_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:75:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_59_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:59:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:62:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:43:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_34_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:34:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_22_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:22:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_17_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:17:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_211_3' (LU.cpp:211:23) in function 'invertMatrix' completely with a factor of 4 (LU.cpp:186:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_212_4' (LU.cpp:212:27) in function 'invertMatrix' completely with a factor of 4 (LU.cpp:186:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_207_2' (LU.cpp:207:23) in function 'invertMatrix' completely with a factor of 4 (LU.cpp:186:0)
INFO: [HLS 214-186] Unrolling loop 'READ_INPUT' (LU.cpp:199:5) in function 'invertMatrix' completely with a factor of 4 (LU.cpp:186:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_200_1' (LU.cpp:200:27) in function 'invertMatrix' completely with a factor of 4 (LU.cpp:186:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_200_1' (LU.cpp:200:27) in function 'invertMatrix' has been removed because the loop is unrolled completely (LU.cpp:186:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' () in function 'invertMatrix' completely with a factor of 16 (LU.cpp:186:0)
INFO: [HLS 214-186] Unrolling loop 'STORE_INV' (LU.cpp:170:16) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:143:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_1' (LU.cpp:171:27) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:143:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_171_1' (LU.cpp:171:27) in function 'backwardSubstitution' has been removed because the loop is unrolled completely (LU.cpp:143:0)
INFO: [HLS 214-186] Unrolling loop 'COL_LOOP' (LU.cpp:152:12) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:143:0)
WARNING: [HLS 214-327] Dependence pragma in loop 'ROW_LOOP' (LU.cpp:153:19) is removed because the loop is unrolled completely (LU.cpp:154:9)
INFO: [HLS 214-186] Unrolling loop 'ROW_LOOP' (LU.cpp:153:19) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:143:0)
INFO: [HLS 214-186] Unrolling loop 'INNER_LOOP' (LU.cpp:156:25) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:143:0)
INFO: [HLS 214-186] Unrolling loop 'COL_LOOP' (LU.cpp:127:12) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:121:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'COL_LOOP' (LU.cpp:127:12) in function 'forwardSubstitution' has been removed because the loop is unrolled completely (LU.cpp:121:0)
INFO: [HLS 214-186] Unrolling loop 'ROW_LOOP' (LU.cpp:129:12) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:121:0)
INFO: [HLS 214-186] Unrolling loop 'INNER_LOOP' (LU.cpp:131:25) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:121:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_2' (LU.cpp:107:23) in function 'luDecomposition' completely with a factor of 3 (LU.cpp:97:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_107_2' (LU.cpp:107:23) in function 'luDecomposition' has been removed because the loop is unrolled completely (LU.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_1' (LU.cpp:103:23) in function 'luDecomposition' completely with a factor of 4 (LU.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_86_1' (LU.cpp:86:19) in function 'extract_LU' completely with a factor of 4 (LU.cpp:84:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_86_1' (LU.cpp:86:19) in function 'extract_LU' has been removed because the loop is unrolled completely (LU.cpp:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_88_2' (LU.cpp:88:19) in function 'extract_LU' completely with a factor of 4 (LU.cpp:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_2' (LU.cpp:43:26) in function 'find_and_swap_pivot' completely with a factor of 4 (LU.cpp:30:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_43_2' (LU.cpp:43:26) in function 'find_and_swap_pivot' has been removed because the loop is unrolled completely (LU.cpp:30:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_2' (LU.cpp:22:22) in function 'base_iteration' completely with a factor of 3 (LU.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (LU.cpp:17:22) in function 'base_iteration' completely with a factor of 4 (LU.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'hls::fabs(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\fabsfloat.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'hls::fabs(float)' into 'find_and_swap_pivot(float (*) [4], int*, int)' (LU.cpp:30:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Complete partitioning on dimension 2. (LU.cpp:193:8)
INFO: [HLS 214-248] Applying array_partition to 'L': Complete partitioning on dimension 2. (LU.cpp:193:17)
INFO: [HLS 214-248] Applying array_partition to 'U': Complete partitioning on dimension 2. (LU.cpp:193:32)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 13.609 seconds; current allocated memory: 146.516 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 146.516 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.455 seconds; current allocated memory: 153.938 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 158.699 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_U_row' (LU.cpp:59:19).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_L_column' (LU.cpp:72:19).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'find_and_swap_pivot' (LU.cpp:32:5).
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_59_1' (LU.cpp:59) in function 'process_U_row' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_62_2' (LU.cpp:62) in function 'process_U_row': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_72_1' (LU.cpp:72) in function 'process_L_column' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_75_2' (LU.cpp:75) in function 'process_L_column': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_34_1' (LU.cpp:34) in function 'find_and_swap_pivot' completely: variable loop bound.
INFO: [XFORM 203-102] Partitioning array 'B.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'B.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'B.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'B.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'I' (LU.cpp:195) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'B' (LU.cpp:195) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Y' (LU.cpp:195) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'B.0' (LU.cpp:195) automatically.
INFO: [XFORM 203-102] Partitioning array 'B.1' (LU.cpp:195) automatically.
INFO: [XFORM 203-102] Partitioning array 'B.2' (LU.cpp:195) automatically.
INFO: [XFORM 203-102] Partitioning array 'B.3' (LU.cpp:195) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.0' (LU.cpp:195) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.1' (LU.cpp:195) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.2' (LU.cpp:195) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.3' (LU.cpp:195) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'P' (LU.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'I.0' (LU.cpp:195) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'I.1' (LU.cpp:195) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'I.2' (LU.cpp:195) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'I.3' (LU.cpp:195) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'P' (LU.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'I.0' (LU.cpp:195) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'I.1' (LU.cpp:195) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'I.2' (LU.cpp:195) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'I.3' (LU.cpp:195) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'A' (LU.cpp:193) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'A.1' (LU.cpp:193) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'A.2' (LU.cpp:193) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'A.3' (LU.cpp:193) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L' (LU.cpp:193) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L.1' (LU.cpp:193) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L.2' (LU.cpp:193) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L.3' (LU.cpp:193) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U' (LU.cpp:193) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U.1' (LU.cpp:193) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U.2' (LU.cpp:193) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U.3' (LU.cpp:193) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'A' (LU.cpp:193) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A.1' (LU.cpp:193) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A.2' (LU.cpp:193) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A.3' (LU.cpp:193) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L' (LU.cpp:193) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L.1' (LU.cpp:193) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L.2' (LU.cpp:193) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L.3' (LU.cpp:193) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U' (LU.cpp:193) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U.1' (LU.cpp:193) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U.2' (LU.cpp:193) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U.3' (LU.cpp:193) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.891 seconds; current allocated memory: 183.758 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 260.930 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'invertMatrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'base_iteration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'base_iteration'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, function 'base_iteration'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.615 seconds; current allocated memory: 265.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 266.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_and_swap_pivot_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'find_and_swap_pivot_Pipeline_VITIS_LOOP_34_1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
WARNING: [HLS 200-880] The II Violation in module 'find_and_swap_pivot_Pipeline_VITIS_LOOP_34_1' (loop 'VITIS_LOOP_34_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'and' operation 1 bit ('and_ln36_1', LU.cpp:36) and 'fcmp' operation 1 bit ('tmp_27', LU.cpp:36).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.373 seconds; current allocated memory: 268.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 268.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_and_swap_pivot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'find_and_swap_pivot': contains subfunction 'find_and_swap_pivot_Pipeline_VITIS_LOOP_34_1' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.594 seconds; current allocated memory: 272.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 272.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_U_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_U_row': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_59_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 272.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 272.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_L_column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_L_column': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_72_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 273.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 273.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extract_LU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'extract_LU'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'extract_LU'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 273.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 273.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'luDecomposition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'luDecomposition': contains subfunction 'find_and_swap_pivot' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'luDecomposition': contains subfunction 'find_and_swap_pivot' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.398 seconds; current allocated memory: 275.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 276.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardSubstitution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'forwardSubstitution'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 42, function 'forwardSubstitution'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.427 seconds; current allocated memory: 276.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 277.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backwardSubstitution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'backwardSubstitution'.
WARNING: [HLS 200-880] The II Violation in module 'backwardSubstitution' (function 'backwardSubstitution'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis write operation ('outStreamTop_V_data_V_write_ln176', LU.cpp:176) on port 'outStreamTop_V_data_V' (LU.cpp:176) and axis write operation ('outStreamTop_V_data_V_write_ln176', LU.cpp:176) on port 'outStreamTop_V_data_V' (LU.cpp:176).
WARNING: [HLS 200-880] The II Violation in module 'backwardSubstitution' (function 'backwardSubstitution'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('outStreamTop_V_data_V_write_ln176', LU.cpp:176) on port 'outStreamTop_V_data_V' (LU.cpp:176) and axis write operation ('outStreamTop_V_data_V_write_ln176', LU.cpp:176) on port 'outStreamTop_V_data_V' (LU.cpp:176).
WARNING: [HLS 200-880] The II Violation in module 'backwardSubstitution' (function 'backwardSubstitution'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write operation ('outStreamTop_V_data_V_write_ln176', LU.cpp:176) on port 'outStreamTop_V_data_V' (LU.cpp:176) and axis write operation ('outStreamTop_V_data_V_write_ln176', LU.cpp:176) on port 'outStreamTop_V_data_V' (LU.cpp:176).
WARNING: [HLS 200-880] The II Violation in module 'backwardSubstitution' (function 'backwardSubstitution'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis write operation ('outStreamTop_V_data_V_write_ln176', LU.cpp:176) on port 'outStreamTop_V_data_V' (LU.cpp:176) and axis write operation ('outStreamTop_V_data_V_write_ln176', LU.cpp:176) on port 'outStreamTop_V_data_V' (LU.cpp:176).
WARNING: [HLS 200-880] The II Violation in module 'backwardSubstitution' (function 'backwardSubstitution'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between axis write operation ('outStreamTop_V_data_V_write_ln176', LU.cpp:176) on port 'outStreamTop_V_data_V' (LU.cpp:176) and axis write operation ('outStreamTop_V_data_V_write_ln176', LU.cpp:176) on port 'outStreamTop_V_data_V' (LU.cpp:176).
WARNING: [HLS 200-880] The II Violation in module 'backwardSubstitution' (function 'backwardSubstitution'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between axis write operation ('outStreamTop_V_data_V_write_ln176', LU.cpp:176) on port 'outStreamTop_V_data_V' (LU.cpp:176) and axis write operation ('outStreamTop_V_data_V_write_ln176', LU.cpp:176) on port 'outStreamTop_V_data_V' (LU.cpp:176).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 107, function 'backwardSubstitution'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.895 seconds; current allocated memory: 279.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 280.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invertMatrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'invertMatrix': contains subfunction 'luDecomposition' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'invertMatrix': contains subfunction 'luDecomposition' which is not pipelined.
WARNING: [HLS 200-871] Estimated clock period (8.567 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'invertMatrix' consists of the following:
	'call' operation 0 bit ('_ln216', LU.cpp:216) to 'backwardSubstitution' [128]  (8.567 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.618 seconds; current allocated memory: 281.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 284.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'base_iteration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_0': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'base_iteration'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.495 seconds; current allocated memory: 286.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_and_swap_pivot_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'find_and_swap_pivot_Pipeline_VITIS_LOOP_34_1' pipeline 'VITIS_LOOP_34_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_and_swap_pivot_Pipeline_VITIS_LOOP_34_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.555 seconds; current allocated memory: 288.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_and_swap_pivot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_and_swap_pivot'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.876 seconds; current allocated memory: 293.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_U_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'sparsemux_7_2_32_1_1' is changed to 'sparsemux_7_2_32_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_U_row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.477 seconds; current allocated memory: 298.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_L_column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_L_column'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.975 seconds; current allocated memory: 301.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extract_LU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'extract_LU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.923 seconds; current allocated memory: 304.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'luDecomposition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'luDecomposition'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.652 seconds; current allocated memory: 310.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardSubstitution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'forwardSubstitution' is 24448 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardSubstitution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.82 seconds; current allocated memory: 317.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backwardSubstitution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backwardSubstitution' pipeline 'backwardSubstitution' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'frecip_32ns_32ns_32_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backwardSubstitution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.159 seconds; current allocated memory: 322.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invertMatrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/inStreamTop_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/inStreamTop_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/inStreamTop_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/inStreamTop_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/outStreamTop_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/outStreamTop_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/outStreamTop_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/outStreamTop_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'invertMatrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invertMatrix'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.184 seconds; current allocated memory: 331.418 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.366 seconds; current allocated memory: 337.090 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 4.164 seconds; current allocated memory: 346.996 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for invertMatrix.
INFO: [VLOG 209-307] Generating Verilog RTL for invertMatrix.
INFO: [HLS 200-789] **** Estimated Fmax: 116.73 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 17 seconds. CPU system time: 8 seconds. Elapsed time: 86.855 seconds; current allocated memory: 210.066 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./LU_inversion/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name invertMatrix invertMatrix 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 137.184 MB.
INFO: [HLS 200-10] Analyzing design file 'LU.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_tb.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 46.452 seconds; current allocated memory: 143.918 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,576 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,659 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,645 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,618 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,410 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,238 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,719 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,719 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,710 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,097 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,105 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,055 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,782 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,782 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,650 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,684 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'hls::recip(float)' into 'backwardSubstitution(float (*) [4], float (*) [4], hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&)' (LU.cpp:160:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_210_3' is marked as complete unroll implied by the pipeline pragma (LU.cpp:210:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_211_4' is marked as complete unroll implied by the pipeline pragma (LU.cpp:211:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_206_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:206:23)
INFO: [HLS 214-291] Loop 'READ_INPUT' is marked as complete unroll implied by the pipeline pragma (LU.cpp:198:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_199_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:199:27)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma
INFO: [HLS 214-291] Loop 'STORE_INV' is marked as complete unroll implied by the pipeline pragma (LU.cpp:169:16)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_170_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:170:27)
INFO: [HLS 214-291] Loop 'COL_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:151:12)
INFO: [HLS 214-291] Loop 'ROW_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:152:19)
INFO: [HLS 214-291] Loop 'INNER_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:155:25)
INFO: [HLS 214-291] Loop 'COL_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:126:12)
INFO: [HLS 214-291] Loop 'ROW_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:128:12)
INFO: [HLS 214-291] Loop 'INNER_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:130:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_106_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:106:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_102_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:102:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_85_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:85:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_87_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:87:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_71_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:71:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_74_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:74:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:58:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:61:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:42:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_34_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:34:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_22_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:22:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_17_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:17:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_3' (LU.cpp:210:23) in function 'invertMatrix' completely with a factor of 4 (LU.cpp:185:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_211_4' (LU.cpp:211:27) in function 'invertMatrix' completely with a factor of 4 (LU.cpp:185:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_206_2' (LU.cpp:206:23) in function 'invertMatrix' completely with a factor of 4 (LU.cpp:185:0)
INFO: [HLS 214-186] Unrolling loop 'READ_INPUT' (LU.cpp:198:5) in function 'invertMatrix' completely with a factor of 4 (LU.cpp:185:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_199_1' (LU.cpp:199:27) in function 'invertMatrix' completely with a factor of 4 (LU.cpp:185:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_199_1' (LU.cpp:199:27) in function 'invertMatrix' has been removed because the loop is unrolled completely (LU.cpp:185:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' () in function 'invertMatrix' completely with a factor of 16 (LU.cpp:185:0)
INFO: [HLS 214-186] Unrolling loop 'STORE_INV' (LU.cpp:169:16) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:142:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_170_1' (LU.cpp:170:27) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:142:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_170_1' (LU.cpp:170:27) in function 'backwardSubstitution' has been removed because the loop is unrolled completely (LU.cpp:142:0)
INFO: [HLS 214-186] Unrolling loop 'COL_LOOP' (LU.cpp:151:12) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:142:0)
WARNING: [HLS 214-327] Dependence pragma in loop 'ROW_LOOP' (LU.cpp:152:19) is removed because the loop is unrolled completely (LU.cpp:153:9)
INFO: [HLS 214-186] Unrolling loop 'ROW_LOOP' (LU.cpp:152:19) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:142:0)
INFO: [HLS 214-186] Unrolling loop 'INNER_LOOP' (LU.cpp:155:25) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:142:0)
INFO: [HLS 214-186] Unrolling loop 'COL_LOOP' (LU.cpp:126:12) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:120:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'COL_LOOP' (LU.cpp:126:12) in function 'forwardSubstitution' has been removed because the loop is unrolled completely (LU.cpp:120:0)
INFO: [HLS 214-186] Unrolling loop 'ROW_LOOP' (LU.cpp:128:12) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:120:0)
INFO: [HLS 214-186] Unrolling loop 'INNER_LOOP' (LU.cpp:130:25) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:120:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_106_2' (LU.cpp:106:23) in function 'luDecomposition' completely with a factor of 3 (LU.cpp:96:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_106_2' (LU.cpp:106:23) in function 'luDecomposition' has been removed because the loop is unrolled completely (LU.cpp:96:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_1' (LU.cpp:102:23) in function 'luDecomposition' completely with a factor of 4 (LU.cpp:96:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_85_1' (LU.cpp:85:19) in function 'extract_LU' completely with a factor of 4 (LU.cpp:83:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_85_1' (LU.cpp:85:19) in function 'extract_LU' has been removed because the loop is unrolled completely (LU.cpp:83:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_87_2' (LU.cpp:87:19) in function 'extract_LU' completely with a factor of 4 (LU.cpp:83:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_2' (LU.cpp:42:26) in function 'find_and_swap_pivot' completely with a factor of 4 (LU.cpp:30:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_42_2' (LU.cpp:42:26) in function 'find_and_swap_pivot' has been removed because the loop is unrolled completely (LU.cpp:30:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_2' (LU.cpp:22:22) in function 'base_iteration' completely with a factor of 3 (LU.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (LU.cpp:17:22) in function 'base_iteration' completely with a factor of 4 (LU.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'hls::fabs(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\fabsfloat.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'hls::fabs(float)' into 'find_and_swap_pivot(float (*) [4], int*, int)' (LU.cpp:30:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Complete partitioning on dimension 2. (LU.cpp:192:8)
INFO: [HLS 214-248] Applying array_partition to 'L': Complete partitioning on dimension 2. (LU.cpp:192:17)
INFO: [HLS 214-248] Applying array_partition to 'U': Complete partitioning on dimension 2. (LU.cpp:192:32)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 14.164 seconds; current allocated memory: 146.039 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 146.051 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 153.430 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 158.000 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_U_row' (LU.cpp:58:19).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_L_column' (LU.cpp:71:19).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'find_and_swap_pivot' (LU.cpp:32:5).
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_58_1' (LU.cpp:58) in function 'process_U_row' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_61_2' (LU.cpp:61) in function 'process_U_row': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_71_1' (LU.cpp:71) in function 'process_L_column' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_74_2' (LU.cpp:74) in function 'process_L_column': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_34_1' (LU.cpp:34) in function 'find_and_swap_pivot' completely: variable loop bound.
INFO: [XFORM 203-102] Partitioning array 'B.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'B.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'B.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'B.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'I' (LU.cpp:194) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'B' (LU.cpp:194) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Y' (LU.cpp:194) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'B.0' (LU.cpp:194) automatically.
INFO: [XFORM 203-102] Partitioning array 'B.1' (LU.cpp:194) automatically.
INFO: [XFORM 203-102] Partitioning array 'B.2' (LU.cpp:194) automatically.
INFO: [XFORM 203-102] Partitioning array 'B.3' (LU.cpp:194) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.0' (LU.cpp:194) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.1' (LU.cpp:194) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.2' (LU.cpp:194) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.3' (LU.cpp:194) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'P' (LU.cpp:193) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'I.0' (LU.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'I.1' (LU.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'I.2' (LU.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'I.3' (LU.cpp:194) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'P' (LU.cpp:193) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'I.0' (LU.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'I.1' (LU.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'I.2' (LU.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'I.3' (LU.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'A' (LU.cpp:192) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'A.1' (LU.cpp:192) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'A.2' (LU.cpp:192) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'A.3' (LU.cpp:192) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L' (LU.cpp:192) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L.1' (LU.cpp:192) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L.2' (LU.cpp:192) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L.3' (LU.cpp:192) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U' (LU.cpp:192) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U.1' (LU.cpp:192) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U.2' (LU.cpp:192) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U.3' (LU.cpp:192) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'A' (LU.cpp:192) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A.1' (LU.cpp:192) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A.2' (LU.cpp:192) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A.3' (LU.cpp:192) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L' (LU.cpp:192) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L.1' (LU.cpp:192) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L.2' (LU.cpp:192) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L.3' (LU.cpp:192) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U' (LU.cpp:192) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U.1' (LU.cpp:192) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U.2' (LU.cpp:192) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U.3' (LU.cpp:192) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.776 seconds; current allocated memory: 183.672 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.671 seconds; current allocated memory: 251.934 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'invertMatrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'base_iteration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'base_iteration'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, function 'base_iteration'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.425 seconds; current allocated memory: 256.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 257.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_and_swap_pivot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'find_and_swap_pivot': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.546 seconds; current allocated memory: 262.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 262.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_U_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_U_row': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_58_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 262.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 263.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_L_column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_L_column': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_71_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.261 seconds; current allocated memory: 263.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 264.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extract_LU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'extract_LU'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'extract_LU'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.332 seconds; current allocated memory: 264.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 264.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'luDecomposition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'luDecomposition': contains subfunction 'find_and_swap_pivot' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'luDecomposition': contains subfunction 'find_and_swap_pivot' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 266.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 266.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardSubstitution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'forwardSubstitution'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 42, function 'forwardSubstitution'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.403 seconds; current allocated memory: 267.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 267.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backwardSubstitution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'backwardSubstitution'.
WARNING: [HLS 200-880] The II Violation in module 'backwardSubstitution' (function 'backwardSubstitution'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis write operation ('outStreamTop_V_data_V_write_ln175', LU.cpp:175) on port 'outStreamTop_V_data_V' (LU.cpp:175) and axis write operation ('outStreamTop_V_data_V_write_ln175', LU.cpp:175) on port 'outStreamTop_V_data_V' (LU.cpp:175).
WARNING: [HLS 200-880] The II Violation in module 'backwardSubstitution' (function 'backwardSubstitution'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('outStreamTop_V_data_V_write_ln175', LU.cpp:175) on port 'outStreamTop_V_data_V' (LU.cpp:175) and axis write operation ('outStreamTop_V_data_V_write_ln175', LU.cpp:175) on port 'outStreamTop_V_data_V' (LU.cpp:175).
WARNING: [HLS 200-880] The II Violation in module 'backwardSubstitution' (function 'backwardSubstitution'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write operation ('outStreamTop_V_data_V_write_ln175', LU.cpp:175) on port 'outStreamTop_V_data_V' (LU.cpp:175) and axis write operation ('outStreamTop_V_data_V_write_ln175', LU.cpp:175) on port 'outStreamTop_V_data_V' (LU.cpp:175).
WARNING: [HLS 200-880] The II Violation in module 'backwardSubstitution' (function 'backwardSubstitution'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis write operation ('outStreamTop_V_data_V_write_ln175', LU.cpp:175) on port 'outStreamTop_V_data_V' (LU.cpp:175) and axis write operation ('outStreamTop_V_data_V_write_ln175', LU.cpp:175) on port 'outStreamTop_V_data_V' (LU.cpp:175).
WARNING: [HLS 200-880] The II Violation in module 'backwardSubstitution' (function 'backwardSubstitution'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between axis write operation ('outStreamTop_V_data_V_write_ln175', LU.cpp:175) on port 'outStreamTop_V_data_V' (LU.cpp:175) and axis write operation ('outStreamTop_V_data_V_write_ln175', LU.cpp:175) on port 'outStreamTop_V_data_V' (LU.cpp:175).
WARNING: [HLS 200-880] The II Violation in module 'backwardSubstitution' (function 'backwardSubstitution'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between axis write operation ('outStreamTop_V_data_V_write_ln175', LU.cpp:175) on port 'outStreamTop_V_data_V' (LU.cpp:175) and axis write operation ('outStreamTop_V_data_V_write_ln175', LU.cpp:175) on port 'outStreamTop_V_data_V' (LU.cpp:175).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 107, function 'backwardSubstitution'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.641 seconds; current allocated memory: 270.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 271.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invertMatrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'invertMatrix': contains subfunction 'luDecomposition' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'invertMatrix': contains subfunction 'luDecomposition' which is not pipelined.
WARNING: [HLS 200-871] Estimated clock period (8.567 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'invertMatrix' consists of the following:
	'call' operation 0 bit ('_ln215', LU.cpp:215) to 'backwardSubstitution' [128]  (8.567 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.448 seconds; current allocated memory: 272.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 274.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'base_iteration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_0': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'base_iteration'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 277.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_and_swap_pivot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_and_swap_pivot'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.748 seconds; current allocated memory: 282.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_U_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'sparsemux_7_2_32_1_1' is changed to 'sparsemux_7_2_32_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_U_row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.682 seconds; current allocated memory: 288.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_L_column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_L_column'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.215 seconds; current allocated memory: 290.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extract_LU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'extract_LU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.787 seconds; current allocated memory: 294.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'luDecomposition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'luDecomposition'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.647 seconds; current allocated memory: 299.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardSubstitution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'forwardSubstitution' is 24448 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardSubstitution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.784 seconds; current allocated memory: 307.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backwardSubstitution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backwardSubstitution' pipeline 'backwardSubstitution' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'frecip_32ns_32ns_32_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backwardSubstitution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.234 seconds; current allocated memory: 312.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invertMatrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/inStreamTop_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/inStreamTop_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/inStreamTop_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/inStreamTop_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/outStreamTop_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/outStreamTop_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/outStreamTop_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/outStreamTop_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'invertMatrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invertMatrix'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.366 seconds; current allocated memory: 321.809 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.632 seconds; current allocated memory: 326.887 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 2 seconds. Elapsed time: 4.433 seconds; current allocated memory: 336.680 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for invertMatrix.
INFO: [VLOG 209-307] Generating Verilog RTL for invertMatrix.
INFO: [HLS 200-789] **** Estimated Fmax: 116.73 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15 seconds. CPU system time: 8 seconds. Elapsed time: 89.224 seconds; current allocated memory: 200.520 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 135.949 MB.
INFO: [HLS 200-10] Analyzing design file 'LU.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_tb.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 80.34 seconds; current allocated memory: 147.098 MB.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 80.618 seconds; current allocated memory: 11.297 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./LU_inversion/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name invertMatrix_stream invertMatrix_stream 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 136.840 MB.
INFO: [HLS 200-10] Analyzing design file 'LU.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_tb.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 34.452 seconds; current allocated memory: 144.004 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,030 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,863 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,898 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,900 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,688 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,612 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,993 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,993 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,984 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,064 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,072 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,968 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,871 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,871 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,899 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,313 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'hls::recip(float)' into 'backwardSubstitution_array(float (*) [4], float (*) [4], float (*) [4])' (LU.cpp:373:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_546_5' is marked as complete unroll implied by the pipeline pragma (LU.cpp:546:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_547_6' is marked as complete unroll implied by the pipeline pragma (LU.cpp:547:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_535_3' is marked as complete unroll implied by the pipeline pragma (LU.cpp:535:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_536_4' is marked as complete unroll implied by the pipeline pragma (LU.cpp:536:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_527_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:527:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_528_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:528:27)
INFO: [HLS 214-291] Loop 'COL_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:365:12)
INFO: [HLS 214-291] Loop 'ROW_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:367:12)
INFO: [HLS 214-291] Loop 'INNER_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:369:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_506_5' is marked as complete unroll implied by the pipeline pragma (LU.cpp:506:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_507_6' is marked as complete unroll implied by the pipeline pragma (LU.cpp:507:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_495_3' is marked as complete unroll implied by the pipeline pragma (LU.cpp:495:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_496_4' is marked as complete unroll implied by the pipeline pragma (LU.cpp:496:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_487_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:487:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_488_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:488:27)
INFO: [HLS 214-291] Loop 'COL_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:349:12)
INFO: [HLS 214-291] Loop 'ROW_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:351:12)
INFO: [HLS 214-291] Loop 'INNER_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:353:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_443_7' is marked as complete unroll implied by the pipeline pragma (LU.cpp:443:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_436_5' is marked as complete unroll implied by the pipeline pragma (LU.cpp:436:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_437_6' is marked as complete unroll implied by the pipeline pragma (LU.cpp:437:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_429_3' is marked as complete unroll implied by the pipeline pragma (LU.cpp:429:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_430_4' is marked as complete unroll implied by the pipeline pragma (LU.cpp:430:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_418_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:418:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_419_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:419:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_334_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:334:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_332_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:332:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_314_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:314:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_316_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:316:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_300_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:300:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_303_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:303:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_287_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:287:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_290_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:290:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_272_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:272:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_264_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:264:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_253_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:253:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_249_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:249:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_389_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:389:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_390_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:390:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_546_5' (LU.cpp:546:23) in function 'backward_stage' completely with a factor of 4 (LU.cpp:517:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_547_6' (LU.cpp:547:27) in function 'backward_stage' completely with a factor of 4 (LU.cpp:517:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_547_6' (LU.cpp:547:27) in function 'backward_stage' has been removed because the loop is unrolled completely (LU.cpp:517:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_535_3' (LU.cpp:535:23) in function 'backward_stage' completely with a factor of 4 (LU.cpp:517:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_536_4' (LU.cpp:536:27) in function 'backward_stage' completely with a factor of 4 (LU.cpp:517:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_536_4' (LU.cpp:536:27) in function 'backward_stage' has been removed because the loop is unrolled completely (LU.cpp:517:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_527_1' (LU.cpp:527:20) in function 'backward_stage' completely with a factor of 4 (LU.cpp:517:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_528_2' (LU.cpp:528:27) in function 'backward_stage' completely with a factor of 4 (LU.cpp:517:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_528_2' (LU.cpp:528:27) in function 'backward_stage' has been removed because the loop is unrolled completely (LU.cpp:517:0)
INFO: [HLS 214-186] Unrolling loop 'COL_LOOP' (LU.cpp:365:12) in function 'backwardSubstitution_array' completely with a factor of 4 (LU.cpp:362:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'COL_LOOP' (LU.cpp:365:12) in function 'backwardSubstitution_array' has been removed because the loop is unrolled completely (LU.cpp:362:0)
INFO: [HLS 214-186] Unrolling loop 'ROW_LOOP' (LU.cpp:367:12) in function 'backwardSubstitution_array' completely with a factor of 4 (LU.cpp:362:0)
INFO: [HLS 214-186] Unrolling loop 'INNER_LOOP' (LU.cpp:369:25) in function 'backwardSubstitution_array' completely with a factor of 4 (LU.cpp:362:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_506_5' (LU.cpp:506:23) in function 'forward_stage' completely with a factor of 4 (LU.cpp:477:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_507_6' (LU.cpp:507:27) in function 'forward_stage' completely with a factor of 4 (LU.cpp:477:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_507_6' (LU.cpp:507:27) in function 'forward_stage' has been removed because the loop is unrolled completely (LU.cpp:477:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_495_3' (LU.cpp:495:23) in function 'forward_stage' completely with a factor of 4 (LU.cpp:477:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_496_4' (LU.cpp:496:27) in function 'forward_stage' completely with a factor of 4 (LU.cpp:477:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_496_4' (LU.cpp:496:27) in function 'forward_stage' has been removed because the loop is unrolled completely (LU.cpp:477:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_487_1' (LU.cpp:487:20) in function 'forward_stage' completely with a factor of 4 (LU.cpp:477:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_488_2' (LU.cpp:488:27) in function 'forward_stage' completely with a factor of 4 (LU.cpp:477:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_488_2' (LU.cpp:488:27) in function 'forward_stage' has been removed because the loop is unrolled completely (LU.cpp:477:0)
INFO: [HLS 214-186] Unrolling loop 'COL_LOOP' (LU.cpp:349:12) in function 'forwardSubstitution_array' completely with a factor of 4 (LU.cpp:346:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'COL_LOOP' (LU.cpp:349:12) in function 'forwardSubstitution_array' has been removed because the loop is unrolled completely (LU.cpp:346:0)
INFO: [HLS 214-186] Unrolling loop 'ROW_LOOP' (LU.cpp:351:12) in function 'forwardSubstitution_array' completely with a factor of 4 (LU.cpp:346:0)
INFO: [HLS 214-186] Unrolling loop 'INNER_LOOP' (LU.cpp:353:25) in function 'forwardSubstitution_array' completely with a factor of 4 (LU.cpp:346:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_443_7' (LU.cpp:443:23) in function 'lu_stage' completely with a factor of 4 (LU.cpp:405:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_443_7' (LU.cpp:443:23) in function 'lu_stage' has been removed because the loop is unrolled completely (LU.cpp:405:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_436_5' (LU.cpp:436:23) in function 'lu_stage' completely with a factor of 4 (LU.cpp:405:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_437_6' (LU.cpp:437:27) in function 'lu_stage' completely with a factor of 4 (LU.cpp:405:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_437_6' (LU.cpp:437:27) in function 'lu_stage' has been removed because the loop is unrolled completely (LU.cpp:405:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_429_3' (LU.cpp:429:23) in function 'lu_stage' completely with a factor of 4 (LU.cpp:405:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_430_4' (LU.cpp:430:27) in function 'lu_stage' completely with a factor of 4 (LU.cpp:405:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_430_4' (LU.cpp:430:27) in function 'lu_stage' has been removed because the loop is unrolled completely (LU.cpp:405:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_418_1' (LU.cpp:418:20) in function 'lu_stage' completely with a factor of 4 (LU.cpp:405:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_419_2' (LU.cpp:419:27) in function 'lu_stage' completely with a factor of 4 (LU.cpp:405:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_419_2' (LU.cpp:419:27) in function 'lu_stage' has been removed because the loop is unrolled completely (LU.cpp:405:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_334_2' (LU.cpp:334:23) in function 'luDecomposition_array' completely with a factor of 3 (LU.cpp:326:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_334_2' (LU.cpp:334:23) in function 'luDecomposition_array' has been removed because the loop is unrolled completely (LU.cpp:326:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_332_1' (LU.cpp:332:23) in function 'luDecomposition_array' completely with a factor of 4 (LU.cpp:326:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_314_1' (LU.cpp:314:20) in function 'extract_LU' completely with a factor of 4 (LU.cpp:312:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_314_1' (LU.cpp:314:20) in function 'extract_LU' has been removed because the loop is unrolled completely (LU.cpp:312:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_316_2' (LU.cpp:316:20) in function 'extract_LU' completely with a factor of 4 (LU.cpp:312:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_272_2' (LU.cpp:272:27) in function 'find_and_swap_pivot' completely with a factor of 4 (LU.cpp:260:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_272_2' (LU.cpp:272:27) in function 'find_and_swap_pivot' has been removed because the loop is unrolled completely (LU.cpp:260:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_253_2' (LU.cpp:253:23) in function 'base_iteration' completely with a factor of 3 (LU.cpp:246:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_249_1' (LU.cpp:249:23) in function 'base_iteration' completely with a factor of 4 (LU.cpp:246:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_389_1' (LU.cpp:389:23) in function 'stream_read_input' completely with a factor of 4 (LU.cpp:385:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_390_2' (LU.cpp:390:27) in function 'stream_read_input' completely with a factor of 4 (LU.cpp:385:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_390_2' (LU.cpp:390:27) in function 'stream_read_input' has been removed because the loop is unrolled completely (LU.cpp:385:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'hls::fabs(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\fabsfloat.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'hls::fabs(float)' into 'find_and_swap_pivot(float (*) [4], int*, int)' (LU.cpp:260:0)
INFO: [HLS 214-248] Applying array_partition to 'A_buf': Complete partitioning on dimension 2. (LU.cpp:407:8)
INFO: [HLS 214-248] Applying array_partition to 'L_buf': Complete partitioning on dimension 2. (LU.cpp:408:11)
INFO: [HLS 214-248] Applying array_partition to 'U_buf': Complete partitioning on dimension 2. (LU.cpp:409:11)
INFO: [HLS 214-248] Applying array_partition to 'L_buf': Complete partitioning on dimension 2. (LU.cpp:479:8)
INFO: [HLS 214-248] Applying array_partition to 'U_buf': Complete partitioning on dimension 2. (LU.cpp:519:8)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 14.485 seconds; current allocated memory: 146.719 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 146.750 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.343 seconds; current allocated memory: 154.570 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 160.062 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_U_row' (LU.cpp:287:20).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_L_column' (LU.cpp:300:20).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'find_and_swap_pivot' (LU.cpp:262:5).
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_287_1' (LU.cpp:287) in function 'process_U_row' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_290_2' (LU.cpp:290) in function 'process_U_row': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_300_1' (LU.cpp:300) in function 'process_L_column' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_303_2' (LU.cpp:303) in function 'process_L_column': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_264_1' (LU.cpp:264) in function 'find_and_swap_pivot' completely: variable loop bound.
INFO: [XFORM 203-102] Partitioning array 'B.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'B.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'B.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'B.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'B_buf' (LU.cpp:480) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Y_buf' (LU.cpp:481) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'B_buf.0' (LU.cpp:480) automatically.
INFO: [XFORM 203-102] Partitioning array 'B_buf.1' (LU.cpp:480) automatically.
INFO: [XFORM 203-102] Partitioning array 'B_buf.2' (LU.cpp:480) automatically.
INFO: [XFORM 203-102] Partitioning array 'B_buf.3' (LU.cpp:480) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y_buf.0' (LU.cpp:481) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y_buf.1' (LU.cpp:481) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y_buf.2' (LU.cpp:481) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y_buf.3' (LU.cpp:481) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'X.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'X.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'X.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'X.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y_buf' (LU.cpp:520) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'X_buf' (LU.cpp:521) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Y_buf.0' (LU.cpp:520) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y_buf.1' (LU.cpp:520) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y_buf.2' (LU.cpp:520) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y_buf.3' (LU.cpp:520) automatically.
INFO: [XFORM 203-102] Partitioning array 'X_buf.0' (LU.cpp:521) automatically.
INFO: [XFORM 203-102] Partitioning array 'X_buf.1' (LU.cpp:521) automatically.
INFO: [XFORM 203-102] Partitioning array 'X_buf.2' (LU.cpp:521) automatically.
INFO: [XFORM 203-102] Partitioning array 'X_buf.3' (LU.cpp:521) automatically.
INFO: [XFORM 203-102] Partitioning array 'U_buf_3' (LU.cpp:519) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'invertMatrix_stream' (LU.cpp:574:1), detected/extracted 6 process function(s): 
	 'stream_read_input'
	 'lu_stage'
	 'permute_identity_stage'
	 'forward_stage'
	 'backward_stage'
	 'stream_write_output'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.836 seconds; current allocated memory: 185.500 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_559_1'(LU.cpp:559:23) and 'VITIS_LOOP_560_2'(LU.cpp:560:27) in function 'stream_write_output' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_464_2'(LU.cpp:464:23) and 'VITIS_LOOP_466_3'(LU.cpp:466:27) in function 'permute_identity_stage' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_559_1' (LU.cpp:559:23) in function 'stream_write_output'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_464_2' (LU.cpp:464:23) in function 'permute_identity_stage'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.662 seconds; current allocated memory: 333.172 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'invertMatrix_stream' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_read_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'stream_read_input'.
WARNING: [HLS 200-880] The II Violation in module 'stream_read_input' (function 'stream_read_input'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read operation ('empty_20', LU.cpp:392) on port 'inStreamTop_V_data_V' (LU.cpp:392) and axis read operation ('empty', LU.cpp:392) on port 'inStreamTop_V_data_V' (LU.cpp:392).
WARNING: [HLS 200-880] The II Violation in module 'stream_read_input' (function 'stream_read_input'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read operation ('empty_21', LU.cpp:392) on port 'inStreamTop_V_data_V' (LU.cpp:392) and axis read operation ('empty', LU.cpp:392) on port 'inStreamTop_V_data_V' (LU.cpp:392).
WARNING: [HLS 200-880] The II Violation in module 'stream_read_input' (function 'stream_read_input'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read operation ('empty_22', LU.cpp:392) on port 'inStreamTop_V_data_V' (LU.cpp:392) and axis read operation ('empty', LU.cpp:392) on port 'inStreamTop_V_data_V' (LU.cpp:392).
WARNING: [HLS 200-880] The II Violation in module 'stream_read_input' (function 'stream_read_input'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis read operation ('empty_23', LU.cpp:392) on port 'inStreamTop_V_data_V' (LU.cpp:392) and axis read operation ('empty', LU.cpp:392) on port 'inStreamTop_V_data_V' (LU.cpp:392).
WARNING: [HLS 200-880] The II Violation in module 'stream_read_input' (function 'stream_read_input'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between axis read operation ('empty_30', LU.cpp:392) on port 'inStreamTop_V_data_V' (LU.cpp:392) and axis read operation ('empty', LU.cpp:392) on port 'inStreamTop_V_data_V' (LU.cpp:392).
WARNING: [HLS 200-880] The II Violation in module 'stream_read_input' (function 'stream_read_input'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between axis read operation ('empty_34', LU.cpp:392) on port 'inStreamTop_V_data_V' (LU.cpp:392) and axis read operation ('empty', LU.cpp:392) on port 'inStreamTop_V_data_V' (LU.cpp:392).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 16, function 'stream_read_input'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.012 seconds; current allocated memory: 338.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 339.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'base_iteration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'base_iteration'.
WARNING: [HLS 200-885] The II Violation in module 'base_iteration' (function 'base_iteration'): Unable to schedule 'load' operation 32 bit ('A_0_load_5', LU.cpp:255) on array 'A_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 20, function 'base_iteration'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.382 seconds; current allocated memory: 339.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 340.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_and_swap_pivot_Pipeline_VITIS_LOOP_264_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'find_and_swap_pivot_Pipeline_VITIS_LOOP_264_1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_264_1'.
WARNING: [HLS 200-880] The II Violation in module 'find_and_swap_pivot_Pipeline_VITIS_LOOP_264_1' (loop 'VITIS_LOOP_264_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'and' operation 1 bit ('and_ln266_1', LU.cpp:266) and 'fcmp' operation 1 bit ('tmp_5', LU.cpp:266).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, loop 'VITIS_LOOP_264_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 340.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 340.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_and_swap_pivot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'find_and_swap_pivot': contains subfunction 'find_and_swap_pivot_Pipeline_VITIS_LOOP_264_1' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 341.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 341.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_U_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_U_row': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_287_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 342.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 342.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_L_column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_L_column': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_300_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 343.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 343.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extract_LU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'extract_LU'.
WARNING: [HLS 200-885] The II Violation in module 'extract_LU' (function 'extract_LU'): Unable to schedule 'load' operation 32 bit ('A_0_load_2', LU.cpp:318) on array 'A_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, function 'extract_LU'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 344.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 344.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'luDecomposition_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'luDecomposition_array': contains subfunction 'find_and_swap_pivot' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 344.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 344.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lu_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'lu_stage': contains subfunction 'luDecomposition_array' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'lu_stage': contains subfunction 'luDecomposition_array' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 346.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 346.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'permute_identity_stage_Pipeline_VITIS_LOOP_458_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_458_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_458_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 346.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 347.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'permute_identity_stage_Pipeline_VITIS_LOOP_464_2_VITIS_LOOP_466_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_464_2_VITIS_LOOP_466_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_464_2_VITIS_LOOP_466_3'
WARNING: [HLS 200-871] Estimated clock period (7.456 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'permute_identity_stage_Pipeline_VITIS_LOOP_464_2_VITIS_LOOP_466_3' consists of the following:
	'store' operation 0 bit ('j_01_write_ln466', LU.cpp:466) of constant 0 on local variable 'j', LU.cpp:466 [9]  (1.588 ns)
	'load' operation 3 bit ('j_01_load', LU.cpp:466) on local variable 'j', LU.cpp:466 [17]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln466', LU.cpp:466) [21]  (1.650 ns)
	'select' operation 3 bit ('select_ln464', LU.cpp:464) [22]  (0.980 ns)
	'add' operation 3 bit ('j', LU.cpp:466) [33]  (1.650 ns)
	'store' operation 0 bit ('j_01_write_ln466', LU.cpp:466) of variable 'j', LU.cpp:466 on local variable 'j', LU.cpp:466 [36]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 347.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 348.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'permute_identity_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 348.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 348.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardSubstitution_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'forwardSubstitution_array'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 42, function 'forwardSubstitution_array'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 349.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 350.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'forward_stage'.
WARNING: [HLS 200-880] The II Violation in module 'forward_stage' (function 'forward_stage'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('p_033', LU.cpp:490) on port 'L_stream' (LU.cpp:490) and fifo read operation ('p_032', LU.cpp:490) on port 'L_stream' (LU.cpp:490).
WARNING: [HLS 200-880] The II Violation in module 'forward_stage' (function 'forward_stage'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('p_034', LU.cpp:490) on port 'L_stream' (LU.cpp:490) and fifo read operation ('p_032', LU.cpp:490) on port 'L_stream' (LU.cpp:490).
WARNING: [HLS 200-880] The II Violation in module 'forward_stage' (function 'forward_stage'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('p_035', LU.cpp:490) on port 'L_stream' (LU.cpp:490) and fifo read operation ('p_032', LU.cpp:490) on port 'L_stream' (LU.cpp:490).
WARNING: [HLS 200-880] The II Violation in module 'forward_stage' (function 'forward_stage'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('L_stream_read', LU.cpp:490) on port 'L_stream' (LU.cpp:490) and fifo read operation ('p_032', LU.cpp:490) on port 'L_stream' (LU.cpp:490).
WARNING: [HLS 200-880] The II Violation in module 'forward_stage' (function 'forward_stage'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('p_043', LU.cpp:490) on port 'L_stream' (LU.cpp:490) and fifo read operation ('p_032', LU.cpp:490) on port 'L_stream' (LU.cpp:490).
WARNING: [HLS 200-880] The II Violation in module 'forward_stage' (function 'forward_stage'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('p_047', LU.cpp:490) on port 'L_stream' (LU.cpp:490) and fifo read operation ('p_032', LU.cpp:490) on port 'L_stream' (LU.cpp:490).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 75, function 'forward_stage'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.783 seconds; current allocated memory: 351.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 351.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backwardSubstitution_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'backwardSubstitution_array'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 84, function 'backwardSubstitution_array'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 353.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 354.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'backward_stage'.
WARNING: [HLS 200-880] The II Violation in module 'backward_stage' (function 'backward_stage'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('U_stream_read_1', LU.cpp:530) on port 'U_stream' (LU.cpp:530) and fifo read operation ('U_stream_read', LU.cpp:530) on port 'U_stream' (LU.cpp:530).
WARNING: [HLS 200-880] The II Violation in module 'backward_stage' (function 'backward_stage'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('U_stream_read_2', LU.cpp:530) on port 'U_stream' (LU.cpp:530) and fifo read operation ('U_stream_read', LU.cpp:530) on port 'U_stream' (LU.cpp:530).
WARNING: [HLS 200-880] The II Violation in module 'backward_stage' (function 'backward_stage'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('U_stream_read_3', LU.cpp:530) on port 'U_stream' (LU.cpp:530) and fifo read operation ('U_stream_read', LU.cpp:530) on port 'U_stream' (LU.cpp:530).
WARNING: [HLS 200-880] The II Violation in module 'backward_stage' (function 'backward_stage'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('p_036', LU.cpp:530) on port 'U_stream' (LU.cpp:530) and fifo read operation ('U_stream_read', LU.cpp:530) on port 'U_stream' (LU.cpp:530).
WARNING: [HLS 200-880] The II Violation in module 'backward_stage' (function 'backward_stage'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('U_stream_read_8', LU.cpp:530) on port 'U_stream' (LU.cpp:530) and fifo read operation ('U_stream_read', LU.cpp:530) on port 'U_stream' (LU.cpp:530).
WARNING: [HLS 200-880] The II Violation in module 'backward_stage' (function 'backward_stage'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('U_stream_read_9', LU.cpp:530) on port 'U_stream' (LU.cpp:530) and fifo read operation ('U_stream_read', LU.cpp:530) on port 'U_stream' (LU.cpp:530).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 117, function 'backward_stage'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.764 seconds; current allocated memory: 356.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 356.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_559_1_VITIS_LOOP_560_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_559_1_VITIS_LOOP_560_2'
WARNING: [HLS 200-871] Estimated clock period (7.846 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'stream_write_output' consists of the following:
	'store' operation 0 bit ('j_write_ln560', LU.cpp:560) of constant 0 on local variable 'j', LU.cpp:560 [14]  (1.588 ns)
	'load' operation 3 bit ('j_load', LU.cpp:560) on local variable 'j', LU.cpp:560 [22]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln560', LU.cpp:560) [26]  (1.650 ns)
	'select' operation 3 bit ('select_ln559_1', LU.cpp:559) [29]  (0.980 ns)
	'icmp' operation 1 bit ('cmp5', LU.cpp:559) [30]  (1.650 ns)
	'and' operation 1 bit ('pkt.last', LU.cpp:565) [34]  (0.978 ns)
	axis write operation ('outStreamTop_V_data_V_write_ln566', LU.cpp:566) on port 'outStreamTop_V_data_V' (LU.cpp:566) [35]  (1.000 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.472 seconds; current allocated memory: 356.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 356.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invertMatrix_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_forward_stage_U0 (from lu_stage_U0 to forward_stage_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_backward_stage_U0 (from lu_stage_U0 to backward_stage_U0) to 4 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 357.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 358.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_read_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_read_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.356 seconds; current allocated memory: 360.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'base_iteration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'base_iteration' pipeline 'base_iteration' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'base_iteration'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.45 seconds; current allocated memory: 362.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_and_swap_pivot_Pipeline_VITIS_LOOP_264_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'find_and_swap_pivot_Pipeline_VITIS_LOOP_264_1' pipeline 'VITIS_LOOP_264_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_and_swap_pivot_Pipeline_VITIS_LOOP_264_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 364.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_and_swap_pivot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_and_swap_pivot'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.478 seconds; current allocated memory: 366.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_U_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_U_row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.494 seconds; current allocated memory: 367.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_L_column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_L_column'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.578 seconds; current allocated memory: 370.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extract_LU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'extract_LU' pipeline 'extract_LU' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'extract_LU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.614 seconds; current allocated memory: 371.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'luDecomposition_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'luDecomposition_array'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.724 seconds; current allocated memory: 375.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lu_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lu_stage'.
INFO: [RTMG 210-278] Implementing memory 'invertMatrix_stream_lu_stage_A_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'invertMatrix_stream_lu_stage_L_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'invertMatrix_stream_lu_stage_P_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.515 seconds; current allocated memory: 379.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'permute_identity_stage_Pipeline_VITIS_LOOP_458_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'permute_identity_stage_Pipeline_VITIS_LOOP_458_1' pipeline 'VITIS_LOOP_458_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'permute_identity_stage_Pipeline_VITIS_LOOP_458_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.342 seconds; current allocated memory: 382.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'permute_identity_stage_Pipeline_VITIS_LOOP_464_2_VITIS_LOOP_466_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'permute_identity_stage_Pipeline_VITIS_LOOP_464_2_VITIS_LOOP_466_3' pipeline 'VITIS_LOOP_464_2_VITIS_LOOP_466_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'permute_identity_stage_Pipeline_VITIS_LOOP_464_2_VITIS_LOOP_466_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 383.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'permute_identity_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'permute_identity_stage'.
INFO: [RTMG 210-278] Implementing memory 'invertMatrix_stream_permute_identity_stage_P_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 384.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardSubstitution_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'forwardSubstitution_array' is 23996 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_0': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_0': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_0': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardSubstitution_array'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.493 seconds; current allocated memory: 389.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'forward_stage' pipeline 'forward_stage' pipeline type 'function pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'forward_stage' in module 'forward_stage'. Estimated max control fanout for pipeline is 26236.
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_stage'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.927 seconds; current allocated memory: 404.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backwardSubstitution_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'backwardSubstitution_array' is 53872 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_0': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_0': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'frecip_32ns_32ns_32_11_full_dsp_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_0': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backwardSubstitution_array'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.104 seconds; current allocated memory: 406.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backward_stage' pipeline 'backward_stage' pipeline type 'function pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'backward_stage' in module 'backward_stage'. Estimated max control fanout for pipeline is 56240.
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_stage'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.11 seconds; current allocated memory: 428.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stream_write_output' pipeline 'VITIS_LOOP_559_1_VITIS_LOOP_560_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_write_output'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.658 seconds; current allocated memory: 428.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invertMatrix_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix_stream/inStreamTop_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix_stream/inStreamTop_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix_stream/inStreamTop_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix_stream/inStreamTop_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix_stream/outStreamTop_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix_stream/outStreamTop_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix_stream/outStreamTop_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix_stream/outStreamTop_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'invertMatrix_stream' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'invertMatrix_stream'.
INFO: [RTMG 210-285] Implementing FIFO 'A_stream_U(invertMatrix_stream_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L_stream_U(invertMatrix_stream_fifo_w32_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'U_stream_U(invertMatrix_stream_fifo_w32_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'P_stream_U(invertMatrix_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_stream_U(invertMatrix_stream_fifo_w32_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Y_stream_U(invertMatrix_stream_fifo_w32_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X_stream_U(invertMatrix_stream_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_lu_stage_U0_U(invertMatrix_stream_start_for_lu_stage_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_permute_identity_stage_U0_U(invertMatrix_stream_start_for_permute_identity_stage_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_forward_stage_U0_U(invertMatrix_stream_start_for_forward_stage_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_backward_stage_U0_U(invertMatrix_stream_start_for_backward_stage_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stream_write_output_U0_U(invertMatrix_stream_start_for_stream_write_output_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.279 seconds; current allocated memory: 428.613 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.029 seconds; current allocated memory: 431.160 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.496 seconds; current allocated memory: 443.488 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for invertMatrix_stream.
INFO: [VLOG 209-307] Generating Verilog RTL for invertMatrix_stream.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 127.45 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 17 seconds. CPU system time: 8 seconds. Elapsed time: 84.113 seconds; current allocated memory: 308.293 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 131.949 MB.
INFO: [HLS 200-10] Analyzing design file 'LU.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_tb.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 45.325 seconds; current allocated memory: 137.672 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,576 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,659 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,645 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,618 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,410 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,238 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,719 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,719 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,710 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,097 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,105 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,055 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,782 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,782 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,650 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,684 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'hls::recip(float)' into 'backwardSubstitution(float (*) [4], float (*) [4], hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&)' (LU.cpp:160:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_210_3' is marked as complete unroll implied by the pipeline pragma (LU.cpp:210:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_211_4' is marked as complete unroll implied by the pipeline pragma (LU.cpp:211:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_206_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:206:23)
INFO: [HLS 214-291] Loop 'READ_INPUT' is marked as complete unroll implied by the pipeline pragma (LU.cpp:198:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_199_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:199:27)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma
INFO: [HLS 214-291] Loop 'STORE_INV' is marked as complete unroll implied by the pipeline pragma (LU.cpp:169:16)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_170_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:170:27)
INFO: [HLS 214-291] Loop 'COL_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:151:12)
INFO: [HLS 214-291] Loop 'ROW_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:152:19)
INFO: [HLS 214-291] Loop 'INNER_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:155:25)
INFO: [HLS 214-291] Loop 'COL_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:126:12)
INFO: [HLS 214-291] Loop 'ROW_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:128:12)
INFO: [HLS 214-291] Loop 'INNER_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:130:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_106_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:106:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_102_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:102:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_85_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:85:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_87_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:87:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_71_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:71:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_74_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:74:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:58:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:61:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:42:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_34_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:34:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_22_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:22:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_17_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:17:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_3' (LU.cpp:210:23) in function 'invertMatrix' completely with a factor of 4 (LU.cpp:185:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_211_4' (LU.cpp:211:27) in function 'invertMatrix' completely with a factor of 4 (LU.cpp:185:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_206_2' (LU.cpp:206:23) in function 'invertMatrix' completely with a factor of 4 (LU.cpp:185:0)
INFO: [HLS 214-186] Unrolling loop 'READ_INPUT' (LU.cpp:198:5) in function 'invertMatrix' completely with a factor of 4 (LU.cpp:185:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_199_1' (LU.cpp:199:27) in function 'invertMatrix' completely with a factor of 4 (LU.cpp:185:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_199_1' (LU.cpp:199:27) in function 'invertMatrix' has been removed because the loop is unrolled completely (LU.cpp:185:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' () in function 'invertMatrix' completely with a factor of 16 (LU.cpp:185:0)
INFO: [HLS 214-186] Unrolling loop 'STORE_INV' (LU.cpp:169:16) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:142:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_170_1' (LU.cpp:170:27) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:142:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_170_1' (LU.cpp:170:27) in function 'backwardSubstitution' has been removed because the loop is unrolled completely (LU.cpp:142:0)
INFO: [HLS 214-186] Unrolling loop 'COL_LOOP' (LU.cpp:151:12) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:142:0)
WARNING: [HLS 214-327] Dependence pragma in loop 'ROW_LOOP' (LU.cpp:152:19) is removed because the loop is unrolled completely (LU.cpp:153:9)
INFO: [HLS 214-186] Unrolling loop 'ROW_LOOP' (LU.cpp:152:19) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:142:0)
INFO: [HLS 214-186] Unrolling loop 'INNER_LOOP' (LU.cpp:155:25) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:142:0)
INFO: [HLS 214-186] Unrolling loop 'COL_LOOP' (LU.cpp:126:12) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:120:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'COL_LOOP' (LU.cpp:126:12) in function 'forwardSubstitution' has been removed because the loop is unrolled completely (LU.cpp:120:0)
INFO: [HLS 214-186] Unrolling loop 'ROW_LOOP' (LU.cpp:128:12) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:120:0)
INFO: [HLS 214-186] Unrolling loop 'INNER_LOOP' (LU.cpp:130:25) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:120:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_106_2' (LU.cpp:106:23) in function 'luDecomposition' completely with a factor of 3 (LU.cpp:96:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_106_2' (LU.cpp:106:23) in function 'luDecomposition' has been removed because the loop is unrolled completely (LU.cpp:96:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_1' (LU.cpp:102:23) in function 'luDecomposition' completely with a factor of 4 (LU.cpp:96:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_85_1' (LU.cpp:85:19) in function 'extract_LU' completely with a factor of 4 (LU.cpp:83:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_85_1' (LU.cpp:85:19) in function 'extract_LU' has been removed because the loop is unrolled completely (LU.cpp:83:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_87_2' (LU.cpp:87:19) in function 'extract_LU' completely with a factor of 4 (LU.cpp:83:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_2' (LU.cpp:42:26) in function 'find_and_swap_pivot' completely with a factor of 4 (LU.cpp:30:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_42_2' (LU.cpp:42:26) in function 'find_and_swap_pivot' has been removed because the loop is unrolled completely (LU.cpp:30:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_2' (LU.cpp:22:22) in function 'base_iteration' completely with a factor of 3 (LU.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (LU.cpp:17:22) in function 'base_iteration' completely with a factor of 4 (LU.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'hls::fabs(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\fabsfloat.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'hls::fabs(float)' into 'find_and_swap_pivot(float (*) [4], int*, int)' (LU.cpp:30:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Complete partitioning on dimension 2. (LU.cpp:192:8)
INFO: [HLS 214-248] Applying array_partition to 'L': Complete partitioning on dimension 2. (LU.cpp:192:17)
INFO: [HLS 214-248] Applying array_partition to 'U': Complete partitioning on dimension 2. (LU.cpp:192:32)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.718 seconds; current allocated memory: 139.758 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 139.758 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 147.199 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 151.910 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_U_row' (LU.cpp:58:19).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_L_column' (LU.cpp:71:19).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'find_and_swap_pivot' (LU.cpp:32:5).
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_58_1' (LU.cpp:58) in function 'process_U_row' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_61_2' (LU.cpp:61) in function 'process_U_row': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_71_1' (LU.cpp:71) in function 'process_L_column' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_74_2' (LU.cpp:74) in function 'process_L_column': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_34_1' (LU.cpp:34) in function 'find_and_swap_pivot' completely: variable loop bound.
INFO: [XFORM 203-102] Partitioning array 'B.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'B.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'B.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'B.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'I' (LU.cpp:194) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'B' (LU.cpp:194) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Y' (LU.cpp:194) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'B.0' (LU.cpp:194) automatically.
INFO: [XFORM 203-102] Partitioning array 'B.1' (LU.cpp:194) automatically.
INFO: [XFORM 203-102] Partitioning array 'B.2' (LU.cpp:194) automatically.
INFO: [XFORM 203-102] Partitioning array 'B.3' (LU.cpp:194) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.0' (LU.cpp:194) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.1' (LU.cpp:194) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.2' (LU.cpp:194) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.3' (LU.cpp:194) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'P' (LU.cpp:193) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'I.0' (LU.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'I.1' (LU.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'I.2' (LU.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'I.3' (LU.cpp:194) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'P' (LU.cpp:193) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'I.0' (LU.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'I.1' (LU.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'I.2' (LU.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'I.3' (LU.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'A' (LU.cpp:192) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'A.1' (LU.cpp:192) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'A.2' (LU.cpp:192) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'A.3' (LU.cpp:192) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L' (LU.cpp:192) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L.1' (LU.cpp:192) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L.2' (LU.cpp:192) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L.3' (LU.cpp:192) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U' (LU.cpp:192) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U.1' (LU.cpp:192) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U.2' (LU.cpp:192) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U.3' (LU.cpp:192) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'A' (LU.cpp:192) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A.1' (LU.cpp:192) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A.2' (LU.cpp:192) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A.3' (LU.cpp:192) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L' (LU.cpp:192) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L.1' (LU.cpp:192) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L.2' (LU.cpp:192) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L.3' (LU.cpp:192) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U' (LU.cpp:192) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U.1' (LU.cpp:192) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U.2' (LU.cpp:192) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U.3' (LU.cpp:192) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.474 seconds; current allocated memory: 176.668 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.372 seconds; current allocated memory: 245.961 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'invertMatrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'base_iteration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'base_iteration'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, function 'base_iteration'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.438 seconds; current allocated memory: 250.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 251.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_and_swap_pivot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'find_and_swap_pivot': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.475 seconds; current allocated memory: 256.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 257.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_U_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_U_row': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_58_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 257.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 258.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_L_column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_L_column': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_71_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 258.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 258.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extract_LU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'extract_LU'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'extract_LU'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.387 seconds; current allocated memory: 258.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 258.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'luDecomposition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'luDecomposition': contains subfunction 'find_and_swap_pivot' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'luDecomposition': contains subfunction 'find_and_swap_pivot' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 260.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 261.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardSubstitution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'forwardSubstitution'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 42, function 'forwardSubstitution'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 262.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 262.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backwardSubstitution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'backwardSubstitution'.
WARNING: [HLS 200-880] The II Violation in module 'backwardSubstitution' (function 'backwardSubstitution'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis write operation ('outStreamTop_V_data_V_write_ln175', LU.cpp:175) on port 'outStreamTop_V_data_V' (LU.cpp:175) and axis write operation ('outStreamTop_V_data_V_write_ln175', LU.cpp:175) on port 'outStreamTop_V_data_V' (LU.cpp:175).
WARNING: [HLS 200-880] The II Violation in module 'backwardSubstitution' (function 'backwardSubstitution'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('outStreamTop_V_data_V_write_ln175', LU.cpp:175) on port 'outStreamTop_V_data_V' (LU.cpp:175) and axis write operation ('outStreamTop_V_data_V_write_ln175', LU.cpp:175) on port 'outStreamTop_V_data_V' (LU.cpp:175).
WARNING: [HLS 200-880] The II Violation in module 'backwardSubstitution' (function 'backwardSubstitution'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write operation ('outStreamTop_V_data_V_write_ln175', LU.cpp:175) on port 'outStreamTop_V_data_V' (LU.cpp:175) and axis write operation ('outStreamTop_V_data_V_write_ln175', LU.cpp:175) on port 'outStreamTop_V_data_V' (LU.cpp:175).
WARNING: [HLS 200-880] The II Violation in module 'backwardSubstitution' (function 'backwardSubstitution'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis write operation ('outStreamTop_V_data_V_write_ln175', LU.cpp:175) on port 'outStreamTop_V_data_V' (LU.cpp:175) and axis write operation ('outStreamTop_V_data_V_write_ln175', LU.cpp:175) on port 'outStreamTop_V_data_V' (LU.cpp:175).
WARNING: [HLS 200-880] The II Violation in module 'backwardSubstitution' (function 'backwardSubstitution'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between axis write operation ('outStreamTop_V_data_V_write_ln175', LU.cpp:175) on port 'outStreamTop_V_data_V' (LU.cpp:175) and axis write operation ('outStreamTop_V_data_V_write_ln175', LU.cpp:175) on port 'outStreamTop_V_data_V' (LU.cpp:175).
WARNING: [HLS 200-880] The II Violation in module 'backwardSubstitution' (function 'backwardSubstitution'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between axis write operation ('outStreamTop_V_data_V_write_ln175', LU.cpp:175) on port 'outStreamTop_V_data_V' (LU.cpp:175) and axis write operation ('outStreamTop_V_data_V_write_ln175', LU.cpp:175) on port 'outStreamTop_V_data_V' (LU.cpp:175).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 107, function 'backwardSubstitution'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.654 seconds; current allocated memory: 264.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 265.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invertMatrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'invertMatrix': contains subfunction 'luDecomposition' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'invertMatrix': contains subfunction 'luDecomposition' which is not pipelined.
WARNING: [HLS 200-871] Estimated clock period (8.567 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'invertMatrix' consists of the following:
	'call' operation 0 bit ('_ln215', LU.cpp:215) to 'backwardSubstitution' [128]  (8.567 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.384 seconds; current allocated memory: 266.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 268.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'base_iteration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_0': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'base_iteration'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 271.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_and_swap_pivot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_and_swap_pivot'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.578 seconds; current allocated memory: 276.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_U_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'sparsemux_7_2_32_1_1' is changed to 'sparsemux_7_2_32_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_U_row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.141 seconds; current allocated memory: 282.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_L_column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_L_column'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.726 seconds; current allocated memory: 285.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extract_LU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'extract_LU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.466 seconds; current allocated memory: 288.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'luDecomposition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'luDecomposition'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.46 seconds; current allocated memory: 294.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardSubstitution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'forwardSubstitution' is 24448 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardSubstitution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.343 seconds; current allocated memory: 301.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backwardSubstitution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backwardSubstitution' pipeline 'backwardSubstitution' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'frecip_32ns_32ns_32_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backwardSubstitution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.876 seconds; current allocated memory: 305.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invertMatrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/inStreamTop_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/inStreamTop_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/inStreamTop_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/inStreamTop_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/outStreamTop_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/outStreamTop_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/outStreamTop_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/outStreamTop_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'invertMatrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invertMatrix'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.704 seconds; current allocated memory: 315.395 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.939 seconds; current allocated memory: 320.574 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.321 seconds; current allocated memory: 330.293 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for invertMatrix.
INFO: [VLOG 209-307] Generating Verilog RTL for invertMatrix.
INFO: [HLS 200-789] **** Estimated Fmax: 116.73 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12 seconds. CPU system time: 6 seconds. Elapsed time: 80.799 seconds; current allocated memory: 199.406 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./LU_inversion/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name invertMatrix invertMatrix 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 162.434 MB.
INFO: [HLS 200-10] Analyzing design file 'LU.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_tb.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 25.919 seconds; current allocated memory: 168.879 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,576 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,659 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,645 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,618 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,410 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,238 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,719 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,719 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,710 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,097 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,105 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,055 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,782 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,782 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,650 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,684 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'hls::recip(float)' into 'backwardSubstitution(float (*) [4], float (*) [4], hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&)' (LU.cpp:160:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_210_3' is marked as complete unroll implied by the pipeline pragma (LU.cpp:210:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_211_4' is marked as complete unroll implied by the pipeline pragma (LU.cpp:211:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_206_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:206:23)
INFO: [HLS 214-291] Loop 'READ_INPUT' is marked as complete unroll implied by the pipeline pragma (LU.cpp:198:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_199_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:199:27)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma
INFO: [HLS 214-291] Loop 'STORE_INV' is marked as complete unroll implied by the pipeline pragma (LU.cpp:169:16)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_170_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:170:27)
INFO: [HLS 214-291] Loop 'COL_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:151:12)
INFO: [HLS 214-291] Loop 'ROW_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:152:19)
INFO: [HLS 214-291] Loop 'INNER_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:155:25)
INFO: [HLS 214-291] Loop 'COL_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:126:12)
INFO: [HLS 214-291] Loop 'ROW_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:128:12)
INFO: [HLS 214-291] Loop 'INNER_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:130:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_106_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:106:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_102_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:102:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_85_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:85:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_87_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:87:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_71_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:71:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_74_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:74:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:58:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:61:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:42:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_34_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:34:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_22_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:22:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_17_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:17:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_3' (LU.cpp:210:23) in function 'invertMatrix' completely with a factor of 4 (LU.cpp:185:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_211_4' (LU.cpp:211:27) in function 'invertMatrix' completely with a factor of 4 (LU.cpp:185:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_206_2' (LU.cpp:206:23) in function 'invertMatrix' completely with a factor of 4 (LU.cpp:185:0)
INFO: [HLS 214-186] Unrolling loop 'READ_INPUT' (LU.cpp:198:5) in function 'invertMatrix' completely with a factor of 4 (LU.cpp:185:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_199_1' (LU.cpp:199:27) in function 'invertMatrix' completely with a factor of 4 (LU.cpp:185:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_199_1' (LU.cpp:199:27) in function 'invertMatrix' has been removed because the loop is unrolled completely (LU.cpp:185:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' () in function 'invertMatrix' completely with a factor of 16 (LU.cpp:185:0)
INFO: [HLS 214-186] Unrolling loop 'STORE_INV' (LU.cpp:169:16) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:142:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_170_1' (LU.cpp:170:27) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:142:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_170_1' (LU.cpp:170:27) in function 'backwardSubstitution' has been removed because the loop is unrolled completely (LU.cpp:142:0)
INFO: [HLS 214-186] Unrolling loop 'COL_LOOP' (LU.cpp:151:12) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:142:0)
WARNING: [HLS 214-327] Dependence pragma in loop 'ROW_LOOP' (LU.cpp:152:19) is removed because the loop is unrolled completely (LU.cpp:153:9)
INFO: [HLS 214-186] Unrolling loop 'ROW_LOOP' (LU.cpp:152:19) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:142:0)
INFO: [HLS 214-186] Unrolling loop 'INNER_LOOP' (LU.cpp:155:25) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:142:0)
INFO: [HLS 214-186] Unrolling loop 'COL_LOOP' (LU.cpp:126:12) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:120:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'COL_LOOP' (LU.cpp:126:12) in function 'forwardSubstitution' has been removed because the loop is unrolled completely (LU.cpp:120:0)
INFO: [HLS 214-186] Unrolling loop 'ROW_LOOP' (LU.cpp:128:12) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:120:0)
INFO: [HLS 214-186] Unrolling loop 'INNER_LOOP' (LU.cpp:130:25) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:120:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_106_2' (LU.cpp:106:23) in function 'luDecomposition' completely with a factor of 3 (LU.cpp:96:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_106_2' (LU.cpp:106:23) in function 'luDecomposition' has been removed because the loop is unrolled completely (LU.cpp:96:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_1' (LU.cpp:102:23) in function 'luDecomposition' completely with a factor of 4 (LU.cpp:96:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_85_1' (LU.cpp:85:19) in function 'extract_LU' completely with a factor of 4 (LU.cpp:83:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_85_1' (LU.cpp:85:19) in function 'extract_LU' has been removed because the loop is unrolled completely (LU.cpp:83:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_87_2' (LU.cpp:87:19) in function 'extract_LU' completely with a factor of 4 (LU.cpp:83:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_2' (LU.cpp:42:26) in function 'find_and_swap_pivot' completely with a factor of 4 (LU.cpp:30:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_42_2' (LU.cpp:42:26) in function 'find_and_swap_pivot' has been removed because the loop is unrolled completely (LU.cpp:30:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_2' (LU.cpp:22:22) in function 'base_iteration' completely with a factor of 3 (LU.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (LU.cpp:17:22) in function 'base_iteration' completely with a factor of 4 (LU.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'hls::fabs(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\fabsfloat.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'hls::fabs(float)' into 'find_and_swap_pivot(float (*) [4], int*, int)' (LU.cpp:30:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Complete partitioning on dimension 2. (LU.cpp:192:8)
INFO: [HLS 214-248] Applying array_partition to 'L': Complete partitioning on dimension 2. (LU.cpp:192:17)
INFO: [HLS 214-248] Applying array_partition to 'U': Complete partitioning on dimension 2. (LU.cpp:192:32)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.127 seconds; current allocated memory: 171.145 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 171.145 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 178.559 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 182.973 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_U_row' (LU.cpp:58:19).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_L_column' (LU.cpp:71:19).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'find_and_swap_pivot' (LU.cpp:32:5).
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_58_1' (LU.cpp:58) in function 'process_U_row' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_61_2' (LU.cpp:61) in function 'process_U_row': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_71_1' (LU.cpp:71) in function 'process_L_column' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_74_2' (LU.cpp:74) in function 'process_L_column': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_34_1' (LU.cpp:34) in function 'find_and_swap_pivot' completely: variable loop bound.
INFO: [XFORM 203-102] Partitioning array 'B.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'B.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'B.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'B.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'I' (LU.cpp:194) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'B' (LU.cpp:194) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Y' (LU.cpp:194) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'B.0' (LU.cpp:194) automatically.
INFO: [XFORM 203-102] Partitioning array 'B.1' (LU.cpp:194) automatically.
INFO: [XFORM 203-102] Partitioning array 'B.2' (LU.cpp:194) automatically.
INFO: [XFORM 203-102] Partitioning array 'B.3' (LU.cpp:194) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.0' (LU.cpp:194) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.1' (LU.cpp:194) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.2' (LU.cpp:194) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.3' (LU.cpp:194) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'P' (LU.cpp:193) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'I.0' (LU.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'I.1' (LU.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'I.2' (LU.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'I.3' (LU.cpp:194) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'P' (LU.cpp:193) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'I.0' (LU.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'I.1' (LU.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'I.2' (LU.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'I.3' (LU.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'A' (LU.cpp:192) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'A.1' (LU.cpp:192) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'A.2' (LU.cpp:192) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'A.3' (LU.cpp:192) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L' (LU.cpp:192) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L.1' (LU.cpp:192) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L.2' (LU.cpp:192) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L.3' (LU.cpp:192) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U' (LU.cpp:192) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U.1' (LU.cpp:192) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U.2' (LU.cpp:192) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U.3' (LU.cpp:192) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'A' (LU.cpp:192) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A.1' (LU.cpp:192) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A.2' (LU.cpp:192) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A.3' (LU.cpp:192) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L' (LU.cpp:192) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L.1' (LU.cpp:192) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L.2' (LU.cpp:192) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L.3' (LU.cpp:192) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U' (LU.cpp:192) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U.1' (LU.cpp:192) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U.2' (LU.cpp:192) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U.3' (LU.cpp:192) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.084 seconds; current allocated memory: 208.055 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 276.844 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'invertMatrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'base_iteration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'base_iteration'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, function 'base_iteration'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.617 seconds; current allocated memory: 281.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 282.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_and_swap_pivot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'find_and_swap_pivot': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.331 seconds; current allocated memory: 287.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 288.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_U_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_U_row': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_58_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 288.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 288.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_L_column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_L_column': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_71_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 288.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 289.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extract_LU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'extract_LU'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'extract_LU'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 289.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 289.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'luDecomposition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'luDecomposition': contains subfunction 'find_and_swap_pivot' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'luDecomposition': contains subfunction 'find_and_swap_pivot' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 291.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 291.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardSubstitution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'forwardSubstitution'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 42, function 'forwardSubstitution'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 292.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 293.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backwardSubstitution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'backwardSubstitution'.
WARNING: [HLS 200-880] The II Violation in module 'backwardSubstitution' (function 'backwardSubstitution'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis write operation ('outStreamTop_V_data_V_write_ln175', LU.cpp:175) on port 'outStreamTop_V_data_V' (LU.cpp:175) and axis write operation ('outStreamTop_V_data_V_write_ln175', LU.cpp:175) on port 'outStreamTop_V_data_V' (LU.cpp:175).
WARNING: [HLS 200-880] The II Violation in module 'backwardSubstitution' (function 'backwardSubstitution'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('outStreamTop_V_data_V_write_ln175', LU.cpp:175) on port 'outStreamTop_V_data_V' (LU.cpp:175) and axis write operation ('outStreamTop_V_data_V_write_ln175', LU.cpp:175) on port 'outStreamTop_V_data_V' (LU.cpp:175).
WARNING: [HLS 200-880] The II Violation in module 'backwardSubstitution' (function 'backwardSubstitution'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write operation ('outStreamTop_V_data_V_write_ln175', LU.cpp:175) on port 'outStreamTop_V_data_V' (LU.cpp:175) and axis write operation ('outStreamTop_V_data_V_write_ln175', LU.cpp:175) on port 'outStreamTop_V_data_V' (LU.cpp:175).
WARNING: [HLS 200-880] The II Violation in module 'backwardSubstitution' (function 'backwardSubstitution'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis write operation ('outStreamTop_V_data_V_write_ln175', LU.cpp:175) on port 'outStreamTop_V_data_V' (LU.cpp:175) and axis write operation ('outStreamTop_V_data_V_write_ln175', LU.cpp:175) on port 'outStreamTop_V_data_V' (LU.cpp:175).
WARNING: [HLS 200-880] The II Violation in module 'backwardSubstitution' (function 'backwardSubstitution'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between axis write operation ('outStreamTop_V_data_V_write_ln175', LU.cpp:175) on port 'outStreamTop_V_data_V' (LU.cpp:175) and axis write operation ('outStreamTop_V_data_V_write_ln175', LU.cpp:175) on port 'outStreamTop_V_data_V' (LU.cpp:175).
WARNING: [HLS 200-880] The II Violation in module 'backwardSubstitution' (function 'backwardSubstitution'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between axis write operation ('outStreamTop_V_data_V_write_ln175', LU.cpp:175) on port 'outStreamTop_V_data_V' (LU.cpp:175) and axis write operation ('outStreamTop_V_data_V_write_ln175', LU.cpp:175) on port 'outStreamTop_V_data_V' (LU.cpp:175).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 107, function 'backwardSubstitution'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.487 seconds; current allocated memory: 295.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.48 seconds; current allocated memory: 296.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invertMatrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'invertMatrix': contains subfunction 'luDecomposition' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'invertMatrix': contains subfunction 'luDecomposition' which is not pipelined.
WARNING: [HLS 200-871] Estimated clock period (8.567 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'invertMatrix' consists of the following:
	'call' operation 0 bit ('_ln215', LU.cpp:215) to 'backwardSubstitution' [128]  (8.567 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.351 seconds; current allocated memory: 297.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 299.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'base_iteration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_0': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'base_iteration'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 301.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_and_swap_pivot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_and_swap_pivot'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.442 seconds; current allocated memory: 307.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_U_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'sparsemux_7_2_32_1_1' is changed to 'sparsemux_7_2_32_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_U_row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.764 seconds; current allocated memory: 313.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_L_column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_L_column'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.532 seconds; current allocated memory: 316.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extract_LU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'extract_LU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 319.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'luDecomposition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'luDecomposition'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 325.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardSubstitution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'forwardSubstitution' is 24448 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardSubstitution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.809 seconds; current allocated memory: 332.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backwardSubstitution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backwardSubstitution' pipeline 'backwardSubstitution' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'frecip_32ns_32ns_32_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backwardSubstitution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.663 seconds; current allocated memory: 337.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invertMatrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/inStreamTop_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/inStreamTop_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/inStreamTop_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/inStreamTop_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/outStreamTop_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/outStreamTop_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/outStreamTop_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/outStreamTop_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'invertMatrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invertMatrix'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.23 seconds; current allocated memory: 346.570 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.14 seconds; current allocated memory: 352.359 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.231 seconds; current allocated memory: 362.152 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for invertMatrix.
INFO: [VLOG 209-307] Generating Verilog RTL for invertMatrix.
INFO: [HLS 200-789] **** Estimated Fmax: 116.73 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 3 seconds. Elapsed time: 58.408 seconds; current allocated memory: 200.504 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./LU_inversion/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name invertMatrix invertMatrix 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 132.293 MB.
INFO: [HLS 200-10] Analyzing design file 'LU.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_tb.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 22.899 seconds; current allocated memory: 138.973 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,568 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,622 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,595 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,584 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,410 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,238 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,719 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,719 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,710 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,097 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,105 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,055 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,782 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,782 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,650 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,684 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'hls::recip(float)' into 'backwardSubstitution(float (*) [4], float (*) [4], hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&)' (LU.cpp:156:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_205_3' is marked as complete unroll implied by the pipeline pragma (LU.cpp:205:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_206_4' is marked as complete unroll implied by the pipeline pragma (LU.cpp:206:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_201_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:201:23)
INFO: [HLS 214-291] Loop 'READ_INPUT' is marked as complete unroll implied by the pipeline pragma (LU.cpp:193:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_194_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:194:27)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma
INFO: [HLS 214-291] Loop 'VITIS_LOOP_163_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:163:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_164_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:164:27)
INFO: [HLS 214-291] Loop 'COL_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:148:12)
INFO: [HLS 214-291] Loop 'ROW_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:149:19)
INFO: [HLS 214-291] Loop 'INNER_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:152:25)
INFO: [HLS 214-291] Loop 'COL_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:126:12)
INFO: [HLS 214-291] Loop 'ROW_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:128:12)
INFO: [HLS 214-291] Loop 'INNER_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:130:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_106_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:106:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_102_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:102:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_85_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:85:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_87_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:87:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_71_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:71:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_74_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:74:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:58:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:61:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:42:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_34_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:34:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_22_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:22:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_17_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:17:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_205_3' (LU.cpp:205:23) in function 'invertMatrix' completely with a factor of 4 (LU.cpp:180:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_206_4' (LU.cpp:206:27) in function 'invertMatrix' completely with a factor of 4 (LU.cpp:180:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_201_2' (LU.cpp:201:23) in function 'invertMatrix' completely with a factor of 4 (LU.cpp:180:0)
INFO: [HLS 214-186] Unrolling loop 'READ_INPUT' (LU.cpp:193:5) in function 'invertMatrix' completely with a factor of 4 (LU.cpp:180:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_194_1' (LU.cpp:194:27) in function 'invertMatrix' completely with a factor of 4 (LU.cpp:180:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_194_1' (LU.cpp:194:27) in function 'invertMatrix' has been removed because the loop is unrolled completely (LU.cpp:180:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' () in function 'invertMatrix' completely with a factor of 16 (LU.cpp:180:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_163_1' (LU.cpp:163:23) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:142:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_2' (LU.cpp:164:27) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:142:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_164_2' (LU.cpp:164:27) in function 'backwardSubstitution' has been removed because the loop is unrolled completely (LU.cpp:142:0)
INFO: [HLS 214-186] Unrolling loop 'COL_LOOP' (LU.cpp:148:12) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:142:0)
INFO: [HLS 214-186] Unrolling loop 'ROW_LOOP' (LU.cpp:149:19) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:142:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ROW_LOOP' (LU.cpp:149:19) in function 'backwardSubstitution' has been removed because the loop is unrolled completely (LU.cpp:142:0)
INFO: [HLS 214-186] Unrolling loop 'INNER_LOOP' (LU.cpp:152:25) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:142:0)
INFO: [HLS 214-186] Unrolling loop 'COL_LOOP' (LU.cpp:126:12) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:120:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'COL_LOOP' (LU.cpp:126:12) in function 'forwardSubstitution' has been removed because the loop is unrolled completely (LU.cpp:120:0)
INFO: [HLS 214-186] Unrolling loop 'ROW_LOOP' (LU.cpp:128:12) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:120:0)
INFO: [HLS 214-186] Unrolling loop 'INNER_LOOP' (LU.cpp:130:25) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:120:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_106_2' (LU.cpp:106:23) in function 'luDecomposition' completely with a factor of 3 (LU.cpp:96:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_106_2' (LU.cpp:106:23) in function 'luDecomposition' has been removed because the loop is unrolled completely (LU.cpp:96:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_1' (LU.cpp:102:23) in function 'luDecomposition' completely with a factor of 4 (LU.cpp:96:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_85_1' (LU.cpp:85:19) in function 'extract_LU' completely with a factor of 4 (LU.cpp:83:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_85_1' (LU.cpp:85:19) in function 'extract_LU' has been removed because the loop is unrolled completely (LU.cpp:83:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_87_2' (LU.cpp:87:19) in function 'extract_LU' completely with a factor of 4 (LU.cpp:83:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_2' (LU.cpp:42:26) in function 'find_and_swap_pivot' completely with a factor of 4 (LU.cpp:30:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_42_2' (LU.cpp:42:26) in function 'find_and_swap_pivot' has been removed because the loop is unrolled completely (LU.cpp:30:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_2' (LU.cpp:22:22) in function 'base_iteration' completely with a factor of 3 (LU.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (LU.cpp:17:22) in function 'base_iteration' completely with a factor of 4 (LU.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'hls::fabs(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\fabsfloat.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'hls::fabs(float)' into 'find_and_swap_pivot(float (*) [4], int*, int)' (LU.cpp:30:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Complete partitioning on dimension 2. (LU.cpp:187:8)
INFO: [HLS 214-248] Applying array_partition to 'L': Complete partitioning on dimension 2. (LU.cpp:187:17)
INFO: [HLS 214-248] Applying array_partition to 'U': Complete partitioning on dimension 2. (LU.cpp:187:32)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.703 seconds; current allocated memory: 141.117 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 141.117 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 148.520 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 152.641 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_U_row' (LU.cpp:58:19).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_L_column' (LU.cpp:71:19).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'find_and_swap_pivot' (LU.cpp:32:5).
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_58_1' (LU.cpp:58) in function 'process_U_row' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_61_2' (LU.cpp:61) in function 'process_U_row': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_71_1' (LU.cpp:71) in function 'process_L_column' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_74_2' (LU.cpp:74) in function 'process_L_column': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_34_1' (LU.cpp:34) in function 'find_and_swap_pivot' completely: variable loop bound.
INFO: [XFORM 203-102] Partitioning array 'B.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'B.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'B.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'B.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'I' (LU.cpp:189) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'B' (LU.cpp:189) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Y' (LU.cpp:189) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'B.0' (LU.cpp:189) automatically.
INFO: [XFORM 203-102] Partitioning array 'B.1' (LU.cpp:189) automatically.
INFO: [XFORM 203-102] Partitioning array 'B.2' (LU.cpp:189) automatically.
INFO: [XFORM 203-102] Partitioning array 'B.3' (LU.cpp:189) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.0' (LU.cpp:189) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.1' (LU.cpp:189) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.2' (LU.cpp:189) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.3' (LU.cpp:189) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'P' (LU.cpp:188) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'I.0' (LU.cpp:189) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'I.1' (LU.cpp:189) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'I.2' (LU.cpp:189) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'I.3' (LU.cpp:189) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'P' (LU.cpp:188) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'I.0' (LU.cpp:189) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'I.1' (LU.cpp:189) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'I.2' (LU.cpp:189) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'I.3' (LU.cpp:189) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'A' (LU.cpp:187) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'A.1' (LU.cpp:187) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'A.2' (LU.cpp:187) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'A.3' (LU.cpp:187) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L' (LU.cpp:187) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L.1' (LU.cpp:187) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L.2' (LU.cpp:187) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L.3' (LU.cpp:187) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U' (LU.cpp:187) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U.1' (LU.cpp:187) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U.2' (LU.cpp:187) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U.3' (LU.cpp:187) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'A' (LU.cpp:187) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A.1' (LU.cpp:187) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A.2' (LU.cpp:187) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A.3' (LU.cpp:187) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L' (LU.cpp:187) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L.1' (LU.cpp:187) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L.2' (LU.cpp:187) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L.3' (LU.cpp:187) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U' (LU.cpp:187) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U.1' (LU.cpp:187) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U.2' (LU.cpp:187) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U.3' (LU.cpp:187) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.029 seconds; current allocated memory: 178.453 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 246.895 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'invertMatrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'base_iteration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'base_iteration'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, function 'base_iteration'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 251.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 252.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_and_swap_pivot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'find_and_swap_pivot': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 257.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 257.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_U_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_U_row': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_58_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 258.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 258.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_L_column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_L_column': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_71_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 259.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 259.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extract_LU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'extract_LU'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'extract_LU'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 259.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 259.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'luDecomposition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'luDecomposition': contains subfunction 'find_and_swap_pivot' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'luDecomposition': contains subfunction 'find_and_swap_pivot' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 261.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 262.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardSubstitution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'forwardSubstitution'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 42, function 'forwardSubstitution'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 263.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 263.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backwardSubstitution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'backwardSubstitution'.
WARNING: [HLS 200-880] The II Violation in module 'backwardSubstitution' (function 'backwardSubstitution'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis write operation ('outStreamTop_V_data_V_write_ln169', LU.cpp:169) on port 'outStreamTop_V_data_V' (LU.cpp:169) and axis write operation ('outStreamTop_V_data_V_write_ln169', LU.cpp:169) on port 'outStreamTop_V_data_V' (LU.cpp:169).
WARNING: [HLS 200-880] The II Violation in module 'backwardSubstitution' (function 'backwardSubstitution'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('outStreamTop_V_data_V_write_ln169', LU.cpp:169) on port 'outStreamTop_V_data_V' (LU.cpp:169) and axis write operation ('outStreamTop_V_data_V_write_ln169', LU.cpp:169) on port 'outStreamTop_V_data_V' (LU.cpp:169).
WARNING: [HLS 200-880] The II Violation in module 'backwardSubstitution' (function 'backwardSubstitution'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write operation ('outStreamTop_V_data_V_write_ln169', LU.cpp:169) on port 'outStreamTop_V_data_V' (LU.cpp:169) and axis write operation ('outStreamTop_V_data_V_write_ln169', LU.cpp:169) on port 'outStreamTop_V_data_V' (LU.cpp:169).
WARNING: [HLS 200-880] The II Violation in module 'backwardSubstitution' (function 'backwardSubstitution'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis write operation ('outStreamTop_V_data_V_write_ln169', LU.cpp:169) on port 'outStreamTop_V_data_V' (LU.cpp:169) and axis write operation ('outStreamTop_V_data_V_write_ln169', LU.cpp:169) on port 'outStreamTop_V_data_V' (LU.cpp:169).
WARNING: [HLS 200-880] The II Violation in module 'backwardSubstitution' (function 'backwardSubstitution'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between axis write operation ('outStreamTop_V_data_V_write_ln169', LU.cpp:169) on port 'outStreamTop_V_data_V' (LU.cpp:169) and axis write operation ('outStreamTop_V_data_V_write_ln169', LU.cpp:169) on port 'outStreamTop_V_data_V' (LU.cpp:169).
WARNING: [HLS 200-880] The II Violation in module 'backwardSubstitution' (function 'backwardSubstitution'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between axis write operation ('outStreamTop_V_data_V_write_ln169', LU.cpp:169) on port 'outStreamTop_V_data_V' (LU.cpp:169) and axis write operation ('outStreamTop_V_data_V_write_ln169', LU.cpp:169) on port 'outStreamTop_V_data_V' (LU.cpp:169).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 107, function 'backwardSubstitution'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.464 seconds; current allocated memory: 265.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 266.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invertMatrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'invertMatrix': contains subfunction 'luDecomposition' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'invertMatrix': contains subfunction 'luDecomposition' which is not pipelined.
WARNING: [HLS 200-871] Estimated clock period (8.567 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'invertMatrix' consists of the following:
	'call' operation 0 bit ('_ln210', LU.cpp:210) to 'backwardSubstitution' [128]  (8.567 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 267.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 269.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'base_iteration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_0': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'base_iteration'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 271.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_and_swap_pivot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_and_swap_pivot'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 277.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_U_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'sparsemux_7_2_32_1_1' is changed to 'sparsemux_7_2_32_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_U_row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.717 seconds; current allocated memory: 283.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_L_column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_L_column'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.542 seconds; current allocated memory: 286.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extract_LU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'extract_LU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 289.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'luDecomposition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'luDecomposition'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 295.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardSubstitution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'forwardSubstitution' is 24448 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardSubstitution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.828 seconds; current allocated memory: 302.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backwardSubstitution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backwardSubstitution' pipeline 'backwardSubstitution' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'frecip_32ns_32ns_32_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backwardSubstitution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.555 seconds; current allocated memory: 307.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invertMatrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/inStreamTop_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/inStreamTop_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/inStreamTop_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/inStreamTop_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/outStreamTop_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/outStreamTop_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/outStreamTop_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/outStreamTop_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'invertMatrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invertMatrix'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.116 seconds; current allocated memory: 316.422 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.344 seconds; current allocated memory: 321.387 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 3.369 seconds; current allocated memory: 331.867 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for invertMatrix.
INFO: [VLOG 209-307] Generating Verilog RTL for invertMatrix.
INFO: [HLS 200-789] **** Estimated Fmax: 116.73 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 4 seconds. Elapsed time: 51.088 seconds; current allocated memory: 199.875 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./LU_inversion/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name invertMatrix invertMatrix 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 132.332 MB.
INFO: [HLS 200-10] Analyzing design file 'LU.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_tb.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 30.393 seconds; current allocated memory: 139.062 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,568 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,622 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,595 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,584 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,410 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,238 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,719 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,719 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,710 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,097 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,105 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,055 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,782 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,782 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,650 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,684 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'hls::recip(float)' into 'backwardSubstitution(float (*) [4], float (*) [4], hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&)' (LU.cpp:156:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_205_3' is marked as complete unroll implied by the pipeline pragma (LU.cpp:205:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_206_4' is marked as complete unroll implied by the pipeline pragma (LU.cpp:206:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_201_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:201:23)
INFO: [HLS 214-291] Loop 'READ_INPUT' is marked as complete unroll implied by the pipeline pragma (LU.cpp:193:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_194_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:194:27)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma
INFO: [HLS 214-291] Loop 'VITIS_LOOP_163_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:163:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_164_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:164:27)
INFO: [HLS 214-291] Loop 'COL_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:148:12)
INFO: [HLS 214-291] Loop 'ROW_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:149:19)
INFO: [HLS 214-291] Loop 'INNER_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:152:25)
INFO: [HLS 214-291] Loop 'COL_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:126:12)
INFO: [HLS 214-291] Loop 'ROW_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:128:12)
INFO: [HLS 214-291] Loop 'INNER_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:130:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_106_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:106:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_102_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:102:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_85_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:85:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_87_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:87:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_71_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:71:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_74_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:74:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:58:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:61:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:42:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_34_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:34:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_22_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:22:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_17_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:17:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_205_3' (LU.cpp:205:23) in function 'invertMatrix' completely with a factor of 4 (LU.cpp:180:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_206_4' (LU.cpp:206:27) in function 'invertMatrix' completely with a factor of 4 (LU.cpp:180:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_201_2' (LU.cpp:201:23) in function 'invertMatrix' completely with a factor of 4 (LU.cpp:180:0)
INFO: [HLS 214-186] Unrolling loop 'READ_INPUT' (LU.cpp:193:5) in function 'invertMatrix' completely with a factor of 4 (LU.cpp:180:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_194_1' (LU.cpp:194:27) in function 'invertMatrix' completely with a factor of 4 (LU.cpp:180:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_194_1' (LU.cpp:194:27) in function 'invertMatrix' has been removed because the loop is unrolled completely (LU.cpp:180:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' () in function 'invertMatrix' completely with a factor of 16 (LU.cpp:180:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_163_1' (LU.cpp:163:23) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:142:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_2' (LU.cpp:164:27) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:142:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_164_2' (LU.cpp:164:27) in function 'backwardSubstitution' has been removed because the loop is unrolled completely (LU.cpp:142:0)
INFO: [HLS 214-186] Unrolling loop 'COL_LOOP' (LU.cpp:148:12) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:142:0)
INFO: [HLS 214-186] Unrolling loop 'ROW_LOOP' (LU.cpp:149:19) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:142:0)
INFO: [HLS 214-186] Unrolling loop 'INNER_LOOP' (LU.cpp:152:25) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:142:0)
INFO: [HLS 214-186] Unrolling loop 'COL_LOOP' (LU.cpp:126:12) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:120:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'COL_LOOP' (LU.cpp:126:12) in function 'forwardSubstitution' has been removed because the loop is unrolled completely (LU.cpp:120:0)
INFO: [HLS 214-186] Unrolling loop 'ROW_LOOP' (LU.cpp:128:12) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:120:0)
INFO: [HLS 214-186] Unrolling loop 'INNER_LOOP' (LU.cpp:130:25) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:120:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_106_2' (LU.cpp:106:23) in function 'luDecomposition' completely with a factor of 3 (LU.cpp:96:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_106_2' (LU.cpp:106:23) in function 'luDecomposition' has been removed because the loop is unrolled completely (LU.cpp:96:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_1' (LU.cpp:102:23) in function 'luDecomposition' completely with a factor of 4 (LU.cpp:96:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_85_1' (LU.cpp:85:19) in function 'extract_LU' completely with a factor of 4 (LU.cpp:83:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_85_1' (LU.cpp:85:19) in function 'extract_LU' has been removed because the loop is unrolled completely (LU.cpp:83:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_87_2' (LU.cpp:87:19) in function 'extract_LU' completely with a factor of 4 (LU.cpp:83:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_2' (LU.cpp:42:26) in function 'find_and_swap_pivot' completely with a factor of 4 (LU.cpp:30:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_42_2' (LU.cpp:42:26) in function 'find_and_swap_pivot' has been removed because the loop is unrolled completely (LU.cpp:30:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_2' (LU.cpp:22:22) in function 'base_iteration' completely with a factor of 3 (LU.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (LU.cpp:17:22) in function 'base_iteration' completely with a factor of 4 (LU.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'hls::fabs(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\fabsfloat.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'hls::fabs(float)' into 'find_and_swap_pivot(float (*) [4], int*, int)' (LU.cpp:30:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Complete partitioning on dimension 2. (LU.cpp:187:8)
INFO: [HLS 214-248] Applying array_partition to 'L': Complete partitioning on dimension 2. (LU.cpp:187:17)
INFO: [HLS 214-248] Applying array_partition to 'U': Complete partitioning on dimension 2. (LU.cpp:187:32)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.572 seconds; current allocated memory: 141.164 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 141.164 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 148.426 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 152.926 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_U_row' (LU.cpp:58:19).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_L_column' (LU.cpp:71:19).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'find_and_swap_pivot' (LU.cpp:32:5).
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_58_1' (LU.cpp:58) in function 'process_U_row' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_61_2' (LU.cpp:61) in function 'process_U_row': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_71_1' (LU.cpp:71) in function 'process_L_column' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_74_2' (LU.cpp:74) in function 'process_L_column': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_34_1' (LU.cpp:34) in function 'find_and_swap_pivot' completely: variable loop bound.
INFO: [XFORM 203-102] Partitioning array 'B.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'B.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'B.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'B.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'I' (LU.cpp:189) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'B' (LU.cpp:189) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Y' (LU.cpp:189) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'B.0' (LU.cpp:189) automatically.
INFO: [XFORM 203-102] Partitioning array 'B.1' (LU.cpp:189) automatically.
INFO: [XFORM 203-102] Partitioning array 'B.2' (LU.cpp:189) automatically.
INFO: [XFORM 203-102] Partitioning array 'B.3' (LU.cpp:189) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.0' (LU.cpp:189) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.1' (LU.cpp:189) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.2' (LU.cpp:189) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.3' (LU.cpp:189) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'P' (LU.cpp:188) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'I.0' (LU.cpp:189) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'I.1' (LU.cpp:189) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'I.2' (LU.cpp:189) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'I.3' (LU.cpp:189) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'P' (LU.cpp:188) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'I.0' (LU.cpp:189) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'I.1' (LU.cpp:189) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'I.2' (LU.cpp:189) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'I.3' (LU.cpp:189) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'A' (LU.cpp:187) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'A.1' (LU.cpp:187) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'A.2' (LU.cpp:187) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'A.3' (LU.cpp:187) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L' (LU.cpp:187) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L.1' (LU.cpp:187) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L.2' (LU.cpp:187) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L.3' (LU.cpp:187) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U' (LU.cpp:187) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U.1' (LU.cpp:187) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U.2' (LU.cpp:187) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U.3' (LU.cpp:187) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'A' (LU.cpp:187) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A.1' (LU.cpp:187) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A.2' (LU.cpp:187) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A.3' (LU.cpp:187) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L' (LU.cpp:187) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L.1' (LU.cpp:187) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L.2' (LU.cpp:187) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L.3' (LU.cpp:187) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U' (LU.cpp:187) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U.1' (LU.cpp:187) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U.2' (LU.cpp:187) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U.3' (LU.cpp:187) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.109 seconds; current allocated memory: 177.457 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 246.770 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'invertMatrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'base_iteration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'base_iteration'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, function 'base_iteration'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.387 seconds; current allocated memory: 251.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 252.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_and_swap_pivot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'find_and_swap_pivot': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.374 seconds; current allocated memory: 257.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.187 seconds; current allocated memory: 257.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_U_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_U_row': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_58_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 257.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 258.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_L_column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_L_column': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_71_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 258.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 259.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extract_LU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'extract_LU'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'extract_LU'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 259.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 259.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'luDecomposition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'luDecomposition': contains subfunction 'find_and_swap_pivot' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'luDecomposition': contains subfunction 'find_and_swap_pivot' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 261.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 261.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardSubstitution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'forwardSubstitution'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 42, function 'forwardSubstitution'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 262.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 263.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backwardSubstitution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'backwardSubstitution'.
WARNING: [HLS 200-880] The II Violation in module 'backwardSubstitution' (function 'backwardSubstitution'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis write operation ('outStreamTop_V_data_V_write_ln169', LU.cpp:169) on port 'outStreamTop_V_data_V' (LU.cpp:169) and axis write operation ('outStreamTop_V_data_V_write_ln169', LU.cpp:169) on port 'outStreamTop_V_data_V' (LU.cpp:169).
WARNING: [HLS 200-880] The II Violation in module 'backwardSubstitution' (function 'backwardSubstitution'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('outStreamTop_V_data_V_write_ln169', LU.cpp:169) on port 'outStreamTop_V_data_V' (LU.cpp:169) and axis write operation ('outStreamTop_V_data_V_write_ln169', LU.cpp:169) on port 'outStreamTop_V_data_V' (LU.cpp:169).
WARNING: [HLS 200-880] The II Violation in module 'backwardSubstitution' (function 'backwardSubstitution'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write operation ('outStreamTop_V_data_V_write_ln169', LU.cpp:169) on port 'outStreamTop_V_data_V' (LU.cpp:169) and axis write operation ('outStreamTop_V_data_V_write_ln169', LU.cpp:169) on port 'outStreamTop_V_data_V' (LU.cpp:169).
WARNING: [HLS 200-880] The II Violation in module 'backwardSubstitution' (function 'backwardSubstitution'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis write operation ('outStreamTop_V_data_V_write_ln169', LU.cpp:169) on port 'outStreamTop_V_data_V' (LU.cpp:169) and axis write operation ('outStreamTop_V_data_V_write_ln169', LU.cpp:169) on port 'outStreamTop_V_data_V' (LU.cpp:169).
WARNING: [HLS 200-880] The II Violation in module 'backwardSubstitution' (function 'backwardSubstitution'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between axis write operation ('outStreamTop_V_data_V_write_ln169', LU.cpp:169) on port 'outStreamTop_V_data_V' (LU.cpp:169) and axis write operation ('outStreamTop_V_data_V_write_ln169', LU.cpp:169) on port 'outStreamTop_V_data_V' (LU.cpp:169).
WARNING: [HLS 200-880] The II Violation in module 'backwardSubstitution' (function 'backwardSubstitution'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between axis write operation ('outStreamTop_V_data_V_write_ln169', LU.cpp:169) on port 'outStreamTop_V_data_V' (LU.cpp:169) and axis write operation ('outStreamTop_V_data_V_write_ln169', LU.cpp:169) on port 'outStreamTop_V_data_V' (LU.cpp:169).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 107, function 'backwardSubstitution'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.602 seconds; current allocated memory: 265.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 266.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invertMatrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'invertMatrix': contains subfunction 'luDecomposition' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'invertMatrix': contains subfunction 'luDecomposition' which is not pipelined.
WARNING: [HLS 200-871] Estimated clock period (8.567 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'invertMatrix' consists of the following:
	'call' operation 0 bit ('_ln210', LU.cpp:210) to 'backwardSubstitution' [128]  (8.567 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.408 seconds; current allocated memory: 267.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 269.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'base_iteration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_0': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'base_iteration'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 271.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_and_swap_pivot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_and_swap_pivot'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.512 seconds; current allocated memory: 277.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_U_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'sparsemux_7_2_32_1_1' is changed to 'sparsemux_7_2_32_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_U_row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.195 seconds; current allocated memory: 283.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_L_column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_L_column'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.728 seconds; current allocated memory: 286.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extract_LU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'extract_LU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.554 seconds; current allocated memory: 289.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'luDecomposition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'luDecomposition'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.452 seconds; current allocated memory: 294.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardSubstitution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'forwardSubstitution' is 24448 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardSubstitution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.341 seconds; current allocated memory: 302.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backwardSubstitution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backwardSubstitution' pipeline 'backwardSubstitution' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'frecip_32ns_32ns_32_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backwardSubstitution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.895 seconds; current allocated memory: 307.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invertMatrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/inStreamTop_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/inStreamTop_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/inStreamTop_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/inStreamTop_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/outStreamTop_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/outStreamTop_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/outStreamTop_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/outStreamTop_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'invertMatrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invertMatrix'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.534 seconds; current allocated memory: 316.164 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.941 seconds; current allocated memory: 321.805 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.049 seconds; current allocated memory: 332.336 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for invertMatrix.
INFO: [VLOG 209-307] Generating Verilog RTL for invertMatrix.
INFO: [HLS 200-789] **** Estimated Fmax: 116.73 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12 seconds. CPU system time: 6 seconds. Elapsed time: 63.054 seconds; current allocated memory: 200.055 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./LU_inversion/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name invertMatrix invertMatrix 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 132.348 MB.
INFO: [HLS 200-10] Analyzing design file 'LU.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (LU.cpp:165:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file LU.cpp
INFO: [HLS 200-10] Analyzing design file 'LU_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_tb.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 30.819 seconds; current allocated memory: 138.898 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,592 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,622 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,633 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,580 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,406 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,226 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,707 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,707 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,698 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,085 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,093 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,043 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,770 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,770 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,638 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,673 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'hls::recip(float)' into 'computeRowResult(float, float, float, float&)' (LU.cpp:157:14)
INFO: [HLS 214-131] Inlining function 'computeSumRow(float*, float*, int, float&)' into 'backwardSubstitution(float (*) [4], float (*) [4], hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&)' (LU.cpp:177:13)
INFO: [HLS 214-131] Inlining function 'computeRowResult(float, float, float, float&)' into 'backwardSubstitution(float (*) [4], float (*) [4], hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&)' (LU.cpp:180:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_230_3' is marked as complete unroll implied by the pipeline pragma (LU.cpp:230:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_231_4' is marked as complete unroll implied by the pipeline pragma (LU.cpp:231:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_226_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:226:23)
INFO: [HLS 214-291] Loop 'READ_INPUT' is marked as complete unroll implied by the pipeline pragma (LU.cpp:218:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_219_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:219:27)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma
INFO: [HLS 214-291] Loop 'WRITE_LOOP_I' is marked as complete unroll implied by the pipeline pragma (LU.cpp:188:5)
INFO: [HLS 214-291] Loop 'WRITE_LOOP_J' is marked as complete unroll implied by the pipeline pragma (LU.cpp:190:9)
INFO: [HLS 214-291] Loop 'COL_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:172:5)
INFO: [HLS 214-291] Loop 'ROW_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:174:9)
INFO: [HLS 214-291] Loop 'SUM_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:147:5)
INFO: [HLS 214-291] Loop 'COL_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:126:12)
INFO: [HLS 214-291] Loop 'ROW_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:128:12)
INFO: [HLS 214-291] Loop 'INNER_LOOP' is marked as complete unroll implied by the pipeline pragma (LU.cpp:130:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_106_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:106:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_102_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:102:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_85_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:85:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_87_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:87:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_71_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:71:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_74_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:74:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:58:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:61:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:42:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_34_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:34:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_22_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:22:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_17_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:17:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_230_3' (LU.cpp:230:23) in function 'invertMatrix' completely with a factor of 4 (LU.cpp:205:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_231_4' (LU.cpp:231:27) in function 'invertMatrix' completely with a factor of 4 (LU.cpp:205:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_226_2' (LU.cpp:226:23) in function 'invertMatrix' completely with a factor of 4 (LU.cpp:205:0)
INFO: [HLS 214-186] Unrolling loop 'READ_INPUT' (LU.cpp:218:5) in function 'invertMatrix' completely with a factor of 4 (LU.cpp:205:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_219_1' (LU.cpp:219:27) in function 'invertMatrix' completely with a factor of 4 (LU.cpp:205:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_219_1' (LU.cpp:219:27) in function 'invertMatrix' has been removed because the loop is unrolled completely (LU.cpp:205:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' () in function 'invertMatrix' completely with a factor of 16 (LU.cpp:205:0)
INFO: [HLS 214-186] Unrolling loop 'WRITE_LOOP_I' (LU.cpp:188:5) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:163:0)
INFO: [HLS 214-186] Unrolling loop 'WRITE_LOOP_J' (LU.cpp:190:9) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:163:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'WRITE_LOOP_J' (LU.cpp:190:9) in function 'backwardSubstitution' has been removed because the loop is unrolled completely (LU.cpp:163:0)
INFO: [HLS 214-186] Unrolling loop 'COL_LOOP' (LU.cpp:172:5) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:163:0)
INFO: [HLS 214-186] Unrolling loop 'ROW_LOOP' (LU.cpp:174:9) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:163:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ROW_LOOP' (LU.cpp:174:9) in function 'backwardSubstitution' has been removed because the loop is unrolled completely (LU.cpp:163:0)
INFO: [HLS 214-186] Unrolling loop 'SUM_LOOP' (LU.cpp:147:5) in function 'backwardSubstitution' completely with a factor of 4 (LU.cpp:163:0)
INFO: [HLS 214-186] Unrolling loop 'COL_LOOP' (LU.cpp:126:12) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:120:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'COL_LOOP' (LU.cpp:126:12) in function 'forwardSubstitution' has been removed because the loop is unrolled completely (LU.cpp:120:0)
INFO: [HLS 214-186] Unrolling loop 'ROW_LOOP' (LU.cpp:128:12) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:120:0)
INFO: [HLS 214-186] Unrolling loop 'INNER_LOOP' (LU.cpp:130:25) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:120:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_106_2' (LU.cpp:106:23) in function 'luDecomposition' completely with a factor of 3 (LU.cpp:96:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_106_2' (LU.cpp:106:23) in function 'luDecomposition' has been removed because the loop is unrolled completely (LU.cpp:96:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_1' (LU.cpp:102:23) in function 'luDecomposition' completely with a factor of 4 (LU.cpp:96:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_85_1' (LU.cpp:85:19) in function 'extract_LU' completely with a factor of 4 (LU.cpp:83:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_85_1' (LU.cpp:85:19) in function 'extract_LU' has been removed because the loop is unrolled completely (LU.cpp:83:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_87_2' (LU.cpp:87:19) in function 'extract_LU' completely with a factor of 4 (LU.cpp:83:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_2' (LU.cpp:42:26) in function 'find_and_swap_pivot' completely with a factor of 4 (LU.cpp:30:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_42_2' (LU.cpp:42:26) in function 'find_and_swap_pivot' has been removed because the loop is unrolled completely (LU.cpp:30:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_2' (LU.cpp:22:22) in function 'base_iteration' completely with a factor of 3 (LU.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (LU.cpp:17:22) in function 'base_iteration' completely with a factor of 4 (LU.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'hls::fabs(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\fabsfloat.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'hls::fabs(float)' into 'find_and_swap_pivot(float (*) [4], int*, int)' (LU.cpp:30:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Complete partitioning on dimension 2. (LU.cpp:212:8)
INFO: [HLS 214-248] Applying array_partition to 'L': Complete partitioning on dimension 2. (LU.cpp:212:17)
INFO: [HLS 214-248] Applying array_partition to 'U': Complete partitioning on dimension 2. (LU.cpp:212:32)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 11.968 seconds; current allocated memory: 141.039 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 141.043 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 148.750 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 153.141 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_U_row' (LU.cpp:58:19).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_L_column' (LU.cpp:71:19).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'find_and_swap_pivot' (LU.cpp:32:5).
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_58_1' (LU.cpp:58) in function 'process_U_row' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_61_2' (LU.cpp:61) in function 'process_U_row': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_71_1' (LU.cpp:71) in function 'process_L_column' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_74_2' (LU.cpp:74) in function 'process_L_column': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_34_1' (LU.cpp:34) in function 'find_and_swap_pivot' completely: variable loop bound.
INFO: [XFORM 203-102] Partitioning array 'B.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'B.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'B.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'B.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'I' (LU.cpp:214) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'B' (LU.cpp:214) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Y' (LU.cpp:214) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'B.0' (LU.cpp:214) automatically.
INFO: [XFORM 203-102] Partitioning array 'B.1' (LU.cpp:214) automatically.
INFO: [XFORM 203-102] Partitioning array 'B.2' (LU.cpp:214) automatically.
INFO: [XFORM 203-102] Partitioning array 'B.3' (LU.cpp:214) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.0' (LU.cpp:214) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.1' (LU.cpp:214) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.2' (LU.cpp:214) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.3' (LU.cpp:214) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'backwardSubstitution' (LU.cpp:197:1), detected/extracted 1 process function(s): 
	 'backwardSubstitution_Block_entry16_proc21'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.23 seconds; current allocated memory: 178.273 MB.
WARNING: [HLS 200-993] Function 'backwardSubstitution' (LU.cpp:155:1) failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop  pipe: (LU.cpp:210:9). Ignoring pipeline directive to allow the dataflow directive to take precedence. 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 254.098 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'invertMatrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'base_iteration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'base_iteration'.
WARNING: [HLS 200-885] The II Violation in module 'base_iteration' (function 'base_iteration'): Unable to schedule 'load' operation 32 bit ('A_0_load_5', LU.cpp:24) on array 'A_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 20, function 'base_iteration'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.492 seconds; current allocated memory: 258.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 259.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_and_swap_pivot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'find_and_swap_pivot': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 261.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 261.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_U_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_U_row': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_58_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 262.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 262.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_L_column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_L_column': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_71_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 263.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 263.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extract_LU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'extract_LU'.
WARNING: [HLS 200-885] The II Violation in module 'extract_LU' (function 'extract_LU'): Unable to schedule 'load' operation 32 bit ('A_0_load_2', LU.cpp:89) on array 'A_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, function 'extract_LU'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 264.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 264.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'luDecomposition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'luDecomposition': contains subfunction 'find_and_swap_pivot' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'luDecomposition': contains subfunction 'find_and_swap_pivot' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 264.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 265.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardSubstitution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 266.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 267.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backwardSubstitution_Block_entry16_proc21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 268.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 269.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backwardSubstitution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 269.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 269.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invertMatrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 272.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 272.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'base_iteration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'base_iteration' pipeline 'base_iteration' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'base_iteration'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 274.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_and_swap_pivot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_and_swap_pivot'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 276.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_U_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_U_row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.635 seconds; current allocated memory: 279.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_L_column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_L_column'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.512 seconds; current allocated memory: 281.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extract_LU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'extract_LU' pipeline 'extract_LU' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'extract_LU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.562 seconds; current allocated memory: 283.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'luDecomposition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'luDecomposition'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.646 seconds; current allocated memory: 287.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardSubstitution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardSubstitution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.444 seconds; current allocated memory: 290.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backwardSubstitution_Block_entry16_proc21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'frecip_32ns_32ns_32_11_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backwardSubstitution_Block_entry16_proc21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.847 seconds; current allocated memory: 294.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backwardSubstitution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'backwardSubstitution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 297.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invertMatrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/inStreamTop_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/inStreamTop_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/inStreamTop_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/inStreamTop_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/outStreamTop_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/outStreamTop_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/outStreamTop_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix/outStreamTop_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'invertMatrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'invertMatrix'.
INFO: [RTMG 210-278] Implementing memory 'invertMatrix_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'invertMatrix_L_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'invertMatrix_L_2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'invertMatrix_P_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.708 seconds; current allocated memory: 300.863 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.243 seconds; current allocated memory: 308.152 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.095 seconds; current allocated memory: 319.910 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for invertMatrix.
INFO: [VLOG 209-307] Generating Verilog RTL for invertMatrix.
INFO: [HLS 200-789] **** Estimated Fmax: 118.71 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10 seconds. CPU system time: 5 seconds. Elapsed time: 61.223 seconds; current allocated memory: 188.117 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 134.238 MB.
INFO: [HLS 200-10] Analyzing design file 'LU.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (LU.cpp:165:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file LU.cpp
INFO: [HLS 200-10] Analyzing design file 'LU_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_tb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lufwd.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (lufwd.cpp:38:12)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (lufwd.cpp:55:12)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (lufwd.cpp:55:30)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (lufwd.cpp:56:12)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (lufwd.cpp:56:26)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (lufwd.cpp:57:12)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (lufwd.cpp:57:27)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (lufwd.cpp:35:9)
WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file lufwd.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 44.513 seconds; current allocated memory: 144.953 MB.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 44.863 seconds; current allocated memory: 10.879 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 136.328 MB.
INFO: [HLS 200-10] Analyzing design file 'LU.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (LU.cpp:170:14)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (LU.cpp:170:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (LU.cpp:188:17)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (LU.cpp:188:34)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (LU.cpp:189:17)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (LU.cpp:189:31)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (LU.cpp:190:17)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (LU.cpp:190:31)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (LU.cpp:165:9)
WARNING: [HLS 200-471] Dataflow form checks found 9 issue(s) in file LU.cpp
INFO: [HLS 200-10] Analyzing design file 'LU_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_tb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lufwd.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 23.083 seconds; current allocated memory: 142.855 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,309 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 722 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 496 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 501 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 443 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 650 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 535 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 535 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 532 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 540 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 533 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 528 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 733 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 618 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 708 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 751 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_122_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:122:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_124_3' is marked as complete unroll implied by the pipeline pragma (LU.cpp:124:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_83_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:83:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_67_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:67:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_70_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:70:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_54_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:54:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_57_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:57:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_39_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:39:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_29_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:29:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_122_2' (LU.cpp:122:20) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:115:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_3' (LU.cpp:124:31) in function 'forwardSubstitution' completely with a factor of 3 (LU.cpp:115:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_3' (LU.cpp:124:31) in function 'forwardSubstitution' completely with a factor of 2 (LU.cpp:115:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_3' (LU.cpp:124:31) in function 'forwardSubstitution' completely with a factor of 1 (LU.cpp:115:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_2' (LU.cpp:83:19) in function 'extract_LU' completely with a factor of 4 (LU.cpp:79:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_2' (LU.cpp:39:26) in function 'find_and_swap_pivot' completely with a factor of 4 (LU.cpp:25:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_39_2' (LU.cpp:39:26) in function 'find_and_swap_pivot' has been removed because the loop is unrolled completely (LU.cpp:25:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_2' (LU.cpp:18:22) in function 'base_iteration' completely with a factor of 3 (LU.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (LU.cpp:14:19) in function 'base_iteration' completely with a factor of 4 (LU.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'hls::fabs(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\fabsfloat.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'hls::fabs(float)' into 'find_and_swap_pivot(float (*) [4], int*, int)' (LU.cpp:25:0)
INFO: [HLS 214-248] Applying array_partition to 'L': Complete partitioning on dimension 2. (LU.cpp:156:11)
INFO: [HLS 214-248] Applying array_partition to 'U': Complete partitioning on dimension 2. (LU.cpp:157:11)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_98_1> at LU.cpp:98:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at LU.cpp:170:2 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at LU.cpp:188:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at LU.cpp:189:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at LU.cpp:190:5 
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'B' due to pipeline pragma (LU.cpp:121:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'A' due to pipeline pragma (LU.cpp:82:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Y' due to pipeline pragma (LU.cpp:121:9)
INFO: [HLS 214-248] Applying array_partition to 'B': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'A': Complete partitioning on dimension 2. (LU.cpp:155:8)
INFO: [HLS 214-248] Applying array_partition to 'Y': Complete partitioning on dimension 1. (LU.cpp:160:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.402 seconds; current allocated memory: 145.117 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 145.121 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 151.930 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 155.191 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_U_row' (LU.cpp:53:19).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_L_column' (LU.cpp:65:19).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'find_and_swap_pivot' (LU.cpp:27:5).
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_54_1' (LU.cpp:54) in function 'process_U_row' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_57_2' (LU.cpp:57) in function 'process_U_row': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_67_1' (LU.cpp:67) in function 'process_L_column' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_70_2' (LU.cpp:70) in function 'process_L_column': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_29_1' (LU.cpp:29) in function 'find_and_swap_pivot' completely: variable loop bound.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' to a process function for dataflow in function 'invertMatrix_pl_frontend'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' to a process function for dataflow in function 'invertMatrix_pl_frontend'.
INFO: [XFORM 203-721] Changing loop 'Loop_3_proc' to a process function for dataflow in function 'invertMatrix_pl_frontend'.
INFO: [XFORM 203-721] Changing loop 'Loop_4_proc' to a process function for dataflow in function 'invertMatrix_pl_frontend'.
ERROR: [HLS 200-1013] Bundled bus interface 'AXI_OUT' on ports 'A_LU_out, P_out, Y_out' failed dataflow checking: it cannot write data in multiple processes.
ERROR: [HLS 200-984] Bundled bus interface 'AXI_OUT' on ports 'A_LU_out, P_out, Y_out' has write operations in functions:  'Loop_2_proc' (LU.cpp:188:5), 'Loop_3_proc' (LU.cpp:189:5) and 'Loop_4_proc' (LU.cpp:190:5).

ERROR: [HLS 200-979] Variable 'A' (LU.cpp:155) failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'A' has write operations in process function 'Loop_1_proc' (LU.cpp:170:2).
INFO: [HLS 200-992] Variable 'A' has read and write operations in process function 'luDecomposition' (LU.cpp:93:23) (around LU.cpp:182).
ERROR: [HLS 200-779] Non-shared array 'A' (LU.cpp:155) failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'A' has write operations in process function 'Loop_1_proc' (LU.cpp:170:2).
INFO: [HLS 200-992] Variable 'A' has read and write operations in process function 'luDecomposition' (LU.cpp:93:23) (around LU.cpp:182).
INFO: [HLS 200-992] Variable 'A' has read operations in process function 'Loop_2_proc' (LU.cpp:188:5).
ERROR: [HLS 200-979] Variable 'A.1' (LU.cpp:155) failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'A.1' has write operations in process function 'Loop_1_proc' (LU.cpp:170:2).
INFO: [HLS 200-992] Variable 'A.1' has read and write operations in process function 'luDecomposition' (LU.cpp:93:23) (around LU.cpp:182).
ERROR: [HLS 200-779] Non-shared array 'A.1' (LU.cpp:155) failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'A.1' has write operations in process function 'Loop_1_proc' (LU.cpp:170:2).
INFO: [HLS 200-992] Variable 'A.1' has read and write operations in process function 'luDecomposition' (LU.cpp:93:23) (around LU.cpp:182).
INFO: [HLS 200-992] Variable 'A.1' has read operations in process function 'Loop_2_proc' (LU.cpp:188:5).
ERROR: [HLS 200-979] Variable 'A.2' (LU.cpp:155) failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'A.2' has write operations in process function 'Loop_1_proc' (LU.cpp:170:2).
INFO: [HLS 200-992] Variable 'A.2' has read and write operations in process function 'luDecomposition' (LU.cpp:93:23) (around LU.cpp:182).
ERROR: [HLS 200-779] Non-shared array 'A.2' (LU.cpp:155) failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'A.2' has write operations in process function 'Loop_1_proc' (LU.cpp:170:2).
INFO: [HLS 200-992] Variable 'A.2' has read and write operations in process function 'luDecomposition' (LU.cpp:93:23) (around LU.cpp:182).
INFO: [HLS 200-992] Variable 'A.2' has read operations in process function 'Loop_2_proc' (LU.cpp:188:5).
ERROR: [HLS 200-979] Variable 'A.3' (LU.cpp:155) failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'A.3' has write operations in process function 'Loop_1_proc' (LU.cpp:170:2).
INFO: [HLS 200-992] Variable 'A.3' has read and write operations in process function 'luDecomposition' (LU.cpp:93:23) (around LU.cpp:182).
ERROR: [HLS 200-779] Non-shared array 'A.3' (LU.cpp:155) failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'A.3' has write operations in process function 'Loop_1_proc' (LU.cpp:170:2).
INFO: [HLS 200-992] Variable 'A.3' has read and write operations in process function 'luDecomposition' (LU.cpp:93:23) (around LU.cpp:182).
INFO: [HLS 200-992] Variable 'A.3' has read operations in process function 'Loop_2_proc' (LU.cpp:188:5).
ERROR: [HLS 200-1013] Bundled bus interface 'AXI_OUT' on ports 'A_LU_out, P_out, Y_out' failed dataflow checking: it cannot write data in multiple processes.
ERROR: [HLS 200-984] Bundled bus interface 'AXI_OUT' on ports 'A_LU_out, P_out, Y_out' has write operations in functions:  'Loop_2_proc' (LU.cpp:188:5), 'Loop_3_proc' (LU.cpp:189:5) and 'Loop_4_proc' (LU.cpp:190:5).

ERROR: [XFORM 203-711] Argument 'AXI_OUT' failed dataflow checking: Scalar channel must only have 1 reader and 1 writer.
INFO: [HLS 200-992] Argument 'AXI_OUT' has write operations in process function 'Loop_2_proc' (LU.cpp:188:5).
INFO: [HLS 200-992] Argument 'AXI_OUT' has write operations in process function 'Loop_3_proc' (LU.cpp:189:5).
INFO: [HLS 200-992] Argument 'AXI_OUT' has write operations in process function 'Loop_4_proc' (LU.cpp:190:5).
ERROR: [HLS 200-1715] Encountered problem during source synthesis
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 35.988 seconds; current allocated memory: 25.211 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 133.570 MB.
INFO: [HLS 200-10] Analyzing design file 'LU.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_tb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lufwd.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 22.88 seconds; current allocated memory: 140.363 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,283 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,019 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,036 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,057 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 883 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,302 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,143 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,143 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,134 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,089 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,064 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,058 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,058 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,058 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,115 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,186 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (LU.cpp:190:5)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (LU.cpp:189:5)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (LU.cpp:188:5)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (LU.cpp:170:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_120_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:120:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_122_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:122:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_124_3' is marked as complete unroll implied by the pipeline pragma (LU.cpp:124:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_104_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:104:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_98_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:98:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_81_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:81:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_83_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:83:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_67_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:67:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_70_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:70:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_54_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:54:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_57_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:57:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_39_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:39:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_29_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:29:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_18_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:18:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_14_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:14:19)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (LU.cpp:190:5) in function 'invertMatrix_pl_frontend' completely with a factor of 16 (LU.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (LU.cpp:189:5) in function 'invertMatrix_pl_frontend' completely with a factor of 4 (LU.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (LU.cpp:188:5) in function 'invertMatrix_pl_frontend' completely with a factor of 16 (LU.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (LU.cpp:170:2) in function 'invertMatrix_pl_frontend' completely with a factor of 16 (LU.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_120_1' (LU.cpp:120:20) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:115:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_120_1' (LU.cpp:120:20) in function 'forwardSubstitution' has been removed because the loop is unrolled completely (LU.cpp:115:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_122_2' (LU.cpp:122:20) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:115:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_3' (LU.cpp:124:31) in function 'forwardSubstitution' completely with a factor of 3 (LU.cpp:115:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_3' (LU.cpp:124:31) in function 'forwardSubstitution' completely with a factor of 2 (LU.cpp:115:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_3' (LU.cpp:124:31) in function 'forwardSubstitution' completely with a factor of 1 (LU.cpp:115:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_104_2' (LU.cpp:104:23) in function 'luDecomposition' completely with a factor of 3 (LU.cpp:92:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_104_2' (LU.cpp:104:23) in function 'luDecomposition' has been removed because the loop is unrolled completely (LU.cpp:92:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_1' (LU.cpp:98:19) in function 'luDecomposition' completely with a factor of 4 (LU.cpp:92:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_81_1' (LU.cpp:81:19) in function 'extract_LU' completely with a factor of 4 (LU.cpp:79:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_81_1' (LU.cpp:81:19) in function 'extract_LU' has been removed because the loop is unrolled completely (LU.cpp:79:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_2' (LU.cpp:83:19) in function 'extract_LU' completely with a factor of 4 (LU.cpp:79:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_2' (LU.cpp:39:26) in function 'find_and_swap_pivot' completely with a factor of 4 (LU.cpp:25:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_39_2' (LU.cpp:39:26) in function 'find_and_swap_pivot' has been removed because the loop is unrolled completely (LU.cpp:25:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_2' (LU.cpp:18:22) in function 'base_iteration' completely with a factor of 3 (LU.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (LU.cpp:14:19) in function 'base_iteration' completely with a factor of 4 (LU.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'hls::fabs(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\fabsfloat.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'hls::fabs(float)' into 'find_and_swap_pivot(float (*) [4], int*, int)' (LU.cpp:25:0)
INFO: [HLS 214-248] Applying array_partition to 'L': Complete partitioning on dimension 2. (LU.cpp:156:11)
INFO: [HLS 214-248] Applying array_partition to 'U': Complete partitioning on dimension 2. (LU.cpp:157:11)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 has been inferred on bundle 'AXI_IN'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 32 has been inferred on bundle 'AXI_OUT'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 32 has been inferred on bundle 'AXI_OUT'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 32 has been inferred on bundle 'AXI_OUT'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (LU.cpp:191:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.769 seconds; current allocated memory: 143.281 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 143.285 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 150.293 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 153.129 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_U_row' (LU.cpp:54:19).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_L_column' (LU.cpp:67:19).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'find_and_swap_pivot' (LU.cpp:27:5).
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_54_1' (LU.cpp:54) in function 'process_U_row' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_57_2' (LU.cpp:57) in function 'process_U_row': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_67_1' (LU.cpp:67) in function 'process_L_column' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_70_2' (LU.cpp:70) in function 'process_L_column': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_29_1' (LU.cpp:29) in function 'find_and_swap_pivot' completely: variable loop bound.
INFO: [XFORM 203-102] Partitioning array 'Y.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y' (LU.cpp:160) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.0' (LU.cpp:160) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.1' (LU.cpp:160) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.2' (LU.cpp:160) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.3' (LU.cpp:160) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'P' (LU.cpp:158) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'P' (LU.cpp:158) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'L' (LU.cpp:156) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L.1' (LU.cpp:156) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L.2' (LU.cpp:156) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L.3' (LU.cpp:156) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U' (LU.cpp:157) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U.1' (LU.cpp:157) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U.2' (LU.cpp:157) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U.3' (LU.cpp:157) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'L' (LU.cpp:156) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L.1' (LU.cpp:156) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L.2' (LU.cpp:156) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L.3' (LU.cpp:156) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U' (LU.cpp:157) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U.1' (LU.cpp:157) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U.2' (LU.cpp:157) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U.3' (LU.cpp:157) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.334 seconds; current allocated memory: 177.219 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 244.477 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'invertMatrix_pl_frontend' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'base_iteration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'base_iteration'.
WARNING: [HLS 200-885] The II Violation in module 'base_iteration' (function 'base_iteration'): Unable to schedule 'load' operation 32 bit ('A_load_32', LU.cpp:20) on array 'A' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'base_iteration' (function 'base_iteration'): Unable to schedule 'load' operation 32 bit ('A_load_34', LU.cpp:20) on array 'A' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'base_iteration' (function 'base_iteration'): Unable to schedule 'load' operation 32 bit ('A_load_30', LU.cpp:16) on array 'A' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'A'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 20, function 'base_iteration'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.745 seconds; current allocated memory: 249.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 250.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_and_swap_pivot_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'find_and_swap_pivot_Pipeline_VITIS_LOOP_29_1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_29_1'
WARNING: [HLS 200-871] Estimated clock period (8.695 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'find_and_swap_pivot_Pipeline_VITIS_LOOP_29_1' consists of the following:
	'fcmp' operation 1 bit ('tmp_14', LU.cpp:31) [50]  (5.431 ns)
	'and' operation 1 bit ('and_ln31', LU.cpp:31) [51]  (0.000 ns)
	'and' operation 1 bit ('and_ln31_1', LU.cpp:31) [52]  (0.978 ns)
	'select' operation 32 bit ('max_val', LU.cpp:31) [54]  (0.698 ns)
	'store' operation 0 bit ('max_val_1_write_ln28', LU.cpp:28) of variable 'max_val', LU.cpp:31 on local variable 'max_val', LU.cpp:28 [57]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 251.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 252.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_and_swap_pivot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'find_and_swap_pivot': contains subfunction 'find_and_swap_pivot_Pipeline_VITIS_LOOP_29_1' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 253.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 253.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_U_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_U_row': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_54_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 254.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 254.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_L_column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_L_column': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_67_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 255.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 256.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extract_LU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'extract_LU'.
WARNING: [HLS 200-885] The II Violation in module 'extract_LU' (function 'extract_LU'): Unable to schedule 'load' operation 32 bit ('L[2]', LU.cpp:85) on array 'A' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'extract_LU' (function 'extract_LU'): Unable to schedule 'load' operation 32 bit ('L[3]', LU.cpp:85) on array 'A' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'A'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, function 'extract_LU'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 256.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 256.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'luDecomposition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'luDecomposition': contains subfunction 'find_and_swap_pivot' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.21 seconds; current allocated memory: 257.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 257.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardSubstitution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'forwardSubstitution'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 33, function 'forwardSubstitution'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 258.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 259.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invertMatrix_pl_frontend' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'invertMatrix_pl_frontend': contains subfunction 'luDecomposition' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'invertMatrix_pl_frontend': contains subfunction 'luDecomposition' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 260.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 261.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'base_iteration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'base_iteration' pipeline 'base_iteration' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'base_iteration'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 263.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_and_swap_pivot_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'find_and_swap_pivot_Pipeline_VITIS_LOOP_29_1' pipeline 'VITIS_LOOP_29_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_and_swap_pivot_Pipeline_VITIS_LOOP_29_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 265.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_and_swap_pivot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_and_swap_pivot'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 267.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_U_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_U_row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.505 seconds; current allocated memory: 270.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_L_column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'sparsemux_7_2_32_1_1' is changed to 'sparsemux_7_2_32_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1_x': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_L_column'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.551 seconds; current allocated memory: 273.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extract_LU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'extract_LU' pipeline 'extract_LU' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'extract_LU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.412 seconds; current allocated memory: 275.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'luDecomposition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'luDecomposition'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 278.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardSubstitution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'forwardSubstitution' is 7872 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardSubstitution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.65 seconds; current allocated memory: 283.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invertMatrix_pl_frontend' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix_pl_frontend/AXI_IN' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix_pl_frontend/AXI_OUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix_pl_frontend/A_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix_pl_frontend/A_LU_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix_pl_frontend/P_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix_pl_frontend/Y_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix_pl_frontend/len' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'invertMatrix_pl_frontend' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_in', 'A_LU_out', 'P_out', 'Y_out', 'len' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'invertMatrix_pl_frontend'.
INFO: [RTMG 210-278] Implementing memory 'invertMatrix_pl_frontend_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.815 seconds; current allocated memory: 288.355 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.754 seconds; current allocated memory: 293.590 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.118 seconds; current allocated memory: 305.371 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for invertMatrix_pl_frontend.
INFO: [VLOG 209-307] Generating Verilog RTL for invertMatrix_pl_frontend.
INFO: [HLS 200-789] **** Estimated Fmax: 115.01 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 3 seconds. Elapsed time: 49.807 seconds; current allocated memory: 171.973 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 139.785 MB.
INFO: [HLS 200-10] Analyzing design file 'LU.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_tb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lufwd.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 42.555 seconds; current allocated memory: 146.895 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,283 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,019 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,036 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,057 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 883 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,302 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,143 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,143 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,134 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,089 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,064 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,058 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,058 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,058 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,115 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,183 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (LU.cpp:189:5)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (LU.cpp:188:5)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (LU.cpp:187:5)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (LU.cpp:169:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_119_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:119:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_121_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:121:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_123_3' is marked as complete unroll implied by the pipeline pragma (LU.cpp:123:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_103_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:103:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_97_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:97:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_80_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:80:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_82_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:82:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_66_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:66:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_69_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:69:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:53:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:56:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_38_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:38:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_29_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:29:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_18_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:18:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_14_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:14:19)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (LU.cpp:189:5) in function 'invertMatrix_pl_frontend' completely with a factor of 16 (LU.cpp:140:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (LU.cpp:188:5) in function 'invertMatrix_pl_frontend' completely with a factor of 4 (LU.cpp:140:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (LU.cpp:187:5) in function 'invertMatrix_pl_frontend' completely with a factor of 16 (LU.cpp:140:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (LU.cpp:169:2) in function 'invertMatrix_pl_frontend' completely with a factor of 16 (LU.cpp:140:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_1' (LU.cpp:119:20) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:114:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_119_1' (LU.cpp:119:20) in function 'forwardSubstitution' has been removed because the loop is unrolled completely (LU.cpp:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_2' (LU.cpp:121:20) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_123_3' (LU.cpp:123:31) in function 'forwardSubstitution' completely with a factor of 3 (LU.cpp:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_123_3' (LU.cpp:123:31) in function 'forwardSubstitution' completely with a factor of 2 (LU.cpp:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_123_3' (LU.cpp:123:31) in function 'forwardSubstitution' completely with a factor of 1 (LU.cpp:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_2' (LU.cpp:103:23) in function 'luDecomposition' completely with a factor of 3 (LU.cpp:91:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_103_2' (LU.cpp:103:23) in function 'luDecomposition' has been removed because the loop is unrolled completely (LU.cpp:91:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_97_1' (LU.cpp:97:19) in function 'luDecomposition' completely with a factor of 4 (LU.cpp:91:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_1' (LU.cpp:80:19) in function 'extract_LU' completely with a factor of 4 (LU.cpp:78:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_80_1' (LU.cpp:80:19) in function 'extract_LU' has been removed because the loop is unrolled completely (LU.cpp:78:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_82_2' (LU.cpp:82:19) in function 'extract_LU' completely with a factor of 4 (LU.cpp:78:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_2' (LU.cpp:38:26) in function 'find_and_swap_pivot' completely with a factor of 4 (LU.cpp:25:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_38_2' (LU.cpp:38:26) in function 'find_and_swap_pivot' has been removed because the loop is unrolled completely (LU.cpp:25:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_2' (LU.cpp:18:22) in function 'base_iteration' completely with a factor of 3 (LU.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (LU.cpp:14:19) in function 'base_iteration' completely with a factor of 4 (LU.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'hls::fabs(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\fabsfloat.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'hls::fabs(float)' into 'find_and_swap_pivot(float (*) [4], int*, int)' (LU.cpp:25:0)
INFO: [HLS 214-248] Applying array_partition to 'L': Complete partitioning on dimension 2. (LU.cpp:155:11)
INFO: [HLS 214-248] Applying array_partition to 'U': Complete partitioning on dimension 2. (LU.cpp:156:11)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 has been inferred on bundle 'AXI_IN'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 32 has been inferred on bundle 'AXI_OUT'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 32 has been inferred on bundle 'AXI_OUT'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 32 has been inferred on bundle 'AXI_OUT'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (LU.cpp:190:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 12.331 seconds; current allocated memory: 149.613 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 149.648 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 156.062 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 158.770 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_U_row' (LU.cpp:53:19).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_L_column' (LU.cpp:66:19).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'find_and_swap_pivot' (LU.cpp:27:5).
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_53_1' (LU.cpp:53) in function 'process_U_row' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_56_2' (LU.cpp:56) in function 'process_U_row': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_66_1' (LU.cpp:66) in function 'process_L_column' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_69_2' (LU.cpp:69) in function 'process_L_column': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_29_1' (LU.cpp:29) in function 'find_and_swap_pivot' completely: variable loop bound.
INFO: [XFORM 203-102] Partitioning array 'Y.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y' (LU.cpp:159) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.0' (LU.cpp:159) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.1' (LU.cpp:159) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.2' (LU.cpp:159) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.3' (LU.cpp:159) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'P' (LU.cpp:157) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'P' (LU.cpp:157) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'L' (LU.cpp:155) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L.1' (LU.cpp:155) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L.2' (LU.cpp:155) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L.3' (LU.cpp:155) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U' (LU.cpp:156) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U.1' (LU.cpp:156) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U.2' (LU.cpp:156) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U.3' (LU.cpp:156) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'L' (LU.cpp:155) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L.1' (LU.cpp:155) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L.2' (LU.cpp:155) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L.3' (LU.cpp:155) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U' (LU.cpp:156) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U.1' (LU.cpp:156) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U.2' (LU.cpp:156) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U.3' (LU.cpp:156) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.473 seconds; current allocated memory: 183.051 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.461 seconds; current allocated memory: 241.625 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'invertMatrix_pl_frontend' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'base_iteration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'base_iteration'.
WARNING: [HLS 200-885] The II Violation in module 'base_iteration' (function 'base_iteration'): Unable to schedule 'load' operation 32 bit ('A_load_33', LU.cpp:20) on array 'A' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'base_iteration' (function 'base_iteration'): Unable to schedule 'load' operation 32 bit ('A_load_35', LU.cpp:20) on array 'A' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'base_iteration' (function 'base_iteration'): Unable to schedule 'load' operation 32 bit ('A_load_31', LU.cpp:16) on array 'A' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'A'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 20, function 'base_iteration'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.476 seconds; current allocated memory: 246.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 247.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_and_swap_pivot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'find_and_swap_pivot': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 249.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 250.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_U_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_U_row': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_53_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 250.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 251.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_L_column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_L_column': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_66_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 252.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 252.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extract_LU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'extract_LU'.
WARNING: [HLS 200-885] The II Violation in module 'extract_LU' (function 'extract_LU'): Unable to schedule 'load' operation 32 bit ('L[2]', LU.cpp:84) on array 'A' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'extract_LU' (function 'extract_LU'): Unable to schedule 'load' operation 32 bit ('L[3]', LU.cpp:84) on array 'A' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'A'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, function 'extract_LU'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 252.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 252.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'luDecomposition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'luDecomposition': contains subfunction 'find_and_swap_pivot' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 253.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 254.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardSubstitution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'forwardSubstitution'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 33, function 'forwardSubstitution'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 255.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 255.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invertMatrix_pl_frontend' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'invertMatrix_pl_frontend': contains subfunction 'luDecomposition' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'invertMatrix_pl_frontend': contains subfunction 'luDecomposition' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 257.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 257.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'base_iteration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'base_iteration' pipeline 'base_iteration' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'base_iteration'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 260.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_and_swap_pivot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_and_swap_pivot'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.442 seconds; current allocated memory: 262.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_U_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_U_row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.906 seconds; current allocated memory: 265.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_L_column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'sparsemux_7_2_32_1_1' is changed to 'sparsemux_7_2_32_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1_x': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_L_column'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.607 seconds; current allocated memory: 269.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extract_LU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'extract_LU' pipeline 'extract_LU' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'extract_LU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.577 seconds; current allocated memory: 271.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'luDecomposition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'luDecomposition'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 274.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardSubstitution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'forwardSubstitution' is 7872 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardSubstitution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.908 seconds; current allocated memory: 278.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invertMatrix_pl_frontend' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix_pl_frontend/AXI_IN' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix_pl_frontend/AXI_OUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix_pl_frontend/A_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix_pl_frontend/A_LU_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix_pl_frontend/P_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix_pl_frontend/Y_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'invertMatrix_pl_frontend/len' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'invertMatrix_pl_frontend' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_in', 'A_LU_out', 'P_out', 'Y_out', 'len' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'invertMatrix_pl_frontend'.
INFO: [RTMG 210-278] Implementing memory 'invertMatrix_pl_frontend_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.005 seconds; current allocated memory: 283.770 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.293 seconds; current allocated memory: 289.629 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.676 seconds; current allocated memory: 300.852 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for invertMatrix_pl_frontend.
INFO: [VLOG 209-307] Generating Verilog RTL for invertMatrix_pl_frontend.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10 seconds. CPU system time: 4 seconds. Elapsed time: 73.195 seconds; current allocated memory: 161.258 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 132.383 MB.
INFO: [HLS 200-10] Analyzing design file 'LU.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (LU.cpp:148:9)
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region (LU.cpp:148:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file LU.cpp
INFO: [HLS 200-10] Analyzing design file 'LU_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_tb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lufwd.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (lufwd.cpp:148:9)
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region (lufwd.cpp:148:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file lufwd.cpp
WARNING: [HLS 200-1986] Could not apply TOP directive, invalid function, label, or variable (C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/csynth.tcl:19)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 76.813 seconds; current allocated memory: 142.062 MB.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 77.183 seconds; current allocated memory: 9.828 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 134.152 MB.
INFO: [HLS 200-10] Analyzing design file 'LU.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (LU.cpp:148:9)
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region (LU.cpp:148:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file LU.cpp
INFO: [HLS 200-10] Analyzing design file 'LU_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_tb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lufwd.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (lufwd.cpp:231:1)
ERROR: [HLS 207-1228] expected unqualified-id (lufwd.cpp:470:4)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 34.361 seconds; current allocated memory: 6.641 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.331 seconds; current allocated memory: 131.551 MB.
INFO: [HLS 200-10] Analyzing design file 'LU.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_tb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lufwd.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 63.035 seconds; current allocated memory: 138.344 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 5,524 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,152 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,077 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,098 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 924 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,339 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,180 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,180 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,171 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,162 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,141 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,135 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,135 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,135 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,187 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,324 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'write_Y' is marked as complete unroll implied by the pipeline pragma (LU.cpp:222:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_223_4' is marked as complete unroll implied by the pipeline pragma (LU.cpp:223:27)
INFO: [HLS 214-291] Loop 'write_P' is marked as complete unroll implied by the pipeline pragma (LU.cpp:211:14)
INFO: [HLS 214-291] Loop 'write_LU' is marked as complete unroll implied by the pipeline pragma (LU.cpp:198:15)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_199_3' is marked as complete unroll implied by the pipeline pragma (LU.cpp:199:27)
INFO: [HLS 214-291] Loop 'read_A' is marked as complete unroll implied by the pipeline pragma (LU.cpp:171:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_172_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:172:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_119_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:119:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_121_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:121:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_123_3' is marked as complete unroll implied by the pipeline pragma (LU.cpp:123:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_103_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:103:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_97_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:97:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_80_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:80:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_82_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:82:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_66_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:66:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_69_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:69:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:53:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:56:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_38_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:38:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_29_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:29:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_18_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:18:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_14_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:14:19)
INFO: [HLS 214-186] Unrolling loop 'write_Y' (LU.cpp:222:14) in function 'axi4_lu_forward' completely with a factor of 4 (LU.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_223_4' (LU.cpp:223:27) in function 'axi4_lu_forward' completely with a factor of 4 (LU.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_223_4' (LU.cpp:223:27) in function 'axi4_lu_forward' has been removed because the loop is unrolled completely (LU.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'write_P' (LU.cpp:211:14) in function 'axi4_lu_forward' completely with a factor of 4 (LU.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'write_P' (LU.cpp:211:14) in function 'axi4_lu_forward' has been removed because the loop is unrolled completely (LU.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'write_LU' (LU.cpp:198:15) in function 'axi4_lu_forward' completely with a factor of 4 (LU.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_199_3' (LU.cpp:199:27) in function 'axi4_lu_forward' completely with a factor of 4 (LU.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_199_3' (LU.cpp:199:27) in function 'axi4_lu_forward' has been removed because the loop is unrolled completely (LU.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'read_A' (LU.cpp:171:13) in function 'axi4_lu_forward' completely with a factor of 4 (LU.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_172_1' (LU.cpp:172:27) in function 'axi4_lu_forward' completely with a factor of 4 (LU.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_172_1' (LU.cpp:172:27) in function 'axi4_lu_forward' has been removed because the loop is unrolled completely (LU.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_1' (LU.cpp:119:20) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:114:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_119_1' (LU.cpp:119:20) in function 'forwardSubstitution' has been removed because the loop is unrolled completely (LU.cpp:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_2' (LU.cpp:121:20) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_123_3' (LU.cpp:123:31) in function 'forwardSubstitution' completely with a factor of 3 (LU.cpp:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_123_3' (LU.cpp:123:31) in function 'forwardSubstitution' completely with a factor of 2 (LU.cpp:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_123_3' (LU.cpp:123:31) in function 'forwardSubstitution' completely with a factor of 1 (LU.cpp:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_2' (LU.cpp:103:23) in function 'luDecomposition' completely with a factor of 3 (LU.cpp:91:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_103_2' (LU.cpp:103:23) in function 'luDecomposition' has been removed because the loop is unrolled completely (LU.cpp:91:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_97_1' (LU.cpp:97:19) in function 'luDecomposition' completely with a factor of 4 (LU.cpp:91:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_1' (LU.cpp:80:19) in function 'extract_LU' completely with a factor of 4 (LU.cpp:78:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_80_1' (LU.cpp:80:19) in function 'extract_LU' has been removed because the loop is unrolled completely (LU.cpp:78:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_82_2' (LU.cpp:82:19) in function 'extract_LU' completely with a factor of 4 (LU.cpp:78:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_2' (LU.cpp:38:26) in function 'find_and_swap_pivot' completely with a factor of 4 (LU.cpp:25:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_38_2' (LU.cpp:38:26) in function 'find_and_swap_pivot' has been removed because the loop is unrolled completely (LU.cpp:25:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_2' (LU.cpp:18:22) in function 'base_iteration' completely with a factor of 3 (LU.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (LU.cpp:14:19) in function 'base_iteration' completely with a factor of 4 (LU.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'hls::fabs(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\fabsfloat.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'hls::fabs(float)' into 'find_and_swap_pivot(float (*) [4], int*, int)' (LU.cpp:25:0)
INFO: [HLS 214-248] Applying array_partition to 'L': Complete partitioning on dimension 2. (LU.cpp:153:11)
INFO: [HLS 214-248] Applying array_partition to 'U': Complete partitioning on dimension 2. (LU.cpp:154:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 14.53 seconds; current allocated memory: 140.578 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 140.578 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.383 seconds; current allocated memory: 146.922 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 150.477 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_U_row' (LU.cpp:53:19).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_L_column' (LU.cpp:66:19).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'find_and_swap_pivot' (LU.cpp:27:5).
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_53_1' (LU.cpp:53) in function 'process_U_row' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_56_2' (LU.cpp:56) in function 'process_U_row': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_66_1' (LU.cpp:66) in function 'process_L_column' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_69_2' (LU.cpp:69) in function 'process_L_column': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_29_1' (LU.cpp:29) in function 'find_and_swap_pivot' completely: variable loop bound.
INFO: [XFORM 203-102] Partitioning array 'Y.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y' (LU.cpp:157) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.0' (LU.cpp:157) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.1' (LU.cpp:157) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.2' (LU.cpp:157) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.3' (LU.cpp:157) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'P' (LU.cpp:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'P' (LU.cpp:155) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'L' (LU.cpp:153) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L.1' (LU.cpp:153) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L.2' (LU.cpp:153) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L.3' (LU.cpp:153) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U' (LU.cpp:154) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U.1' (LU.cpp:154) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U.2' (LU.cpp:154) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U.3' (LU.cpp:154) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'L' (LU.cpp:153) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L.1' (LU.cpp:153) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L.2' (LU.cpp:153) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L.3' (LU.cpp:153) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U' (LU.cpp:154) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U.1' (LU.cpp:154) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U.2' (LU.cpp:154) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U.3' (LU.cpp:154) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.997 seconds; current allocated memory: 174.609 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.668 seconds; current allocated memory: 233.730 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi4_lu_forward' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'base_iteration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'base_iteration'.
WARNING: [HLS 200-885] The II Violation in module 'base_iteration' (function 'base_iteration'): Unable to schedule 'load' operation 32 bit ('A_load_18', LU.cpp:20) on array 'A' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'base_iteration' (function 'base_iteration'): Unable to schedule 'load' operation 32 bit ('A_load_20', LU.cpp:20) on array 'A' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'base_iteration' (function 'base_iteration'): Unable to schedule 'load' operation 32 bit ('A_load_16', LU.cpp:16) on array 'A' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'A'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 20, function 'base_iteration'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.905 seconds; current allocated memory: 237.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 238.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_and_swap_pivot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'find_and_swap_pivot': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.403 seconds; current allocated memory: 241.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 241.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_U_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_U_row': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_53_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.401 seconds; current allocated memory: 242.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 242.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_L_column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_L_column': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_66_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.362 seconds; current allocated memory: 243.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 243.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extract_LU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'extract_LU'.
WARNING: [HLS 200-885] The II Violation in module 'extract_LU' (function 'extract_LU'): Unable to schedule 'load' operation 32 bit ('L[2]', LU.cpp:84) on array 'A' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'extract_LU' (function 'extract_LU'): Unable to schedule 'load' operation 32 bit ('L[3]', LU.cpp:84) on array 'A' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'A'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, function 'extract_LU'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.383 seconds; current allocated memory: 244.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 244.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'luDecomposition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'luDecomposition': contains subfunction 'find_and_swap_pivot' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 244.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 245.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardSubstitution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'forwardSubstitution'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 33, function 'forwardSubstitution'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.411 seconds; current allocated memory: 246.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 246.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi4_lu_forward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'axi4_lu_forward': contains subfunction 'luDecomposition' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'axi4_lu_forward': contains subfunction 'luDecomposition' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.427 seconds; current allocated memory: 248.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 248.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'base_iteration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'base_iteration' pipeline 'base_iteration' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'base_iteration'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 251.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_and_swap_pivot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_and_swap_pivot'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.575 seconds; current allocated memory: 253.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_U_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_U_row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.07 seconds; current allocated memory: 256.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_L_column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'sparsemux_7_2_32_1_1' is changed to 'sparsemux_7_2_32_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1_x': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_L_column'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.907 seconds; current allocated memory: 259.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extract_LU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'extract_LU' pipeline 'extract_LU' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'extract_LU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.754 seconds; current allocated memory: 262.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'luDecomposition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'luDecomposition'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.455 seconds; current allocated memory: 265.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardSubstitution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'forwardSubstitution' is 7872 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardSubstitution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.948 seconds; current allocated memory: 269.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi4_lu_forward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_lu_forward/A_in' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_lu_forward/A_LU_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_lu_forward/P_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_lu_forward/Y_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_lu_forward/len' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'axi4_lu_forward' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi4_lu_forward'.
INFO: [RTMG 210-278] Implementing memory 'axi4_lu_forward_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.006 seconds; current allocated memory: 273.754 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 3.357 seconds; current allocated memory: 280.152 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 2 seconds. Elapsed time: 4.367 seconds; current allocated memory: 289.348 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi4_lu_forward.
INFO: [VLOG 209-307] Generating Verilog RTL for axi4_lu_forward.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13 seconds. CPU system time: 8 seconds. Elapsed time: 101.89 seconds; current allocated memory: 158.586 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 133.102 MB.
INFO: [HLS 200-10] Analyzing design file 'LU.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_tb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lufwd.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 40.892 seconds; current allocated memory: 140.055 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 5,524 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,152 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,077 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,098 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 924 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,339 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,180 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,180 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,171 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,162 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,141 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,135 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,135 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,135 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,187 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,324 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'write_Y' is marked as complete unroll implied by the pipeline pragma (LU.cpp:222:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_223_4' is marked as complete unroll implied by the pipeline pragma (LU.cpp:223:27)
INFO: [HLS 214-291] Loop 'write_P' is marked as complete unroll implied by the pipeline pragma (LU.cpp:211:14)
INFO: [HLS 214-291] Loop 'write_LU' is marked as complete unroll implied by the pipeline pragma (LU.cpp:198:15)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_199_3' is marked as complete unroll implied by the pipeline pragma (LU.cpp:199:27)
INFO: [HLS 214-291] Loop 'read_A' is marked as complete unroll implied by the pipeline pragma (LU.cpp:171:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_172_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:172:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_119_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:119:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_121_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:121:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_123_3' is marked as complete unroll implied by the pipeline pragma (LU.cpp:123:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_103_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:103:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_97_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:97:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_80_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:80:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_82_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:82:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_66_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:66:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_69_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:69:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:53:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:56:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_38_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:38:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_29_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:29:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_18_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:18:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_14_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:14:19)
INFO: [HLS 214-186] Unrolling loop 'write_Y' (LU.cpp:222:14) in function 'axi4_lu_forward' completely with a factor of 4 (LU.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_223_4' (LU.cpp:223:27) in function 'axi4_lu_forward' completely with a factor of 4 (LU.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_223_4' (LU.cpp:223:27) in function 'axi4_lu_forward' has been removed because the loop is unrolled completely (LU.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'write_P' (LU.cpp:211:14) in function 'axi4_lu_forward' completely with a factor of 4 (LU.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'write_P' (LU.cpp:211:14) in function 'axi4_lu_forward' has been removed because the loop is unrolled completely (LU.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'write_LU' (LU.cpp:198:15) in function 'axi4_lu_forward' completely with a factor of 4 (LU.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_199_3' (LU.cpp:199:27) in function 'axi4_lu_forward' completely with a factor of 4 (LU.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_199_3' (LU.cpp:199:27) in function 'axi4_lu_forward' has been removed because the loop is unrolled completely (LU.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'read_A' (LU.cpp:171:13) in function 'axi4_lu_forward' completely with a factor of 4 (LU.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_172_1' (LU.cpp:172:27) in function 'axi4_lu_forward' completely with a factor of 4 (LU.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_172_1' (LU.cpp:172:27) in function 'axi4_lu_forward' has been removed because the loop is unrolled completely (LU.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_1' (LU.cpp:119:20) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:114:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_119_1' (LU.cpp:119:20) in function 'forwardSubstitution' has been removed because the loop is unrolled completely (LU.cpp:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_2' (LU.cpp:121:20) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_123_3' (LU.cpp:123:31) in function 'forwardSubstitution' completely with a factor of 3 (LU.cpp:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_123_3' (LU.cpp:123:31) in function 'forwardSubstitution' completely with a factor of 2 (LU.cpp:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_123_3' (LU.cpp:123:31) in function 'forwardSubstitution' completely with a factor of 1 (LU.cpp:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_2' (LU.cpp:103:23) in function 'luDecomposition' completely with a factor of 3 (LU.cpp:91:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_103_2' (LU.cpp:103:23) in function 'luDecomposition' has been removed because the loop is unrolled completely (LU.cpp:91:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_97_1' (LU.cpp:97:19) in function 'luDecomposition' completely with a factor of 4 (LU.cpp:91:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_1' (LU.cpp:80:19) in function 'extract_LU' completely with a factor of 4 (LU.cpp:78:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_80_1' (LU.cpp:80:19) in function 'extract_LU' has been removed because the loop is unrolled completely (LU.cpp:78:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_82_2' (LU.cpp:82:19) in function 'extract_LU' completely with a factor of 4 (LU.cpp:78:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_2' (LU.cpp:38:26) in function 'find_and_swap_pivot' completely with a factor of 4 (LU.cpp:25:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_38_2' (LU.cpp:38:26) in function 'find_and_swap_pivot' has been removed because the loop is unrolled completely (LU.cpp:25:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_2' (LU.cpp:18:22) in function 'base_iteration' completely with a factor of 3 (LU.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (LU.cpp:14:19) in function 'base_iteration' completely with a factor of 4 (LU.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'hls::fabs(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\fabsfloat.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'hls::fabs(float)' into 'find_and_swap_pivot(float (*) [4], int*, int)' (LU.cpp:25:0)
INFO: [HLS 214-248] Applying array_partition to 'L': Complete partitioning on dimension 2. (LU.cpp:153:11)
INFO: [HLS 214-248] Applying array_partition to 'U': Complete partitioning on dimension 2. (LU.cpp:154:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 13.024 seconds; current allocated memory: 142.305 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 142.305 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 148.633 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 152.078 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_U_row' (LU.cpp:53:19).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_L_column' (LU.cpp:66:19).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'find_and_swap_pivot' (LU.cpp:27:5).
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_53_1' (LU.cpp:53) in function 'process_U_row' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_56_2' (LU.cpp:56) in function 'process_U_row': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_66_1' (LU.cpp:66) in function 'process_L_column' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_69_2' (LU.cpp:69) in function 'process_L_column': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_29_1' (LU.cpp:29) in function 'find_and_swap_pivot' completely: variable loop bound.
INFO: [XFORM 203-102] Partitioning array 'Y.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y' (LU.cpp:157) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.0' (LU.cpp:157) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.1' (LU.cpp:157) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.2' (LU.cpp:157) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.3' (LU.cpp:157) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'P' (LU.cpp:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'P' (LU.cpp:155) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'L' (LU.cpp:153) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L.1' (LU.cpp:153) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L.2' (LU.cpp:153) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L.3' (LU.cpp:153) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U' (LU.cpp:154) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U.1' (LU.cpp:154) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U.2' (LU.cpp:154) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U.3' (LU.cpp:154) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'L' (LU.cpp:153) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L.1' (LU.cpp:153) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L.2' (LU.cpp:153) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L.3' (LU.cpp:153) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U' (LU.cpp:154) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U.1' (LU.cpp:154) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U.2' (LU.cpp:154) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U.3' (LU.cpp:154) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.544 seconds; current allocated memory: 176.555 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.456 seconds; current allocated memory: 235.504 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi4_lu_forward' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'base_iteration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'base_iteration'.
WARNING: [HLS 200-885] The II Violation in module 'base_iteration' (function 'base_iteration'): Unable to schedule 'load' operation 32 bit ('A_load_18', LU.cpp:20) on array 'A' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'base_iteration' (function 'base_iteration'): Unable to schedule 'load' operation 32 bit ('A_load_20', LU.cpp:20) on array 'A' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'base_iteration' (function 'base_iteration'): Unable to schedule 'load' operation 32 bit ('A_load_16', LU.cpp:16) on array 'A' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'A'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 20, function 'base_iteration'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.544 seconds; current allocated memory: 239.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 240.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_and_swap_pivot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'find_and_swap_pivot': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 242.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 243.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_U_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_U_row': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_53_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 244.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 244.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_L_column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_L_column': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_66_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 245.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 245.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extract_LU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'extract_LU'.
WARNING: [HLS 200-885] The II Violation in module 'extract_LU' (function 'extract_LU'): Unable to schedule 'load' operation 32 bit ('L[2]', LU.cpp:84) on array 'A' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'extract_LU' (function 'extract_LU'): Unable to schedule 'load' operation 32 bit ('L[3]', LU.cpp:84) on array 'A' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'A'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, function 'extract_LU'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 245.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 245.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'luDecomposition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'luDecomposition': contains subfunction 'find_and_swap_pivot' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'luDecomposition': contains subfunction 'find_and_swap_pivot' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 246.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 247.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardSubstitution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'forwardSubstitution'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 33, function 'forwardSubstitution'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 247.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 248.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi4_lu_forward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'axi4_lu_forward': contains subfunction 'luDecomposition' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'axi4_lu_forward': contains subfunction 'luDecomposition' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 250.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 250.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'base_iteration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'base_iteration' pipeline 'base_iteration' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'base_iteration'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 252.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_and_swap_pivot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_and_swap_pivot'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 255.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_U_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_U_row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.999 seconds; current allocated memory: 258.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_L_column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'sparsemux_7_2_32_1_1' is changed to 'sparsemux_7_2_32_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1_x': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_L_column'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.794 seconds; current allocated memory: 262.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extract_LU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'extract_LU' pipeline 'extract_LU' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'extract_LU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 264.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'luDecomposition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'luDecomposition'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.35 seconds; current allocated memory: 266.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardSubstitution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'forwardSubstitution' is 7872 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardSubstitution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.835 seconds; current allocated memory: 271.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi4_lu_forward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_lu_forward/A_in' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_lu_forward/A_LU_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_lu_forward/P_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_lu_forward/Y_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_lu_forward/len' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'axi4_lu_forward' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi4_lu_forward'.
INFO: [RTMG 210-278] Implementing memory 'axi4_lu_forward_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.891 seconds; current allocated memory: 275.883 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.001 seconds; current allocated memory: 281.508 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 2 seconds. Elapsed time: 3.98 seconds; current allocated memory: 290.719 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi4_lu_forward.
INFO: [VLOG 209-307] Generating Verilog RTL for axi4_lu_forward.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9 seconds. CPU system time: 6 seconds. Elapsed time: 72.675 seconds; current allocated memory: 157.840 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 132.168 MB.
INFO: [HLS 200-10] Analyzing design file 'LU.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (LU.cpp:92:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file LU.cpp
INFO: [HLS 200-10] Analyzing design file 'LU_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_tb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lufwd.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 43.535 seconds; current allocated memory: 138.621 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 5,532 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,160 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,085 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,106 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 932 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,021 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 783 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 783 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 783 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 778 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 774 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 774 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 774 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 774 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 826 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 907 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'write_Y' is marked as complete unroll implied by the pipeline pragma (LU.cpp:222:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_223_4' is marked as complete unroll implied by the pipeline pragma (LU.cpp:223:27)
INFO: [HLS 214-291] Loop 'write_P' is marked as complete unroll implied by the pipeline pragma (LU.cpp:211:14)
INFO: [HLS 214-291] Loop 'write_LU' is marked as complete unroll implied by the pipeline pragma (LU.cpp:198:15)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_199_3' is marked as complete unroll implied by the pipeline pragma (LU.cpp:199:27)
INFO: [HLS 214-291] Loop 'read_A' is marked as complete unroll implied by the pipeline pragma (LU.cpp:171:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_172_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:172:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_119_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:119:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_121_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:121:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_123_3' is marked as complete unroll implied by the pipeline pragma (LU.cpp:123:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_103_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:103:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_97_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:97:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_80_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:80:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_82_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:82:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_66_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:66:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_69_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:69:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:53:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:56:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_38_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:38:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_29_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:29:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_18_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:18:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_14_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:14:19)
INFO: [HLS 214-186] Unrolling loop 'write_Y' (LU.cpp:222:14) in function 'axi4_lu_forward' completely with a factor of 4 (LU.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_223_4' (LU.cpp:223:27) in function 'axi4_lu_forward' completely with a factor of 4 (LU.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_223_4' (LU.cpp:223:27) in function 'axi4_lu_forward' has been removed because the loop is unrolled completely (LU.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'write_P' (LU.cpp:211:14) in function 'axi4_lu_forward' completely with a factor of 4 (LU.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'write_P' (LU.cpp:211:14) in function 'axi4_lu_forward' has been removed because the loop is unrolled completely (LU.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'write_LU' (LU.cpp:198:15) in function 'axi4_lu_forward' completely with a factor of 4 (LU.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_199_3' (LU.cpp:199:27) in function 'axi4_lu_forward' completely with a factor of 4 (LU.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_199_3' (LU.cpp:199:27) in function 'axi4_lu_forward' has been removed because the loop is unrolled completely (LU.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'read_A' (LU.cpp:171:13) in function 'axi4_lu_forward' completely with a factor of 4 (LU.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_172_1' (LU.cpp:172:27) in function 'axi4_lu_forward' completely with a factor of 4 (LU.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_172_1' (LU.cpp:172:27) in function 'axi4_lu_forward' has been removed because the loop is unrolled completely (LU.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_1' (LU.cpp:119:20) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:114:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_119_1' (LU.cpp:119:20) in function 'forwardSubstitution' has been removed because the loop is unrolled completely (LU.cpp:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_2' (LU.cpp:121:20) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_123_3' (LU.cpp:123:31) in function 'forwardSubstitution' completely with a factor of 3 (LU.cpp:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_123_3' (LU.cpp:123:31) in function 'forwardSubstitution' completely with a factor of 2 (LU.cpp:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_123_3' (LU.cpp:123:31) in function 'forwardSubstitution' completely with a factor of 1 (LU.cpp:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_2' (LU.cpp:103:23) in function 'luDecomposition' completely with a factor of 3 (LU.cpp:91:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_103_2' (LU.cpp:103:23) in function 'luDecomposition' has been removed because the loop is unrolled completely (LU.cpp:91:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_97_1' (LU.cpp:97:19) in function 'luDecomposition' completely with a factor of 4 (LU.cpp:91:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_1' (LU.cpp:80:19) in function 'extract_LU' completely with a factor of 4 (LU.cpp:78:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_80_1' (LU.cpp:80:19) in function 'extract_LU' has been removed because the loop is unrolled completely (LU.cpp:78:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_82_2' (LU.cpp:82:19) in function 'extract_LU' completely with a factor of 4 (LU.cpp:78:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_2' (LU.cpp:38:26) in function 'find_and_swap_pivot' completely with a factor of 4 (LU.cpp:25:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_38_2' (LU.cpp:38:26) in function 'find_and_swap_pivot' has been removed because the loop is unrolled completely (LU.cpp:25:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_2' (LU.cpp:18:22) in function 'base_iteration' completely with a factor of 3 (LU.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (LU.cpp:14:19) in function 'base_iteration' completely with a factor of 4 (LU.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'hls::fabs(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\fabsfloat.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'hls::fabs(float)' into 'find_and_swap_pivot(float (*) [4], int*, int)' (LU.cpp:25:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_1' (LU.cpp:66:19) in function 'process_L_column' completely with a factor of 1 (LU.cpp:64:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_66_1' (LU.cpp:66:19) in function 'process_L_column' has been removed because the loop is unrolled completely (LU.cpp:64:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_69_2' (LU.cpp:69:26) in function 'process_L_column' completely with a factor of 2 (LU.cpp:64:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (LU.cpp:53:19) in function 'process_U_row' completely with a factor of 2 (LU.cpp:51:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_53_1' (LU.cpp:53:19) in function 'process_U_row' has been removed because the loop is unrolled completely (LU.cpp:51:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_2' (LU.cpp:56:26) in function 'process_U_row' completely with a factor of 2 (LU.cpp:51:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_29_1' (LU.cpp:29:22) in function 'find_and_swap_pivot' completely with a factor of 1 (LU.cpp:25:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_1' (LU.cpp:66:19) in function 'process_L_column' completely with a factor of 2 (LU.cpp:64:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_69_2' (LU.cpp:69:26) in function 'process_L_column' completely with a factor of 1 (LU.cpp:64:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (LU.cpp:53:19) in function 'process_U_row' completely with a factor of 3 (LU.cpp:51:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_2' (LU.cpp:56:26) in function 'process_U_row' completely with a factor of 1 (LU.cpp:51:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_29_1' (LU.cpp:29:22) in function 'find_and_swap_pivot' completely with a factor of 2 (LU.cpp:25:0)
INFO: [HLS 214-248] Applying array_partition to 'L': Complete partitioning on dimension 2. (LU.cpp:153:11)
INFO: [HLS 214-248] Applying array_partition to 'U': Complete partitioning on dimension 2. (LU.cpp:154:11)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_2' (LU.cpp:56:26) in function 'process_U_row' completely with a factor of 3 (LU.cpp:51:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 16.177 seconds; current allocated memory: 140.695 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 140.703 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 147.078 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 150.684 MB.
INFO: [XFORM 203-102] Partitioning array 'Y.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'A' (LU.cpp:152) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'Y' (LU.cpp:157) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.0' (LU.cpp:157) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.1' (LU.cpp:157) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.2' (LU.cpp:157) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.3' (LU.cpp:157) automatically.
INFO: [XFORM 203-102] Partitioning array 'L' (LU.cpp:153) automatically.
INFO: [XFORM 203-102] Partitioning array 'L.1' (LU.cpp:153) automatically.
INFO: [XFORM 203-102] Partitioning array 'L.2' (LU.cpp:153) automatically.
INFO: [XFORM 203-102] Partitioning array 'L.3' (LU.cpp:153) automatically.
INFO: [XFORM 203-102] Partitioning array 'U' (LU.cpp:154) automatically.
INFO: [XFORM 203-102] Partitioning array 'U.1' (LU.cpp:154) automatically.
INFO: [XFORM 203-102] Partitioning array 'U.2' (LU.cpp:154) automatically.
INFO: [XFORM 203-102] Partitioning array 'U.3' (LU.cpp:154) automatically.
ERROR: [HLS 200-979] Argument 'P' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'P' has write operations in process function 'luDecomposition_Block_entry1_proc' (LU.cpp:91:52).
INFO: [HLS 200-992] Argument 'P' has read and write operations in process function 'find_and_swap_pivot' (LU.cpp:28:5) (around LU.cpp:105).
INFO: [HLS 200-992] Argument 'P' has read and write operations in process function 'find_and_swap_pivot.1' (LU.cpp:28:5) (around LU.cpp:105).
ERROR: [HLS 200-976] Argument 'P' failed dataflow checking: Cannot read as well as write over function parameter. Check if the variable used as a channel can be declared inside the dataflow region.
INFO: [HLS 200-992] Argument 'P' has read and write operations in process function 'find_and_swap_pivot' (LU.cpp:28:5) (around LU.cpp:105).
INFO: [HLS 200-992] Argument 'P' has read and write operations in process function 'find_and_swap_pivot.1' (LU.cpp:28:5) (around LU.cpp:105).
ERROR: [HLS 200-779] Non-shared array 'P' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'P' has write operations in process function 'luDecomposition_Block_entry1_proc' (LU.cpp:91:52).
INFO: [HLS 200-992] Argument 'P' has read and write operations in process function 'find_and_swap_pivot' (LU.cpp:28:5) (around LU.cpp:105).
INFO: [HLS 200-992] Argument 'P' has read and write operations in process function 'find_and_swap_pivot.1' (LU.cpp:28:5) (around LU.cpp:105).
ERROR: [HLS 200-979] Argument 'A.0' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'A.0' has read and write operations in process function 'find_and_swap_pivot' (LU.cpp:28:5) (around LU.cpp:105).
INFO: [HLS 200-992] Argument 'A.0' has read and write operations in process function 'find_and_swap_pivot.1' (LU.cpp:28:5) (around LU.cpp:105).
ERROR: [HLS 200-976] Argument 'A.0' failed dataflow checking: Cannot read as well as write over function parameter. Check if the variable used as a channel can be declared inside the dataflow region.
INFO: [HLS 200-992] Argument 'A.0' has read operations in process function 'base_iteration' (LU.cpp:16:1) (around LU.cpp:100).
INFO: [HLS 200-992] Argument 'A.0' has read and write operations in process function 'find_and_swap_pivot' (LU.cpp:28:5) (around LU.cpp:105).
INFO: [HLS 200-992] Argument 'A.0' has read and write operations in process function 'find_and_swap_pivot.1' (LU.cpp:28:5) (around LU.cpp:105).
INFO: [HLS 200-992] Argument 'A.0' has read operations in process function 'extract_LU' (LU.cpp:79:1) (around LU.cpp:111).
ERROR: [HLS 200-779] Non-shared array 'A.0' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'A.0' has read operations in process function 'base_iteration' (LU.cpp:16:1) (around LU.cpp:100).
INFO: [HLS 200-992] Argument 'A.0' has read and write operations in process function 'find_and_swap_pivot' (LU.cpp:28:5) (around LU.cpp:105).
INFO: [HLS 200-992] Argument 'A.0' has read and write operations in process function 'find_and_swap_pivot.1' (LU.cpp:28:5) (around LU.cpp:105).
INFO: [HLS 200-992] Argument 'A.0' has read operations in process function 'extract_LU' (LU.cpp:79:1) (around LU.cpp:111).
ERROR: [HLS 200-979] Argument 'A.1' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'A.1' has read and write operations in process function 'find_and_swap_pivot' (LU.cpp:28:5) (around LU.cpp:105).
INFO: [HLS 200-992] Argument 'A.1' has read and write operations in process function 'find_and_swap_pivot.1' (LU.cpp:28:5) (around LU.cpp:105).
ERROR: [HLS 200-976] Argument 'A.1' failed dataflow checking: Cannot read as well as write over function parameter. Check if the variable used as a channel can be declared inside the dataflow region.
INFO: [HLS 200-992] Argument 'A.1' has read operations in process function 'base_iteration' (LU.cpp:16:1) (around LU.cpp:100).
INFO: [HLS 200-992] Argument 'A.1' has read and write operations in process function 'find_and_swap_pivot' (LU.cpp:28:5) (around LU.cpp:105).
INFO: [HLS 200-992] Argument 'A.1' has read operations in process function 'process_U_row' (LU.cpp:58:1) (around LU.cpp:106).
INFO: [HLS 200-992] Argument 'A.1' has read operations in process function 'process_L_column' (LU.cpp:71:1) (around LU.cpp:107).
INFO: [HLS 200-992] Argument 'A.1' has read and write operations in process function 'find_and_swap_pivot.1' (LU.cpp:28:5) (around LU.cpp:105).
INFO: [HLS 200-992] Argument 'A.1' has read operations in process function 'extract_LU' (LU.cpp:79:1) (around LU.cpp:111).
ERROR: [HLS 200-779] Non-shared array 'A.1' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'A.1' has read operations in process function 'base_iteration' (LU.cpp:16:1) (around LU.cpp:100).
INFO: [HLS 200-992] Argument 'A.1' has read and write operations in process function 'find_and_swap_pivot' (LU.cpp:28:5) (around LU.cpp:105).
INFO: [HLS 200-992] Argument 'A.1' has read operations in process function 'process_U_row' (LU.cpp:58:1) (around LU.cpp:106).
INFO: [HLS 200-992] Argument 'A.1' has read operations in process function 'process_L_column' (LU.cpp:71:1) (around LU.cpp:107).
INFO: [HLS 200-992] Argument 'A.1' has read and write operations in process function 'find_and_swap_pivot.1' (LU.cpp:28:5) (around LU.cpp:105).
INFO: [HLS 200-992] Argument 'A.1' has read operations in process function 'extract_LU' (LU.cpp:79:1) (around LU.cpp:111).
ERROR: [HLS 200-979] Argument 'A.2' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'A.2' has read and write operations in process function 'find_and_swap_pivot' (LU.cpp:28:5) (around LU.cpp:105).
INFO: [HLS 200-992] Argument 'A.2' has read and write operations in process function 'find_and_swap_pivot.1' (LU.cpp:28:5) (around LU.cpp:105).
ERROR: [HLS 200-976] Argument 'A.2' failed dataflow checking: Cannot read as well as write over function parameter. Check if the variable used as a channel can be declared inside the dataflow region.
INFO: [HLS 200-992] Argument 'A.2' has read operations in process function 'base_iteration' (LU.cpp:16:1) (around LU.cpp:100).
INFO: [HLS 200-992] Argument 'A.2' has read and write operations in process function 'find_and_swap_pivot' (LU.cpp:28:5) (around LU.cpp:105).
INFO: [HLS 200-992] Argument 'A.2' has read operations in process function 'process_U_row' (LU.cpp:58:1) (around LU.cpp:106).
INFO: [HLS 200-992] Argument 'A.2' has read and write operations in process function 'find_and_swap_pivot.1' (LU.cpp:28:5) (around LU.cpp:105).
INFO: [HLS 200-992] Argument 'A.2' has read operations in process function 'process_U_row.2' (LU.cpp:58:1) (around LU.cpp:106).
INFO: [HLS 200-992] Argument 'A.2' has read operations in process function 'process_L_column.3' (LU.cpp:71:1) (around LU.cpp:107).
INFO: [HLS 200-992] Argument 'A.2' has read operations in process function 'extract_LU' (LU.cpp:79:1) (around LU.cpp:111).
ERROR: [HLS 200-779] Non-shared array 'A.2' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'A.2' has read operations in process function 'base_iteration' (LU.cpp:16:1) (around LU.cpp:100).
INFO: [HLS 200-992] Argument 'A.2' has read and write operations in process function 'find_and_swap_pivot' (LU.cpp:28:5) (around LU.cpp:105).
INFO: [HLS 200-992] Argument 'A.2' has read operations in process function 'process_U_row' (LU.cpp:58:1) (around LU.cpp:106).
INFO: [HLS 200-992] Argument 'A.2' has read and write operations in process function 'find_and_swap_pivot.1' (LU.cpp:28:5) (around LU.cpp:105).
INFO: [HLS 200-992] Argument 'A.2' has read operations in process function 'process_U_row.2' (LU.cpp:58:1) (around LU.cpp:106).
INFO: [HLS 200-992] Argument 'A.2' has read operations in process function 'process_L_column.3' (LU.cpp:71:1) (around LU.cpp:107).
INFO: [HLS 200-992] Argument 'A.2' has read operations in process function 'extract_LU' (LU.cpp:79:1) (around LU.cpp:111).
ERROR: [HLS 200-979] Argument 'A.3' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'A.3' has read and write operations in process function 'find_and_swap_pivot' (LU.cpp:28:5) (around LU.cpp:105).
INFO: [HLS 200-992] Argument 'A.3' has read and write operations in process function 'find_and_swap_pivot.1' (LU.cpp:28:5) (around LU.cpp:105).
ERROR: [HLS 200-976] Argument 'A.3' failed dataflow checking: Cannot read as well as write over function parameter. Check if the variable used as a channel can be declared inside the dataflow region.
INFO: [HLS 200-992] Argument 'A.3' has read operations in process function 'base_iteration' (LU.cpp:16:1) (around LU.cpp:100).
INFO: [HLS 200-992] Argument 'A.3' has read and write operations in process function 'find_and_swap_pivot' (LU.cpp:28:5) (around LU.cpp:105).
INFO: [HLS 200-992] Argument 'A.3' has read operations in process function 'process_U_row' (LU.cpp:58:1) (around LU.cpp:106).
INFO: [HLS 200-992] Argument 'A.3' has read and write operations in process function 'find_and_swap_pivot.1' (LU.cpp:28:5) (around LU.cpp:105).
INFO: [HLS 200-992] Argument 'A.3' has read operations in process function 'process_U_row.2' (LU.cpp:58:1) (around LU.cpp:106).
INFO: [HLS 200-992] Argument 'A.3' has read operations in process function 'process_U_row.4' (LU.cpp:53:1) (around LU.cpp:106).
INFO: [HLS 200-992] Argument 'A.3' has read operations in process function 'extract_LU' (LU.cpp:79:1) (around LU.cpp:111).
ERROR: [HLS 200-779] Non-shared array 'A.3' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'A.3' has read operations in process function 'base_iteration' (LU.cpp:16:1) (around LU.cpp:100).
INFO: [HLS 200-992] Argument 'A.3' has read and write operations in process function 'find_and_swap_pivot' (LU.cpp:28:5) (around LU.cpp:105).
INFO: [HLS 200-992] Argument 'A.3' has read operations in process function 'process_U_row' (LU.cpp:58:1) (around LU.cpp:106).
INFO: [HLS 200-992] Argument 'A.3' has read and write operations in process function 'find_and_swap_pivot.1' (LU.cpp:28:5) (around LU.cpp:105).
INFO: [HLS 200-992] Argument 'A.3' has read operations in process function 'process_U_row.2' (LU.cpp:58:1) (around LU.cpp:106).
INFO: [HLS 200-992] Argument 'A.3' has read operations in process function 'process_U_row.4' (LU.cpp:53:1) (around LU.cpp:106).
INFO: [HLS 200-992] Argument 'A.3' has read operations in process function 'extract_LU' (LU.cpp:79:1) (around LU.cpp:111).
ERROR: [HLS 200-1715] Encountered problem during source synthesis
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 64.907 seconds; current allocated memory: 25.484 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 132.039 MB.
INFO: [HLS 200-10] Analyzing design file 'LU.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_tb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lufwd.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 42.267 seconds; current allocated memory: 138.746 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 5,524 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,152 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,077 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,098 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 924 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,339 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,180 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,180 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,171 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,162 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,141 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,135 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,135 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,135 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,187 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,324 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'write_Y' is marked as complete unroll implied by the pipeline pragma (LU.cpp:222:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_223_4' is marked as complete unroll implied by the pipeline pragma (LU.cpp:223:27)
INFO: [HLS 214-291] Loop 'write_P' is marked as complete unroll implied by the pipeline pragma (LU.cpp:211:14)
INFO: [HLS 214-291] Loop 'write_LU' is marked as complete unroll implied by the pipeline pragma (LU.cpp:198:15)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_199_3' is marked as complete unroll implied by the pipeline pragma (LU.cpp:199:27)
INFO: [HLS 214-291] Loop 'read_A' is marked as complete unroll implied by the pipeline pragma (LU.cpp:171:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_172_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:172:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_119_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:119:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_121_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:121:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_123_3' is marked as complete unroll implied by the pipeline pragma (LU.cpp:123:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_103_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:103:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_97_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:97:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_80_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:80:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_82_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:82:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_66_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:66:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_69_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:69:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:53:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:56:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_38_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:38:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_29_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:29:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_18_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:18:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_14_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:14:19)
INFO: [HLS 214-186] Unrolling loop 'write_Y' (LU.cpp:222:14) in function 'axi4_lu_forward' completely with a factor of 4 (LU.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_223_4' (LU.cpp:223:27) in function 'axi4_lu_forward' completely with a factor of 4 (LU.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_223_4' (LU.cpp:223:27) in function 'axi4_lu_forward' has been removed because the loop is unrolled completely (LU.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'write_P' (LU.cpp:211:14) in function 'axi4_lu_forward' completely with a factor of 4 (LU.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'write_P' (LU.cpp:211:14) in function 'axi4_lu_forward' has been removed because the loop is unrolled completely (LU.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'write_LU' (LU.cpp:198:15) in function 'axi4_lu_forward' completely with a factor of 4 (LU.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_199_3' (LU.cpp:199:27) in function 'axi4_lu_forward' completely with a factor of 4 (LU.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_199_3' (LU.cpp:199:27) in function 'axi4_lu_forward' has been removed because the loop is unrolled completely (LU.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'read_A' (LU.cpp:171:13) in function 'axi4_lu_forward' completely with a factor of 4 (LU.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_172_1' (LU.cpp:172:27) in function 'axi4_lu_forward' completely with a factor of 4 (LU.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_172_1' (LU.cpp:172:27) in function 'axi4_lu_forward' has been removed because the loop is unrolled completely (LU.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_1' (LU.cpp:119:20) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:114:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_119_1' (LU.cpp:119:20) in function 'forwardSubstitution' has been removed because the loop is unrolled completely (LU.cpp:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_2' (LU.cpp:121:20) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_123_3' (LU.cpp:123:31) in function 'forwardSubstitution' completely with a factor of 3 (LU.cpp:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_123_3' (LU.cpp:123:31) in function 'forwardSubstitution' completely with a factor of 2 (LU.cpp:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_123_3' (LU.cpp:123:31) in function 'forwardSubstitution' completely with a factor of 1 (LU.cpp:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_2' (LU.cpp:103:23) in function 'luDecomposition' completely with a factor of 3 (LU.cpp:91:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_103_2' (LU.cpp:103:23) in function 'luDecomposition' has been removed because the loop is unrolled completely (LU.cpp:91:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_97_1' (LU.cpp:97:19) in function 'luDecomposition' completely with a factor of 4 (LU.cpp:91:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_1' (LU.cpp:80:19) in function 'extract_LU' completely with a factor of 4 (LU.cpp:78:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_80_1' (LU.cpp:80:19) in function 'extract_LU' has been removed because the loop is unrolled completely (LU.cpp:78:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_82_2' (LU.cpp:82:19) in function 'extract_LU' completely with a factor of 4 (LU.cpp:78:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_2' (LU.cpp:38:26) in function 'find_and_swap_pivot' completely with a factor of 4 (LU.cpp:25:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_38_2' (LU.cpp:38:26) in function 'find_and_swap_pivot' has been removed because the loop is unrolled completely (LU.cpp:25:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_2' (LU.cpp:18:22) in function 'base_iteration' completely with a factor of 3 (LU.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (LU.cpp:14:19) in function 'base_iteration' completely with a factor of 4 (LU.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'hls::fabs(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\fabsfloat.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'hls::fabs(float)' into 'find_and_swap_pivot(float (*) [4], int*, int)' (LU.cpp:25:0)
INFO: [HLS 214-248] Applying array_partition to 'L': Complete partitioning on dimension 2. (LU.cpp:153:11)
INFO: [HLS 214-248] Applying array_partition to 'U': Complete partitioning on dimension 2. (LU.cpp:154:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.817 seconds; current allocated memory: 140.598 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 140.598 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 147.129 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 150.344 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_U_row' (LU.cpp:53:19).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_L_column' (LU.cpp:66:19).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'find_and_swap_pivot' (LU.cpp:27:5).
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_53_1' (LU.cpp:53) in function 'process_U_row' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_56_2' (LU.cpp:56) in function 'process_U_row': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_66_1' (LU.cpp:66) in function 'process_L_column' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_69_2' (LU.cpp:69) in function 'process_L_column': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_29_1' (LU.cpp:29) in function 'find_and_swap_pivot' completely: variable loop bound.
INFO: [XFORM 203-102] Partitioning array 'Y.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y' (LU.cpp:157) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.0' (LU.cpp:157) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.1' (LU.cpp:157) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.2' (LU.cpp:157) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.3' (LU.cpp:157) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'P' (LU.cpp:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'P' (LU.cpp:155) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'L' (LU.cpp:153) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L.1' (LU.cpp:153) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L.2' (LU.cpp:153) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L.3' (LU.cpp:153) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U' (LU.cpp:154) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U.1' (LU.cpp:154) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U.2' (LU.cpp:154) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U.3' (LU.cpp:154) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'L' (LU.cpp:153) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L.1' (LU.cpp:153) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L.2' (LU.cpp:153) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L.3' (LU.cpp:153) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U' (LU.cpp:154) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U.1' (LU.cpp:154) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U.2' (LU.cpp:154) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U.3' (LU.cpp:154) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.379 seconds; current allocated memory: 175.453 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 233.664 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi4_lu_forward' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'base_iteration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'base_iteration'.
WARNING: [HLS 200-885] The II Violation in module 'base_iteration' (function 'base_iteration'): Unable to schedule 'load' operation 32 bit ('A_load_18', LU.cpp:20) on array 'A' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'base_iteration' (function 'base_iteration'): Unable to schedule 'load' operation 32 bit ('A_load_20', LU.cpp:20) on array 'A' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'base_iteration' (function 'base_iteration'): Unable to schedule 'load' operation 32 bit ('A_load_16', LU.cpp:16) on array 'A' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'A'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 20, function 'base_iteration'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.449 seconds; current allocated memory: 238.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 239.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_and_swap_pivot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'find_and_swap_pivot': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 241.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 241.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_U_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_U_row': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_53_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 242.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 242.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_L_column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_L_column': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_66_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 243.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 243.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extract_LU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'extract_LU'.
WARNING: [HLS 200-885] The II Violation in module 'extract_LU' (function 'extract_LU'): Unable to schedule 'load' operation 32 bit ('L[2]', LU.cpp:84) on array 'A' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'extract_LU' (function 'extract_LU'): Unable to schedule 'load' operation 32 bit ('L[3]', LU.cpp:84) on array 'A' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'A'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, function 'extract_LU'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 243.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 243.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'luDecomposition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'luDecomposition': contains subfunction 'find_and_swap_pivot' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'luDecomposition': contains subfunction 'find_and_swap_pivot' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 244.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 245.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardSubstitution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'forwardSubstitution'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 33, function 'forwardSubstitution'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 245.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 246.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi4_lu_forward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'axi4_lu_forward': contains subfunction 'luDecomposition' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'axi4_lu_forward': contains subfunction 'luDecomposition' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 248.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 248.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'base_iteration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'base_iteration' pipeline 'base_iteration' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'base_iteration'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 250.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_and_swap_pivot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_and_swap_pivot'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 253.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_U_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_U_row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.866 seconds; current allocated memory: 256.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_L_column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'sparsemux_7_2_32_1_1' is changed to 'sparsemux_7_2_32_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1_x': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_L_column'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.702 seconds; current allocated memory: 259.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extract_LU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'extract_LU' pipeline 'extract_LU' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'extract_LU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 262.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'luDecomposition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'luDecomposition'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 265.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardSubstitution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'forwardSubstitution' is 7872 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardSubstitution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.774 seconds; current allocated memory: 269.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi4_lu_forward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_lu_forward/A_in' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_lu_forward/A_LU_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_lu_forward/P_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_lu_forward/Y_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_lu_forward/len' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'axi4_lu_forward' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi4_lu_forward'.
INFO: [RTMG 210-278] Implementing memory 'axi4_lu_forward_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.042 seconds; current allocated memory: 274.102 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.298 seconds; current allocated memory: 279.922 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.303 seconds; current allocated memory: 289.176 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi4_lu_forward.
INFO: [VLOG 209-307] Generating Verilog RTL for axi4_lu_forward.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9 seconds. CPU system time: 5 seconds. Elapsed time: 71.661 seconds; current allocated memory: 157.988 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 131.832 MB.
INFO: [HLS 200-10] Analyzing design file 'LU.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_tb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lufwd.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 44.541 seconds; current allocated memory: 138.598 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 5,524 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,152 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,077 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,098 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 924 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,339 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,180 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,180 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,171 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,162 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,141 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,135 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,135 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,135 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,187 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,324 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'write_Y' is marked as complete unroll implied by the pipeline pragma (LU.cpp:222:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_223_4' is marked as complete unroll implied by the pipeline pragma (LU.cpp:223:27)
INFO: [HLS 214-291] Loop 'write_P' is marked as complete unroll implied by the pipeline pragma (LU.cpp:211:14)
INFO: [HLS 214-291] Loop 'write_LU' is marked as complete unroll implied by the pipeline pragma (LU.cpp:198:15)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_199_3' is marked as complete unroll implied by the pipeline pragma (LU.cpp:199:27)
INFO: [HLS 214-291] Loop 'read_A' is marked as complete unroll implied by the pipeline pragma (LU.cpp:171:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_172_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:172:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_119_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:119:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_121_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:121:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_123_3' is marked as complete unroll implied by the pipeline pragma (LU.cpp:123:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_103_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:103:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_97_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:97:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_80_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:80:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_82_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:82:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_66_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:66:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_69_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:69:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:53:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:56:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_38_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:38:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_29_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:29:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_18_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:18:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_14_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:14:19)
INFO: [HLS 214-186] Unrolling loop 'write_Y' (LU.cpp:222:14) in function 'axi4_lu_forward' completely with a factor of 4 (LU.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_223_4' (LU.cpp:223:27) in function 'axi4_lu_forward' completely with a factor of 4 (LU.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_223_4' (LU.cpp:223:27) in function 'axi4_lu_forward' has been removed because the loop is unrolled completely (LU.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'write_P' (LU.cpp:211:14) in function 'axi4_lu_forward' completely with a factor of 4 (LU.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'write_P' (LU.cpp:211:14) in function 'axi4_lu_forward' has been removed because the loop is unrolled completely (LU.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'write_LU' (LU.cpp:198:15) in function 'axi4_lu_forward' completely with a factor of 4 (LU.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_199_3' (LU.cpp:199:27) in function 'axi4_lu_forward' completely with a factor of 4 (LU.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_199_3' (LU.cpp:199:27) in function 'axi4_lu_forward' has been removed because the loop is unrolled completely (LU.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'read_A' (LU.cpp:171:13) in function 'axi4_lu_forward' completely with a factor of 4 (LU.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_172_1' (LU.cpp:172:27) in function 'axi4_lu_forward' completely with a factor of 4 (LU.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_172_1' (LU.cpp:172:27) in function 'axi4_lu_forward' has been removed because the loop is unrolled completely (LU.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_1' (LU.cpp:119:20) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:114:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_119_1' (LU.cpp:119:20) in function 'forwardSubstitution' has been removed because the loop is unrolled completely (LU.cpp:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_2' (LU.cpp:121:20) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_123_3' (LU.cpp:123:31) in function 'forwardSubstitution' completely with a factor of 3 (LU.cpp:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_123_3' (LU.cpp:123:31) in function 'forwardSubstitution' completely with a factor of 2 (LU.cpp:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_123_3' (LU.cpp:123:31) in function 'forwardSubstitution' completely with a factor of 1 (LU.cpp:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_2' (LU.cpp:103:23) in function 'luDecomposition' completely with a factor of 3 (LU.cpp:91:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_103_2' (LU.cpp:103:23) in function 'luDecomposition' has been removed because the loop is unrolled completely (LU.cpp:91:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_97_1' (LU.cpp:97:19) in function 'luDecomposition' completely with a factor of 4 (LU.cpp:91:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_1' (LU.cpp:80:19) in function 'extract_LU' completely with a factor of 4 (LU.cpp:78:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_80_1' (LU.cpp:80:19) in function 'extract_LU' has been removed because the loop is unrolled completely (LU.cpp:78:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_82_2' (LU.cpp:82:19) in function 'extract_LU' completely with a factor of 4 (LU.cpp:78:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_2' (LU.cpp:38:26) in function 'find_and_swap_pivot' completely with a factor of 4 (LU.cpp:25:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_38_2' (LU.cpp:38:26) in function 'find_and_swap_pivot' has been removed because the loop is unrolled completely (LU.cpp:25:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_2' (LU.cpp:18:22) in function 'base_iteration' completely with a factor of 3 (LU.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (LU.cpp:14:19) in function 'base_iteration' completely with a factor of 4 (LU.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'hls::fabs(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\fabsfloat.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'hls::fabs(float)' into 'find_and_swap_pivot(float (*) [4], int*, int)' (LU.cpp:25:0)
INFO: [HLS 214-248] Applying array_partition to 'L': Complete partitioning on dimension 2. (LU.cpp:153:11)
INFO: [HLS 214-248] Applying array_partition to 'U': Complete partitioning on dimension 2. (LU.cpp:154:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 14.702 seconds; current allocated memory: 140.820 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 140.820 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 147.512 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 150.754 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_U_row' (LU.cpp:53:19).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_L_column' (LU.cpp:66:19).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'find_and_swap_pivot' (LU.cpp:27:5).
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_53_1' (LU.cpp:53) in function 'process_U_row' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_56_2' (LU.cpp:56) in function 'process_U_row': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_66_1' (LU.cpp:66) in function 'process_L_column' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_69_2' (LU.cpp:69) in function 'process_L_column': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_29_1' (LU.cpp:29) in function 'find_and_swap_pivot' completely: variable loop bound.
INFO: [XFORM 203-102] Partitioning array 'Y.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y' (LU.cpp:157) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.0' (LU.cpp:157) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.1' (LU.cpp:157) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.2' (LU.cpp:157) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.3' (LU.cpp:157) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'P' (LU.cpp:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'P' (LU.cpp:155) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'L' (LU.cpp:153) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L.1' (LU.cpp:153) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L.2' (LU.cpp:153) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L.3' (LU.cpp:153) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U' (LU.cpp:154) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U.1' (LU.cpp:154) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U.2' (LU.cpp:154) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U.3' (LU.cpp:154) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'L' (LU.cpp:153) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L.1' (LU.cpp:153) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L.2' (LU.cpp:153) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L.3' (LU.cpp:153) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U' (LU.cpp:154) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U.1' (LU.cpp:154) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U.2' (LU.cpp:154) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U.3' (LU.cpp:154) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.826 seconds; current allocated memory: 175.504 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.656 seconds; current allocated memory: 234.074 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi4_lu_forward' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'base_iteration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'base_iteration'.
WARNING: [HLS 200-885] The II Violation in module 'base_iteration' (function 'base_iteration'): Unable to schedule 'load' operation 32 bit ('A_load_18', LU.cpp:20) on array 'A' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'base_iteration' (function 'base_iteration'): Unable to schedule 'load' operation 32 bit ('A_load_20', LU.cpp:20) on array 'A' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'base_iteration' (function 'base_iteration'): Unable to schedule 'load' operation 32 bit ('A_load_16', LU.cpp:16) on array 'A' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'A'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 20, function 'base_iteration'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.709 seconds; current allocated memory: 238.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 239.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_and_swap_pivot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'find_and_swap_pivot': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 241.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 241.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_U_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_U_row': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_53_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 242.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 242.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_L_column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_L_column': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_66_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.345 seconds; current allocated memory: 243.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 244.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extract_LU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'extract_LU'.
WARNING: [HLS 200-885] The II Violation in module 'extract_LU' (function 'extract_LU'): Unable to schedule 'load' operation 32 bit ('L[2]', LU.cpp:84) on array 'A' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'extract_LU' (function 'extract_LU'): Unable to schedule 'load' operation 32 bit ('L[3]', LU.cpp:84) on array 'A' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'A'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, function 'extract_LU'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 244.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 244.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'luDecomposition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'luDecomposition': contains subfunction 'find_and_swap_pivot' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'luDecomposition': contains subfunction 'find_and_swap_pivot' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 245.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 245.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardSubstitution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'forwardSubstitution'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 33, function 'forwardSubstitution'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 246.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 246.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi4_lu_forward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'axi4_lu_forward': contains subfunction 'luDecomposition' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'axi4_lu_forward': contains subfunction 'luDecomposition' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 248.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 248.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'base_iteration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'base_iteration' pipeline 'base_iteration' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'base_iteration'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 251.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_and_swap_pivot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_and_swap_pivot'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.354 seconds; current allocated memory: 253.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_U_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_U_row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.806 seconds; current allocated memory: 257.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_L_column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'sparsemux_7_2_32_1_1' is changed to 'sparsemux_7_2_32_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1_x': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_L_column'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.591 seconds; current allocated memory: 259.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extract_LU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'extract_LU' pipeline 'extract_LU' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'extract_LU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.414 seconds; current allocated memory: 262.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'luDecomposition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'luDecomposition'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.411 seconds; current allocated memory: 265.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardSubstitution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'forwardSubstitution' is 7872 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardSubstitution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.635 seconds; current allocated memory: 269.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi4_lu_forward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_lu_forward/A_in' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_lu_forward/A_LU_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_lu_forward/P_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_lu_forward/Y_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_lu_forward/len' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'axi4_lu_forward' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi4_lu_forward'.
INFO: [RTMG 210-278] Implementing memory 'axi4_lu_forward_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.687 seconds; current allocated memory: 274.449 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.815 seconds; current allocated memory: 279.969 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.54 seconds; current allocated memory: 288.070 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi4_lu_forward.
INFO: [VLOG 209-307] Generating Verilog RTL for axi4_lu_forward.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9 seconds. CPU system time: 5 seconds. Elapsed time: 76.247 seconds; current allocated memory: 156.848 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 144.898 MB.
INFO: [HLS 200-10] Analyzing design file 'LU.cpp' ... 
ERROR: [HLS 207-3434] typedef redefinition with different types ('ap_float<32, 8>' vs 'float') (./LU.hpp:24:24)
INFO: [HLS 207-71] previous definition is here (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\math.h:372:15)
ERROR: [HLS 207-3776] use of undeclared identifier 'stream_packet_f32' (LU.cpp:136:34)
ERROR: [HLS 207-3776] use of undeclared identifier 'stream_packet_f32' (LU.cpp:137:34)
ERROR: [HLS 207-3776] use of undeclared identifier 'stream_packet_int' (LU.cpp:138:34)
ERROR: [HLS 207-3776] use of undeclared identifier 'stream_packet_f32' (LU.cpp:139:34)
ERROR: [HLS 207-3776] use of undeclared identifier 'stream_packet_f32' (LU.cpp:140:34)
WARNING: [HLS 207-5554] invalid variable expr  (LU.cpp:142:33)
WARNING: [HLS 207-5554] invalid variable expr  (LU.cpp:143:33)
WARNING: [HLS 207-5554] invalid variable expr  (LU.cpp:144:33)
WARNING: [HLS 207-5554] invalid variable expr  (LU.cpp:145:33)
WARNING: [HLS 207-5554] invalid variable expr  (LU.cpp:146:33)
ERROR: [HLS 207-3801] unknown type name 'stream_packet_f32' (LU.cpp:165:2)
ERROR: [HLS 207-3801] unknown type name 'stream_packet_f32' (LU.cpp:174:2)
ERROR: [HLS 207-3801] unknown type name 'stream_packet_f32' (LU.cpp:201:2)
ERROR: [HLS 207-3801] unknown type name 'stream_packet_int' (LU.cpp:213:2)
ERROR: [HLS 207-3801] unknown type name 'stream_packet_f32' (LU.cpp:225:2)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.806 seconds; current allocated memory: 1.332 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 131.434 MB.
INFO: [HLS 200-10] Analyzing design file 'LU.cpp' ... 
ERROR: [HLS 207-3434] typedef redefinition with different types ('ap_float<32, 8>' vs 'float') (./LU.hpp:24:24)
INFO: [HLS 207-71] previous definition is here (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\math.h:372:15)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.623 seconds; current allocated memory: 0.934 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 131.797 MB.
INFO: [HLS 200-10] Analyzing design file 'LU.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LU_tb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lufwd.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 27.239 seconds; current allocated memory: 138.250 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 5,524 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,152 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,077 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,098 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 924 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,339 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,180 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,180 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,171 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,162 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,141 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,135 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,135 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,135 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,187 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,324 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/varad/OneDrive/Documents/GitHub/Matrix_Inversion/Vitis_HLS/LU_inversion/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'write_Y' is marked as complete unroll implied by the pipeline pragma (LU.cpp:222:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_223_4' is marked as complete unroll implied by the pipeline pragma (LU.cpp:223:27)
INFO: [HLS 214-291] Loop 'write_P' is marked as complete unroll implied by the pipeline pragma (LU.cpp:211:14)
INFO: [HLS 214-291] Loop 'write_LU' is marked as complete unroll implied by the pipeline pragma (LU.cpp:198:15)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_199_3' is marked as complete unroll implied by the pipeline pragma (LU.cpp:199:27)
INFO: [HLS 214-291] Loop 'read_A' is marked as complete unroll implied by the pipeline pragma (LU.cpp:171:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_172_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:172:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_119_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:119:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_121_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:121:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_123_3' is marked as complete unroll implied by the pipeline pragma (LU.cpp:123:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_103_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:103:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_97_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:97:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_80_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:80:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_82_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:82:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_66_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:66:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_69_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:69:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:53:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:56:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_38_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:38:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_29_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:29:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_18_2' is marked as complete unroll implied by the pipeline pragma (LU.cpp:18:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_14_1' is marked as complete unroll implied by the pipeline pragma (LU.cpp:14:19)
INFO: [HLS 214-186] Unrolling loop 'write_Y' (LU.cpp:222:14) in function 'axi4_lu_forward' completely with a factor of 4 (LU.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_223_4' (LU.cpp:223:27) in function 'axi4_lu_forward' completely with a factor of 4 (LU.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_223_4' (LU.cpp:223:27) in function 'axi4_lu_forward' has been removed because the loop is unrolled completely (LU.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'write_P' (LU.cpp:211:14) in function 'axi4_lu_forward' completely with a factor of 4 (LU.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'write_P' (LU.cpp:211:14) in function 'axi4_lu_forward' has been removed because the loop is unrolled completely (LU.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'write_LU' (LU.cpp:198:15) in function 'axi4_lu_forward' completely with a factor of 4 (LU.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_199_3' (LU.cpp:199:27) in function 'axi4_lu_forward' completely with a factor of 4 (LU.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_199_3' (LU.cpp:199:27) in function 'axi4_lu_forward' has been removed because the loop is unrolled completely (LU.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'read_A' (LU.cpp:171:13) in function 'axi4_lu_forward' completely with a factor of 4 (LU.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_172_1' (LU.cpp:172:27) in function 'axi4_lu_forward' completely with a factor of 4 (LU.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_172_1' (LU.cpp:172:27) in function 'axi4_lu_forward' has been removed because the loop is unrolled completely (LU.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_1' (LU.cpp:119:20) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:114:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_119_1' (LU.cpp:119:20) in function 'forwardSubstitution' has been removed because the loop is unrolled completely (LU.cpp:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_2' (LU.cpp:121:20) in function 'forwardSubstitution' completely with a factor of 4 (LU.cpp:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_123_3' (LU.cpp:123:31) in function 'forwardSubstitution' completely with a factor of 3 (LU.cpp:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_123_3' (LU.cpp:123:31) in function 'forwardSubstitution' completely with a factor of 2 (LU.cpp:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_123_3' (LU.cpp:123:31) in function 'forwardSubstitution' completely with a factor of 1 (LU.cpp:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_2' (LU.cpp:103:23) in function 'luDecomposition' completely with a factor of 3 (LU.cpp:91:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_103_2' (LU.cpp:103:23) in function 'luDecomposition' has been removed because the loop is unrolled completely (LU.cpp:91:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_97_1' (LU.cpp:97:19) in function 'luDecomposition' completely with a factor of 4 (LU.cpp:91:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_1' (LU.cpp:80:19) in function 'extract_LU' completely with a factor of 4 (LU.cpp:78:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_80_1' (LU.cpp:80:19) in function 'extract_LU' has been removed because the loop is unrolled completely (LU.cpp:78:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_82_2' (LU.cpp:82:19) in function 'extract_LU' completely with a factor of 4 (LU.cpp:78:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_2' (LU.cpp:38:26) in function 'find_and_swap_pivot' completely with a factor of 4 (LU.cpp:25:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_38_2' (LU.cpp:38:26) in function 'find_and_swap_pivot' has been removed because the loop is unrolled completely (LU.cpp:25:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_2' (LU.cpp:18:22) in function 'base_iteration' completely with a factor of 3 (LU.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (LU.cpp:14:19) in function 'base_iteration' completely with a factor of 4 (LU.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'hls::fabs(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\fabsfloat.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'hls::fabs(float)' into 'find_and_swap_pivot(float (*) [4], int*, int)' (LU.cpp:25:0)
INFO: [HLS 214-248] Applying array_partition to 'L': Complete partitioning on dimension 2. (LU.cpp:153:11)
INFO: [HLS 214-248] Applying array_partition to 'U': Complete partitioning on dimension 2. (LU.cpp:154:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.792 seconds; current allocated memory: 140.242 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 140.242 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 146.902 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 150.066 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_U_row' (LU.cpp:53:19).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_L_column' (LU.cpp:66:19).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'find_and_swap_pivot' (LU.cpp:27:5).
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_53_1' (LU.cpp:53) in function 'process_U_row' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_56_2' (LU.cpp:56) in function 'process_U_row': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_66_1' (LU.cpp:66) in function 'process_L_column' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_69_2' (LU.cpp:69) in function 'process_L_column': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_29_1' (LU.cpp:29) in function 'find_and_swap_pivot' completely: variable loop bound.
INFO: [XFORM 203-102] Partitioning array 'Y.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'Y' (LU.cpp:157) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.0' (LU.cpp:157) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.1' (LU.cpp:157) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.2' (LU.cpp:157) automatically.
INFO: [XFORM 203-102] Partitioning array 'Y.3' (LU.cpp:157) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'P' (LU.cpp:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'P' (LU.cpp:155) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'L' (LU.cpp:153) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L.1' (LU.cpp:153) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L.2' (LU.cpp:153) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L.3' (LU.cpp:153) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U' (LU.cpp:154) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U.1' (LU.cpp:154) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U.2' (LU.cpp:154) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'U.3' (LU.cpp:154) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'L' (LU.cpp:153) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L.1' (LU.cpp:153) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L.2' (LU.cpp:153) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L.3' (LU.cpp:153) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U' (LU.cpp:154) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U.1' (LU.cpp:154) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U.2' (LU.cpp:154) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U.3' (LU.cpp:154) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.185 seconds; current allocated memory: 174.855 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.444 seconds; current allocated memory: 233.238 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi4_lu_forward' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'base_iteration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'base_iteration'.
WARNING: [HLS 200-885] The II Violation in module 'base_iteration' (function 'base_iteration'): Unable to schedule 'load' operation 32 bit ('A_load_18', LU.cpp:20) on array 'A' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'base_iteration' (function 'base_iteration'): Unable to schedule 'load' operation 32 bit ('A_load_20', LU.cpp:20) on array 'A' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'base_iteration' (function 'base_iteration'): Unable to schedule 'load' operation 32 bit ('A_load_16', LU.cpp:16) on array 'A' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'A'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 20, function 'base_iteration'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.842 seconds; current allocated memory: 237.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 238.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_and_swap_pivot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'find_and_swap_pivot': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 240.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 241.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_U_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_U_row': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_53_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 241.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 242.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_L_column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_L_column': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_66_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 243.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 243.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extract_LU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'extract_LU'.
WARNING: [HLS 200-885] The II Violation in module 'extract_LU' (function 'extract_LU'): Unable to schedule 'load' operation 32 bit ('L[2]', LU.cpp:84) on array 'A' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'extract_LU' (function 'extract_LU'): Unable to schedule 'load' operation 32 bit ('L[3]', LU.cpp:84) on array 'A' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'A'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, function 'extract_LU'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 243.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 243.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'luDecomposition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'luDecomposition': contains subfunction 'find_and_swap_pivot' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'luDecomposition': contains subfunction 'find_and_swap_pivot' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 244.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 245.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardSubstitution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'forwardSubstitution'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 33, function 'forwardSubstitution'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 246.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 246.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi4_lu_forward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'axi4_lu_forward': contains subfunction 'luDecomposition' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'axi4_lu_forward': contains subfunction 'luDecomposition' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 248.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 248.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'base_iteration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'base_iteration' pipeline 'base_iteration' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'base_iteration'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 250.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_and_swap_pivot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_and_swap_pivot'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.433 seconds; current allocated memory: 252.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_U_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_U_row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.802 seconds; current allocated memory: 256.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_L_column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'sparsemux_7_2_32_1_1' is changed to 'sparsemux_7_2_32_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1_x': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_L_column'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.768 seconds; current allocated memory: 259.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extract_LU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'extract_LU' pipeline 'extract_LU' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'extract_LU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.003 seconds; current allocated memory: 262.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'luDecomposition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'luDecomposition'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.695 seconds; current allocated memory: 264.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardSubstitution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'forwardSubstitution' is 7872 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardSubstitution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.644 seconds; current allocated memory: 269.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi4_lu_forward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_lu_forward/A_in' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_lu_forward/A_LU_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_lu_forward/P_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_lu_forward/Y_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_lu_forward/len' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'axi4_lu_forward' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi4_lu_forward'.
INFO: [RTMG 210-278] Implementing memory 'axi4_lu_forward_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.714 seconds; current allocated memory: 273.547 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.279 seconds; current allocated memory: 279.141 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.686 seconds; current allocated memory: 287.242 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi4_lu_forward.
INFO: [VLOG 209-307] Generating Verilog RTL for axi4_lu_forward.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 5 seconds. Elapsed time: 56.55 seconds; current allocated memory: 156.164 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 20.359 seconds; current allocated memory: 0.703 MB.
